{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657891913338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657891913344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 21:31:53 2022 " "Processing started: Fri Jul 15 21:31:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657891913344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891913344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off au_filter -c au_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off au_filter -c au_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891913344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657891913850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657891913850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir_static.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir_static.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_static " "Found entity 1: iir_static" {  } { { "../rtl/eq/iir_filter/iir_static.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir_static.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891923636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891923636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/sim/iir_serial_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/sim/iir_serial_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_serial_tb " "Found entity 1: iir_serial_tb" {  } { { "../sim/iir_serial_tb.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/sim/iir_serial_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891923638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891923638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/rtl/fliter/filter_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/rtl/fliter/filter_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_test " "Found entity 1: filter_test" {  } { { "../rtl/fliter/filter_test.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/fliter/filter_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891923640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891923640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/sim/filter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/sim/filter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_tb " "Found entity 1: filter_tb" {  } { { "../sim/filter_tb.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/sim/filter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891923643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891923643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/rtl/i2s/i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/rtl/i2s/i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "../rtl/i2s/i2s.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/i2s/i2s.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891923645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891923645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "ipcore/fir/fir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891923647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891923647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/fir/fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "ipcore/fir/fir/dspba_library_package.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file ipcore/fir/fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924020 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924020 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924020 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924020 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924020 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924023 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924026 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924029 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924031 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924033 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ipcore/fir/fir/altera_avalon_sc_fifo.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_rtl_core-normal " "Found design unit 1: fir_0002_rtl_core-normal" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924040 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_rtl_core " "Found entity 1: fir_0002_rtl_core" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_ast-struct " "Found design unit 1: fir_0002_ast-struct" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924042 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_ast " "Found entity 1: fir_0002_ast" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002-syn " "Found design unit 1: fir_0002-syn" {  } { { "ipcore/fir/fir/fir_0002.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924044 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002 " "Found entity 1: fir_0002" {  } { { "ipcore/fir/fir/fir_0002.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/rtl/fliter/fir_all.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/rtl/fliter/fir_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirIP_all " "Found entity 1: FirIP_all" {  } { { "../rtl/fliter/fir_all.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/fliter/fir_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/rtl/fliter/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/rtl/fliter/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirIP " "Found entity 1: FirIP" {  } { { "../rtl/fliter/filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/fliter/filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/rtl/au_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/rtl/au_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 au_filter " "Found entity 1: au_filter" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_1000/rom_iir_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_1000/rom_iir_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_1000 " "Found entity 1: rom_iir_1000" {  } { { "ipcore/rom_iir_1000/rom_iir_1000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 equalizer " "Found entity 1: equalizer" {  } { { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir " "Found entity 1: iir" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/my_lpm_mult/my_lpm_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/my_lpm_mult/my_lpm_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_lpm_mult " "Found entity 1: my_lpm_mult" {  } { { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/li/fpga/7.0/au_filter/sim/iir_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/li/fpga/7.0/au_filter/sim/iir_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_tb " "Found entity 1: iir_tb" {  } { { "../sim/iir_tb.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/sim/iir_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/my_lpm_mult28in/my_lpm_mult28in.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/my_lpm_mult28in/my_lpm_mult28in.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_lpm_mult28in " "Found entity 1: my_lpm_mult28in" {  } { { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/pll/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_100/rom_iir_100.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_100/rom_iir_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_100 " "Found entity 1: rom_iir_100" {  } { { "ipcore/rom_iir_100/rom_iir_100.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_200/rom_iir_200.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_200/rom_iir_200.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_200 " "Found entity 1: rom_iir_200" {  } { { "ipcore/rom_iir_200/rom_iir_200.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_600/rom_iir_600.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_600/rom_iir_600.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_600 " "Found entity 1: rom_iir_600" {  } { { "ipcore/rom_iir_600/rom_iir_600.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_2000/rom_iir_2000.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_2000/rom_iir_2000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_2000 " "Found entity 1: rom_iir_2000" {  } { { "ipcore/rom_iir_2000/rom_iir_2000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_3000/rom_iir_3000.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_3000/rom_iir_3000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_3000 " "Found entity 1: rom_iir_3000" {  } { { "ipcore/rom_iir_3000/rom_iir_3000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_5000/rom_iir_5000.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_5000/rom_iir_5000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_5000 " "Found entity 1: rom_iir_5000" {  } { { "ipcore/rom_iir_5000/rom_iir_5000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_8000/rom_iir_8000.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_8000/rom_iir_8000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_8000 " "Found entity 1: rom_iir_8000" {  } { { "ipcore/rom_iir_8000/rom_iir_8000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "au_filter " "Elaborating entity \"au_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657891924529 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led au_filter.v(12) " "Output port \"led\" at au_filter.v(12) has no driver" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1657891924533 "|au_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/au_filter.v" "pll_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "altpll_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/pll/pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/pll/pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1250 " "Parameter \"clk0_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 625 " "Parameter \"clk1_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 32 " "Parameter \"clk1_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 625 " "Parameter \"clk2_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924598 ""}  } { { "ipcore/pll/pll.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/pll/pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891924598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll2 " "Found entity 1: pll_altpll2" {  } { { "db/pll_altpll2.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/pll_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll2 pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated " "Elaborating entity \"pll_altpll2\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s i2s:i2s_inst " "Elaborating entity \"i2s\" for hierarchy \"i2s:i2s_inst\"" {  } { { "../rtl/au_filter.v" "i2s_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalizer equalizer:equalizer_inst " "Elaborating entity \"equalizer\" for hierarchy \"equalizer:equalizer_inst\"" {  } { { "../rtl/au_filter.v" "equalizer_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir equalizer:equalizer_inst\|iir:iir_100 " "Elaborating entity \"iir\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\"" {  } { { "../rtl/eq/equalizer.v" "iir_100" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924665 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i iir.v(90) " "Verilog HDL Always Construct warning at iir.v(90): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1657891924669 "|au_filter|equalizer:equalizer_inst|iir:iir_100"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i iir.v(225) " "Verilog HDL Always Construct warning at iir.v(225): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1657891924669 "|au_filter|equalizer:equalizer_inst|iir:iir_100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_lpm_mult equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst " "Elaborating entity \"my_lpm_mult\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\"" {  } { { "../rtl/eq/iir_filter/iir.v" "my_lpm_mult_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/my_lpm_mult/my_lpm_mult.v" "lpm_mult_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 41 " "Parameter \"lpm_widthp\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924715 ""}  } { { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891924715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8n " "Found entity 1: mult_l8n" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_l8n equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated " "Elaborating entity \"mult_l8n\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_lpm_mult28in equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst " "Elaborating entity \"my_lpm_mult28in\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\"" {  } { { "../rtl/eq/iir_filter/iir.v" "my_lpm_mult28in_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "lpm_mult_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 29 " "Parameter \"lpm_widthb\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 46 " "Parameter \"lpm_widthp\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924784 ""}  } { { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891924784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v8n " "Found entity 1: mult_v8n" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_v8n equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated " "Elaborating entity \"mult_v8n\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_100 equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst " "Elaborating entity \"rom_iir_100\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_100_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_100/rom_iir_100.v" "altsyncram_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_100/rom_iir_100.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_100/coe100.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_100/coe100.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891924898 ""}  } { { "ipcore/rom_iir_100/rom_iir_100.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891924898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_phb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_phb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_phb1 " "Found entity 1: altsyncram_phb1" {  } { { "db/altsyncram_phb1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/altsyncram_phb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891924947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891924947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_phb1 equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component\|altsyncram_phb1:auto_generated " "Elaborating entity \"altsyncram_phb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component\|altsyncram_phb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891924948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_200 equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst " "Elaborating entity \"rom_iir_200\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_200_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_200/rom_iir_200.v" "altsyncram_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_200/rom_iir_200.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_200/coe200.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_200/coe200.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925020 ""}  } { { "ipcore/rom_iir_200/rom_iir_200.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891925020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rhb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rhb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rhb1 " "Found entity 1: altsyncram_rhb1" {  } { { "db/altsyncram_rhb1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/altsyncram_rhb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891925070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891925070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rhb1 equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component\|altsyncram_rhb1:auto_generated " "Elaborating entity \"altsyncram_rhb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component\|altsyncram_rhb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_600 equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst " "Elaborating entity \"rom_iir_600\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_600_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_600/rom_iir_600.v" "altsyncram_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_600/rom_iir_600.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_600/coe500.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_600/coe500.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925138 ""}  } { { "ipcore/rom_iir_600/rom_iir_600.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891925138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ib1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ib1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ib1 " "Found entity 1: altsyncram_2ib1" {  } { { "db/altsyncram_2ib1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/altsyncram_2ib1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891925189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891925189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ib1 equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component\|altsyncram_2ib1:auto_generated " "Elaborating entity \"altsyncram_2ib1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component\|altsyncram_2ib1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_1000 equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst " "Elaborating entity \"rom_iir_1000\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_1000_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_1000/rom_iir_1000.v" "altsyncram_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_1000/rom_iir_1000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_1000/coe1000.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_1000/coe1000.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925257 ""}  } { { "ipcore/rom_iir_1000/rom_iir_1000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891925257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8mb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8mb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8mb1 " "Found entity 1: altsyncram_8mb1" {  } { { "db/altsyncram_8mb1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/altsyncram_8mb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891925308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891925308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8mb1 equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component\|altsyncram_8mb1:auto_generated " "Elaborating entity \"altsyncram_8mb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component\|altsyncram_8mb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_2000 equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst " "Elaborating entity \"rom_iir_2000\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_2000_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_2000/rom_iir_2000.v" "altsyncram_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_2000/rom_iir_2000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_2000/coe2000.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_2000/coe2000.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925367 ""}  } { { "ipcore/rom_iir_2000/rom_iir_2000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891925367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkb1 " "Found entity 1: altsyncram_rkb1" {  } { { "db/altsyncram_rkb1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/altsyncram_rkb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891925417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891925417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkb1 equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component\|altsyncram_rkb1:auto_generated " "Elaborating entity \"altsyncram_rkb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component\|altsyncram_rkb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_3000 equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst " "Elaborating entity \"rom_iir_3000\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_3000_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_3000/rom_iir_3000.v" "altsyncram_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_3000/rom_iir_3000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_3000/coe3000.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_3000/coe3000.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925476 ""}  } { { "ipcore/rom_iir_3000/rom_iir_3000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891925476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tkb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tkb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tkb1 " "Found entity 1: altsyncram_tkb1" {  } { { "db/altsyncram_tkb1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/altsyncram_tkb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891925525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891925525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tkb1 equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component\|altsyncram_tkb1:auto_generated " "Elaborating entity \"altsyncram_tkb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component\|altsyncram_tkb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_5000 equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst " "Elaborating entity \"rom_iir_5000\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_5000_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_5000/rom_iir_5000.v" "altsyncram_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_5000/rom_iir_5000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_5000/coe5000.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_5000/coe5000.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925585 ""}  } { { "ipcore/rom_iir_5000/rom_iir_5000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891925585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lb1 " "Found entity 1: altsyncram_1lb1" {  } { { "db/altsyncram_1lb1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/altsyncram_1lb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891925637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891925637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lb1 equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component\|altsyncram_1lb1:auto_generated " "Elaborating entity \"altsyncram_1lb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component\|altsyncram_1lb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_8000 equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst " "Elaborating entity \"rom_iir_8000\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_8000_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_8000/rom_iir_8000.v" "altsyncram_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_8000/rom_iir_8000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_8000/coe8000.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_8000/coe8000.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925697 ""}  } { { "ipcore/rom_iir_8000/rom_iir_8000.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891925697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7lb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7lb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7lb1 " "Found entity 1: altsyncram_7lb1" {  } { { "db/altsyncram_7lb1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/altsyncram_7lb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891925746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891925746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7lb1 equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component\|altsyncram_7lb1:auto_generated " "Elaborating entity \"altsyncram_7lb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component\|altsyncram_7lb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirIP FirIP:FirIP_inst " "Elaborating entity \"FirIP\" for hierarchy \"FirIP:FirIP_inst\"" {  } { { "../rtl/au_filter.v" "FirIP_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir FirIP:FirIP_inst\|fir:fir_inst " "Elaborating entity \"fir\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\"" {  } { { "../rtl/fliter/filter.v" "fir_inst" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/fliter/filter.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002 FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst " "Elaborating entity \"fir_0002\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\"" {  } { { "ipcore/fir/fir.v" "fir_inst" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925761 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig fir_0002.vhd(54) " "Verilog HDL or VHDL warning at fir_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "ipcore/fir/fir/fir_0002.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1657891925762 "|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_ast FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst " "Elaborating entity \"fir_0002_ast\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\"" {  } { { "ipcore/fir/fir/fir_0002.vhd" "fir_0002_ast_inst" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925763 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core fir_0002_ast.vhd(208) " "VHDL Signal Declaration warning at fir_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657891925764 "|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "sink" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "source" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "intf_ctrl" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_rtl_core FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"fir_0002_rtl_core\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_16" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_14\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "d_xIn_0_14" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925802 ""}  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891925802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pn3 " "Found entity 1: altsyncram_2pn3" {  } { { "db/altsyncram_2pn3.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/altsyncram_2pn3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891925854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891925854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2pn3 FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_2pn3:auto_generated " "Elaborating entity \"altsyncram_2pn3\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_2pn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_cm0_lutmem_dmem" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem " "Elaborated megafunction instantiation \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem " "Instantiated megafunction \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fir_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex " "Parameter \"init_file\" = \"fir_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925883 ""}  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891925883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aaq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aaq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aaq3 " "Found entity 1: altsyncram_aaq3" {  } { { "db/altsyncram_aaq3.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/altsyncram_aaq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891925934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891925934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aaq3 FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_aaq3:auto_generated " "Elaborating entity \"altsyncram_aaq3\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_aaq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Elaborating entity \"lpm_mult\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im4_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Elaborated megafunction instantiation \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 411 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891925987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Instantiated megafunction \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891925987 ""}  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 411 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891925987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lcu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lcu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lcu " "Found entity 1: mult_lcu" {  } { { "db/mult_lcu.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_lcu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891926031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891926031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_lcu FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\|mult_lcu:auto_generated " "Elaborating entity \"mult_lcu\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\|mult_lcu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891926032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Elaborating entity \"lpm_mult\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im0_component" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891926043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Elaborated megafunction instantiation \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 443 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891926044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Instantiated megafunction \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891926044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891926044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891926044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891926044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891926044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891926044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891926044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891926044 ""}  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 443 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891926044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9eu " "Found entity 1: mult_9eu" {  } { { "db/mult_9eu.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_9eu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891926089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891926089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9eu FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\|mult_9eu:auto_generated " "Elaborating entity \"mult_9eu\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\|mult_9eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891926090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891926097 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1392 " "Ignored 1392 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1392 " "Ignored 1392 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1657891926720 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1657891926720 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "11 " "Converted 11 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 34 " "Used 34 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 34 34 " "Used 34 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 34 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1657891929049 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "11 " "Converted the following 11 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 953 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 953 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 953 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 935 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 935 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 935 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 916 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 916 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 916 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 879 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 879 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 879 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 860 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 860 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 860 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929049 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1657891929049 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 23 " "Used 23 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 23 23 " "Used 23 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 23 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1657891929049 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1657891929049 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1657891929049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891929110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 17 " "Parameter \"dataa_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929110 ""}  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891929110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_m9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_m9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_m9h1 " "Found entity 1: mac_mult_m9h1" {  } { { "db/mac_mult_m9h1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mac_mult_m9h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891929155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891929155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ggo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ggo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ggo " "Found entity 1: mult_ggo" {  } { { "db/mult_ggo.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_ggo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891929202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891929202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891929242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 28 " "Parameter \"dataa_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929242 ""}  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891929242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_4s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_4s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_4s82 " "Found entity 1: mac_out_4s82" {  } { { "db/mac_out_4s82.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mac_out_4s82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891929285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891929285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891929296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 17 " "Parameter \"dataa_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929296 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891929296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_58h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_58h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_58h1 " "Found entity 1: mac_mult_58h1" {  } { { "db/mac_mult_58h1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mac_mult_58h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891929339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891929339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_veo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_veo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_veo " "Found entity 1: mult_veo" {  } { { "db/mult_veo.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_veo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891929385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891929385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891929399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 23 " "Parameter \"dataa_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657891929399 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657891929399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_qr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_qr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_qr82 " "Found entity 1: mac_out_qr82" {  } { { "db/mac_out_qr82.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mac_out_qr82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657891929442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891929442 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\] " "Synthesized away node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\]\"" {  } { { "db/mult_ggo.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_ggo.tdf" 43 6 0 } } { "db/mac_mult_m9h1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mac_mult_m9h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929859 "|au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1|le3a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\] " "Synthesized away node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\]\"" {  } { { "db/mult_ggo.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_ggo.tdf" 43 6 0 } } { "db/mac_mult_m9h1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mac_mult_m9h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929859 "|au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1|le3a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\] " "Synthesized away node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\]\"" {  } { { "db/mult_ggo.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_ggo.tdf" 43 6 0 } } { "db/mac_mult_m9h1.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mac_mult_m9h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_v8n.tdf" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891929859 "|au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1|le3a[16]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1657891929859 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1657891929859 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1657891930228 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2220 " "Ignored 2220 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1657891930378 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "2158 " "Ignored 2158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1657891930378 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1657891930378 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 308 -1 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 55 -1 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 39 -1 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 100 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1657891930466 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1657891930466 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[0\] eq_din\[0\]~_emulated eq_din\[0\]~1 " "Register \"eq_din\[0\]\" is converted into an equivalent circuit using register \"eq_din\[0\]~_emulated\" and latch \"eq_din\[0\]~1\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[1\] eq_din\[1\]~_emulated eq_din\[1\]~5 " "Register \"eq_din\[1\]\" is converted into an equivalent circuit using register \"eq_din\[1\]~_emulated\" and latch \"eq_din\[1\]~5\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[2\] eq_din\[2\]~_emulated eq_din\[2\]~9 " "Register \"eq_din\[2\]\" is converted into an equivalent circuit using register \"eq_din\[2\]~_emulated\" and latch \"eq_din\[2\]~9\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[3\] eq_din\[3\]~_emulated eq_din\[3\]~13 " "Register \"eq_din\[3\]\" is converted into an equivalent circuit using register \"eq_din\[3\]~_emulated\" and latch \"eq_din\[3\]~13\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[4\] eq_din\[4\]~_emulated eq_din\[4\]~17 " "Register \"eq_din\[4\]\" is converted into an equivalent circuit using register \"eq_din\[4\]~_emulated\" and latch \"eq_din\[4\]~17\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[5\] eq_din\[5\]~_emulated eq_din\[5\]~21 " "Register \"eq_din\[5\]\" is converted into an equivalent circuit using register \"eq_din\[5\]~_emulated\" and latch \"eq_din\[5\]~21\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[6\] eq_din\[6\]~_emulated eq_din\[6\]~25 " "Register \"eq_din\[6\]\" is converted into an equivalent circuit using register \"eq_din\[6\]~_emulated\" and latch \"eq_din\[6\]~25\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[7\] eq_din\[7\]~_emulated eq_din\[7\]~29 " "Register \"eq_din\[7\]\" is converted into an equivalent circuit using register \"eq_din\[7\]~_emulated\" and latch \"eq_din\[7\]~29\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[8\] eq_din\[8\]~_emulated eq_din\[8\]~33 " "Register \"eq_din\[8\]\" is converted into an equivalent circuit using register \"eq_din\[8\]~_emulated\" and latch \"eq_din\[8\]~33\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[9\] eq_din\[9\]~_emulated eq_din\[9\]~37 " "Register \"eq_din\[9\]\" is converted into an equivalent circuit using register \"eq_din\[9\]~_emulated\" and latch \"eq_din\[9\]~37\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[10\] eq_din\[10\]~_emulated eq_din\[10\]~41 " "Register \"eq_din\[10\]\" is converted into an equivalent circuit using register \"eq_din\[10\]~_emulated\" and latch \"eq_din\[10\]~41\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[11\] eq_din\[11\]~_emulated eq_din\[11\]~45 " "Register \"eq_din\[11\]\" is converted into an equivalent circuit using register \"eq_din\[11\]~_emulated\" and latch \"eq_din\[11\]~45\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[12\] eq_din\[12\]~_emulated eq_din\[12\]~49 " "Register \"eq_din\[12\]\" is converted into an equivalent circuit using register \"eq_din\[12\]~_emulated\" and latch \"eq_din\[12\]~49\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[13\] eq_din\[13\]~_emulated eq_din\[13\]~53 " "Register \"eq_din\[13\]\" is converted into an equivalent circuit using register \"eq_din\[13\]~_emulated\" and latch \"eq_din\[13\]~53\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[14\] eq_din\[14\]~_emulated eq_din\[14\]~57 " "Register \"eq_din\[14\]\" is converted into an equivalent circuit using register \"eq_din\[14\]~_emulated\" and latch \"eq_din\[14\]~57\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[15\] eq_din\[15\]~_emulated eq_din\[15\]~61 " "Register \"eq_din\[15\]\" is converted into an equivalent circuit using register \"eq_din\[15\]~_emulated\" and latch \"eq_din\[15\]~61\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[16\] eq_din\[16\]~_emulated eq_din\[16\]~65 " "Register \"eq_din\[16\]\" is converted into an equivalent circuit using register \"eq_din\[16\]~_emulated\" and latch \"eq_din\[16\]~65\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[17\] eq_din\[17\]~_emulated eq_din\[17\]~69 " "Register \"eq_din\[17\]\" is converted into an equivalent circuit using register \"eq_din\[17\]~_emulated\" and latch \"eq_din\[17\]~69\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[19\] eq_din\[19\]~_emulated eq_din\[19\]~73 " "Register \"eq_din\[19\]\" is converted into an equivalent circuit using register \"eq_din\[19\]~_emulated\" and latch \"eq_din\[19\]~73\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[18\] eq_din\[18\]~_emulated eq_din\[18\]~77 " "Register \"eq_din\[18\]\" is converted into an equivalent circuit using register \"eq_din\[18\]~_emulated\" and latch \"eq_din\[18\]~77\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[20\] eq_din\[20\]~_emulated eq_din\[20\]~81 " "Register \"eq_din\[20\]\" is converted into an equivalent circuit using register \"eq_din\[20\]~_emulated\" and latch \"eq_din\[20\]~81\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[21\] eq_din\[21\]~_emulated eq_din\[21\]~85 " "Register \"eq_din\[21\]\" is converted into an equivalent circuit using register \"eq_din\[21\]~_emulated\" and latch \"eq_din\[21\]~85\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[23\] eq_din\[23\]~_emulated eq_din\[23\]~89 " "Register \"eq_din\[23\]\" is converted into an equivalent circuit using register \"eq_din\[23\]~_emulated\" and latch \"eq_din\[23\]~89\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "eq_din\[22\] eq_din\[22\]~_emulated eq_din\[22\]~93 " "Register \"eq_din\[22\]\" is converted into an equivalent circuit using register \"eq_din\[22\]~_emulated\" and latch \"eq_din\[22\]~93\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657891930470 "|au_filter|eq_din[22]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1657891930470 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657891933107 "|au_filter|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657891933107 "|au_filter|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657891933107 "|au_filter|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657891933107 "|au_filter|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1657891933107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657891933599 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mode High " "Register mode will power up to High" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 100 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1657891933881 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1657891933881 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "101 " "101 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657891936938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657891937974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657891937974 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll2.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/pll_altpll2.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll/pll.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/pll/pll.v" 98 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 133 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1657891938291 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891938621 "|au_filter|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657891938621 "|au_filter|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1657891938621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11511 " "Implemented 11511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657891938621 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657891938621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11252 " "Implemented 11252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657891938621 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1657891938621 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1657891938621 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "46 " "Implemented 46 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1657891938621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657891938621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657891938683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 21:32:18 2022 " "Processing ended: Fri Jul 15 21:32:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657891938683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657891938683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657891938683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657891938683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1657891940065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657891940071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 21:32:19 2022 " "Processing started: Fri Jul 15 21:32:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657891940071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1657891940071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off au_filter -c au_filter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off au_filter -c au_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1657891940071 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1657891940176 ""}
{ "Info" "0" "" "Project  = au_filter" {  } {  } 0 0 "Project  = au_filter" 0 0 "Fitter" 0 0 1657891940176 ""}
{ "Info" "0" "" "Revision = au_filter" {  } {  } 0 0 "Revision = au_filter" 0 0 "Fitter" 0 0 1657891940176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1657891940355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1657891940355 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "au_filter EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"au_filter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1657891940447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657891940496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657891940496 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[0\] 1 1250 0 0 " "Implementing clock multiplication of 1, clock division of 1250, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll2.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/pll_altpll2.v" 43 -1 0 } } { "" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 2701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1657891940539 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[2\] 3 625 0 0 " "Implementing clock multiplication of 3, clock division of 625, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll2.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/pll_altpll2.v" 43 -1 0 } } { "" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 2703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1657891940539 ""}  } { { "db/pll_altpll2.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/pll_altpll2.v" 43 -1 0 } } { "" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 2701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1657891940539 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1657891940711 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657891940958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657891940958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657891940958 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1657891940958 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/qq/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qq/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 22387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657891940981 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/qq/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qq/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 22389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657891940981 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/qq/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qq/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 22391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657891940981 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/qq/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qq/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 22393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657891940981 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1657891940981 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1657891940988 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1657891941163 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1657891942661 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "au_filter.sdc " "Synopsys Design Constraints File file not found: 'au_filter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1657891942671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1657891942671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1657891942720 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1657891942842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1657891942843 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1657891942845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657891943465 ""}  } { { "db/pll_altpll2.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/pll_altpll2.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 2701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657891943465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657891943465 ""}  } { { "db/pll_altpll2.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/pll_altpll2.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 2701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657891943465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_clkb~output " "Destination node dac_clkb~output" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 22351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1657891943466 ""}  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 22360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657891943466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[0\]~0 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[0\]~0" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 12273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[1\]~1 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[1\]~1" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 12277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[2\]~2 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[2\]~2" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 12280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[3\]~3 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[3\]~3" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 12283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[4\]~4 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[4\]~4" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 12286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[5\]~5 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[5\]~5" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 12289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[6\]~6 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[6\]~6" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 12292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[7\]~7 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[7\]~7" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 12295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[8\]~8 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[8\]~8" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 12298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[9\]~9 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[9\]~9" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 12301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657891943466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1657891943466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1657891943466 ""}  } { { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 0 { 0 ""} 0 22361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657891943466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1657891944324 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657891944337 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657891944338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657891944354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657891944382 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1657891944405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1657891945075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "136 Block RAM " "Packed 136 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1657891945091 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1657891945091 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|pll1 clk\[2\] adc_clka~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"adc_clka~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll2.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/db/pll_altpll2.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/qq/quartus18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll/pll.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/prj/ipcore/pll/pll.v" 98 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 133 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/li/fpga/7.0/au_filter/rtl/au_filter.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1657891945209 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657891945369 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1657891945384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1657891946310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657891949621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1657891949694 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1657891966848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657891966848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1657891968374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/qq/li/fpga/7.0/au_filter/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1657891974350 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1657891974350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1657891982849 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1657891982849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657891982853 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.73 " "Total time spent on timing analysis during the Fitter is 14.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1657891983127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657891983191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657891984048 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657891984052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657891985212 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657891986987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/qq/li/fpga/7.0/au_filter/prj/output_files/au_filter.fit.smsg " "Generated suppressed messages file D:/qq/li/fpga/7.0/au_filter/prj/output_files/au_filter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1657891988022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5716 " "Peak virtual memory: 5716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657891989391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 21:33:09 2022 " "Processing ended: Fri Jul 15 21:33:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657891989391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657891989391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657891989391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1657891989391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1657891991097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657891991103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 21:33:10 2022 " "Processing started: Fri Jul 15 21:33:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657891991103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1657891991103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off au_filter -c au_filter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off au_filter -c au_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1657891991103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1657891991543 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1657891992053 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1657891992071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657891992263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 21:33:12 2022 " "Processing ended: Fri Jul 15 21:33:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657891992263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657891992263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657891992263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1657891992263 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1657891992918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1657891993806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657891993812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 21:33:13 2022 " "Processing started: Fri Jul 15 21:33:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657891993812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1657891993812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta au_filter -c au_filter " "Command: quartus_sta au_filter -c au_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1657891993812 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1657891993917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1657891994364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1657891994364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891994406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891994406 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1657891994768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "au_filter.sdc " "Synopsys Design Constraints File file not found: 'au_filter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1657891994962 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891994962 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1657891994995 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1250 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1250 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1657891994995 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 625 -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 625 -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1657891994995 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657891994995 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891994995 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_rst sys_rst " "create_clock -period 1.000 -name sys_rst sys_rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1657891995002 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bclk bclk " "create_clock -period 1.000 -name bclk bclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1657891995002 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657891995002 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1657891995075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657891995076 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1657891995079 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1657891995089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1657891995348 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1657891995348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.776 " "Worst-case setup slack is -4.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.776             -73.208 sys_rst  " "   -4.776             -73.208 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.218            -610.724 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.218            -610.724 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.220             -90.192 bclk  " "   -2.220             -90.192 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.585            -196.041 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.585            -196.041 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.931               0.000 sys_clk  " "   14.931               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891995349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.051 " "Worst-case hold slack is -2.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.051             -13.200 sys_rst  " "   -2.051             -13.200 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 sys_clk  " "    0.402               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.431               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.439               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 bclk  " "    0.540               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891995414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.737 " "Worst-case recovery slack is -2.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.737           -7929.052 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.737           -7929.052 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034           -4127.520 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.034           -4127.520 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450             -53.410 sys_clk  " "   -0.450             -53.410 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891995441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.099 " "Worst-case removal slack is -0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099             -25.749 sys_clk  " "   -0.099             -25.749 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.504               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.504               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.507               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.507               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891995468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.733 bclk  " "   -3.000             -90.733 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sys_rst  " "   -3.000              -3.000 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.467               0.000 sys_clk  " "    9.467               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2083.021               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 2083.021               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "12499.689               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "12499.689               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891995473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891995473 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 192 synchronizer chains. " "Report Metastability: Found 192 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891995955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 192 " "Number of Synchronizer Chains Found: 192" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891995955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891995955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891995955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4253.156 ns " "Worst Case Available Settling Time: 4253.156 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891995955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891995955 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657891995955 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1657891995974 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1657891996003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1657891997187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657891997550 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1657891997674 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1657891997674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.719 " "Worst-case setup slack is -4.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.719             -71.908 sys_rst  " "   -4.719             -71.908 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.867            -535.267 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.867            -535.267 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.989             -78.430 bclk  " "   -1.989             -78.430 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361            -153.426 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.361            -153.426 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.124               0.000 sys_clk  " "   15.124               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891997679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.784 " "Worst-case hold slack is -1.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784             -11.431 sys_rst  " "   -1.784             -11.431 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.304               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.381               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 sys_clk  " "    0.388               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 bclk  " "    0.497               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891997741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.329 " "Worst-case recovery slack is -2.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.329           -6605.064 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.329           -6605.064 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.633           -3164.192 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.633           -3164.192 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372             -43.380 sys_clk  " "   -0.372             -43.380 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891997770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.093 " "Worst-case removal slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093             -24.883 sys_clk  " "   -0.093             -24.883 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.249               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.249               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.249               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.249               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891997797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.733 bclk  " "   -3.000             -90.733 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sys_rst  " "   -3.000              -3.000 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.495               0.000 sys_clk  " "    9.495               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2082.995               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 2082.995               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "12499.661               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "12499.661               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891997805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891997805 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 192 synchronizer chains. " "Report Metastability: Found 192 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891998342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 192 " "Number of Synchronizer Chains Found: 192" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891998342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891998342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891998342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4253.604 ns " "Worst Case Available Settling Time: 4253.604 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891998342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891998342 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657891998342 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1657891998351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657891998614 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1657891998672 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1657891998672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.777 " "Worst-case setup slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777             -25.259 sys_rst  " "   -1.777             -25.259 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.548            -290.899 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.548            -290.899 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640             -75.696 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.640             -75.696 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372              -6.021 bclk  " "   -0.372              -6.021 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.466               0.000 sys_clk  " "   17.466               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891998679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.114 " "Worst-case hold slack is -1.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.114              -7.329 sys_rst  " "   -1.114              -7.329 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 sys_clk  " "    0.132               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.164               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.185               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 bclk  " "    0.218               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891998745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.489 " "Worst-case recovery slack is -1.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489           -4594.424 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.489           -4594.424 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933           -1952.284 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.933           -1952.284 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310             -72.603 sys_clk  " "   -0.310             -72.603 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891998776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.055 " "Worst-case removal slack is -0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055             -14.614 sys_clk  " "   -0.055             -14.614 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.776               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.776               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.777               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891998813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -67.982 bclk  " "   -3.000             -67.982 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sys_rst  " "   -3.000              -3.000 sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 sys_clk  " "    9.371               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2083.099               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 2083.099               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "12499.733               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "12499.733               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657891998824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657891998824 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 192 synchronizer chains. " "Report Metastability: Found 192 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891999387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 192 " "Number of Synchronizer Chains Found: 192" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891999387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891999387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891999387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4260.580 ns " "Worst Case Available Settling Time: 4260.580 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891999387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657891999387 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657891999387 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1657891999738 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1657891999738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657891999918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 21:33:19 2022 " "Processing ended: Fri Jul 15 21:33:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657891999918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657891999918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657891999918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1657891999918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1657892001135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657892001141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 21:33:21 2022 " "Processing started: Fri Jul 15 21:33:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657892001141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1657892001141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off au_filter -c au_filter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off au_filter -c au_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1657892001142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1657892001782 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "au_filter_8_1200mv_85c_slow.vo D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/ simulation " "Generated file au_filter_8_1200mv_85c_slow.vo in folder \"D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1657892003139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "au_filter_8_1200mv_0c_slow.vo D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/ simulation " "Generated file au_filter_8_1200mv_0c_slow.vo in folder \"D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1657892004055 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "au_filter_min_1200mv_0c_fast.vo D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/ simulation " "Generated file au_filter_min_1200mv_0c_fast.vo in folder \"D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1657892004985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "au_filter.vo D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/ simulation " "Generated file au_filter.vo in folder \"D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1657892005934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "au_filter_8_1200mv_85c_v_slow.sdo D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/ simulation " "Generated file au_filter_8_1200mv_85c_v_slow.sdo in folder \"D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1657892006699 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "au_filter_8_1200mv_0c_v_slow.sdo D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/ simulation " "Generated file au_filter_8_1200mv_0c_v_slow.sdo in folder \"D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1657892007520 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "au_filter_min_1200mv_0c_v_fast.sdo D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/ simulation " "Generated file au_filter_min_1200mv_0c_v_fast.sdo in folder \"D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1657892008308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "au_filter_v.sdo D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/ simulation " "Generated file au_filter_v.sdo in folder \"D:/qq/li/fpga/7.0/au_filter/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1657892009122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657892009254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 21:33:29 2022 " "Processing ended: Fri Jul 15 21:33:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657892009254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657892009254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657892009254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1657892009254 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1657892009937 ""}
