array const_arr1[768] : w32 -> w8 = [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 3 32 2 32 2 32 2 32 2 32 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 1 96 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 4 192 8 216 8 216 8 216 8 216 8 216 8 216 8 216 8 216 8 216 8 216 4 192 4 192 4 192 4 192 4 192 4 192 4 192 8 213 8 213 8 213 8 213 8 213 8 213 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 8 197 4 192 4 192 4 192 4 192 4 192 4 192 8 214 8 214 8 214 8 214 8 214 8 214 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 8 198 4 192 4 192 4 192 4 192 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
array model_version[4] : w32 -> w8 = symbolic
array stdin[10] : w32 -> w8 = symbolic
array stdin-stat[144] : w32 -> w8 = symbolic
array sym_int[4] : w32 -> w8 = symbolic
(query [(Eq false
             (Eq 0
                 (And w64 (ReadLSB w64 8 stdin-stat)
                          2147483647)))
         (Eq 0
             (And w64 (ReadLSB w64 56 stdin-stat)
                      18446744073709486080))
         (Eq 1
             (ReadLSB w32 0 model_version))
         (Eq false
             (Eq 10
                 N0:(Extract w8 0 (ZExt w32 (Read w8 1 stdin)))))
         (Eq false (Eq 255 N0))
         (Eq false
             (And (Eq false
                      (Eq 10
                          N1:(Extract w8 0 (ZExt w32 (Read w8 2 stdin)))))
                  (Eq false (Eq 255 N1))))
         (Eq 44
             (Extract w8 0 (ZExt w32 (Read w8 0 stdin))))
         (Eq false (Eq 0 N0))
         (Eq 0
             (And w32 (ZExt w32 (ReadLSB w16 N2:(Extract w32 0 (Add w64 256
                                                                        (Mul w64 2
                                                                                 (SExt w64 N3:(SExt w32 N0))))) const_arr1))
                      8192))
         (Eq false (Eq 43 N0))
         (Eq false (Eq 45 N0))
         (Sle (ZExt w32 N4:(Extract w8 0 (Add w32 4294967248 N3)))
              9)
         (Eq 8
             (Mul w64 4
                      N5:(ZExt w64 (Add w32 2
                                            (SDiv w32 N6:(Extract w32 0 (ZExt w64 N4))
                                                      2)))))
         (Eq false
             (Eq 0
                 (Mul w64 8 (SExt w64 N6))))
         (Eq false
             (Ult N7:(Mul w64 4
                              (Mul w64 (SExt w64 (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int))))
                                       N5))
                  5))
         (Eq false
             (Ult (Add w64 3248 N7) 9))
         (Eq false
             (Ult (Add w64 2764336 N7) 13))
         (Eq false
             (Ult (Add w64 2764352 N7) 7))
         (Eq false
             (Ult (Add w64 2942576 N7) 97))
         (Eq false
             (Ult (Add w64 2942688 N7) 97))
         (Eq false
             (Ult (Add w64 3061632 N7) 21))
         (Eq false
             (Ult (Add w64 3414272 N7) 30))
         (Eq false
             (Ult (Add w64 3419408 N7) 37))
         (Eq false
             (Ult (Add w64 3445760 N7) 3317))
         (Eq false
             (Ult (Add w64 3453520 N7) 34))
         (Eq false
             (Ult (Add w64 3457568 N7) 21))
         (Eq false
             (Ult (Add w64 3457728 N7) 18))
         (Eq false
             (Ult (Add w64 3457792 N7) 17))
         (Eq false
             (Ult (Add w64 3457952 N7) 17))
         (Eq false
             (Ult (Add w64 3458336 N7) 15))
         (Eq false
             (Ult (Add w64 3458400 N7) 15))
         (Eq false
             (Ult (Add w64 3458496 N7) 17))
         (Eq false
             (Ult (Add w64 3458624 N7) 14))
         (Eq false
             (Ult (Add w64 3459136 N7) 29))
         (Eq false
             (Ult (Add w64 3459200 N7) 15))
         (Eq false
             (Ult (Add w64 3459264 N7) 18))
         (Eq false
             (Ult (Add w64 3459328 N7) 14))
         (Eq false
             (Ult (Add w64 3459456 N7) 14))
         (Eq false
             (Ult (Add w64 3459520 N7) 15))
         (Eq false
             (Ult (Add w64 3459616 N7) 21))
         (Eq false
             (Ult (Add w64 3459680 N7) 15))
         (Eq false
             (Ult (Add w64 3460128 N7) 28))
         (Eq false
             (Ult (Add w64 3460352 N7) 14))
         (Eq false
             (Ult (Add w64 3461184 N7) 29))
         (Eq false
             (Ult (Add w64 3461792 N7) 28))
         (Eq false
             (Ult (Add w64 3462080 N7) 14))
         (Eq false
             (Ult (Add w64 3462144 N7) 15))
         (Eq false
             (Ult (Add w64 3465008 N7) 66))
         (Eq false
             (Ult (Add w64 3475328 N7) 62))
         (Eq false
             (Ult (Add w64 3475568 N7) 69))
         (Eq false
             (Ult (Add w64 3476048 N7) 74))
         (Eq false
             (Ult (Add w64 3477888 N7) 62))
         (Eq false
             (Ult (Add w64 3480768 N7) 36))
         (Eq false
             (Ult (Add w64 3482112 N7) 42))
         (Eq false
             (Ult (Add w64 3482304 N7) 45))
         (Eq false
             (Ult (Add w64 3483648 N7) 41))
         (Eq false
             (Ult (Add w64 3483840 N7) 40))
         (Eq false
             (Ult (Add w64 3484032 N7) 43))
         (Eq false
             (Ult (Add w64 3484224 N7) 42))
         (Eq false
             (Ult (Add w64 3484416 N7) 40))
         (Eq false
             (Ult (Add w64 3484608 N7) 40))
         (Eq false
             (Ult (Add w64 3484800 N7) 39))
         (Eq false
             (Ult (Add w64 3484992 N7) 38))
         (Eq false
             (Ult (Add w64 3485616 N7) 30))
         (Eq false
             (Ult (Add w64 3486528 N7) 30))
         (Eq false
             (Ult (Add w64 3503424 N7) 35))
         (Eq false
             (Ult (Add w64 3504048 N7) 38))
         (Eq false
             (Ult (Add w64 3504528 N7) 31))
         (Eq false
             (Ult (Add w64 3504720 N7) 45))
         (Eq false
             (Ult (Add w64 3505344 N7) 41))
         (Eq false
             (Ult (Add w64 3505536 N7) 44))
         (Eq false
             (Ult (Add w64 3505728 N7) 43))
         (Eq false
             (Ult (Add w64 3506928 N7) 37))
         (Eq false
             (Ult (Add w64 3511744 N7) 25))
         (Eq false
             (Ult (Add w64 3512128 N7) 15))
         (Eq false
             (Ult (Add w64 3512192 N7) 14))
         (Eq false
             (Ult (Add w64 3512256 N7) 29))
         (Eq false
             (Ult (Add w64 3512576 N7) 19))
         (Eq false
             (Ult (Add w64 3512672 N7) 15))
         (Eq false
             (Ult (Add w64 3512768 N7) 27))
         (Eq false
             (Ult (Add w64 3512864 N7) 29))
         (Eq false
             (Ult (Add w64 3513120 N7) 15))
         (Eq false
             (Ult (Add w64 3513184 N7) 21))
         (Eq false
             (Ult (Add w64 3513696 N7) 17))
         (Eq false
             (Ult (Add w64 3581824 N7) 62))
         (Eq false
             (Ult (Add w64 3582464 N7) 72))
         (Eq false
             (Ult (Add w64 3589888 N7) 52))
         (Eq false
             (Ult (Add w64 3589952 N7) 48))
         (Eq false
             (Ult (Add w64 3590016 N7) 57))
         (Eq false
             (Ult (Add w64 3590080 N7) 52))
         (Eq false
             (Ult (Add w64 3590272 N7) 51))
         (Eq false
             (Ult (Add w64 3590336 N7) 47))
         (Eq false
             (Ult (Add w64 3590464 N7) 58))
         (Eq false
             (Ult (Add w64 3591040 N7) 56))
         (Eq false
             (Ult (Add w64 3592768 N7) 50))
         (Eq false
             (Ult (Add w64 3592832 N7) 60))
         (Eq false
             (Ult (Add w64 3592896 N7) 57))
         (Eq false
             (Ult (Add w64 3592960 N7) 50))
         (Eq false
             (Ult (Add w64 3593024 N7) 51))
         (Eq false
             (Ult (Add w64 3593152 N7) 54))
         (Eq false
             (Ult (Add w64 3593216 N7) 54))
         (Eq false
             (Ult (Add w64 3596272 N7) 43))
         (Eq false
             (Ult (Add w64 3596752 N7) 44))
         (Eq false
             (Ult (Add w64 3596800 N7) 39))
         (Eq false
             (Ult (Add w64 3597232 N7) 31))
         (Eq false
             (Ult (Add w64 3598672 N7) 45))
         (Eq false
             (Ult (Add w64 3599008 N7) 40))
         (Eq false
             (Ult (Add w64 3658880 N7) 53))
         (Eq false
             (Ult (Add w64 3658944 N7) 54))
         (Eq false
             (Ult (Add w64 3666880 N7) 46))
         (Eq false
             (Ult (Add w64 3669672 N7) 1))
         (Eq false
             (Ult (Add w64 3669680 N7) 1))
         (Eq false
             (Ult (Add w64 3669688 N7) 1))
         (Eq false
             (Ult (Add w64 3669736 N7) 1))
         (Eq false
             (Ult (Add w64 3669768 N7) 1))
         (Eq false
             (Ult (Add w64 3669824 N7) 5))
         (Eq false
             (Ult (Add w64 3669832 N7) 1))
         (Eq false
             (Ult (Add w64 3670424 N7) 5))
         (Eq false
             (Ult (Add w64 3670432 N7) 5))
         (Eq false
             (Ult (Add w64 3670680 N7) 1))
         (Eq false
             (Ult (Add w64 3670744 N7) 5))
         (Eq false
             (Ult (Add w64 3670760 N7) 5))
         (Eq false
             (Ult (Add w64 3670776 N7) 5))
         (Eq false
             (Ult (Add w64 3670792 N7) 5))
         (Eq false
             (Ult (Add w64 3670808 N7) 5))
         (Eq false
             (Ult (Add w64 3670824 N7) 5))
         (Eq false
             (Ult (Add w64 3670848 N7) 1))
         (Eq false
             (Ult (Add w64 3670856 N7) 5))
         (Eq false
             (Ult (Add w64 3671448 N7) 5))
         (Eq false
             (Ult (Add w64 3671456 N7) 5))
         (Ult (Add w64 3671464 N7) 5)]
        false)
