
*** Running vivado
    with args -log DNN_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DNN_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source DNN_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 457.734 ; gain = 184.102
Command: read_checkpoint -auto_incremental -incremental D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/utils_1/imports/synth_1/DNN_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/utils_1/imports/synth_1/DNN_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DNN_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1309.945 ; gain = 439.352
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'addressWidth' becomes localparam in 'neuron' with formal parameter declaration list [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_top' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/DNN_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'Image_memory' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/Image_memory.v:23]
	Parameter numPixel bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter imageFile bound to: Input_image_01.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'Input_image_01.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/Image_memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Image_memory' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/Image_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Top_UART' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/Top_UART.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_generator' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/baud_rate_generator.v:4]
	Parameter N bound to: 10 - type: integer 
	Parameter M bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_generator' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/baud_rate_generator.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/uart_receiver.v:4]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/uart_receiver.v:4]
INFO: [Synth 8-6157] synthesizing module 'UART_Buffer' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/UART_Buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_Buffer' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/UART_Buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Parallel_to_serial' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/Parallel_to_serial.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Parallel_to_serial' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/Parallel_to_serial.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/uart_transmitter.v:4]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/uart_transmitter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Top_UART' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/Top_UART.v:23]
INFO: [Synth 8-6157] synthesizing module 'ANN' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/ANN.v:23]
INFO: [Synth 8-6157] synthesizing module 'Layer_1' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_1.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 1 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_0.mif - type: string 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_0.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:1]
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:1]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_0.mif' is read successful$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTEC$mmoLD;%g?wŷovH0a5*ؒl͛SiyrO7%L]%hk >v1HBd\(eoIx>36BS%(
f$heԎH`ݶf{FoY@00uMbz-XI$&gf7Ӵu|'K.oP
PF.o9B<~. [<٭${1A.bKxL'u8n5e ,]HVWw$Cel|zysKi-qݬbk,wnG; ~er͒~'1`V⦫-*[LK'2@仪n2N ƶGi/U'E@`H;J+Jn#6ڴĹGNG'Z!WiNJ@AZ|[$q}iҷQbtTECinteger 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_28.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_28.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized27' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized27' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized27' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized28' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_29.mif - type: string 
	Parameter weightFile bound to: w_1_29.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_29.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized28' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_29.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_29.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized28' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized28' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized28' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Layer_1' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Layer_2' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_2.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 2 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized29' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_0.mif - type: string 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_0.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized29' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_0.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized29' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized29' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized29' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized30' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_1.mif - type: string 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_1.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized30' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_1.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized30' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized30' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized30' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized31' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_2.mif - type: string 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_2.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized31' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_2.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized31' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized31' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized31' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized32' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_3.mif - type: string 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_3.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized32' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_3.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized32' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized32' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized32' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized33' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_4.mif - type: string 
	Parameter weightFile bound to: w_2_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_4.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized33' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_4.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized33' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized33' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized33' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized34' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_5.mif - type: string 
	Parameter weightFile bound to: w_2_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_5.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized34' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_5.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized34' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized34' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized34' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized35' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_6.mif - type: string 
	Parameter weightFile bound to: w_2_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_6.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized35' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_6.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized35' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized35' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized35' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized36' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_7.mif - type: string 
	Parameter weightFile bound to: w_2_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_7.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized36' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_7.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized36' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized36' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized36' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized37' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_8.mif - type: string 
	Parameter weightFile bound to: w_2_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_8.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized37' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_8.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized37' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized37' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized37' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized38' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_9.mif - type: string 
	Parameter weightFile bound to: w_2_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_9.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized38' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_9.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized38' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized38' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized38' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized39' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_10.mif - type: string 
	Parameter weightFile bound to: w_2_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_10.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized39' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_10.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized39' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized39' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized39' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized40' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_11.mif - type: string 
	Parameter weightFile bound to: w_2_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_11.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized40' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_11.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized40' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized40' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized40' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized41' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_12.mif - type: string 
	Parameter weightFile bound to: w_2_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_12.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized41' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_12.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized41' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized41' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized41' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized42' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_13.mif - type: string 
	Parameter weightFile bound to: w_2_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_13.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized42' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_13.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized42' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized42' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized42' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_14.mif - type: string 
	Parameter weightFile bound to: w_2_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_14.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_14.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized43' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized43' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized43' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_15.mif - type: string 
	Parameter weightFile bound to: w_2_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_15.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_15.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized44' (0#1) [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized44' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_16.mif - type: string 
	Parameter weightFile bound to: w_2_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_16.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_16.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized45' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_17.mif - type: string 
	Parameter weightFile bound to: w_2_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_17.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_17.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized46' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_18.mif - type: string 
	Parameter weightFile bound to: w_2_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_18.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_18.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v:38]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized47' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_19.mif - type: string 
	Parameter weightFile bound to: w_2_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_19.mif' is read successfully [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:87]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_19.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized48' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_20.mif - type: string 
	Parameter weightFile bound to: w_2_20.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_20.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized49' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_21.mif - type: string 
	Parameter weightFile bound to: w_2_21.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_21.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized50' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_22.mif - type: string 
	Parameter weightFile bound to: w_2_22.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_22.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized51' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_23.mif - type: string 
	Parameter weightFile bound to: w_2_23.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_23.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized52' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_24.mif - type: string 
	Parameter weightFile bound to: w_2_24.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_24.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized53' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_25.mif - type: string 
	Parameter weightFile bound to: w_2_25.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_25.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized54' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_26.mif - type: string 
	Parameter weightFile bound to: w_2_26.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_26.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized55' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_27.mif - type: string 
	Parameter weightFile bound to: w_2_27.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_27.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized56' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_28.mif - type: string 
	Parameter weightFile bound to: w_2_28.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_28.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized57' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_29.mif - type: string 
	Parameter weightFile bound to: w_2_29.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_29.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized58' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 3 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_0.mif - type: string 
	Parameter weightFile bound to: w_3_0.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_0.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized59' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_1.mif - type: string 
	Parameter weightFile bound to: w_3_1.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_1.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized60' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_2.mif - type: string 
	Parameter weightFile bound to: w_3_2.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_2.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized61' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_3.mif - type: string 
	Parameter weightFile bound to: w_3_3.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_3.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized62' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_4.mif - type: string 
	Parameter weightFile bound to: w_3_4.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_4.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized63' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_5.mif - type: string 
	Parameter weightFile bound to: w_3_5.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_5.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized64' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_6.mif - type: string 
	Parameter weightFile bound to: w_3_6.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_6.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized65' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_7.mif - type: string 
	Parameter weightFile bound to: w_3_7.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_7.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized66' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_8.mif - type: string 
	Parameter weightFile bound to: w_3_8.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_8.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized67' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_9.mif - type: string 
	Parameter weightFile bound to: w_3_9.mif - type: string 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_9.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized68' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 4 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_0.mif - type: string 
	Parameter weightFile bound to: w_4_0.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_0.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized69' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_1.mif - type: string 
	Parameter weightFile bound to: w_4_1.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_1.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized70' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_2.mif - type: string 
	Parameter weightFile bound to: w_4_2.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_2.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized71' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_3.mif - type: string 
	Parameter weightFile bound to: w_4_3.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_3.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized72' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_4.mif - type: string 
	Parameter weightFile bound to: w_4_4.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_4.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized73' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_5.mif - type: string 
	Parameter weightFile bound to: w_4_5.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_5.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized74' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_6.mif - type: string 
	Parameter weightFile bound to: w_4_6.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_6.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized75' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_7.mif - type: string 
	Parameter weightFile bound to: w_4_7.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_7.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized76' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_8.mif - type: string 
	Parameter weightFile bound to: w_4_8.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_8.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized77' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_9.mif - type: string 
	Parameter weightFile bound to: w_4_9.mif - type: string 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_9.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized78' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v:172]
	Parameter numInput bound to: 10 - type: integer 
	Parameter inputWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'i_valid' does not match port width (1) of module 'maxFinder' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/ANN.v:393]
	Parameter BITS bound to: 18 - type: integer 
WARNING: [Synth 8-7071] port 'tick' of module 'sseg_counter' is unconnected for instance 'counter' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/sseg_mux.v:35]
WARNING: [Synth 8-7023] instance 'counter' of module 'sseg_counter' has 4 connections declared, but only 3 given [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/sseg_mux.v:35]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element state_4_reg was removed.  [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/ANN.v:358]
WARNING: [Synth 8-6014] Unused sequential element count_4_reg was removed.  [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/ANN.v:359]
WARNING: [Synth 8-6014] Unused sequential element data_out_valid_4_reg was removed.  [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/ANN.v:360]
WARNING: [Synth 8-6014] Unused sequential element holdData_4_reg was removed.  [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/ANN.v:370]
WARNING: [Synth 8-6014] Unused sequential element out_data_4_reg was removed.  [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/ANN.v:375]
WARNING: [Synth 8-3848] Net wen in module/entity DNN_top does not have driver. [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/DNN_top.v:75]
WARNING: [Synth 8-3848] Net wadd in module/entity DNN_top does not have driver. [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/DNN_top.v:78]
WARNING: [Synth 8-3848] Net win in module/entity DNN_top does not have driver. [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/DNN_top.v:79]
WARNING: [Synth 8-7129] Port wen in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[3] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[2] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[1] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[0] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[15] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[14] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[13] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[12] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[11] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[10] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[9] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[8] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[7] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[6] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[5] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[4] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[3] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[2] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[1] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[0] in module Weight_Memory__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValid in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[31] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[30] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[29] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[28] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[27] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[26] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[25] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[24] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[23] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[22] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[21] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[20] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[19] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[18] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[17] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[16] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[31] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[30] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[29] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[28] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[27] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[26] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[25] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[24] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[23] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[22] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[21] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[20] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[19] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[18] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[17] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[16] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[15] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[14] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[13] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[12] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[11] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[10] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[9] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[8] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[7] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[6] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[5] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[4] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[3] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[2] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[1] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[0] in module neuron__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wen in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[3] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[2] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[1] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[0] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[15] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[14] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[13] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[12] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[11] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[10] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[9] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[8] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[7] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[6] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[5] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[4] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[3] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[2] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[1] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[0] in module Weight_Memory__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValid in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[31] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[30] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[29] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[28] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[27] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[26] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[25] in module neuron__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[24] in module neuron__parameterized77 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1596.688 ; gain = 726.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1596.688 ; gain = 726.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1596.688 ; gain = 726.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1604.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/constrs_1/imports/new/IO_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'reset_IBUF'. [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/constrs_1/imports/new/IO_constraints.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/constrs_1/imports/new/IO_constraints.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/constrs_1/imports/new/IO_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/constrs_1/imports/new/IO_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DNN_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DNN_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/constrs_1/imports/new/contraints.xdc]
Finished Parsing XDC File [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/constrs_1/imports/new/contraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2074.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.012 ; gain = 0.410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:01:38 . Memory (MB): peak = 2075.012 ; gain = 1204.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2075.012 ; gain = 1204.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2075.012 ; gain = 1204.418
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2075.012 ; gain = 1204.418
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 82    
	   2 Input   11 Bit       Adders := 30    
	   2 Input   10 Bit       Adders := 33    
	   2 Input    6 Bit       Adders := 41    
	   2 Input    5 Bit       Adders := 50    
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	            12544 Bit    Registers := 4     
	              480 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	               32 Bit    Registers := 164   
	               16 Bit    Registers := 336   
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 30    
	               12 Bit    Registers := 21    
	               11 Bit    Registers := 31    
	               10 Bit    Registers := 42    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 41    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 582   
+---ROMs : 
	                    ROMs := 30    
+---Muxes : 
	   2 Input 12544 Bit        Muxes := 4     
	   2 Input  480 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 402   
	   4 Input   32 Bit        Muxes := 80    
	   2 Input   16 Bit        Muxes := 82    
	  11 Input   16 Bit        Muxes := 10    
	 785 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 128   
	   4 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'n_0/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_1/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_1/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_1/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_1/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_1/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_2/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_2/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_2/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_2/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_2/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_3/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_3/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_3/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_3/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_3/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_4/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_4/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_4/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_4/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_4/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_5/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_5/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_5/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_5/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_5/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_6/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_6/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_6/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_6/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_6/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_7/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_7/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_7/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_7/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_7/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_8/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_8/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_8/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_8/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_8/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_9/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_9/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_9/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_9/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_9/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_10/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_10/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_10/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_10/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_10/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_11/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_11/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_11/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_11/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_11/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_12/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_12/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_12/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_12/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_12/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_13/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_13/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_13/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_13/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_13/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_14/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_14/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_14/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_14/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_14/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_15/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_15/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_15/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_15/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_15/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_16/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_16/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_16/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_16/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_16/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_17/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_17/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_17/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_17/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_17/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_18/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_18/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_18/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_18/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_18/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_19/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_19/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_19/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_19/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_19/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Synth 8-4471] merging register 'n_20/weight_valid_reg' into 'n_0/weight_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:157]
INFO: [Synth 8-4471] merging register 'n_20/mult_valid_reg' into 'n_0/mult_valid_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:79]
INFO: [Synth 8-4471] merging register 'n_20/muxValid_d_reg' into 'n_0/muxValid_d_reg' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:161]
INFO: [Synth 8-4471] merging register 'n_20/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v:156]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_10/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/comboAdd is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/comboAdd.
DSP Report: Generating DSP n_11/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/comboAdd is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/comboAdd.
DSP Report: Generating DSP n_12/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/comboAdd is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/comboAdd.
DSP Report: Generating DSP n_13/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/comboAdd is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/comboAdd.
DSP Report: Generating DSP n_14/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/comboAdd is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/comboAdd.
DSP Report: Generating DSP n_15/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/comboAdd is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/comboAdd.
DSP Report: Generating DSP n_16/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/comboAdd is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/comboAdd.
DSP Report: Generating DSP n_17/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/comboAdd is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/comboAdd.
DSP Report: Generating DSP n_18/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/comboAdd is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/comboAdd.
DSP Report: Generating DSP n_19/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/comboAdd is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/comboAdd.
DSP Report: Generating DSP n_20/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_20/WM/wout_reg is absorbed into DSP n_20/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_20/comboAdd.
DSP Report: register n_20/mul_reg is absorbed into DSP n_20/comboAdd.
DSP Report: operator n_20/comboAdd is absorbed into DSP n_20/comboAdd.
DSP Report: operator n_20/mul0 is absorbed into DSP n_20/comboAdd.
DSP Report: Generating DSP n_21/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_21/WM/wout_reg is absorbed into DSP n_21/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_21/comboAdd.
DSP Report: register n_21/mul_reg is absorbed into DSP n_21/comboAdd.
DSP Report: operator n_21/comboAdd is absorbed into DSP n_21/comboAdd.
DSP Report: operator n_21/mul0 is absorbed into DSP n_21/comboAdd.
DSP Report: Generating DSP n_22/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_22/WM/wout_reg is absorbed into DSP n_22/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_22/comboAdd.
DSP Report: register n_22/mul_reg is absorbed into DSP n_22/comboAdd.
DSP Report: operator n_22/comboAdd is absorbed into DSP n_22/comboAdd.
DSP Report: operator n_22/mul0 is absorbed into DSP n_22/comboAdd.
DSP Report: Generating DSP n_23/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_23/WM/wout_reg is absorbed into DSP n_23/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_23/comboAdd.
DSP Report: register n_23/mul_reg is absorbed into DSP n_23/comboAdd.
DSP Report: operator n_23/comboAdd is absorbed into DSP n_23/comboAdd.
DSP Report: operator n_23/mul0 is absorbed into DSP n_23/comboAdd.
DSP Report: Generating DSP n_24/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_24/WM/wout_reg is absorbed into DSP n_24/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_24/comboAdd.
DSP Report: register n_24/mul_reg is absorbed into DSP n_24/comboAdd.
DSP Report: operator n_24/comboAdd is absorbed into DSP n_24/comboAdd.
DSP Report: operator n_24/mul0 is absorbed into DSP n_24/comboAdd.
DSP Report: Generating DSP n_25/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_25/WM/wout_reg is absorbed into DSP n_25/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_25/comboAdd.
DSP Report: register n_25/mul_reg is absorbed into DSP n_25/comboAdd.
DSP Report: operator n_25/comboAdd is absorbed into DSP n_25/comboAdd.
DSP Report: operator n_25/mul0 is absorbed into DSP n_25/comboAdd.
DSP Report: Generating DSP n_26/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_26/WM/wout_reg is absorbed into DSP n_26/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_26/comboAdd.
DSP Report: register n_26/mul_reg is absorbed into DSP n_26/comboAdd.
DSP Report: operator n_26/comboAdd is absorbed into DSP n_26/comboAdd.
DSP Report: operator n_26/mul0 is absorbed into DSP n_26/comboAdd.
DSP Report: Generating DSP n_27/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_27/WM/wout_reg is absorbed into DSP n_27/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_27/comboAdd.
DSP Report: register n_27/mul_reg is absorbed into DSP n_27/comboAdd.
DSP Report: operator n_27/comboAdd is absorbed into DSP n_27/comboAdd.
DSP Report: operator n_27/mul0 is absorbed into DSP n_27/comboAdd.
DSP Report: Generating DSP n_28/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_28/WM/wout_reg is absorbed into DSP n_28/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_28/comboAdd.
DSP Report: register n_28/mul_reg is absorbed into DSP n_28/comboAdd.
DSP Report: operator n_28/comboAdd is absorbed into DSP n_28/comboAdd.
DSP Report: operator n_28/mul0 is absorbed into DSP n_28/comboAdd.
DSP Report: Generating DSP n_29/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_29/WM/wout_reg is absorbed into DSP n_29/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_29/comboAdd.
DSP Report: register n_29/mul_reg is absorbed into DSP n_29/comboAdd.
DSP Report: operator n_29/comboAdd is absorbed into DSP n_29/comboAdd.
DSP Report: operator n_29/mul0 is absorbed into DSP n_29/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
DSP Report: Generating DSP n_10/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/mul_reg.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/mul_reg.
DSP Report: Generating DSP n_11/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/mul_reg.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/mul_reg.
DSP Report: Generating DSP n_12/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/mul_reg.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/mul_reg.
DSP Report: Generating DSP n_13/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/mul_reg.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/mul_reg.
DSP Report: Generating DSP n_14/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/mul_reg.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/mul_reg.
DSP Report: Generating DSP n_15/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/mul_reg.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/mul_reg.
DSP Report: Generating DSP n_16/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/mul_reg.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/mul_reg.
DSP Report: Generating DSP n_17/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/mul_reg.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/mul_reg.
DSP Report: Generating DSP n_18/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/mul_reg.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/mul_reg.
DSP Report: Generating DSP n_19/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/mul_reg.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/mul_reg.
DSP Report: Generating DSP n_20/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_20/WM/wout_reg is absorbed into DSP n_20/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_20/mul_reg.
DSP Report: register n_20/mul_reg is absorbed into DSP n_20/mul_reg.
DSP Report: operator n_20/mul0 is absorbed into DSP n_20/mul_reg.
DSP Report: Generating DSP n_21/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_21/WM/wout_reg is absorbed into DSP n_21/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_21/mul_reg.
DSP Report: register n_21/mul_reg is absorbed into DSP n_21/mul_reg.
DSP Report: operator n_21/mul0 is absorbed into DSP n_21/mul_reg.
DSP Report: Generating DSP n_22/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_22/WM/wout_reg is absorbed into DSP n_22/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_22/mul_reg.
DSP Report: register n_22/mul_reg is absorbed into DSP n_22/mul_reg.
DSP Report: operator n_22/mul0 is absorbed into DSP n_22/mul_reg.
DSP Report: Generating DSP n_23/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_23/WM/wout_reg is absorbed into DSP n_23/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_23/mul_reg.
DSP Report: register n_23/mul_reg is absorbed into DSP n_23/mul_reg.
DSP Report: operator n_23/mul0 is absorbed into DSP n_23/mul_reg.
DSP Report: Generating DSP n_24/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_24/WM/wout_reg is absorbed into DSP n_24/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_24/mul_reg.
DSP Report: register n_24/mul_reg is absorbed into DSP n_24/mul_reg.
DSP Report: operator n_24/mul0 is absorbed into DSP n_24/mul_reg.
DSP Report: Generating DSP n_25/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_25/WM/wout_reg is absorbed into DSP n_25/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_25/mul_reg.
DSP Report: register n_25/mul_reg is absorbed into DSP n_25/mul_reg.
DSP Report: operator n_25/mul0 is absorbed into DSP n_25/mul_reg.
DSP Report: Generating DSP n_26/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_26/WM/wout_reg is absorbed into DSP n_26/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_26/mul_reg.
DSP Report: register n_26/mul_reg is absorbed into DSP n_26/mul_reg.
DSP Report: operator n_26/mul0 is absorbed into DSP n_26/mul_reg.
DSP Report: Generating DSP n_27/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_27/WM/wout_reg is absorbed into DSP n_27/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_27/mul_reg.
DSP Report: register n_27/mul_reg is absorbed into DSP n_27/mul_reg.
DSP Report: operator n_27/mul0 is absorbed into DSP n_27/mul_reg.
DSP Report: Generating DSP n_28/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_28/WM/wout_reg is absorbed into DSP n_28/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_28/mul_reg.
DSP Report: register n_28/mul_reg is absorbed into DSP n_28/mul_reg.
DSP Report: operator n_28/mul0 is absorbed into DSP n_28/mul_reg.
DSP Report: Generating DSP n_29/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_29/WM/wout_reg is absorbed into DSP n_29/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_29/mul_reg.
DSP Report: register n_29/mul_reg is absorbed into DSP n_29/mul_reg.
DSP Report: operator n_29/mul0 is absorbed into DSP n_29/mul_reg.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[0]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[1]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[2]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[3]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[4]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[5]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[6]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[7]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[8]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[9]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[10]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[11]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[12]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[13]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[14]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[15]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[16]' (FD) to 'l2/n_28/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[17]' (FD) to 'l2/n_28/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[18]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[19]' (FD) to 'l2/n_28/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[20]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[21]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[22]' (FD) to 'l2/n_28/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[23]' (FD) to 'l2/n_28/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[24]' (FD) to 'l2/n_28/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[25]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[26]' (FD) to 'l2/n_28/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[27]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[28]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[29]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[30]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_29/bias_reg[31]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[0]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[1]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[2]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[3]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[4]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[5]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[6]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[7]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[8]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[9]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[10]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[11]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[12]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[13]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[14]' (FDR) to 'l2/n_28/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[15]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[16]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[17]' (FD) to 'l2/n_28/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[18]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[19]' (FD) to 'l2/n_28/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[20]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[21]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[22]' (FD) to 'l2/n_28/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[23]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[24]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[25]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[26]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[27]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[28]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[29]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[30]' (FD) to 'l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_28/bias_reg[31]' (FD) to 'l2/n_26/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[0]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[1]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[2]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[3]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[4]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[5]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[6]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[7]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[8]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[9]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[10]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[11]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[12]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[13]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[14]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[15]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[16]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[17]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[18]' (FD) to 'l2/n_26/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[19]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[20]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[21]' (FD) to 'l2/n_26/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[22]' (FD) to 'l2/n_26/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[23]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[24]' (FD) to 'l2/n_26/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[25]' (FD) to 'l2/n_26/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[26]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[27]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[28]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[29]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[30]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_27/bias_reg[31]' (FD) to 'l2/n_26/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l2/n_26/bias_reg[0]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_26/bias_reg[1]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_26/bias_reg[2]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l2/n_26/bias_reg[3]' (FDR) to 'l2/n_26/bias_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/\n_0/bias_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/\n_0/bias_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/\n_0/bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l3/\n_0/bias_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l3/\n_0/bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l3/\n_0/bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l4/\n_0/bias_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l4/\n_0/bias_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l4/\n_0/bias_reg[31] )
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_10/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/comboAdd is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/comboAdd.
DSP Report: Generating DSP n_11/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/comboAdd is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/comboAdd.
DSP Report: Generating DSP n_12/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/comboAdd is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/comboAdd.
DSP Report: Generating DSP n_13/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/comboAdd is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/comboAdd.
DSP Report: Generating DSP n_14/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/comboAdd is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/comboAdd.
DSP Report: Generating DSP n_15/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/comboAdd is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/comboAdd.
DSP Report: Generating DSP n_16/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/comboAdd is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/comboAdd.
DSP Report: Generating DSP n_17/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/comboAdd is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/comboAdd.
DSP Report: Generating DSP n_18/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/comboAdd is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/comboAdd.
DSP Report: Generating DSP n_19/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/comboAdd is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/comboAdd.
DSP Report: Generating DSP n_20/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_20/WM/wout_reg is absorbed into DSP n_20/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_20/comboAdd.
DSP Report: register n_20/mul_reg is absorbed into DSP n_20/comboAdd.
DSP Report: operator n_20/comboAdd is absorbed into DSP n_20/comboAdd.
DSP Report: operator n_20/mul0 is absorbed into DSP n_20/comboAdd.
DSP Report: Generating DSP n_21/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_21/WM/wout_reg is absorbed into DSP n_21/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_21/comboAdd.
DSP Report: register n_21/mul_reg is absorbed into DSP n_21/comboAdd.
DSP Report: operator n_21/comboAdd is absorbed into DSP n_21/comboAdd.
DSP Report: operator n_21/mul0 is absorbed into DSP n_21/comboAdd.
DSP Report: Generating DSP n_22/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_22/WM/wout_reg is absorbed into DSP n_22/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_22/comboAdd.
DSP Report: register n_22/mul_reg is absorbed into DSP n_22/comboAdd.
DSP Report: operator n_22/comboAdd is absorbed into DSP n_22/comboAdd.
DSP Report: operator n_22/mul0 is absorbed into DSP n_22/comboAdd.
DSP Report: Generating DSP n_23/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_23/WM/wout_reg is absorbed into DSP n_23/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_23/comboAdd.
DSP Report: register n_23/mul_reg is absorbed into DSP n_23/comboAdd.
DSP Report: operator n_23/comboAdd is absorbed into DSP n_23/comboAdd.
DSP Report: operator n_23/mul0 is absorbed into DSP n_23/comboAdd.
DSP Report: Generating DSP n_24/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_24/WM/wout_reg is absorbed into DSP n_24/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_24/comboAdd.
DSP Report: register n_24/mul_reg is absorbed into DSP n_24/comboAdd.
DSP Report: operator n_24/comboAdd is absorbed into DSP n_24/comboAdd.
DSP Report: operator n_24/mul0 is absorbed into DSP n_24/comboAdd.
DSP Report: Generating DSP n_25/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_25/WM/wout_reg is absorbed into DSP n_25/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_25/comboAdd.
DSP Report: register n_25/mul_reg is absorbed into DSP n_25/comboAdd.
DSP Report: operator n_25/comboAdd is absorbed into DSP n_25/comboAdd.
DSP Report: operator n_25/mul0 is absorbed into DSP n_25/comboAdd.
DSP Report: Generating DSP n_26/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_26/WM/wout_reg is absorbed into DSP n_26/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_26/comboAdd.
DSP Report: register n_26/mul_reg is absorbed into DSP n_26/comboAdd.
DSP Report: operator n_26/comboAdd is absorbed into DSP n_26/comboAdd.
DSP Report: operator n_26/mul0 is absorbed into DSP n_26/comboAdd.
DSP Report: Generating DSP n_27/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_27/WM/wout_reg is absorbed into DSP n_27/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_27/comboAdd.
DSP Report: register n_27/mul_reg is absorbed into DSP n_27/comboAdd.
DSP Report: operator n_27/comboAdd is absorbed into DSP n_27/comboAdd.
DSP Report: operator n_27/mul0 is absorbed into DSP n_27/comboAdd.
DSP Report: Generating DSP n_28/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_28/WM/wout_reg is absorbed into DSP n_28/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_28/comboAdd.
DSP Report: register n_28/mul_reg is absorbed into DSP n_28/comboAdd.
DSP Report: operator n_28/comboAdd is absorbed into DSP n_28/comboAdd.
DSP Report: operator n_28/mul0 is absorbed into DSP n_28/comboAdd.
DSP Report: Generating DSP n_29/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_29/WM/wout_reg is absorbed into DSP n_29/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_29/comboAdd.
DSP Report: register n_29/mul_reg is absorbed into DSP n_29/comboAdd.
DSP Report: operator n_29/comboAdd is absorbed into DSP n_29/comboAdd.
DSP Report: operator n_29/mul0 is absorbed into DSP n_29/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
DSP Report: Generating DSP n_10/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/mul_reg.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/mul_reg.
DSP Report: Generating DSP n_11/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/mul_reg.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/mul_reg.
DSP Report: Generating DSP n_12/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/mul_reg.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/mul_reg.
DSP Report: Generating DSP n_13/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/mul_reg.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/mul_reg.
DSP Report: Generating DSP n_14/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/mul_reg.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/mul_reg.
DSP Report: Generating DSP n_15/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/mul_reg.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/mul_reg.
DSP Report: Generating DSP n_16/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/mul_reg.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/mul_reg.
DSP Report: Generating DSP n_17/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/mul_reg.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/mul_reg.
DSP Report: Generating DSP n_18/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/mul_reg.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/mul_reg.
DSP Report: Generating DSP n_19/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/mul_reg.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/mul_reg.
DSP Report: Generating DSP n_20/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_20/WM/wout_reg is absorbed into DSP n_20/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_20/mul_reg.
DSP Report: register n_20/mul_reg is absorbed into DSP n_20/mul_reg.
DSP Report: operator n_20/mul0 is absorbed into DSP n_20/mul_reg.
DSP Report: Generating DSP n_21/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_21/WM/wout_reg is absorbed into DSP n_21/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_21/mul_reg.
DSP Report: register n_21/mul_reg is absorbed into DSP n_21/mul_reg.
DSP Report: operator n_21/mul0 is absorbed into DSP n_21/mul_reg.
DSP Report: Generating DSP n_22/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_22/WM/wout_reg is absorbed into DSP n_22/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_22/mul_reg.
DSP Report: register n_22/mul_reg is absorbed into DSP n_22/mul_reg.
DSP Report: operator n_22/mul0 is absorbed into DSP n_22/mul_reg.
DSP Report: Generating DSP n_23/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_23/WM/wout_reg is absorbed into DSP n_23/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_23/mul_reg.
DSP Report: register n_23/mul_reg is absorbed into DSP n_23/mul_reg.
DSP Report: operator n_23/mul0 is absorbed into DSP n_23/mul_reg.
DSP Report: Generating DSP n_24/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_24/WM/wout_reg is absorbed into DSP n_24/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_24/mul_reg.
DSP Report: register n_24/mul_reg is absorbed into DSP n_24/mul_reg.
DSP Report: operator n_24/mul0 is absorbed into DSP n_24/mul_reg.
DSP Report: Generating DSP n_25/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_25/WM/wout_reg is absorbed into DSP n_25/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_25/mul_reg.
DSP Report: register n_25/mul_reg is absorbed into DSP n_25/mul_reg.
DSP Report: operator n_25/mul0 is absorbed into DSP n_25/mul_reg.
DSP Report: Generating DSP n_26/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_26/WM/wout_reg is absorbed into DSP n_26/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_26/mul_reg.
DSP Report: register n_26/mul_reg is absorbed into DSP n_26/mul_reg.
DSP Report: operator n_26/mul0 is absorbed into DSP n_26/mul_reg.
DSP Report: Generating DSP n_27/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_27/WM/wout_reg is absorbed into DSP n_27/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_27/mul_reg.
DSP Report: register n_27/mul_reg is absorbed into DSP n_27/mul_reg.
DSP Report: operator n_27/mul0 is absorbed into DSP n_27/mul_reg.
DSP Report: Generating DSP n_28/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_28/WM/wout_reg is absorbed into DSP n_28/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_28/mul_reg.
DSP Report: register n_28/mul_reg is absorbed into DSP n_28/mul_reg.
DSP Report: operator n_28/mul0 is absorbed into DSP n_28/mul_reg.
DSP Report: Generating DSP n_29/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_29/WM/wout_reg is absorbed into DSP n_29/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_29/mul_reg.
DSP Report: register n_29/mul_reg is absorbed into DSP n_29/mul_reg.
DSP Report: operator n_29/mul0 is absorbed into DSP n_29/mul_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_0/bias_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_0/bias_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_0/bias_reg[31] )
INFO: [Synth 8-5544] ROM "s0/seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s1/seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s2/seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s3/seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design DNN_top__GCB2 has port P[14] driven by constant 0
WARNING: [Synth 8-3917] design DNN_top__GCB2 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design DNN_top__GCB2 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design DNN_top__GCB2 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design DNN_top__GCB2 has port P[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (weightValid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM/\wout_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:05:34 . Memory (MB): peak = 2075.012 ; gain = 1204.418
---------------------------------------------------------------------------------
 Sort Area is ANN__GB0 n_0/comboAdd_5c : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is ANN__GB0 n_1/comboAdd_5e : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is ANN__GB0 n_2/comboAdd_5f : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is ANN__GB0 n_3/comboAdd_60 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is ANN__GB0 n_4/comboAdd_61 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is ANN__GB0 n_5/comboAdd_62 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is ANN__GB0 n_6/comboAdd_63 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is ANN__GB0 n_7/comboAdd_64 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is ANN__GB0 n_8/comboAdd_65 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is ANN__GB0 n_9/comboAdd_66 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is ANN__GB0 n_0/mul_reg_67 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is ANN__GB0 n_1/mul_reg_69 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is ANN__GB0 n_2/mul_reg_6a : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is ANN__GB0 n_3/mul_reg_6b : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is ANN__GB0 n_4/mul_reg_6c : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is ANN__GB0 n_5/mul_reg_6d : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is ANN__GB0 n_6/mul_reg_6e : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is ANN__GB0 n_7/mul_reg_6f : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is ANN__GB0 n_8/mul_reg_70 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is ANN__GB0 n_9/mul_reg_71 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is ANN__GB0 n_7/comboAdd_4b : 0 0 : 1818 1818 : Used 1 time 0
 Sort Area is ANN__GB0 n_7/mul_reg_57 : 0 0 : 1719 1719 : Used 1 time 0
 Sort Area is ANN__GB0 n_0/comboAdd_0 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_0/comboAdd_44 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_1/comboAdd_2 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_10/comboAdd_d : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_11/comboAdd_e : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_12/comboAdd_f : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_14/comboAdd_11 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_15/comboAdd_12 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_17/comboAdd_14 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_17/comboAdd_14 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_18/comboAdd_15 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_2/comboAdd_46 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_20/comboAdd_18 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_21/comboAdd_18 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_22/comboAdd_19 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_22/comboAdd_1a : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_23/comboAdd_1a : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_23/comboAdd_1b : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_24/comboAdd_1b : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_24/comboAdd_1c : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_26/comboAdd_1d : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_28/comboAdd_20 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_29/comboAdd_21 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_4/comboAdd_48 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_5/comboAdd_7 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_5/comboAdd_8 : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_6/comboAdd_4a : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_7/comboAdd_a : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_8/comboAdd_b : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB1 n_8/comboAdd_b : 0 0 : 1655 1655 : Used 1 time 0
 Sort Area is ANN__GB0 n_0/mul_reg_22 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_0/mul_reg_50 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_1/mul_reg_24 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_10/mul_reg_2f : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_11/mul_reg_30 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_12/mul_reg_30 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_14/mul_reg_32 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_15/mul_reg_34 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_17/mul_reg_35 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_17/mul_reg_36 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_18/mul_reg_36 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_2/mul_reg_52 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_20/mul_reg_3a : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_21/mul_reg_39 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_22/mul_reg_3a : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_22/mul_reg_3c : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_23/mul_reg_3b : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_23/mul_reg_3d : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_24/mul_reg_3c : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_24/mul_reg_3e : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_26/mul_reg_3e : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_28/mul_reg_42 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_29/mul_reg_43 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_4/mul_reg_54 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_5/mul_reg_28 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_5/mul_reg_2a : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_6/mul_reg_56 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_7/mul_reg_2c : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_8/mul_reg_2c : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB0 n_8/mul_reg_2d : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is ANN__GB1 n_1/comboAdd_2 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_11/comboAdd_e : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB0 n_14/comboAdd_11 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_15/comboAdd_12 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB0 n_16/comboAdd_13 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_16/comboAdd_13 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_19/comboAdd_16 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB0 n_2/comboAdd_3 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_2/comboAdd_4 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_20/comboAdd_17 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB0 n_21/comboAdd_19 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_25/comboAdd_1c : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB0 n_25/comboAdd_1d : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB0 n_26/comboAdd_1e : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB0 n_27/comboAdd_1f : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_28/comboAdd_1f : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB0 n_6/comboAdd_9 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_6/comboAdd_9 : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_7/comboAdd_a : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB0 n_9/comboAdd_c : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_9/comboAdd_c : 0 0 : 1492 1492 : Used 1 time 0
 Sort Area is ANN__GB1 n_1/mul_reg_23 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_11/mul_reg_2f : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_14/mul_reg_33 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_15/mul_reg_33 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_16/mul_reg_34 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_16/mul_reg_35 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_19/mul_reg_37 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_2/mul_reg_25 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_2/mul_reg_25 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_20/mul_reg_38 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_21/mul_reg_3b : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_25/mul_reg_3d : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_25/mul_reg_3f : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_26/mul_reg_40 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_27/mul_reg_41 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_28/mul_reg_40 : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_6/mul_reg_2a : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_6/mul_reg_2b : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_7/mul_reg_2b : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_8/comboAdd_4d : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB1 n_9/mul_reg_2d : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_9/mul_reg_2e : 0 0 : 1391 1391 : Used 1 time 0
 Sort Area is ANN__GB0 n_8/mul_reg_59 : 0 0 : 1289 1289 : Used 1 time 0
 Sort Area is ANN__GB0 n_1/comboAdd_45 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is ANN__GB0 n_12/comboAdd_f : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is ANN__GB0 n_13/comboAdd_10 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is ANN__GB0 n_19/comboAdd_17 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is ANN__GB0 n_3/comboAdd_47 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is ANN__GB0 n_3/comboAdd_5 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is ANN__GB0 n_4/comboAdd_7 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is ANN__GB0 n_5/comboAdd_49 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is ANN__GB0 n_9/comboAdd_4f : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is ANN__GB0 n_18/comboAdd_15 : 0 0 : 1108 1108 : Used 1 time 0
 Sort Area is ANN__GB0 n_1/mul_reg_51 : 0 0 : 1106 1106 : Used 1 time 0
 Sort Area is ANN__GB0 n_12/mul_reg_31 : 0 0 : 1106 1106 : Used 1 time 0
 Sort Area is ANN__GB0 n_13/mul_reg_32 : 0 0 : 1106 1106 : Used 1 time 0
 Sort Area is ANN__GB0 n_19/mul_reg_39 : 0 0 : 1106 1106 : Used 1 time 0
 Sort Area is ANN__GB0 n_3/mul_reg_27 : 0 0 : 1106 1106 : Used 1 time 0
 Sort Area is ANN__GB0 n_3/mul_reg_53 : 0 0 : 1106 1106 : Used 1 time 0
 Sort Area is ANN__GB0 n_4/mul_reg_29 : 0 0 : 1106 1106 : Used 1 time 0
 Sort Area is ANN__GB0 n_5/mul_reg_55 : 0 0 : 1106 1106 : Used 1 time 0
 Sort Area is ANN__GB0 n_9/mul_reg_5b : 0 0 : 1106 1106 : Used 1 time 0
 Sort Area is ANN__GB0 n_18/mul_reg_37 : 0 0 : 1004 1004 : Used 1 time 0
 Sort Area is ANN__GB1 n_0/comboAdd_0 : 0 0 : 970 970 : Used 1 time 0
 Sort Area is ANN__GB1 n_10/comboAdd_d : 0 0 : 970 970 : Used 1 time 0
 Sort Area is ANN__GB1 n_13/comboAdd_10 : 0 0 : 970 970 : Used 1 time 0
 Sort Area is ANN__GB1 n_27/comboAdd_1e : 0 0 : 970 970 : Used 1 time 0
 Sort Area is ANN__GB1 n_29/comboAdd_20 : 0 0 : 970 970 : Used 1 time 0
 Sort Area is ANN__GB1 n_3/comboAdd_5 : 0 0 : 970 970 : Used 1 time 0
 Sort Area is ANN__GB1 n_4/comboAdd_6 : 0 0 : 970 970 : Used 1 time 0
 Sort Area is ANN__GB1 n_0/mul_reg_21 : 0 0 : 865 865 : Used 1 time 0
 Sort Area is ANN__GB1 n_10/mul_reg_2e : 0 0 : 865 865 : Used 1 time 0
 Sort Area is ANN__GB1 n_13/mul_reg_31 : 0 0 : 865 865 : Used 1 time 0
 Sort Area is ANN__GB1 n_27/mul_reg_3f : 0 0 : 865 865 : Used 1 time 0
 Sort Area is ANN__GB1 n_29/mul_reg_41 : 0 0 : 865 865 : Used 1 time 0
 Sort Area is ANN__GB1 n_3/mul_reg_26 : 0 0 : 865 865 : Used 1 time 0
 Sort Area is ANN__GB1 n_4/mul_reg_27 : 0 0 : 865 865 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x12         | LUT            | 
|Weight_Memory | mem        | 32x10         | LUT            | 
|Weight_Memory | mem        | 32x10         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x12         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x12         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x10         | LUT            | 
|Weight_Memory | mem        | 32x10         | LUT            | 
|Weight_Memory | mem        | 32x12         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x12         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x9          | LUT            | 
|Weight_Memory | mem        | 32x10         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x12         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x12         | LUT            | 
|Weight_Memory | mem        | 32x12         | LUT            | 
|Weight_Memory | mem        | 32x12         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x10         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x10         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x10         | LUT            | 
|Weight_Memory | mem        | 32x13         | LUT            | 
|Weight_Memory | mem        | 32x14         | LUT            | 
|Weight_Memory | mem        | 32x11         | LUT            | 
|Weight_Memory | mem        | 32x10         | LUT            | 
+--------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 9      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 9      | -      | -      | 25     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 11     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:06:15 . Memory (MB): peak = 2075.012 ; gain = 1204.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:21 ; elapsed = 00:15:29 . Memory (MB): peak = 2192.625 ; gain = 1322.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_0/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_1/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_2/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_3/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_4/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_5/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_6/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_7/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_8/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_9/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_10/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_11/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_12/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_13/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_14/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_15/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_16/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_17/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_18/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_19/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_20/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_21/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_22/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_23/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_24/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_25/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_26/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_27/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_28/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_8/dut/l1/n_29/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:19 ; elapsed = 00:17:59 . Memory (MB): peak = 2212.797 ; gain = 1342.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_0/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_1/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_2/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_3/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_4/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_5/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_6/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_7/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_8/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_9/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_10/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_11/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_12/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_13/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_14/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_15/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_16/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_17/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_18/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_19/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_20/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_21/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_22/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_23/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_24/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_25/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_26/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_27/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_28/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/l1/n_29/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:34 ; elapsed = 00:18:30 . Memory (MB): peak = 2234.605 ; gain = 1364.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:34 ; elapsed = 00:18:31 . Memory (MB): peak = 2234.605 ; gain = 1364.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:51 ; elapsed = 00:19:04 . Memory (MB): peak = 2234.605 ; gain = 1364.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:51 ; elapsed = 00:19:04 . Memory (MB): peak = 2234.605 ; gain = 1364.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:55 ; elapsed = 00:19:09 . Memory (MB): peak = 2234.605 ; gain = 1364.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:55 ; elapsed = 00:19:10 . Memory (MB): peak = 2234.605 ; gain = 1364.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_1     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_1     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_2     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_2     | (A''*B')'    | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_3     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_3     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_3     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_3     | (A''*B')'    | 30     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_3     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_3     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_3     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_3     | (A''*B')'    | 30     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_3     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_3     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_3     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_3     | (A''*B')'    | 30     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_3     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_3     | (A''*B')'    | 30     | 18     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_3     | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_3     | (A''*B')'    | 30     | 18     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_3     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_3     | (A''*B')'    | 30     | 18     | -      | -      | 27     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Layer_3     | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|Layer_3     | (A''*B')'    | 30     | 18     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|neuron      | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|neuron      | (A''*B')'    | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|neuron      | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|neuron      | (A''*B')'    | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|neuron      | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|neuron      | (A''*B')'    | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|neuron      | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|neuron      | (A''*B')'    | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|neuron      | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|neuron      | (A''*B')'    | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|neuron      | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|neuron      | (A''*B')'    | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|neuron      | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|neuron      | (A''*B')'    | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|neuron      | C'+(A''*B')' | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|neuron      | (A''*B')'    | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|neuron      | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|neuron      | (A''*B')'    | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|neuron      | C+(A''*B')'  | 30     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|neuron      | (A''*B')'    | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   373|
|3     |DSP48E1  |   160|
|6     |LUT1     |   636|
|7     |LUT2     | 18605|
|8     |LUT3     |  3647|
|9     |LUT4     | 19317|
|10    |LUT5     |  9151|
|11    |LUT6     | 19255|
|12    |MUXF7    |    39|
|13    |MUXF8    |     8|
|14    |RAMB18E1 |    30|
|44    |FDCE     |    44|
|45    |FDPE     |     1|
|46    |FDRE     | 49448|
|47    |FDSE     |  1201|
|48    |IBUF     |     4|
|49    |OBUF     |    18|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:55 ; elapsed = 00:19:14 . Memory (MB): peak = 2234.605 ; gain = 1364.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 133 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:16 ; elapsed = 00:18:36 . Memory (MB): peak = 2234.605 ; gain = 885.688
Synthesis Optimization Complete : Time (s): cpu = 00:09:55 ; elapsed = 00:19:26 . Memory (MB): peak = 2234.605 ; gain = 1364.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2237.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: ed49701f
INFO: [Common 17-83] Releasing license: Synthesis
609 Infos, 279 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:21 ; elapsed = 00:20:29 . Memory (MB): peak = 2237.738 ; gain = 1774.980
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.364 . Memory (MB): peak = 2237.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.runs/synth_1/DNN_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2237.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DNN_top_utilization_synth.rpt -pb DNN_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2237.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 23:09:22 2024...
