<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>top_fn</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.480</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>20403</Best-caseLatency>
            <Average-caseLatency>20403</Average-caseLatency>
            <Worst-caseLatency>20403</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.163 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.163 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.163 ms</Worst-caseRealTimeLatency>
            <Interval-min>20404</Interval-min>
            <Interval-max>20404</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <top_fn_loop1>
                <Slack>5.84</Slack>
                <TripCount>100</TripCount>
                <Latency>20300</Latency>
                <AbsoluteTimeLatency>162400</AbsoluteTimeLatency>
                <IterationLatency>203</IterationLatency>
                <InstanceList/>
                <top_fn_loop1_1>
                    <Slack>5.84</Slack>
                    <TripCount>100</TripCount>
                    <Latency>200</Latency>
                    <AbsoluteTimeLatency>1600</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </top_fn_loop1_1>
            </top_fn_loop1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>gnn/test/test2/kernel.c:15</SourceLocation>
            <SummaryOfLoopViolations>
                <top_fn_loop1>
                    <Name>top_fn_loop1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>gnn/test/test2/kernel.c:20</SourceLocation>
                    <top_fn_loop1_1>
                        <Name>top_fn_loop1_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>gnn/test/test2/kernel.c:24</SourceLocation>
                    </top_fn_loop1_1>
                </top_fn_loop1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>83</FF>
            <LUT>272</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_fn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_fn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_fn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_fn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_fn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_fn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_arr_address0</name>
            <Object>in_arr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_arr_ce0</name>
            <Object>in_arr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_arr_q0</name>
            <Object>in_arr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_arr_address0</name>
            <Object>out_arr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_arr_ce0</name>
            <Object>out_arr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_arr_we0</name>
            <Object>out_arr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_arr_d0</name>
            <Object>out_arr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_arr_q0</name>
            <Object>out_arr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_fn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_init_arr_fu_96</InstName>
                    <ModuleName>init_arr</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>96</ID>
                    <BindInstances>add_ln8_fu_64_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln20_fu_116_p2 add_ln24_fu_133_p2 add_ln26_fu_148_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>init_arr</Name>
            <Loops>
                <init_arr_loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>1.306</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>101</Best-caseLatency>
                    <Average-caseLatency>101</Average-caseLatency>
                    <Worst-caseLatency>101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.808 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.808 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.808 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_arr_loop1>
                        <Name>init_arr_loop1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </init_arr_loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>gnn/test/test2/kernel.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <init_arr_loop1>
                            <Name>init_arr_loop1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>gnn/test/test2/kernel.c:8</SourceLocation>
                        </init_arr_loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_arr_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_64_p2" SOURCE="gnn/test/test2/kernel.c:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_fn</Name>
            <Loops>
                <top_fn_loop1>
                    <top_fn_loop1_1/>
                </top_fn_loop1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>1.480</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20403</Best-caseLatency>
                    <Average-caseLatency>20403</Average-caseLatency>
                    <Worst-caseLatency>20403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.163 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.163 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.163 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <top_fn_loop1>
                        <Name>top_fn_loop1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>100</TripCount>
                        <Latency>20300</Latency>
                        <AbsoluteTimeLatency>0.162 ms</AbsoluteTimeLatency>
                        <IterationLatency>203</IterationLatency>
                        <PipelineDepth>203</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <top_fn_loop1_1>
                            <Name>top_fn_loop1_1</Name>
                            <Slack>5.84</Slack>
                            <TripCount>100</TripCount>
                            <Latency>200</Latency>
                            <AbsoluteTimeLatency>1.600 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </top_fn_loop1_1>
                    </top_fn_loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>gnn/test/test2/kernel.c:15</SourceLocation>
                    <SummaryOfLoopViolations>
                        <top_fn_loop1>
                            <Name>top_fn_loop1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>gnn/test/test2/kernel.c:20</SourceLocation>
                            <top_fn_loop1_1>
                                <Name>top_fn_loop1_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>gnn/test/test2/kernel.c:24</SourceLocation>
                            </top_fn_loop1_1>
                        </top_fn_loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>83</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>272</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_fn_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_116_p2" SOURCE="gnn/test/test2/kernel.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_fn_loop1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_133_p2" SOURCE="gnn/test/test2/kernel.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_fn_loop1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_148_p2" SOURCE="gnn/test/test2/kernel.c:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_array_partition throughput_driven="off"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in_arr" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="in_arr_address0" name="in_arr_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_arr_ce0" name="in_arr_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_arr_q0" name="in_arr_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_arr" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_arr_address0" name="out_arr_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_arr_ce0" name="out_arr_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_arr_we0" name="out_arr_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_arr_d0" name="out_arr_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_arr_q0" name="out_arr_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_arr_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="in_arr_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_arr_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_arr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_arr_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="in_arr_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_arr_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_arr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_arr_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="out_arr_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_arr_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_arr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_arr_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_arr_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_arr_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_arr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_arr_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_arr_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_arr_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_arr"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="in_arr_address0">out, 7</column>
                    <column name="in_arr_q0">in, 32</column>
                    <column name="out_arr_address0">out, 7</column>
                    <column name="out_arr_d0">out, 32</column>
                    <column name="out_arr_q0">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_arr">in, int*</column>
                    <column name="out_arr">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="in_arr">in_arr_address0, port, offset</column>
                    <column name="in_arr">in_arr_ce0, port, </column>
                    <column name="in_arr">in_arr_q0, port, </column>
                    <column name="out_arr">out_arr_address0, port, offset</column>
                    <column name="out_arr">out_arr_ce0, port, </column>
                    <column name="out_arr">out_arr_we0, port, </column>
                    <column name="out_arr">out_arr_d0, port, </column>
                    <column name="out_arr">out_arr_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="gnn/test/test2/kernel.c:9" status="valid" parentFunction="init_arr" variable="" isDirective="0" options="min=100 max=100 avg=100"/>
        <Pragma type="loop_tripcount" location="gnn/test/test2/kernel.c:21" status="valid" parentFunction="top_fn" variable="" isDirective="0" options="min=100 max=100 avg=100"/>
        <Pragma type="loop_tripcount" location="gnn/test/test2/kernel.c:25" status="valid" parentFunction="top_fn" variable="" isDirective="0" options="min=100 max=100 avg=100"/>
        <Pragma type="inline" location="dct0.tcl:7" status="valid" parentFunction="init_arr" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="dct0.tcl:3" status="valid" parentFunction="init_arr" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="dct0.tcl:5" status="valid" parentFunction="init_arr" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="dct0.tcl:6" status="valid" parentFunction="top_fn" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="dct0.tcl:1" status="valid" parentFunction="top_fn" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="dct0.tcl:2" status="valid" parentFunction="top_fn" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="dct0.tcl:4" status="valid" parentFunction="top_fn" variable="" isDirective="1" options="off=true"/>
    </PragmaReport>
</profile>

