Command: opt_design -sweep -resynth_area -aggressive_remap -merge_equivalent_drivers -debug_log
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 893.109 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Sweep
Phase 1 Sweep | Checksum: 17129eea2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1361.160 ; gain = 454.945
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 2 Merging equivalent drivers
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry_i_2, D/subtract/dvsr_less_than_dvnd0_carry_i_6 cannot be merged because the instance's INIT string mismatch
Phase 2 Merging equivalent drivers | Checksum: 17129eea2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1361.160 ; gain = 454.945
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 0 cells

Phase 3 Remap
INFO: [Opt 31-528] Cannot remap pin: D/count/Q[3]_i_1__1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: D/count/Q[2]_i_1__1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_5/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[4]_i_1__1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[0]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[29]_i_2/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_2__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/FSM_sequential_state[1]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/FSM_sequential_state[2]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/FSM_sequential_state[0]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
Phase 3 Remap | Checksum: 12a6ce017

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1361.160 ; gain = 454.945
INFO: [Opt 31-389] Phase Remap created 7 cells and removed 9 cells

Phase 4 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-431] constant propagation found 0 starting points
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/count/Q_reg[0] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/count/Q_reg[1] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/count/Q_reg[2] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/count/Q_reg[3] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/count/Q_reg[4] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[10] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[11] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[12] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[13] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[14] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[15] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[16] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[17] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[18] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[19] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[1] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[20] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[21] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[22] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[23] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[24] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[25] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[26] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[27] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[28] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[29] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[2] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[30] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[31] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[3] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[4] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[5] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[6] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[7] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[8] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[9] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter D/count/Q[0]_i_1__1 to load D/count/Q_reg[0] because inversion is not supported on the pin D
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Resynthesis | Checksum: 334ce15e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1403.234 ; gain = 497.020
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/count/Q_reg[0] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/count/Q_reg[1] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/count/Q_reg[2] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/count/Q_reg[3] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/count/Q_reg[4] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[10] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[11] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[12] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[13] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[14] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[15] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[16] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[17] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[18] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[19] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[1] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[20] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[21] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[22] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[23] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[24] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[25] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[26] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[27] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[28] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[29] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[2] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[30] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[31] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[3] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[4] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[5] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[6] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[7] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[8] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter C/Q[31]_i_1__0 to load D/left_shift/Q_reg[9] because inversion is not supported on the pin R
INFO: [Opt 31-677] Could not push inverter D/count/Q[0]_i_1__1 to load D/count/Q_reg[0] because inversion is not supported on the pin D
Phase 5 Post Processing Netlist | Checksum: 334ce15e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1403.234 ; gain = 497.020
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Sweep                       |               0  |               0  |                                              0  |
|  Merging equivalent drivers  |               0  |               0  |                                              0  |
|  Remap                       |               7  |               9  |                                              0  |
|  Resynthesis                 |               0  |               0  |                                              0  |
|  Post Processing Netlist     |               0  |               0  |                                              0  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e2c9e8e9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1403.234 ; gain = 497.020

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1403.234 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e2c9e8e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1403.234 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1403.234 ; gain = 510.125
