{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 23:58:17 2011 " "Info: Processing started: Wed Apr 06 23:58:17 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 7seg_overflow -c 7seg_overflow --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 7seg_overflow -c 7seg_overflow --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in_2\[0\] disp\[3\] 16.875 ns Longest " "Info: Longest tpd from source pin \"in_2\[0\]\" to destination pin \"disp\[3\]\" is 16.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns in_2\[0\] 1 PIN PIN_H6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_H6; Fanout = 2; PIN Node = 'in_2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_2[0] } "NODE_NAME" } } { "7seg_overflow.vhd" "" { Text "C:/Documents and Settings/ra083345/Desktop/MC613/Lab4/Q01d/7seg_overflow.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.124 ns) + CELL(0.545 ns) 7.513 ns ripple_carry_4:ripple\|full_adder:\\adders:0:fulladders\|C_OUT~0 2 COMB LCCOMB_X9_Y8_N26 2 " "Info: 2: + IC(6.124 ns) + CELL(0.545 ns) = 7.513 ns; Loc. = LCCOMB_X9_Y8_N26; Fanout = 2; COMB Node = 'ripple_carry_4:ripple\|full_adder:\\adders:0:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.669 ns" { in_2[0] ripple_carry_4:ripple|full_adder:\adders:0:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "c:/documents and settings/ra083345/desktop/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.178 ns) 8.027 ns ripple_carry_4:ripple\|full_adder:\\adders:1:fulladders\|C_OUT~0 3 COMB LCCOMB_X9_Y8_N30 3 " "Info: 3: + IC(0.336 ns) + CELL(0.178 ns) = 8.027 ns; Loc. = LCCOMB_X9_Y8_N30; Fanout = 3; COMB Node = 'ripple_carry_4:ripple\|full_adder:\\adders:1:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { ripple_carry_4:ripple|full_adder:\adders:0:fulladders|C_OUT~0 ripple_carry_4:ripple|full_adder:\adders:1:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "c:/documents and settings/ra083345/desktop/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.178 ns) 8.546 ns ripple_carry_4:ripple\|full_adder:\\adders:2:fulladders\|OUTPUT 4 COMB LCCOMB_X9_Y8_N8 7 " "Info: 4: + IC(0.341 ns) + CELL(0.178 ns) = 8.546 ns; Loc. = LCCOMB_X9_Y8_N8; Fanout = 7; COMB Node = 'ripple_carry_4:ripple\|full_adder:\\adders:2:fulladders\|OUTPUT'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { ripple_carry_4:ripple|full_adder:\adders:1:fulladders|C_OUT~0 ripple_carry_4:ripple|full_adder:\adders:2:fulladders|OUTPUT } "NODE_NAME" } } { "full_adder.vhd" "" { Text "c:/documents and settings/ra083345/desktop/mc613/full_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.521 ns) 9.437 ns conv_7seg:conv7seg\|Mux3~0 5 COMB LCCOMB_X9_Y8_N20 1 " "Info: 5: + IC(0.370 ns) + CELL(0.521 ns) = 9.437 ns; Loc. = LCCOMB_X9_Y8_N20; Fanout = 1; COMB Node = 'conv_7seg:conv7seg\|Mux3~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { ripple_carry_4:ripple|full_adder:\adders:2:fulladders|OUTPUT conv_7seg:conv7seg|Mux3~0 } "NODE_NAME" } } { "conv_7seg.vhd" "" { Text "c:/documents and settings/ra083345/desktop/mc613/conv_7seg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.618 ns) + CELL(2.820 ns) 16.875 ns disp\[3\] 6 PIN PIN_H16 0 " "Info: 6: + IC(4.618 ns) + CELL(2.820 ns) = 16.875 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'disp\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.438 ns" { conv_7seg:conv7seg|Mux3~0 disp[3] } "NODE_NAME" } } { "7seg_overflow.vhd" "" { Text "C:/Documents and Settings/ra083345/Desktop/MC613/Lab4/Q01d/7seg_overflow.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.086 ns ( 30.14 % ) " "Info: Total cell delay = 5.086 ns ( 30.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.789 ns ( 69.86 % ) " "Info: Total interconnect delay = 11.789 ns ( 69.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.875 ns" { in_2[0] ripple_carry_4:ripple|full_adder:\adders:0:fulladders|C_OUT~0 ripple_carry_4:ripple|full_adder:\adders:1:fulladders|C_OUT~0 ripple_carry_4:ripple|full_adder:\adders:2:fulladders|OUTPUT conv_7seg:conv7seg|Mux3~0 disp[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "16.875 ns" { in_2[0] {} in_2[0]~combout {} ripple_carry_4:ripple|full_adder:\adders:0:fulladders|C_OUT~0 {} ripple_carry_4:ripple|full_adder:\adders:1:fulladders|C_OUT~0 {} ripple_carry_4:ripple|full_adder:\adders:2:fulladders|OUTPUT {} conv_7seg:conv7seg|Mux3~0 {} disp[3] {} } { 0.000ns 0.000ns 6.124ns 0.336ns 0.341ns 0.370ns 4.618ns } { 0.000ns 0.844ns 0.545ns 0.178ns 0.178ns 0.521ns 2.820ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 23:58:18 2011 " "Info: Processing ended: Wed Apr 06 23:58:18 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
