// Seed: 43319433
module module_0 (
    id_1,
    id_2
);
  output supply0 id_2;
  input wire id_1;
  parameter id_3 = 1;
  assign id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (
      id_5,
      id_2
  );
  assign modCall_1.id_2 = 0;
  inout wire id_2;
  output wire id_1;
  assign id_3[-1] = id_7 == id_5;
endmodule
