/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  reg [8:0] celloutsig_0_4z;
  wire [20:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~((celloutsig_0_8z[4] | celloutsig_0_0z[1]) & (celloutsig_0_1z[1] | celloutsig_0_1z[3]));
  assign celloutsig_0_18z = ~((celloutsig_0_4z[5] | celloutsig_0_17z) & (celloutsig_0_12z[0] | celloutsig_0_15z[2]));
  assign celloutsig_0_2z = ~((in_data[31] | celloutsig_0_1z[2]) & (in_data[28] | celloutsig_0_0z[0]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[5] | in_data[104]) & (celloutsig_1_0z[4] | celloutsig_1_0z[4]));
  assign celloutsig_1_7z = ~((celloutsig_1_0z[2] | celloutsig_1_6z[0]) & (celloutsig_1_1z[6] | celloutsig_1_6z[2]));
  assign celloutsig_0_6z = ~(celloutsig_0_1z[3] ^ celloutsig_0_5z[14]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[2] ^ celloutsig_1_2z);
  assign celloutsig_1_9z = ~(celloutsig_1_7z ^ celloutsig_1_6z[1]);
  assign celloutsig_1_16z = celloutsig_1_3z[7:4] & { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_8z = in_data[18:6] & { celloutsig_0_5z[14:7], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[187:181] & in_data[143:137];
  assign celloutsig_1_1z = { celloutsig_1_0z[1], celloutsig_1_0z } & in_data[153:146];
  assign celloutsig_0_9z = celloutsig_0_1z[5:3] / { 1'h1, celloutsig_0_4z[3:2] };
  assign celloutsig_0_13z = celloutsig_0_5z[6:3] / { 1'h1, celloutsig_0_1z[2:0] };
  assign celloutsig_1_3z = celloutsig_1_1z / { 1'h1, in_data[128:122] };
  assign celloutsig_0_17z = { celloutsig_0_16z[7], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z } || { celloutsig_0_5z[13:8], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[15:13] % { 1'h1, in_data[25:24] };
  assign celloutsig_1_6z = { celloutsig_1_3z[2:1], celloutsig_1_2z, celloutsig_1_4z } % { 1'h1, in_data[128:126] };
  assign celloutsig_0_15z = celloutsig_0_0z * celloutsig_0_5z[5:3];
  assign celloutsig_1_8z = celloutsig_1_0z[6:2] * celloutsig_1_3z[6:2];
  assign celloutsig_0_3z = in_data[37] ? { in_data[21], celloutsig_0_0z } : in_data[27:24];
  assign celloutsig_1_18z = in_data[113] ? { celloutsig_1_1z[5], celloutsig_1_7z, celloutsig_1_9z } : in_data[145:143];
  assign celloutsig_1_10z = { celloutsig_1_0z[5:4], celloutsig_1_8z } != { celloutsig_1_3z[4:2], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_11z = celloutsig_1_1z[7:4] != celloutsig_1_6z;
  assign celloutsig_1_12z = celloutsig_1_5z[4:0] != { celloutsig_1_3z[6:3], celloutsig_1_9z };
  assign celloutsig_1_13z = { in_data[177:175], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z } != { celloutsig_1_8z[2], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_11z } != { celloutsig_1_3z[3:0], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_7z = { celloutsig_0_1z[5:2], celloutsig_0_2z } != in_data[31:27];
  assign celloutsig_0_12z = { celloutsig_0_8z[11:9], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z } >> { celloutsig_0_4z[5:0], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_16z = in_data[89:76] >> { celloutsig_0_4z[5:2], celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[36:35], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z } - { in_data[16:0], celloutsig_0_3z };
  assign celloutsig_0_1z = { celloutsig_0_0z[0], celloutsig_0_0z, celloutsig_0_0z } - { in_data[12:9], celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[185:181], celloutsig_1_2z } - celloutsig_1_3z[5:0];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_4z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_0z[2:1], celloutsig_0_3z, celloutsig_0_0z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
