
I2S Audio2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ceb4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002add4  0800d044  0800d044  0001d044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08037e18  08037e18  000500f8  2**0
                  CONTENTS
  4 .ARM          00000008  08037e18  08037e18  00047e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08037e20  08037e20  000500f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08037e20  08037e20  00047e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08037e24  08037e24  00047e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f8  20000000  08037e28  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001b738  200000f8  08037f20  000500f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001b830  08037f20  0005b830  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000500f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020f61  00000000  00000000  00050128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046ee  00000000  00000000  00071089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001660  00000000  00000000  00075778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014c0  00000000  00000000  00076dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026a67  00000000  00000000  00078298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020529  00000000  00000000  0009ecff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d586d  00000000  00000000  000bf228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00194a95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000659c  00000000  00000000  00194ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000f8 	.word	0x200000f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d02c 	.word	0x0800d02c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000fc 	.word	0x200000fc
 80001cc:	0800d02c 	.word	0x0800d02c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <WM8978_Read_Reg>:
	0X0100,0X0002,0X0001,0X0001,0X0039,0X0039,0X0039,0X0039,
	0X0001,0X0001
};

uint16_t WM8978_Read_Reg(uint8_t reg)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	71fb      	strb	r3, [r7, #7]
	return WM8978_REGVAL_TBL[reg];
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	4a04      	ldr	r2, [pc, #16]	; (8000598 <WM8978_Read_Reg+0x20>)
 8000586:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800058a:	4618      	mov	r0, r3
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	20000000 	.word	0x20000000

0800059c <WM8978_Register_Wirter>:
static void DMAEx_XferM1CpltCallback(struct __DMA_HandleTypeDef *hdma);
static void DMAEx_XferErrorCallback(struct __DMA_HandleTypeDef *hdma);
HAL_StatusTypeDef HAL_I2S_Transmit_DMAEx(I2S_HandleTypeDef *hi2s, uint16_t *FirstBuffer, uint16_t *SecondBuffer, uint16_t Size);

HAL_StatusTypeDef WM8978_Register_Wirter(uint8_t reg_addr, uint16_t data)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b088      	sub	sp, #32
 80005a0:	af02      	add	r7, sp, #8
 80005a2:	4603      	mov	r3, r0
 80005a4:	460a      	mov	r2, r1
 80005a6:	71fb      	strb	r3, [r7, #7]
 80005a8:	4613      	mov	r3, r2
 80005aa:	80bb      	strh	r3, [r7, #4]
	uint8_t pData[10] =	{ 0 };
 80005ac:	2300      	movs	r3, #0
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	f107 0310 	add.w	r3, r7, #16
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	005b      	lsls	r3, r3, #1
 80005be:	b25a      	sxtb	r2, r3
 80005c0:	88bb      	ldrh	r3, [r7, #4]
 80005c2:	0a1b      	lsrs	r3, r3, #8
 80005c4:	b29b      	uxth	r3, r3
 80005c6:	b25b      	sxtb	r3, r3
 80005c8:	f003 0301 	and.w	r3, r3, #1
 80005cc:	b25b      	sxtb	r3, r3
 80005ce:	4313      	orrs	r3, r2
 80005d0:	b25b      	sxtb	r3, r3
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 80005d6:	88bb      	ldrh	r3, [r7, #4]
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	737b      	strb	r3, [r7, #13]
	WM8978_REGVAL_TBL[reg_addr]=data;	//ゆ㈤蹇褰楹蹇姊扮纰ゆ纰
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	4909      	ldr	r1, [pc, #36]	; (8000604 <WM8978_Register_Wirter+0x68>)
 80005e0:	88ba      	ldrh	r2, [r7, #4]
 80005e2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	return HAL_I2C_Master_Transmit(&hi2c1, WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 80005e6:	f107 020c 	add.w	r2, r7, #12
 80005ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ee:	9300      	str	r3, [sp, #0]
 80005f0:	2302      	movs	r3, #2
 80005f2:	2134      	movs	r1, #52	; 0x34
 80005f4:	4804      	ldr	r0, [pc, #16]	; (8000608 <WM8978_Register_Wirter+0x6c>)
 80005f6:	f003 f90f 	bl	8003818 <HAL_I2C_Master_Transmit>
 80005fa:	4603      	mov	r3, r0
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	3718      	adds	r7, #24
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	20000000 	.word	0x20000000
 8000608:	20000798 	.word	0x20000798

0800060c <WM8978_I2S_Cfg>:
static void DMAEx_XferErrorCallback(struct __DMA_HandleTypeDef *hdma)
{

}
void WM8978_I2S_Cfg(uint8_t fmt,uint8_t len)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	460a      	mov	r2, r1
 8000616:	71fb      	strb	r3, [r7, #7]
 8000618:	4613      	mov	r3, r2
 800061a:	71bb      	strb	r3, [r7, #6]
	fmt&=0X03;
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	f003 0303 	and.w	r3, r3, #3
 8000622:	71fb      	strb	r3, [r7, #7]
	len&=0X03;//ц奸茬璺茶
 8000624:	79bb      	ldrb	r3, [r7, #6]
 8000626:	f003 0303 	and.w	r3, r3, #3
 800062a:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter(4,(fmt<<3)|(len<<5));	//R4,WM8978楣块虫㈣㈤＄拌
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	00db      	lsls	r3, r3, #3
 8000630:	b21a      	sxth	r2, r3
 8000632:	79bb      	ldrb	r3, [r7, #6]
 8000634:	015b      	lsls	r3, r3, #5
 8000636:	b21b      	sxth	r3, r3
 8000638:	4313      	orrs	r3, r2
 800063a:	b21b      	sxth	r3, r3
 800063c:	b29b      	uxth	r3, r3
 800063e:	4619      	mov	r1, r3
 8000640:	2004      	movs	r0, #4
 8000642:	f7ff ffab 	bl	800059c <WM8978_Register_Wirter>
}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <WM8978_ADDA_Cfg>:
void WM8978_ADDA_Cfg(uint8_t dacen,uint8_t adcen)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	b084      	sub	sp, #16
 8000652:	af00      	add	r7, sp, #0
 8000654:	4603      	mov	r3, r0
 8000656:	460a      	mov	r2, r1
 8000658:	71fb      	strb	r3, [r7, #7]
 800065a:	4613      	mov	r3, r2
 800065c:	71bb      	strb	r3, [r7, #6]
	uint16_t regval;
	regval=WM8978_Read_Reg(3);	//茶R3
 800065e:	2003      	movs	r0, #3
 8000660:	f7ff ff8a 	bl	8000578 <WM8978_Read_Reg>
 8000664:	4603      	mov	r3, r0
 8000666:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=3<<0;		//R3冲纰2璧绂＄拌1,椹撮涔DACR&DACL
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d004      	beq.n	8000678 <WM8978_ADDA_Cfg+0x2a>
 800066e:	89fb      	ldrh	r3, [r7, #14]
 8000670:	f043 0303 	orr.w	r3, r3, #3
 8000674:	81fb      	strh	r3, [r7, #14]
 8000676:	e003      	b.n	8000680 <WM8978_ADDA_Cfg+0x32>
	else regval&=~(3<<0);		//R3冲纰2璧绂姘,楣胯村よDACR&DACL.
 8000678:	89fb      	ldrh	r3, [r7, #14]
 800067a:	f023 0303 	bic.w	r3, r3, #3
 800067e:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(3,regval);	//＄拌R3
 8000680:	89fb      	ldrh	r3, [r7, #14]
 8000682:	4619      	mov	r1, r3
 8000684:	2003      	movs	r0, #3
 8000686:	f7ff ff89 	bl	800059c <WM8978_Register_Wirter>
	regval=WM8978_Read_Reg(2);	//茶R2
 800068a:	2002      	movs	r0, #2
 800068c:	f7ff ff74 	bl	8000578 <WM8978_Read_Reg>
 8000690:	4603      	mov	r3, r0
 8000692:	81fb      	strh	r3, [r7, #14]
	if(adcen)regval|=3<<0;		//R2冲纰2璧绂＄拌1,椹撮涔ADCR&ADCL
 8000694:	79bb      	ldrb	r3, [r7, #6]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d004      	beq.n	80006a4 <WM8978_ADDA_Cfg+0x56>
 800069a:	89fb      	ldrh	r3, [r7, #14]
 800069c:	f043 0303 	orr.w	r3, r3, #3
 80006a0:	81fb      	strh	r3, [r7, #14]
 80006a2:	e003      	b.n	80006ac <WM8978_ADDA_Cfg+0x5e>
	else regval&=~(3<<0);		//R2冲纰2璧绂姘,楣胯村よADCR&ADCL.
 80006a4:	89fb      	ldrh	r3, [r7, #14]
 80006a6:	f023 0303 	bic.w	r3, r3, #3
 80006aa:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(2,regval);	//＄拌R2
 80006ac:	89fb      	ldrh	r3, [r7, #14]
 80006ae:	4619      	mov	r1, r3
 80006b0:	2002      	movs	r0, #2
 80006b2:	f7ff ff73 	bl	800059c <WM8978_Register_Wirter>
}
 80006b6:	bf00      	nop
 80006b8:	3710      	adds	r7, #16
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <WM8978_AUX_Gain>:
void WM8978_AUX_Gain(uint8_t gain)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	b084      	sub	sp, #16
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4603      	mov	r3, r0
 80006c6:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	f003 0307 	and.w	r3, r3, #7
 80006ce:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);	//茶R47
 80006d0:	202f      	movs	r0, #47	; 0x2f
 80006d2:	f7ff ff51 	bl	8000578 <WM8978_Read_Reg>
 80006d6:	4603      	mov	r3, r0
 80006d8:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//姘椴濯棰楹纰＄拌
 80006da:	89fb      	ldrh	r3, [r7, #14]
 80006dc:	f023 0307 	bic.w	r3, r3, #7
 80006e0:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(47,regval|gain<<0);//＄拌R47
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	b29a      	uxth	r2, r3
 80006e6:	89fb      	ldrh	r3, [r7, #14]
 80006e8:	4313      	orrs	r3, r2
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	4619      	mov	r1, r3
 80006ee:	202f      	movs	r0, #47	; 0x2f
 80006f0:	f7ff ff54 	bl	800059c <WM8978_Register_Wirter>
	regval=WM8978_Read_Reg(48);	//茶R48
 80006f4:	2030      	movs	r0, #48	; 0x30
 80006f6:	f7ff ff3f 	bl	8000578 <WM8978_Read_Reg>
 80006fa:	4603      	mov	r3, r0
 80006fc:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//姘椴濯棰楹纰＄拌
 80006fe:	89fb      	ldrh	r3, [r7, #14]
 8000700:	f023 0307 	bic.w	r3, r3, #7
 8000704:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(48,regval|gain<<0);//＄拌R48
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	b29a      	uxth	r2, r3
 800070a:	89fb      	ldrh	r3, [r7, #14]
 800070c:	4313      	orrs	r3, r2
 800070e:	b29b      	uxth	r3, r3
 8000710:	4619      	mov	r1, r3
 8000712:	2030      	movs	r0, #48	; 0x30
 8000714:	f7ff ff42 	bl	800059c <WM8978_Register_Wirter>
}
 8000718:	bf00      	nop
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}

08000720 <WM8978_Input_Cfg>:

void WM8978_Input_Cfg(uint8_t micen,uint8_t lineinen,uint8_t auxen)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	71fb      	strb	r3, [r7, #7]
 800072a:	460b      	mov	r3, r1
 800072c:	71bb      	strb	r3, [r7, #6]
 800072e:	4613      	mov	r3, r2
 8000730:	717b      	strb	r3, [r7, #5]
	uint16_t regval;
	regval=WM8978_Read_Reg(2);	//茶R2
 8000732:	2002      	movs	r0, #2
 8000734:	f7ff ff20 	bl	8000578 <WM8978_Read_Reg>
 8000738:	4603      	mov	r3, r0
 800073a:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<2;		//椹撮涔INPPGAENR,INPPGAENL(MIC纰PGA璺楹璐)
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d004      	beq.n	800074c <WM8978_Input_Cfg+0x2c>
 8000742:	89fb      	ldrh	r3, [r7, #14]
 8000744:	f043 030c 	orr.w	r3, r3, #12
 8000748:	81fb      	strh	r3, [r7, #14]
 800074a:	e003      	b.n	8000754 <WM8978_Input_Cfg+0x34>
	else regval&=~(3<<2);		//楣胯村よINPPGAENR,INPPGAENL.
 800074c:	89fb      	ldrh	r3, [r7, #14]
 800074e:	f023 030c 	bic.w	r3, r3, #12
 8000752:	81fb      	strh	r3, [r7, #14]
 	WM8978_Register_Wirter(2,regval);	//＄拌R2
 8000754:	89fb      	ldrh	r3, [r7, #14]
 8000756:	4619      	mov	r1, r3
 8000758:	2002      	movs	r0, #2
 800075a:	f7ff ff1f 	bl	800059c <WM8978_Register_Wirter>

	regval=WM8978_Read_Reg(44);	//茶R44
 800075e:	202c      	movs	r0, #44	; 0x2c
 8000760:	f7ff ff0a 	bl	8000578 <WM8978_Read_Reg>
 8000764:	4603      	mov	r3, r0
 8000766:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<4|3<<0;	//椹撮涔LIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d004      	beq.n	8000778 <WM8978_Input_Cfg+0x58>
 800076e:	89fb      	ldrh	r3, [r7, #14]
 8000770:	f043 0333 	orr.w	r3, r3, #51	; 0x33
 8000774:	81fb      	strh	r3, [r7, #14]
 8000776:	e003      	b.n	8000780 <WM8978_Input_Cfg+0x60>
	else regval&=~(3<<4|3<<0);	//楣胯村よLIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000778:	89fb      	ldrh	r3, [r7, #14]
 800077a:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 800077e:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(44,regval);//＄拌R44
 8000780:	89fb      	ldrh	r3, [r7, #14]
 8000782:	4619      	mov	r1, r3
 8000784:	202c      	movs	r0, #44	; 0x2c
 8000786:	f7ff ff09 	bl	800059c <WM8978_Register_Wirter>

	if(lineinen)WM8978_LINEIN_Gain(5);//LINE IN 0dB蹇
 800078a:	79bb      	ldrb	r3, [r7, #6]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d003      	beq.n	8000798 <WM8978_Input_Cfg+0x78>
 8000790:	2005      	movs	r0, #5
 8000792:	f000 f859 	bl	8000848 <WM8978_LINEIN_Gain>
 8000796:	e002      	b.n	800079e <WM8978_Input_Cfg+0x7e>
	else WM8978_LINEIN_Gain(0);	//楣胯村よLINE IN
 8000798:	2000      	movs	r0, #0
 800079a:	f000 f855 	bl	8000848 <WM8978_LINEIN_Gain>
	if(auxen)WM8978_AUX_Gain(7);//AUX 6dB蹇
 800079e:	797b      	ldrb	r3, [r7, #5]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d003      	beq.n	80007ac <WM8978_Input_Cfg+0x8c>
 80007a4:	2007      	movs	r0, #7
 80007a6:	f7ff ff8a 	bl	80006be <WM8978_AUX_Gain>
	else WM8978_AUX_Gain(0);	//楣胯村よAUX㈢茶姣
}
 80007aa:	e002      	b.n	80007b2 <WM8978_Input_Cfg+0x92>
	else WM8978_AUX_Gain(0);	//楣胯村よAUX㈢茶姣
 80007ac:	2000      	movs	r0, #0
 80007ae:	f7ff ff86 	bl	80006be <WM8978_AUX_Gain>
}
 80007b2:	bf00      	nop
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <WM8978_Output_Cfg>:

void WM8978_Output_Cfg(uint8_t dacen,uint8_t bpsen)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b084      	sub	sp, #16
 80007be:	af00      	add	r7, sp, #0
 80007c0:	4603      	mov	r3, r0
 80007c2:	460a      	mov	r2, r1
 80007c4:	71fb      	strb	r3, [r7, #7]
 80007c6:	4613      	mov	r3, r2
 80007c8:	71bb      	strb	r3, [r7, #6]
	uint16_t regval=0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=1<<0;	//DAC㈢查㈤箍
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d003      	beq.n	80007dc <WM8978_Output_Cfg+0x22>
 80007d4:	89fb      	ldrh	r3, [r7, #14]
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	81fb      	strh	r3, [r7, #14]
	if(bpsen)
 80007dc:	79bb      	ldrb	r3, [r7, #6]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d007      	beq.n	80007f2 <WM8978_Output_Cfg+0x38>
	{
		regval|=1<<1;		//BYPASS㈤箍
 80007e2:	89fb      	ldrh	r3, [r7, #14]
 80007e4:	f043 0302 	orr.w	r3, r3, #2
 80007e8:	81fb      	strh	r3, [r7, #14]
		regval|=5<<2;		//0dB蹇
 80007ea:	89fb      	ldrh	r3, [r7, #14]
 80007ec:	f043 0314 	orr.w	r3, r3, #20
 80007f0:	81fb      	strh	r3, [r7, #14]
	}
	WM8978_Register_Wirter(50,regval);//R50＄拌
 80007f2:	89fb      	ldrh	r3, [r7, #14]
 80007f4:	4619      	mov	r1, r3
 80007f6:	2032      	movs	r0, #50	; 0x32
 80007f8:	f7ff fed0 	bl	800059c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(51,regval);//R51＄拌
 80007fc:	89fb      	ldrh	r3, [r7, #14]
 80007fe:	4619      	mov	r1, r3
 8000800:	2033      	movs	r0, #51	; 0x33
 8000802:	f7ff fecb 	bl	800059c <WM8978_Register_Wirter>
}
 8000806:	bf00      	nop
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}

0800080e <WM8978_MIC_Gain>:
//WM8978 MIC蹇＄拌(绂崇绡BOOST纰20dB,MIC-->ADC㈢茶姣椹磋矾扮蹇)
//gain:0~63,茶濞-12dB~35.25dB,0.75dB/Step
void WM8978_MIC_Gain(uint8_t gain)
{
 800080e:	b580      	push	{r7, lr}
 8000810:	b082      	sub	sp, #8
 8000812:	af00      	add	r7, sp, #0
 8000814:	4603      	mov	r3, r0
 8000816:	71fb      	strb	r3, [r7, #7]
	gain&=0X3F;
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800081e:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter(45,gain);		//R45,宠锤ョ纰PGA＄拌
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	b29b      	uxth	r3, r3
 8000824:	4619      	mov	r1, r3
 8000826:	202d      	movs	r0, #45	; 0x2d
 8000828:	f7ff feb8 	bl	800059c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(46,gain|1<<8);	//R46,ョ纰PGA＄拌
 800082c:	79fb      	ldrb	r3, [r7, #7]
 800082e:	b21b      	sxth	r3, r3
 8000830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000834:	b21b      	sxth	r3, r3
 8000836:	b29b      	uxth	r3, r3
 8000838:	4619      	mov	r1, r3
 800083a:	202e      	movs	r0, #46	; 0x2e
 800083c:	f7ff feae 	bl	800059c <WM8978_Register_Wirter>
}
 8000840:	bf00      	nop
 8000842:	3708      	adds	r7, #8
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <WM8978_LINEIN_Gain>:
void WM8978_LINEIN_Gain(uint8_t gain)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 8000852:	79fb      	ldrb	r3, [r7, #7]
 8000854:	f003 0307 	and.w	r3, r3, #7
 8000858:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);	//茶R47
 800085a:	202f      	movs	r0, #47	; 0x2f
 800085c:	f7ff fe8c 	bl	8000578 <WM8978_Read_Reg>
 8000860:	4603      	mov	r3, r0
 8000862:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//姘椴濯棰楹纰＄拌
 8000864:	89fb      	ldrh	r3, [r7, #14]
 8000866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800086a:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(47,regval|gain<<4);//＄拌R47
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	011b      	lsls	r3, r3, #4
 8000870:	b21a      	sxth	r2, r3
 8000872:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000876:	4313      	orrs	r3, r2
 8000878:	b21b      	sxth	r3, r3
 800087a:	b29b      	uxth	r3, r3
 800087c:	4619      	mov	r1, r3
 800087e:	202f      	movs	r0, #47	; 0x2f
 8000880:	f7ff fe8c 	bl	800059c <WM8978_Register_Wirter>
	regval=WM8978_Read_Reg(48);	//茶R48
 8000884:	2030      	movs	r0, #48	; 0x30
 8000886:	f7ff fe77 	bl	8000578 <WM8978_Read_Reg>
 800088a:	4603      	mov	r3, r0
 800088c:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//姘椴濯棰楹纰＄拌
 800088e:	89fb      	ldrh	r3, [r7, #14]
 8000890:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000894:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(48,regval|gain<<4);//＄拌R48
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	011b      	lsls	r3, r3, #4
 800089a:	b21a      	sxth	r2, r3
 800089c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008a0:	4313      	orrs	r3, r2
 80008a2:	b21b      	sxth	r3, r3
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	4619      	mov	r1, r3
 80008a8:	2030      	movs	r0, #48	; 0x30
 80008aa:	f7ff fe77 	bl	800059c <WM8978_Register_Wirter>
}
 80008ae:	bf00      	nop
 80008b0:	3710      	adds	r7, #16
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <WM8978_HPvol_Set>:

void WM8978_HPvol_Set(uint8_t voll,uint8_t volr)
{
 80008b6:	b580      	push	{r7, lr}
 80008b8:	b082      	sub	sp, #8
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	4603      	mov	r3, r0
 80008be:	460a      	mov	r2, r1
 80008c0:	71fb      	strb	r3, [r7, #7]
 80008c2:	4613      	mov	r3, r2
 80008c4:	71bb      	strb	r3, [r7, #6]
	voll&=0X3F;
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80008cc:	71fb      	strb	r3, [r7, #7]
	volr&=0X3F;//ц奸茬璺茶
 80008ce:	79bb      	ldrb	r3, [r7, #6]
 80008d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80008d4:	71bb      	strb	r3, [r7, #6]
	if(voll==0)voll|=1<<6;//涔椹磋0㈠,板らmute
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d103      	bne.n	80008e4 <WM8978_HPvol_Set+0x2e>
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008e2:	71fb      	strb	r3, [r7, #7]
	if(volr==0)volr|=1<<6;//涔椹磋0㈠,板らmute
 80008e4:	79bb      	ldrb	r3, [r7, #6]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d103      	bne.n	80008f2 <WM8978_HPvol_Set+0x3c>
 80008ea:	79bb      	ldrb	r3, [r7, #6]
 80008ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008f0:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter(52,voll);			//R52,茬ょよ宠锤￠纰涔椹磋＄拌
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	4619      	mov	r1, r3
 80008f8:	2034      	movs	r0, #52	; 0x34
 80008fa:	f7ff fe4f 	bl	800059c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(53,volr|(1<<8));	//R53,茬ょよ￠纰涔椹磋＄拌,ュ㈣璧ㄨ(HPVU=1)
 80008fe:	79bb      	ldrb	r3, [r7, #6]
 8000900:	b21b      	sxth	r3, r3
 8000902:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000906:	b21b      	sxth	r3, r3
 8000908:	b29b      	uxth	r3, r3
 800090a:	4619      	mov	r1, r3
 800090c:	2035      	movs	r0, #53	; 0x35
 800090e:	f7ff fe45 	bl	800059c <WM8978_Register_Wirter>
}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}

0800091a <WM8978_SPKvol_Set>:
void WM8978_SPKvol_Set(uint8_t volx)
{
 800091a:	b580      	push	{r7, lr}
 800091c:	b082      	sub	sp, #8
 800091e:	af00      	add	r7, sp, #0
 8000920:	4603      	mov	r3, r0
 8000922:	71fb      	strb	r3, [r7, #7]
	volx&=0X3F;//ц奸茬璺茶
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800092a:	71fb      	strb	r3, [r7, #7]
	if(volx==0)volx|=1<<6;//涔椹磋0㈠,板らmute
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d103      	bne.n	800093a <WM8978_SPKvol_Set+0x20>
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000938:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter(54,volx);			//R54,搴宠宠锤￠纰涔椹磋＄拌
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	b29b      	uxth	r3, r3
 800093e:	4619      	mov	r1, r3
 8000940:	2036      	movs	r0, #54	; 0x36
 8000942:	f7ff fe2b 	bl	800059c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(55,volx|(1<<8));	//R55,搴宠￠纰涔椹磋＄拌,ュ㈣璧ㄨ(SPKVU=1)
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	b21b      	sxth	r3, r3
 800094a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800094e:	b21b      	sxth	r3, r3
 8000950:	b29b      	uxth	r3, r3
 8000952:	4619      	mov	r1, r3
 8000954:	2037      	movs	r0, #55	; 0x37
 8000956:	f7ff fe21 	bl	800059c <WM8978_Register_Wirter>
}
 800095a:	bf00      	nop
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <Audio_Player_Init>:


void Audio_Player_Init(void)
{
 8000962:	b580      	push	{r7, lr}
 8000964:	af00      	add	r7, sp, #0
		WM8978_Register_Wirter(0, 0);
 8000966:	2100      	movs	r1, #0
 8000968:	2000      	movs	r0, #0
 800096a:	f7ff fe17 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(1,0X1B);	//R1,MICEN＄拌1(MIC㈤箍),BIASEN＄拌1(㈣姊楣块虫),VMIDSEL[1:0]＄拌:11(5K)
 800096e:	211b      	movs	r1, #27
 8000970:	2001      	movs	r0, #1
 8000972:	f7ff fe13 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(2,0X1B0);	//R2,ROUT1,LOUT1㈢查㈤箍(茬ょら┐¤楣块虫),BOOSTENR,BOOSTENL㈤箍
 8000976:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 800097a:	2002      	movs	r0, #2
 800097c:	f7ff fe0e 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(3,0X6C);	//R3,LOUT2,ROUT2㈢查㈤箍(搴宠楣块虫),RMIX,LMIX㈤箍
 8000980:	216c      	movs	r1, #108	; 0x6c
 8000982:	2003      	movs	r0, #3
 8000984:	f7ff fe0a 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(3, 0x7F);
 8000988:	217f      	movs	r1, #127	; 0x7f
 800098a:	2003      	movs	r0, #3
 800098c:	f7ff fe06 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(4, 0x10);
 8000990:	2110      	movs	r1, #16
 8000992:	2004      	movs	r0, #4
 8000994:	f7ff fe02 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(6,0);		//R6,MCLK¤ヨ椹磋よ癌楣挎
 8000998:	2100      	movs	r1, #0
 800099a:	2006      	movs	r0, #6
 800099c:	f7ff fdfe 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(43,1<<4);	//R43,INVROUT2璺楹ц,濯茬搴宠
 80009a0:	2110      	movs	r1, #16
 80009a2:	202b      	movs	r0, #43	; 0x2b
 80009a4:	f7ff fdfa 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(47,1<<8);	//R47＄拌,PGABOOSTL,宠锤ョ纰MIC绂甯界20ら茶蹇
 80009a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ac:	202f      	movs	r0, #47	; 0x2f
 80009ae:	f7ff fdf5 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(48,1<<8);	//R48＄拌,PGABOOSTR,ョ纰MIC绂甯界20ら茶蹇
 80009b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009b6:	2030      	movs	r0, #48	; 0x30
 80009b8:	f7ff fdf0 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(49,1<<1);	//R49,TSDEN,椹撮涔楣垮ゆ㈢
 80009bc:	2102      	movs	r1, #2
 80009be:	2031      	movs	r0, #49	; 0x31
 80009c0:	f7ff fdec 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(10,1<<3);	//R10,SOFTMUTE楣胯村よ,128x¤╅,冲褰SNR
 80009c4:	2108      	movs	r1, #8
 80009c6:	200a      	movs	r0, #10
 80009c8:	f7ff fde8 	bl	800059c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(14,1<<3);	//R14,AD
 80009cc:	2108      	movs	r1, #8
 80009ce:	200e      	movs	r0, #14
 80009d0:	f7ff fde4 	bl	800059c <WM8978_Register_Wirter>


}
 80009d4:	bf00      	nop
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <delay_us>:

//延时nus
//nus为要延时的us数.
//nus:0~190887435(最大值即2^32/fac_us@fac_us=22.5)
void delay_us(uint32_t nus)
{		
 80009d8:	b480      	push	{r7}
 80009da:	b089      	sub	sp, #36	; 0x24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	uint32_t ticks;
	uint32_t told,tnow,tcnt=0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	61bb      	str	r3, [r7, #24]
	uint32_t reload=SysTick->LOAD;				//LOAD的值
 80009e4:	4b19      	ldr	r3, [pc, #100]	; (8000a4c <delay_us+0x74>)
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						//需要的节拍数
 80009ea:	4b19      	ldr	r3, [pc, #100]	; (8000a50 <delay_us+0x78>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	fb02 f303 	mul.w	r3, r2, r3
 80009f4:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//刚进入时的计数器值
 80009f6:	4b15      	ldr	r3, [pc, #84]	; (8000a4c <delay_us+0x74>)
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 80009fc:	4b13      	ldr	r3, [pc, #76]	; (8000a4c <delay_us+0x74>)
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8000a02:	68fa      	ldr	r2, [r7, #12]
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	429a      	cmp	r2, r3
 8000a08:	d0f8      	beq.n	80009fc <delay_us+0x24>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//这里注意一下SYSTICK是一个递减的计数器就可以了.
 8000a0a:	68fa      	ldr	r2, [r7, #12]
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d206      	bcs.n	8000a20 <delay_us+0x48>
 8000a12:	69fa      	ldr	r2, [r7, #28]
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	1ad3      	subs	r3, r2, r3
 8000a18:	69ba      	ldr	r2, [r7, #24]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	61bb      	str	r3, [r7, #24]
 8000a1e:	e007      	b.n	8000a30 <delay_us+0x58>
			else tcnt+=reload-tnow+told;	    
 8000a20:	697a      	ldr	r2, [r7, #20]
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	1ad2      	subs	r2, r2, r3
 8000a26:	69fb      	ldr	r3, [r7, #28]
 8000a28:	4413      	add	r3, r2
 8000a2a:	69ba      	ldr	r2, [r7, #24]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			//时间超过/等于要延迟的时间,则退出.
 8000a34:	69ba      	ldr	r2, [r7, #24]
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	d200      	bcs.n	8000a3e <delay_us+0x66>
		tnow=SysTick->VAL;	
 8000a3c:	e7de      	b.n	80009fc <delay_us+0x24>
			if(tcnt>=ticks)break;			//时间超过/等于要延迟的时间,则退出.
 8000a3e:	bf00      	nop
		}  
	};
}
 8000a40:	bf00      	nop
 8000a42:	3724      	adds	r7, #36	; 0x24
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	e000e010 	.word	0xe000e010
 8000a50:	20000114 	.word	0x20000114

08000a54 <delay_ms>:

//延时nms
//nms:要延时的ms数
void delay_ms(uint16_t nms)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	80fb      	strh	r3, [r7, #6]
	uint32_t i;
	for(i=0;i<nms;i++) delay_us(1000);
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	e006      	b.n	8000a72 <delay_ms+0x1e>
 8000a64:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a68:	f7ff ffb6 	bl	80009d8 <delay_us>
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	88fb      	ldrh	r3, [r7, #6]
 8000a74:	68fa      	ldr	r2, [r7, #12]
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d3f4      	bcc.n	8000a64 <delay_ms+0x10>
}
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <I2S2_Init>:
//				       I2S_STANDARD_LSB/I2S_STANDARD_PCM_SHORT/I2S_STANDARD_PCM_LONG
//I2S_Mode:I2S工作模式,可以设置：I2S_MODE_SLAVE_TX/I2S_MODE_SLAVE_RX/I2S_MODE_MASTER_TX/I2S_MODE_MASTER_RX
//I2S_Clock_Polarity:时钟电平，可以设置为:I2S_CPOL_LOW/I2S_CPOL_HIGH
//I2S_DataFormat:数据长度,可以设置：I2S_DATAFORMAT_16B/I2S_DATAFORMAT_16B_EXTENDED/I2S_DATAFORMAT_24B/I2S_DATAFORMAT_32B
void I2S2_Init(uint32_t I2S_Standard,uint32_t I2S_Mode,uint32_t I2S_Clock_Polarity,uint32_t I2S_DataFormat)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	60b9      	str	r1, [r7, #8]
 8000a8e:	607a      	str	r2, [r7, #4]
 8000a90:	603b      	str	r3, [r7, #0]
	I2S2_Handler.Instance=SPI2;
 8000a92:	4b26      	ldr	r3, [pc, #152]	; (8000b2c <I2S2_Init+0xa8>)
 8000a94:	4a26      	ldr	r2, [pc, #152]	; (8000b30 <I2S2_Init+0xac>)
 8000a96:	601a      	str	r2, [r3, #0]
	I2S2_Handler.Init.Mode=I2S_Mode;					//IIS模式
 8000a98:	4a24      	ldr	r2, [pc, #144]	; (8000b2c <I2S2_Init+0xa8>)
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	6053      	str	r3, [r2, #4]
	I2S2_Handler.Init.Standard=I2S_Standard;			//IIS标准
 8000a9e:	4a23      	ldr	r2, [pc, #140]	; (8000b2c <I2S2_Init+0xa8>)
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	6093      	str	r3, [r2, #8]
	I2S2_Handler.Init.DataFormat=I2S_DataFormat;		//IIS数据长度
 8000aa4:	4a21      	ldr	r2, [pc, #132]	; (8000b2c <I2S2_Init+0xa8>)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	60d3      	str	r3, [r2, #12]
	I2S2_Handler.Init.MCLKOutput=I2S_MCLKOUTPUT_ENABLE;	//主时钟输出使能
 8000aaa:	4b20      	ldr	r3, [pc, #128]	; (8000b2c <I2S2_Init+0xa8>)
 8000aac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ab0:	611a      	str	r2, [r3, #16]
	I2S2_Handler.Init.AudioFreq=I2S_AUDIOFREQ_DEFAULT;	//IIS频率设置
 8000ab2:	4b1e      	ldr	r3, [pc, #120]	; (8000b2c <I2S2_Init+0xa8>)
 8000ab4:	2202      	movs	r2, #2
 8000ab6:	615a      	str	r2, [r3, #20]
	I2S2_Handler.Init.CPOL=I2S_Clock_Polarity;			//空闲状态时钟电平
 8000ab8:	4a1c      	ldr	r2, [pc, #112]	; (8000b2c <I2S2_Init+0xa8>)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6193      	str	r3, [r2, #24]
	I2S2_Handler.Init.ClockSource=I2S_CLOCK_PLL;		//IIS时钟源为PLL
 8000abe:	4b1b      	ldr	r3, [pc, #108]	; (8000b2c <I2S2_Init+0xa8>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	61da      	str	r2, [r3, #28]
	I2S2_Handler.Init.FullDuplexMode=I2S_FULLDUPLEXMODE_ENABLE;	//IIS全双工
 8000ac4:	4b19      	ldr	r3, [pc, #100]	; (8000b2c <I2S2_Init+0xa8>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	621a      	str	r2, [r3, #32]
	HAL_I2S_Init(&I2S2_Handler); 
 8000aca:	4818      	ldr	r0, [pc, #96]	; (8000b2c <I2S2_Init+0xa8>)
 8000acc:	f003 f9ac 	bl	8003e28 <HAL_I2S_Init>
	
	SPI2->CR2|=1<<1;									//SPI2 TX DMA请求使能.
 8000ad0:	4b17      	ldr	r3, [pc, #92]	; (8000b30 <I2S2_Init+0xac>)
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	4a16      	ldr	r2, [pc, #88]	; (8000b30 <I2S2_Init+0xac>)
 8000ad6:	f043 0302 	orr.w	r3, r3, #2
 8000ada:	6053      	str	r3, [r2, #4]
	I2S2ext->CR2|=1<<0;									//I2S2ext RX DMA请求使能.
 8000adc:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <I2S2_Init+0xb0>)
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	4a14      	ldr	r2, [pc, #80]	; (8000b34 <I2S2_Init+0xb0>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	6053      	str	r3, [r2, #4]
	__HAL_I2S_ENABLE(&I2S2_Handler);					//使能I2S2
 8000ae8:	4b10      	ldr	r3, [pc, #64]	; (8000b2c <I2S2_Init+0xa8>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	69da      	ldr	r2, [r3, #28]
 8000aee:	4b0f      	ldr	r3, [pc, #60]	; (8000b2c <I2S2_Init+0xa8>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000af6:	61da      	str	r2, [r3, #28]
	__HAL_I2SEXT_ENABLE(&I2S2_Handler);					//使能I2S2ext
 8000af8:	4b0c      	ldr	r3, [pc, #48]	; (8000b2c <I2S2_Init+0xa8>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a0c      	ldr	r2, [pc, #48]	; (8000b30 <I2S2_Init+0xac>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d101      	bne.n	8000b06 <I2S2_Init+0x82>
 8000b02:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <I2S2_Init+0xb0>)
 8000b04:	e001      	b.n	8000b0a <I2S2_Init+0x86>
 8000b06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000b0a:	69da      	ldr	r2, [r3, #28]
 8000b0c:	4b07      	ldr	r3, [pc, #28]	; (8000b2c <I2S2_Init+0xa8>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4907      	ldr	r1, [pc, #28]	; (8000b30 <I2S2_Init+0xac>)
 8000b12:	428b      	cmp	r3, r1
 8000b14:	d101      	bne.n	8000b1a <I2S2_Init+0x96>
 8000b16:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <I2S2_Init+0xb0>)
 8000b18:	e001      	b.n	8000b1e <I2S2_Init+0x9a>
 8000b1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000b1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000b22:	61da      	str	r2, [r3, #28]
}
 8000b24:	bf00      	nop
 8000b26:	3710      	adds	r7, #16
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	2000016c 	.word	0x2000016c
 8000b30:	40003800 	.word	0x40003800
 8000b34:	40003400 	.word	0x40003400

08000b38 <I2S2_SampleRate_Set>:

//设置SAIA的采样率(@MCKEN)
//samplerate:采样率,单位:Hz
//返回值:0,设置成功;1,无法设置.
uint8_t I2S2_SampleRate_Set(uint32_t samplerate)
{   
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b088      	sub	sp, #32
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
    uint8_t i=0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	77fb      	strb	r3, [r7, #31]
	uint32_t tempreg=0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitTypeDef RCCI2S2_ClkInitSture;  
	
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//看看改采样率是否可以支持
 8000b48:	2300      	movs	r3, #0
 8000b4a:	77fb      	strb	r3, [r7, #31]
 8000b4c:	e011      	b.n	8000b72 <I2S2_SampleRate_Set+0x3a>
	{
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a33      	ldr	r2, [pc, #204]	; (8000c20 <I2S2_SampleRate_Set+0xe8>)
 8000b52:	fba2 2303 	umull	r2, r3, r2, r3
 8000b56:	08d9      	lsrs	r1, r3, #3
 8000b58:	7ffa      	ldrb	r2, [r7, #31]
 8000b5a:	4832      	ldr	r0, [pc, #200]	; (8000c24 <I2S2_SampleRate_Set+0xec>)
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	4413      	add	r3, r2
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	4403      	add	r3, r0
 8000b66:	881b      	ldrh	r3, [r3, #0]
 8000b68:	4299      	cmp	r1, r3
 8000b6a:	d006      	beq.n	8000b7a <I2S2_SampleRate_Set+0x42>
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//看看改采样率是否可以支持
 8000b6c:	7ffb      	ldrb	r3, [r7, #31]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	77fb      	strb	r3, [r7, #31]
 8000b72:	7ffb      	ldrb	r3, [r7, #31]
 8000b74:	2b0a      	cmp	r3, #10
 8000b76:	d9ea      	bls.n	8000b4e <I2S2_SampleRate_Set+0x16>
 8000b78:	e000      	b.n	8000b7c <I2S2_SampleRate_Set+0x44>
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000b7a:	bf00      	nop
	}
    if(i==(sizeof(I2S_PSC_TBL)/10))return 1;//搜遍了也找不到
 8000b7c:	7ffb      	ldrb	r3, [r7, #31]
 8000b7e:	2b0b      	cmp	r3, #11
 8000b80:	d101      	bne.n	8000b86 <I2S2_SampleRate_Set+0x4e>
 8000b82:	2301      	movs	r3, #1
 8000b84:	e047      	b.n	8000c16 <I2S2_SampleRate_Set+0xde>
	
    RCCI2S2_ClkInitSture.PeriphClockSelection=RCC_PERIPHCLK_I2S;	//外设时钟源选择
 8000b86:	2301      	movs	r3, #1
 8000b88:	60bb      	str	r3, [r7, #8]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SN=(uint32_t)I2S_PSC_TBL[i][1];    	//设置PLLI2SN
 8000b8a:	7ffa      	ldrb	r2, [r7, #31]
 8000b8c:	4925      	ldr	r1, [pc, #148]	; (8000c24 <I2S2_SampleRate_Set+0xec>)
 8000b8e:	4613      	mov	r3, r2
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	4413      	add	r3, r2
 8000b94:	005b      	lsls	r3, r3, #1
 8000b96:	440b      	add	r3, r1
 8000b98:	3302      	adds	r3, #2
 8000b9a:	881b      	ldrh	r3, [r3, #0]
 8000b9c:	60fb      	str	r3, [r7, #12]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SR=(uint32_t)I2S_PSC_TBL[i][2];    	//设置PLLI2SR
 8000b9e:	7ffa      	ldrb	r2, [r7, #31]
 8000ba0:	4920      	ldr	r1, [pc, #128]	; (8000c24 <I2S2_SampleRate_Set+0xec>)
 8000ba2:	4613      	mov	r3, r2
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	4413      	add	r3, r2
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	440b      	add	r3, r1
 8000bac:	3304      	adds	r3, #4
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	613b      	str	r3, [r7, #16]
    HAL_RCCEx_PeriphCLKConfig(&RCCI2S2_ClkInitSture);             	//设置时钟
 8000bb2:	f107 0308 	add.w	r3, r7, #8
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f004 fa4a 	bl	8005050 <HAL_RCCEx_PeriphCLKConfig>
	
	RCC->CR|=1<<26;					//开启I2S时钟
 8000bbc:	4b1a      	ldr	r3, [pc, #104]	; (8000c28 <I2S2_SampleRate_Set+0xf0>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a19      	ldr	r2, [pc, #100]	; (8000c28 <I2S2_SampleRate_Set+0xf0>)
 8000bc2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000bc6:	6013      	str	r3, [r2, #0]
	while((RCC->CR&1<<27)==0);		//等待I2S时钟开启成功.
 8000bc8:	bf00      	nop
 8000bca:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <I2S2_SampleRate_Set+0xf0>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d0f9      	beq.n	8000bca <I2S2_SampleRate_Set+0x92>
	tempreg=I2S_PSC_TBL[i][3]<<0;	//设置I2SDIV
 8000bd6:	7ffa      	ldrb	r2, [r7, #31]
 8000bd8:	4912      	ldr	r1, [pc, #72]	; (8000c24 <I2S2_SampleRate_Set+0xec>)
 8000bda:	4613      	mov	r3, r2
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	4413      	add	r3, r2
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	440b      	add	r3, r1
 8000be4:	3306      	adds	r3, #6
 8000be6:	881b      	ldrh	r3, [r3, #0]
 8000be8:	61bb      	str	r3, [r7, #24]
	tempreg|=I2S_PSC_TBL[i][4]<<8;	//设置ODD位
 8000bea:	7ffa      	ldrb	r2, [r7, #31]
 8000bec:	490d      	ldr	r1, [pc, #52]	; (8000c24 <I2S2_SampleRate_Set+0xec>)
 8000bee:	4613      	mov	r3, r2
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	4413      	add	r3, r2
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	440b      	add	r3, r1
 8000bf8:	3308      	adds	r3, #8
 8000bfa:	881b      	ldrh	r3, [r3, #0]
 8000bfc:	021b      	lsls	r3, r3, #8
 8000bfe:	461a      	mov	r2, r3
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	61bb      	str	r3, [r7, #24]
	tempreg|=1<<9;					//使能MCKOE位,输出MCK
 8000c06:	69bb      	ldr	r3, [r7, #24]
 8000c08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c0c:	61bb      	str	r3, [r7, #24]
	SPI2->I2SPR=tempreg;			//设置I2SPR寄存器
 8000c0e:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <I2S2_SampleRate_Set+0xf4>)
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	6213      	str	r3, [r2, #32]
	return 0;
 8000c14:	2300      	movs	r3, #0
}  
 8000c16:	4618      	mov	r0, r3
 8000c18:	3720      	adds	r7, #32
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	cccccccd 	.word	0xcccccccd
 8000c24:	0800d110 	.word	0x0800d110
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	40003800 	.word	0x40003800

08000c30 <I2S2_TX_DMA_Init>:
//设置为双缓冲模式,并开启DMA传输完成中断
//buf0:M0AR地址.
//buf1:M1AR地址.
//num:每次传输数据量
void I2S2_TX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af02      	add	r7, sp, #8
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	80fb      	strh	r3, [r7, #6]
    __HAL_RCC_DMA1_CLK_ENABLE();                                    		//使能DMA1时钟
 8000c3e:	2300      	movs	r3, #0
 8000c40:	617b      	str	r3, [r7, #20]
 8000c42:	4b45      	ldr	r3, [pc, #276]	; (8000d58 <I2S2_TX_DMA_Init+0x128>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	4a44      	ldr	r2, [pc, #272]	; (8000d58 <I2S2_TX_DMA_Init+0x128>)
 8000c48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4e:	4b42      	ldr	r3, [pc, #264]	; (8000d58 <I2S2_TX_DMA_Init+0x128>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c56:	617b      	str	r3, [r7, #20]
 8000c58:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmatx,I2S2_TXDMA_Handler);         		//将DMA与I2S联系起来
 8000c5a:	4b40      	ldr	r3, [pc, #256]	; (8000d5c <I2S2_TX_DMA_Init+0x12c>)
 8000c5c:	4a40      	ldr	r2, [pc, #256]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c5e:	639a      	str	r2, [r3, #56]	; 0x38
 8000c60:	4b3f      	ldr	r3, [pc, #252]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c62:	4a3e      	ldr	r2, [pc, #248]	; (8000d5c <I2S2_TX_DMA_Init+0x12c>)
 8000c64:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_TXDMA_Handler.Instance=DMA1_Stream4;                       		//DMA1数据流4
 8000c66:	4b3e      	ldr	r3, [pc, #248]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c68:	4a3e      	ldr	r2, [pc, #248]	; (8000d64 <I2S2_TX_DMA_Init+0x134>)
 8000c6a:	601a      	str	r2, [r3, #0]
    I2S2_TXDMA_Handler.Init.Channel=DMA_CHANNEL_0;                  		//通道0
 8000c6c:	4b3c      	ldr	r3, [pc, #240]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	605a      	str	r2, [r3, #4]
    I2S2_TXDMA_Handler.Init.Direction=DMA_MEMORY_TO_PERIPH;         		//存储器到外设模式
 8000c72:	4b3b      	ldr	r3, [pc, #236]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c74:	2240      	movs	r2, #64	; 0x40
 8000c76:	609a      	str	r2, [r3, #8]
    I2S2_TXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//外设非增量模式
 8000c78:	4b39      	ldr	r3, [pc, #228]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
    I2S2_TXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//存储器增量模式
 8000c7e:	4b38      	ldr	r3, [pc, #224]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c84:	611a      	str	r2, [r3, #16]
    I2S2_TXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//外设数据长度:16位
 8000c86:	4b36      	ldr	r3, [pc, #216]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c8c:	615a      	str	r2, [r3, #20]
    I2S2_TXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//存储器数据长度:16位
 8000c8e:	4b34      	ldr	r3, [pc, #208]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c90:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c94:	619a      	str	r2, [r3, #24]
    I2S2_TXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		//使用循环模式
 8000c96:	4b32      	ldr	r3, [pc, #200]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000c98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c9c:	61da      	str	r2, [r3, #28]
    I2S2_TXDMA_Handler.Init.Priority=DMA_PRIORITY_HIGH;             		//高优先级
 8000c9e:	4b30      	ldr	r3, [pc, #192]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000ca0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ca4:	621a      	str	r2, [r3, #32]
    I2S2_TXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//不使用FIFO
 8000ca6:	4b2e      	ldr	r3, [pc, #184]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_TXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//存储器单次突发传输
 8000cac:	4b2c      	ldr	r3, [pc, #176]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_TXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//外设突发单次传输
 8000cb2:	4b2b      	ldr	r3, [pc, #172]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_TXDMA_Handler);                            		//先清除以前的设置
 8000cb8:	4829      	ldr	r0, [pc, #164]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cba:	f001 fed9 	bl	8002a70 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_TXDMA_Handler);	                            		//初始化DMA
 8000cbe:	4828      	ldr	r0, [pc, #160]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cc0:	f001 fe28 	bl	8002914 <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_TXDMA_Handler,(uint32_t)buf0,(uint32_t)&SPI2->DR,(uint32_t)buf1,num);//开启双缓冲
 8000cc4:	68f9      	ldr	r1, [r7, #12]
 8000cc6:	68ba      	ldr	r2, [r7, #8]
 8000cc8:	88fb      	ldrh	r3, [r7, #6]
 8000cca:	9300      	str	r3, [sp, #0]
 8000ccc:	4613      	mov	r3, r2
 8000cce:	4a26      	ldr	r2, [pc, #152]	; (8000d68 <I2S2_TX_DMA_Init+0x138>)
 8000cd0:	4823      	ldr	r0, [pc, #140]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cd2:	f002 fa1b 	bl	800310c <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);                         		//先关闭DMA
 8000cd6:	4b22      	ldr	r3, [pc, #136]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	4b20      	ldr	r3, [pc, #128]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f022 0201 	bic.w	r2, r2, #1
 8000ce4:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us延时，防止-O2优化出问题
 8000ce6:	200a      	movs	r0, #10
 8000ce8:	f7ff fe76 	bl	80009d8 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_TXDMA_Handler,DMA_IT_TC);             		//开启传输完成中断
 8000cec:	4b1c      	ldr	r3, [pc, #112]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	4b1b      	ldr	r3, [pc, #108]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f042 0210 	orr.w	r2, r2, #16
 8000cfa:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     		//清除DMA传输完成中断标志位
 8000cfc:	4b18      	ldr	r3, [pc, #96]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	461a      	mov	r2, r3
 8000d02:	4b1a      	ldr	r3, [pc, #104]	; (8000d6c <I2S2_TX_DMA_Init+0x13c>)
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d903      	bls.n	8000d10 <I2S2_TX_DMA_Init+0xe0>
 8000d08:	4b19      	ldr	r3, [pc, #100]	; (8000d70 <I2S2_TX_DMA_Init+0x140>)
 8000d0a:	2220      	movs	r2, #32
 8000d0c:	60da      	str	r2, [r3, #12]
 8000d0e:	e016      	b.n	8000d3e <I2S2_TX_DMA_Init+0x10e>
 8000d10:	4b13      	ldr	r3, [pc, #76]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	461a      	mov	r2, r3
 8000d16:	4b17      	ldr	r3, [pc, #92]	; (8000d74 <I2S2_TX_DMA_Init+0x144>)
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d903      	bls.n	8000d24 <I2S2_TX_DMA_Init+0xf4>
 8000d1c:	4a14      	ldr	r2, [pc, #80]	; (8000d70 <I2S2_TX_DMA_Init+0x140>)
 8000d1e:	2320      	movs	r3, #32
 8000d20:	6093      	str	r3, [r2, #8]
 8000d22:	e00c      	b.n	8000d3e <I2S2_TX_DMA_Init+0x10e>
 8000d24:	4b0e      	ldr	r3, [pc, #56]	; (8000d60 <I2S2_TX_DMA_Init+0x130>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <I2S2_TX_DMA_Init+0x148>)
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d903      	bls.n	8000d38 <I2S2_TX_DMA_Init+0x108>
 8000d30:	4a12      	ldr	r2, [pc, #72]	; (8000d7c <I2S2_TX_DMA_Init+0x14c>)
 8000d32:	2320      	movs	r3, #32
 8000d34:	60d3      	str	r3, [r2, #12]
 8000d36:	e002      	b.n	8000d3e <I2S2_TX_DMA_Init+0x10e>
 8000d38:	4a10      	ldr	r2, [pc, #64]	; (8000d7c <I2S2_TX_DMA_Init+0x14c>)
 8000d3a:	2320      	movs	r3, #32
 8000d3c:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn,5,0);                    		//DMA中断优先级
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2105      	movs	r1, #5
 8000d42:	200f      	movs	r0, #15
 8000d44:	f001 fdaf 	bl	80028a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d48:	200f      	movs	r0, #15
 8000d4a:	f001 fdc8 	bl	80028de <HAL_NVIC_EnableIRQ>
}
 8000d4e:	bf00      	nop
 8000d50:	3718      	adds	r7, #24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40023800 	.word	0x40023800
 8000d5c:	2000016c 	.word	0x2000016c
 8000d60:	200001b4 	.word	0x200001b4
 8000d64:	40026070 	.word	0x40026070
 8000d68:	4000380c 	.word	0x4000380c
 8000d6c:	40026458 	.word	0x40026458
 8000d70:	40026400 	.word	0x40026400
 8000d74:	400260b8 	.word	0x400260b8
 8000d78:	40026058 	.word	0x40026058
 8000d7c:	40026000 	.word	0x40026000

08000d80 <I2S2ext_RX_DMA_Init>:
//设置为双缓冲模式,并开启DMA传输完成中断
//buf0:M0AR地址.
//buf1:M1AR地址.
//num:每次传输数据量
void I2S2ext_RX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af02      	add	r7, sp, #8
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	80fb      	strh	r3, [r7, #6]
	__HAL_RCC_DMA1_CLK_ENABLE();                                    		//使能DMA1时钟
 8000d8e:	2300      	movs	r3, #0
 8000d90:	617b      	str	r3, [r7, #20]
 8000d92:	4b47      	ldr	r3, [pc, #284]	; (8000eb0 <I2S2ext_RX_DMA_Init+0x130>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	4a46      	ldr	r2, [pc, #280]	; (8000eb0 <I2S2ext_RX_DMA_Init+0x130>)
 8000d98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9e:	4b44      	ldr	r3, [pc, #272]	; (8000eb0 <I2S2ext_RX_DMA_Init+0x130>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000da6:	617b      	str	r3, [r7, #20]
 8000da8:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmarx,I2S2_RXDMA_Handler);         		//将DMA与I2S联系起来
 8000daa:	4b42      	ldr	r3, [pc, #264]	; (8000eb4 <I2S2ext_RX_DMA_Init+0x134>)
 8000dac:	4a42      	ldr	r2, [pc, #264]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dae:	63da      	str	r2, [r3, #60]	; 0x3c
 8000db0:	4b41      	ldr	r3, [pc, #260]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000db2:	4a40      	ldr	r2, [pc, #256]	; (8000eb4 <I2S2ext_RX_DMA_Init+0x134>)
 8000db4:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_RXDMA_Handler.Instance=DMA1_Stream3;                       		//DMA1数据流3
 8000db6:	4b40      	ldr	r3, [pc, #256]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000db8:	4a40      	ldr	r2, [pc, #256]	; (8000ebc <I2S2ext_RX_DMA_Init+0x13c>)
 8000dba:	601a      	str	r2, [r3, #0]
    I2S2_RXDMA_Handler.Init.Channel=DMA_CHANNEL_3;                  		//通道3
 8000dbc:	4b3e      	ldr	r3, [pc, #248]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dbe:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000dc2:	605a      	str	r2, [r3, #4]
    I2S2_RXDMA_Handler.Init.Direction=DMA_PERIPH_TO_MEMORY;         		//外设到存储器模式
 8000dc4:	4b3c      	ldr	r3, [pc, #240]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
    I2S2_RXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//外设非增量模式
 8000dca:	4b3b      	ldr	r3, [pc, #236]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	60da      	str	r2, [r3, #12]
    I2S2_RXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//存储器增量模式
 8000dd0:	4b39      	ldr	r3, [pc, #228]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dd2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dd6:	611a      	str	r2, [r3, #16]
    I2S2_RXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//外设数据长度:16位
 8000dd8:	4b37      	ldr	r3, [pc, #220]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dda:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000dde:	615a      	str	r2, [r3, #20]
    I2S2_RXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//存储器数据长度:16位
 8000de0:	4b35      	ldr	r3, [pc, #212]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000de2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000de6:	619a      	str	r2, [r3, #24]
    I2S2_RXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		//使用循环模式
 8000de8:	4b33      	ldr	r3, [pc, #204]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dee:	61da      	str	r2, [r3, #28]
    I2S2_RXDMA_Handler.Init.Priority=DMA_PRIORITY_MEDIUM;             		//中等优先级
 8000df0:	4b31      	ldr	r3, [pc, #196]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000df2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000df6:	621a      	str	r2, [r3, #32]
    I2S2_RXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//不使用FIFO
 8000df8:	4b2f      	ldr	r3, [pc, #188]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_RXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//存储器单次突发传输
 8000dfe:	4b2e      	ldr	r3, [pc, #184]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_RXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//外设突发单次传输
 8000e04:	4b2c      	ldr	r3, [pc, #176]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_RXDMA_Handler);                            		//先清除以前的设置
 8000e0a:	482b      	ldr	r0, [pc, #172]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e0c:	f001 fe30 	bl	8002a70 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_RXDMA_Handler);	                            		//初始化DMA
 8000e10:	4829      	ldr	r0, [pc, #164]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e12:	f001 fd7f 	bl	8002914 <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_RXDMA_Handler,(uint32_t)&I2S2ext->DR,(uint32_t)buf0,(uint32_t)buf1,num);//开启双缓冲
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	68b9      	ldr	r1, [r7, #8]
 8000e1a:	88fb      	ldrh	r3, [r7, #6]
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	460b      	mov	r3, r1
 8000e20:	4927      	ldr	r1, [pc, #156]	; (8000ec0 <I2S2ext_RX_DMA_Init+0x140>)
 8000e22:	4825      	ldr	r0, [pc, #148]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e24:	f002 f972 	bl	800310c <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_RXDMA_Handler);                         		//先关闭DMA
 8000e28:	4b23      	ldr	r3, [pc, #140]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	4b22      	ldr	r3, [pc, #136]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f022 0201 	bic.w	r2, r2, #1
 8000e36:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us延时，防止-O2优化出问题
 8000e38:	200a      	movs	r0, #10
 8000e3a:	f7ff fdcd 	bl	80009d8 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_RXDMA_Handler,DMA_IT_TC);             		//开启传输完成中断
 8000e3e:	4b1e      	ldr	r3, [pc, #120]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b1c      	ldr	r3, [pc, #112]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f042 0210 	orr.w	r2, r2, #16
 8000e4c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     		//清除DMA传输完成中断标志位
 8000e4e:	4b1a      	ldr	r3, [pc, #104]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	461a      	mov	r2, r3
 8000e54:	4b1b      	ldr	r3, [pc, #108]	; (8000ec4 <I2S2ext_RX_DMA_Init+0x144>)
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d904      	bls.n	8000e64 <I2S2ext_RX_DMA_Init+0xe4>
 8000e5a:	4b1b      	ldr	r3, [pc, #108]	; (8000ec8 <I2S2ext_RX_DMA_Init+0x148>)
 8000e5c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e60:	60da      	str	r2, [r3, #12]
 8000e62:	e019      	b.n	8000e98 <I2S2ext_RX_DMA_Init+0x118>
 8000e64:	4b14      	ldr	r3, [pc, #80]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	461a      	mov	r2, r3
 8000e6a:	4b18      	ldr	r3, [pc, #96]	; (8000ecc <I2S2ext_RX_DMA_Init+0x14c>)
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d904      	bls.n	8000e7a <I2S2ext_RX_DMA_Init+0xfa>
 8000e70:	4a15      	ldr	r2, [pc, #84]	; (8000ec8 <I2S2ext_RX_DMA_Init+0x148>)
 8000e72:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e76:	6093      	str	r3, [r2, #8]
 8000e78:	e00e      	b.n	8000e98 <I2S2ext_RX_DMA_Init+0x118>
 8000e7a:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <I2S2ext_RX_DMA_Init+0x138>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	461a      	mov	r2, r3
 8000e80:	4b0e      	ldr	r3, [pc, #56]	; (8000ebc <I2S2ext_RX_DMA_Init+0x13c>)
 8000e82:	429a      	cmp	r2, r3
 8000e84:	d904      	bls.n	8000e90 <I2S2ext_RX_DMA_Init+0x110>
 8000e86:	4a12      	ldr	r2, [pc, #72]	; (8000ed0 <I2S2ext_RX_DMA_Init+0x150>)
 8000e88:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e8c:	60d3      	str	r3, [r2, #12]
 8000e8e:	e003      	b.n	8000e98 <I2S2ext_RX_DMA_Init+0x118>
 8000e90:	4a0f      	ldr	r2, [pc, #60]	; (8000ed0 <I2S2ext_RX_DMA_Init+0x150>)
 8000e92:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e96:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn,5,1);  //抢占1，子优先级1，组2
 8000e98:	2201      	movs	r2, #1
 8000e9a:	2105      	movs	r1, #5
 8000e9c:	200e      	movs	r0, #14
 8000e9e:	f001 fd02 	bl	80028a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);	
 8000ea2:	200e      	movs	r0, #14
 8000ea4:	f001 fd1b 	bl	80028de <HAL_NVIC_EnableIRQ>
} 
 8000ea8:	bf00      	nop
 8000eaa:	3718      	adds	r7, #24
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40023800 	.word	0x40023800
 8000eb4:	2000016c 	.word	0x2000016c
 8000eb8:	20000218 	.word	0x20000218
 8000ebc:	40026058 	.word	0x40026058
 8000ec0:	4000340c 	.word	0x4000340c
 8000ec4:	40026458 	.word	0x40026458
 8000ec8:	40026400 	.word	0x40026400
 8000ecc:	400260b8 	.word	0x400260b8
 8000ed0:	40026000 	.word	0x40026000

08000ed4 <DMA1_Stream4_IRQHandler>:
void (*i2s_tx_callback)(void);	//TX回调函数
void (*i2s_rx_callback)(void);	//RX回调函数

//DMA1_Stream4中断服务函数
void DMA1_Stream4_IRQHandler(void)
{  
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4)!=RESET) //DMA传输完成
 8000ed8:	4b32      	ldr	r3, [pc, #200]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	461a      	mov	r2, r3
 8000ede:	4b32      	ldr	r3, [pc, #200]	; (8000fa8 <DMA1_Stream4_IRQHandler+0xd4>)
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d909      	bls.n	8000ef8 <DMA1_Stream4_IRQHandler+0x24>
 8000ee4:	4b31      	ldr	r3, [pc, #196]	; (8000fac <DMA1_Stream4_IRQHandler+0xd8>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f003 0320 	and.w	r3, r3, #32
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	bf14      	ite	ne
 8000ef0:	2301      	movne	r3, #1
 8000ef2:	2300      	moveq	r3, #0
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	e028      	b.n	8000f4a <DMA1_Stream4_IRQHandler+0x76>
 8000ef8:	4b2a      	ldr	r3, [pc, #168]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	461a      	mov	r2, r3
 8000efe:	4b2c      	ldr	r3, [pc, #176]	; (8000fb0 <DMA1_Stream4_IRQHandler+0xdc>)
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d909      	bls.n	8000f18 <DMA1_Stream4_IRQHandler+0x44>
 8000f04:	4b29      	ldr	r3, [pc, #164]	; (8000fac <DMA1_Stream4_IRQHandler+0xd8>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f003 0320 	and.w	r3, r3, #32
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	bf14      	ite	ne
 8000f10:	2301      	movne	r3, #1
 8000f12:	2300      	moveq	r3, #0
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	e018      	b.n	8000f4a <DMA1_Stream4_IRQHandler+0x76>
 8000f18:	4b22      	ldr	r3, [pc, #136]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4b25      	ldr	r3, [pc, #148]	; (8000fb4 <DMA1_Stream4_IRQHandler+0xe0>)
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d909      	bls.n	8000f38 <DMA1_Stream4_IRQHandler+0x64>
 8000f24:	4b24      	ldr	r3, [pc, #144]	; (8000fb8 <DMA1_Stream4_IRQHandler+0xe4>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 0320 	and.w	r3, r3, #32
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	bf14      	ite	ne
 8000f30:	2301      	movne	r3, #1
 8000f32:	2300      	moveq	r3, #0
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	e008      	b.n	8000f4a <DMA1_Stream4_IRQHandler+0x76>
 8000f38:	4b1f      	ldr	r3, [pc, #124]	; (8000fb8 <DMA1_Stream4_IRQHandler+0xe4>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f003 0320 	and.w	r3, r3, #32
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	bf14      	ite	ne
 8000f44:	2301      	movne	r3, #1
 8000f46:	2300      	moveq	r3, #0
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d027      	beq.n	8000f9e <DMA1_Stream4_IRQHandler+0xca>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     //清除DMA传输完成中断标志位
 8000f4e:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	461a      	mov	r2, r3
 8000f54:	4b14      	ldr	r3, [pc, #80]	; (8000fa8 <DMA1_Stream4_IRQHandler+0xd4>)
 8000f56:	429a      	cmp	r2, r3
 8000f58:	d903      	bls.n	8000f62 <DMA1_Stream4_IRQHandler+0x8e>
 8000f5a:	4b14      	ldr	r3, [pc, #80]	; (8000fac <DMA1_Stream4_IRQHandler+0xd8>)
 8000f5c:	2220      	movs	r2, #32
 8000f5e:	60da      	str	r2, [r3, #12]
 8000f60:	e016      	b.n	8000f90 <DMA1_Stream4_IRQHandler+0xbc>
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <DMA1_Stream4_IRQHandler+0xdc>)
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d903      	bls.n	8000f76 <DMA1_Stream4_IRQHandler+0xa2>
 8000f6e:	4a0f      	ldr	r2, [pc, #60]	; (8000fac <DMA1_Stream4_IRQHandler+0xd8>)
 8000f70:	2320      	movs	r3, #32
 8000f72:	6093      	str	r3, [r2, #8]
 8000f74:	e00c      	b.n	8000f90 <DMA1_Stream4_IRQHandler+0xbc>
 8000f76:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	4b0d      	ldr	r3, [pc, #52]	; (8000fb4 <DMA1_Stream4_IRQHandler+0xe0>)
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d903      	bls.n	8000f8a <DMA1_Stream4_IRQHandler+0xb6>
 8000f82:	4a0d      	ldr	r2, [pc, #52]	; (8000fb8 <DMA1_Stream4_IRQHandler+0xe4>)
 8000f84:	2320      	movs	r3, #32
 8000f86:	60d3      	str	r3, [r2, #12]
 8000f88:	e002      	b.n	8000f90 <DMA1_Stream4_IRQHandler+0xbc>
 8000f8a:	4a0b      	ldr	r2, [pc, #44]	; (8000fb8 <DMA1_Stream4_IRQHandler+0xe4>)
 8000f8c:	2320      	movs	r3, #32
 8000f8e:	6093      	str	r3, [r2, #8]
		if(i2s_tx_callback!=NULL) i2s_tx_callback();	//执行回调函数,读取数据等操作在这里面处理
 8000f90:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <DMA1_Stream4_IRQHandler+0xe8>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d002      	beq.n	8000f9e <DMA1_Stream4_IRQHandler+0xca>
 8000f98:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <DMA1_Stream4_IRQHandler+0xe8>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4798      	blx	r3
    } 
} 
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	200001b4 	.word	0x200001b4
 8000fa8:	40026458 	.word	0x40026458
 8000fac:	40026400 	.word	0x40026400
 8000fb0:	400260b8 	.word	0x400260b8
 8000fb4:	40026058 	.word	0x40026058
 8000fb8:	40026000 	.word	0x40026000
 8000fbc:	20000278 	.word	0x20000278

08000fc0 <DMA1_Stream3_IRQHandler>:

//DMA1_Stream3中断服务函数
void DMA1_Stream3_IRQHandler(void)
{ 
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7)!=RESET) //DMA传输完成
 8000fc4:	4b34      	ldr	r3, [pc, #208]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b34      	ldr	r3, [pc, #208]	; (800109c <DMA1_Stream3_IRQHandler+0xdc>)
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d909      	bls.n	8000fe4 <DMA1_Stream3_IRQHandler+0x24>
 8000fd0:	4b33      	ldr	r3, [pc, #204]	; (80010a0 <DMA1_Stream3_IRQHandler+0xe0>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	bf14      	ite	ne
 8000fdc:	2301      	movne	r3, #1
 8000fde:	2300      	moveq	r3, #0
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	e028      	b.n	8001036 <DMA1_Stream3_IRQHandler+0x76>
 8000fe4:	4b2c      	ldr	r3, [pc, #176]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	4b2e      	ldr	r3, [pc, #184]	; (80010a4 <DMA1_Stream3_IRQHandler+0xe4>)
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d909      	bls.n	8001004 <DMA1_Stream3_IRQHandler+0x44>
 8000ff0:	4b2b      	ldr	r3, [pc, #172]	; (80010a0 <DMA1_Stream3_IRQHandler+0xe0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	bf14      	ite	ne
 8000ffc:	2301      	movne	r3, #1
 8000ffe:	2300      	moveq	r3, #0
 8001000:	b2db      	uxtb	r3, r3
 8001002:	e018      	b.n	8001036 <DMA1_Stream3_IRQHandler+0x76>
 8001004:	4b24      	ldr	r3, [pc, #144]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	461a      	mov	r2, r3
 800100a:	4b27      	ldr	r3, [pc, #156]	; (80010a8 <DMA1_Stream3_IRQHandler+0xe8>)
 800100c:	429a      	cmp	r2, r3
 800100e:	d909      	bls.n	8001024 <DMA1_Stream3_IRQHandler+0x64>
 8001010:	4b26      	ldr	r3, [pc, #152]	; (80010ac <DMA1_Stream3_IRQHandler+0xec>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001018:	2b00      	cmp	r3, #0
 800101a:	bf14      	ite	ne
 800101c:	2301      	movne	r3, #1
 800101e:	2300      	moveq	r3, #0
 8001020:	b2db      	uxtb	r3, r3
 8001022:	e008      	b.n	8001036 <DMA1_Stream3_IRQHandler+0x76>
 8001024:	4b21      	ldr	r3, [pc, #132]	; (80010ac <DMA1_Stream3_IRQHandler+0xec>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800102c:	2b00      	cmp	r3, #0
 800102e:	bf14      	ite	ne
 8001030:	2301      	movne	r3, #1
 8001032:	2300      	moveq	r3, #0
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2b00      	cmp	r3, #0
 8001038:	d02b      	beq.n	8001092 <DMA1_Stream3_IRQHandler+0xd2>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     //清除DMA传输完成中断标志位
 800103a:	4b17      	ldr	r3, [pc, #92]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	461a      	mov	r2, r3
 8001040:	4b16      	ldr	r3, [pc, #88]	; (800109c <DMA1_Stream3_IRQHandler+0xdc>)
 8001042:	429a      	cmp	r2, r3
 8001044:	d904      	bls.n	8001050 <DMA1_Stream3_IRQHandler+0x90>
 8001046:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <DMA1_Stream3_IRQHandler+0xe0>)
 8001048:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	e019      	b.n	8001084 <DMA1_Stream3_IRQHandler+0xc4>
 8001050:	4b11      	ldr	r3, [pc, #68]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	461a      	mov	r2, r3
 8001056:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <DMA1_Stream3_IRQHandler+0xe4>)
 8001058:	429a      	cmp	r2, r3
 800105a:	d904      	bls.n	8001066 <DMA1_Stream3_IRQHandler+0xa6>
 800105c:	4a10      	ldr	r2, [pc, #64]	; (80010a0 <DMA1_Stream3_IRQHandler+0xe0>)
 800105e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001062:	6093      	str	r3, [r2, #8]
 8001064:	e00e      	b.n	8001084 <DMA1_Stream3_IRQHandler+0xc4>
 8001066:	4b0c      	ldr	r3, [pc, #48]	; (8001098 <DMA1_Stream3_IRQHandler+0xd8>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	461a      	mov	r2, r3
 800106c:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <DMA1_Stream3_IRQHandler+0xe8>)
 800106e:	429a      	cmp	r2, r3
 8001070:	d904      	bls.n	800107c <DMA1_Stream3_IRQHandler+0xbc>
 8001072:	4a0e      	ldr	r2, [pc, #56]	; (80010ac <DMA1_Stream3_IRQHandler+0xec>)
 8001074:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001078:	60d3      	str	r3, [r2, #12]
 800107a:	e003      	b.n	8001084 <DMA1_Stream3_IRQHandler+0xc4>
 800107c:	4a0b      	ldr	r2, [pc, #44]	; (80010ac <DMA1_Stream3_IRQHandler+0xec>)
 800107e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001082:	6093      	str	r3, [r2, #8]
		if(i2s_rx_callback!=NULL) i2s_rx_callback();	//执行回调函数,读取数据等操作在这里面处理
 8001084:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <DMA1_Stream3_IRQHandler+0xf0>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d002      	beq.n	8001092 <DMA1_Stream3_IRQHandler+0xd2>
 800108c:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <DMA1_Stream3_IRQHandler+0xf0>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4798      	blx	r3
    } 											 
} 
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	20000218 	.word	0x20000218
 800109c:	40026458 	.word	0x40026458
 80010a0:	40026400 	.word	0x40026400
 80010a4:	400260b8 	.word	0x400260b8
 80010a8:	40026058 	.word	0x40026058
 80010ac:	40026000 	.word	0x40026000
 80010b0:	20000214 	.word	0x20000214

080010b4 <I2S_Play_Start>:

//I2S开始播放
void I2S_Play_Start(void)
{   	
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_TXDMA_Handler);//开启DMA TX传输
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <I2S_Play_Start+0x20>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <I2S_Play_Start+0x20>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f042 0201 	orr.w	r2, r2, #1
 80010c6:	601a      	str	r2, [r3, #0]
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	200001b4 	.word	0x200001b4

080010d8 <I2S_Rec_Start>:
	__HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);//结束播放;
} 

//I2S开始录音
void I2S_Rec_Start(void)
{ 
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_RXDMA_Handler); //开启DMA RX传输
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <I2S_Rec_Start+0x20>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <I2S_Rec_Start+0x20>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f042 0201 	orr.w	r2, r2, #1
 80010ea:	601a      	str	r2, [r3, #0]
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20000218 	.word	0x20000218

080010fc <I2S_Rec_Stop>:

//关闭I2S录音
void I2S_Rec_Stop(void)
{   
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
	__HAL_DMA_DISABLE(&I2S2_RXDMA_Handler); //结束录音
 8001100:	4b06      	ldr	r3, [pc, #24]	; (800111c <I2S_Rec_Stop+0x20>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	4b05      	ldr	r3, [pc, #20]	; (800111c <I2S_Rec_Stop+0x20>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f022 0201 	bic.w	r2, r2, #1
 800110e:	601a      	str	r2, [r3, #0]
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	20000218 	.word	0x20000218

08001120 <recoder_wav_init>:
//	ChunkFACT fact;	//fact椹磋 ц借ㄨPCM,绂ㄨ璧璋╅箍楣胯ゆ
	ChunkDATA data;	//data椹磋
}__WaveHeader;

void recoder_wav_init(__WaveHeader* wavhead) //椴㈠绂WAVヨ矾
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	wavhead->riff.ChunkID=0X46464952;	//"RIFF"
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4a17      	ldr	r2, [pc, #92]	; (8001188 <recoder_wav_init+0x68>)
 800112c:	601a      	str	r2, [r3, #0]
	wavhead->riff.ChunkSize=0;			//绂楣胯楹璺茬,冲娼璐歌ㄧ褰ｈ
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
	wavhead->riff.Format=0X45564157; 	//"WAVE"
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4a15      	ldr	r2, [pc, #84]	; (800118c <recoder_wav_init+0x6c>)
 8001138:	609a      	str	r2, [r3, #8]
	wavhead->fmt.ChunkID=0X20746D66; 	//"fmt "
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a14      	ldr	r2, [pc, #80]	; (8001190 <recoder_wav_init+0x70>)
 800113e:	60da      	str	r2, [r3, #12]
	wavhead->fmt.ChunkSize=16; 			//楹璐歌ㄩ16璧宠伴
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2210      	movs	r2, #16
 8001144:	611a      	str	r2, [r3, #16]
	wavhead->fmt.AudioFormat=0X01; 		//0X01,ら㈡PCM;0X01,ら㈡IMA ADPCM
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2201      	movs	r2, #1
 800114a:	829a      	strh	r2, [r3, #20]
 	wavhead->fmt.NumOfChannels=2;		//ｈ￠纰
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2202      	movs	r2, #2
 8001150:	82da      	strh	r2, [r3, #22]
 	wavhead->fmt.SampleRate=16000;		//16Khz¤╅ ¤╅ｈ佃
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001158:	619a      	str	r2, [r3, #24]
 	wavhead->fmt.ByteRate=wavhead->fmt.SampleRate*4;//宠伴疯ｈ佃=¤╅*ョ纰㈠*(ADC绂㈠/8)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	699b      	ldr	r3, [r3, #24]
 800115e:	009a      	lsls	r2, r3, #2
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	61da      	str	r2, [r3, #28]
 	wavhead->fmt.BlockAlign=4;			//椹磋楹璐歌ㄩ=ョ纰㈠*(ADC绂㈠/8)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2204      	movs	r2, #4
 8001168:	841a      	strh	r2, [r3, #32]
 	wavhead->fmt.BitsPerSample=16;		//16绂PCM
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2210      	movs	r2, #16
 800116e:	845a      	strh	r2, [r3, #34]	; 0x22
   	wavhead->data.ChunkID=0X61746164;	//"data"
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	4a08      	ldr	r2, [pc, #32]	; (8001194 <recoder_wav_init+0x74>)
 8001174:	625a      	str	r2, [r3, #36]	; 0x24
 	wavhead->data.ChunkSize=0;			//㈠婚璐歌ㄩ,绂楣胯ㄧ褰ｈ
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	46464952 	.word	0x46464952
 800118c:	45564157 	.word	0x45564157
 8001190:	20746d66 	.word	0x20746d66
 8001194:	61746164 	.word	0x61746164

08001198 <rec_i2s_dma_rx_callback>:
uint16_t I2S_Buf1[4096] = { 0 };
uint32_t wavsize;		//wav㈠婚璐歌ㄩ(宠伴疯㈠,绂崇绡褰ヨ矾!!)
FILINFO *fno;

void rec_i2s_dma_rx_callback(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
	uint16_t bw;
	uint8_t res;

		if(DMA1_Stream3->CR&(1<<19))
 800119e:	4b36      	ldr	r3, [pc, #216]	; (8001278 <rec_i2s_dma_rx_callback+0xe0>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d02e      	beq.n	8001208 <rec_i2s_dma_rx_callback+0x70>
		{
			res=f_write(f_rec,i2srecbuf1,4096,(UINT*)&bw);//ㄩ姣褰
 80011aa:	4b34      	ldr	r3, [pc, #208]	; (800127c <rec_i2s_dma_rx_callback+0xe4>)
 80011ac:	6818      	ldr	r0, [r3, #0]
 80011ae:	4b34      	ldr	r3, [pc, #208]	; (8001280 <rec_i2s_dma_rx_callback+0xe8>)
 80011b0:	6819      	ldr	r1, [r3, #0]
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011b8:	f009 fd90 	bl	800acdc <f_write>
 80011bc:	4603      	mov	r3, r0
 80011be:	71fb      	strb	r3, [r7, #7]
			f_sync(f_rec);
 80011c0:	4b2e      	ldr	r3, [pc, #184]	; (800127c <rec_i2s_dma_rx_callback+0xe4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f009 fefe 	bl	800afc6 <f_sync>
			if(res)
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d007      	beq.n	80011e0 <rec_i2s_dma_rx_callback+0x48>
			{
				printf("%dwrite error:%d\r\n",count_t,res);
 80011d0:	4b2c      	ldr	r3, [pc, #176]	; (8001284 <rec_i2s_dma_rx_callback+0xec>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	79fa      	ldrb	r2, [r7, #7]
 80011d6:	4619      	mov	r1, r3
 80011d8:	482b      	ldr	r0, [pc, #172]	; (8001288 <rec_i2s_dma_rx_callback+0xf0>)
 80011da:	f00a fd97 	bl	800bd0c <iprintf>
 80011de:	e02d      	b.n	800123c <rec_i2s_dma_rx_callback+0xa4>
			}
			else{
				if((count_t%40)==0){
 80011e0:	4b28      	ldr	r3, [pc, #160]	; (8001284 <rec_i2s_dma_rx_callback+0xec>)
 80011e2:	6819      	ldr	r1, [r3, #0]
 80011e4:	4b29      	ldr	r3, [pc, #164]	; (800128c <rec_i2s_dma_rx_callback+0xf4>)
 80011e6:	fb83 2301 	smull	r2, r3, r3, r1
 80011ea:	111a      	asrs	r2, r3, #4
 80011ec:	17cb      	asrs	r3, r1, #31
 80011ee:	1ad2      	subs	r2, r2, r3
 80011f0:	4613      	mov	r3, r2
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	4413      	add	r3, r2
 80011f6:	00db      	lsls	r3, r3, #3
 80011f8:	1aca      	subs	r2, r1, r3
 80011fa:	2a00      	cmp	r2, #0
 80011fc:	d11e      	bne.n	800123c <rec_i2s_dma_rx_callback+0xa4>

									HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_3);
 80011fe:	2108      	movs	r1, #8
 8001200:	4823      	ldr	r0, [pc, #140]	; (8001290 <rec_i2s_dma_rx_callback+0xf8>)
 8001202:	f002 f9aa 	bl	800355a <HAL_GPIO_TogglePin>
 8001206:	e019      	b.n	800123c <rec_i2s_dma_rx_callback+0xa4>
								}
			}
		}else
		{
	    	res=f_write(f_rec, i2srecbuf2,4096,(UINT*)&bw);//ㄩ姣褰
 8001208:	4b1c      	ldr	r3, [pc, #112]	; (800127c <rec_i2s_dma_rx_callback+0xe4>)
 800120a:	6818      	ldr	r0, [r3, #0]
 800120c:	4b21      	ldr	r3, [pc, #132]	; (8001294 <rec_i2s_dma_rx_callback+0xfc>)
 800120e:	6819      	ldr	r1, [r3, #0]
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001216:	f009 fd61 	bl	800acdc <f_write>
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
			f_sync(f_rec);
 800121e:	4b17      	ldr	r3, [pc, #92]	; (800127c <rec_i2s_dma_rx_callback+0xe4>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f009 fecf 	bl	800afc6 <f_sync>

			if(res)
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d006      	beq.n	800123c <rec_i2s_dma_rx_callback+0xa4>
			{
				printf("%dwrite error:%d\r\n",count_t,res);
 800122e:	4b15      	ldr	r3, [pc, #84]	; (8001284 <rec_i2s_dma_rx_callback+0xec>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	79fa      	ldrb	r2, [r7, #7]
 8001234:	4619      	mov	r1, r3
 8001236:	4814      	ldr	r0, [pc, #80]	; (8001288 <rec_i2s_dma_rx_callback+0xf0>)
 8001238:	f00a fd68 	bl	800bd0c <iprintf>
			}
		}
		wavsize+=I2S_RX_DMA_BUF_SIZE;
 800123c:	4b16      	ldr	r3, [pc, #88]	; (8001298 <rec_i2s_dma_rx_callback+0x100>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001244:	4a14      	ldr	r2, [pc, #80]	; (8001298 <rec_i2s_dma_rx_callback+0x100>)
 8001246:	6013      	str	r3, [r2, #0]

		count_t+=1;
 8001248:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <rec_i2s_dma_rx_callback+0xec>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	3301      	adds	r3, #1
 800124e:	4a0d      	ldr	r2, [pc, #52]	; (8001284 <rec_i2s_dma_rx_callback+0xec>)
 8001250:	6013      	str	r3, [r2, #0]
		if(count_t==RECORDER_MAX_CIRCLE){
 8001252:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <rec_i2s_dma_rx_callback+0xec>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f64e 2260 	movw	r2, #60000	; 0xea60
 800125a:	4293      	cmp	r3, r2
 800125c:	d107      	bne.n	800126e <rec_i2s_dma_rx_callback+0xd6>

			end_t=1;
 800125e:	4b0f      	ldr	r3, [pc, #60]	; (800129c <rec_i2s_dma_rx_callback+0x104>)
 8001260:	2201      	movs	r2, #1
 8001262:	601a      	str	r2, [r3, #0]


					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001264:	2201      	movs	r2, #1
 8001266:	2108      	movs	r1, #8
 8001268:	4809      	ldr	r0, [pc, #36]	; (8001290 <rec_i2s_dma_rx_callback+0xf8>)
 800126a:	f002 f95d 	bl	8003528 <HAL_GPIO_WritePin>
		}

}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40026058 	.word	0x40026058
 800127c:	200002dc 	.word	0x200002dc
 8001280:	20000a00 	.word	0x20000a00
 8001284:	2000011c 	.word	0x2000011c
 8001288:	0800d044 	.word	0x0800d044
 800128c:	66666667 	.word	0x66666667
 8001290:	40021000 	.word	0x40021000
 8001294:	20000978 	.word	0x20000978
 8001298:	20000aac 	.word	0x20000aac
 800129c:	20000120 	.word	0x20000120

080012a0 <set_timestamp>:
    int mday,
    int hour,
    int min,
    int sec
)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
 80012ac:	603b      	str	r3, [r7, #0]

    fno->fdate = (WORD)(((year - 1980) * 512U) | month * 32U | mday);
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	f2a3 73bc 	subw	r3, r3, #1980	; 0x7bc
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	025b      	lsls	r3, r3, #9
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	b29b      	uxth	r3, r3
 80012be:	015b      	lsls	r3, r3, #5
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	4313      	orrs	r3, r2
 80012c4:	b299      	uxth	r1, r3
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	b29a      	uxth	r2, r3
 80012ca:	4b13      	ldr	r3, [pc, #76]	; (8001318 <set_timestamp+0x78>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	430a      	orrs	r2, r1
 80012d0:	b292      	uxth	r2, r2
 80012d2:	809a      	strh	r2, [r3, #4]
    fno->ftime = (WORD)(hour * 2048U | min * 32U | sec / 2U);
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	02db      	lsls	r3, r3, #11
 80012da:	b29a      	uxth	r2, r3
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	b29b      	uxth	r3, r3
 80012e0:	015b      	lsls	r3, r3, #5
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	4313      	orrs	r3, r2
 80012e6:	b299      	uxth	r1, r3
 80012e8:	6a3b      	ldr	r3, [r7, #32]
 80012ea:	085b      	lsrs	r3, r3, #1
 80012ec:	b29a      	uxth	r2, r3
 80012ee:	4b0a      	ldr	r3, [pc, #40]	; (8001318 <set_timestamp+0x78>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	430a      	orrs	r2, r1
 80012f4:	b292      	uxth	r2, r2
 80012f6:	80da      	strh	r2, [r3, #6]
    retSD=f_utime(obj, fno);
 80012f8:	4b07      	ldr	r3, [pc, #28]	; (8001318 <set_timestamp+0x78>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4619      	mov	r1, r3
 80012fe:	68f8      	ldr	r0, [r7, #12]
 8001300:	f00a fb1e 	bl	800b940 <f_utime>
 8001304:	4603      	mov	r3, r0
 8001306:	461a      	mov	r2, r3
 8001308:	4b04      	ldr	r3, [pc, #16]	; (800131c <set_timestamp+0x7c>)
 800130a:	701a      	strb	r2, [r3, #0]
    return retSD;
 800130c:	4b03      	ldr	r3, [pc, #12]	; (800131c <set_timestamp+0x7c>)
 800130e:	781b      	ldrb	r3, [r3, #0]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000794 	.word	0x20000794
 800131c:	2001b3b4 	.word	0x2001b3b4

08001320 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001322:	f5ad 7d33 	sub.w	sp, sp, #716	; 0x2cc
 8001326:	af04      	add	r7, sp, #16
int main(void)
 8001328:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800132c:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001330:	f001 f948 	bl	80025c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001334:	f000 f9f4 	bl	8001720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001338:	f000 fb88 	bl	8001a4c <MX_GPIO_Init>
  MX_DMA_Init();
 800133c:	f000 fb48 	bl	80019d0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001340:	f000 fa5a 	bl	80017f8 <MX_I2C1_Init>
  MX_I2S2_Init();
 8001344:	f000 fa86 	bl	8001854 <MX_I2S2_Init>
  MX_USART1_UART_Init();
 8001348:	f000 fb18 	bl	800197c <MX_USART1_UART_Init>
  MX_SDIO_SD_Init();
 800134c:	f000 faf4 	bl	8001938 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001350:	f006 fd26 	bl	8007da0 <MX_FATFS_Init>
  MX_RTC_Init();
 8001354:	f000 faac 	bl	80018b0 <MX_RTC_Init>
  RTC_DateTypeDef sdatestructure;
  RTC_TimeTypeDef stimestructure;

  RTC_DateTypeDef sdatestructure2;
  RTC_TimeTypeDef stimestructure2;
  printf("root user\r\n");
 8001358:	48b4      	ldr	r0, [pc, #720]	; (800162c <main+0x30c>)
 800135a:	f00a fd5d 	bl	800be18 <puts>
  HAL_Delay(1000);
 800135e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001362:	f001 f9a1 	bl	80026a8 <HAL_Delay>
  Audio_Player_Init();
 8001366:	f7ff fafc 	bl	8000962 <Audio_Player_Init>
 	WM8978_HPvol_Set(40,40);	//茬ょよ涔椹磋＄拌
 800136a:	2128      	movs	r1, #40	; 0x28
 800136c:	2028      	movs	r0, #40	; 0x28
 800136e:	f7ff faa2 	bl	80008b6 <WM8978_HPvol_Set>
 	WM8978_SPKvol_Set(50);
 8001372:	2032      	movs	r0, #50	; 0x32
 8001374:	f7ff fad1 	bl	800091a <WM8978_SPKvol_Set>
   HAL_Delay(1000);
 8001378:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800137c:	f001 f994 	bl	80026a8 <HAL_Delay>
 	WM8978_ADDA_Cfg(0,1);		//椹撮涔ADC
 8001380:	2101      	movs	r1, #1
 8001382:	2000      	movs	r0, #0
 8001384:	f7ff f963 	bl	800064e <WM8978_ADDA_Cfg>
 		WM8978_Input_Cfg(1,1,0);	//椹撮涔㈢茶姣ョ纰(MIC&LINE IN)
 8001388:	2200      	movs	r2, #0
 800138a:	2101      	movs	r1, #1
 800138c:	2001      	movs	r0, #1
 800138e:	f7ff f9c7 	bl	8000720 <WM8978_Input_Cfg>
 		WM8978_Output_Cfg(0,1);		//椹撮涔BYPASS㈢查
 8001392:	2101      	movs	r1, #1
 8001394:	2000      	movs	r0, #0
 8001396:	f7ff fa10 	bl	80007ba <WM8978_Output_Cfg>
 		WM8978_MIC_Gain(46);		//MIC蹇＄拌
 800139a:	202e      	movs	r0, #46	; 0x2e
 800139c:	f7ff fa37 	bl	800080e <WM8978_MIC_Gain>

 		WM8978_I2S_Cfg(2,0);
 80013a0:	2100      	movs	r1, #0
 80013a2:	2002      	movs	r0, #2
 80013a4:	f7ff f932 	bl	800060c <WM8978_I2S_Cfg>
 		    	printf("Card Capacity:%d MB\r\n",(uint32_t)(CardCap>>20));							//с锟?锟藉锟????
 		     	printf("Card BlockSize:%d\r\n\r\n",SDCardInfo.BlockSize);						//сэ拷????锟???????????
 		    }
 		   FATFS fs;

 		f_mount(&fs,"0",1);
 80013a8:	f107 0320 	add.w	r3, r7, #32
 80013ac:	2201      	movs	r2, #1
 80013ae:	49a0      	ldr	r1, [pc, #640]	; (8001630 <main+0x310>)
 80013b0:	4618      	mov	r0, r3
 80013b2:	f009 fa03 	bl	800a7bc <f_mount>
    	f_mkdir("0:\\etcdh");
 80013b6:	489f      	ldr	r0, [pc, #636]	; (8001634 <main+0x314>)
 80013b8:	f00a f977 	bl	800b6aa <f_mkdir>
		my_mem_init(SRAMIN);			//椴㈠绂疯椹磋烽蹇椴
 80013bc:	2000      	movs	r0, #0
 80013be:	f000 fbf3 	bl	8001ba8 <my_mem_init>

    	//FIL * f_rec;

    	uint8_t wtext[] = "存姘ㄩ瀵D!"; // ????
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	4a9c      	ldr	r2, [pc, #624]	; (8001638 <main+0x318>)
 80013c6:	461c      	mov	r4, r3
 80013c8:	4615      	mov	r5, r2
 80013ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013d2:	c403      	stmia	r4!, {r0, r1}
 80013d4:	8022      	strh	r2, [r4, #0]
 80013d6:	3402      	adds	r4, #2
 80013d8:	0c13      	lsrs	r3, r2, #16
 80013da:	7023      	strb	r3, [r4, #0]
    	i2srecbuf1=mymalloc(SRAMIN,I2S_RX_DMA_BUF_SIZE);//I2S褰涔烽蹇1￠姣
 80013dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013e0:	2000      	movs	r0, #0
 80013e2:	f000 fd13 	bl	8001e0c <mymalloc>
 80013e6:	4603      	mov	r3, r0
 80013e8:	4a94      	ldr	r2, [pc, #592]	; (800163c <main+0x31c>)
 80013ea:	6013      	str	r3, [r2, #0]
    	i2srecbuf2=mymalloc(SRAMIN,I2S_RX_DMA_BUF_SIZE);
 80013ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013f0:	2000      	movs	r0, #0
 80013f2:	f000 fd0b 	bl	8001e0c <mymalloc>
 80013f6:	4603      	mov	r3, r0
 80013f8:	4a91      	ldr	r2, [pc, #580]	; (8001640 <main+0x320>)
 80013fa:	6013      	str	r3, [r2, #0]
    	//f_write(&f_rec, "aaa",3,(void *)&byteswritten);
    		I2S2_Init(I2S_STANDARD_PHILIPS,I2S_MODE_MASTER_TX,I2S_CPOL_LOW,I2S_DATAFORMAT_16B);	//璺¤娌¤板ら冲,版绂よ矾ｈ,㈠よ拌纰ョ借ㄨㄦ,16绂伴椴茶
 80013fc:	2300      	movs	r3, #0
 80013fe:	2200      	movs	r2, #0
 8001400:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001404:	2000      	movs	r0, #0
 8001406:	f7ff fb3d 	bl	8000a84 <I2S2_Init>
    			I2S2_SampleRate_Set(16000);	//＄拌¤╅
 800140a:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 800140e:	f7ff fb93 	bl	8000b38 <I2S2_SampleRate_Set>
    		 	I2S2_TX_DMA_Init((uint8_t*)&i2splaybuf[0],(uint8_t*)&i2splaybuf[1],1); 		//茶拌TX DMA
 8001412:	2201      	movs	r2, #1
 8001414:	498b      	ldr	r1, [pc, #556]	; (8001644 <main+0x324>)
 8001416:	488c      	ldr	r0, [pc, #560]	; (8001648 <main+0x328>)
 8001418:	f7ff fc0a 	bl	8000c30 <I2S2_TX_DMA_Init>
    			DMA1_Stream4->CR&=~(1<<4);	//楣胯村よ楹㈢茶ラ椴¤拌ㄩ茶(绂拌ㄩ茶цｈヨ㈠)
 800141c:	4b8b      	ldr	r3, [pc, #556]	; (800164c <main+0x32c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a8a      	ldr	r2, [pc, #552]	; (800164c <main+0x32c>)
 8001422:	f023 0310 	bic.w	r3, r3, #16
 8001426:	6013      	str	r3, [r2, #0]
    			I2S2ext_RX_DMA_Init(i2srecbuf1,i2srecbuf2,2048); 	//茶拌RX DMA
 8001428:	4b84      	ldr	r3, [pc, #528]	; (800163c <main+0x31c>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a84      	ldr	r2, [pc, #528]	; (8001640 <main+0x320>)
 800142e:	6811      	ldr	r1, [r2, #0]
 8001430:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fca3 	bl	8000d80 <I2S2ext_RX_DMA_Init>
    		  	i2s_rx_callback=rec_i2s_dma_rx_callback;//绂寸姊娼㈠拌wav_i2s_dma_callback
 800143a:	4b85      	ldr	r3, [pc, #532]	; (8001650 <main+0x330>)
 800143c:	4a85      	ldr	r2, [pc, #532]	; (8001654 <main+0x334>)
 800143e:	601a      	str	r2, [r3, #0]
    			__WaveHeader *wavhead=0;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4

    					//椴㈠绂wav㈠
    	uint16_t bw;
    	uint32_t byteswritten;    // ?????
    	uint8_t res;
    	int status=0;
 8001446:	2300      	movs	r3, #0
 8001448:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
			ftemp=(FIL*)mymalloc(SRAMIN,sizeof(FIL));		//ftemp￠姣烽蹇
 800144c:	f44f 710c 	mov.w	r1, #560	; 0x230
 8001450:	2000      	movs	r0, #0
 8001452:	f000 fcdb 	bl	8001e0c <mymalloc>
 8001456:	4603      	mov	r3, r0
 8001458:	4a7f      	ldr	r2, [pc, #508]	; (8001658 <main+0x338>)
 800145a:	6013      	str	r3, [r2, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  switch(end_t){
 800145c:	4b7f      	ldr	r3, [pc, #508]	; (800165c <main+0x33c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <main+0x14c>
 8001464:	2b01      	cmp	r3, #1
 8001466:	f000 810f 	beq.w	8001688 <main+0x368>
 800146a:	e14a      	b.n	8001702 <main+0x3e2>
	  case 0:
		  if(file_index<FILE_SIZE){
 800146c:	4b7c      	ldr	r3, [pc, #496]	; (8001660 <main+0x340>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b0b      	cmp	r3, #11
 8001472:	f300 80d6 	bgt.w	8001622 <main+0x302>
		  if(status==0){
 8001476:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 800147a:	2b00      	cmp	r3, #0
 800147c:	f040 8140 	bne.w	8001700 <main+0x3e0>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001480:	2201      	movs	r2, #1
 8001482:	2108      	movs	r1, #8
 8001484:	4877      	ldr	r0, [pc, #476]	; (8001664 <main+0x344>)
 8001486:	f002 f84f 	bl	8003528 <HAL_GPIO_WritePin>
	    	f_rec=(FIL *)mymalloc(SRAMIN,sizeof(FIL));		//椹撮よFIL宠伴风烽蹇惰璨
 800148a:	f44f 710c 	mov.w	r1, #560	; 0x230
 800148e:	2000      	movs	r0, #0
 8001490:	f000 fcbc 	bl	8001e0c <mymalloc>
 8001494:	4603      	mov	r3, r0
 8001496:	4a74      	ldr	r2, [pc, #464]	; (8001668 <main+0x348>)
 8001498:	6013      	str	r3, [r2, #0]

  		 	I2S_Play_Start();	//椹撮㈠I2S㈠昏矾ｈ(版绂)
 800149a:	f7ff fe0b 	bl	80010b4 <I2S_Play_Start>

  			I2S_Rec_Start(); 	//锟????
 800149e:	f7ff fe1b 	bl	80010d8 <I2S_Rec_Start>

  		   HAL_RTC_GetTime(&hrtc, &stimestructure, RTC_FORMAT_BIN);
 80014a2:	f507 731b 	add.w	r3, r7, #620	; 0x26c
 80014a6:	2200      	movs	r2, #0
 80014a8:	4619      	mov	r1, r3
 80014aa:	4870      	ldr	r0, [pc, #448]	; (800166c <main+0x34c>)
 80014ac:	f003 ffa1 	bl	80053f2 <HAL_RTC_GetTime>
  		      /* Get the RTC current Date */
  		    HAL_RTC_GetDate(&hrtc, &sdatestructure, RTC_FORMAT_BIN);
 80014b0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80014b4:	2200      	movs	r2, #0
 80014b6:	4619      	mov	r1, r3
 80014b8:	486c      	ldr	r0, [pc, #432]	; (800166c <main+0x34c>)
 80014ba:	f003 fff8 	bl	80054ae <HAL_RTC_GetDate>
  			fno=(FILINFO*)mymalloc(SRAMIN,sizeof(FILINFO));		//ftemp￠姣烽蹇
 80014be:	f44f 718c 	mov.w	r1, #280	; 0x118
 80014c2:	2000      	movs	r0, #0
 80014c4:	f000 fca2 	bl	8001e0c <mymalloc>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4a69      	ldr	r2, [pc, #420]	; (8001670 <main+0x350>)
 80014cc:	6013      	str	r3, [r2, #0]

  		      /* Display date Format : yy/mm/dd */
  		      sprintf(lt,"0:\\etcdh\\%02d-%02d-%02d_%02d_%02d_%02d.wav",2000 + sdatestructure.Year, sdatestructure.Month, sdatestructure.Date,stimestructure.Hours, stimestructure.Minutes, stimestructure.Seconds);
 80014ce:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 80014d2:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 80014d6:	f897 3281 	ldrb.w	r3, [r7, #641]	; 0x281
 80014da:	461d      	mov	r5, r3
 80014dc:	f897 3282 	ldrb.w	r3, [r7, #642]	; 0x282
 80014e0:	f897 126c 	ldrb.w	r1, [r7, #620]	; 0x26c
 80014e4:	f897 026d 	ldrb.w	r0, [r7, #621]	; 0x26d
 80014e8:	f897 426e 	ldrb.w	r4, [r7, #622]	; 0x26e
 80014ec:	9403      	str	r4, [sp, #12]
 80014ee:	9002      	str	r0, [sp, #8]
 80014f0:	9101      	str	r1, [sp, #4]
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	462b      	mov	r3, r5
 80014f6:	495f      	ldr	r1, [pc, #380]	; (8001674 <main+0x354>)
 80014f8:	485f      	ldr	r0, [pc, #380]	; (8001678 <main+0x358>)
 80014fa:	f00a fc95 	bl	800be28 <siprintf>
  		      /* Display time Format : hh:mm:ss */

  		     resd=f_open(ftemp,names[file_index],FA_READ);
 80014fe:	4b56      	ldr	r3, [pc, #344]	; (8001658 <main+0x338>)
 8001500:	6818      	ldr	r0, [r3, #0]
 8001502:	4b57      	ldr	r3, [pc, #348]	; (8001660 <main+0x340>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2264      	movs	r2, #100	; 0x64
 8001508:	fb02 f303 	mul.w	r3, r2, r3
 800150c:	4a5b      	ldr	r2, [pc, #364]	; (800167c <main+0x35c>)
 800150e:	4413      	add	r3, r2
 8001510:	2201      	movs	r2, #1
 8001512:	4619      	mov	r1, r3
 8001514:	f009 f998 	bl	800a848 <f_open>
 8001518:	4603      	mov	r3, r0
 800151a:	f887 32ab 	strb.w	r3, [r7, #683]	; 0x2ab
  	       set_timestamp(names[file_index-1], 2000 + sdatestructure.Year, sdatestructure.Month, sdatestructure.Date, stimestructure.Hours,stimestructure.Minutes,stimestructure.Seconds);
 800151e:	4b50      	ldr	r3, [pc, #320]	; (8001660 <main+0x340>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	3b01      	subs	r3, #1
 8001524:	2264      	movs	r2, #100	; 0x64
 8001526:	fb02 f303 	mul.w	r3, r2, r3
 800152a:	4a54      	ldr	r2, [pc, #336]	; (800167c <main+0x35c>)
 800152c:	1898      	adds	r0, r3, r2
 800152e:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8001532:	f503 61fa 	add.w	r1, r3, #2000	; 0x7d0
 8001536:	f897 3281 	ldrb.w	r3, [r7, #641]	; 0x281
 800153a:	461d      	mov	r5, r3
 800153c:	f897 3282 	ldrb.w	r3, [r7, #642]	; 0x282
 8001540:	461e      	mov	r6, r3
 8001542:	f897 326c 	ldrb.w	r3, [r7, #620]	; 0x26c
 8001546:	f897 226d 	ldrb.w	r2, [r7, #621]	; 0x26d
 800154a:	f897 426e 	ldrb.w	r4, [r7, #622]	; 0x26e
 800154e:	9402      	str	r4, [sp, #8]
 8001550:	9201      	str	r2, [sp, #4]
 8001552:	9300      	str	r3, [sp, #0]
 8001554:	4633      	mov	r3, r6
 8001556:	462a      	mov	r2, r5
 8001558:	f7ff fea2 	bl	80012a0 <set_timestamp>

  		   		      if(res==FR_NO_FILE){
 800155c:	f897 32b3 	ldrb.w	r3, [r7, #691]	; 0x2b3
 8001560:	2b04      	cmp	r3, #4
 8001562:	d017      	beq.n	8001594 <main+0x274>

  		   		      }else{
  		   		    	  f_close(ftemp);
 8001564:	4b3c      	ldr	r3, [pc, #240]	; (8001658 <main+0x338>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4618      	mov	r0, r3
 800156a:	f009 fdaa 	bl	800b0c2 <f_close>
  		   		      res=f_unlink(names[file_index]);
 800156e:	4b3c      	ldr	r3, [pc, #240]	; (8001660 <main+0x340>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2264      	movs	r2, #100	; 0x64
 8001574:	fb02 f303 	mul.w	r3, r2, r3
 8001578:	4a40      	ldr	r2, [pc, #256]	; (800167c <main+0x35c>)
 800157a:	4413      	add	r3, r2
 800157c:	4618      	mov	r0, r3
 800157e:	f009 ffd3 	bl	800b528 <f_unlink>
 8001582:	4603      	mov	r3, r0
 8001584:	f887 32b3 	strb.w	r3, [r7, #691]	; 0x2b3
  		   		      printf("remove%d\r\n",res);
 8001588:	f897 32b3 	ldrb.w	r3, [r7, #691]	; 0x2b3
 800158c:	4619      	mov	r1, r3
 800158e:	483c      	ldr	r0, [pc, #240]	; (8001680 <main+0x360>)
 8001590:	f00a fbbc 	bl	800bd0c <iprintf>
  		   		      }
  		      memcpy(names[file_index],lt,strlen(lt)+1);
 8001594:	4b32      	ldr	r3, [pc, #200]	; (8001660 <main+0x340>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2264      	movs	r2, #100	; 0x64
 800159a:	fb02 f303 	mul.w	r3, r2, r3
 800159e:	4a37      	ldr	r2, [pc, #220]	; (800167c <main+0x35c>)
 80015a0:	189c      	adds	r4, r3, r2
 80015a2:	4835      	ldr	r0, [pc, #212]	; (8001678 <main+0x358>)
 80015a4:	f7fe fe14 	bl	80001d0 <strlen>
 80015a8:	4603      	mov	r3, r0
 80015aa:	3301      	adds	r3, #1
 80015ac:	461a      	mov	r2, r3
 80015ae:	4932      	ldr	r1, [pc, #200]	; (8001678 <main+0x358>)
 80015b0:	4620      	mov	r0, r4
 80015b2:	f00a fb95 	bl	800bce0 <memcpy>
  		      printf("%s\n",names[file_index]);
 80015b6:	4b2a      	ldr	r3, [pc, #168]	; (8001660 <main+0x340>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2264      	movs	r2, #100	; 0x64
 80015bc:	fb02 f303 	mul.w	r3, r2, r3
 80015c0:	4a2e      	ldr	r2, [pc, #184]	; (800167c <main+0x35c>)
 80015c2:	4413      	add	r3, r2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f00a fc27 	bl	800be18 <puts>
			wavhead=(__WaveHeader*)mymalloc(SRAMIN,sizeof(__WaveHeader));//椹撮よ__WaveHeader宠伴风烽蹇惰璨
 80015ca:	212c      	movs	r1, #44	; 0x2c
 80015cc:	2000      	movs	r0, #0
 80015ce:	f000 fc1d 	bl	8001e0c <mymalloc>
 80015d2:	f8c7 02b4 	str.w	r0, [r7, #692]	; 0x2b4
			recoder_wav_init(wavhead);
 80015d6:	f8d7 02b4 	ldr.w	r0, [r7, #692]	; 0x2b4
 80015da:	f7ff fda1 	bl	8001120 <recoder_wav_init>
		    f_open(f_rec, names[file_index], FA_CREATE_ALWAYS | FA_WRITE);
 80015de:	4b22      	ldr	r3, [pc, #136]	; (8001668 <main+0x348>)
 80015e0:	6818      	ldr	r0, [r3, #0]
 80015e2:	4b1f      	ldr	r3, [pc, #124]	; (8001660 <main+0x340>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2264      	movs	r2, #100	; 0x64
 80015e8:	fb02 f303 	mul.w	r3, r2, r3
 80015ec:	4a23      	ldr	r2, [pc, #140]	; (800167c <main+0x35c>)
 80015ee:	4413      	add	r3, r2
 80015f0:	220a      	movs	r2, #10
 80015f2:	4619      	mov	r1, r3
 80015f4:	f009 f928 	bl	800a848 <f_open>
	  		retSD=f_write(f_rec,(const void*)wavhead,sizeof(__WaveHeader),&bw);//ㄩ姣ヨ矾㈠
 80015f8:	4b1b      	ldr	r3, [pc, #108]	; (8001668 <main+0x348>)
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	1cbb      	adds	r3, r7, #2
 80015fe:	222c      	movs	r2, #44	; 0x2c
 8001600:	f8d7 12b4 	ldr.w	r1, [r7, #692]	; 0x2b4
 8001604:	f009 fb6a 	bl	800acdc <f_write>
 8001608:	4603      	mov	r3, r0
 800160a:	461a      	mov	r2, r3
 800160c:	4b1d      	ldr	r3, [pc, #116]	; (8001684 <main+0x364>)
 800160e:	701a      	strb	r2, [r3, #0]
	  		file_index+=1;
 8001610:	4b13      	ldr	r3, [pc, #76]	; (8001660 <main+0x340>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	3301      	adds	r3, #1
 8001616:	4a12      	ldr	r2, [pc, #72]	; (8001660 <main+0x340>)
 8001618:	6013      	str	r3, [r2, #0]
		  status=1;
 800161a:	2301      	movs	r3, #1
 800161c:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
		  }
		  }else{
			  file_index=0;
		  }
		  break;
 8001620:	e06e      	b.n	8001700 <main+0x3e0>
			  file_index=0;
 8001622:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <main+0x340>)
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
		  break;
 8001628:	e06a      	b.n	8001700 <main+0x3e0>
 800162a:	bf00      	nop
 800162c:	0800d058 	.word	0x0800d058
 8001630:	0800d064 	.word	0x0800d064
 8001634:	0800d068 	.word	0x0800d068
 8001638:	0800d0ac 	.word	0x0800d0ac
 800163c:	20000a00 	.word	0x20000a00
 8001640:	20000978 	.word	0x20000978
 8001644:	0800d182 	.word	0x0800d182
 8001648:	0800d180 	.word	0x0800d180
 800164c:	40026070 	.word	0x40026070
 8001650:	20000214 	.word	0x20000214
 8001654:	08001199 	.word	0x08001199
 8001658:	20000790 	.word	0x20000790
 800165c:	20000120 	.word	0x20000120
 8001660:	20000118 	.word	0x20000118
 8001664:	40021000 	.word	0x40021000
 8001668:	200002dc 	.word	0x200002dc
 800166c:	200008f8 	.word	0x200008f8
 8001670:	20000794 	.word	0x20000794
 8001674:	0800d074 	.word	0x0800d074
 8001678:	200007ec 	.word	0x200007ec
 800167c:	200002e0 	.word	0x200002e0
 8001680:	0800d0a0 	.word	0x0800d0a0
 8001684:	2001b3b4 	.word	0x2001b3b4

	  case 1:

		  wavhead->riff.ChunkSize=wavsize+36;		//娌¤褰纰楹璐歌ㄩ-8;
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <main+0x3ec>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8001690:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 8001694:	605a      	str	r2, [r3, #4]
		  wavhead->data.ChunkSize=wavsize;		//㈠婚璐歌ㄩ
 8001696:	4b1d      	ldr	r3, [pc, #116]	; (800170c <main+0x3ec>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 800169e:	629a      	str	r2, [r3, #40]	; 0x28
		  f_lseek(f_rec,0);						//纰褰ヨ矾.
 80016a0:	4b1b      	ldr	r3, [pc, #108]	; (8001710 <main+0x3f0>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2100      	movs	r1, #0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f009 fd35 	bl	800b116 <f_lseek>
		  f_write(f_rec,(const void*)wavhead,sizeof(__WaveHeader),&bw);//ㄩ姣ヨ矾㈠
 80016ac:	4b18      	ldr	r3, [pc, #96]	; (8001710 <main+0x3f0>)
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	1cbb      	adds	r3, r7, #2
 80016b2:	222c      	movs	r2, #44	; 0x2c
 80016b4:	f8d7 12b4 	ldr.w	r1, [r7, #692]	; 0x2b4
 80016b8:	f009 fb10 	bl	800acdc <f_write>
		  		      /* Display date Format : yy/mm/dd */
		  		  //   sprintf(lt,"0:\\etcdh\\%02d-%02d-%02d_%02d_%02d_%02d.wav",2000 + sdatestructure.Year, sdatestructure.Month, sdatestructure.Date,stimestructure.Hours, stimestructure.Minutes, stimestructure.Seconds);



		  f_close(f_rec);
 80016bc:	4b14      	ldr	r3, [pc, #80]	; (8001710 <main+0x3f0>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f009 fcfe 	bl	800b0c2 <f_close>

	      myfree(SRAMIN,f_rec);		//㈣ヨ矾烽蹇
 80016c6:	4b12      	ldr	r3, [pc, #72]	; (8001710 <main+0x3f0>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4619      	mov	r1, r3
 80016cc:	2000      	movs	r0, #0
 80016ce:	f000 fb7f 	bl	8001dd0 <myfree>
	      myfree(SRAMIN,wavhead);
 80016d2:	f8d7 12b4 	ldr.w	r1, [r7, #692]	; 0x2b4
 80016d6:	2000      	movs	r0, #0
 80016d8:	f000 fb7a 	bl	8001dd0 <myfree>
	      myfree(SRAMIN,fno);
 80016dc:	4b0d      	ldr	r3, [pc, #52]	; (8001714 <main+0x3f4>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4619      	mov	r1, r3
 80016e2:	2000      	movs	r0, #0
 80016e4:	f000 fb74 	bl	8001dd0 <myfree>


		  I2S_Rec_Stop();
 80016e8:	f7ff fd08 	bl	80010fc <I2S_Rec_Stop>
			//缂存将х
			end_t=0;
 80016ec:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <main+0x3f8>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]

			//缂存将妫 300缁撅妇锟????????20s,
			count_t=0;
 80016f2:	4b0a      	ldr	r3, [pc, #40]	; (800171c <main+0x3fc>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]

			//诲锛存锟????
			status=0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
			break;
 80016fe:	e000      	b.n	8001702 <main+0x3e2>
		  break;
 8001700:	bf00      	nop

	  }


	 delay_ms(5);
 8001702:	2005      	movs	r0, #5
 8001704:	f7ff f9a6 	bl	8000a54 <delay_ms>
  {
 8001708:	e6a8      	b.n	800145c <main+0x13c>
 800170a:	bf00      	nop
 800170c:	20000aac 	.word	0x20000aac
 8001710:	200002dc 	.word	0x200002dc
 8001714:	20000794 	.word	0x20000794
 8001718:	20000120 	.word	0x20000120
 800171c:	2000011c 	.word	0x2000011c

08001720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b094      	sub	sp, #80	; 0x50
 8001724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001726:	f107 0320 	add.w	r3, r7, #32
 800172a:	2230      	movs	r2, #48	; 0x30
 800172c:	2100      	movs	r1, #0
 800172e:	4618      	mov	r0, r3
 8001730:	f00a fae4 	bl	800bcfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	609a      	str	r2, [r3, #8]
 8001740:	60da      	str	r2, [r3, #12]
 8001742:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001744:	2300      	movs	r3, #0
 8001746:	60bb      	str	r3, [r7, #8]
 8001748:	4b29      	ldr	r3, [pc, #164]	; (80017f0 <SystemClock_Config+0xd0>)
 800174a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174c:	4a28      	ldr	r2, [pc, #160]	; (80017f0 <SystemClock_Config+0xd0>)
 800174e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001752:	6413      	str	r3, [r2, #64]	; 0x40
 8001754:	4b26      	ldr	r3, [pc, #152]	; (80017f0 <SystemClock_Config+0xd0>)
 8001756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001760:	2300      	movs	r3, #0
 8001762:	607b      	str	r3, [r7, #4]
 8001764:	4b23      	ldr	r3, [pc, #140]	; (80017f4 <SystemClock_Config+0xd4>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a22      	ldr	r2, [pc, #136]	; (80017f4 <SystemClock_Config+0xd4>)
 800176a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800176e:	6013      	str	r3, [r2, #0]
 8001770:	4b20      	ldr	r3, [pc, #128]	; (80017f4 <SystemClock_Config+0xd4>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001778:	607b      	str	r3, [r7, #4]
 800177a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800177c:	2305      	movs	r3, #5
 800177e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001780:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001784:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001786:	2301      	movs	r3, #1
 8001788:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800178a:	2302      	movs	r3, #2
 800178c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800178e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001792:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001794:	2308      	movs	r3, #8
 8001796:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001798:	23a8      	movs	r3, #168	; 0xa8
 800179a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800179c:	2302      	movs	r3, #2
 800179e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017a0:	2307      	movs	r3, #7
 80017a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a4:	f107 0320 	add.w	r3, r7, #32
 80017a8:	4618      	mov	r0, r3
 80017aa:	f002 ffdd 	bl	8004768 <HAL_RCC_OscConfig>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017b4:	f000 f9d6 	bl	8001b64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017b8:	230f      	movs	r3, #15
 80017ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017bc:	2302      	movs	r3, #2
 80017be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017d0:	f107 030c 	add.w	r3, r7, #12
 80017d4:	2102      	movs	r1, #2
 80017d6:	4618      	mov	r0, r3
 80017d8:	f003 fa3e 	bl	8004c58 <HAL_RCC_ClockConfig>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80017e2:	f000 f9bf 	bl	8001b64 <Error_Handler>
  }
}
 80017e6:	bf00      	nop
 80017e8:	3750      	adds	r7, #80	; 0x50
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40007000 	.word	0x40007000

080017f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017fc:	4b12      	ldr	r3, [pc, #72]	; (8001848 <MX_I2C1_Init+0x50>)
 80017fe:	4a13      	ldr	r2, [pc, #76]	; (800184c <MX_I2C1_Init+0x54>)
 8001800:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001802:	4b11      	ldr	r3, [pc, #68]	; (8001848 <MX_I2C1_Init+0x50>)
 8001804:	4a12      	ldr	r2, [pc, #72]	; (8001850 <MX_I2C1_Init+0x58>)
 8001806:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001808:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <MX_I2C1_Init+0x50>)
 800180a:	2200      	movs	r2, #0
 800180c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800180e:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <MX_I2C1_Init+0x50>)
 8001810:	2200      	movs	r2, #0
 8001812:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001814:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <MX_I2C1_Init+0x50>)
 8001816:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800181a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800181c:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <MX_I2C1_Init+0x50>)
 800181e:	2200      	movs	r2, #0
 8001820:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001822:	4b09      	ldr	r3, [pc, #36]	; (8001848 <MX_I2C1_Init+0x50>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001828:	4b07      	ldr	r3, [pc, #28]	; (8001848 <MX_I2C1_Init+0x50>)
 800182a:	2200      	movs	r2, #0
 800182c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800182e:	4b06      	ldr	r3, [pc, #24]	; (8001848 <MX_I2C1_Init+0x50>)
 8001830:	2200      	movs	r2, #0
 8001832:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001834:	4804      	ldr	r0, [pc, #16]	; (8001848 <MX_I2C1_Init+0x50>)
 8001836:	f001 feab 	bl	8003590 <HAL_I2C_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001840:	f000 f990 	bl	8001b64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000798 	.word	0x20000798
 800184c:	40005400 	.word	0x40005400
 8001850:	000186a0 	.word	0x000186a0

08001854 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001858:	4b13      	ldr	r3, [pc, #76]	; (80018a8 <MX_I2S2_Init+0x54>)
 800185a:	4a14      	ldr	r2, [pc, #80]	; (80018ac <MX_I2S2_Init+0x58>)
 800185c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800185e:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <MX_I2S2_Init+0x54>)
 8001860:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001864:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001866:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <MX_I2S2_Init+0x54>)
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800186c:	4b0e      	ldr	r3, [pc, #56]	; (80018a8 <MX_I2S2_Init+0x54>)
 800186e:	2200      	movs	r2, #0
 8001870:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001872:	4b0d      	ldr	r3, [pc, #52]	; (80018a8 <MX_I2S2_Init+0x54>)
 8001874:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001878:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 800187a:	4b0b      	ldr	r3, [pc, #44]	; (80018a8 <MX_I2S2_Init+0x54>)
 800187c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001880:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001882:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <MX_I2S2_Init+0x54>)
 8001884:	2200      	movs	r2, #0
 8001886:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001888:	4b07      	ldr	r3, [pc, #28]	; (80018a8 <MX_I2S2_Init+0x54>)
 800188a:	2200      	movs	r2, #0
 800188c:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800188e:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <MX_I2S2_Init+0x54>)
 8001890:	2201      	movs	r2, #1
 8001892:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001894:	4804      	ldr	r0, [pc, #16]	; (80018a8 <MX_I2S2_Init+0x54>)
 8001896:	f002 fac7 	bl	8003e28 <HAL_I2S_Init>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80018a0:	f000 f960 	bl	8001b64 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80018a4:	bf00      	nop
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000a64 	.word	0x20000a64
 80018ac:	40003800 	.word	0x40003800

080018b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80018b6:	1d3b      	adds	r3, r7, #4
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80018c4:	2300      	movs	r3, #0
 80018c6:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80018c8:	4b19      	ldr	r3, [pc, #100]	; (8001930 <MX_RTC_Init+0x80>)
 80018ca:	4a1a      	ldr	r2, [pc, #104]	; (8001934 <MX_RTC_Init+0x84>)
 80018cc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80018ce:	4b18      	ldr	r3, [pc, #96]	; (8001930 <MX_RTC_Init+0x80>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80018d4:	4b16      	ldr	r3, [pc, #88]	; (8001930 <MX_RTC_Init+0x80>)
 80018d6:	227f      	movs	r2, #127	; 0x7f
 80018d8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80018da:	4b15      	ldr	r3, [pc, #84]	; (8001930 <MX_RTC_Init+0x80>)
 80018dc:	22ff      	movs	r2, #255	; 0xff
 80018de:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <MX_RTC_Init+0x80>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80018e6:	4b12      	ldr	r3, [pc, #72]	; (8001930 <MX_RTC_Init+0x80>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80018ec:	4b10      	ldr	r3, [pc, #64]	; (8001930 <MX_RTC_Init+0x80>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80018f2:	480f      	ldr	r0, [pc, #60]	; (8001930 <MX_RTC_Init+0x80>)
 80018f4:	f003 fcec 	bl	80052d0 <HAL_RTC_Init>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80018fe:	f000 f931 	bl	8001b64 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x8;
 8001902:	2308      	movs	r3, #8
 8001904:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001906:	2300      	movs	r3, #0
 8001908:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800190a:	2300      	movs	r3, #0
 800190c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800190e:	2300      	movs	r3, #0
 8001910:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001912:	2300      	movs	r3, #0
 8001914:	617b      	str	r3, [r7, #20]
  if ( HAL_OK != HAL_OK)
  {
    Error_Handler();
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001916:	2301      	movs	r3, #1
 8001918:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 800191a:	2305      	movs	r3, #5
 800191c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x16;
 800191e:	2316      	movs	r3, #22
 8001920:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8001922:	2322      	movs	r3, #34	; 0x22
 8001924:	70fb      	strb	r3, [r7, #3]
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001926:	bf00      	nop
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	200008f8 	.word	0x200008f8
 8001934:	40002800 	.word	0x40002800

08001938 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800193c:	4b0d      	ldr	r3, [pc, #52]	; (8001974 <MX_SDIO_SD_Init+0x3c>)
 800193e:	4a0e      	ldr	r2, [pc, #56]	; (8001978 <MX_SDIO_SD_Init+0x40>)
 8001940:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001942:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <MX_SDIO_SD_Init+0x3c>)
 8001944:	2200      	movs	r2, #0
 8001946:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001948:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <MX_SDIO_SD_Init+0x3c>)
 800194a:	2200      	movs	r2, #0
 800194c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <MX_SDIO_SD_Init+0x3c>)
 8001950:	2200      	movs	r2, #0
 8001952:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001954:	4b07      	ldr	r3, [pc, #28]	; (8001974 <MX_SDIO_SD_Init+0x3c>)
 8001956:	2200      	movs	r2, #0
 8001958:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 800195a:	4b06      	ldr	r3, [pc, #24]	; (8001974 <MX_SDIO_SD_Init+0x3c>)
 800195c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001960:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 5;
 8001962:	4b04      	ldr	r3, [pc, #16]	; (8001974 <MX_SDIO_SD_Init+0x3c>)
 8001964:	2205      	movs	r2, #5
 8001966:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	2000097c 	.word	0x2000097c
 8001978:	40012c00 	.word	0x40012c00

0800197c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001980:	4b11      	ldr	r3, [pc, #68]	; (80019c8 <MX_USART1_UART_Init+0x4c>)
 8001982:	4a12      	ldr	r2, [pc, #72]	; (80019cc <MX_USART1_UART_Init+0x50>)
 8001984:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001986:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <MX_USART1_UART_Init+0x4c>)
 8001988:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800198c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800198e:	4b0e      	ldr	r3, [pc, #56]	; (80019c8 <MX_USART1_UART_Init+0x4c>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001994:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <MX_USART1_UART_Init+0x4c>)
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800199a:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <MX_USART1_UART_Init+0x4c>)
 800199c:	2200      	movs	r2, #0
 800199e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019a0:	4b09      	ldr	r3, [pc, #36]	; (80019c8 <MX_USART1_UART_Init+0x4c>)
 80019a2:	220c      	movs	r2, #12
 80019a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019a6:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <MX_USART1_UART_Init+0x4c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019ac:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <MX_USART1_UART_Init+0x4c>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019b2:	4805      	ldr	r0, [pc, #20]	; (80019c8 <MX_USART1_UART_Init+0x4c>)
 80019b4:	f005 f96b 	bl	8006c8e <HAL_UART_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019be:	f000 f8d1 	bl	8001b64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	200008b4 	.word	0x200008b4
 80019cc:	40011000 	.word	0x40011000

080019d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	4b1b      	ldr	r3, [pc, #108]	; (8001a48 <MX_DMA_Init+0x78>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a1a      	ldr	r2, [pc, #104]	; (8001a48 <MX_DMA_Init+0x78>)
 80019e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b18      	ldr	r3, [pc, #96]	; (8001a48 <MX_DMA_Init+0x78>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	603b      	str	r3, [r7, #0]
 80019f6:	4b14      	ldr	r3, [pc, #80]	; (8001a48 <MX_DMA_Init+0x78>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	4a13      	ldr	r2, [pc, #76]	; (8001a48 <MX_DMA_Init+0x78>)
 80019fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a00:	6313      	str	r3, [r2, #48]	; 0x30
 8001a02:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <MX_DMA_Init+0x78>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a0a:	603b      	str	r3, [r7, #0]
 8001a0c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2100      	movs	r1, #0
 8001a12:	200f      	movs	r0, #15
 8001a14:	f000 ff47 	bl	80028a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001a18:	200f      	movs	r0, #15
 8001a1a:	f000 ff60 	bl	80028de <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2103      	movs	r1, #3
 8001a22:	203b      	movs	r0, #59	; 0x3b
 8001a24:	f000 ff3f 	bl	80028a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001a28:	203b      	movs	r0, #59	; 0x3b
 8001a2a:	f000 ff58 	bl	80028de <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2103      	movs	r1, #3
 8001a32:	2045      	movs	r0, #69	; 0x45
 8001a34:	f000 ff37 	bl	80028a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001a38:	2045      	movs	r0, #69	; 0x45
 8001a3a:	f000 ff50 	bl	80028de <HAL_NVIC_EnableIRQ>

}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800

08001a4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08c      	sub	sp, #48	; 0x30
 8001a50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a52:	f107 031c 	add.w	r3, r7, #28
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]
 8001a60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	61bb      	str	r3, [r7, #24]
 8001a66:	4b34      	ldr	r3, [pc, #208]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a33      	ldr	r2, [pc, #204]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001a6c:	f043 0310 	orr.w	r3, r3, #16
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b31      	ldr	r3, [pc, #196]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f003 0310 	and.w	r3, r3, #16
 8001a7a:	61bb      	str	r3, [r7, #24]
 8001a7c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	4a2c      	ldr	r2, [pc, #176]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8e:	4b2a      	ldr	r3, [pc, #168]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	613b      	str	r3, [r7, #16]
 8001a9e:	4b26      	ldr	r3, [pc, #152]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	4a25      	ldr	r2, [pc, #148]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aaa:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	4b1f      	ldr	r3, [pc, #124]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	4a1e      	ldr	r2, [pc, #120]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001ac0:	f043 0302 	orr.w	r3, r3, #2
 8001ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	4b18      	ldr	r3, [pc, #96]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	4a17      	ldr	r2, [pc, #92]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae2:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	60bb      	str	r3, [r7, #8]
 8001aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	4b11      	ldr	r3, [pc, #68]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	4a10      	ldr	r2, [pc, #64]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001af8:	f043 0308 	orr.w	r3, r3, #8
 8001afc:	6313      	str	r3, [r2, #48]	; 0x30
 8001afe:	4b0e      	ldr	r3, [pc, #56]	; (8001b38 <MX_GPIO_Init+0xec>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	f003 0308 	and.w	r3, r3, #8
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2108      	movs	r1, #8
 8001b0e:	480b      	ldr	r0, [pc, #44]	; (8001b3c <MX_GPIO_Init+0xf0>)
 8001b10:	f001 fd0a 	bl	8003528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b14:	2308      	movs	r3, #8
 8001b16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b20:	2300      	movs	r3, #0
 8001b22:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b24:	f107 031c 	add.w	r3, r7, #28
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4804      	ldr	r0, [pc, #16]	; (8001b3c <MX_GPIO_Init+0xf0>)
 8001b2c:	f001 fb60 	bl	80031f0 <HAL_GPIO_Init>

}
 8001b30:	bf00      	nop
 8001b32:	3730      	adds	r7, #48	; 0x30
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	40021000 	.word	0x40021000

08001b40 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 1000);
 8001b48:	1d39      	adds	r1, r7, #4
 8001b4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b4e:	2201      	movs	r2, #1
 8001b50:	4803      	ldr	r0, [pc, #12]	; (8001b60 <__io_putchar+0x20>)
 8001b52:	f005 f8e9 	bl	8006d28 <HAL_UART_Transmit>
	return ch;
 8001b56:	687b      	ldr	r3, [r7, #4]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3708      	adds	r7, #8
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	200008b4 	.word	0x200008b4

08001b64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <mymemset>:
//设置内存
//*s:内存首地址
//c :要设置的值
//count:需要设置的内存大小(字节为单位)
void mymemset(void *s,uint8_t c,uint32_t count)
{  
 8001b72:	b480      	push	{r7}
 8001b74:	b087      	sub	sp, #28
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	60f8      	str	r0, [r7, #12]
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	607a      	str	r2, [r7, #4]
 8001b7e:	72fb      	strb	r3, [r7, #11]
    uint8_t *xs = s;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	617b      	str	r3, [r7, #20]
    while(count--)*xs++=c;  
 8001b84:	e004      	b.n	8001b90 <mymemset+0x1e>
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	1c5a      	adds	r2, r3, #1
 8001b8a:	617a      	str	r2, [r7, #20]
 8001b8c:	7afa      	ldrb	r2, [r7, #11]
 8001b8e:	701a      	strb	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	1e5a      	subs	r2, r3, #1
 8001b94:	607a      	str	r2, [r7, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1f5      	bne.n	8001b86 <mymemset+0x14>
}	   
 8001b9a:	bf00      	nop
 8001b9c:	bf00      	nop
 8001b9e:	371c      	adds	r7, #28
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <my_mem_init>:
//内存管理初始化
//memx:所属内存块
void my_mem_init(uint8_t memx)
{  
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	71fb      	strb	r3, [r7, #7]
    mymemset(mallco_dev.memmap[memx], 0,memtblsize[memx]*2);//内存状态表数据清零
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	4a0f      	ldr	r2, [pc, #60]	; (8001bf4 <my_mem_init+0x4c>)
 8001bb6:	3302      	adds	r3, #2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	4413      	add	r3, r2
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8001bc2:	0052      	lsls	r2, r2, #1
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff ffd3 	bl	8001b72 <mymemset>
	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//内存池所有数据清零
 8001bcc:	79fb      	ldrb	r3, [r7, #7]
 8001bce:	4a09      	ldr	r2, [pc, #36]	; (8001bf4 <my_mem_init+0x4c>)
 8001bd0:	3302      	adds	r3, #2
 8001bd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bd6:	f44f 32c8 	mov.w	r2, #102400	; 0x19000
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff ffc8 	bl	8001b72 <mymemset>
	mallco_dev.memrdy[memx]=1;								//内存管理初始化OK
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	4a03      	ldr	r2, [pc, #12]	; (8001bf4 <my_mem_init+0x4c>)
 8001be6:	4413      	add	r3, r2
 8001be8:	2201      	movs	r2, #1
 8001bea:	741a      	strb	r2, [r3, #16]
}  
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20000074 	.word	0x20000074

08001bf8 <my_mem_perused>:
//获取内存使用率
//memx:所属内存块
//返回值:使用率(0~100)
uint8_t my_mem_perused(uint8_t memx)
{  
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	71fb      	strb	r3, [r7, #7]
    uint32_t used=0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
    uint32_t i;
    for(i=0;i<memtblsize[memx];i++)  
 8001c06:	2300      	movs	r3, #0
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	e011      	b.n	8001c30 <my_mem_perused+0x38>
    {  
        if(mallco_dev.memmap[memx][i])used++; 
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	4a12      	ldr	r2, [pc, #72]	; (8001c58 <my_mem_perused+0x60>)
 8001c10:	3302      	adds	r3, #2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4413      	add	r3, r2
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	881b      	ldrh	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d002      	beq.n	8001c2a <my_mem_perused+0x32>
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	3301      	adds	r3, #1
 8001c28:	60fb      	str	r3, [r7, #12]
    for(i=0;i<memtblsize[memx];i++)  
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	60bb      	str	r3, [r7, #8]
 8001c30:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d3e8      	bcc.n	8001c0c <my_mem_perused+0x14>
    } 
    return (used*100)/(memtblsize[memx]);  
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2264      	movs	r2, #100	; 0x64
 8001c3e:	fb02 f303 	mul.w	r3, r2, r3
 8001c42:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8001c46:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c4a:	b2db      	uxtb	r3, r3
}  
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	20000074 	.word	0x20000074

08001c5c <my_mem_malloc>:
//内存分配(内部调用)
//memx:所属内存块
//size:要分配的内存大小(字节)
//返回值:0XFFFFFFFF,代表错误;其他,内存偏移地址
uint32_t my_mem_malloc(uint8_t memx,uint32_t size)
{  
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	6039      	str	r1, [r7, #0]
 8001c66:	71fb      	strb	r3, [r7, #7]
    signed long offset=0;  
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]
    uint32_t nmemb;	//需要的内存块数
	uint32_t cmemb=0;//连续空内存块数
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
    uint32_t i;
    if(!mallco_dev.memrdy[memx])mallco_dev.init(memx);//未初始化,先执行初始化
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	4a32      	ldr	r2, [pc, #200]	; (8001d3c <my_mem_malloc+0xe0>)
 8001c74:	4413      	add	r3, r2
 8001c76:	7c1b      	ldrb	r3, [r3, #16]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d104      	bne.n	8001c86 <my_mem_malloc+0x2a>
 8001c7c:	4b2f      	ldr	r3, [pc, #188]	; (8001d3c <my_mem_malloc+0xe0>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	79fa      	ldrb	r2, [r7, #7]
 8001c82:	4610      	mov	r0, r2
 8001c84:	4798      	blx	r3
    if(size==0)return 0XFFFFFFFF;//不需要分配
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d102      	bne.n	8001c92 <my_mem_malloc+0x36>
 8001c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c90:	e050      	b.n	8001d34 <my_mem_malloc+0xd8>
    nmemb=size/memblksize[memx];  	//获取需要分配的连续内存块数
 8001c92:	2220      	movs	r2, #32
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
    if(size%memblksize[memx])nmemb++;  
 8001c9c:	2220      	movs	r2, #32
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ca4:	fb02 f201 	mul.w	r2, r2, r1
 8001ca8:	1a9b      	subs	r3, r3, r2
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d002      	beq.n	8001cb4 <my_mem_malloc+0x58>
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	613b      	str	r3, [r7, #16]
    for(offset=memtblsize[memx]-1;offset>=0;offset--)//搜索整个内存控制区
 8001cb4:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	e035      	b.n	8001d2a <my_mem_malloc+0xce>
    {     
		if(!mallco_dev.memmap[memx][offset])cmemb++;//连续空内存块数增加
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	4a1e      	ldr	r2, [pc, #120]	; (8001d3c <my_mem_malloc+0xe0>)
 8001cc2:	3302      	adds	r3, #2
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	4413      	add	r3, r2
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d103      	bne.n	8001cde <my_mem_malloc+0x82>
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	e001      	b.n	8001ce2 <my_mem_malloc+0x86>
		else cmemb=0;								//连续内存块清零
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
		if(cmemb==nmemb)							//找到了连续nmemb个空内存块
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d11c      	bne.n	8001d24 <my_mem_malloc+0xc8>
		{
            for(i=0;i<nmemb;i++)  					//标注内存块非空
 8001cea:	2300      	movs	r3, #0
 8001cec:	60bb      	str	r3, [r7, #8]
 8001cee:	e010      	b.n	8001d12 <my_mem_malloc+0xb6>
            {  
                mallco_dev.memmap[memx][offset+i]=nmemb;  
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	4a12      	ldr	r2, [pc, #72]	; (8001d3c <my_mem_malloc+0xe0>)
 8001cf4:	3302      	adds	r3, #2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4413      	add	r3, r2
 8001cfa:	685a      	ldr	r2, [r3, #4]
 8001cfc:	6979      	ldr	r1, [r7, #20]
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	440b      	add	r3, r1
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	4413      	add	r3, r2
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	b292      	uxth	r2, r2
 8001d0a:	801a      	strh	r2, [r3, #0]
            for(i=0;i<nmemb;i++)  					//标注内存块非空
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	68ba      	ldr	r2, [r7, #8]
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d3ea      	bcc.n	8001cf0 <my_mem_malloc+0x94>
            }  
            return (offset*memblksize[memx]);//返回偏移地址
 8001d1a:	2220      	movs	r2, #32
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	fb03 f302 	mul.w	r3, r3, r2
 8001d22:	e007      	b.n	8001d34 <my_mem_malloc+0xd8>
    for(offset=memtblsize[memx]-1;offset>=0;offset--)//搜索整个内存控制区
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	617b      	str	r3, [r7, #20]
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	dac6      	bge.n	8001cbe <my_mem_malloc+0x62>
		}
    }  
    return 0XFFFFFFFF;//未找到符合分配条件的内存块
 8001d30:	f04f 33ff 	mov.w	r3, #4294967295
}  
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20000074 	.word	0x20000074

08001d40 <my_mem_free>:
//释放内存(内部调用)
//memx:所属内存块
//offset:内存地址偏移
//返回值:0,释放成功;1,释放失败;
uint8_t my_mem_free(uint8_t memx,uint32_t offset)
{  
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	6039      	str	r1, [r7, #0]
 8001d4a:	71fb      	strb	r3, [r7, #7]
    int i;  
    if(!mallco_dev.memrdy[memx])//未初始化,先执行初始化
 8001d4c:	79fb      	ldrb	r3, [r7, #7]
 8001d4e:	4a1f      	ldr	r2, [pc, #124]	; (8001dcc <my_mem_free+0x8c>)
 8001d50:	4413      	add	r3, r2
 8001d52:	7c1b      	ldrb	r3, [r3, #16]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d106      	bne.n	8001d66 <my_mem_free+0x26>
	{
		mallco_dev.init(memx);    
 8001d58:	4b1c      	ldr	r3, [pc, #112]	; (8001dcc <my_mem_free+0x8c>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	79fa      	ldrb	r2, [r7, #7]
 8001d5e:	4610      	mov	r0, r2
 8001d60:	4798      	blx	r3
        return 1;//未初始化
 8001d62:	2301      	movs	r3, #1
 8001d64:	e02e      	b.n	8001dc4 <my_mem_free+0x84>
    }  
    if(offset<memsize[memx])//偏移在内存池内.
 8001d66:	f44f 32c8 	mov.w	r2, #102400	; 0x19000
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d228      	bcs.n	8001dc2 <my_mem_free+0x82>
    {  
        int index=offset/memblksize[memx];			//偏移所在内存块号码
 8001d70:	2220      	movs	r2, #32
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        int nmemb=mallco_dev.memmap[memx][index];	//内存块数量
 8001d7a:	79fb      	ldrb	r3, [r7, #7]
 8001d7c:	4a13      	ldr	r2, [pc, #76]	; (8001dcc <my_mem_free+0x8c>)
 8001d7e:	3302      	adds	r3, #2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	685a      	ldr	r2, [r3, #4]
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	4413      	add	r3, r2
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	60fb      	str	r3, [r7, #12]
        for(i=0;i<nmemb;i++)  						//内存块清零
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]
 8001d94:	e00f      	b.n	8001db6 <my_mem_free+0x76>
        {  
            mallco_dev.memmap[memx][index+i]=0;  
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	4a0c      	ldr	r2, [pc, #48]	; (8001dcc <my_mem_free+0x8c>)
 8001d9a:	3302      	adds	r3, #2
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	4413      	add	r3, r2
 8001da0:	685a      	ldr	r2, [r3, #4]
 8001da2:	6939      	ldr	r1, [r7, #16]
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	440b      	add	r3, r1
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	4413      	add	r3, r2
 8001dac:	2200      	movs	r2, #0
 8001dae:	801a      	strh	r2, [r3, #0]
        for(i=0;i<nmemb;i++)  						//内存块清零
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	3301      	adds	r3, #1
 8001db4:	617b      	str	r3, [r7, #20]
 8001db6:	697a      	ldr	r2, [r7, #20]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	dbeb      	blt.n	8001d96 <my_mem_free+0x56>
        }  
        return 0;  
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	e000      	b.n	8001dc4 <my_mem_free+0x84>
    }else return 2;//偏移超区了.
 8001dc2:	2302      	movs	r3, #2
}  
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	20000074 	.word	0x20000074

08001dd0 <myfree>:
//释放内存(外部调用)
//memx:所属内存块
//ptr:内存首地址
void myfree(uint8_t memx,void *ptr)
{  
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	6039      	str	r1, [r7, #0]
 8001dda:	71fb      	strb	r3, [r7, #7]
	uint32_t offset;
	if(ptr==NULL)return;//地址为0.
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d00d      	beq.n	8001dfe <myfree+0x2e>
 	offset=(uint32_t)ptr-(uint32_t)mallco_dev.membase[memx];
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	79fa      	ldrb	r2, [r7, #7]
 8001de6:	4908      	ldr	r1, [pc, #32]	; (8001e08 <myfree+0x38>)
 8001de8:	3202      	adds	r2, #2
 8001dea:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001dee:	1a9b      	subs	r3, r3, r2
 8001df0:	60fb      	str	r3, [r7, #12]
    my_mem_free(memx,offset);	//释放内存
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	68f9      	ldr	r1, [r7, #12]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff ffa2 	bl	8001d40 <my_mem_free>
 8001dfc:	e000      	b.n	8001e00 <myfree+0x30>
	if(ptr==NULL)return;//地址为0.
 8001dfe:	bf00      	nop
}  
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000074 	.word	0x20000074

08001e0c <mymalloc>:
//分配内存(外部调用)
//memx:所属内存块
//size:内存大小(字节)
//返回值:分配到的内存首地址.
void *mymalloc(uint8_t memx,uint32_t size)
{  
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	6039      	str	r1, [r7, #0]
 8001e16:	71fb      	strb	r3, [r7, #7]
    uint32_t offset;
	offset=my_mem_malloc(memx,size);  	   	 	   
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	6839      	ldr	r1, [r7, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff1d 	bl	8001c5c <my_mem_malloc>
 8001e22:	60f8      	str	r0, [r7, #12]
    if(offset==0XFFFFFFFF)return NULL;  
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e2a:	d101      	bne.n	8001e30 <mymalloc+0x24>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	e007      	b.n	8001e40 <mymalloc+0x34>
    else return (void*)((uint32_t)mallco_dev.membase[memx]+offset);
 8001e30:	79fb      	ldrb	r3, [r7, #7]
 8001e32:	4a05      	ldr	r2, [pc, #20]	; (8001e48 <mymalloc+0x3c>)
 8001e34:	3302      	adds	r3, #2
 8001e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4413      	add	r3, r2
}  
 8001e40:	4618      	mov	r0, r3
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20000074 	.word	0x20000074

08001e4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	607b      	str	r3, [r7, #4]
 8001e56:	4b10      	ldr	r3, [pc, #64]	; (8001e98 <HAL_MspInit+0x4c>)
 8001e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5a:	4a0f      	ldr	r2, [pc, #60]	; (8001e98 <HAL_MspInit+0x4c>)
 8001e5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e60:	6453      	str	r3, [r2, #68]	; 0x44
 8001e62:	4b0d      	ldr	r3, [pc, #52]	; (8001e98 <HAL_MspInit+0x4c>)
 8001e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e6a:	607b      	str	r3, [r7, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	603b      	str	r3, [r7, #0]
 8001e72:	4b09      	ldr	r3, [pc, #36]	; (8001e98 <HAL_MspInit+0x4c>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	4a08      	ldr	r2, [pc, #32]	; (8001e98 <HAL_MspInit+0x4c>)
 8001e78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e7e:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <HAL_MspInit+0x4c>)
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e86:	603b      	str	r3, [r7, #0]
 8001e88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	40023800 	.word	0x40023800

08001e9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08a      	sub	sp, #40	; 0x28
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 0314 	add.w	r3, r7, #20
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a19      	ldr	r2, [pc, #100]	; (8001f20 <HAL_I2C_MspInit+0x84>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d12b      	bne.n	8001f16 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	613b      	str	r3, [r7, #16]
 8001ec2:	4b18      	ldr	r3, [pc, #96]	; (8001f24 <HAL_I2C_MspInit+0x88>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	4a17      	ldr	r2, [pc, #92]	; (8001f24 <HAL_I2C_MspInit+0x88>)
 8001ec8:	f043 0302 	orr.w	r3, r3, #2
 8001ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ece:	4b15      	ldr	r3, [pc, #84]	; (8001f24 <HAL_I2C_MspInit+0x88>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	613b      	str	r3, [r7, #16]
 8001ed8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001eda:	23c0      	movs	r3, #192	; 0xc0
 8001edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ede:	2312      	movs	r3, #18
 8001ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001eea:	2304      	movs	r3, #4
 8001eec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eee:	f107 0314 	add.w	r3, r7, #20
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	480c      	ldr	r0, [pc, #48]	; (8001f28 <HAL_I2C_MspInit+0x8c>)
 8001ef6:	f001 f97b 	bl	80031f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	4b09      	ldr	r3, [pc, #36]	; (8001f24 <HAL_I2C_MspInit+0x88>)
 8001f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f02:	4a08      	ldr	r2, [pc, #32]	; (8001f24 <HAL_I2C_MspInit+0x88>)
 8001f04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f08:	6413      	str	r3, [r2, #64]	; 0x40
 8001f0a:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <HAL_I2C_MspInit+0x88>)
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f16:	bf00      	nop
 8001f18:	3728      	adds	r7, #40	; 0x28
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40005400 	.word	0x40005400
 8001f24:	40023800 	.word	0x40023800
 8001f28:	40020400 	.word	0x40020400

08001f2c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08e      	sub	sp, #56	; 0x38
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a51      	ldr	r2, [pc, #324]	; (800209c <HAL_I2S_MspInit+0x170>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	f040 809a 	bne.w	8002092 <HAL_I2S_MspInit+0x166>
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 109;
 8001f62:	236d      	movs	r3, #109	; 0x6d
 8001f64:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001f66:	2302      	movs	r3, #2
 8001f68:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f6a:	f107 0314 	add.w	r3, r7, #20
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f003 f86e 	bl	8005050 <HAL_RCCEx_PeriphCLKConfig>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8001f7a:	f7ff fdf3 	bl	8001b64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	613b      	str	r3, [r7, #16]
 8001f82:	4b47      	ldr	r3, [pc, #284]	; (80020a0 <HAL_I2S_MspInit+0x174>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	4a46      	ldr	r2, [pc, #280]	; (80020a0 <HAL_I2S_MspInit+0x174>)
 8001f88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f8e:	4b44      	ldr	r3, [pc, #272]	; (80020a0 <HAL_I2S_MspInit+0x174>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f96:	613b      	str	r3, [r7, #16]
 8001f98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	60fb      	str	r3, [r7, #12]
 8001f9e:	4b40      	ldr	r3, [pc, #256]	; (80020a0 <HAL_I2S_MspInit+0x174>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	4a3f      	ldr	r2, [pc, #252]	; (80020a0 <HAL_I2S_MspInit+0x174>)
 8001fa4:	f043 0304 	orr.w	r3, r3, #4
 8001fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001faa:	4b3d      	ldr	r3, [pc, #244]	; (80020a0 <HAL_I2S_MspInit+0x174>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	60fb      	str	r3, [r7, #12]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60bb      	str	r3, [r7, #8]
 8001fba:	4b39      	ldr	r3, [pc, #228]	; (80020a0 <HAL_I2S_MspInit+0x174>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	4a38      	ldr	r2, [pc, #224]	; (80020a0 <HAL_I2S_MspInit+0x174>)
 8001fc0:	f043 0302 	orr.w	r3, r3, #2
 8001fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc6:	4b36      	ldr	r3, [pc, #216]	; (80020a0 <HAL_I2S_MspInit+0x174>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	60bb      	str	r3, [r7, #8]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8001fe2:	2306      	movs	r3, #6
 8001fe4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fea:	4619      	mov	r1, r3
 8001fec:	482d      	ldr	r0, [pc, #180]	; (80020a4 <HAL_I2S_MspInit+0x178>)
 8001fee:	f001 f8ff 	bl	80031f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001ff2:	2348      	movs	r3, #72	; 0x48
 8001ff4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffe:	2300      	movs	r3, #0
 8002000:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002002:	2305      	movs	r3, #5
 8002004:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002006:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800200a:	4619      	mov	r1, r3
 800200c:	4825      	ldr	r0, [pc, #148]	; (80020a4 <HAL_I2S_MspInit+0x178>)
 800200e:	f001 f8ef 	bl	80031f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002012:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002016:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002018:	2302      	movs	r3, #2
 800201a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201c:	2300      	movs	r3, #0
 800201e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002020:	2300      	movs	r3, #0
 8002022:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002024:	2305      	movs	r3, #5
 8002026:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002028:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800202c:	4619      	mov	r1, r3
 800202e:	481e      	ldr	r0, [pc, #120]	; (80020a8 <HAL_I2S_MspInit+0x17c>)
 8002030:	f001 f8de 	bl	80031f0 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002034:	4b1d      	ldr	r3, [pc, #116]	; (80020ac <HAL_I2S_MspInit+0x180>)
 8002036:	4a1e      	ldr	r2, [pc, #120]	; (80020b0 <HAL_I2S_MspInit+0x184>)
 8002038:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800203a:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <HAL_I2S_MspInit+0x180>)
 800203c:	2200      	movs	r2, #0
 800203e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002040:	4b1a      	ldr	r3, [pc, #104]	; (80020ac <HAL_I2S_MspInit+0x180>)
 8002042:	2240      	movs	r2, #64	; 0x40
 8002044:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002046:	4b19      	ldr	r3, [pc, #100]	; (80020ac <HAL_I2S_MspInit+0x180>)
 8002048:	2200      	movs	r2, #0
 800204a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800204c:	4b17      	ldr	r3, [pc, #92]	; (80020ac <HAL_I2S_MspInit+0x180>)
 800204e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002052:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002054:	4b15      	ldr	r3, [pc, #84]	; (80020ac <HAL_I2S_MspInit+0x180>)
 8002056:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800205a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800205c:	4b13      	ldr	r3, [pc, #76]	; (80020ac <HAL_I2S_MspInit+0x180>)
 800205e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002062:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002064:	4b11      	ldr	r3, [pc, #68]	; (80020ac <HAL_I2S_MspInit+0x180>)
 8002066:	2200      	movs	r2, #0
 8002068:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800206a:	4b10      	ldr	r3, [pc, #64]	; (80020ac <HAL_I2S_MspInit+0x180>)
 800206c:	2200      	movs	r2, #0
 800206e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002070:	4b0e      	ldr	r3, [pc, #56]	; (80020ac <HAL_I2S_MspInit+0x180>)
 8002072:	2200      	movs	r2, #0
 8002074:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002076:	480d      	ldr	r0, [pc, #52]	; (80020ac <HAL_I2S_MspInit+0x180>)
 8002078:	f000 fc4c 	bl	8002914 <HAL_DMA_Init>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_I2S_MspInit+0x15a>
    {
      Error_Handler();
 8002082:	f7ff fd6f 	bl	8001b64 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a08      	ldr	r2, [pc, #32]	; (80020ac <HAL_I2S_MspInit+0x180>)
 800208a:	639a      	str	r2, [r3, #56]	; 0x38
 800208c:	4a07      	ldr	r2, [pc, #28]	; (80020ac <HAL_I2S_MspInit+0x180>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002092:	bf00      	nop
 8002094:	3738      	adds	r7, #56	; 0x38
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40003800 	.word	0x40003800
 80020a0:	40023800 	.word	0x40023800
 80020a4:	40020800 	.word	0x40020800
 80020a8:	40020400 	.word	0x40020400
 80020ac:	20000a04 	.word	0x20000a04
 80020b0:	40026070 	.word	0x40026070

080020b4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020bc:	f107 0308 	add.w	r3, r7, #8
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a0c      	ldr	r2, [pc, #48]	; (8002100 <HAL_RTC_MspInit+0x4c>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d111      	bne.n	80020f8 <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80020d4:	2302      	movs	r3, #2
 80020d6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80020d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020dc:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020de:	f107 0308 	add.w	r3, r7, #8
 80020e2:	4618      	mov	r0, r3
 80020e4:	f002 ffb4 	bl	8005050 <HAL_RCCEx_PeriphCLKConfig>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80020ee:	f7ff fd39 	bl	8001b64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80020f2:	4b04      	ldr	r3, [pc, #16]	; (8002104 <HAL_RTC_MspInit+0x50>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80020f8:	bf00      	nop
 80020fa:	3718      	adds	r7, #24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40002800 	.word	0x40002800
 8002104:	42470e3c 	.word	0x42470e3c

08002108 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08a      	sub	sp, #40	; 0x28
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002110:	f107 0314 	add.w	r3, r7, #20
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a68      	ldr	r2, [pc, #416]	; (80022c8 <HAL_SD_MspInit+0x1c0>)
 8002126:	4293      	cmp	r3, r2
 8002128:	f040 80c9 	bne.w	80022be <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800212c:	2300      	movs	r3, #0
 800212e:	613b      	str	r3, [r7, #16]
 8002130:	4b66      	ldr	r3, [pc, #408]	; (80022cc <HAL_SD_MspInit+0x1c4>)
 8002132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002134:	4a65      	ldr	r2, [pc, #404]	; (80022cc <HAL_SD_MspInit+0x1c4>)
 8002136:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800213a:	6453      	str	r3, [r2, #68]	; 0x44
 800213c:	4b63      	ldr	r3, [pc, #396]	; (80022cc <HAL_SD_MspInit+0x1c4>)
 800213e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002140:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002144:	613b      	str	r3, [r7, #16]
 8002146:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002148:	2300      	movs	r3, #0
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	4b5f      	ldr	r3, [pc, #380]	; (80022cc <HAL_SD_MspInit+0x1c4>)
 800214e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002150:	4a5e      	ldr	r2, [pc, #376]	; (80022cc <HAL_SD_MspInit+0x1c4>)
 8002152:	f043 0304 	orr.w	r3, r3, #4
 8002156:	6313      	str	r3, [r2, #48]	; 0x30
 8002158:	4b5c      	ldr	r3, [pc, #368]	; (80022cc <HAL_SD_MspInit+0x1c4>)
 800215a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	60fb      	str	r3, [r7, #12]
 8002162:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002164:	2300      	movs	r3, #0
 8002166:	60bb      	str	r3, [r7, #8]
 8002168:	4b58      	ldr	r3, [pc, #352]	; (80022cc <HAL_SD_MspInit+0x1c4>)
 800216a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216c:	4a57      	ldr	r2, [pc, #348]	; (80022cc <HAL_SD_MspInit+0x1c4>)
 800216e:	f043 0308 	orr.w	r3, r3, #8
 8002172:	6313      	str	r3, [r2, #48]	; 0x30
 8002174:	4b55      	ldr	r3, [pc, #340]	; (80022cc <HAL_SD_MspInit+0x1c4>)
 8002176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002178:	f003 0308 	and.w	r3, r3, #8
 800217c:	60bb      	str	r3, [r7, #8]
 800217e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002180:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002184:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002186:	2302      	movs	r3, #2
 8002188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218a:	2300      	movs	r3, #0
 800218c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218e:	2303      	movs	r3, #3
 8002190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002192:	230c      	movs	r3, #12
 8002194:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	4619      	mov	r1, r3
 800219c:	484c      	ldr	r0, [pc, #304]	; (80022d0 <HAL_SD_MspInit+0x1c8>)
 800219e:	f001 f827 	bl	80031f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021a2:	2304      	movs	r3, #4
 80021a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a6:	2302      	movs	r3, #2
 80021a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021aa:	2300      	movs	r3, #0
 80021ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ae:	2303      	movs	r3, #3
 80021b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80021b2:	230c      	movs	r3, #12
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021b6:	f107 0314 	add.w	r3, r7, #20
 80021ba:	4619      	mov	r1, r3
 80021bc:	4845      	ldr	r0, [pc, #276]	; (80022d4 <HAL_SD_MspInit+0x1cc>)
 80021be:	f001 f817 	bl	80031f0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80021c2:	4b45      	ldr	r3, [pc, #276]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 80021c4:	4a45      	ldr	r2, [pc, #276]	; (80022dc <HAL_SD_MspInit+0x1d4>)
 80021c6:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80021c8:	4b43      	ldr	r3, [pc, #268]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 80021ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021ce:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021d0:	4b41      	ldr	r3, [pc, #260]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021d6:	4b40      	ldr	r3, [pc, #256]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 80021d8:	2200      	movs	r2, #0
 80021da:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021dc:	4b3e      	ldr	r3, [pc, #248]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 80021de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021e2:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80021e4:	4b3c      	ldr	r3, [pc, #240]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 80021e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80021ea:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80021ec:	4b3a      	ldr	r3, [pc, #232]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 80021ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021f2:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80021f4:	4b38      	ldr	r3, [pc, #224]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 80021f6:	2220      	movs	r2, #32
 80021f8:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021fa:	4b37      	ldr	r3, [pc, #220]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002200:	4b35      	ldr	r3, [pc, #212]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 8002202:	2204      	movs	r2, #4
 8002204:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002206:	4b34      	ldr	r3, [pc, #208]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 8002208:	2203      	movs	r2, #3
 800220a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800220c:	4b32      	ldr	r3, [pc, #200]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 800220e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002212:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002214:	4b30      	ldr	r3, [pc, #192]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 8002216:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800221a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800221c:	482e      	ldr	r0, [pc, #184]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 800221e:	f000 fb79 	bl	8002914 <HAL_DMA_Init>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8002228:	f7ff fc9c 	bl	8001b64 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a2a      	ldr	r2, [pc, #168]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 8002230:	641a      	str	r2, [r3, #64]	; 0x40
 8002232:	4a29      	ldr	r2, [pc, #164]	; (80022d8 <HAL_SD_MspInit+0x1d0>)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8002238:	4b29      	ldr	r3, [pc, #164]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 800223a:	4a2a      	ldr	r2, [pc, #168]	; (80022e4 <HAL_SD_MspInit+0x1dc>)
 800223c:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800223e:	4b28      	ldr	r3, [pc, #160]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 8002240:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002244:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002246:	4b26      	ldr	r3, [pc, #152]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 8002248:	2240      	movs	r2, #64	; 0x40
 800224a:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800224c:	4b24      	ldr	r3, [pc, #144]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 800224e:	2200      	movs	r2, #0
 8002250:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002252:	4b23      	ldr	r3, [pc, #140]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 8002254:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002258:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800225a:	4b21      	ldr	r3, [pc, #132]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 800225c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002260:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002262:	4b1f      	ldr	r3, [pc, #124]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 8002264:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002268:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800226a:	4b1d      	ldr	r3, [pc, #116]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 800226c:	2220      	movs	r2, #32
 800226e:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002270:	4b1b      	ldr	r3, [pc, #108]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 8002272:	2200      	movs	r2, #0
 8002274:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002276:	4b1a      	ldr	r3, [pc, #104]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 8002278:	2204      	movs	r2, #4
 800227a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800227c:	4b18      	ldr	r3, [pc, #96]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 800227e:	2203      	movs	r2, #3
 8002280:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002282:	4b17      	ldr	r3, [pc, #92]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 8002284:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002288:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800228a:	4b15      	ldr	r3, [pc, #84]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 800228c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002290:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002292:	4813      	ldr	r0, [pc, #76]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 8002294:	f000 fb3e 	bl	8002914 <HAL_DMA_Init>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 800229e:	f7ff fc61 	bl	8001b64 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a0e      	ldr	r2, [pc, #56]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 80022a6:	63da      	str	r2, [r3, #60]	; 0x3c
 80022a8:	4a0d      	ldr	r2, [pc, #52]	; (80022e0 <HAL_SD_MspInit+0x1d8>)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 2, 0);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2102      	movs	r1, #2
 80022b2:	2031      	movs	r0, #49	; 0x31
 80022b4:	f000 faf7 	bl	80028a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80022b8:	2031      	movs	r0, #49	; 0x31
 80022ba:	f000 fb10 	bl	80028de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80022be:	bf00      	nop
 80022c0:	3728      	adds	r7, #40	; 0x28
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40012c00 	.word	0x40012c00
 80022cc:	40023800 	.word	0x40023800
 80022d0:	40020800 	.word	0x40020800
 80022d4:	40020c00 	.word	0x40020c00
 80022d8:	2000027c 	.word	0x2000027c
 80022dc:	40026458 	.word	0x40026458
 80022e0:	20000918 	.word	0x20000918
 80022e4:	400264a0 	.word	0x400264a0

080022e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08a      	sub	sp, #40	; 0x28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f0:	f107 0314 	add.w	r3, r7, #20
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
 80022fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a19      	ldr	r2, [pc, #100]	; (800236c <HAL_UART_MspInit+0x84>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d12c      	bne.n	8002364 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	4b18      	ldr	r3, [pc, #96]	; (8002370 <HAL_UART_MspInit+0x88>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002312:	4a17      	ldr	r2, [pc, #92]	; (8002370 <HAL_UART_MspInit+0x88>)
 8002314:	f043 0310 	orr.w	r3, r3, #16
 8002318:	6453      	str	r3, [r2, #68]	; 0x44
 800231a:	4b15      	ldr	r3, [pc, #84]	; (8002370 <HAL_UART_MspInit+0x88>)
 800231c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231e:	f003 0310 	and.w	r3, r3, #16
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	4b11      	ldr	r3, [pc, #68]	; (8002370 <HAL_UART_MspInit+0x88>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	4a10      	ldr	r2, [pc, #64]	; (8002370 <HAL_UART_MspInit+0x88>)
 8002330:	f043 0301 	orr.w	r3, r3, #1
 8002334:	6313      	str	r3, [r2, #48]	; 0x30
 8002336:	4b0e      	ldr	r3, [pc, #56]	; (8002370 <HAL_UART_MspInit+0x88>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002342:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002348:	2302      	movs	r3, #2
 800234a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
 800234e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002350:	2303      	movs	r3, #3
 8002352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002354:	2307      	movs	r3, #7
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002358:	f107 0314 	add.w	r3, r7, #20
 800235c:	4619      	mov	r1, r3
 800235e:	4805      	ldr	r0, [pc, #20]	; (8002374 <HAL_UART_MspInit+0x8c>)
 8002360:	f000 ff46 	bl	80031f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002364:	bf00      	nop
 8002366:	3728      	adds	r7, #40	; 0x28
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40011000 	.word	0x40011000
 8002370:	40023800 	.word	0x40023800
 8002374:	40020000 	.word	0x40020000

08002378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002386:	b480      	push	{r7}
 8002388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800238a:	e7fe      	b.n	800238a <HardFault_Handler+0x4>

0800238c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002390:	e7fe      	b.n	8002390 <MemManage_Handler+0x4>

08002392 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002392:	b480      	push	{r7}
 8002394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002396:	e7fe      	b.n	8002396 <BusFault_Handler+0x4>

08002398 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800239c:	e7fe      	b.n	800239c <UsageFault_Handler+0x4>

0800239e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800239e:	b480      	push	{r7}
 80023a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023b0:	bf00      	nop
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr

080023ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ba:	b480      	push	{r7}
 80023bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023be:	bf00      	nop
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023cc:	f000 f94c 	bl	8002668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023d0:	bf00      	nop
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80023d8:	4802      	ldr	r0, [pc, #8]	; (80023e4 <SDIO_IRQHandler+0x10>)
 80023da:	f003 fb9f 	bl	8005b1c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	2000097c 	.word	0x2000097c

080023e8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80023ec:	4802      	ldr	r0, [pc, #8]	; (80023f8 <DMA2_Stream3_IRQHandler+0x10>)
 80023ee:	f000 fc17 	bl	8002c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	2000027c 	.word	0x2000027c

080023fc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002400:	4802      	ldr	r0, [pc, #8]	; (800240c <DMA2_Stream6_IRQHandler+0x10>)
 8002402:	f000 fc0d 	bl	8002c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	20000918 	.word	0x20000918

08002410 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]
 8002420:	e00a      	b.n	8002438 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002422:	f3af 8000 	nop.w
 8002426:	4601      	mov	r1, r0
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	1c5a      	adds	r2, r3, #1
 800242c:	60ba      	str	r2, [r7, #8]
 800242e:	b2ca      	uxtb	r2, r1
 8002430:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	3301      	adds	r3, #1
 8002436:	617b      	str	r3, [r7, #20]
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	429a      	cmp	r2, r3
 800243e:	dbf0      	blt.n	8002422 <_read+0x12>
	}

return len;
 8002440:	687b      	ldr	r3, [r7, #4]
}
 8002442:	4618      	mov	r0, r3
 8002444:	3718      	adds	r7, #24
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b086      	sub	sp, #24
 800244e:	af00      	add	r7, sp, #0
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002456:	2300      	movs	r3, #0
 8002458:	617b      	str	r3, [r7, #20]
 800245a:	e009      	b.n	8002470 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	1c5a      	adds	r2, r3, #1
 8002460:	60ba      	str	r2, [r7, #8]
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff fb6b 	bl	8001b40 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	3301      	adds	r3, #1
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	429a      	cmp	r2, r3
 8002476:	dbf1      	blt.n	800245c <_write+0x12>
	}
	return len;
 8002478:	687b      	ldr	r3, [r7, #4]
}
 800247a:	4618      	mov	r0, r3
 800247c:	3718      	adds	r7, #24
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <_close>:

int _close(int file)
{
 8002482:	b480      	push	{r7}
 8002484:	b083      	sub	sp, #12
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
	return -1;
 800248a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800248e:	4618      	mov	r0, r3
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024aa:	605a      	str	r2, [r3, #4]
	return 0;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr

080024ba <_isatty>:

int _isatty(int file)
{
 80024ba:	b480      	push	{r7}
 80024bc:	b083      	sub	sp, #12
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
	return 1;
 80024c2:	2301      	movs	r3, #1
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
	return 0;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
	...

080024ec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80024f4:	4b11      	ldr	r3, [pc, #68]	; (800253c <_sbrk+0x50>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d102      	bne.n	8002502 <_sbrk+0x16>
		heap_end = &end;
 80024fc:	4b0f      	ldr	r3, [pc, #60]	; (800253c <_sbrk+0x50>)
 80024fe:	4a10      	ldr	r2, [pc, #64]	; (8002540 <_sbrk+0x54>)
 8002500:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002502:	4b0e      	ldr	r3, [pc, #56]	; (800253c <_sbrk+0x50>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002508:	4b0c      	ldr	r3, [pc, #48]	; (800253c <_sbrk+0x50>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4413      	add	r3, r2
 8002510:	466a      	mov	r2, sp
 8002512:	4293      	cmp	r3, r2
 8002514:	d907      	bls.n	8002526 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002516:	f009 fbb9 	bl	800bc8c <__errno>
 800251a:	4603      	mov	r3, r0
 800251c:	220c      	movs	r2, #12
 800251e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002520:	f04f 33ff 	mov.w	r3, #4294967295
 8002524:	e006      	b.n	8002534 <_sbrk+0x48>
	}

	heap_end += incr;
 8002526:	4b05      	ldr	r3, [pc, #20]	; (800253c <_sbrk+0x50>)
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4413      	add	r3, r2
 800252e:	4a03      	ldr	r2, [pc, #12]	; (800253c <_sbrk+0x50>)
 8002530:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002532:	68fb      	ldr	r3, [r7, #12]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20000124 	.word	0x20000124
 8002540:	2001b830 	.word	0x2001b830

08002544 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002548:	4b08      	ldr	r3, [pc, #32]	; (800256c <SystemInit+0x28>)
 800254a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800254e:	4a07      	ldr	r2, [pc, #28]	; (800256c <SystemInit+0x28>)
 8002550:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002554:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002558:	4b04      	ldr	r3, [pc, #16]	; (800256c <SystemInit+0x28>)
 800255a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800255e:	609a      	str	r2, [r3, #8]
#endif
}
 8002560:	bf00      	nop
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	e000ed00 	.word	0xe000ed00

08002570 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002570:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025a8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002574:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002576:	e003      	b.n	8002580 <LoopCopyDataInit>

08002578 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002578:	4b0c      	ldr	r3, [pc, #48]	; (80025ac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800257a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800257c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800257e:	3104      	adds	r1, #4

08002580 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002580:	480b      	ldr	r0, [pc, #44]	; (80025b0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002582:	4b0c      	ldr	r3, [pc, #48]	; (80025b4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002584:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002586:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002588:	d3f6      	bcc.n	8002578 <CopyDataInit>
  ldr  r2, =_sbss
 800258a:	4a0b      	ldr	r2, [pc, #44]	; (80025b8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800258c:	e002      	b.n	8002594 <LoopFillZerobss>

0800258e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800258e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002590:	f842 3b04 	str.w	r3, [r2], #4

08002594 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002594:	4b09      	ldr	r3, [pc, #36]	; (80025bc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002596:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002598:	d3f9      	bcc.n	800258e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800259a:	f7ff ffd3 	bl	8002544 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800259e:	f009 fb7b 	bl	800bc98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025a2:	f7fe febd 	bl	8001320 <main>
  bx  lr    
 80025a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025a8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80025ac:	08037e28 	.word	0x08037e28
  ldr  r0, =_sdata
 80025b0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80025b4:	200000f8 	.word	0x200000f8
  ldr  r2, =_sbss
 80025b8:	200000f8 	.word	0x200000f8
  ldr  r3, = _ebss
 80025bc:	2001b830 	.word	0x2001b830

080025c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025c0:	e7fe      	b.n	80025c0 <ADC_IRQHandler>
	...

080025c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025c8:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <HAL_Init+0x40>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a0d      	ldr	r2, [pc, #52]	; (8002604 <HAL_Init+0x40>)
 80025ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025d4:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <HAL_Init+0x40>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a0a      	ldr	r2, [pc, #40]	; (8002604 <HAL_Init+0x40>)
 80025da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025e0:	4b08      	ldr	r3, [pc, #32]	; (8002604 <HAL_Init+0x40>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a07      	ldr	r2, [pc, #28]	; (8002604 <HAL_Init+0x40>)
 80025e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025ec:	2003      	movs	r0, #3
 80025ee:	f000 f94f 	bl	8002890 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025f2:	2000      	movs	r0, #0
 80025f4:	f000 f808 	bl	8002608 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025f8:	f7ff fc28 	bl	8001e4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40023c00 	.word	0x40023c00

08002608 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002610:	4b12      	ldr	r3, [pc, #72]	; (800265c <HAL_InitTick+0x54>)
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	4b12      	ldr	r3, [pc, #72]	; (8002660 <HAL_InitTick+0x58>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	4619      	mov	r1, r3
 800261a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800261e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002622:	fbb2 f3f3 	udiv	r3, r2, r3
 8002626:	4618      	mov	r0, r3
 8002628:	f000 f967 	bl	80028fa <HAL_SYSTICK_Config>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e00e      	b.n	8002654 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2b0f      	cmp	r3, #15
 800263a:	d80a      	bhi.n	8002652 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800263c:	2200      	movs	r2, #0
 800263e:	6879      	ldr	r1, [r7, #4]
 8002640:	f04f 30ff 	mov.w	r0, #4294967295
 8002644:	f000 f92f 	bl	80028a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002648:	4a06      	ldr	r2, [pc, #24]	; (8002664 <HAL_InitTick+0x5c>)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800264e:	2300      	movs	r3, #0
 8002650:	e000      	b.n	8002654 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
}
 8002654:	4618      	mov	r0, r3
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20000088 	.word	0x20000088
 8002660:	20000090 	.word	0x20000090
 8002664:	2000008c 	.word	0x2000008c

08002668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800266c:	4b06      	ldr	r3, [pc, #24]	; (8002688 <HAL_IncTick+0x20>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	461a      	mov	r2, r3
 8002672:	4b06      	ldr	r3, [pc, #24]	; (800268c <HAL_IncTick+0x24>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4413      	add	r3, r2
 8002678:	4a04      	ldr	r2, [pc, #16]	; (800268c <HAL_IncTick+0x24>)
 800267a:	6013      	str	r3, [r2, #0]
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	20000090 	.word	0x20000090
 800268c:	2001b3b0 	.word	0x2001b3b0

08002690 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  return uwTick;
 8002694:	4b03      	ldr	r3, [pc, #12]	; (80026a4 <HAL_GetTick+0x14>)
 8002696:	681b      	ldr	r3, [r3, #0]
}
 8002698:	4618      	mov	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	2001b3b0 	.word	0x2001b3b0

080026a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026b0:	f7ff ffee 	bl	8002690 <HAL_GetTick>
 80026b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026c0:	d005      	beq.n	80026ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026c2:	4b0a      	ldr	r3, [pc, #40]	; (80026ec <HAL_Delay+0x44>)
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	461a      	mov	r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4413      	add	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026ce:	bf00      	nop
 80026d0:	f7ff ffde 	bl	8002690 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d8f7      	bhi.n	80026d0 <HAL_Delay+0x28>
  {
  }
}
 80026e0:	bf00      	nop
 80026e2:	bf00      	nop
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000090 	.word	0x20000090

080026f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002700:	4b0c      	ldr	r3, [pc, #48]	; (8002734 <__NVIC_SetPriorityGrouping+0x44>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800270c:	4013      	ands	r3, r2
 800270e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002718:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800271c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002722:	4a04      	ldr	r2, [pc, #16]	; (8002734 <__NVIC_SetPriorityGrouping+0x44>)
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	60d3      	str	r3, [r2, #12]
}
 8002728:	bf00      	nop
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr
 8002734:	e000ed00 	.word	0xe000ed00

08002738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800273c:	4b04      	ldr	r3, [pc, #16]	; (8002750 <__NVIC_GetPriorityGrouping+0x18>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	0a1b      	lsrs	r3, r3, #8
 8002742:	f003 0307 	and.w	r3, r3, #7
}
 8002746:	4618      	mov	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr
 8002750:	e000ed00 	.word	0xe000ed00

08002754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800275e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002762:	2b00      	cmp	r3, #0
 8002764:	db0b      	blt.n	800277e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002766:	79fb      	ldrb	r3, [r7, #7]
 8002768:	f003 021f 	and.w	r2, r3, #31
 800276c:	4907      	ldr	r1, [pc, #28]	; (800278c <__NVIC_EnableIRQ+0x38>)
 800276e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002772:	095b      	lsrs	r3, r3, #5
 8002774:	2001      	movs	r0, #1
 8002776:	fa00 f202 	lsl.w	r2, r0, r2
 800277a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	e000e100 	.word	0xe000e100

08002790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	6039      	str	r1, [r7, #0]
 800279a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800279c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	db0a      	blt.n	80027ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	b2da      	uxtb	r2, r3
 80027a8:	490c      	ldr	r1, [pc, #48]	; (80027dc <__NVIC_SetPriority+0x4c>)
 80027aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ae:	0112      	lsls	r2, r2, #4
 80027b0:	b2d2      	uxtb	r2, r2
 80027b2:	440b      	add	r3, r1
 80027b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027b8:	e00a      	b.n	80027d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	b2da      	uxtb	r2, r3
 80027be:	4908      	ldr	r1, [pc, #32]	; (80027e0 <__NVIC_SetPriority+0x50>)
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	f003 030f 	and.w	r3, r3, #15
 80027c6:	3b04      	subs	r3, #4
 80027c8:	0112      	lsls	r2, r2, #4
 80027ca:	b2d2      	uxtb	r2, r2
 80027cc:	440b      	add	r3, r1
 80027ce:	761a      	strb	r2, [r3, #24]
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	e000e100 	.word	0xe000e100
 80027e0:	e000ed00 	.word	0xe000ed00

080027e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b089      	sub	sp, #36	; 0x24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f003 0307 	and.w	r3, r3, #7
 80027f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	f1c3 0307 	rsb	r3, r3, #7
 80027fe:	2b04      	cmp	r3, #4
 8002800:	bf28      	it	cs
 8002802:	2304      	movcs	r3, #4
 8002804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	3304      	adds	r3, #4
 800280a:	2b06      	cmp	r3, #6
 800280c:	d902      	bls.n	8002814 <NVIC_EncodePriority+0x30>
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	3b03      	subs	r3, #3
 8002812:	e000      	b.n	8002816 <NVIC_EncodePriority+0x32>
 8002814:	2300      	movs	r3, #0
 8002816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002818:	f04f 32ff 	mov.w	r2, #4294967295
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	43da      	mvns	r2, r3
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	401a      	ands	r2, r3
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800282c:	f04f 31ff 	mov.w	r1, #4294967295
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	fa01 f303 	lsl.w	r3, r1, r3
 8002836:	43d9      	mvns	r1, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	4313      	orrs	r3, r2
         );
}
 800283e:	4618      	mov	r0, r3
 8002840:	3724      	adds	r7, #36	; 0x24
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
	...

0800284c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	3b01      	subs	r3, #1
 8002858:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800285c:	d301      	bcc.n	8002862 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800285e:	2301      	movs	r3, #1
 8002860:	e00f      	b.n	8002882 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002862:	4a0a      	ldr	r2, [pc, #40]	; (800288c <SysTick_Config+0x40>)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	3b01      	subs	r3, #1
 8002868:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800286a:	210f      	movs	r1, #15
 800286c:	f04f 30ff 	mov.w	r0, #4294967295
 8002870:	f7ff ff8e 	bl	8002790 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002874:	4b05      	ldr	r3, [pc, #20]	; (800288c <SysTick_Config+0x40>)
 8002876:	2200      	movs	r2, #0
 8002878:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800287a:	4b04      	ldr	r3, [pc, #16]	; (800288c <SysTick_Config+0x40>)
 800287c:	2207      	movs	r2, #7
 800287e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	e000e010 	.word	0xe000e010

08002890 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f7ff ff29 	bl	80026f0 <__NVIC_SetPriorityGrouping>
}
 800289e:	bf00      	nop
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b086      	sub	sp, #24
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	4603      	mov	r3, r0
 80028ae:	60b9      	str	r1, [r7, #8]
 80028b0:	607a      	str	r2, [r7, #4]
 80028b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028b8:	f7ff ff3e 	bl	8002738 <__NVIC_GetPriorityGrouping>
 80028bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	68b9      	ldr	r1, [r7, #8]
 80028c2:	6978      	ldr	r0, [r7, #20]
 80028c4:	f7ff ff8e 	bl	80027e4 <NVIC_EncodePriority>
 80028c8:	4602      	mov	r2, r0
 80028ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ce:	4611      	mov	r1, r2
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff ff5d 	bl	8002790 <__NVIC_SetPriority>
}
 80028d6:	bf00      	nop
 80028d8:	3718      	adds	r7, #24
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b082      	sub	sp, #8
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	4603      	mov	r3, r0
 80028e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff ff31 	bl	8002754 <__NVIC_EnableIRQ>
}
 80028f2:	bf00      	nop
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b082      	sub	sp, #8
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f7ff ffa2 	bl	800284c <SysTick_Config>
 8002908:	4603      	mov	r3, r0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800291c:	2300      	movs	r3, #0
 800291e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002920:	f7ff feb6 	bl	8002690 <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d101      	bne.n	8002930 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e099      	b.n	8002a64 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2202      	movs	r2, #2
 8002934:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0201 	bic.w	r2, r2, #1
 800294e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002950:	e00f      	b.n	8002972 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002952:	f7ff fe9d 	bl	8002690 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b05      	cmp	r3, #5
 800295e:	d908      	bls.n	8002972 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2220      	movs	r2, #32
 8002964:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2203      	movs	r2, #3
 800296a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e078      	b.n	8002a64 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1e8      	bne.n	8002952 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	4b38      	ldr	r3, [pc, #224]	; (8002a6c <HAL_DMA_Init+0x158>)
 800298c:	4013      	ands	r3, r2
 800298e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800299e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	691b      	ldr	r3, [r3, #16]
 80029a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a1b      	ldr	r3, [r3, #32]
 80029bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c8:	2b04      	cmp	r3, #4
 80029ca:	d107      	bne.n	80029dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d4:	4313      	orrs	r3, r2
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	4313      	orrs	r3, r2
 80029da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	f023 0307 	bic.w	r3, r3, #7
 80029f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	697a      	ldr	r2, [r7, #20]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a02:	2b04      	cmp	r3, #4
 8002a04:	d117      	bne.n	8002a36 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d00e      	beq.n	8002a36 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 fafb 	bl	8003014 <DMA_CheckFifoParam>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d008      	beq.n	8002a36 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2240      	movs	r2, #64	; 0x40
 8002a28:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002a32:	2301      	movs	r3, #1
 8002a34:	e016      	b.n	8002a64 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 fab2 	bl	8002fa8 <DMA_CalcBaseAndBitshift>
 8002a44:	4603      	mov	r3, r0
 8002a46:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a4c:	223f      	movs	r2, #63	; 0x3f
 8002a4e:	409a      	lsls	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3718      	adds	r7, #24
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	f010803f 	.word	0xf010803f

08002a70 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e050      	b.n	8002b24 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d101      	bne.n	8002a92 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002a8e:	2302      	movs	r3, #2
 8002a90:	e048      	b.n	8002b24 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0201 	bic.w	r2, r2, #1
 8002aa0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2221      	movs	r2, #33	; 0x21
 8002ad0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 fa68 	bl	8002fa8 <DMA_CalcBaseAndBitshift>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b04:	223f      	movs	r2, #63	; 0x3f
 8002b06:	409a      	lsls	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
 8002b38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b42:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d101      	bne.n	8002b52 <HAL_DMA_Start_IT+0x26>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	e040      	b.n	8002bd4 <HAL_DMA_Start_IT+0xa8>
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d12f      	bne.n	8002bc6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2202      	movs	r2, #2
 8002b6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	68b9      	ldr	r1, [r7, #8]
 8002b7a:	68f8      	ldr	r0, [r7, #12]
 8002b7c:	f000 f9e6 	bl	8002f4c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b84:	223f      	movs	r2, #63	; 0x3f
 8002b86:	409a      	lsls	r2, r3
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 0216 	orr.w	r2, r2, #22
 8002b9a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d007      	beq.n	8002bb4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0208 	orr.w	r2, r2, #8
 8002bb2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 0201 	orr.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	e005      	b.n	8002bd2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bce:	2302      	movs	r3, #2
 8002bd0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002bd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d004      	beq.n	8002bfa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2280      	movs	r2, #128	; 0x80
 8002bf4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e00c      	b.n	8002c14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2205      	movs	r2, #5
 8002bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f022 0201 	bic.w	r2, r2, #1
 8002c10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c2c:	4b92      	ldr	r3, [pc, #584]	; (8002e78 <HAL_DMA_IRQHandler+0x258>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a92      	ldr	r2, [pc, #584]	; (8002e7c <HAL_DMA_IRQHandler+0x25c>)
 8002c32:	fba2 2303 	umull	r2, r3, r2, r3
 8002c36:	0a9b      	lsrs	r3, r3, #10
 8002c38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c4a:	2208      	movs	r2, #8
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4013      	ands	r3, r2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d01a      	beq.n	8002c8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d013      	beq.n	8002c8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 0204 	bic.w	r2, r2, #4
 8002c72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c78:	2208      	movs	r2, #8
 8002c7a:	409a      	lsls	r2, r3
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c84:	f043 0201 	orr.w	r2, r3, #1
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c90:	2201      	movs	r2, #1
 8002c92:	409a      	lsls	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d012      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00b      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cae:	2201      	movs	r2, #1
 8002cb0:	409a      	lsls	r2, r3
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cba:	f043 0202 	orr.w	r2, r3, #2
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc6:	2204      	movs	r2, #4
 8002cc8:	409a      	lsls	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d012      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d00b      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cf0:	f043 0204 	orr.w	r2, r3, #4
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cfc:	2210      	movs	r2, #16
 8002cfe:	409a      	lsls	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4013      	ands	r3, r2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d043      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0308 	and.w	r3, r3, #8
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d03c      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d1a:	2210      	movs	r2, #16
 8002d1c:	409a      	lsls	r2, r3
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d018      	beq.n	8002d62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d108      	bne.n	8002d50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d024      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	4798      	blx	r3
 8002d4e:	e01f      	b.n	8002d90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d01b      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	4798      	blx	r3
 8002d60:	e016      	b.n	8002d90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d107      	bne.n	8002d80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f022 0208 	bic.w	r2, r2, #8
 8002d7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d003      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d94:	2220      	movs	r2, #32
 8002d96:	409a      	lsls	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f000 808e 	beq.w	8002ebe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0310 	and.w	r3, r3, #16
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 8086 	beq.w	8002ebe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002db6:	2220      	movs	r2, #32
 8002db8:	409a      	lsls	r2, r3
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b05      	cmp	r3, #5
 8002dc8:	d136      	bne.n	8002e38 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0216 	bic.w	r2, r2, #22
 8002dd8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	695a      	ldr	r2, [r3, #20]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002de8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d103      	bne.n	8002dfa <HAL_DMA_IRQHandler+0x1da>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d007      	beq.n	8002e0a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 0208 	bic.w	r2, r2, #8
 8002e08:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e0e:	223f      	movs	r2, #63	; 0x3f
 8002e10:	409a      	lsls	r2, r3
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d07d      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	4798      	blx	r3
        }
        return;
 8002e36:	e078      	b.n	8002f2a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d01c      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d108      	bne.n	8002e66 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d030      	beq.n	8002ebe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	4798      	blx	r3
 8002e64:	e02b      	b.n	8002ebe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d027      	beq.n	8002ebe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	4798      	blx	r3
 8002e76:	e022      	b.n	8002ebe <HAL_DMA_IRQHandler+0x29e>
 8002e78:	20000088 	.word	0x20000088
 8002e7c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d10f      	bne.n	8002eae <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f022 0210 	bic.w	r2, r2, #16
 8002e9c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d032      	beq.n	8002f2c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d022      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2205      	movs	r2, #5
 8002ed6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f022 0201 	bic.w	r2, r2, #1
 8002ee8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	3301      	adds	r3, #1
 8002eee:	60bb      	str	r3, [r7, #8]
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d307      	bcc.n	8002f06 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1f2      	bne.n	8002eea <HAL_DMA_IRQHandler+0x2ca>
 8002f04:	e000      	b.n	8002f08 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002f06:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d005      	beq.n	8002f2c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	4798      	blx	r3
 8002f28:	e000      	b.n	8002f2c <HAL_DMA_IRQHandler+0x30c>
        return;
 8002f2a:	bf00      	nop
    }
  }
}
 8002f2c:	3718      	adds	r7, #24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop

08002f34 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b085      	sub	sp, #20
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
 8002f58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	683a      	ldr	r2, [r7, #0]
 8002f70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	2b40      	cmp	r3, #64	; 0x40
 8002f78:	d108      	bne.n	8002f8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f8a:	e007      	b.n	8002f9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68ba      	ldr	r2, [r7, #8]
 8002f92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	60da      	str	r2, [r3, #12]
}
 8002f9c:	bf00      	nop
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	3b10      	subs	r3, #16
 8002fb8:	4a14      	ldr	r2, [pc, #80]	; (800300c <DMA_CalcBaseAndBitshift+0x64>)
 8002fba:	fba2 2303 	umull	r2, r3, r2, r3
 8002fbe:	091b      	lsrs	r3, r3, #4
 8002fc0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002fc2:	4a13      	ldr	r2, [pc, #76]	; (8003010 <DMA_CalcBaseAndBitshift+0x68>)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	461a      	mov	r2, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2b03      	cmp	r3, #3
 8002fd4:	d909      	bls.n	8002fea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002fde:	f023 0303 	bic.w	r3, r3, #3
 8002fe2:	1d1a      	adds	r2, r3, #4
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	659a      	str	r2, [r3, #88]	; 0x58
 8002fe8:	e007      	b.n	8002ffa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ff2:	f023 0303 	bic.w	r3, r3, #3
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	aaaaaaab 	.word	0xaaaaaaab
 8003010:	0800d19c 	.word	0x0800d19c

08003014 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800301c:	2300      	movs	r3, #0
 800301e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003024:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d11f      	bne.n	800306e <DMA_CheckFifoParam+0x5a>
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	2b03      	cmp	r3, #3
 8003032:	d856      	bhi.n	80030e2 <DMA_CheckFifoParam+0xce>
 8003034:	a201      	add	r2, pc, #4	; (adr r2, 800303c <DMA_CheckFifoParam+0x28>)
 8003036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800303a:	bf00      	nop
 800303c:	0800304d 	.word	0x0800304d
 8003040:	0800305f 	.word	0x0800305f
 8003044:	0800304d 	.word	0x0800304d
 8003048:	080030e3 	.word	0x080030e3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d046      	beq.n	80030e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800305c:	e043      	b.n	80030e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003062:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003066:	d140      	bne.n	80030ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800306c:	e03d      	b.n	80030ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003076:	d121      	bne.n	80030bc <DMA_CheckFifoParam+0xa8>
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	2b03      	cmp	r3, #3
 800307c:	d837      	bhi.n	80030ee <DMA_CheckFifoParam+0xda>
 800307e:	a201      	add	r2, pc, #4	; (adr r2, 8003084 <DMA_CheckFifoParam+0x70>)
 8003080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003084:	08003095 	.word	0x08003095
 8003088:	0800309b 	.word	0x0800309b
 800308c:	08003095 	.word	0x08003095
 8003090:	080030ad 	.word	0x080030ad
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	73fb      	strb	r3, [r7, #15]
      break;
 8003098:	e030      	b.n	80030fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800309e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d025      	beq.n	80030f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030aa:	e022      	b.n	80030f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030b4:	d11f      	bne.n	80030f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030ba:	e01c      	b.n	80030f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d903      	bls.n	80030ca <DMA_CheckFifoParam+0xb6>
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	2b03      	cmp	r3, #3
 80030c6:	d003      	beq.n	80030d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80030c8:	e018      	b.n	80030fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	73fb      	strb	r3, [r7, #15]
      break;
 80030ce:	e015      	b.n	80030fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d00e      	beq.n	80030fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	73fb      	strb	r3, [r7, #15]
      break;
 80030e0:	e00b      	b.n	80030fa <DMA_CheckFifoParam+0xe6>
      break;
 80030e2:	bf00      	nop
 80030e4:	e00a      	b.n	80030fc <DMA_CheckFifoParam+0xe8>
      break;
 80030e6:	bf00      	nop
 80030e8:	e008      	b.n	80030fc <DMA_CheckFifoParam+0xe8>
      break;
 80030ea:	bf00      	nop
 80030ec:	e006      	b.n	80030fc <DMA_CheckFifoParam+0xe8>
      break;
 80030ee:	bf00      	nop
 80030f0:	e004      	b.n	80030fc <DMA_CheckFifoParam+0xe8>
      break;
 80030f2:	bf00      	nop
 80030f4:	e002      	b.n	80030fc <DMA_CheckFifoParam+0xe8>
      break;   
 80030f6:	bf00      	nop
 80030f8:	e000      	b.n	80030fc <DMA_CheckFifoParam+0xe8>
      break;
 80030fa:	bf00      	nop
    }
  } 
  
  return status; 
 80030fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3714      	adds	r7, #20
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop

0800310c <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	607a      	str	r2, [r7, #4]
 8003118:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	2b80      	cmp	r3, #128	; 0x80
 8003124:	d106      	bne.n	8003134 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f44f 7280 	mov.w	r2, #256	; 0x100
 800312c:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	75fb      	strb	r3, [r7, #23]
 8003132:	e031      	b.n	8003198 <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800313a:	2b01      	cmp	r3, #1
 800313c:	d101      	bne.n	8003142 <HAL_DMAEx_MultiBufferStart+0x36>
 800313e:	2302      	movs	r3, #2
 8003140:	e02b      	b.n	800319a <HAL_DMAEx_MultiBufferStart+0x8e>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b01      	cmp	r3, #1
 8003154:	d11e      	bne.n	8003194 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2202      	movs	r2, #2
 800315a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800316c:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	683a      	ldr	r2, [r7, #0]
 8003174:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	68b9      	ldr	r1, [r7, #8]
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f000 f810 	bl	80031a2 <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f042 0201 	orr.w	r2, r2, #1
 8003190:	601a      	str	r2, [r3, #0]
 8003192:	e001      	b.n	8003198 <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8003194:	2302      	movs	r3, #2
 8003196:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8003198:	7dfb      	ldrb	r3, [r7, #23]
}
 800319a:	4618      	mov	r0, r3
 800319c:	3718      	adds	r7, #24
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80031a2:	b480      	push	{r7}
 80031a4:	b085      	sub	sp, #20
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	60f8      	str	r0, [r7, #12]
 80031aa:	60b9      	str	r1, [r7, #8]
 80031ac:	607a      	str	r2, [r7, #4]
 80031ae:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	2b40      	cmp	r3, #64	; 0x40
 80031be:	d108      	bne.n	80031d2 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68ba      	ldr	r2, [r7, #8]
 80031ce:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80031d0:	e007      	b.n	80031e2 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	60da      	str	r2, [r3, #12]
}
 80031e2:	bf00      	nop
 80031e4:	3714      	adds	r7, #20
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
	...

080031f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b089      	sub	sp, #36	; 0x24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031fa:	2300      	movs	r3, #0
 80031fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031fe:	2300      	movs	r3, #0
 8003200:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003202:	2300      	movs	r3, #0
 8003204:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003206:	2300      	movs	r3, #0
 8003208:	61fb      	str	r3, [r7, #28]
 800320a:	e16b      	b.n	80034e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800320c:	2201      	movs	r2, #1
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	4013      	ands	r3, r2
 800321e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003220:	693a      	ldr	r2, [r7, #16]
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	429a      	cmp	r2, r3
 8003226:	f040 815a 	bne.w	80034de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f003 0303 	and.w	r3, r3, #3
 8003232:	2b01      	cmp	r3, #1
 8003234:	d005      	beq.n	8003242 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800323e:	2b02      	cmp	r3, #2
 8003240:	d130      	bne.n	80032a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	2203      	movs	r2, #3
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	43db      	mvns	r3, r3
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	4013      	ands	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	68da      	ldr	r2, [r3, #12]
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	005b      	lsls	r3, r3, #1
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	4313      	orrs	r3, r2
 800326a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003278:	2201      	movs	r2, #1
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	43db      	mvns	r3, r3
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	4013      	ands	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	091b      	lsrs	r3, r3, #4
 800328e:	f003 0201 	and.w	r2, r3, #1
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	4313      	orrs	r3, r2
 800329c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	2b03      	cmp	r3, #3
 80032ae:	d017      	beq.n	80032e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	2203      	movs	r2, #3
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	43db      	mvns	r3, r3
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	4013      	ands	r3, r2
 80032c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 0303 	and.w	r3, r3, #3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d123      	bne.n	8003334 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	08da      	lsrs	r2, r3, #3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	3208      	adds	r2, #8
 80032f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	f003 0307 	and.w	r3, r3, #7
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	220f      	movs	r2, #15
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	691a      	ldr	r2, [r3, #16]
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f003 0307 	and.w	r3, r3, #7
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	4313      	orrs	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	08da      	lsrs	r2, r3, #3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	3208      	adds	r2, #8
 800332e:	69b9      	ldr	r1, [r7, #24]
 8003330:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	2203      	movs	r2, #3
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f003 0203 	and.w	r2, r3, #3
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003370:	2b00      	cmp	r3, #0
 8003372:	f000 80b4 	beq.w	80034de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003376:	2300      	movs	r3, #0
 8003378:	60fb      	str	r3, [r7, #12]
 800337a:	4b60      	ldr	r3, [pc, #384]	; (80034fc <HAL_GPIO_Init+0x30c>)
 800337c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800337e:	4a5f      	ldr	r2, [pc, #380]	; (80034fc <HAL_GPIO_Init+0x30c>)
 8003380:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003384:	6453      	str	r3, [r2, #68]	; 0x44
 8003386:	4b5d      	ldr	r3, [pc, #372]	; (80034fc <HAL_GPIO_Init+0x30c>)
 8003388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800338a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003392:	4a5b      	ldr	r2, [pc, #364]	; (8003500 <HAL_GPIO_Init+0x310>)
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	089b      	lsrs	r3, r3, #2
 8003398:	3302      	adds	r3, #2
 800339a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800339e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	f003 0303 	and.w	r3, r3, #3
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	220f      	movs	r2, #15
 80033aa:	fa02 f303 	lsl.w	r3, r2, r3
 80033ae:	43db      	mvns	r3, r3
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	4013      	ands	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a52      	ldr	r2, [pc, #328]	; (8003504 <HAL_GPIO_Init+0x314>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d02b      	beq.n	8003416 <HAL_GPIO_Init+0x226>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a51      	ldr	r2, [pc, #324]	; (8003508 <HAL_GPIO_Init+0x318>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d025      	beq.n	8003412 <HAL_GPIO_Init+0x222>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a50      	ldr	r2, [pc, #320]	; (800350c <HAL_GPIO_Init+0x31c>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d01f      	beq.n	800340e <HAL_GPIO_Init+0x21e>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a4f      	ldr	r2, [pc, #316]	; (8003510 <HAL_GPIO_Init+0x320>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d019      	beq.n	800340a <HAL_GPIO_Init+0x21a>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a4e      	ldr	r2, [pc, #312]	; (8003514 <HAL_GPIO_Init+0x324>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d013      	beq.n	8003406 <HAL_GPIO_Init+0x216>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a4d      	ldr	r2, [pc, #308]	; (8003518 <HAL_GPIO_Init+0x328>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d00d      	beq.n	8003402 <HAL_GPIO_Init+0x212>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a4c      	ldr	r2, [pc, #304]	; (800351c <HAL_GPIO_Init+0x32c>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d007      	beq.n	80033fe <HAL_GPIO_Init+0x20e>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a4b      	ldr	r2, [pc, #300]	; (8003520 <HAL_GPIO_Init+0x330>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d101      	bne.n	80033fa <HAL_GPIO_Init+0x20a>
 80033f6:	2307      	movs	r3, #7
 80033f8:	e00e      	b.n	8003418 <HAL_GPIO_Init+0x228>
 80033fa:	2308      	movs	r3, #8
 80033fc:	e00c      	b.n	8003418 <HAL_GPIO_Init+0x228>
 80033fe:	2306      	movs	r3, #6
 8003400:	e00a      	b.n	8003418 <HAL_GPIO_Init+0x228>
 8003402:	2305      	movs	r3, #5
 8003404:	e008      	b.n	8003418 <HAL_GPIO_Init+0x228>
 8003406:	2304      	movs	r3, #4
 8003408:	e006      	b.n	8003418 <HAL_GPIO_Init+0x228>
 800340a:	2303      	movs	r3, #3
 800340c:	e004      	b.n	8003418 <HAL_GPIO_Init+0x228>
 800340e:	2302      	movs	r3, #2
 8003410:	e002      	b.n	8003418 <HAL_GPIO_Init+0x228>
 8003412:	2301      	movs	r3, #1
 8003414:	e000      	b.n	8003418 <HAL_GPIO_Init+0x228>
 8003416:	2300      	movs	r3, #0
 8003418:	69fa      	ldr	r2, [r7, #28]
 800341a:	f002 0203 	and.w	r2, r2, #3
 800341e:	0092      	lsls	r2, r2, #2
 8003420:	4093      	lsls	r3, r2
 8003422:	69ba      	ldr	r2, [r7, #24]
 8003424:	4313      	orrs	r3, r2
 8003426:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003428:	4935      	ldr	r1, [pc, #212]	; (8003500 <HAL_GPIO_Init+0x310>)
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	089b      	lsrs	r3, r3, #2
 800342e:	3302      	adds	r3, #2
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003436:	4b3b      	ldr	r3, [pc, #236]	; (8003524 <HAL_GPIO_Init+0x334>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	43db      	mvns	r3, r3
 8003440:	69ba      	ldr	r2, [r7, #24]
 8003442:	4013      	ands	r3, r2
 8003444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	4313      	orrs	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800345a:	4a32      	ldr	r2, [pc, #200]	; (8003524 <HAL_GPIO_Init+0x334>)
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003460:	4b30      	ldr	r3, [pc, #192]	; (8003524 <HAL_GPIO_Init+0x334>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	43db      	mvns	r3, r3
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	4013      	ands	r3, r2
 800346e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d003      	beq.n	8003484 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	4313      	orrs	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003484:	4a27      	ldr	r2, [pc, #156]	; (8003524 <HAL_GPIO_Init+0x334>)
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800348a:	4b26      	ldr	r3, [pc, #152]	; (8003524 <HAL_GPIO_Init+0x334>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	43db      	mvns	r3, r3
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	4013      	ands	r3, r2
 8003498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034ae:	4a1d      	ldr	r2, [pc, #116]	; (8003524 <HAL_GPIO_Init+0x334>)
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034b4:	4b1b      	ldr	r3, [pc, #108]	; (8003524 <HAL_GPIO_Init+0x334>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	43db      	mvns	r3, r3
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4013      	ands	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d003      	beq.n	80034d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034d8:	4a12      	ldr	r2, [pc, #72]	; (8003524 <HAL_GPIO_Init+0x334>)
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	3301      	adds	r3, #1
 80034e2:	61fb      	str	r3, [r7, #28]
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	2b0f      	cmp	r3, #15
 80034e8:	f67f ae90 	bls.w	800320c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034ec:	bf00      	nop
 80034ee:	bf00      	nop
 80034f0:	3724      	adds	r7, #36	; 0x24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	40023800 	.word	0x40023800
 8003500:	40013800 	.word	0x40013800
 8003504:	40020000 	.word	0x40020000
 8003508:	40020400 	.word	0x40020400
 800350c:	40020800 	.word	0x40020800
 8003510:	40020c00 	.word	0x40020c00
 8003514:	40021000 	.word	0x40021000
 8003518:	40021400 	.word	0x40021400
 800351c:	40021800 	.word	0x40021800
 8003520:	40021c00 	.word	0x40021c00
 8003524:	40013c00 	.word	0x40013c00

08003528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	460b      	mov	r3, r1
 8003532:	807b      	strh	r3, [r7, #2]
 8003534:	4613      	mov	r3, r2
 8003536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003538:	787b      	ldrb	r3, [r7, #1]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800353e:	887a      	ldrh	r2, [r7, #2]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003544:	e003      	b.n	800354e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003546:	887b      	ldrh	r3, [r7, #2]
 8003548:	041a      	lsls	r2, r3, #16
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	619a      	str	r2, [r3, #24]
}
 800354e:	bf00      	nop
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr

0800355a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800355a:	b480      	push	{r7}
 800355c:	b085      	sub	sp, #20
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
 8003562:	460b      	mov	r3, r1
 8003564:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800356c:	887a      	ldrh	r2, [r7, #2]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4013      	ands	r3, r2
 8003572:	041a      	lsls	r2, r3, #16
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	43d9      	mvns	r1, r3
 8003578:	887b      	ldrh	r3, [r7, #2]
 800357a:	400b      	ands	r3, r1
 800357c:	431a      	orrs	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	619a      	str	r2, [r3, #24]
}
 8003582:	bf00      	nop
 8003584:	3714      	adds	r7, #20
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
	...

08003590 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e12b      	b.n	80037fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d106      	bne.n	80035bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7fe fc70 	bl	8001e9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2224      	movs	r2, #36	; 0x24
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f022 0201 	bic.w	r2, r2, #1
 80035d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035f4:	f001 fd04 	bl	8005000 <HAL_RCC_GetPCLK1Freq>
 80035f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	4a81      	ldr	r2, [pc, #516]	; (8003804 <HAL_I2C_Init+0x274>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d807      	bhi.n	8003614 <HAL_I2C_Init+0x84>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	4a80      	ldr	r2, [pc, #512]	; (8003808 <HAL_I2C_Init+0x278>)
 8003608:	4293      	cmp	r3, r2
 800360a:	bf94      	ite	ls
 800360c:	2301      	movls	r3, #1
 800360e:	2300      	movhi	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	e006      	b.n	8003622 <HAL_I2C_Init+0x92>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4a7d      	ldr	r2, [pc, #500]	; (800380c <HAL_I2C_Init+0x27c>)
 8003618:	4293      	cmp	r3, r2
 800361a:	bf94      	ite	ls
 800361c:	2301      	movls	r3, #1
 800361e:	2300      	movhi	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e0e7      	b.n	80037fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	4a78      	ldr	r2, [pc, #480]	; (8003810 <HAL_I2C_Init+0x280>)
 800362e:	fba2 2303 	umull	r2, r3, r2, r3
 8003632:	0c9b      	lsrs	r3, r3, #18
 8003634:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	430a      	orrs	r2, r1
 8003648:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	4a6a      	ldr	r2, [pc, #424]	; (8003804 <HAL_I2C_Init+0x274>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d802      	bhi.n	8003664 <HAL_I2C_Init+0xd4>
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	3301      	adds	r3, #1
 8003662:	e009      	b.n	8003678 <HAL_I2C_Init+0xe8>
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800366a:	fb02 f303 	mul.w	r3, r2, r3
 800366e:	4a69      	ldr	r2, [pc, #420]	; (8003814 <HAL_I2C_Init+0x284>)
 8003670:	fba2 2303 	umull	r2, r3, r2, r3
 8003674:	099b      	lsrs	r3, r3, #6
 8003676:	3301      	adds	r3, #1
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	6812      	ldr	r2, [r2, #0]
 800367c:	430b      	orrs	r3, r1
 800367e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800368a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	495c      	ldr	r1, [pc, #368]	; (8003804 <HAL_I2C_Init+0x274>)
 8003694:	428b      	cmp	r3, r1
 8003696:	d819      	bhi.n	80036cc <HAL_I2C_Init+0x13c>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	1e59      	subs	r1, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80036a6:	1c59      	adds	r1, r3, #1
 80036a8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036ac:	400b      	ands	r3, r1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00a      	beq.n	80036c8 <HAL_I2C_Init+0x138>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	1e59      	subs	r1, r3, #1
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80036c0:	3301      	adds	r3, #1
 80036c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c6:	e051      	b.n	800376c <HAL_I2C_Init+0x1dc>
 80036c8:	2304      	movs	r3, #4
 80036ca:	e04f      	b.n	800376c <HAL_I2C_Init+0x1dc>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d111      	bne.n	80036f8 <HAL_I2C_Init+0x168>
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	1e58      	subs	r0, r3, #1
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6859      	ldr	r1, [r3, #4]
 80036dc:	460b      	mov	r3, r1
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	440b      	add	r3, r1
 80036e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036e6:	3301      	adds	r3, #1
 80036e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	bf0c      	ite	eq
 80036f0:	2301      	moveq	r3, #1
 80036f2:	2300      	movne	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	e012      	b.n	800371e <HAL_I2C_Init+0x18e>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	1e58      	subs	r0, r3, #1
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6859      	ldr	r1, [r3, #4]
 8003700:	460b      	mov	r3, r1
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	0099      	lsls	r1, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	fbb0 f3f3 	udiv	r3, r0, r3
 800370e:	3301      	adds	r3, #1
 8003710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <HAL_I2C_Init+0x196>
 8003722:	2301      	movs	r3, #1
 8003724:	e022      	b.n	800376c <HAL_I2C_Init+0x1dc>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10e      	bne.n	800374c <HAL_I2C_Init+0x1bc>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	1e58      	subs	r0, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6859      	ldr	r1, [r3, #4]
 8003736:	460b      	mov	r3, r1
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	440b      	add	r3, r1
 800373c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003740:	3301      	adds	r3, #1
 8003742:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003746:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800374a:	e00f      	b.n	800376c <HAL_I2C_Init+0x1dc>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	1e58      	subs	r0, r3, #1
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6859      	ldr	r1, [r3, #4]
 8003754:	460b      	mov	r3, r1
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	440b      	add	r3, r1
 800375a:	0099      	lsls	r1, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003762:	3301      	adds	r3, #1
 8003764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003768:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800376c:	6879      	ldr	r1, [r7, #4]
 800376e:	6809      	ldr	r1, [r1, #0]
 8003770:	4313      	orrs	r3, r2
 8003772:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69da      	ldr	r2, [r3, #28]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	431a      	orrs	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	430a      	orrs	r2, r1
 800378e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800379a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6911      	ldr	r1, [r2, #16]
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	68d2      	ldr	r2, [r2, #12]
 80037a6:	4311      	orrs	r1, r2
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	6812      	ldr	r2, [r2, #0]
 80037ac:	430b      	orrs	r3, r1
 80037ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	695a      	ldr	r2, [r3, #20]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	430a      	orrs	r2, r1
 80037ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0201 	orr.w	r2, r2, #1
 80037da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2220      	movs	r2, #32
 80037e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	000186a0 	.word	0x000186a0
 8003808:	001e847f 	.word	0x001e847f
 800380c:	003d08ff 	.word	0x003d08ff
 8003810:	431bde83 	.word	0x431bde83
 8003814:	10624dd3 	.word	0x10624dd3

08003818 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b088      	sub	sp, #32
 800381c:	af02      	add	r7, sp, #8
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	607a      	str	r2, [r7, #4]
 8003822:	461a      	mov	r2, r3
 8003824:	460b      	mov	r3, r1
 8003826:	817b      	strh	r3, [r7, #10]
 8003828:	4613      	mov	r3, r2
 800382a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800382c:	f7fe ff30 	bl	8002690 <HAL_GetTick>
 8003830:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b20      	cmp	r3, #32
 800383c:	f040 80e0 	bne.w	8003a00 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	2319      	movs	r3, #25
 8003846:	2201      	movs	r2, #1
 8003848:	4970      	ldr	r1, [pc, #448]	; (8003a0c <HAL_I2C_Master_Transmit+0x1f4>)
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 f964 	bl	8003b18 <I2C_WaitOnFlagUntilTimeout>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003856:	2302      	movs	r3, #2
 8003858:	e0d3      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003860:	2b01      	cmp	r3, #1
 8003862:	d101      	bne.n	8003868 <HAL_I2C_Master_Transmit+0x50>
 8003864:	2302      	movs	r3, #2
 8003866:	e0cc      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b01      	cmp	r3, #1
 800387c:	d007      	beq.n	800388e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f042 0201 	orr.w	r2, r2, #1
 800388c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800389c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2221      	movs	r2, #33	; 0x21
 80038a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2210      	movs	r2, #16
 80038aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	893a      	ldrh	r2, [r7, #8]
 80038be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c4:	b29a      	uxth	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	4a50      	ldr	r2, [pc, #320]	; (8003a10 <HAL_I2C_Master_Transmit+0x1f8>)
 80038ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038d0:	8979      	ldrh	r1, [r7, #10]
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	6a3a      	ldr	r2, [r7, #32]
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 f89c 	bl	8003a14 <I2C_MasterRequestWrite>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e08d      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e6:	2300      	movs	r3, #0
 80038e8:	613b      	str	r3, [r7, #16]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695b      	ldr	r3, [r3, #20]
 80038f0:	613b      	str	r3, [r7, #16]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	613b      	str	r3, [r7, #16]
 80038fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80038fc:	e066      	b.n	80039cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038fe:	697a      	ldr	r2, [r7, #20]
 8003900:	6a39      	ldr	r1, [r7, #32]
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 f9de 	bl	8003cc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00d      	beq.n	800392a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003912:	2b04      	cmp	r3, #4
 8003914:	d107      	bne.n	8003926 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003924:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e06b      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392e:	781a      	ldrb	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393a:	1c5a      	adds	r2, r3, #1
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003944:	b29b      	uxth	r3, r3
 8003946:	3b01      	subs	r3, #1
 8003948:	b29a      	uxth	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003952:	3b01      	subs	r3, #1
 8003954:	b29a      	uxth	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	f003 0304 	and.w	r3, r3, #4
 8003964:	2b04      	cmp	r3, #4
 8003966:	d11b      	bne.n	80039a0 <HAL_I2C_Master_Transmit+0x188>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800396c:	2b00      	cmp	r3, #0
 800396e:	d017      	beq.n	80039a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003974:	781a      	ldrb	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398a:	b29b      	uxth	r3, r3
 800398c:	3b01      	subs	r3, #1
 800398e:	b29a      	uxth	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	6a39      	ldr	r1, [r7, #32]
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 f9ce 	bl	8003d46 <I2C_WaitOnBTFFlagUntilTimeout>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00d      	beq.n	80039cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b4:	2b04      	cmp	r3, #4
 80039b6:	d107      	bne.n	80039c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e01a      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d194      	bne.n	80038fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2220      	movs	r2, #32
 80039e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80039fc:	2300      	movs	r3, #0
 80039fe:	e000      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a00:	2302      	movs	r3, #2
  }
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	00100002 	.word	0x00100002
 8003a10:	ffff0000 	.word	0xffff0000

08003a14 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b088      	sub	sp, #32
 8003a18:	af02      	add	r7, sp, #8
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	607a      	str	r2, [r7, #4]
 8003a1e:	603b      	str	r3, [r7, #0]
 8003a20:	460b      	mov	r3, r1
 8003a22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a28:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	2b08      	cmp	r3, #8
 8003a2e:	d006      	beq.n	8003a3e <I2C_MasterRequestWrite+0x2a>
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d003      	beq.n	8003a3e <I2C_MasterRequestWrite+0x2a>
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a3c:	d108      	bne.n	8003a50 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	e00b      	b.n	8003a68 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a54:	2b12      	cmp	r3, #18
 8003a56:	d107      	bne.n	8003a68 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a66:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 f84f 	bl	8003b18 <I2C_WaitOnFlagUntilTimeout>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00d      	beq.n	8003a9c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a8e:	d103      	bne.n	8003a98 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a96:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e035      	b.n	8003b08 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aa4:	d108      	bne.n	8003ab8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003aa6:	897b      	ldrh	r3, [r7, #10]
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	461a      	mov	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003ab4:	611a      	str	r2, [r3, #16]
 8003ab6:	e01b      	b.n	8003af0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ab8:	897b      	ldrh	r3, [r7, #10]
 8003aba:	11db      	asrs	r3, r3, #7
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	f003 0306 	and.w	r3, r3, #6
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	f063 030f 	orn	r3, r3, #15
 8003ac8:	b2da      	uxtb	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	490e      	ldr	r1, [pc, #56]	; (8003b10 <I2C_MasterRequestWrite+0xfc>)
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 f875 	bl	8003bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e010      	b.n	8003b08 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003ae6:	897b      	ldrh	r3, [r7, #10]
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	4907      	ldr	r1, [pc, #28]	; (8003b14 <I2C_MasterRequestWrite+0x100>)
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 f865 	bl	8003bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e000      	b.n	8003b08 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	00010008 	.word	0x00010008
 8003b14:	00010002 	.word	0x00010002

08003b18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	603b      	str	r3, [r7, #0]
 8003b24:	4613      	mov	r3, r2
 8003b26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b28:	e025      	b.n	8003b76 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b30:	d021      	beq.n	8003b76 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b32:	f7fe fdad 	bl	8002690 <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d302      	bcc.n	8003b48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d116      	bne.n	8003b76 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2220      	movs	r2, #32
 8003b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	f043 0220 	orr.w	r2, r3, #32
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e023      	b.n	8003bbe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	0c1b      	lsrs	r3, r3, #16
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d10d      	bne.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	43da      	mvns	r2, r3
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	bf0c      	ite	eq
 8003b92:	2301      	moveq	r3, #1
 8003b94:	2300      	movne	r3, #0
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	461a      	mov	r2, r3
 8003b9a:	e00c      	b.n	8003bb6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	43da      	mvns	r2, r3
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	bf0c      	ite	eq
 8003bae:	2301      	moveq	r3, #1
 8003bb0:	2300      	movne	r3, #0
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	79fb      	ldrb	r3, [r7, #7]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d0b6      	beq.n	8003b2a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b084      	sub	sp, #16
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	60f8      	str	r0, [r7, #12]
 8003bce:	60b9      	str	r1, [r7, #8]
 8003bd0:	607a      	str	r2, [r7, #4]
 8003bd2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bd4:	e051      	b.n	8003c7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695b      	ldr	r3, [r3, #20]
 8003bdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003be0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003be4:	d123      	bne.n	8003c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bf4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bfe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2200      	movs	r2, #0
 8003c04:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2220      	movs	r2, #32
 8003c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	f043 0204 	orr.w	r2, r3, #4
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e046      	b.n	8003cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c34:	d021      	beq.n	8003c7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c36:	f7fe fd2b 	bl	8002690 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d302      	bcc.n	8003c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d116      	bne.n	8003c7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2220      	movs	r2, #32
 8003c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	f043 0220 	orr.w	r2, r3, #32
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e020      	b.n	8003cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	0c1b      	lsrs	r3, r3, #16
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d10c      	bne.n	8003c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	43da      	mvns	r2, r3
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	bf14      	ite	ne
 8003c96:	2301      	movne	r3, #1
 8003c98:	2300      	moveq	r3, #0
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	e00b      	b.n	8003cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	43da      	mvns	r2, r3
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	bf14      	ite	ne
 8003cb0:	2301      	movne	r3, #1
 8003cb2:	2300      	moveq	r3, #0
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d18d      	bne.n	8003bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3710      	adds	r7, #16
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cd0:	e02d      	b.n	8003d2e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f000 f878 	bl	8003dc8 <I2C_IsAcknowledgeFailed>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e02d      	b.n	8003d3e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce8:	d021      	beq.n	8003d2e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cea:	f7fe fcd1 	bl	8002690 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	68ba      	ldr	r2, [r7, #8]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d302      	bcc.n	8003d00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d116      	bne.n	8003d2e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2220      	movs	r2, #32
 8003d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1a:	f043 0220 	orr.w	r2, r3, #32
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e007      	b.n	8003d3e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	695b      	ldr	r3, [r3, #20]
 8003d34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d38:	2b80      	cmp	r3, #128	; 0x80
 8003d3a:	d1ca      	bne.n	8003cd2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b084      	sub	sp, #16
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	60f8      	str	r0, [r7, #12]
 8003d4e:	60b9      	str	r1, [r7, #8]
 8003d50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d52:	e02d      	b.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d54:	68f8      	ldr	r0, [r7, #12]
 8003d56:	f000 f837 	bl	8003dc8 <I2C_IsAcknowledgeFailed>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e02d      	b.n	8003dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d6a:	d021      	beq.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d6c:	f7fe fc90 	bl	8002690 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d302      	bcc.n	8003d82 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d116      	bne.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9c:	f043 0220 	orr.w	r2, r3, #32
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e007      	b.n	8003dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d1ca      	bne.n	8003d54 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dde:	d11b      	bne.n	8003e18 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003de8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2220      	movs	r2, #32
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e04:	f043 0204 	orr.w	r2, r3, #4
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e000      	b.n	8003e1a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
	...

08003e28 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b088      	sub	sp, #32
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e128      	b.n	800408c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d109      	bne.n	8003e5a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a90      	ldr	r2, [pc, #576]	; (8004094 <HAL_I2S_Init+0x26c>)
 8003e52:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f7fe f869 	bl	8001f2c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	69db      	ldr	r3, [r3, #28]
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	6812      	ldr	r2, [r2, #0]
 8003e6c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003e70:	f023 030f 	bic.w	r3, r3, #15
 8003e74:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	695b      	ldr	r3, [r3, #20]
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d060      	beq.n	8003f48 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d102      	bne.n	8003e94 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003e8e:	2310      	movs	r3, #16
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	e001      	b.n	8003e98 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003e94:	2320      	movs	r3, #32
 8003e96:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	2b20      	cmp	r3, #32
 8003e9e:	d802      	bhi.n	8003ea6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003ea6:	2001      	movs	r0, #1
 8003ea8:	f001 f9b4 	bl	8005214 <HAL_RCCEx_GetPeriphCLKFreq>
 8003eac:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003eb6:	d125      	bne.n	8003f04 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d010      	beq.n	8003ee2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	fbb2 f2f3 	udiv	r2, r2, r3
 8003eca:	4613      	mov	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4413      	add	r3, r2
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003edc:	3305      	adds	r3, #5
 8003ede:	613b      	str	r3, [r7, #16]
 8003ee0:	e01f      	b.n	8003f22 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	00db      	lsls	r3, r3, #3
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003eec:	4613      	mov	r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	4413      	add	r3, r2
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efe:	3305      	adds	r3, #5
 8003f00:	613b      	str	r3, [r7, #16]
 8003f02:	e00e      	b.n	8003f22 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003f04:	68fa      	ldr	r2, [r7, #12]
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	4413      	add	r3, r2
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	461a      	mov	r2, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1e:	3305      	adds	r3, #5
 8003f20:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	4a5c      	ldr	r2, [pc, #368]	; (8004098 <HAL_I2S_Init+0x270>)
 8003f26:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2a:	08db      	lsrs	r3, r3, #3
 8003f2c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	085b      	lsrs	r3, r3, #1
 8003f3e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	021b      	lsls	r3, r3, #8
 8003f44:	61bb      	str	r3, [r7, #24]
 8003f46:	e003      	b.n	8003f50 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003f48:	2302      	movs	r3, #2
 8003f4a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d902      	bls.n	8003f5c <HAL_I2S_Init+0x134>
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	2bff      	cmp	r3, #255	; 0xff
 8003f5a:	d907      	bls.n	8003f6c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f60:	f043 0210 	orr.w	r2, r3, #16
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e08f      	b.n	800408c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	ea42 0103 	orr.w	r1, r2, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	69fa      	ldr	r2, [r7, #28]
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003f8a:	f023 030f 	bic.w	r3, r3, #15
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	6851      	ldr	r1, [r2, #4]
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6892      	ldr	r2, [r2, #8]
 8003f96:	4311      	orrs	r1, r2
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	68d2      	ldr	r2, [r2, #12]
 8003f9c:	4311      	orrs	r1, r2
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	6992      	ldr	r2, [r2, #24]
 8003fa2:	430a      	orrs	r2, r1
 8003fa4:	431a      	orrs	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fae:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d161      	bne.n	800407c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a38      	ldr	r2, [pc, #224]	; (800409c <HAL_I2S_Init+0x274>)
 8003fbc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a37      	ldr	r2, [pc, #220]	; (80040a0 <HAL_I2S_Init+0x278>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d101      	bne.n	8003fcc <HAL_I2S_Init+0x1a4>
 8003fc8:	4b36      	ldr	r3, [pc, #216]	; (80040a4 <HAL_I2S_Init+0x27c>)
 8003fca:	e001      	b.n	8003fd0 <HAL_I2S_Init+0x1a8>
 8003fcc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	6812      	ldr	r2, [r2, #0]
 8003fd6:	4932      	ldr	r1, [pc, #200]	; (80040a0 <HAL_I2S_Init+0x278>)
 8003fd8:	428a      	cmp	r2, r1
 8003fda:	d101      	bne.n	8003fe0 <HAL_I2S_Init+0x1b8>
 8003fdc:	4a31      	ldr	r2, [pc, #196]	; (80040a4 <HAL_I2S_Init+0x27c>)
 8003fde:	e001      	b.n	8003fe4 <HAL_I2S_Init+0x1bc>
 8003fe0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003fe4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003fe8:	f023 030f 	bic.w	r3, r3, #15
 8003fec:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a2b      	ldr	r2, [pc, #172]	; (80040a0 <HAL_I2S_Init+0x278>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d101      	bne.n	8003ffc <HAL_I2S_Init+0x1d4>
 8003ff8:	4b2a      	ldr	r3, [pc, #168]	; (80040a4 <HAL_I2S_Init+0x27c>)
 8003ffa:	e001      	b.n	8004000 <HAL_I2S_Init+0x1d8>
 8003ffc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004000:	2202      	movs	r2, #2
 8004002:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a25      	ldr	r2, [pc, #148]	; (80040a0 <HAL_I2S_Init+0x278>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d101      	bne.n	8004012 <HAL_I2S_Init+0x1ea>
 800400e:	4b25      	ldr	r3, [pc, #148]	; (80040a4 <HAL_I2S_Init+0x27c>)
 8004010:	e001      	b.n	8004016 <HAL_I2S_Init+0x1ee>
 8004012:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004016:	69db      	ldr	r3, [r3, #28]
 8004018:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004022:	d003      	beq.n	800402c <HAL_I2S_Init+0x204>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d103      	bne.n	8004034 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800402c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004030:	613b      	str	r3, [r7, #16]
 8004032:	e001      	b.n	8004038 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004034:	2300      	movs	r3, #0
 8004036:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004042:	4313      	orrs	r3, r2
 8004044:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800404c:	4313      	orrs	r3, r2
 800404e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004056:	4313      	orrs	r3, r2
 8004058:	b29a      	uxth	r2, r3
 800405a:	897b      	ldrh	r3, [r7, #10]
 800405c:	4313      	orrs	r3, r2
 800405e:	b29b      	uxth	r3, r3
 8004060:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004064:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a0d      	ldr	r2, [pc, #52]	; (80040a0 <HAL_I2S_Init+0x278>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d101      	bne.n	8004074 <HAL_I2S_Init+0x24c>
 8004070:	4b0c      	ldr	r3, [pc, #48]	; (80040a4 <HAL_I2S_Init+0x27c>)
 8004072:	e001      	b.n	8004078 <HAL_I2S_Init+0x250>
 8004074:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004078:	897a      	ldrh	r2, [r7, #10]
 800407a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3720      	adds	r7, #32
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	0800419f 	.word	0x0800419f
 8004098:	cccccccd 	.word	0xcccccccd
 800409c:	080042b5 	.word	0x080042b5
 80040a0:	40003800 	.word	0x40003800
 80040a4:	40003400 	.word	0x40003400

080040a8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr

080040bc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f0:	881a      	ldrh	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fc:	1c9a      	adds	r2, r3, #2
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004106:	b29b      	uxth	r3, r3
 8004108:	3b01      	subs	r3, #1
 800410a:	b29a      	uxth	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004114:	b29b      	uxth	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10e      	bne.n	8004138 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	685a      	ldr	r2, [r3, #4]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004128:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2201      	movs	r2, #1
 800412e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f7ff ffb8 	bl	80040a8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004138:	bf00      	nop
 800413a:	3708      	adds	r7, #8
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b082      	sub	sp, #8
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68da      	ldr	r2, [r3, #12]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004152:	b292      	uxth	r2, r2
 8004154:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415a:	1c9a      	adds	r2, r3, #2
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004164:	b29b      	uxth	r3, r3
 8004166:	3b01      	subs	r3, #1
 8004168:	b29a      	uxth	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004172:	b29b      	uxth	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10e      	bne.n	8004196 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	685a      	ldr	r2, [r3, #4]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004186:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f7ff ff93 	bl	80040bc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004196:	bf00      	nop
 8004198:	3708      	adds	r7, #8
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}

0800419e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800419e:	b580      	push	{r7, lr}
 80041a0:	b086      	sub	sp, #24
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	d13a      	bne.n	8004230 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d109      	bne.n	80041d8 <I2S_IRQHandler+0x3a>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ce:	2b40      	cmp	r3, #64	; 0x40
 80041d0:	d102      	bne.n	80041d8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7ff ffb4 	bl	8004140 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041de:	2b40      	cmp	r3, #64	; 0x40
 80041e0:	d126      	bne.n	8004230 <I2S_IRQHandler+0x92>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f003 0320 	and.w	r3, r3, #32
 80041ec:	2b20      	cmp	r3, #32
 80041ee:	d11f      	bne.n	8004230 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80041fe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004200:	2300      	movs	r3, #0
 8004202:	613b      	str	r3, [r7, #16]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	613b      	str	r3, [r7, #16]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	613b      	str	r3, [r7, #16]
 8004214:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2201      	movs	r2, #1
 800421a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004222:	f043 0202 	orr.w	r2, r3, #2
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f7ff ff50 	bl	80040d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b03      	cmp	r3, #3
 800423a:	d136      	bne.n	80042aa <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b02      	cmp	r3, #2
 8004244:	d109      	bne.n	800425a <I2S_IRQHandler+0xbc>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004250:	2b80      	cmp	r3, #128	; 0x80
 8004252:	d102      	bne.n	800425a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f7ff ff45 	bl	80040e4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	f003 0308 	and.w	r3, r3, #8
 8004260:	2b08      	cmp	r3, #8
 8004262:	d122      	bne.n	80042aa <I2S_IRQHandler+0x10c>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f003 0320 	and.w	r3, r3, #32
 800426e:	2b20      	cmp	r3, #32
 8004270:	d11b      	bne.n	80042aa <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004280:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004282:	2300      	movs	r3, #0
 8004284:	60fb      	str	r3, [r7, #12]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429c:	f043 0204 	orr.w	r2, r3, #4
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f7ff ff13 	bl	80040d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042aa:	bf00      	nop
 80042ac:	3718      	adds	r7, #24
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
	...

080042b4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b088      	sub	sp, #32
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4aa2      	ldr	r2, [pc, #648]	; (8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d101      	bne.n	80042d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80042ce:	4ba2      	ldr	r3, [pc, #648]	; (8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80042d0:	e001      	b.n	80042d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80042d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a9b      	ldr	r2, [pc, #620]	; (8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d101      	bne.n	80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80042ec:	4b9a      	ldr	r3, [pc, #616]	; (8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80042ee:	e001      	b.n	80042f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80042f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004300:	d004      	beq.n	800430c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	f040 8099 	bne.w	800443e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b02      	cmp	r3, #2
 8004314:	d107      	bne.n	8004326 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800431c:	2b00      	cmp	r3, #0
 800431e:	d002      	beq.n	8004326 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f000 f925 	bl	8004570 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	f003 0301 	and.w	r3, r3, #1
 800432c:	2b01      	cmp	r3, #1
 800432e:	d107      	bne.n	8004340 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004336:	2b00      	cmp	r3, #0
 8004338:	d002      	beq.n	8004340 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 f9c8 	bl	80046d0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004340:	69bb      	ldr	r3, [r7, #24]
 8004342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004346:	2b40      	cmp	r3, #64	; 0x40
 8004348:	d13a      	bne.n	80043c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	f003 0320 	and.w	r3, r3, #32
 8004350:	2b00      	cmp	r3, #0
 8004352:	d035      	beq.n	80043c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a7e      	ldr	r2, [pc, #504]	; (8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d101      	bne.n	8004362 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800435e:	4b7e      	ldr	r3, [pc, #504]	; (8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004360:	e001      	b.n	8004366 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004362:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004366:	685a      	ldr	r2, [r3, #4]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4979      	ldr	r1, [pc, #484]	; (8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800436e:	428b      	cmp	r3, r1
 8004370:	d101      	bne.n	8004376 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004372:	4b79      	ldr	r3, [pc, #484]	; (8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004374:	e001      	b.n	800437a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004376:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800437a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800437e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800438e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004390:	2300      	movs	r3, #0
 8004392:	60fb      	str	r3, [r7, #12]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	60fb      	str	r3, [r7, #12]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	60fb      	str	r3, [r7, #12]
 80043a4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b2:	f043 0202 	orr.w	r2, r3, #2
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f7ff fe88 	bl	80040d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	f003 0308 	and.w	r3, r3, #8
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	f040 80be 	bne.w	8004548 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	f003 0320 	and.w	r3, r3, #32
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	f000 80b8 	beq.w	8004548 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	685a      	ldr	r2, [r3, #4]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80043e6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a59      	ldr	r2, [pc, #356]	; (8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d101      	bne.n	80043f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80043f2:	4b59      	ldr	r3, [pc, #356]	; (8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80043f4:	e001      	b.n	80043fa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80043f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043fa:	685a      	ldr	r2, [r3, #4]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4954      	ldr	r1, [pc, #336]	; (8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004402:	428b      	cmp	r3, r1
 8004404:	d101      	bne.n	800440a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004406:	4b54      	ldr	r3, [pc, #336]	; (8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004408:	e001      	b.n	800440e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800440a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800440e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004412:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004414:	2300      	movs	r3, #0
 8004416:	60bb      	str	r3, [r7, #8]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	60bb      	str	r3, [r7, #8]
 8004420:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442e:	f043 0204 	orr.w	r2, r3, #4
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7ff fe4a 	bl	80040d0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800443c:	e084      	b.n	8004548 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b02      	cmp	r3, #2
 8004446:	d107      	bne.n	8004458 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800444e:	2b00      	cmp	r3, #0
 8004450:	d002      	beq.n	8004458 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f8be 	bl	80045d4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b01      	cmp	r3, #1
 8004460:	d107      	bne.n	8004472 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004468:	2b00      	cmp	r3, #0
 800446a:	d002      	beq.n	8004472 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f8fd 	bl	800466c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004478:	2b40      	cmp	r3, #64	; 0x40
 800447a:	d12f      	bne.n	80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	f003 0320 	and.w	r3, r3, #32
 8004482:	2b00      	cmp	r3, #0
 8004484:	d02a      	beq.n	80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	685a      	ldr	r2, [r3, #4]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004494:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a2e      	ldr	r2, [pc, #184]	; (8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d101      	bne.n	80044a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80044a0:	4b2d      	ldr	r3, [pc, #180]	; (8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044a2:	e001      	b.n	80044a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80044a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044a8:	685a      	ldr	r2, [r3, #4]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4929      	ldr	r1, [pc, #164]	; (8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044b0:	428b      	cmp	r3, r1
 80044b2:	d101      	bne.n	80044b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80044b4:	4b28      	ldr	r3, [pc, #160]	; (8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044b6:	e001      	b.n	80044bc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80044b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044bc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80044c0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ce:	f043 0202 	orr.w	r2, r3, #2
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7ff fdfa 	bl	80040d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	2b08      	cmp	r3, #8
 80044e4:	d131      	bne.n	800454a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	f003 0320 	and.w	r3, r3, #32
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d02c      	beq.n	800454a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a17      	ldr	r2, [pc, #92]	; (8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d101      	bne.n	80044fe <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80044fa:	4b17      	ldr	r3, [pc, #92]	; (8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044fc:	e001      	b.n	8004502 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80044fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4912      	ldr	r1, [pc, #72]	; (8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800450a:	428b      	cmp	r3, r1
 800450c:	d101      	bne.n	8004512 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800450e:	4b12      	ldr	r3, [pc, #72]	; (8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004510:	e001      	b.n	8004516 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8004512:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004516:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800451a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800452a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004538:	f043 0204 	orr.w	r2, r3, #4
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f7ff fdc5 	bl	80040d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004546:	e000      	b.n	800454a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004548:	bf00      	nop
}
 800454a:	bf00      	nop
 800454c:	3720      	adds	r7, #32
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	40003800 	.word	0x40003800
 8004558:	40003400 	.word	0x40003400

0800455c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457c:	1c99      	adds	r1, r3, #2
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	6251      	str	r1, [r2, #36]	; 0x24
 8004582:	881a      	ldrh	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800458e:	b29b      	uxth	r3, r3
 8004590:	3b01      	subs	r3, #1
 8004592:	b29a      	uxth	r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800459c:	b29b      	uxth	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d113      	bne.n	80045ca <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	685a      	ldr	r2, [r3, #4]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80045b0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d106      	bne.n	80045ca <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f7ff ffc9 	bl	800455c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045ca:	bf00      	nop
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
	...

080045d4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e0:	1c99      	adds	r1, r3, #2
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	6251      	str	r1, [r2, #36]	; 0x24
 80045e6:	8819      	ldrh	r1, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a1d      	ldr	r2, [pc, #116]	; (8004664 <I2SEx_TxISR_I2SExt+0x90>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d101      	bne.n	80045f6 <I2SEx_TxISR_I2SExt+0x22>
 80045f2:	4b1d      	ldr	r3, [pc, #116]	; (8004668 <I2SEx_TxISR_I2SExt+0x94>)
 80045f4:	e001      	b.n	80045fa <I2SEx_TxISR_I2SExt+0x26>
 80045f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045fa:	460a      	mov	r2, r1
 80045fc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004602:	b29b      	uxth	r3, r3
 8004604:	3b01      	subs	r3, #1
 8004606:	b29a      	uxth	r2, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004610:	b29b      	uxth	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d121      	bne.n	800465a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a12      	ldr	r2, [pc, #72]	; (8004664 <I2SEx_TxISR_I2SExt+0x90>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d101      	bne.n	8004624 <I2SEx_TxISR_I2SExt+0x50>
 8004620:	4b11      	ldr	r3, [pc, #68]	; (8004668 <I2SEx_TxISR_I2SExt+0x94>)
 8004622:	e001      	b.n	8004628 <I2SEx_TxISR_I2SExt+0x54>
 8004624:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004628:	685a      	ldr	r2, [r3, #4]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	490d      	ldr	r1, [pc, #52]	; (8004664 <I2SEx_TxISR_I2SExt+0x90>)
 8004630:	428b      	cmp	r3, r1
 8004632:	d101      	bne.n	8004638 <I2SEx_TxISR_I2SExt+0x64>
 8004634:	4b0c      	ldr	r3, [pc, #48]	; (8004668 <I2SEx_TxISR_I2SExt+0x94>)
 8004636:	e001      	b.n	800463c <I2SEx_TxISR_I2SExt+0x68>
 8004638:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800463c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004640:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004646:	b29b      	uxth	r3, r3
 8004648:	2b00      	cmp	r3, #0
 800464a:	d106      	bne.n	800465a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f7ff ff81 	bl	800455c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800465a:	bf00      	nop
 800465c:	3708      	adds	r7, #8
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	40003800 	.word	0x40003800
 8004668:	40003400 	.word	0x40003400

0800466c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68d8      	ldr	r0, [r3, #12]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467e:	1c99      	adds	r1, r3, #2
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004684:	b282      	uxth	r2, r0
 8004686:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800468c:	b29b      	uxth	r3, r3
 800468e:	3b01      	subs	r3, #1
 8004690:	b29a      	uxth	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800469a:	b29b      	uxth	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	d113      	bne.n	80046c8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80046ae:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d106      	bne.n	80046c8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2201      	movs	r2, #1
 80046be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7ff ff4a 	bl	800455c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80046c8:	bf00      	nop
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a20      	ldr	r2, [pc, #128]	; (8004760 <I2SEx_RxISR_I2SExt+0x90>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d101      	bne.n	80046e6 <I2SEx_RxISR_I2SExt+0x16>
 80046e2:	4b20      	ldr	r3, [pc, #128]	; (8004764 <I2SEx_RxISR_I2SExt+0x94>)
 80046e4:	e001      	b.n	80046ea <I2SEx_RxISR_I2SExt+0x1a>
 80046e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046ea:	68d8      	ldr	r0, [r3, #12]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f0:	1c99      	adds	r1, r3, #2
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	62d1      	str	r1, [r2, #44]	; 0x2c
 80046f6:	b282      	uxth	r2, r0
 80046f8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80046fe:	b29b      	uxth	r3, r3
 8004700:	3b01      	subs	r3, #1
 8004702:	b29a      	uxth	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800470c:	b29b      	uxth	r3, r3
 800470e:	2b00      	cmp	r3, #0
 8004710:	d121      	bne.n	8004756 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a12      	ldr	r2, [pc, #72]	; (8004760 <I2SEx_RxISR_I2SExt+0x90>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d101      	bne.n	8004720 <I2SEx_RxISR_I2SExt+0x50>
 800471c:	4b11      	ldr	r3, [pc, #68]	; (8004764 <I2SEx_RxISR_I2SExt+0x94>)
 800471e:	e001      	b.n	8004724 <I2SEx_RxISR_I2SExt+0x54>
 8004720:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	490d      	ldr	r1, [pc, #52]	; (8004760 <I2SEx_RxISR_I2SExt+0x90>)
 800472c:	428b      	cmp	r3, r1
 800472e:	d101      	bne.n	8004734 <I2SEx_RxISR_I2SExt+0x64>
 8004730:	4b0c      	ldr	r3, [pc, #48]	; (8004764 <I2SEx_RxISR_I2SExt+0x94>)
 8004732:	e001      	b.n	8004738 <I2SEx_RxISR_I2SExt+0x68>
 8004734:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004738:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800473c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004742:	b29b      	uxth	r3, r3
 8004744:	2b00      	cmp	r3, #0
 8004746:	d106      	bne.n	8004756 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f7ff ff03 	bl	800455c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004756:	bf00      	nop
 8004758:	3708      	adds	r7, #8
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	40003800 	.word	0x40003800
 8004764:	40003400 	.word	0x40003400

08004768 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e264      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	2b00      	cmp	r3, #0
 8004784:	d075      	beq.n	8004872 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004786:	4ba3      	ldr	r3, [pc, #652]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	f003 030c 	and.w	r3, r3, #12
 800478e:	2b04      	cmp	r3, #4
 8004790:	d00c      	beq.n	80047ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004792:	4ba0      	ldr	r3, [pc, #640]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800479a:	2b08      	cmp	r3, #8
 800479c:	d112      	bne.n	80047c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800479e:	4b9d      	ldr	r3, [pc, #628]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047aa:	d10b      	bne.n	80047c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047ac:	4b99      	ldr	r3, [pc, #612]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d05b      	beq.n	8004870 <HAL_RCC_OscConfig+0x108>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d157      	bne.n	8004870 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e23f      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047cc:	d106      	bne.n	80047dc <HAL_RCC_OscConfig+0x74>
 80047ce:	4b91      	ldr	r3, [pc, #580]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a90      	ldr	r2, [pc, #576]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80047d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d8:	6013      	str	r3, [r2, #0]
 80047da:	e01d      	b.n	8004818 <HAL_RCC_OscConfig+0xb0>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047e4:	d10c      	bne.n	8004800 <HAL_RCC_OscConfig+0x98>
 80047e6:	4b8b      	ldr	r3, [pc, #556]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a8a      	ldr	r2, [pc, #552]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80047ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047f0:	6013      	str	r3, [r2, #0]
 80047f2:	4b88      	ldr	r3, [pc, #544]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a87      	ldr	r2, [pc, #540]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80047f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	e00b      	b.n	8004818 <HAL_RCC_OscConfig+0xb0>
 8004800:	4b84      	ldr	r3, [pc, #528]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a83      	ldr	r2, [pc, #524]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 8004806:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800480a:	6013      	str	r3, [r2, #0]
 800480c:	4b81      	ldr	r3, [pc, #516]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a80      	ldr	r2, [pc, #512]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 8004812:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004816:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d013      	beq.n	8004848 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004820:	f7fd ff36 	bl	8002690 <HAL_GetTick>
 8004824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004828:	f7fd ff32 	bl	8002690 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b64      	cmp	r3, #100	; 0x64
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e204      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800483a:	4b76      	ldr	r3, [pc, #472]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d0f0      	beq.n	8004828 <HAL_RCC_OscConfig+0xc0>
 8004846:	e014      	b.n	8004872 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004848:	f7fd ff22 	bl	8002690 <HAL_GetTick>
 800484c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800484e:	e008      	b.n	8004862 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004850:	f7fd ff1e 	bl	8002690 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b64      	cmp	r3, #100	; 0x64
 800485c:	d901      	bls.n	8004862 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e1f0      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004862:	4b6c      	ldr	r3, [pc, #432]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1f0      	bne.n	8004850 <HAL_RCC_OscConfig+0xe8>
 800486e:	e000      	b.n	8004872 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004870:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d063      	beq.n	8004946 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800487e:	4b65      	ldr	r3, [pc, #404]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f003 030c 	and.w	r3, r3, #12
 8004886:	2b00      	cmp	r3, #0
 8004888:	d00b      	beq.n	80048a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800488a:	4b62      	ldr	r3, [pc, #392]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004892:	2b08      	cmp	r3, #8
 8004894:	d11c      	bne.n	80048d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004896:	4b5f      	ldr	r3, [pc, #380]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d116      	bne.n	80048d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048a2:	4b5c      	ldr	r3, [pc, #368]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d005      	beq.n	80048ba <HAL_RCC_OscConfig+0x152>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d001      	beq.n	80048ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e1c4      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ba:	4b56      	ldr	r3, [pc, #344]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	00db      	lsls	r3, r3, #3
 80048c8:	4952      	ldr	r1, [pc, #328]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80048ca:	4313      	orrs	r3, r2
 80048cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ce:	e03a      	b.n	8004946 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d020      	beq.n	800491a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048d8:	4b4f      	ldr	r3, [pc, #316]	; (8004a18 <HAL_RCC_OscConfig+0x2b0>)
 80048da:	2201      	movs	r2, #1
 80048dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048de:	f7fd fed7 	bl	8002690 <HAL_GetTick>
 80048e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048e4:	e008      	b.n	80048f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048e6:	f7fd fed3 	bl	8002690 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d901      	bls.n	80048f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e1a5      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048f8:	4b46      	ldr	r3, [pc, #280]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d0f0      	beq.n	80048e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004904:	4b43      	ldr	r3, [pc, #268]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	00db      	lsls	r3, r3, #3
 8004912:	4940      	ldr	r1, [pc, #256]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 8004914:	4313      	orrs	r3, r2
 8004916:	600b      	str	r3, [r1, #0]
 8004918:	e015      	b.n	8004946 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800491a:	4b3f      	ldr	r3, [pc, #252]	; (8004a18 <HAL_RCC_OscConfig+0x2b0>)
 800491c:	2200      	movs	r2, #0
 800491e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004920:	f7fd feb6 	bl	8002690 <HAL_GetTick>
 8004924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004926:	e008      	b.n	800493a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004928:	f7fd feb2 	bl	8002690 <HAL_GetTick>
 800492c:	4602      	mov	r2, r0
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	2b02      	cmp	r3, #2
 8004934:	d901      	bls.n	800493a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e184      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800493a:	4b36      	ldr	r3, [pc, #216]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1f0      	bne.n	8004928 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0308 	and.w	r3, r3, #8
 800494e:	2b00      	cmp	r3, #0
 8004950:	d030      	beq.n	80049b4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d016      	beq.n	8004988 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800495a:	4b30      	ldr	r3, [pc, #192]	; (8004a1c <HAL_RCC_OscConfig+0x2b4>)
 800495c:	2201      	movs	r2, #1
 800495e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004960:	f7fd fe96 	bl	8002690 <HAL_GetTick>
 8004964:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004966:	e008      	b.n	800497a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004968:	f7fd fe92 	bl	8002690 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	2b02      	cmp	r3, #2
 8004974:	d901      	bls.n	800497a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e164      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800497a:	4b26      	ldr	r3, [pc, #152]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 800497c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0f0      	beq.n	8004968 <HAL_RCC_OscConfig+0x200>
 8004986:	e015      	b.n	80049b4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004988:	4b24      	ldr	r3, [pc, #144]	; (8004a1c <HAL_RCC_OscConfig+0x2b4>)
 800498a:	2200      	movs	r2, #0
 800498c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800498e:	f7fd fe7f 	bl	8002690 <HAL_GetTick>
 8004992:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004994:	e008      	b.n	80049a8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004996:	f7fd fe7b 	bl	8002690 <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d901      	bls.n	80049a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e14d      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049a8:	4b1a      	ldr	r3, [pc, #104]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80049aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049ac:	f003 0302 	and.w	r3, r3, #2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d1f0      	bne.n	8004996 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f000 80a0 	beq.w	8004b02 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049c2:	2300      	movs	r3, #0
 80049c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049c6:	4b13      	ldr	r3, [pc, #76]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80049c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d10f      	bne.n	80049f2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049d2:	2300      	movs	r3, #0
 80049d4:	60bb      	str	r3, [r7, #8]
 80049d6:	4b0f      	ldr	r3, [pc, #60]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80049d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049da:	4a0e      	ldr	r2, [pc, #56]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80049dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049e0:	6413      	str	r3, [r2, #64]	; 0x40
 80049e2:	4b0c      	ldr	r3, [pc, #48]	; (8004a14 <HAL_RCC_OscConfig+0x2ac>)
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ea:	60bb      	str	r3, [r7, #8]
 80049ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049ee:	2301      	movs	r3, #1
 80049f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f2:	4b0b      	ldr	r3, [pc, #44]	; (8004a20 <HAL_RCC_OscConfig+0x2b8>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d121      	bne.n	8004a42 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049fe:	4b08      	ldr	r3, [pc, #32]	; (8004a20 <HAL_RCC_OscConfig+0x2b8>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a07      	ldr	r2, [pc, #28]	; (8004a20 <HAL_RCC_OscConfig+0x2b8>)
 8004a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a0a:	f7fd fe41 	bl	8002690 <HAL_GetTick>
 8004a0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a10:	e011      	b.n	8004a36 <HAL_RCC_OscConfig+0x2ce>
 8004a12:	bf00      	nop
 8004a14:	40023800 	.word	0x40023800
 8004a18:	42470000 	.word	0x42470000
 8004a1c:	42470e80 	.word	0x42470e80
 8004a20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a24:	f7fd fe34 	bl	8002690 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e106      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a36:	4b85      	ldr	r3, [pc, #532]	; (8004c4c <HAL_RCC_OscConfig+0x4e4>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d0f0      	beq.n	8004a24 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d106      	bne.n	8004a58 <HAL_RCC_OscConfig+0x2f0>
 8004a4a:	4b81      	ldr	r3, [pc, #516]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a4e:	4a80      	ldr	r2, [pc, #512]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004a50:	f043 0301 	orr.w	r3, r3, #1
 8004a54:	6713      	str	r3, [r2, #112]	; 0x70
 8004a56:	e01c      	b.n	8004a92 <HAL_RCC_OscConfig+0x32a>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	2b05      	cmp	r3, #5
 8004a5e:	d10c      	bne.n	8004a7a <HAL_RCC_OscConfig+0x312>
 8004a60:	4b7b      	ldr	r3, [pc, #492]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a64:	4a7a      	ldr	r2, [pc, #488]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004a66:	f043 0304 	orr.w	r3, r3, #4
 8004a6a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a6c:	4b78      	ldr	r3, [pc, #480]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a70:	4a77      	ldr	r2, [pc, #476]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004a72:	f043 0301 	orr.w	r3, r3, #1
 8004a76:	6713      	str	r3, [r2, #112]	; 0x70
 8004a78:	e00b      	b.n	8004a92 <HAL_RCC_OscConfig+0x32a>
 8004a7a:	4b75      	ldr	r3, [pc, #468]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a7e:	4a74      	ldr	r2, [pc, #464]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004a80:	f023 0301 	bic.w	r3, r3, #1
 8004a84:	6713      	str	r3, [r2, #112]	; 0x70
 8004a86:	4b72      	ldr	r3, [pc, #456]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a8a:	4a71      	ldr	r2, [pc, #452]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004a8c:	f023 0304 	bic.w	r3, r3, #4
 8004a90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d015      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a9a:	f7fd fdf9 	bl	8002690 <HAL_GetTick>
 8004a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aa0:	e00a      	b.n	8004ab8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aa2:	f7fd fdf5 	bl	8002690 <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d901      	bls.n	8004ab8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e0c5      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab8:	4b65      	ldr	r3, [pc, #404]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004abc:	f003 0302 	and.w	r3, r3, #2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d0ee      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x33a>
 8004ac4:	e014      	b.n	8004af0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ac6:	f7fd fde3 	bl	8002690 <HAL_GetTick>
 8004aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004acc:	e00a      	b.n	8004ae4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ace:	f7fd fddf 	bl	8002690 <HAL_GetTick>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	1ad3      	subs	r3, r2, r3
 8004ad8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d901      	bls.n	8004ae4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e0af      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ae4:	4b5a      	ldr	r3, [pc, #360]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae8:	f003 0302 	and.w	r3, r3, #2
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1ee      	bne.n	8004ace <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004af0:	7dfb      	ldrb	r3, [r7, #23]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d105      	bne.n	8004b02 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004af6:	4b56      	ldr	r3, [pc, #344]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afa:	4a55      	ldr	r2, [pc, #340]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004afc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 809b 	beq.w	8004c42 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b0c:	4b50      	ldr	r3, [pc, #320]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	f003 030c 	and.w	r3, r3, #12
 8004b14:	2b08      	cmp	r3, #8
 8004b16:	d05c      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d141      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b20:	4b4c      	ldr	r3, [pc, #304]	; (8004c54 <HAL_RCC_OscConfig+0x4ec>)
 8004b22:	2200      	movs	r2, #0
 8004b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b26:	f7fd fdb3 	bl	8002690 <HAL_GetTick>
 8004b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b2c:	e008      	b.n	8004b40 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b2e:	f7fd fdaf 	bl	8002690 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d901      	bls.n	8004b40 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e081      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b40:	4b43      	ldr	r3, [pc, #268]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1f0      	bne.n	8004b2e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	69da      	ldr	r2, [r3, #28]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a1b      	ldr	r3, [r3, #32]
 8004b54:	431a      	orrs	r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5a:	019b      	lsls	r3, r3, #6
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b62:	085b      	lsrs	r3, r3, #1
 8004b64:	3b01      	subs	r3, #1
 8004b66:	041b      	lsls	r3, r3, #16
 8004b68:	431a      	orrs	r2, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6e:	061b      	lsls	r3, r3, #24
 8004b70:	4937      	ldr	r1, [pc, #220]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b76:	4b37      	ldr	r3, [pc, #220]	; (8004c54 <HAL_RCC_OscConfig+0x4ec>)
 8004b78:	2201      	movs	r2, #1
 8004b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b7c:	f7fd fd88 	bl	8002690 <HAL_GetTick>
 8004b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b82:	e008      	b.n	8004b96 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b84:	f7fd fd84 	bl	8002690 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d901      	bls.n	8004b96 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e056      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b96:	4b2e      	ldr	r3, [pc, #184]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d0f0      	beq.n	8004b84 <HAL_RCC_OscConfig+0x41c>
 8004ba2:	e04e      	b.n	8004c42 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ba4:	4b2b      	ldr	r3, [pc, #172]	; (8004c54 <HAL_RCC_OscConfig+0x4ec>)
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004baa:	f7fd fd71 	bl	8002690 <HAL_GetTick>
 8004bae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bb0:	e008      	b.n	8004bc4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bb2:	f7fd fd6d 	bl	8002690 <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	d901      	bls.n	8004bc4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e03f      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc4:	4b22      	ldr	r3, [pc, #136]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1f0      	bne.n	8004bb2 <HAL_RCC_OscConfig+0x44a>
 8004bd0:	e037      	b.n	8004c42 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d101      	bne.n	8004bde <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e032      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bde:	4b1c      	ldr	r3, [pc, #112]	; (8004c50 <HAL_RCC_OscConfig+0x4e8>)
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d028      	beq.n	8004c3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d121      	bne.n	8004c3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d11a      	bne.n	8004c3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c0e:	4013      	ands	r3, r2
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c14:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d111      	bne.n	8004c3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c24:	085b      	lsrs	r3, r3, #1
 8004c26:	3b01      	subs	r3, #1
 8004c28:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d107      	bne.n	8004c3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c38:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d001      	beq.n	8004c42 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e000      	b.n	8004c44 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3718      	adds	r7, #24
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	40007000 	.word	0x40007000
 8004c50:	40023800 	.word	0x40023800
 8004c54:	42470060 	.word	0x42470060

08004c58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d101      	bne.n	8004c6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e0cc      	b.n	8004e06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c6c:	4b68      	ldr	r3, [pc, #416]	; (8004e10 <HAL_RCC_ClockConfig+0x1b8>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0307 	and.w	r3, r3, #7
 8004c74:	683a      	ldr	r2, [r7, #0]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d90c      	bls.n	8004c94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c7a:	4b65      	ldr	r3, [pc, #404]	; (8004e10 <HAL_RCC_ClockConfig+0x1b8>)
 8004c7c:	683a      	ldr	r2, [r7, #0]
 8004c7e:	b2d2      	uxtb	r2, r2
 8004c80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c82:	4b63      	ldr	r3, [pc, #396]	; (8004e10 <HAL_RCC_ClockConfig+0x1b8>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0307 	and.w	r3, r3, #7
 8004c8a:	683a      	ldr	r2, [r7, #0]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d001      	beq.n	8004c94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e0b8      	b.n	8004e06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d020      	beq.n	8004ce2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0304 	and.w	r3, r3, #4
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d005      	beq.n	8004cb8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cac:	4b59      	ldr	r3, [pc, #356]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	4a58      	ldr	r2, [pc, #352]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cb6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0308 	and.w	r3, r3, #8
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cc4:	4b53      	ldr	r3, [pc, #332]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	4a52      	ldr	r2, [pc, #328]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004cca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cd0:	4b50      	ldr	r3, [pc, #320]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	494d      	ldr	r1, [pc, #308]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d044      	beq.n	8004d78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d107      	bne.n	8004d06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cf6:	4b47      	ldr	r3, [pc, #284]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d119      	bne.n	8004d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e07f      	b.n	8004e06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d003      	beq.n	8004d16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d12:	2b03      	cmp	r3, #3
 8004d14:	d107      	bne.n	8004d26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d16:	4b3f      	ldr	r3, [pc, #252]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d109      	bne.n	8004d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e06f      	b.n	8004e06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d26:	4b3b      	ldr	r3, [pc, #236]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e067      	b.n	8004e06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d36:	4b37      	ldr	r3, [pc, #220]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f023 0203 	bic.w	r2, r3, #3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	4934      	ldr	r1, [pc, #208]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004d44:	4313      	orrs	r3, r2
 8004d46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d48:	f7fd fca2 	bl	8002690 <HAL_GetTick>
 8004d4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d4e:	e00a      	b.n	8004d66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d50:	f7fd fc9e 	bl	8002690 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e04f      	b.n	8004e06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d66:	4b2b      	ldr	r3, [pc, #172]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f003 020c 	and.w	r2, r3, #12
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d1eb      	bne.n	8004d50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d78:	4b25      	ldr	r3, [pc, #148]	; (8004e10 <HAL_RCC_ClockConfig+0x1b8>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0307 	and.w	r3, r3, #7
 8004d80:	683a      	ldr	r2, [r7, #0]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d20c      	bcs.n	8004da0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d86:	4b22      	ldr	r3, [pc, #136]	; (8004e10 <HAL_RCC_ClockConfig+0x1b8>)
 8004d88:	683a      	ldr	r2, [r7, #0]
 8004d8a:	b2d2      	uxtb	r2, r2
 8004d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d8e:	4b20      	ldr	r3, [pc, #128]	; (8004e10 <HAL_RCC_ClockConfig+0x1b8>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0307 	and.w	r3, r3, #7
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d001      	beq.n	8004da0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e032      	b.n	8004e06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d008      	beq.n	8004dbe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dac:	4b19      	ldr	r3, [pc, #100]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	4916      	ldr	r1, [pc, #88]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0308 	and.w	r3, r3, #8
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d009      	beq.n	8004dde <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dca:	4b12      	ldr	r3, [pc, #72]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	00db      	lsls	r3, r3, #3
 8004dd8:	490e      	ldr	r1, [pc, #56]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004dde:	f000 f821 	bl	8004e24 <HAL_RCC_GetSysClockFreq>
 8004de2:	4602      	mov	r2, r0
 8004de4:	4b0b      	ldr	r3, [pc, #44]	; (8004e14 <HAL_RCC_ClockConfig+0x1bc>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	091b      	lsrs	r3, r3, #4
 8004dea:	f003 030f 	and.w	r3, r3, #15
 8004dee:	490a      	ldr	r1, [pc, #40]	; (8004e18 <HAL_RCC_ClockConfig+0x1c0>)
 8004df0:	5ccb      	ldrb	r3, [r1, r3]
 8004df2:	fa22 f303 	lsr.w	r3, r2, r3
 8004df6:	4a09      	ldr	r2, [pc, #36]	; (8004e1c <HAL_RCC_ClockConfig+0x1c4>)
 8004df8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004dfa:	4b09      	ldr	r3, [pc, #36]	; (8004e20 <HAL_RCC_ClockConfig+0x1c8>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7fd fc02 	bl	8002608 <HAL_InitTick>

  return HAL_OK;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3710      	adds	r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	40023c00 	.word	0x40023c00
 8004e14:	40023800 	.word	0x40023800
 8004e18:	0800d184 	.word	0x0800d184
 8004e1c:	20000088 	.word	0x20000088
 8004e20:	2000008c 	.word	0x2000008c

08004e24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e24:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004e28:	b084      	sub	sp, #16
 8004e2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	607b      	str	r3, [r7, #4]
 8004e30:	2300      	movs	r3, #0
 8004e32:	60fb      	str	r3, [r7, #12]
 8004e34:	2300      	movs	r3, #0
 8004e36:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e3c:	4b67      	ldr	r3, [pc, #412]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	f003 030c 	and.w	r3, r3, #12
 8004e44:	2b08      	cmp	r3, #8
 8004e46:	d00d      	beq.n	8004e64 <HAL_RCC_GetSysClockFreq+0x40>
 8004e48:	2b08      	cmp	r3, #8
 8004e4a:	f200 80bd 	bhi.w	8004fc8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d002      	beq.n	8004e58 <HAL_RCC_GetSysClockFreq+0x34>
 8004e52:	2b04      	cmp	r3, #4
 8004e54:	d003      	beq.n	8004e5e <HAL_RCC_GetSysClockFreq+0x3a>
 8004e56:	e0b7      	b.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e58:	4b61      	ldr	r3, [pc, #388]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004e5a:	60bb      	str	r3, [r7, #8]
       break;
 8004e5c:	e0b7      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e5e:	4b61      	ldr	r3, [pc, #388]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004e60:	60bb      	str	r3, [r7, #8]
      break;
 8004e62:	e0b4      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e64:	4b5d      	ldr	r3, [pc, #372]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e6c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e6e:	4b5b      	ldr	r3, [pc, #364]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d04d      	beq.n	8004f16 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e7a:	4b58      	ldr	r3, [pc, #352]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	099b      	lsrs	r3, r3, #6
 8004e80:	461a      	mov	r2, r3
 8004e82:	f04f 0300 	mov.w	r3, #0
 8004e86:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004e8a:	f04f 0100 	mov.w	r1, #0
 8004e8e:	ea02 0800 	and.w	r8, r2, r0
 8004e92:	ea03 0901 	and.w	r9, r3, r1
 8004e96:	4640      	mov	r0, r8
 8004e98:	4649      	mov	r1, r9
 8004e9a:	f04f 0200 	mov.w	r2, #0
 8004e9e:	f04f 0300 	mov.w	r3, #0
 8004ea2:	014b      	lsls	r3, r1, #5
 8004ea4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ea8:	0142      	lsls	r2, r0, #5
 8004eaa:	4610      	mov	r0, r2
 8004eac:	4619      	mov	r1, r3
 8004eae:	ebb0 0008 	subs.w	r0, r0, r8
 8004eb2:	eb61 0109 	sbc.w	r1, r1, r9
 8004eb6:	f04f 0200 	mov.w	r2, #0
 8004eba:	f04f 0300 	mov.w	r3, #0
 8004ebe:	018b      	lsls	r3, r1, #6
 8004ec0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004ec4:	0182      	lsls	r2, r0, #6
 8004ec6:	1a12      	subs	r2, r2, r0
 8004ec8:	eb63 0301 	sbc.w	r3, r3, r1
 8004ecc:	f04f 0000 	mov.w	r0, #0
 8004ed0:	f04f 0100 	mov.w	r1, #0
 8004ed4:	00d9      	lsls	r1, r3, #3
 8004ed6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004eda:	00d0      	lsls	r0, r2, #3
 8004edc:	4602      	mov	r2, r0
 8004ede:	460b      	mov	r3, r1
 8004ee0:	eb12 0208 	adds.w	r2, r2, r8
 8004ee4:	eb43 0309 	adc.w	r3, r3, r9
 8004ee8:	f04f 0000 	mov.w	r0, #0
 8004eec:	f04f 0100 	mov.w	r1, #0
 8004ef0:	0259      	lsls	r1, r3, #9
 8004ef2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004ef6:	0250      	lsls	r0, r2, #9
 8004ef8:	4602      	mov	r2, r0
 8004efa:	460b      	mov	r3, r1
 8004efc:	4610      	mov	r0, r2
 8004efe:	4619      	mov	r1, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	461a      	mov	r2, r3
 8004f04:	f04f 0300 	mov.w	r3, #0
 8004f08:	f7fb f9ba 	bl	8000280 <__aeabi_uldivmod>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	460b      	mov	r3, r1
 8004f10:	4613      	mov	r3, r2
 8004f12:	60fb      	str	r3, [r7, #12]
 8004f14:	e04a      	b.n	8004fac <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f16:	4b31      	ldr	r3, [pc, #196]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	099b      	lsrs	r3, r3, #6
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	f04f 0300 	mov.w	r3, #0
 8004f22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004f26:	f04f 0100 	mov.w	r1, #0
 8004f2a:	ea02 0400 	and.w	r4, r2, r0
 8004f2e:	ea03 0501 	and.w	r5, r3, r1
 8004f32:	4620      	mov	r0, r4
 8004f34:	4629      	mov	r1, r5
 8004f36:	f04f 0200 	mov.w	r2, #0
 8004f3a:	f04f 0300 	mov.w	r3, #0
 8004f3e:	014b      	lsls	r3, r1, #5
 8004f40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004f44:	0142      	lsls	r2, r0, #5
 8004f46:	4610      	mov	r0, r2
 8004f48:	4619      	mov	r1, r3
 8004f4a:	1b00      	subs	r0, r0, r4
 8004f4c:	eb61 0105 	sbc.w	r1, r1, r5
 8004f50:	f04f 0200 	mov.w	r2, #0
 8004f54:	f04f 0300 	mov.w	r3, #0
 8004f58:	018b      	lsls	r3, r1, #6
 8004f5a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004f5e:	0182      	lsls	r2, r0, #6
 8004f60:	1a12      	subs	r2, r2, r0
 8004f62:	eb63 0301 	sbc.w	r3, r3, r1
 8004f66:	f04f 0000 	mov.w	r0, #0
 8004f6a:	f04f 0100 	mov.w	r1, #0
 8004f6e:	00d9      	lsls	r1, r3, #3
 8004f70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004f74:	00d0      	lsls	r0, r2, #3
 8004f76:	4602      	mov	r2, r0
 8004f78:	460b      	mov	r3, r1
 8004f7a:	1912      	adds	r2, r2, r4
 8004f7c:	eb45 0303 	adc.w	r3, r5, r3
 8004f80:	f04f 0000 	mov.w	r0, #0
 8004f84:	f04f 0100 	mov.w	r1, #0
 8004f88:	0299      	lsls	r1, r3, #10
 8004f8a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004f8e:	0290      	lsls	r0, r2, #10
 8004f90:	4602      	mov	r2, r0
 8004f92:	460b      	mov	r3, r1
 8004f94:	4610      	mov	r0, r2
 8004f96:	4619      	mov	r1, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	f04f 0300 	mov.w	r3, #0
 8004fa0:	f7fb f96e 	bl	8000280 <__aeabi_uldivmod>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	4613      	mov	r3, r2
 8004faa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fac:	4b0b      	ldr	r3, [pc, #44]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	0c1b      	lsrs	r3, r3, #16
 8004fb2:	f003 0303 	and.w	r3, r3, #3
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc4:	60bb      	str	r3, [r7, #8]
      break;
 8004fc6:	e002      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fc8:	4b05      	ldr	r3, [pc, #20]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004fca:	60bb      	str	r3, [r7, #8]
      break;
 8004fcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fce:	68bb      	ldr	r3, [r7, #8]
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004fda:	bf00      	nop
 8004fdc:	40023800 	.word	0x40023800
 8004fe0:	00f42400 	.word	0x00f42400
 8004fe4:	007a1200 	.word	0x007a1200

08004fe8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fec:	4b03      	ldr	r3, [pc, #12]	; (8004ffc <HAL_RCC_GetHCLKFreq+0x14>)
 8004fee:	681b      	ldr	r3, [r3, #0]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	20000088 	.word	0x20000088

08005000 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005004:	f7ff fff0 	bl	8004fe8 <HAL_RCC_GetHCLKFreq>
 8005008:	4602      	mov	r2, r0
 800500a:	4b05      	ldr	r3, [pc, #20]	; (8005020 <HAL_RCC_GetPCLK1Freq+0x20>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	0a9b      	lsrs	r3, r3, #10
 8005010:	f003 0307 	and.w	r3, r3, #7
 8005014:	4903      	ldr	r1, [pc, #12]	; (8005024 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005016:	5ccb      	ldrb	r3, [r1, r3]
 8005018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800501c:	4618      	mov	r0, r3
 800501e:	bd80      	pop	{r7, pc}
 8005020:	40023800 	.word	0x40023800
 8005024:	0800d194 	.word	0x0800d194

08005028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800502c:	f7ff ffdc 	bl	8004fe8 <HAL_RCC_GetHCLKFreq>
 8005030:	4602      	mov	r2, r0
 8005032:	4b05      	ldr	r3, [pc, #20]	; (8005048 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	0b5b      	lsrs	r3, r3, #13
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	4903      	ldr	r1, [pc, #12]	; (800504c <HAL_RCC_GetPCLK2Freq+0x24>)
 800503e:	5ccb      	ldrb	r3, [r1, r3]
 8005040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005044:	4618      	mov	r0, r3
 8005046:	bd80      	pop	{r7, pc}
 8005048:	40023800 	.word	0x40023800
 800504c:	0800d194 	.word	0x0800d194

08005050 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b086      	sub	sp, #24
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005058:	2300      	movs	r3, #0
 800505a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800505c:	2300      	movs	r3, #0
 800505e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b00      	cmp	r3, #0
 800506a:	d105      	bne.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005074:	2b00      	cmp	r3, #0
 8005076:	d035      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005078:	4b62      	ldr	r3, [pc, #392]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800507a:	2200      	movs	r2, #0
 800507c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800507e:	f7fd fb07 	bl	8002690 <HAL_GetTick>
 8005082:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005084:	e008      	b.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005086:	f7fd fb03 	bl	8002690 <HAL_GetTick>
 800508a:	4602      	mov	r2, r0
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	2b02      	cmp	r3, #2
 8005092:	d901      	bls.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e0b0      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005098:	4b5b      	ldr	r3, [pc, #364]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1f0      	bne.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	019a      	lsls	r2, r3, #6
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	071b      	lsls	r3, r3, #28
 80050b0:	4955      	ldr	r1, [pc, #340]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050b2:	4313      	orrs	r3, r2
 80050b4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80050b8:	4b52      	ldr	r3, [pc, #328]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80050ba:	2201      	movs	r2, #1
 80050bc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050be:	f7fd fae7 	bl	8002690 <HAL_GetTick>
 80050c2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050c4:	e008      	b.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050c6:	f7fd fae3 	bl	8002690 <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d901      	bls.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e090      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050d8:	4b4b      	ldr	r3, [pc, #300]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d0f0      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0302 	and.w	r3, r3, #2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 8083 	beq.w	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80050f2:	2300      	movs	r3, #0
 80050f4:	60fb      	str	r3, [r7, #12]
 80050f6:	4b44      	ldr	r3, [pc, #272]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fa:	4a43      	ldr	r2, [pc, #268]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005100:	6413      	str	r3, [r2, #64]	; 0x40
 8005102:	4b41      	ldr	r3, [pc, #260]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800510a:	60fb      	str	r3, [r7, #12]
 800510c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800510e:	4b3f      	ldr	r3, [pc, #252]	; (800520c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a3e      	ldr	r2, [pc, #248]	; (800520c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005114:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005118:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800511a:	f7fd fab9 	bl	8002690 <HAL_GetTick>
 800511e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005120:	e008      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005122:	f7fd fab5 	bl	8002690 <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	2b02      	cmp	r3, #2
 800512e:	d901      	bls.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005130:	2303      	movs	r3, #3
 8005132:	e062      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005134:	4b35      	ldr	r3, [pc, #212]	; (800520c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800513c:	2b00      	cmp	r3, #0
 800513e:	d0f0      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005140:	4b31      	ldr	r3, [pc, #196]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005142:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005144:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005148:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d02f      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	429a      	cmp	r2, r3
 800515c:	d028      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800515e:	4b2a      	ldr	r3, [pc, #168]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005162:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005166:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005168:	4b29      	ldr	r3, [pc, #164]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800516a:	2201      	movs	r2, #1
 800516c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800516e:	4b28      	ldr	r3, [pc, #160]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005170:	2200      	movs	r2, #0
 8005172:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005174:	4a24      	ldr	r2, [pc, #144]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800517a:	4b23      	ldr	r3, [pc, #140]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800517c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b01      	cmp	r3, #1
 8005184:	d114      	bne.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005186:	f7fd fa83 	bl	8002690 <HAL_GetTick>
 800518a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800518c:	e00a      	b.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800518e:	f7fd fa7f 	bl	8002690 <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	f241 3288 	movw	r2, #5000	; 0x1388
 800519c:	4293      	cmp	r3, r2
 800519e:	d901      	bls.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e02a      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051a4:	4b18      	ldr	r3, [pc, #96]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0ee      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051bc:	d10d      	bne.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80051be:	4b12      	ldr	r3, [pc, #72]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80051ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051d2:	490d      	ldr	r1, [pc, #52]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051d4:	4313      	orrs	r3, r2
 80051d6:	608b      	str	r3, [r1, #8]
 80051d8:	e005      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80051da:	4b0b      	ldr	r3, [pc, #44]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	4a0a      	ldr	r2, [pc, #40]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051e0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80051e4:	6093      	str	r3, [r2, #8]
 80051e6:	4b08      	ldr	r3, [pc, #32]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051f2:	4905      	ldr	r1, [pc, #20]	; (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051f4:	4313      	orrs	r3, r2
 80051f6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3718      	adds	r7, #24
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	42470068 	.word	0x42470068
 8005208:	40023800 	.word	0x40023800
 800520c:	40007000 	.word	0x40007000
 8005210:	42470e40 	.word	0x42470e40

08005214 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005214:	b480      	push	{r7}
 8005216:	b087      	sub	sp, #28
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005220:	2300      	movs	r3, #0
 8005222:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005224:	2300      	movs	r3, #0
 8005226:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d13e      	bne.n	80052b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005232:	4b23      	ldr	r3, [pc, #140]	; (80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800523a:	60fb      	str	r3, [r7, #12]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d005      	beq.n	800524e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d12f      	bne.n	80052a8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005248:	4b1e      	ldr	r3, [pc, #120]	; (80052c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800524a:	617b      	str	r3, [r7, #20]
          break;
 800524c:	e02f      	b.n	80052ae <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800524e:	4b1c      	ldr	r3, [pc, #112]	; (80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005256:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800525a:	d108      	bne.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800525c:	4b18      	ldr	r3, [pc, #96]	; (80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005264:	4a18      	ldr	r2, [pc, #96]	; (80052c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005266:	fbb2 f3f3 	udiv	r3, r2, r3
 800526a:	613b      	str	r3, [r7, #16]
 800526c:	e007      	b.n	800527e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800526e:	4b14      	ldr	r3, [pc, #80]	; (80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005276:	4a15      	ldr	r2, [pc, #84]	; (80052cc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005278:	fbb2 f3f3 	udiv	r3, r2, r3
 800527c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800527e:	4b10      	ldr	r3, [pc, #64]	; (80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005280:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005284:	099b      	lsrs	r3, r3, #6
 8005286:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	fb02 f303 	mul.w	r3, r2, r3
 8005290:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005292:	4b0b      	ldr	r3, [pc, #44]	; (80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005294:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005298:	0f1b      	lsrs	r3, r3, #28
 800529a:	f003 0307 	and.w	r3, r3, #7
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a4:	617b      	str	r3, [r7, #20]
          break;
 80052a6:	e002      	b.n	80052ae <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80052a8:	2300      	movs	r3, #0
 80052aa:	617b      	str	r3, [r7, #20]
          break;
 80052ac:	bf00      	nop
        }
      }
      break;
 80052ae:	bf00      	nop
    }
  }
  return frequency;
 80052b0:	697b      	ldr	r3, [r7, #20]
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	371c      	adds	r7, #28
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	40023800 	.word	0x40023800
 80052c4:	00bb8000 	.word	0x00bb8000
 80052c8:	007a1200 	.word	0x007a1200
 80052cc:	00f42400 	.word	0x00f42400

080052d0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d101      	bne.n	80052e2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e083      	b.n	80053ea <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	7f5b      	ldrb	r3, [r3, #29]
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d105      	bne.n	80052f8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f7fc fede 	bl	80020b4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2202      	movs	r2, #2
 80052fc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	22ca      	movs	r2, #202	; 0xca
 8005304:	625a      	str	r2, [r3, #36]	; 0x24
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2253      	movs	r2, #83	; 0x53
 800530c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 f944 	bl	800559c <RTC_EnterInitMode>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d008      	beq.n	800532c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	22ff      	movs	r2, #255	; 0xff
 8005320:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2204      	movs	r2, #4
 8005326:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e05e      	b.n	80053ea <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	6812      	ldr	r2, [r2, #0]
 8005336:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800533a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800533e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6899      	ldr	r1, [r3, #8]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685a      	ldr	r2, [r3, #4]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	431a      	orrs	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	695b      	ldr	r3, [r3, #20]
 8005354:	431a      	orrs	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	68d2      	ldr	r2, [r2, #12]
 8005366:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	6919      	ldr	r1, [r3, #16]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	041a      	lsls	r2, r3, #16
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	430a      	orrs	r2, r1
 800537a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68da      	ldr	r2, [r3, #12]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800538a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f003 0320 	and.w	r3, r3, #32
 8005396:	2b00      	cmp	r3, #0
 8005398:	d10e      	bne.n	80053b8 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f8d6 	bl	800554c <HAL_RTC_WaitForSynchro>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d008      	beq.n	80053b8 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	22ff      	movs	r2, #255	; 0xff
 80053ac:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2204      	movs	r2, #4
 80053b2:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e018      	b.n	80053ea <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80053c6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	699a      	ldr	r2, [r3, #24]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	430a      	orrs	r2, r1
 80053d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	22ff      	movs	r2, #255	; 0xff
 80053e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2201      	movs	r2, #1
 80053e6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80053e8:	2300      	movs	r3, #0
  }
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3708      	adds	r7, #8
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80053f2:	b580      	push	{r7, lr}
 80053f4:	b086      	sub	sp, #24
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	60f8      	str	r0, [r7, #12]
 80053fa:	60b9      	str	r1, [r7, #8]
 80053fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80053fe:	2300      	movs	r3, #0
 8005400:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005424:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005428:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	0c1b      	lsrs	r3, r3, #16
 800542e:	b2db      	uxtb	r3, r3
 8005430:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005434:	b2da      	uxtb	r2, r3
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	0a1b      	lsrs	r3, r3, #8
 800543e:	b2db      	uxtb	r3, r3
 8005440:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005444:	b2da      	uxtb	r2, r3
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	b2db      	uxtb	r3, r3
 800544e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005452:	b2da      	uxtb	r2, r3
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	0c1b      	lsrs	r3, r3, #16
 800545c:	b2db      	uxtb	r3, r3
 800545e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005462:	b2da      	uxtb	r2, r3
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d11a      	bne.n	80054a4 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	4618      	mov	r0, r3
 8005474:	f000 f8be 	bl	80055f4 <RTC_Bcd2ToByte>
 8005478:	4603      	mov	r3, r0
 800547a:	461a      	mov	r2, r3
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	785b      	ldrb	r3, [r3, #1]
 8005484:	4618      	mov	r0, r3
 8005486:	f000 f8b5 	bl	80055f4 <RTC_Bcd2ToByte>
 800548a:	4603      	mov	r3, r0
 800548c:	461a      	mov	r2, r3
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	789b      	ldrb	r3, [r3, #2]
 8005496:	4618      	mov	r0, r3
 8005498:	f000 f8ac 	bl	80055f4 <RTC_Bcd2ToByte>
 800549c:	4603      	mov	r3, r0
 800549e:	461a      	mov	r2, r3
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3718      	adds	r7, #24
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}

080054ae <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80054ae:	b580      	push	{r7, lr}
 80054b0:	b086      	sub	sp, #24
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	60f8      	str	r0, [r7, #12]
 80054b6:	60b9      	str	r1, [r7, #8]
 80054b8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80054ba:	2300      	movs	r3, #0
 80054bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80054c8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80054cc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	0c1b      	lsrs	r3, r3, #16
 80054d2:	b2da      	uxtb	r2, r3
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	0a1b      	lsrs	r3, r3, #8
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	f003 031f 	and.w	r3, r3, #31
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054f0:	b2da      	uxtb	r2, r3
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	0b5b      	lsrs	r3, r3, #13
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	f003 0307 	and.w	r3, r3, #7
 8005500:	b2da      	uxtb	r2, r3
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d11a      	bne.n	8005542 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	78db      	ldrb	r3, [r3, #3]
 8005510:	4618      	mov	r0, r3
 8005512:	f000 f86f 	bl	80055f4 <RTC_Bcd2ToByte>
 8005516:	4603      	mov	r3, r0
 8005518:	461a      	mov	r2, r3
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	785b      	ldrb	r3, [r3, #1]
 8005522:	4618      	mov	r0, r3
 8005524:	f000 f866 	bl	80055f4 <RTC_Bcd2ToByte>
 8005528:	4603      	mov	r3, r0
 800552a:	461a      	mov	r2, r3
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	789b      	ldrb	r3, [r3, #2]
 8005534:	4618      	mov	r0, r3
 8005536:	f000 f85d 	bl	80055f4 <RTC_Bcd2ToByte>
 800553a:	4603      	mov	r3, r0
 800553c:	461a      	mov	r2, r3
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3718      	adds	r7, #24
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005554:	2300      	movs	r3, #0
 8005556:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68da      	ldr	r2, [r3, #12]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005566:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005568:	f7fd f892 	bl	8002690 <HAL_GetTick>
 800556c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800556e:	e009      	b.n	8005584 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005570:	f7fd f88e 	bl	8002690 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800557e:	d901      	bls.n	8005584 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e007      	b.n	8005594 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	f003 0320 	and.w	r3, r3, #32
 800558e:	2b00      	cmp	r3, #0
 8005590:	d0ee      	beq.n	8005570 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d119      	bne.n	80055ea <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f04f 32ff 	mov.w	r2, #4294967295
 80055be:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80055c0:	f7fd f866 	bl	8002690 <HAL_GetTick>
 80055c4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80055c6:	e009      	b.n	80055dc <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80055c8:	f7fd f862 	bl	8002690 <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055d6:	d901      	bls.n	80055dc <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e007      	b.n	80055ec <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d0ee      	beq.n	80055c8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3710      	adds	r7, #16
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	4603      	mov	r3, r0
 80055fc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80055fe:	2300      	movs	r3, #0
 8005600:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005602:	79fb      	ldrb	r3, [r7, #7]
 8005604:	091b      	lsrs	r3, r3, #4
 8005606:	b2db      	uxtb	r3, r3
 8005608:	461a      	mov	r2, r3
 800560a:	4613      	mov	r3, r2
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	4413      	add	r3, r2
 8005610:	005b      	lsls	r3, r3, #1
 8005612:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005614:	79fb      	ldrb	r3, [r7, #7]
 8005616:	f003 030f 	and.w	r3, r3, #15
 800561a:	b2da      	uxtb	r2, r3
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	b2db      	uxtb	r3, r3
 8005620:	4413      	add	r3, r2
 8005622:	b2db      	uxtb	r3, r3
}
 8005624:	4618      	mov	r0, r3
 8005626:	3714      	adds	r7, #20
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d101      	bne.n	8005642 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e022      	b.n	8005688 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005648:	b2db      	uxtb	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	d105      	bne.n	800565a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f7fc fd57 	bl	8002108 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2203      	movs	r2, #3
 800565e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 f814 	bl	8005690 <HAL_SD_InitCard>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d001      	beq.n	8005672 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e00a      	b.n	8005688 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005686:	2300      	movs	r3, #0
}
 8005688:	4618      	mov	r0, r3
 800568a:	3708      	adds	r7, #8
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005690:	b5b0      	push	{r4, r5, r7, lr}
 8005692:	b08e      	sub	sp, #56	; 0x38
 8005694:	af04      	add	r7, sp, #16
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005698:	2300      	movs	r3, #0
 800569a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800569c:	2300      	movs	r3, #0
 800569e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80056a0:	2300      	movs	r3, #0
 80056a2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80056a4:	2300      	movs	r3, #0
 80056a6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80056a8:	2300      	movs	r3, #0
 80056aa:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80056ac:	2376      	movs	r3, #118	; 0x76
 80056ae:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681d      	ldr	r5, [r3, #0]
 80056b4:	466c      	mov	r4, sp
 80056b6:	f107 0314 	add.w	r3, r7, #20
 80056ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80056be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80056c2:	f107 0308 	add.w	r3, r7, #8
 80056c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80056c8:	4628      	mov	r0, r5
 80056ca:	f001 fdf5 	bl	80072b8 <SDIO_Init>
 80056ce:	4603      	mov	r3, r0
 80056d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80056d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d001      	beq.n	80056e0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e04c      	b.n	800577a <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80056e0:	4b28      	ldr	r3, [pc, #160]	; (8005784 <HAL_SD_InitCard+0xf4>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f001 fe2d 	bl	800734a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80056f0:	4b24      	ldr	r3, [pc, #144]	; (8005784 <HAL_SD_InitCard+0xf4>)
 80056f2:	2201      	movs	r2, #1
 80056f4:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f001 f804 	bl	8006704 <SD_PowerON>
 80056fc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00b      	beq.n	800571c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	431a      	orrs	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e02e      	b.n	800577a <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 ff25 	bl	800656c <SD_InitCard>
 8005722:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005724:	6a3b      	ldr	r3, [r7, #32]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00b      	beq.n	8005742 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005736:	6a3b      	ldr	r3, [r7, #32]
 8005738:	431a      	orrs	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e01b      	b.n	800577a <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f44f 7100 	mov.w	r1, #512	; 0x200
 800574a:	4618      	mov	r0, r3
 800574c:	f001 fe90 	bl	8007470 <SDMMC_CmdBlockLength>
 8005750:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00f      	beq.n	8005778 <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a0a      	ldr	r2, [pc, #40]	; (8005788 <HAL_SD_InitCard+0xf8>)
 800575e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005764:	6a3b      	ldr	r3, [r7, #32]
 8005766:	431a      	orrs	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e000      	b.n	800577a <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3728      	adds	r7, #40	; 0x28
 800577e:	46bd      	mov	sp, r7
 8005780:	bdb0      	pop	{r4, r5, r7, pc}
 8005782:	bf00      	nop
 8005784:	422580a0 	.word	0x422580a0
 8005788:	004005ff 	.word	0x004005ff

0800578c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b08c      	sub	sp, #48	; 0x30
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
 8005798:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d107      	bne.n	80057b4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e0c0      	b.n	8005936 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	2b01      	cmp	r3, #1
 80057be:	f040 80b9 	bne.w	8005934 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80057c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	441a      	add	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d907      	bls.n	80057e6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057da:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e0a7      	b.n	8005936 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2203      	movs	r2, #3
 80057ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2200      	movs	r2, #0
 80057f4:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	6812      	ldr	r2, [r2, #0]
 8005800:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8005804:	f043 0302 	orr.w	r3, r3, #2
 8005808:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580e:	4a4c      	ldr	r2, [pc, #304]	; (8005940 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8005810:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005816:	4a4b      	ldr	r2, [pc, #300]	; (8005944 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8005818:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581e:	2200      	movs	r2, #0
 8005820:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005826:	2200      	movs	r2, #0
 8005828:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583a:	689a      	ldr	r2, [r3, #8]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	430a      	orrs	r2, r1
 8005844:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3380      	adds	r3, #128	; 0x80
 8005850:	4619      	mov	r1, r3
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	025b      	lsls	r3, r3, #9
 8005858:	089b      	lsrs	r3, r3, #2
 800585a:	f7fd f967 	bl	8002b2c <HAL_DMA_Start_IT>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d017      	beq.n	8005894 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8005872:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a33      	ldr	r2, [pc, #204]	; (8005948 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800587a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005880:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e050      	b.n	8005936 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8005894:	4b2d      	ldr	r3, [pc, #180]	; (800594c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8005896:	2201      	movs	r2, #1
 8005898:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d002      	beq.n	80058a8 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 80058a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a4:	025b      	lsls	r3, r3, #9
 80058a6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80058a8:	f04f 33ff 	mov.w	r3, #4294967295
 80058ac:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	025b      	lsls	r3, r3, #9
 80058b2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80058b4:	2390      	movs	r3, #144	; 0x90
 80058b6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80058b8:	2302      	movs	r3, #2
 80058ba:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80058bc:	2300      	movs	r3, #0
 80058be:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80058c0:	2301      	movs	r3, #1
 80058c2:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f107 0210 	add.w	r2, r7, #16
 80058cc:	4611      	mov	r1, r2
 80058ce:	4618      	mov	r0, r3
 80058d0:	f001 fda2 	bl	8007418 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d90a      	bls.n	80058f0 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2282      	movs	r2, #130	; 0x82
 80058de:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058e6:	4618      	mov	r0, r3
 80058e8:	f001 fe06 	bl	80074f8 <SDMMC_CmdReadMultiBlock>
 80058ec:	62f8      	str	r0, [r7, #44]	; 0x2c
 80058ee:	e009      	b.n	8005904 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2281      	movs	r2, #129	; 0x81
 80058f4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058fc:	4618      	mov	r0, r3
 80058fe:	f001 fdd9 	bl	80074b4 <SDMMC_CmdReadSingleBlock>
 8005902:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8005904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005906:	2b00      	cmp	r3, #0
 8005908:	d012      	beq.n	8005930 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a0e      	ldr	r2, [pc, #56]	; (8005948 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8005910:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005918:	431a      	orrs	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e002      	b.n	8005936 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8005930:	2300      	movs	r3, #0
 8005932:	e000      	b.n	8005936 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8005934:	2302      	movs	r3, #2
  }
}
 8005936:	4618      	mov	r0, r3
 8005938:	3730      	adds	r7, #48	; 0x30
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	0800637b 	.word	0x0800637b
 8005944:	080063ed 	.word	0x080063ed
 8005948:	004005ff 	.word	0x004005ff
 800594c:	4225858c 	.word	0x4225858c

08005950 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b08c      	sub	sp, #48	; 0x30
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]
 800595c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d107      	bne.n	8005978 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800596c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e0c5      	b.n	8005b04 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b01      	cmp	r3, #1
 8005982:	f040 80be 	bne.w	8005b02 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2200      	movs	r2, #0
 800598a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800598c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	441a      	add	r2, r3
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005996:	429a      	cmp	r2, r3
 8005998:	d907      	bls.n	80059aa <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e0ac      	b.n	8005b04 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2203      	movs	r2, #3
 80059ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2200      	movs	r2, #0
 80059b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	6812      	ldr	r2, [r2, #0]
 80059c4:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 80059c8:	f043 0302 	orr.w	r3, r3, #2
 80059cc:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059d2:	4a4e      	ldr	r2, [pc, #312]	; (8005b0c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 80059d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059da:	4a4d      	ldr	r2, [pc, #308]	; (8005b10 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 80059dc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059e2:	2200      	movs	r2, #0
 80059e4:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d002      	beq.n	80059f4 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 80059ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f0:	025b      	lsls	r3, r3, #9
 80059f2:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d90a      	bls.n	8005a10 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	22a0      	movs	r2, #160	; 0xa0
 80059fe:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a06:	4618      	mov	r0, r3
 8005a08:	f001 fdba 	bl	8007580 <SDMMC_CmdWriteMultiBlock>
 8005a0c:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005a0e:	e009      	b.n	8005a24 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2290      	movs	r2, #144	; 0x90
 8005a14:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f001 fd8d 	bl	800753c <SDMMC_CmdWriteSingleBlock>
 8005a22:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d012      	beq.n	8005a50 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a39      	ldr	r2, [pc, #228]	; (8005b14 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8005a30:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a38:	431a      	orrs	r2, r3
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e059      	b.n	8005b04 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8005a50:	4b31      	ldr	r3, [pc, #196]	; (8005b18 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8005a52:	2201      	movs	r2, #1
 8005a54:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a5a:	2240      	movs	r2, #64	; 0x40
 8005a5c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005a7e:	68b9      	ldr	r1, [r7, #8]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	3380      	adds	r3, #128	; 0x80
 8005a86:	461a      	mov	r2, r3
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	025b      	lsls	r3, r3, #9
 8005a8c:	089b      	lsrs	r3, r3, #2
 8005a8e:	f7fd f84d 	bl	8002b2c <HAL_DMA_Start_IT>
 8005a92:	4603      	mov	r3, r0
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d01c      	beq.n	8005ad2 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	6812      	ldr	r2, [r2, #0]
 8005aa2:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8005aa6:	f023 0302 	bic.w	r3, r3, #2
 8005aaa:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a18      	ldr	r2, [pc, #96]	; (8005b14 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8005ab2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ab8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2200      	movs	r2, #0
 8005acc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e018      	b.n	8005b04 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ad6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	025b      	lsls	r3, r3, #9
 8005adc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005ade:	2390      	movs	r3, #144	; 0x90
 8005ae0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005aea:	2301      	movs	r3, #1
 8005aec:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f107 0210 	add.w	r2, r7, #16
 8005af6:	4611      	mov	r1, r2
 8005af8:	4618      	mov	r0, r3
 8005afa:	f001 fc8d 	bl	8007418 <SDIO_ConfigData>

      return HAL_OK;
 8005afe:	2300      	movs	r3, #0
 8005b00:	e000      	b.n	8005b04 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8005b02:	2302      	movs	r3, #2
  }
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3730      	adds	r7, #48	; 0x30
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	08006351 	.word	0x08006351
 8005b10:	080063ed 	.word	0x080063ed
 8005b14:	004005ff 	.word	0x004005ff
 8005b18:	4225858c 	.word	0x4225858c

08005b1c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b28:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d008      	beq.n	8005b4a <HAL_SD_IRQHandler+0x2e>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f003 0308 	and.w	r3, r3, #8
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 fffd 	bl	8006b42 <SD_Read_IT>
 8005b48:	e165      	b.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	f000 808f 	beq.w	8005c78 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b62:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	6812      	ldr	r2, [r2, #0]
 8005b6e:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8005b72:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8005b76:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f022 0201 	bic.w	r2, r2, #1
 8005b86:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f003 0308 	and.w	r3, r3, #8
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d039      	beq.n	8005c06 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f003 0302 	and.w	r3, r3, #2
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d104      	bne.n	8005ba6 <HAL_SD_IRQHandler+0x8a>
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f003 0320 	and.w	r3, r3, #32
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d011      	beq.n	8005bca <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4618      	mov	r0, r3
 8005bac:	f001 fd0a 	bl	80075c4 <SDMMC_CmdStopTransfer>
 8005bb0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d008      	beq.n	8005bca <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	431a      	orrs	r2, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 f92f 	bl	8005e28 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f240 523a 	movw	r2, #1338	; 0x53a
 8005bd2:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f003 0301 	and.w	r3, r3, #1
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d104      	bne.n	8005bf6 <HAL_SD_IRQHandler+0xda>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f003 0302 	and.w	r3, r3, #2
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d003      	beq.n	8005bfe <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f002 f978 	bl	8007eec <HAL_SD_RxCpltCallback>
 8005bfc:	e10b      	b.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f002 f96a 	bl	8007ed8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005c04:	e107      	b.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 8102 	beq.w	8005e16 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f003 0320 	and.w	r3, r3, #32
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d011      	beq.n	8005c40 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4618      	mov	r0, r3
 8005c22:	f001 fccf 	bl	80075c4 <SDMMC_CmdStopTransfer>
 8005c26:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d008      	beq.n	8005c40 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	431a      	orrs	r2, r3
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 f8f4 	bl	8005e28 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f003 0301 	and.w	r3, r3, #1
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	f040 80e5 	bne.w	8005e16 <HAL_SD_IRQHandler+0x2fa>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f003 0302 	and.w	r3, r3, #2
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f040 80df 	bne.w	8005e16 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f022 0208 	bic.w	r2, r2, #8
 8005c66:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f002 f931 	bl	8007ed8 <HAL_SD_TxCpltCallback>
}
 8005c76:	e0ce      	b.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d008      	beq.n	8005c98 <HAL_SD_IRQHandler+0x17c>
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f003 0308 	and.w	r3, r3, #8
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d003      	beq.n	8005c98 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f000 ffa7 	bl	8006be4 <SD_Write_IT>
 8005c96:	e0be      	b.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c9e:	f240 233a 	movw	r3, #570	; 0x23a
 8005ca2:	4013      	ands	r3, r2
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f000 80b6 	beq.w	8005e16 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cb0:	f003 0302 	and.w	r3, r3, #2
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d005      	beq.n	8005cc4 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cbc:	f043 0202 	orr.w	r2, r3, #2
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cca:	f003 0308 	and.w	r3, r3, #8
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d005      	beq.n	8005cde <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd6:	f043 0208 	orr.w	r2, r3, #8
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ce4:	f003 0320 	and.w	r3, r3, #32
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d005      	beq.n	8005cf8 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf0:	f043 0220 	orr.w	r2, r3, #32
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cfe:	f003 0310 	and.w	r3, r3, #16
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d005      	beq.n	8005d12 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d0a:	f043 0210 	orr.w	r2, r3, #16
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d005      	beq.n	8005d2c <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d24:	f043 0208 	orr.w	r2, r3, #8
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f240 723a 	movw	r2, #1850	; 0x73a
 8005d34:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	6812      	ldr	r2, [r2, #0]
 8005d40:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8005d44:	f023 0302 	bic.w	r3, r3, #2
 8005d48:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f001 fc38 	bl	80075c4 <SDMMC_CmdStopTransfer>
 8005d54:	4602      	mov	r2, r0
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f003 0308 	and.w	r3, r3, #8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00a      	beq.n	8005d80 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f000 f855 	bl	8005e28 <HAL_SD_ErrorCallback>
}
 8005d7e:	e04a      	b.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d045      	beq.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f003 0310 	and.w	r3, r3, #16
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d104      	bne.n	8005d9e <HAL_SD_IRQHandler+0x282>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f003 0320 	and.w	r3, r3, #32
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d011      	beq.n	8005dc2 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da2:	4a1f      	ldr	r2, [pc, #124]	; (8005e20 <HAL_SD_IRQHandler+0x304>)
 8005da4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fc ff16 	bl	8002bdc <HAL_DMA_Abort_IT>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d02f      	beq.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f000 fb68 	bl	8006490 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005dc0:	e029      	b.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f003 0301 	and.w	r3, r3, #1
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d104      	bne.n	8005dd6 <HAL_SD_IRQHandler+0x2ba>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f003 0302 	and.w	r3, r3, #2
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d011      	beq.n	8005dfa <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dda:	4a12      	ldr	r2, [pc, #72]	; (8005e24 <HAL_SD_IRQHandler+0x308>)
 8005ddc:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7fc fefa 	bl	8002bdc <HAL_DMA_Abort_IT>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d013      	beq.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df2:	4618      	mov	r0, r3
 8005df4:	f000 fb83 	bl	80064fe <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005df8:	e00d      	b.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f002 f858 	bl	8007ec4 <HAL_SD_AbortCallback>
}
 8005e14:	e7ff      	b.n	8005e16 <HAL_SD_IRQHandler+0x2fa>
 8005e16:	bf00      	nop
 8005e18:	3710      	adds	r7, #16
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	08006491 	.word	0x08006491
 8005e24:	080064ff 	.word	0x080064ff

08005e28 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e4a:	0f9b      	lsrs	r3, r3, #30
 8005e4c:	b2da      	uxtb	r2, r3
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e56:	0e9b      	lsrs	r3, r3, #26
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	f003 030f 	and.w	r3, r3, #15
 8005e5e:	b2da      	uxtb	r2, r3
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e68:	0e1b      	lsrs	r3, r3, #24
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	f003 0303 	and.w	r3, r3, #3
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e7a:	0c1b      	lsrs	r3, r3, #16
 8005e7c:	b2da      	uxtb	r2, r3
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e86:	0a1b      	lsrs	r3, r3, #8
 8005e88:	b2da      	uxtb	r2, r3
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e92:	b2da      	uxtb	r2, r3
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e9c:	0d1b      	lsrs	r3, r3, #20
 8005e9e:	b29a      	uxth	r2, r3
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ea8:	0c1b      	lsrs	r3, r3, #16
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	f003 030f 	and.w	r3, r3, #15
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005eba:	0bdb      	lsrs	r3, r3, #15
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	b2da      	uxtb	r2, r3
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ecc:	0b9b      	lsrs	r3, r3, #14
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	f003 0301 	and.w	r3, r3, #1
 8005ed4:	b2da      	uxtb	r2, r3
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ede:	0b5b      	lsrs	r3, r3, #13
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	f003 0301 	and.w	r3, r3, #1
 8005ee6:	b2da      	uxtb	r2, r3
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ef0:	0b1b      	lsrs	r3, r3, #12
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	f003 0301 	and.w	r3, r3, #1
 8005ef8:	b2da      	uxtb	r2, r3
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	2200      	movs	r2, #0
 8005f02:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d163      	bne.n	8005fd4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f10:	009a      	lsls	r2, r3, #2
 8005f12:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005f16:	4013      	ands	r3, r2
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005f1c:	0f92      	lsrs	r2, r2, #30
 8005f1e:	431a      	orrs	r2, r3
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f28:	0edb      	lsrs	r3, r3, #27
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	f003 0307 	and.w	r3, r3, #7
 8005f30:	b2da      	uxtb	r2, r3
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f3a:	0e1b      	lsrs	r3, r3, #24
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	f003 0307 	and.w	r3, r3, #7
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f4c:	0d5b      	lsrs	r3, r3, #21
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	f003 0307 	and.w	r3, r3, #7
 8005f54:	b2da      	uxtb	r2, r3
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f5e:	0c9b      	lsrs	r3, r3, #18
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	f003 0307 	and.w	r3, r3, #7
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f70:	0bdb      	lsrs	r3, r3, #15
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	f003 0307 	and.w	r3, r3, #7
 8005f78:	b2da      	uxtb	r2, r3
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	7e1b      	ldrb	r3, [r3, #24]
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	3302      	adds	r3, #2
 8005f94:	2201      	movs	r2, #1
 8005f96:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005f9e:	fb02 f203 	mul.w	r2, r2, r3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	7a1b      	ldrb	r3, [r3, #8]
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	f003 030f 	and.w	r3, r3, #15
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	409a      	lsls	r2, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005fc0:	0a52      	lsrs	r2, r2, #9
 8005fc2:	fb02 f203 	mul.w	r2, r2, r3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005fd0:	661a      	str	r2, [r3, #96]	; 0x60
 8005fd2:	e031      	b.n	8006038 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d11d      	bne.n	8006018 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fe0:	041b      	lsls	r3, r3, #16
 8005fe2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fea:	0c1b      	lsrs	r3, r3, #16
 8005fec:	431a      	orrs	r2, r3
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	029a      	lsls	r2, r3, #10
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f44f 7200 	mov.w	r2, #512	; 0x200
 800600c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	661a      	str	r2, [r3, #96]	; 0x60
 8006016:	e00f      	b.n	8006038 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a58      	ldr	r2, [pc, #352]	; (8006180 <HAL_SD_GetCardCSD+0x344>)
 800601e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006024:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	e09d      	b.n	8006174 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800603c:	0b9b      	lsrs	r3, r3, #14
 800603e:	b2db      	uxtb	r3, r3
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	b2da      	uxtb	r2, r3
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800604e:	09db      	lsrs	r3, r3, #7
 8006050:	b2db      	uxtb	r3, r3
 8006052:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006056:	b2da      	uxtb	r2, r3
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006060:	b2db      	uxtb	r3, r3
 8006062:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006066:	b2da      	uxtb	r2, r3
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006070:	0fdb      	lsrs	r3, r3, #31
 8006072:	b2da      	uxtb	r2, r3
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800607c:	0f5b      	lsrs	r3, r3, #29
 800607e:	b2db      	uxtb	r3, r3
 8006080:	f003 0303 	and.w	r3, r3, #3
 8006084:	b2da      	uxtb	r2, r3
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800608e:	0e9b      	lsrs	r3, r3, #26
 8006090:	b2db      	uxtb	r3, r3
 8006092:	f003 0307 	and.w	r3, r3, #7
 8006096:	b2da      	uxtb	r2, r3
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a0:	0d9b      	lsrs	r3, r3, #22
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	f003 030f 	and.w	r3, r3, #15
 80060a8:	b2da      	uxtb	r2, r3
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b2:	0d5b      	lsrs	r3, r3, #21
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	b2da      	uxtb	r2, r3
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ce:	0c1b      	lsrs	r3, r3, #16
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	b2da      	uxtb	r2, r3
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060e2:	0bdb      	lsrs	r3, r3, #15
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	b2da      	uxtb	r2, r3
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f6:	0b9b      	lsrs	r3, r3, #14
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	f003 0301 	and.w	r3, r3, #1
 80060fe:	b2da      	uxtb	r2, r3
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800610a:	0b5b      	lsrs	r3, r3, #13
 800610c:	b2db      	uxtb	r3, r3
 800610e:	f003 0301 	and.w	r3, r3, #1
 8006112:	b2da      	uxtb	r2, r3
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800611e:	0b1b      	lsrs	r3, r3, #12
 8006120:	b2db      	uxtb	r3, r3
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	b2da      	uxtb	r2, r3
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006132:	0a9b      	lsrs	r3, r3, #10
 8006134:	b2db      	uxtb	r3, r3
 8006136:	f003 0303 	and.w	r3, r3, #3
 800613a:	b2da      	uxtb	r2, r3
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006146:	0a1b      	lsrs	r3, r3, #8
 8006148:	b2db      	uxtb	r3, r3
 800614a:	f003 0303 	and.w	r3, r3, #3
 800614e:	b2da      	uxtb	r2, r3
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800615a:	085b      	lsrs	r3, r3, #1
 800615c:	b2db      	uxtb	r3, r3
 800615e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006162:	b2da      	uxtb	r2, r3
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	2201      	movs	r2, #1
 800616e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr
 8006180:	004005ff 	.word	0x004005ff

08006184 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80061ce:	2300      	movs	r3, #0
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80061dc:	b5b0      	push	{r4, r5, r7, lr}
 80061de:	b08e      	sub	sp, #56	; 0x38
 80061e0:	af04      	add	r7, sp, #16
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80061e6:	2300      	movs	r3, #0
 80061e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2203      	movs	r2, #3
 80061f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061f8:	2b03      	cmp	r3, #3
 80061fa:	d02e      	beq.n	800625a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006202:	d106      	bne.n	8006212 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006208:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	639a      	str	r2, [r3, #56]	; 0x38
 8006210:	e029      	b.n	8006266 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006218:	d10a      	bne.n	8006230 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f000 fb28 	bl	8006870 <SD_WideBus_Enable>
 8006220:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006226:	6a3b      	ldr	r3, [r7, #32]
 8006228:	431a      	orrs	r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	639a      	str	r2, [r3, #56]	; 0x38
 800622e:	e01a      	b.n	8006266 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10a      	bne.n	800624c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 fb65 	bl	8006906 <SD_WideBus_Disable>
 800623c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006242:	6a3b      	ldr	r3, [r7, #32]
 8006244:	431a      	orrs	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	639a      	str	r2, [r3, #56]	; 0x38
 800624a:	e00c      	b.n	8006266 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006250:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	639a      	str	r2, [r3, #56]	; 0x38
 8006258:	e005      	b.n	8006266 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800626a:	2b00      	cmp	r3, #0
 800626c:	d00b      	beq.n	8006286 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a26      	ldr	r2, [pc, #152]	; (800630c <HAL_SD_ConfigWideBusOperation+0x130>)
 8006274:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2201      	movs	r2, #1
 800627a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006284:	e01f      	b.n	80062c6 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	695b      	ldr	r3, [r3, #20]
 80062a0:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681d      	ldr	r5, [r3, #0]
 80062ac:	466c      	mov	r4, sp
 80062ae:	f107 0314 	add.w	r3, r7, #20
 80062b2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80062b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80062ba:	f107 0308 	add.w	r3, r7, #8
 80062be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80062c0:	4628      	mov	r0, r5
 80062c2:	f000 fff9 	bl	80072b8 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80062ce:	4618      	mov	r0, r3
 80062d0:	f001 f8ce 	bl	8007470 <SDMMC_CmdBlockLength>
 80062d4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80062d6:	6a3b      	ldr	r3, [r7, #32]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00c      	beq.n	80062f6 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a0a      	ldr	r2, [pc, #40]	; (800630c <HAL_SD_ConfigWideBusOperation+0x130>)
 80062e2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062e8:	6a3b      	ldr	r3, [r7, #32]
 80062ea:	431a      	orrs	r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2201      	movs	r2, #1
 80062fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 80062fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006302:	4618      	mov	r0, r3
 8006304:	3728      	adds	r7, #40	; 0x28
 8006306:	46bd      	mov	sp, r7
 8006308:	bdb0      	pop	{r4, r5, r7, pc}
 800630a:	bf00      	nop
 800630c:	004005ff 	.word	0x004005ff

08006310 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b086      	sub	sp, #24
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006318:	2300      	movs	r3, #0
 800631a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800631c:	f107 030c 	add.w	r3, r7, #12
 8006320:	4619      	mov	r1, r3
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 fa7c 	bl	8006820 <SD_SendStatus>
 8006328:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d005      	beq.n	800633c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	431a      	orrs	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	0a5b      	lsrs	r3, r3, #9
 8006340:	f003 030f 	and.w	r3, r3, #15
 8006344:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8006346:	693b      	ldr	r3, [r7, #16]
}
 8006348:	4618      	mov	r0, r3
 800634a:	3718      	adds	r7, #24
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006350:	b480      	push	{r7}
 8006352:	b085      	sub	sp, #20
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800635c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800636c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800636e:	bf00      	nop
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr

0800637a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800637a:	b580      	push	{r7, lr}
 800637c:	b084      	sub	sp, #16
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006386:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638c:	2b82      	cmp	r3, #130	; 0x82
 800638e:	d111      	bne.n	80063b4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4618      	mov	r0, r3
 8006396:	f001 f915 	bl	80075c4 <SDMMC_CmdStopTransfer>
 800639a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d008      	beq.n	80063b4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	431a      	orrs	r2, r3
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f7ff fd3a 	bl	8005e28 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f022 0208 	bic.w	r2, r2, #8
 80063c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f240 523a 	movw	r2, #1338	; 0x53a
 80063cc:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f001 fd85 	bl	8007eec <HAL_SD_RxCpltCallback>
#endif
}
 80063e2:	bf00      	nop
 80063e4:	3710      	adds	r7, #16
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
	...

080063ec <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b086      	sub	sp, #24
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7fc fd9a 	bl	8002f34 <HAL_DMA_GetError>
 8006400:	4603      	mov	r3, r0
 8006402:	2b02      	cmp	r3, #2
 8006404:	d03e      	beq.n	8006484 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800640c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006414:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	2b01      	cmp	r3, #1
 800641a:	d002      	beq.n	8006422 <SD_DMAError+0x36>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d12d      	bne.n	800647e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a19      	ldr	r2, [pc, #100]	; (800648c <SD_DMAError+0xa0>)
 8006428:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8006438:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800643e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8006446:	6978      	ldr	r0, [r7, #20]
 8006448:	f7ff ff62 	bl	8006310 <HAL_SD_GetCardState>
 800644c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	2b06      	cmp	r3, #6
 8006452:	d002      	beq.n	800645a <SD_DMAError+0x6e>
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	2b05      	cmp	r3, #5
 8006458:	d10a      	bne.n	8006470 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4618      	mov	r0, r3
 8006460:	f001 f8b0 	bl	80075c4 <SDMMC_CmdStopTransfer>
 8006464:	4602      	mov	r2, r0
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646a:	431a      	orrs	r2, r3
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	2200      	movs	r2, #0
 800647c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800647e:	6978      	ldr	r0, [r7, #20]
 8006480:	f7ff fcd2 	bl	8005e28 <HAL_SD_ErrorCallback>
#endif
  }
}
 8006484:	bf00      	nop
 8006486:	3718      	adds	r7, #24
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	004005ff 	.word	0x004005ff

08006490 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b084      	sub	sp, #16
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f240 523a 	movw	r2, #1338	; 0x53a
 80064a6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80064a8:	68f8      	ldr	r0, [r7, #12]
 80064aa:	f7ff ff31 	bl	8006310 <HAL_SD_GetCardState>
 80064ae:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2200      	movs	r2, #0
 80064bc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	2b06      	cmp	r3, #6
 80064c2:	d002      	beq.n	80064ca <SD_DMATxAbort+0x3a>
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2b05      	cmp	r3, #5
 80064c8:	d10a      	bne.n	80064e0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4618      	mov	r0, r3
 80064d0:	f001 f878 	bl	80075c4 <SDMMC_CmdStopTransfer>
 80064d4:	4602      	mov	r2, r0
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064da:	431a      	orrs	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d103      	bne.n	80064f0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f001 fceb 	bl	8007ec4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80064ee:	e002      	b.n	80064f6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f7ff fc99 	bl	8005e28 <HAL_SD_ErrorCallback>
}
 80064f6:	bf00      	nop
 80064f8:	3710      	adds	r7, #16
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}

080064fe <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	b084      	sub	sp, #16
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800650a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f240 523a 	movw	r2, #1338	; 0x53a
 8006514:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	f7ff fefa 	bl	8006310 <HAL_SD_GetCardState>
 800651c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	2b06      	cmp	r3, #6
 8006530:	d002      	beq.n	8006538 <SD_DMARxAbort+0x3a>
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	2b05      	cmp	r3, #5
 8006536:	d10a      	bne.n	800654e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4618      	mov	r0, r3
 800653e:	f001 f841 	bl	80075c4 <SDMMC_CmdStopTransfer>
 8006542:	4602      	mov	r2, r0
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006548:	431a      	orrs	r2, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006552:	2b00      	cmp	r3, #0
 8006554:	d103      	bne.n	800655e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	f001 fcb4 	bl	8007ec4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800655c:	e002      	b.n	8006564 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f7ff fc62 	bl	8005e28 <HAL_SD_ErrorCallback>
}
 8006564:	bf00      	nop
 8006566:	3710      	adds	r7, #16
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}

0800656c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800656c:	b5b0      	push	{r4, r5, r7, lr}
 800656e:	b094      	sub	sp, #80	; 0x50
 8006570:	af04      	add	r7, sp, #16
 8006572:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006574:	2301      	movs	r3, #1
 8006576:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4618      	mov	r0, r3
 800657e:	f000 fef3 	bl	8007368 <SDIO_GetPowerState>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d102      	bne.n	800658e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006588:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800658c:	e0b6      	b.n	80066fc <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006592:	2b03      	cmp	r3, #3
 8006594:	d02f      	beq.n	80065f6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4618      	mov	r0, r3
 800659c:	f001 f91c 	bl	80077d8 <SDMMC_CmdSendCID>
 80065a0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80065a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d001      	beq.n	80065ac <SD_InitCard+0x40>
    {
      return errorstate;
 80065a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065aa:	e0a7      	b.n	80066fc <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2100      	movs	r1, #0
 80065b2:	4618      	mov	r0, r3
 80065b4:	f000 ff1d 	bl	80073f2 <SDIO_GetResponse>
 80065b8:	4602      	mov	r2, r0
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2104      	movs	r1, #4
 80065c4:	4618      	mov	r0, r3
 80065c6:	f000 ff14 	bl	80073f2 <SDIO_GetResponse>
 80065ca:	4602      	mov	r2, r0
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2108      	movs	r1, #8
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 ff0b 	bl	80073f2 <SDIO_GetResponse>
 80065dc:	4602      	mov	r2, r0
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	210c      	movs	r1, #12
 80065e8:	4618      	mov	r0, r3
 80065ea:	f000 ff02 	bl	80073f2 <SDIO_GetResponse>
 80065ee:	4602      	mov	r2, r0
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065fa:	2b03      	cmp	r3, #3
 80065fc:	d00d      	beq.n	800661a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f107 020e 	add.w	r2, r7, #14
 8006606:	4611      	mov	r1, r2
 8006608:	4618      	mov	r0, r3
 800660a:	f001 f922 	bl	8007852 <SDMMC_CmdSetRelAdd>
 800660e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006612:	2b00      	cmp	r3, #0
 8006614:	d001      	beq.n	800661a <SD_InitCard+0xae>
    {
      return errorstate;
 8006616:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006618:	e070      	b.n	80066fc <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800661e:	2b03      	cmp	r3, #3
 8006620:	d036      	beq.n	8006690 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006622:	89fb      	ldrh	r3, [r7, #14]
 8006624:	461a      	mov	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006632:	041b      	lsls	r3, r3, #16
 8006634:	4619      	mov	r1, r3
 8006636:	4610      	mov	r0, r2
 8006638:	f001 f8ec 	bl	8007814 <SDMMC_CmdSendCSD>
 800663c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800663e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006640:	2b00      	cmp	r3, #0
 8006642:	d001      	beq.n	8006648 <SD_InitCard+0xdc>
    {
      return errorstate;
 8006644:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006646:	e059      	b.n	80066fc <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2100      	movs	r1, #0
 800664e:	4618      	mov	r0, r3
 8006650:	f000 fecf 	bl	80073f2 <SDIO_GetResponse>
 8006654:	4602      	mov	r2, r0
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2104      	movs	r1, #4
 8006660:	4618      	mov	r0, r3
 8006662:	f000 fec6 	bl	80073f2 <SDIO_GetResponse>
 8006666:	4602      	mov	r2, r0
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2108      	movs	r1, #8
 8006672:	4618      	mov	r0, r3
 8006674:	f000 febd 	bl	80073f2 <SDIO_GetResponse>
 8006678:	4602      	mov	r2, r0
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	210c      	movs	r1, #12
 8006684:	4618      	mov	r0, r3
 8006686:	f000 feb4 	bl	80073f2 <SDIO_GetResponse>
 800668a:	4602      	mov	r2, r0
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2104      	movs	r1, #4
 8006696:	4618      	mov	r0, r3
 8006698:	f000 feab 	bl	80073f2 <SDIO_GetResponse>
 800669c:	4603      	mov	r3, r0
 800669e:	0d1a      	lsrs	r2, r3, #20
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80066a4:	f107 0310 	add.w	r3, r7, #16
 80066a8:	4619      	mov	r1, r3
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f7ff fbc6 	bl	8005e3c <HAL_SD_GetCardCSD>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d002      	beq.n	80066bc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80066b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80066ba:	e01f      	b.n	80066fc <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6819      	ldr	r1, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066c4:	041b      	lsls	r3, r3, #16
 80066c6:	461a      	mov	r2, r3
 80066c8:	f04f 0300 	mov.w	r3, #0
 80066cc:	4608      	mov	r0, r1
 80066ce:	f000 ff9b 	bl	8007608 <SDMMC_CmdSelDesel>
 80066d2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80066d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d001      	beq.n	80066de <SD_InitCard+0x172>
  {
    return errorstate;
 80066da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066dc:	e00e      	b.n	80066fc <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681d      	ldr	r5, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	466c      	mov	r4, sp
 80066e6:	f103 0210 	add.w	r2, r3, #16
 80066ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80066ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80066f0:	3304      	adds	r3, #4
 80066f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80066f4:	4628      	mov	r0, r5
 80066f6:	f000 fddf 	bl	80072b8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3740      	adds	r7, #64	; 0x40
 8006700:	46bd      	mov	sp, r7
 8006702:	bdb0      	pop	{r4, r5, r7, pc}

08006704 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800670c:	2300      	movs	r3, #0
 800670e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006710:	2300      	movs	r3, #0
 8006712:	617b      	str	r3, [r7, #20]
 8006714:	2300      	movs	r3, #0
 8006716:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4618      	mov	r0, r3
 800671e:	f000 ff96 	bl	800764e <SDMMC_CmdGoIdleState>
 8006722:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <SD_PowerON+0x2a>
  {
    return errorstate;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	e072      	b.n	8006814 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4618      	mov	r0, r3
 8006734:	f000 ffa9 	bl	800768a <SDMMC_CmdOperCond>
 8006738:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d00d      	beq.n	800675c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4618      	mov	r0, r3
 800674c:	f000 ff7f 	bl	800764e <SDMMC_CmdGoIdleState>
 8006750:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d004      	beq.n	8006762 <SD_PowerON+0x5e>
    {
      return errorstate;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	e05b      	b.n	8006814 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006766:	2b01      	cmp	r3, #1
 8006768:	d137      	bne.n	80067da <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2100      	movs	r1, #0
 8006770:	4618      	mov	r0, r3
 8006772:	f000 ffa9 	bl	80076c8 <SDMMC_CmdAppCommand>
 8006776:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d02d      	beq.n	80067da <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800677e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006782:	e047      	b.n	8006814 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	2100      	movs	r1, #0
 800678a:	4618      	mov	r0, r3
 800678c:	f000 ff9c 	bl	80076c8 <SDMMC_CmdAppCommand>
 8006790:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d001      	beq.n	800679c <SD_PowerON+0x98>
    {
      return errorstate;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	e03b      	b.n	8006814 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	491e      	ldr	r1, [pc, #120]	; (800681c <SD_PowerON+0x118>)
 80067a2:	4618      	mov	r0, r3
 80067a4:	f000 ffb2 	bl	800770c <SDMMC_CmdAppOperCommand>
 80067a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d002      	beq.n	80067b6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80067b0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80067b4:	e02e      	b.n	8006814 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2100      	movs	r1, #0
 80067bc:	4618      	mov	r0, r3
 80067be:	f000 fe18 	bl	80073f2 <SDIO_GetResponse>
 80067c2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	0fdb      	lsrs	r3, r3, #31
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d101      	bne.n	80067d0 <SD_PowerON+0xcc>
 80067cc:	2301      	movs	r3, #1
 80067ce:	e000      	b.n	80067d2 <SD_PowerON+0xce>
 80067d0:	2300      	movs	r3, #0
 80067d2:	613b      	str	r3, [r7, #16]

    count++;
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	3301      	adds	r3, #1
 80067d8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d802      	bhi.n	80067ea <SD_PowerON+0xe6>
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d0cc      	beq.n	8006784 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d902      	bls.n	80067fa <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80067f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80067f8:	e00c      	b.n	8006814 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006800:	2b00      	cmp	r3, #0
 8006802:	d003      	beq.n	800680c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	645a      	str	r2, [r3, #68]	; 0x44
 800680a:	e002      	b.n	8006812 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2200      	movs	r2, #0
 8006810:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006812:	2300      	movs	r3, #0
}
 8006814:	4618      	mov	r0, r3
 8006816:	3718      	adds	r7, #24
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}
 800681c:	c1100000 	.word	0xc1100000

08006820 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d102      	bne.n	8006836 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006830:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006834:	e018      	b.n	8006868 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800683e:	041b      	lsls	r3, r3, #16
 8006840:	4619      	mov	r1, r3
 8006842:	4610      	mov	r0, r2
 8006844:	f001 f826 	bl	8007894 <SDMMC_CmdSendStatus>
 8006848:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d001      	beq.n	8006854 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	e009      	b.n	8006868 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2100      	movs	r1, #0
 800685a:	4618      	mov	r0, r3
 800685c:	f000 fdc9 	bl	80073f2 <SDIO_GetResponse>
 8006860:	4602      	mov	r2, r0
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006866:	2300      	movs	r3, #0
}
 8006868:	4618      	mov	r0, r3
 800686a:	3710      	adds	r7, #16
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006878:	2300      	movs	r3, #0
 800687a:	60fb      	str	r3, [r7, #12]
 800687c:	2300      	movs	r3, #0
 800687e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2100      	movs	r1, #0
 8006886:	4618      	mov	r0, r3
 8006888:	f000 fdb3 	bl	80073f2 <SDIO_GetResponse>
 800688c:	4603      	mov	r3, r0
 800688e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006892:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006896:	d102      	bne.n	800689e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006898:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800689c:	e02f      	b.n	80068fe <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800689e:	f107 030c 	add.w	r3, r7, #12
 80068a2:	4619      	mov	r1, r3
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 f879 	bl	800699c <SD_FindSCR>
 80068aa:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d001      	beq.n	80068b6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	e023      	b.n	80068fe <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d01c      	beq.n	80068fa <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068c8:	041b      	lsls	r3, r3, #16
 80068ca:	4619      	mov	r1, r3
 80068cc:	4610      	mov	r0, r2
 80068ce:	f000 fefb 	bl	80076c8 <SDMMC_CmdAppCommand>
 80068d2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	e00f      	b.n	80068fe <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	2102      	movs	r1, #2
 80068e4:	4618      	mov	r0, r3
 80068e6:	f000 ff34 	bl	8007752 <SDMMC_CmdBusWidth>
 80068ea:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d001      	beq.n	80068f6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	e003      	b.n	80068fe <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80068f6:	2300      	movs	r3, #0
 80068f8:	e001      	b.n	80068fe <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80068fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3718      	adds	r7, #24
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}

08006906 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006906:	b580      	push	{r7, lr}
 8006908:	b086      	sub	sp, #24
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800690e:	2300      	movs	r3, #0
 8006910:	60fb      	str	r3, [r7, #12]
 8006912:	2300      	movs	r3, #0
 8006914:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2100      	movs	r1, #0
 800691c:	4618      	mov	r0, r3
 800691e:	f000 fd68 	bl	80073f2 <SDIO_GetResponse>
 8006922:	4603      	mov	r3, r0
 8006924:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006928:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800692c:	d102      	bne.n	8006934 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800692e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006932:	e02f      	b.n	8006994 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006934:	f107 030c 	add.w	r3, r7, #12
 8006938:	4619      	mov	r1, r3
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 f82e 	bl	800699c <SD_FindSCR>
 8006940:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d001      	beq.n	800694c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	e023      	b.n	8006994 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006952:	2b00      	cmp	r3, #0
 8006954:	d01c      	beq.n	8006990 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800695e:	041b      	lsls	r3, r3, #16
 8006960:	4619      	mov	r1, r3
 8006962:	4610      	mov	r0, r2
 8006964:	f000 feb0 	bl	80076c8 <SDMMC_CmdAppCommand>
 8006968:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d001      	beq.n	8006974 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	e00f      	b.n	8006994 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2100      	movs	r1, #0
 800697a:	4618      	mov	r0, r3
 800697c:	f000 fee9 	bl	8007752 <SDMMC_CmdBusWidth>
 8006980:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d001      	beq.n	800698c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	e003      	b.n	8006994 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800698c:	2300      	movs	r3, #0
 800698e:	e001      	b.n	8006994 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006990:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006994:	4618      	mov	r0, r3
 8006996:	3718      	adds	r7, #24
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800699c:	b590      	push	{r4, r7, lr}
 800699e:	b08f      	sub	sp, #60	; 0x3c
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80069a6:	f7fb fe73 	bl	8002690 <HAL_GetTick>
 80069aa:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80069ac:	2300      	movs	r3, #0
 80069ae:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80069b0:	2300      	movs	r3, #0
 80069b2:	60bb      	str	r3, [r7, #8]
 80069b4:	2300      	movs	r3, #0
 80069b6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2108      	movs	r1, #8
 80069c2:	4618      	mov	r0, r3
 80069c4:	f000 fd54 	bl	8007470 <SDMMC_CmdBlockLength>
 80069c8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80069ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d001      	beq.n	80069d4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80069d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d2:	e0b2      	b.n	8006b3a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069dc:	041b      	lsls	r3, r3, #16
 80069de:	4619      	mov	r1, r3
 80069e0:	4610      	mov	r0, r2
 80069e2:	f000 fe71 	bl	80076c8 <SDMMC_CmdAppCommand>
 80069e6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80069e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d001      	beq.n	80069f2 <SD_FindSCR+0x56>
  {
    return errorstate;
 80069ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069f0:	e0a3      	b.n	8006b3a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80069f2:	f04f 33ff 	mov.w	r3, #4294967295
 80069f6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80069f8:	2308      	movs	r3, #8
 80069fa:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80069fc:	2330      	movs	r3, #48	; 0x30
 80069fe:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006a00:	2302      	movs	r3, #2
 8006a02:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006a04:	2300      	movs	r3, #0
 8006a06:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f107 0210 	add.w	r2, r7, #16
 8006a14:	4611      	mov	r1, r2
 8006a16:	4618      	mov	r0, r3
 8006a18:	f000 fcfe 	bl	8007418 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f000 feb8 	bl	8007796 <SDMMC_CmdSendSCR>
 8006a26:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d02a      	beq.n	8006a84 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8006a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a30:	e083      	b.n	8006b3a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d00f      	beq.n	8006a60 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6819      	ldr	r1, [r3, #0]
 8006a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	f107 0208 	add.w	r2, r7, #8
 8006a4c:	18d4      	adds	r4, r2, r3
 8006a4e:	4608      	mov	r0, r1
 8006a50:	f000 fc5d 	bl	800730e <SDIO_ReadFIFO>
 8006a54:	4603      	mov	r3, r0
 8006a56:	6023      	str	r3, [r4, #0]
      index++;
 8006a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	637b      	str	r3, [r7, #52]	; 0x34
 8006a5e:	e006      	b.n	8006a6e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d012      	beq.n	8006a94 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006a6e:	f7fb fe0f 	bl	8002690 <HAL_GetTick>
 8006a72:	4602      	mov	r2, r0
 8006a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a7c:	d102      	bne.n	8006a84 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006a7e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006a82:	e05a      	b.n	8006b3a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a8a:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d0cf      	beq.n	8006a32 <SD_FindSCR+0x96>
 8006a92:	e000      	b.n	8006a96 <SD_FindSCR+0xfa>
      break;
 8006a94:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a9c:	f003 0308 	and.w	r3, r3, #8
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d005      	beq.n	8006ab0 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2208      	movs	r2, #8
 8006aaa:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006aac:	2308      	movs	r3, #8
 8006aae:	e044      	b.n	8006b3a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ab6:	f003 0302 	and.w	r3, r3, #2
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d005      	beq.n	8006aca <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2202      	movs	r2, #2
 8006ac4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006ac6:	2302      	movs	r3, #2
 8006ac8:	e037      	b.n	8006b3a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ad0:	f003 0320 	and.w	r3, r3, #32
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d005      	beq.n	8006ae4 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2220      	movs	r2, #32
 8006ade:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006ae0:	2320      	movs	r3, #32
 8006ae2:	e02a      	b.n	8006b3a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f240 523a 	movw	r2, #1338	; 0x53a
 8006aec:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	061a      	lsls	r2, r3, #24
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	021b      	lsls	r3, r3, #8
 8006af6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006afa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	0a1b      	lsrs	r3, r3, #8
 8006b00:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006b04:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	0e1b      	lsrs	r3, r3, #24
 8006b0a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b0e:	601a      	str	r2, [r3, #0]
    scr++;
 8006b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b12:	3304      	adds	r3, #4
 8006b14:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	061a      	lsls	r2, r3, #24
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	021b      	lsls	r3, r3, #8
 8006b1e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006b22:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	0a1b      	lsrs	r3, r3, #8
 8006b28:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006b2c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	0e1b      	lsrs	r3, r3, #24
 8006b32:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b36:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	373c      	adds	r7, #60	; 0x3c
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd90      	pop	{r4, r7, pc}

08006b42 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006b42:	b580      	push	{r7, lr}
 8006b44:	b086      	sub	sp, #24
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b4e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b54:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d03f      	beq.n	8006bdc <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	617b      	str	r3, [r7, #20]
 8006b60:	e033      	b.n	8006bca <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4618      	mov	r0, r3
 8006b68:	f000 fbd1 	bl	800730e <SDIO_ReadFIFO>
 8006b6c:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	b2da      	uxtb	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	3301      	adds	r3, #1
 8006b7a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	0a1b      	lsrs	r3, r3, #8
 8006b86:	b2da      	uxtb	r2, r3
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	3b01      	subs	r3, #1
 8006b96:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	0c1b      	lsrs	r3, r3, #16
 8006b9c:	b2da      	uxtb	r2, r3
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	3b01      	subs	r3, #1
 8006bac:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	0e1b      	lsrs	r3, r3, #24
 8006bb2:	b2da      	uxtb	r2, r3
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	617b      	str	r3, [r7, #20]
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	2b07      	cmp	r3, #7
 8006bce:	d9c8      	bls.n	8006b62 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8006bdc:	bf00      	nop
 8006bde:	3718      	adds	r7, #24
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b086      	sub	sp, #24
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d043      	beq.n	8006c86 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8006bfe:	2300      	movs	r3, #0
 8006c00:	617b      	str	r3, [r7, #20]
 8006c02:	e037      	b.n	8006c74 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	3b01      	subs	r3, #1
 8006c14:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	021a      	lsls	r2, r3, #8
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	3301      	adds	r3, #1
 8006c26:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	041a      	lsls	r2, r3, #16
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	3b01      	subs	r3, #1
 8006c44:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	061a      	lsls	r2, r3, #24
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	3301      	adds	r3, #1
 8006c56:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f107 0208 	add.w	r2, r7, #8
 8006c66:	4611      	mov	r1, r2
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f000 fb5d 	bl	8007328 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	3301      	adds	r3, #1
 8006c72:	617b      	str	r3, [r7, #20]
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	2b07      	cmp	r3, #7
 8006c78:	d9c4      	bls.n	8006c04 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	693a      	ldr	r2, [r7, #16]
 8006c84:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8006c86:	bf00      	nop
 8006c88:	3718      	adds	r7, #24
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}

08006c8e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c8e:	b580      	push	{r7, lr}
 8006c90:	b082      	sub	sp, #8
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d101      	bne.n	8006ca0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e03f      	b.n	8006d20 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d106      	bne.n	8006cba <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f7fb fb17 	bl	80022e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2224      	movs	r2, #36	; 0x24
 8006cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	68da      	ldr	r2, [r3, #12]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006cd0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 f928 	bl	8006f28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	691a      	ldr	r2, [r3, #16]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ce6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	695a      	ldr	r2, [r3, #20]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006cf6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	68da      	ldr	r2, [r3, #12]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d06:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2220      	movs	r2, #32
 8006d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2220      	movs	r2, #32
 8006d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3708      	adds	r7, #8
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b08a      	sub	sp, #40	; 0x28
 8006d2c:	af02      	add	r7, sp, #8
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	60b9      	str	r1, [r7, #8]
 8006d32:	603b      	str	r3, [r7, #0]
 8006d34:	4613      	mov	r3, r2
 8006d36:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	2b20      	cmp	r3, #32
 8006d46:	d17c      	bne.n	8006e42 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d002      	beq.n	8006d54 <HAL_UART_Transmit+0x2c>
 8006d4e:	88fb      	ldrh	r3, [r7, #6]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	e075      	b.n	8006e44 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d101      	bne.n	8006d66 <HAL_UART_Transmit+0x3e>
 8006d62:	2302      	movs	r3, #2
 8006d64:	e06e      	b.n	8006e44 <HAL_UART_Transmit+0x11c>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2201      	movs	r2, #1
 8006d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2200      	movs	r2, #0
 8006d72:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2221      	movs	r2, #33	; 0x21
 8006d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d7c:	f7fb fc88 	bl	8002690 <HAL_GetTick>
 8006d80:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	88fa      	ldrh	r2, [r7, #6]
 8006d86:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	88fa      	ldrh	r2, [r7, #6]
 8006d8c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d96:	d108      	bne.n	8006daa <HAL_UART_Transmit+0x82>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	691b      	ldr	r3, [r3, #16]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d104      	bne.n	8006daa <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006da0:	2300      	movs	r3, #0
 8006da2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	61bb      	str	r3, [r7, #24]
 8006da8:	e003      	b.n	8006db2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006dae:	2300      	movs	r3, #0
 8006db0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006dba:	e02a      	b.n	8006e12 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	2180      	movs	r1, #128	; 0x80
 8006dc6:	68f8      	ldr	r0, [r7, #12]
 8006dc8:	f000 f840 	bl	8006e4c <UART_WaitOnFlagUntilTimeout>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d001      	beq.n	8006dd6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e036      	b.n	8006e44 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d10b      	bne.n	8006df4 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	881b      	ldrh	r3, [r3, #0]
 8006de0:	461a      	mov	r2, r3
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dea:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	3302      	adds	r3, #2
 8006df0:	61bb      	str	r3, [r7, #24]
 8006df2:	e007      	b.n	8006e04 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	781a      	ldrb	r2, [r3, #0]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006dfe:	69fb      	ldr	r3, [r7, #28]
 8006e00:	3301      	adds	r3, #1
 8006e02:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1cf      	bne.n	8006dbc <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	9300      	str	r3, [sp, #0]
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	2200      	movs	r2, #0
 8006e24:	2140      	movs	r1, #64	; 0x40
 8006e26:	68f8      	ldr	r0, [r7, #12]
 8006e28:	f000 f810 	bl	8006e4c <UART_WaitOnFlagUntilTimeout>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d001      	beq.n	8006e36 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	e006      	b.n	8006e44 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2220      	movs	r2, #32
 8006e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	e000      	b.n	8006e44 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006e42:	2302      	movs	r3, #2
  }
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3720      	adds	r7, #32
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b090      	sub	sp, #64	; 0x40
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	603b      	str	r3, [r7, #0]
 8006e58:	4613      	mov	r3, r2
 8006e5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e5c:	e050      	b.n	8006f00 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e64:	d04c      	beq.n	8006f00 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006e66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d007      	beq.n	8006e7c <UART_WaitOnFlagUntilTimeout+0x30>
 8006e6c:	f7fb fc10 	bl	8002690 <HAL_GetTick>
 8006e70:	4602      	mov	r2, r0
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	1ad3      	subs	r3, r2, r3
 8006e76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d241      	bcs.n	8006f00 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	330c      	adds	r3, #12
 8006e82:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e86:	e853 3f00 	ldrex	r3, [r3]
 8006e8a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006e92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	330c      	adds	r3, #12
 8006e9a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006e9c:	637a      	str	r2, [r7, #52]	; 0x34
 8006e9e:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ea2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ea4:	e841 2300 	strex	r3, r2, [r1]
 8006ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d1e5      	bne.n	8006e7c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	3314      	adds	r3, #20
 8006eb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	e853 3f00 	ldrex	r3, [r3]
 8006ebe:	613b      	str	r3, [r7, #16]
   return(result);
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f023 0301 	bic.w	r3, r3, #1
 8006ec6:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3314      	adds	r3, #20
 8006ece:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ed0:	623a      	str	r2, [r7, #32]
 8006ed2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed4:	69f9      	ldr	r1, [r7, #28]
 8006ed6:	6a3a      	ldr	r2, [r7, #32]
 8006ed8:	e841 2300 	strex	r3, r2, [r1]
 8006edc:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d1e5      	bne.n	8006eb0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2220      	movs	r2, #32
 8006ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2220      	movs	r2, #32
 8006ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006efc:	2303      	movs	r3, #3
 8006efe:	e00f      	b.n	8006f20 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	4013      	ands	r3, r2
 8006f0a:	68ba      	ldr	r2, [r7, #8]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	bf0c      	ite	eq
 8006f10:	2301      	moveq	r3, #1
 8006f12:	2300      	movne	r3, #0
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	461a      	mov	r2, r3
 8006f18:	79fb      	ldrb	r3, [r7, #7]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d09f      	beq.n	8006e5e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f1e:	2300      	movs	r3, #0
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	3740      	adds	r7, #64	; 0x40
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}

08006f28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f2c:	b09f      	sub	sp, #124	; 0x7c
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006f3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f3e:	68d9      	ldr	r1, [r3, #12]
 8006f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	ea40 0301 	orr.w	r3, r0, r1
 8006f48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006f4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f4c:	689a      	ldr	r2, [r3, #8]
 8006f4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	431a      	orrs	r2, r3
 8006f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f56:	695b      	ldr	r3, [r3, #20]
 8006f58:	431a      	orrs	r2, r3
 8006f5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f5c:	69db      	ldr	r3, [r3, #28]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68db      	ldr	r3, [r3, #12]
 8006f68:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006f6c:	f021 010c 	bic.w	r1, r1, #12
 8006f70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006f76:	430b      	orrs	r3, r1
 8006f78:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	695b      	ldr	r3, [r3, #20]
 8006f80:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006f84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f86:	6999      	ldr	r1, [r3, #24]
 8006f88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	ea40 0301 	orr.w	r3, r0, r1
 8006f90:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	4bc5      	ldr	r3, [pc, #788]	; (80072ac <UART_SetConfig+0x384>)
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d004      	beq.n	8006fa6 <UART_SetConfig+0x7e>
 8006f9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	4bc3      	ldr	r3, [pc, #780]	; (80072b0 <UART_SetConfig+0x388>)
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d103      	bne.n	8006fae <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006fa6:	f7fe f83f 	bl	8005028 <HAL_RCC_GetPCLK2Freq>
 8006faa:	6778      	str	r0, [r7, #116]	; 0x74
 8006fac:	e002      	b.n	8006fb4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006fae:	f7fe f827 	bl	8005000 <HAL_RCC_GetPCLK1Freq>
 8006fb2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fb6:	69db      	ldr	r3, [r3, #28]
 8006fb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fbc:	f040 80b6 	bne.w	800712c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006fc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fc2:	461c      	mov	r4, r3
 8006fc4:	f04f 0500 	mov.w	r5, #0
 8006fc8:	4622      	mov	r2, r4
 8006fca:	462b      	mov	r3, r5
 8006fcc:	1891      	adds	r1, r2, r2
 8006fce:	6439      	str	r1, [r7, #64]	; 0x40
 8006fd0:	415b      	adcs	r3, r3
 8006fd2:	647b      	str	r3, [r7, #68]	; 0x44
 8006fd4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006fd8:	1912      	adds	r2, r2, r4
 8006fda:	eb45 0303 	adc.w	r3, r5, r3
 8006fde:	f04f 0000 	mov.w	r0, #0
 8006fe2:	f04f 0100 	mov.w	r1, #0
 8006fe6:	00d9      	lsls	r1, r3, #3
 8006fe8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006fec:	00d0      	lsls	r0, r2, #3
 8006fee:	4602      	mov	r2, r0
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	1911      	adds	r1, r2, r4
 8006ff4:	6639      	str	r1, [r7, #96]	; 0x60
 8006ff6:	416b      	adcs	r3, r5
 8006ff8:	667b      	str	r3, [r7, #100]	; 0x64
 8006ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	461a      	mov	r2, r3
 8007000:	f04f 0300 	mov.w	r3, #0
 8007004:	1891      	adds	r1, r2, r2
 8007006:	63b9      	str	r1, [r7, #56]	; 0x38
 8007008:	415b      	adcs	r3, r3
 800700a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800700c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007010:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007014:	f7f9 f934 	bl	8000280 <__aeabi_uldivmod>
 8007018:	4602      	mov	r2, r0
 800701a:	460b      	mov	r3, r1
 800701c:	4ba5      	ldr	r3, [pc, #660]	; (80072b4 <UART_SetConfig+0x38c>)
 800701e:	fba3 2302 	umull	r2, r3, r3, r2
 8007022:	095b      	lsrs	r3, r3, #5
 8007024:	011e      	lsls	r6, r3, #4
 8007026:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007028:	461c      	mov	r4, r3
 800702a:	f04f 0500 	mov.w	r5, #0
 800702e:	4622      	mov	r2, r4
 8007030:	462b      	mov	r3, r5
 8007032:	1891      	adds	r1, r2, r2
 8007034:	6339      	str	r1, [r7, #48]	; 0x30
 8007036:	415b      	adcs	r3, r3
 8007038:	637b      	str	r3, [r7, #52]	; 0x34
 800703a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800703e:	1912      	adds	r2, r2, r4
 8007040:	eb45 0303 	adc.w	r3, r5, r3
 8007044:	f04f 0000 	mov.w	r0, #0
 8007048:	f04f 0100 	mov.w	r1, #0
 800704c:	00d9      	lsls	r1, r3, #3
 800704e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007052:	00d0      	lsls	r0, r2, #3
 8007054:	4602      	mov	r2, r0
 8007056:	460b      	mov	r3, r1
 8007058:	1911      	adds	r1, r2, r4
 800705a:	65b9      	str	r1, [r7, #88]	; 0x58
 800705c:	416b      	adcs	r3, r5
 800705e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007060:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	461a      	mov	r2, r3
 8007066:	f04f 0300 	mov.w	r3, #0
 800706a:	1891      	adds	r1, r2, r2
 800706c:	62b9      	str	r1, [r7, #40]	; 0x28
 800706e:	415b      	adcs	r3, r3
 8007070:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007072:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007076:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800707a:	f7f9 f901 	bl	8000280 <__aeabi_uldivmod>
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	4b8c      	ldr	r3, [pc, #560]	; (80072b4 <UART_SetConfig+0x38c>)
 8007084:	fba3 1302 	umull	r1, r3, r3, r2
 8007088:	095b      	lsrs	r3, r3, #5
 800708a:	2164      	movs	r1, #100	; 0x64
 800708c:	fb01 f303 	mul.w	r3, r1, r3
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	00db      	lsls	r3, r3, #3
 8007094:	3332      	adds	r3, #50	; 0x32
 8007096:	4a87      	ldr	r2, [pc, #540]	; (80072b4 <UART_SetConfig+0x38c>)
 8007098:	fba2 2303 	umull	r2, r3, r2, r3
 800709c:	095b      	lsrs	r3, r3, #5
 800709e:	005b      	lsls	r3, r3, #1
 80070a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80070a4:	441e      	add	r6, r3
 80070a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070a8:	4618      	mov	r0, r3
 80070aa:	f04f 0100 	mov.w	r1, #0
 80070ae:	4602      	mov	r2, r0
 80070b0:	460b      	mov	r3, r1
 80070b2:	1894      	adds	r4, r2, r2
 80070b4:	623c      	str	r4, [r7, #32]
 80070b6:	415b      	adcs	r3, r3
 80070b8:	627b      	str	r3, [r7, #36]	; 0x24
 80070ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070be:	1812      	adds	r2, r2, r0
 80070c0:	eb41 0303 	adc.w	r3, r1, r3
 80070c4:	f04f 0400 	mov.w	r4, #0
 80070c8:	f04f 0500 	mov.w	r5, #0
 80070cc:	00dd      	lsls	r5, r3, #3
 80070ce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80070d2:	00d4      	lsls	r4, r2, #3
 80070d4:	4622      	mov	r2, r4
 80070d6:	462b      	mov	r3, r5
 80070d8:	1814      	adds	r4, r2, r0
 80070da:	653c      	str	r4, [r7, #80]	; 0x50
 80070dc:	414b      	adcs	r3, r1
 80070de:	657b      	str	r3, [r7, #84]	; 0x54
 80070e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	461a      	mov	r2, r3
 80070e6:	f04f 0300 	mov.w	r3, #0
 80070ea:	1891      	adds	r1, r2, r2
 80070ec:	61b9      	str	r1, [r7, #24]
 80070ee:	415b      	adcs	r3, r3
 80070f0:	61fb      	str	r3, [r7, #28]
 80070f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80070f6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80070fa:	f7f9 f8c1 	bl	8000280 <__aeabi_uldivmod>
 80070fe:	4602      	mov	r2, r0
 8007100:	460b      	mov	r3, r1
 8007102:	4b6c      	ldr	r3, [pc, #432]	; (80072b4 <UART_SetConfig+0x38c>)
 8007104:	fba3 1302 	umull	r1, r3, r3, r2
 8007108:	095b      	lsrs	r3, r3, #5
 800710a:	2164      	movs	r1, #100	; 0x64
 800710c:	fb01 f303 	mul.w	r3, r1, r3
 8007110:	1ad3      	subs	r3, r2, r3
 8007112:	00db      	lsls	r3, r3, #3
 8007114:	3332      	adds	r3, #50	; 0x32
 8007116:	4a67      	ldr	r2, [pc, #412]	; (80072b4 <UART_SetConfig+0x38c>)
 8007118:	fba2 2303 	umull	r2, r3, r2, r3
 800711c:	095b      	lsrs	r3, r3, #5
 800711e:	f003 0207 	and.w	r2, r3, #7
 8007122:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4432      	add	r2, r6
 8007128:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800712a:	e0b9      	b.n	80072a0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800712c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800712e:	461c      	mov	r4, r3
 8007130:	f04f 0500 	mov.w	r5, #0
 8007134:	4622      	mov	r2, r4
 8007136:	462b      	mov	r3, r5
 8007138:	1891      	adds	r1, r2, r2
 800713a:	6139      	str	r1, [r7, #16]
 800713c:	415b      	adcs	r3, r3
 800713e:	617b      	str	r3, [r7, #20]
 8007140:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007144:	1912      	adds	r2, r2, r4
 8007146:	eb45 0303 	adc.w	r3, r5, r3
 800714a:	f04f 0000 	mov.w	r0, #0
 800714e:	f04f 0100 	mov.w	r1, #0
 8007152:	00d9      	lsls	r1, r3, #3
 8007154:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007158:	00d0      	lsls	r0, r2, #3
 800715a:	4602      	mov	r2, r0
 800715c:	460b      	mov	r3, r1
 800715e:	eb12 0804 	adds.w	r8, r2, r4
 8007162:	eb43 0905 	adc.w	r9, r3, r5
 8007166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	4618      	mov	r0, r3
 800716c:	f04f 0100 	mov.w	r1, #0
 8007170:	f04f 0200 	mov.w	r2, #0
 8007174:	f04f 0300 	mov.w	r3, #0
 8007178:	008b      	lsls	r3, r1, #2
 800717a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800717e:	0082      	lsls	r2, r0, #2
 8007180:	4640      	mov	r0, r8
 8007182:	4649      	mov	r1, r9
 8007184:	f7f9 f87c 	bl	8000280 <__aeabi_uldivmod>
 8007188:	4602      	mov	r2, r0
 800718a:	460b      	mov	r3, r1
 800718c:	4b49      	ldr	r3, [pc, #292]	; (80072b4 <UART_SetConfig+0x38c>)
 800718e:	fba3 2302 	umull	r2, r3, r3, r2
 8007192:	095b      	lsrs	r3, r3, #5
 8007194:	011e      	lsls	r6, r3, #4
 8007196:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007198:	4618      	mov	r0, r3
 800719a:	f04f 0100 	mov.w	r1, #0
 800719e:	4602      	mov	r2, r0
 80071a0:	460b      	mov	r3, r1
 80071a2:	1894      	adds	r4, r2, r2
 80071a4:	60bc      	str	r4, [r7, #8]
 80071a6:	415b      	adcs	r3, r3
 80071a8:	60fb      	str	r3, [r7, #12]
 80071aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80071ae:	1812      	adds	r2, r2, r0
 80071b0:	eb41 0303 	adc.w	r3, r1, r3
 80071b4:	f04f 0400 	mov.w	r4, #0
 80071b8:	f04f 0500 	mov.w	r5, #0
 80071bc:	00dd      	lsls	r5, r3, #3
 80071be:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80071c2:	00d4      	lsls	r4, r2, #3
 80071c4:	4622      	mov	r2, r4
 80071c6:	462b      	mov	r3, r5
 80071c8:	1814      	adds	r4, r2, r0
 80071ca:	64bc      	str	r4, [r7, #72]	; 0x48
 80071cc:	414b      	adcs	r3, r1
 80071ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80071d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	4618      	mov	r0, r3
 80071d6:	f04f 0100 	mov.w	r1, #0
 80071da:	f04f 0200 	mov.w	r2, #0
 80071de:	f04f 0300 	mov.w	r3, #0
 80071e2:	008b      	lsls	r3, r1, #2
 80071e4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80071e8:	0082      	lsls	r2, r0, #2
 80071ea:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80071ee:	f7f9 f847 	bl	8000280 <__aeabi_uldivmod>
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	4b2f      	ldr	r3, [pc, #188]	; (80072b4 <UART_SetConfig+0x38c>)
 80071f8:	fba3 1302 	umull	r1, r3, r3, r2
 80071fc:	095b      	lsrs	r3, r3, #5
 80071fe:	2164      	movs	r1, #100	; 0x64
 8007200:	fb01 f303 	mul.w	r3, r1, r3
 8007204:	1ad3      	subs	r3, r2, r3
 8007206:	011b      	lsls	r3, r3, #4
 8007208:	3332      	adds	r3, #50	; 0x32
 800720a:	4a2a      	ldr	r2, [pc, #168]	; (80072b4 <UART_SetConfig+0x38c>)
 800720c:	fba2 2303 	umull	r2, r3, r2, r3
 8007210:	095b      	lsrs	r3, r3, #5
 8007212:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007216:	441e      	add	r6, r3
 8007218:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800721a:	4618      	mov	r0, r3
 800721c:	f04f 0100 	mov.w	r1, #0
 8007220:	4602      	mov	r2, r0
 8007222:	460b      	mov	r3, r1
 8007224:	1894      	adds	r4, r2, r2
 8007226:	603c      	str	r4, [r7, #0]
 8007228:	415b      	adcs	r3, r3
 800722a:	607b      	str	r3, [r7, #4]
 800722c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007230:	1812      	adds	r2, r2, r0
 8007232:	eb41 0303 	adc.w	r3, r1, r3
 8007236:	f04f 0400 	mov.w	r4, #0
 800723a:	f04f 0500 	mov.w	r5, #0
 800723e:	00dd      	lsls	r5, r3, #3
 8007240:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007244:	00d4      	lsls	r4, r2, #3
 8007246:	4622      	mov	r2, r4
 8007248:	462b      	mov	r3, r5
 800724a:	eb12 0a00 	adds.w	sl, r2, r0
 800724e:	eb43 0b01 	adc.w	fp, r3, r1
 8007252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	4618      	mov	r0, r3
 8007258:	f04f 0100 	mov.w	r1, #0
 800725c:	f04f 0200 	mov.w	r2, #0
 8007260:	f04f 0300 	mov.w	r3, #0
 8007264:	008b      	lsls	r3, r1, #2
 8007266:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800726a:	0082      	lsls	r2, r0, #2
 800726c:	4650      	mov	r0, sl
 800726e:	4659      	mov	r1, fp
 8007270:	f7f9 f806 	bl	8000280 <__aeabi_uldivmod>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	4b0e      	ldr	r3, [pc, #56]	; (80072b4 <UART_SetConfig+0x38c>)
 800727a:	fba3 1302 	umull	r1, r3, r3, r2
 800727e:	095b      	lsrs	r3, r3, #5
 8007280:	2164      	movs	r1, #100	; 0x64
 8007282:	fb01 f303 	mul.w	r3, r1, r3
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	011b      	lsls	r3, r3, #4
 800728a:	3332      	adds	r3, #50	; 0x32
 800728c:	4a09      	ldr	r2, [pc, #36]	; (80072b4 <UART_SetConfig+0x38c>)
 800728e:	fba2 2303 	umull	r2, r3, r2, r3
 8007292:	095b      	lsrs	r3, r3, #5
 8007294:	f003 020f 	and.w	r2, r3, #15
 8007298:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4432      	add	r2, r6
 800729e:	609a      	str	r2, [r3, #8]
}
 80072a0:	bf00      	nop
 80072a2:	377c      	adds	r7, #124	; 0x7c
 80072a4:	46bd      	mov	sp, r7
 80072a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072aa:	bf00      	nop
 80072ac:	40011000 	.word	0x40011000
 80072b0:	40011400 	.word	0x40011400
 80072b4:	51eb851f 	.word	0x51eb851f

080072b8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80072b8:	b084      	sub	sp, #16
 80072ba:	b480      	push	{r7}
 80072bc:	b085      	sub	sp, #20
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
 80072c2:	f107 001c 	add.w	r0, r7, #28
 80072c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80072ca:	2300      	movs	r3, #0
 80072cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80072ce:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80072d0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80072d2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80072d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80072d6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80072d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80072da:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80072dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80072de:	431a      	orrs	r2, r3
             Init.ClockDiv
 80072e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80072e2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80072f2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	431a      	orrs	r2, r3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80072fe:	2300      	movs	r3, #0
}
 8007300:	4618      	mov	r0, r3
 8007302:	3714      	adds	r7, #20
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	b004      	add	sp, #16
 800730c:	4770      	bx	lr

0800730e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800730e:	b480      	push	{r7}
 8007310:	b083      	sub	sp, #12
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800731c:	4618      	mov	r0, r3
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800733c:	2300      	movs	r3, #0
}
 800733e:	4618      	mov	r0, r3
 8007340:	370c      	adds	r7, #12
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr

0800734a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800734a:	b580      	push	{r7, lr}
 800734c:	b082      	sub	sp, #8
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2203      	movs	r2, #3
 8007356:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8007358:	2002      	movs	r0, #2
 800735a:	f7fb f9a5 	bl	80026a8 <HAL_Delay>
  
  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 0303 	and.w	r3, r3, #3
}
 8007378:	4618      	mov	r0, r3
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800738e:	2300      	movs	r3, #0
 8007390:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80073a2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80073a8:	431a      	orrs	r2, r3
                       Command->CPSM);
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80073ae:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80073be:	f023 030f 	bic.w	r3, r3, #15
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	431a      	orrs	r2, r3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80073ca:	2300      	movs	r3, #0
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3714      	adds	r7, #20
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr

080073d8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	691b      	ldr	r3, [r3, #16]
 80073e4:	b2db      	uxtb	r3, r3
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	370c      	adds	r7, #12
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr

080073f2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80073f2:	b480      	push	{r7}
 80073f4:	b085      	sub	sp, #20
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	6078      	str	r0, [r7, #4]
 80073fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	3314      	adds	r3, #20
 8007400:	461a      	mov	r2, r3
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	4413      	add	r3, r2
 8007406:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
}  
 800740c:	4618      	mov	r0, r3
 800740e:	3714      	adds	r7, #20
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007418:	b480      	push	{r7}
 800741a:	b085      	sub	sp, #20
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
 8007420:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007422:	2300      	movs	r3, #0
 8007424:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	685a      	ldr	r2, [r3, #4]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800743e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007444:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800744a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800744c:	68fa      	ldr	r2, [r7, #12]
 800744e:	4313      	orrs	r3, r2
 8007450:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007456:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	431a      	orrs	r2, r3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007462:	2300      	movs	r3, #0

}
 8007464:	4618      	mov	r0, r3
 8007466:	3714      	adds	r7, #20
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b088      	sub	sp, #32
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800747e:	2310      	movs	r3, #16
 8007480:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007482:	2340      	movs	r3, #64	; 0x40
 8007484:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007486:	2300      	movs	r3, #0
 8007488:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800748a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800748e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007490:	f107 0308 	add.w	r3, r7, #8
 8007494:	4619      	mov	r1, r3
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f7ff ff74 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800749c:	f241 3288 	movw	r2, #5000	; 0x1388
 80074a0:	2110      	movs	r1, #16
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 fa44 	bl	8007930 <SDMMC_GetCmdResp1>
 80074a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074aa:	69fb      	ldr	r3, [r7, #28]
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3720      	adds	r7, #32
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b088      	sub	sp, #32
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80074c2:	2311      	movs	r3, #17
 80074c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80074c6:	2340      	movs	r3, #64	; 0x40
 80074c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80074ca:	2300      	movs	r3, #0
 80074cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80074ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80074d4:	f107 0308 	add.w	r3, r7, #8
 80074d8:	4619      	mov	r1, r3
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f7ff ff52 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80074e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80074e4:	2111      	movs	r1, #17
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 fa22 	bl	8007930 <SDMMC_GetCmdResp1>
 80074ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074ee:	69fb      	ldr	r3, [r7, #28]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3720      	adds	r7, #32
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b088      	sub	sp, #32
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007506:	2312      	movs	r3, #18
 8007508:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800750a:	2340      	movs	r3, #64	; 0x40
 800750c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800750e:	2300      	movs	r3, #0
 8007510:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007516:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007518:	f107 0308 	add.w	r3, r7, #8
 800751c:	4619      	mov	r1, r3
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f7ff ff30 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007524:	f241 3288 	movw	r2, #5000	; 0x1388
 8007528:	2112      	movs	r1, #18
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 fa00 	bl	8007930 <SDMMC_GetCmdResp1>
 8007530:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007532:	69fb      	ldr	r3, [r7, #28]
}
 8007534:	4618      	mov	r0, r3
 8007536:	3720      	adds	r7, #32
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b088      	sub	sp, #32
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800754a:	2318      	movs	r3, #24
 800754c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800754e:	2340      	movs	r3, #64	; 0x40
 8007550:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007552:	2300      	movs	r3, #0
 8007554:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007556:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800755a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800755c:	f107 0308 	add.w	r3, r7, #8
 8007560:	4619      	mov	r1, r3
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f7ff ff0e 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007568:	f241 3288 	movw	r2, #5000	; 0x1388
 800756c:	2118      	movs	r1, #24
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f9de 	bl	8007930 <SDMMC_GetCmdResp1>
 8007574:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007576:	69fb      	ldr	r3, [r7, #28]
}
 8007578:	4618      	mov	r0, r3
 800757a:	3720      	adds	r7, #32
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b088      	sub	sp, #32
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800758e:	2319      	movs	r3, #25
 8007590:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007592:	2340      	movs	r3, #64	; 0x40
 8007594:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007596:	2300      	movs	r3, #0
 8007598:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800759a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800759e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075a0:	f107 0308 	add.w	r3, r7, #8
 80075a4:	4619      	mov	r1, r3
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f7ff feec 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80075ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80075b0:	2119      	movs	r1, #25
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f000 f9bc 	bl	8007930 <SDMMC_GetCmdResp1>
 80075b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075ba:	69fb      	ldr	r3, [r7, #28]
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3720      	adds	r7, #32
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b088      	sub	sp, #32
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80075cc:	2300      	movs	r3, #0
 80075ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80075d0:	230c      	movs	r3, #12
 80075d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075d4:	2340      	movs	r3, #64	; 0x40
 80075d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075d8:	2300      	movs	r3, #0
 80075da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075e0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075e2:	f107 0308 	add.w	r3, r7, #8
 80075e6:	4619      	mov	r1, r3
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f7ff fecb 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80075ee:	4a05      	ldr	r2, [pc, #20]	; (8007604 <SDMMC_CmdStopTransfer+0x40>)
 80075f0:	210c      	movs	r1, #12
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f000 f99c 	bl	8007930 <SDMMC_GetCmdResp1>
 80075f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075fa:	69fb      	ldr	r3, [r7, #28]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3720      	adds	r7, #32
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}
 8007604:	05f5e100 	.word	0x05f5e100

08007608 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b08a      	sub	sp, #40	; 0x28
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007618:	2307      	movs	r3, #7
 800761a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800761c:	2340      	movs	r3, #64	; 0x40
 800761e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007620:	2300      	movs	r3, #0
 8007622:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007624:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007628:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800762a:	f107 0310 	add.w	r3, r7, #16
 800762e:	4619      	mov	r1, r3
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f7ff fea7 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8007636:	f241 3288 	movw	r2, #5000	; 0x1388
 800763a:	2107      	movs	r1, #7
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f000 f977 	bl	8007930 <SDMMC_GetCmdResp1>
 8007642:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8007644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007646:	4618      	mov	r0, r3
 8007648:	3728      	adds	r7, #40	; 0x28
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}

0800764e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800764e:	b580      	push	{r7, lr}
 8007650:	b088      	sub	sp, #32
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007656:	2300      	movs	r3, #0
 8007658:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800765a:	2300      	movs	r3, #0
 800765c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800765e:	2300      	movs	r3, #0
 8007660:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007662:	2300      	movs	r3, #0
 8007664:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007666:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800766a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800766c:	f107 0308 	add.w	r3, r7, #8
 8007670:	4619      	mov	r1, r3
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7ff fe86 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 f92d 	bl	80078d8 <SDMMC_GetCmdError>
 800767e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007680:	69fb      	ldr	r3, [r7, #28]
}
 8007682:	4618      	mov	r0, r3
 8007684:	3720      	adds	r7, #32
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}

0800768a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800768a:	b580      	push	{r7, lr}
 800768c:	b088      	sub	sp, #32
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007692:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8007696:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007698:	2308      	movs	r3, #8
 800769a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800769c:	2340      	movs	r3, #64	; 0x40
 800769e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076a0:	2300      	movs	r3, #0
 80076a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076a8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076aa:	f107 0308 	add.w	r3, r7, #8
 80076ae:	4619      	mov	r1, r3
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f7ff fe67 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 fb24 	bl	8007d04 <SDMMC_GetCmdResp7>
 80076bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076be:	69fb      	ldr	r3, [r7, #28]
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3720      	adds	r7, #32
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b088      	sub	sp, #32
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80076d6:	2337      	movs	r3, #55	; 0x37
 80076d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076da:	2340      	movs	r3, #64	; 0x40
 80076dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076de:	2300      	movs	r3, #0
 80076e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076e8:	f107 0308 	add.w	r3, r7, #8
 80076ec:	4619      	mov	r1, r3
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f7ff fe48 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80076f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80076f8:	2137      	movs	r1, #55	; 0x37
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 f918 	bl	8007930 <SDMMC_GetCmdResp1>
 8007700:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007702:	69fb      	ldr	r3, [r7, #28]
}
 8007704:	4618      	mov	r0, r3
 8007706:	3720      	adds	r7, #32
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b088      	sub	sp, #32
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800771c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007720:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007722:	2329      	movs	r3, #41	; 0x29
 8007724:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007726:	2340      	movs	r3, #64	; 0x40
 8007728:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800772a:	2300      	movs	r3, #0
 800772c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800772e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007732:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007734:	f107 0308 	add.w	r3, r7, #8
 8007738:	4619      	mov	r1, r3
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f7ff fe22 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f000 fa2b 	bl	8007b9c <SDMMC_GetCmdResp3>
 8007746:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007748:	69fb      	ldr	r3, [r7, #28]
}
 800774a:	4618      	mov	r0, r3
 800774c:	3720      	adds	r7, #32
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}

08007752 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8007752:	b580      	push	{r7, lr}
 8007754:	b088      	sub	sp, #32
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
 800775a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007760:	2306      	movs	r3, #6
 8007762:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007764:	2340      	movs	r3, #64	; 0x40
 8007766:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007768:	2300      	movs	r3, #0
 800776a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800776c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007770:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007772:	f107 0308 	add.w	r3, r7, #8
 8007776:	4619      	mov	r1, r3
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f7ff fe03 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800777e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007782:	2106      	movs	r1, #6
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f000 f8d3 	bl	8007930 <SDMMC_GetCmdResp1>
 800778a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800778c:	69fb      	ldr	r3, [r7, #28]
}
 800778e:	4618      	mov	r0, r3
 8007790:	3720      	adds	r7, #32
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}

08007796 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8007796:	b580      	push	{r7, lr}
 8007798:	b088      	sub	sp, #32
 800779a:	af00      	add	r7, sp, #0
 800779c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800779e:	2300      	movs	r3, #0
 80077a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80077a2:	2333      	movs	r3, #51	; 0x33
 80077a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077a6:	2340      	movs	r3, #64	; 0x40
 80077a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077aa:	2300      	movs	r3, #0
 80077ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077b4:	f107 0308 	add.w	r3, r7, #8
 80077b8:	4619      	mov	r1, r3
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f7ff fde2 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80077c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80077c4:	2133      	movs	r1, #51	; 0x33
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f8b2 	bl	8007930 <SDMMC_GetCmdResp1>
 80077cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077ce:	69fb      	ldr	r3, [r7, #28]
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3720      	adds	r7, #32
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b088      	sub	sp, #32
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80077e0:	2300      	movs	r3, #0
 80077e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80077e4:	2302      	movs	r3, #2
 80077e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80077e8:	23c0      	movs	r3, #192	; 0xc0
 80077ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077ec:	2300      	movs	r3, #0
 80077ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077f6:	f107 0308 	add.w	r3, r7, #8
 80077fa:	4619      	mov	r1, r3
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f7ff fdc1 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f982 	bl	8007b0c <SDMMC_GetCmdResp2>
 8007808:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800780a:	69fb      	ldr	r3, [r7, #28]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3720      	adds	r7, #32
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b088      	sub	sp, #32
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007822:	2309      	movs	r3, #9
 8007824:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007826:	23c0      	movs	r3, #192	; 0xc0
 8007828:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800782a:	2300      	movs	r3, #0
 800782c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800782e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007832:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007834:	f107 0308 	add.w	r3, r7, #8
 8007838:	4619      	mov	r1, r3
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f7ff fda2 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 f963 	bl	8007b0c <SDMMC_GetCmdResp2>
 8007846:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007848:	69fb      	ldr	r3, [r7, #28]
}
 800784a:	4618      	mov	r0, r3
 800784c:	3720      	adds	r7, #32
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007852:	b580      	push	{r7, lr}
 8007854:	b088      	sub	sp, #32
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
 800785a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800785c:	2300      	movs	r3, #0
 800785e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007860:	2303      	movs	r3, #3
 8007862:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007864:	2340      	movs	r3, #64	; 0x40
 8007866:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007868:	2300      	movs	r3, #0
 800786a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800786c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007870:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007872:	f107 0308 	add.w	r3, r7, #8
 8007876:	4619      	mov	r1, r3
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f7ff fd83 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	2103      	movs	r1, #3
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 f9c8 	bl	8007c18 <SDMMC_GetCmdResp6>
 8007888:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800788a:	69fb      	ldr	r3, [r7, #28]
}
 800788c:	4618      	mov	r0, r3
 800788e:	3720      	adds	r7, #32
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b088      	sub	sp, #32
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80078a2:	230d      	movs	r3, #13
 80078a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078a6:	2340      	movs	r3, #64	; 0x40
 80078a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078aa:	2300      	movs	r3, #0
 80078ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078b4:	f107 0308 	add.w	r3, r7, #8
 80078b8:	4619      	mov	r1, r3
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f7ff fd62 	bl	8007384 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80078c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80078c4:	210d      	movs	r1, #13
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f000 f832 	bl	8007930 <SDMMC_GetCmdResp1>
 80078cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078ce:	69fb      	ldr	r3, [r7, #28]
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3720      	adds	r7, #32
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80078d8:	b480      	push	{r7}
 80078da:	b085      	sub	sp, #20
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80078e0:	4b11      	ldr	r3, [pc, #68]	; (8007928 <SDMMC_GetCmdError+0x50>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a11      	ldr	r2, [pc, #68]	; (800792c <SDMMC_GetCmdError+0x54>)
 80078e6:	fba2 2303 	umull	r2, r3, r2, r3
 80078ea:	0a5b      	lsrs	r3, r3, #9
 80078ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80078f0:	fb02 f303 	mul.w	r3, r2, r3
 80078f4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	1e5a      	subs	r2, r3, #1
 80078fa:	60fa      	str	r2, [r7, #12]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d102      	bne.n	8007906 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007900:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007904:	e009      	b.n	800791a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800790a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800790e:	2b00      	cmp	r3, #0
 8007910:	d0f1      	beq.n	80078f6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	22c5      	movs	r2, #197	; 0xc5
 8007916:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	3714      	adds	r7, #20
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr
 8007926:	bf00      	nop
 8007928:	20000088 	.word	0x20000088
 800792c:	10624dd3 	.word	0x10624dd3

08007930 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b088      	sub	sp, #32
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	460b      	mov	r3, r1
 800793a:	607a      	str	r2, [r7, #4]
 800793c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800793e:	4b70      	ldr	r3, [pc, #448]	; (8007b00 <SDMMC_GetCmdResp1+0x1d0>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a70      	ldr	r2, [pc, #448]	; (8007b04 <SDMMC_GetCmdResp1+0x1d4>)
 8007944:	fba2 2303 	umull	r2, r3, r2, r3
 8007948:	0a5a      	lsrs	r2, r3, #9
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	fb02 f303 	mul.w	r3, r2, r3
 8007950:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	1e5a      	subs	r2, r3, #1
 8007956:	61fa      	str	r2, [r7, #28]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d102      	bne.n	8007962 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800795c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007960:	e0c9      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007966:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800796e:	2b00      	cmp	r3, #0
 8007970:	d0ef      	beq.n	8007952 <SDMMC_GetCmdResp1+0x22>
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1ea      	bne.n	8007952 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007980:	f003 0304 	and.w	r3, r3, #4
 8007984:	2b00      	cmp	r3, #0
 8007986:	d004      	beq.n	8007992 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2204      	movs	r2, #4
 800798c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800798e:	2304      	movs	r3, #4
 8007990:	e0b1      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007996:	f003 0301 	and.w	r3, r3, #1
 800799a:	2b00      	cmp	r3, #0
 800799c:	d004      	beq.n	80079a8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2201      	movs	r2, #1
 80079a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80079a4:	2301      	movs	r3, #1
 80079a6:	e0a6      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	22c5      	movs	r2, #197	; 0xc5
 80079ac:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80079ae:	68f8      	ldr	r0, [r7, #12]
 80079b0:	f7ff fd12 	bl	80073d8 <SDIO_GetCommandResponse>
 80079b4:	4603      	mov	r3, r0
 80079b6:	461a      	mov	r2, r3
 80079b8:	7afb      	ldrb	r3, [r7, #11]
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d001      	beq.n	80079c2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80079be:	2301      	movs	r3, #1
 80079c0:	e099      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80079c2:	2100      	movs	r1, #0
 80079c4:	68f8      	ldr	r0, [r7, #12]
 80079c6:	f7ff fd14 	bl	80073f2 <SDIO_GetResponse>
 80079ca:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80079cc:	697a      	ldr	r2, [r7, #20]
 80079ce:	4b4e      	ldr	r3, [pc, #312]	; (8007b08 <SDMMC_GetCmdResp1+0x1d8>)
 80079d0:	4013      	ands	r3, r2
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d101      	bne.n	80079da <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80079d6:	2300      	movs	r3, #0
 80079d8:	e08d      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	da02      	bge.n	80079e6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80079e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80079e4:	e087      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d001      	beq.n	80079f4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80079f0:	2340      	movs	r3, #64	; 0x40
 80079f2:	e080      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d001      	beq.n	8007a02 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80079fe:	2380      	movs	r3, #128	; 0x80
 8007a00:	e079      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d002      	beq.n	8007a12 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007a0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007a10:	e071      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d002      	beq.n	8007a22 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007a1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a20:	e069      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d002      	beq.n	8007a32 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a30:	e061      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d002      	beq.n	8007a42 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007a3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007a40:	e059      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007a4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a50:	e051      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d002      	beq.n	8007a62 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007a5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007a60:	e049      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d002      	beq.n	8007a72 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007a6c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007a70:	e041      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d002      	beq.n	8007a82 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007a7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a80:	e039      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d002      	beq.n	8007a92 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007a8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007a90:	e031      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d002      	beq.n	8007aa2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007a9c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007aa0:	e029      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d002      	beq.n	8007ab2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007aac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ab0:	e021      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d002      	beq.n	8007ac2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007abc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ac0:	e019      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d002      	beq.n	8007ad2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007acc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007ad0:	e011      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d002      	beq.n	8007ae2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007adc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007ae0:	e009      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	f003 0308 	and.w	r3, r3, #8
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d002      	beq.n	8007af2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007aec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007af0:	e001      	b.n	8007af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007af2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3720      	adds	r7, #32
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	20000088 	.word	0x20000088
 8007b04:	10624dd3 	.word	0x10624dd3
 8007b08:	fdffe008 	.word	0xfdffe008

08007b0c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b085      	sub	sp, #20
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007b14:	4b1f      	ldr	r3, [pc, #124]	; (8007b94 <SDMMC_GetCmdResp2+0x88>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a1f      	ldr	r2, [pc, #124]	; (8007b98 <SDMMC_GetCmdResp2+0x8c>)
 8007b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b1e:	0a5b      	lsrs	r3, r3, #9
 8007b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b24:	fb02 f303 	mul.w	r3, r2, r3
 8007b28:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	1e5a      	subs	r2, r3, #1
 8007b2e:	60fa      	str	r2, [r7, #12]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d102      	bne.n	8007b3a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b34:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007b38:	e026      	b.n	8007b88 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b3e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0ef      	beq.n	8007b2a <SDMMC_GetCmdResp2+0x1e>
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1ea      	bne.n	8007b2a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b58:	f003 0304 	and.w	r3, r3, #4
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d004      	beq.n	8007b6a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2204      	movs	r2, #4
 8007b64:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007b66:	2304      	movs	r3, #4
 8007b68:	e00e      	b.n	8007b88 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b6e:	f003 0301 	and.w	r3, r3, #1
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d004      	beq.n	8007b80 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2201      	movs	r2, #1
 8007b7a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e003      	b.n	8007b88 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	22c5      	movs	r2, #197	; 0xc5
 8007b84:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007b86:	2300      	movs	r3, #0
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3714      	adds	r7, #20
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr
 8007b94:	20000088 	.word	0x20000088
 8007b98:	10624dd3 	.word	0x10624dd3

08007b9c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ba4:	4b1a      	ldr	r3, [pc, #104]	; (8007c10 <SDMMC_GetCmdResp3+0x74>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a1a      	ldr	r2, [pc, #104]	; (8007c14 <SDMMC_GetCmdResp3+0x78>)
 8007baa:	fba2 2303 	umull	r2, r3, r2, r3
 8007bae:	0a5b      	lsrs	r3, r3, #9
 8007bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bb4:	fb02 f303 	mul.w	r3, r2, r3
 8007bb8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	1e5a      	subs	r2, r3, #1
 8007bbe:	60fa      	str	r2, [r7, #12]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d102      	bne.n	8007bca <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007bc4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007bc8:	e01b      	b.n	8007c02 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bce:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d0ef      	beq.n	8007bba <SDMMC_GetCmdResp3+0x1e>
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d1ea      	bne.n	8007bba <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007be8:	f003 0304 	and.w	r3, r3, #4
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d004      	beq.n	8007bfa <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2204      	movs	r2, #4
 8007bf4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007bf6:	2304      	movs	r3, #4
 8007bf8:	e003      	b.n	8007c02 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	22c5      	movs	r2, #197	; 0xc5
 8007bfe:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3714      	adds	r7, #20
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr
 8007c0e:	bf00      	nop
 8007c10:	20000088 	.word	0x20000088
 8007c14:	10624dd3 	.word	0x10624dd3

08007c18 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b088      	sub	sp, #32
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	460b      	mov	r3, r1
 8007c22:	607a      	str	r2, [r7, #4]
 8007c24:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007c26:	4b35      	ldr	r3, [pc, #212]	; (8007cfc <SDMMC_GetCmdResp6+0xe4>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a35      	ldr	r2, [pc, #212]	; (8007d00 <SDMMC_GetCmdResp6+0xe8>)
 8007c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8007c30:	0a5b      	lsrs	r3, r3, #9
 8007c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c36:	fb02 f303 	mul.w	r3, r2, r3
 8007c3a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	1e5a      	subs	r2, r3, #1
 8007c40:	61fa      	str	r2, [r7, #28]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d102      	bne.n	8007c4c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007c46:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007c4a:	e052      	b.n	8007cf2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c50:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d0ef      	beq.n	8007c3c <SDMMC_GetCmdResp6+0x24>
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d1ea      	bne.n	8007c3c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c6a:	f003 0304 	and.w	r3, r3, #4
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d004      	beq.n	8007c7c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2204      	movs	r2, #4
 8007c76:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007c78:	2304      	movs	r3, #4
 8007c7a:	e03a      	b.n	8007cf2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d004      	beq.n	8007c92 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e02f      	b.n	8007cf2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f7ff fba0 	bl	80073d8 <SDIO_GetCommandResponse>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	7afb      	ldrb	r3, [r7, #11]
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d001      	beq.n	8007ca6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e025      	b.n	8007cf2 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	22c5      	movs	r2, #197	; 0xc5
 8007caa:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007cac:	2100      	movs	r1, #0
 8007cae:	68f8      	ldr	r0, [r7, #12]
 8007cb0:	f7ff fb9f 	bl	80073f2 <SDIO_GetResponse>
 8007cb4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d106      	bne.n	8007cce <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	0c1b      	lsrs	r3, r3, #16
 8007cc4:	b29a      	uxth	r2, r3
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	e011      	b.n	8007cf2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d002      	beq.n	8007cde <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007cd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007cdc:	e009      	b.n	8007cf2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007ce8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007cec:	e001      	b.n	8007cf2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007cee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	3720      	adds	r7, #32
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}
 8007cfa:	bf00      	nop
 8007cfc:	20000088 	.word	0x20000088
 8007d00:	10624dd3 	.word	0x10624dd3

08007d04 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b085      	sub	sp, #20
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d0c:	4b22      	ldr	r3, [pc, #136]	; (8007d98 <SDMMC_GetCmdResp7+0x94>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a22      	ldr	r2, [pc, #136]	; (8007d9c <SDMMC_GetCmdResp7+0x98>)
 8007d12:	fba2 2303 	umull	r2, r3, r2, r3
 8007d16:	0a5b      	lsrs	r3, r3, #9
 8007d18:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d1c:	fb02 f303 	mul.w	r3, r2, r3
 8007d20:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	1e5a      	subs	r2, r3, #1
 8007d26:	60fa      	str	r2, [r7, #12]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d102      	bne.n	8007d32 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d2c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007d30:	e02c      	b.n	8007d8c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d36:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d0ef      	beq.n	8007d22 <SDMMC_GetCmdResp7+0x1e>
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1ea      	bne.n	8007d22 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d50:	f003 0304 	and.w	r3, r3, #4
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d004      	beq.n	8007d62 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2204      	movs	r2, #4
 8007d5c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d5e:	2304      	movs	r3, #4
 8007d60:	e014      	b.n	8007d8c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d66:	f003 0301 	and.w	r3, r3, #1
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d004      	beq.n	8007d78 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d74:	2301      	movs	r3, #1
 8007d76:	e009      	b.n	8007d8c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d002      	beq.n	8007d8a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2240      	movs	r2, #64	; 0x40
 8007d88:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007d8a:	2300      	movs	r3, #0
  
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3714      	adds	r7, #20
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr
 8007d98:	20000088 	.word	0x20000088
 8007d9c:	10624dd3 	.word	0x10624dd3

08007da0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007da4:	4904      	ldr	r1, [pc, #16]	; (8007db8 <MX_FATFS_Init+0x18>)
 8007da6:	4805      	ldr	r0, [pc, #20]	; (8007dbc <MX_FATFS_Init+0x1c>)
 8007da8:	f003 fe78 	bl	800ba9c <FATFS_LinkDriver>
 8007dac:	4603      	mov	r3, r0
 8007dae:	461a      	mov	r2, r3
 8007db0:	4b03      	ldr	r3, [pc, #12]	; (8007dc0 <MX_FATFS_Init+0x20>)
 8007db2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007db4:	bf00      	nop
 8007db6:	bd80      	pop	{r7, pc}
 8007db8:	2001b3b8 	.word	0x2001b3b8
 8007dbc:	0800d1a4 	.word	0x0800d1a4
 8007dc0:	2001b3b4 	.word	0x2001b3b4

08007dc4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007dc8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007dde:	f000 f896 	bl	8007f0e <BSP_SD_IsDetected>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d001      	beq.n	8007dec <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e012      	b.n	8007e12 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007dec:	480b      	ldr	r0, [pc, #44]	; (8007e1c <BSP_SD_Init+0x48>)
 8007dee:	f7fd fc1f 	bl	8005630 <HAL_SD_Init>
 8007df2:	4603      	mov	r3, r0
 8007df4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8007df6:	79fb      	ldrb	r3, [r7, #7]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d109      	bne.n	8007e10 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8007dfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007e00:	4806      	ldr	r0, [pc, #24]	; (8007e1c <BSP_SD_Init+0x48>)
 8007e02:	f7fe f9eb 	bl	80061dc <HAL_SD_ConfigWideBusOperation>
 8007e06:	4603      	mov	r3, r0
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d001      	beq.n	8007e10 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8007e10:	79fb      	ldrb	r3, [r7, #7]
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3708      	adds	r7, #8
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	bf00      	nop
 8007e1c:	2000097c 	.word	0x2000097c

08007e20 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b086      	sub	sp, #24
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	68ba      	ldr	r2, [r7, #8]
 8007e34:	68f9      	ldr	r1, [r7, #12]
 8007e36:	4806      	ldr	r0, [pc, #24]	; (8007e50 <BSP_SD_ReadBlocks_DMA+0x30>)
 8007e38:	f7fd fca8 	bl	800578c <HAL_SD_ReadBlocks_DMA>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d001      	beq.n	8007e46 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007e46:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3718      	adds	r7, #24
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	2000097c 	.word	0x2000097c

08007e54 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b086      	sub	sp, #24
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8007e60:	2300      	movs	r3, #0
 8007e62:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	68ba      	ldr	r2, [r7, #8]
 8007e68:	68f9      	ldr	r1, [r7, #12]
 8007e6a:	4806      	ldr	r0, [pc, #24]	; (8007e84 <BSP_SD_WriteBlocks_DMA+0x30>)
 8007e6c:	f7fd fd70 	bl	8005950 <HAL_SD_WriteBlocks_DMA>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d001      	beq.n	8007e7a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8007e76:	2301      	movs	r3, #1
 8007e78:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3718      	adds	r7, #24
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	2000097c 	.word	0x2000097c

08007e88 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007e8c:	4805      	ldr	r0, [pc, #20]	; (8007ea4 <BSP_SD_GetCardState+0x1c>)
 8007e8e:	f7fe fa3f 	bl	8006310 <HAL_SD_GetCardState>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b04      	cmp	r3, #4
 8007e96:	bf14      	ite	ne
 8007e98:	2301      	movne	r3, #1
 8007e9a:	2300      	moveq	r3, #0
 8007e9c:	b2db      	uxtb	r3, r3
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	2000097c 	.word	0x2000097c

08007ea8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8007eb0:	6879      	ldr	r1, [r7, #4]
 8007eb2:	4803      	ldr	r0, [pc, #12]	; (8007ec0 <BSP_SD_GetCardInfo+0x18>)
 8007eb4:	f7fe f966 	bl	8006184 <HAL_SD_GetCardInfo>
}
 8007eb8:	bf00      	nop
 8007eba:	3708      	adds	r7, #8
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}
 8007ec0:	2000097c 	.word	0x2000097c

08007ec4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8007ecc:	f000 f818 	bl	8007f00 <BSP_SD_AbortCallback>
}
 8007ed0:	bf00      	nop
 8007ed2:	3708      	adds	r7, #8
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}

08007ed8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b082      	sub	sp, #8
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8007ee0:	f000 f98c 	bl	80081fc <BSP_SD_WriteCpltCallback>
}
 8007ee4:	bf00      	nop
 8007ee6:	3708      	adds	r7, #8
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8007ef4:	f000 f98e 	bl	8008214 <BSP_SD_ReadCpltCallback>
}
 8007ef8:	bf00      	nop
 8007efa:	3708      	adds	r7, #8
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8007f00:	b480      	push	{r7}
 8007f02:	af00      	add	r7, sp, #0

}
 8007f04:	bf00      	nop
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr

08007f0e <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8007f0e:	b480      	push	{r7}
 8007f10:	b083      	sub	sp, #12
 8007f12:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8007f14:	2301      	movs	r3, #1
 8007f16:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8007f18:	79fb      	ldrb	r3, [r7, #7]
 8007f1a:	b2db      	uxtb	r3, r3
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	370c      	adds	r7, #12
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr

08007f28 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b084      	sub	sp, #16
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8007f30:	f7fa fbae 	bl	8002690 <HAL_GetTick>
 8007f34:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8007f36:	e006      	b.n	8007f46 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8007f38:	f7ff ffa6 	bl	8007e88 <BSP_SD_GetCardState>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d101      	bne.n	8007f46 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8007f42:	2300      	movs	r3, #0
 8007f44:	e009      	b.n	8007f5a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8007f46:	f7fa fba3 	bl	8002690 <HAL_GetTick>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	1ad3      	subs	r3, r2, r3
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d8f0      	bhi.n	8007f38 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8007f56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3710      	adds	r7, #16
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
	...

08007f64 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b082      	sub	sp, #8
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8007f6e:	4b0b      	ldr	r3, [pc, #44]	; (8007f9c <SD_CheckStatus+0x38>)
 8007f70:	2201      	movs	r2, #1
 8007f72:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8007f74:	f7ff ff88 	bl	8007e88 <BSP_SD_GetCardState>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d107      	bne.n	8007f8e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8007f7e:	4b07      	ldr	r3, [pc, #28]	; (8007f9c <SD_CheckStatus+0x38>)
 8007f80:	781b      	ldrb	r3, [r3, #0]
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	f023 0301 	bic.w	r3, r3, #1
 8007f88:	b2da      	uxtb	r2, r3
 8007f8a:	4b04      	ldr	r3, [pc, #16]	; (8007f9c <SD_CheckStatus+0x38>)
 8007f8c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8007f8e:	4b03      	ldr	r3, [pc, #12]	; (8007f9c <SD_CheckStatus+0x38>)
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	b2db      	uxtb	r3, r3
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3708      	adds	r7, #8
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	20000091 	.word	0x20000091

08007fa0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8007faa:	f7ff ff13 	bl	8007dd4 <BSP_SD_Init>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d107      	bne.n	8007fc4 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8007fb4:	79fb      	ldrb	r3, [r7, #7]
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f7ff ffd4 	bl	8007f64 <SD_CheckStatus>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	4b04      	ldr	r3, [pc, #16]	; (8007fd4 <SD_initialize+0x34>)
 8007fc2:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8007fc4:	4b03      	ldr	r3, [pc, #12]	; (8007fd4 <SD_initialize+0x34>)
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	b2db      	uxtb	r3, r3
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3708      	adds	r7, #8
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	20000091 	.word	0x20000091

08007fd8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	4603      	mov	r3, r0
 8007fe0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8007fe2:	79fb      	ldrb	r3, [r7, #7]
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7ff ffbd 	bl	8007f64 <SD_CheckStatus>
 8007fea:	4603      	mov	r3, r0
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3708      	adds	r7, #8
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b086      	sub	sp, #24
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	60b9      	str	r1, [r7, #8]
 8007ffc:	607a      	str	r2, [r7, #4]
 8007ffe:	603b      	str	r3, [r7, #0]
 8008000:	4603      	mov	r3, r0
 8008002:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008008:	f247 5030 	movw	r0, #30000	; 0x7530
 800800c:	f7ff ff8c 	bl	8007f28 <SD_CheckStatusWithTimeout>
 8008010:	4603      	mov	r3, r0
 8008012:	2b00      	cmp	r3, #0
 8008014:	da01      	bge.n	800801a <SD_read+0x26>
  {
    return res;
 8008016:	7dfb      	ldrb	r3, [r7, #23]
 8008018:	e03b      	b.n	8008092 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	6879      	ldr	r1, [r7, #4]
 800801e:	68b8      	ldr	r0, [r7, #8]
 8008020:	f7ff fefe 	bl	8007e20 <BSP_SD_ReadBlocks_DMA>
 8008024:	4603      	mov	r3, r0
 8008026:	2b00      	cmp	r3, #0
 8008028:	d132      	bne.n	8008090 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800802a:	4b1c      	ldr	r3, [pc, #112]	; (800809c <SD_read+0xa8>)
 800802c:	2200      	movs	r2, #0
 800802e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8008030:	f7fa fb2e 	bl	8002690 <HAL_GetTick>
 8008034:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8008036:	bf00      	nop
 8008038:	4b18      	ldr	r3, [pc, #96]	; (800809c <SD_read+0xa8>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d108      	bne.n	8008052 <SD_read+0x5e>
 8008040:	f7fa fb26 	bl	8002690 <HAL_GetTick>
 8008044:	4602      	mov	r2, r0
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	1ad3      	subs	r3, r2, r3
 800804a:	f247 522f 	movw	r2, #29999	; 0x752f
 800804e:	4293      	cmp	r3, r2
 8008050:	d9f2      	bls.n	8008038 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8008052:	4b12      	ldr	r3, [pc, #72]	; (800809c <SD_read+0xa8>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d102      	bne.n	8008060 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	75fb      	strb	r3, [r7, #23]
 800805e:	e017      	b.n	8008090 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8008060:	4b0e      	ldr	r3, [pc, #56]	; (800809c <SD_read+0xa8>)
 8008062:	2200      	movs	r2, #0
 8008064:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8008066:	f7fa fb13 	bl	8002690 <HAL_GetTick>
 800806a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800806c:	e007      	b.n	800807e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800806e:	f7ff ff0b 	bl	8007e88 <BSP_SD_GetCardState>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d102      	bne.n	800807e <SD_read+0x8a>
          {
            res = RES_OK;
 8008078:	2300      	movs	r3, #0
 800807a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800807c:	e008      	b.n	8008090 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800807e:	f7fa fb07 	bl	8002690 <HAL_GetTick>
 8008082:	4602      	mov	r2, r0
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	1ad3      	subs	r3, r2, r3
 8008088:	f247 522f 	movw	r2, #29999	; 0x752f
 800808c:	4293      	cmp	r3, r2
 800808e:	d9ee      	bls.n	800806e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8008090:	7dfb      	ldrb	r3, [r7, #23]
}
 8008092:	4618      	mov	r0, r3
 8008094:	3718      	adds	r7, #24
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
 800809a:	bf00      	nop
 800809c:	2000012c 	.word	0x2000012c

080080a0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b086      	sub	sp, #24
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	60b9      	str	r1, [r7, #8]
 80080a8:	607a      	str	r2, [r7, #4]
 80080aa:	603b      	str	r3, [r7, #0]
 80080ac:	4603      	mov	r3, r0
 80080ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80080b4:	4b24      	ldr	r3, [pc, #144]	; (8008148 <SD_write+0xa8>)
 80080b6:	2200      	movs	r2, #0
 80080b8:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80080ba:	f247 5030 	movw	r0, #30000	; 0x7530
 80080be:	f7ff ff33 	bl	8007f28 <SD_CheckStatusWithTimeout>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	da01      	bge.n	80080cc <SD_write+0x2c>
  {
    return res;
 80080c8:	7dfb      	ldrb	r3, [r7, #23]
 80080ca:	e038      	b.n	800813e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80080cc:	683a      	ldr	r2, [r7, #0]
 80080ce:	6879      	ldr	r1, [r7, #4]
 80080d0:	68b8      	ldr	r0, [r7, #8]
 80080d2:	f7ff febf 	bl	8007e54 <BSP_SD_WriteBlocks_DMA>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d12f      	bne.n	800813c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80080dc:	f7fa fad8 	bl	8002690 <HAL_GetTick>
 80080e0:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80080e2:	bf00      	nop
 80080e4:	4b18      	ldr	r3, [pc, #96]	; (8008148 <SD_write+0xa8>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d108      	bne.n	80080fe <SD_write+0x5e>
 80080ec:	f7fa fad0 	bl	8002690 <HAL_GetTick>
 80080f0:	4602      	mov	r2, r0
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	1ad3      	subs	r3, r2, r3
 80080f6:	f247 522f 	movw	r2, #29999	; 0x752f
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d9f2      	bls.n	80080e4 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 80080fe:	4b12      	ldr	r3, [pc, #72]	; (8008148 <SD_write+0xa8>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d102      	bne.n	800810c <SD_write+0x6c>
      {
        res = RES_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	75fb      	strb	r3, [r7, #23]
 800810a:	e017      	b.n	800813c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800810c:	4b0e      	ldr	r3, [pc, #56]	; (8008148 <SD_write+0xa8>)
 800810e:	2200      	movs	r2, #0
 8008110:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8008112:	f7fa fabd 	bl	8002690 <HAL_GetTick>
 8008116:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008118:	e007      	b.n	800812a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800811a:	f7ff feb5 	bl	8007e88 <BSP_SD_GetCardState>
 800811e:	4603      	mov	r3, r0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d102      	bne.n	800812a <SD_write+0x8a>
          {
            res = RES_OK;
 8008124:	2300      	movs	r3, #0
 8008126:	75fb      	strb	r3, [r7, #23]
            break;
 8008128:	e008      	b.n	800813c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800812a:	f7fa fab1 	bl	8002690 <HAL_GetTick>
 800812e:	4602      	mov	r2, r0
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	1ad3      	subs	r3, r2, r3
 8008134:	f247 522f 	movw	r2, #29999	; 0x752f
 8008138:	4293      	cmp	r3, r2
 800813a:	d9ee      	bls.n	800811a <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800813c:	7dfb      	ldrb	r3, [r7, #23]
}
 800813e:	4618      	mov	r0, r3
 8008140:	3718      	adds	r7, #24
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	20000128 	.word	0x20000128

0800814c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b08c      	sub	sp, #48	; 0x30
 8008150:	af00      	add	r7, sp, #0
 8008152:	4603      	mov	r3, r0
 8008154:	603a      	str	r2, [r7, #0]
 8008156:	71fb      	strb	r3, [r7, #7]
 8008158:	460b      	mov	r3, r1
 800815a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008162:	4b25      	ldr	r3, [pc, #148]	; (80081f8 <SD_ioctl+0xac>)
 8008164:	781b      	ldrb	r3, [r3, #0]
 8008166:	b2db      	uxtb	r3, r3
 8008168:	f003 0301 	and.w	r3, r3, #1
 800816c:	2b00      	cmp	r3, #0
 800816e:	d001      	beq.n	8008174 <SD_ioctl+0x28>
 8008170:	2303      	movs	r3, #3
 8008172:	e03c      	b.n	80081ee <SD_ioctl+0xa2>

  switch (cmd)
 8008174:	79bb      	ldrb	r3, [r7, #6]
 8008176:	2b03      	cmp	r3, #3
 8008178:	d834      	bhi.n	80081e4 <SD_ioctl+0x98>
 800817a:	a201      	add	r2, pc, #4	; (adr r2, 8008180 <SD_ioctl+0x34>)
 800817c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008180:	08008191 	.word	0x08008191
 8008184:	08008199 	.word	0x08008199
 8008188:	080081b1 	.word	0x080081b1
 800818c:	080081cb 	.word	0x080081cb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008190:	2300      	movs	r3, #0
 8008192:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008196:	e028      	b.n	80081ea <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008198:	f107 030c 	add.w	r3, r7, #12
 800819c:	4618      	mov	r0, r3
 800819e:	f7ff fe83 	bl	8007ea8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80081a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80081a8:	2300      	movs	r3, #0
 80081aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80081ae:	e01c      	b.n	80081ea <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80081b0:	f107 030c 	add.w	r3, r7, #12
 80081b4:	4618      	mov	r0, r3
 80081b6:	f7ff fe77 	bl	8007ea8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80081ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081bc:	b29a      	uxth	r2, r3
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80081c2:	2300      	movs	r3, #0
 80081c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80081c8:	e00f      	b.n	80081ea <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80081ca:	f107 030c 	add.w	r3, r7, #12
 80081ce:	4618      	mov	r0, r3
 80081d0:	f7ff fe6a 	bl	8007ea8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80081d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d6:	0a5a      	lsrs	r2, r3, #9
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80081dc:	2300      	movs	r3, #0
 80081de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80081e2:	e002      	b.n	80081ea <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80081e4:	2304      	movs	r3, #4
 80081e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80081ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3730      	adds	r7, #48	; 0x30
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	20000091 	.word	0x20000091

080081fc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80081fc:	b480      	push	{r7}
 80081fe:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8008200:	4b03      	ldr	r3, [pc, #12]	; (8008210 <BSP_SD_WriteCpltCallback+0x14>)
 8008202:	2201      	movs	r2, #1
 8008204:	601a      	str	r2, [r3, #0]
}
 8008206:	bf00      	nop
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr
 8008210:	20000128 	.word	0x20000128

08008214 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8008214:	b480      	push	{r7}
 8008216:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8008218:	4b03      	ldr	r3, [pc, #12]	; (8008228 <BSP_SD_ReadCpltCallback+0x14>)
 800821a:	2201      	movs	r2, #1
 800821c:	601a      	str	r2, [r3, #0]
}
 800821e:	bf00      	nop
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr
 8008228:	2000012c 	.word	0x2000012c

0800822c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	4603      	mov	r3, r0
 8008234:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008236:	79fb      	ldrb	r3, [r7, #7]
 8008238:	4a08      	ldr	r2, [pc, #32]	; (800825c <disk_status+0x30>)
 800823a:	009b      	lsls	r3, r3, #2
 800823c:	4413      	add	r3, r2
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	79fa      	ldrb	r2, [r7, #7]
 8008244:	4905      	ldr	r1, [pc, #20]	; (800825c <disk_status+0x30>)
 8008246:	440a      	add	r2, r1
 8008248:	7a12      	ldrb	r2, [r2, #8]
 800824a:	4610      	mov	r0, r2
 800824c:	4798      	blx	r3
 800824e:	4603      	mov	r3, r0
 8008250:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008252:	7bfb      	ldrb	r3, [r7, #15]
}
 8008254:	4618      	mov	r0, r3
 8008256:	3710      	adds	r7, #16
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}
 800825c:	20000158 	.word	0x20000158

08008260 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	4603      	mov	r3, r0
 8008268:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800826a:	2300      	movs	r3, #0
 800826c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800826e:	79fb      	ldrb	r3, [r7, #7]
 8008270:	4a0d      	ldr	r2, [pc, #52]	; (80082a8 <disk_initialize+0x48>)
 8008272:	5cd3      	ldrb	r3, [r2, r3]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d111      	bne.n	800829c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008278:	79fb      	ldrb	r3, [r7, #7]
 800827a:	4a0b      	ldr	r2, [pc, #44]	; (80082a8 <disk_initialize+0x48>)
 800827c:	2101      	movs	r1, #1
 800827e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008280:	79fb      	ldrb	r3, [r7, #7]
 8008282:	4a09      	ldr	r2, [pc, #36]	; (80082a8 <disk_initialize+0x48>)
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	4413      	add	r3, r2
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	79fa      	ldrb	r2, [r7, #7]
 800828e:	4906      	ldr	r1, [pc, #24]	; (80082a8 <disk_initialize+0x48>)
 8008290:	440a      	add	r2, r1
 8008292:	7a12      	ldrb	r2, [r2, #8]
 8008294:	4610      	mov	r0, r2
 8008296:	4798      	blx	r3
 8008298:	4603      	mov	r3, r0
 800829a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800829c:	7bfb      	ldrb	r3, [r7, #15]
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3710      	adds	r7, #16
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop
 80082a8:	20000158 	.word	0x20000158

080082ac <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80082ac:	b590      	push	{r4, r7, lr}
 80082ae:	b087      	sub	sp, #28
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60b9      	str	r1, [r7, #8]
 80082b4:	607a      	str	r2, [r7, #4]
 80082b6:	603b      	str	r3, [r7, #0]
 80082b8:	4603      	mov	r3, r0
 80082ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80082bc:	7bfb      	ldrb	r3, [r7, #15]
 80082be:	4a0a      	ldr	r2, [pc, #40]	; (80082e8 <disk_read+0x3c>)
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	4413      	add	r3, r2
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	689c      	ldr	r4, [r3, #8]
 80082c8:	7bfb      	ldrb	r3, [r7, #15]
 80082ca:	4a07      	ldr	r2, [pc, #28]	; (80082e8 <disk_read+0x3c>)
 80082cc:	4413      	add	r3, r2
 80082ce:	7a18      	ldrb	r0, [r3, #8]
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	68b9      	ldr	r1, [r7, #8]
 80082d6:	47a0      	blx	r4
 80082d8:	4603      	mov	r3, r0
 80082da:	75fb      	strb	r3, [r7, #23]
  return res;
 80082dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80082de:	4618      	mov	r0, r3
 80082e0:	371c      	adds	r7, #28
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd90      	pop	{r4, r7, pc}
 80082e6:	bf00      	nop
 80082e8:	20000158 	.word	0x20000158

080082ec <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80082ec:	b590      	push	{r4, r7, lr}
 80082ee:	b087      	sub	sp, #28
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	60b9      	str	r1, [r7, #8]
 80082f4:	607a      	str	r2, [r7, #4]
 80082f6:	603b      	str	r3, [r7, #0]
 80082f8:	4603      	mov	r3, r0
 80082fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80082fc:	7bfb      	ldrb	r3, [r7, #15]
 80082fe:	4a0a      	ldr	r2, [pc, #40]	; (8008328 <disk_write+0x3c>)
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	4413      	add	r3, r2
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	68dc      	ldr	r4, [r3, #12]
 8008308:	7bfb      	ldrb	r3, [r7, #15]
 800830a:	4a07      	ldr	r2, [pc, #28]	; (8008328 <disk_write+0x3c>)
 800830c:	4413      	add	r3, r2
 800830e:	7a18      	ldrb	r0, [r3, #8]
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	687a      	ldr	r2, [r7, #4]
 8008314:	68b9      	ldr	r1, [r7, #8]
 8008316:	47a0      	blx	r4
 8008318:	4603      	mov	r3, r0
 800831a:	75fb      	strb	r3, [r7, #23]
  return res;
 800831c:	7dfb      	ldrb	r3, [r7, #23]
}
 800831e:	4618      	mov	r0, r3
 8008320:	371c      	adds	r7, #28
 8008322:	46bd      	mov	sp, r7
 8008324:	bd90      	pop	{r4, r7, pc}
 8008326:	bf00      	nop
 8008328:	20000158 	.word	0x20000158

0800832c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	4603      	mov	r3, r0
 8008334:	603a      	str	r2, [r7, #0]
 8008336:	71fb      	strb	r3, [r7, #7]
 8008338:	460b      	mov	r3, r1
 800833a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800833c:	79fb      	ldrb	r3, [r7, #7]
 800833e:	4a09      	ldr	r2, [pc, #36]	; (8008364 <disk_ioctl+0x38>)
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	4413      	add	r3, r2
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	79fa      	ldrb	r2, [r7, #7]
 800834a:	4906      	ldr	r1, [pc, #24]	; (8008364 <disk_ioctl+0x38>)
 800834c:	440a      	add	r2, r1
 800834e:	7a10      	ldrb	r0, [r2, #8]
 8008350:	79b9      	ldrb	r1, [r7, #6]
 8008352:	683a      	ldr	r2, [r7, #0]
 8008354:	4798      	blx	r3
 8008356:	4603      	mov	r3, r0
 8008358:	73fb      	strb	r3, [r7, #15]
  return res;
 800835a:	7bfb      	ldrb	r3, [r7, #15]
}
 800835c:	4618      	mov	r0, r3
 800835e:	3710      	adds	r7, #16
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}
 8008364:	20000158 	.word	0x20000158

08008368 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	3301      	adds	r3, #1
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008378:	89fb      	ldrh	r3, [r7, #14]
 800837a:	021b      	lsls	r3, r3, #8
 800837c:	b21a      	sxth	r2, r3
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	b21b      	sxth	r3, r3
 8008384:	4313      	orrs	r3, r2
 8008386:	b21b      	sxth	r3, r3
 8008388:	81fb      	strh	r3, [r7, #14]
	return rv;
 800838a:	89fb      	ldrh	r3, [r7, #14]
}
 800838c:	4618      	mov	r0, r3
 800838e:	3714      	adds	r7, #20
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008398:	b480      	push	{r7}
 800839a:	b085      	sub	sp, #20
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	3303      	adds	r3, #3
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	021b      	lsls	r3, r3, #8
 80083ac:	687a      	ldr	r2, [r7, #4]
 80083ae:	3202      	adds	r2, #2
 80083b0:	7812      	ldrb	r2, [r2, #0]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	021b      	lsls	r3, r3, #8
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	3201      	adds	r2, #1
 80083be:	7812      	ldrb	r2, [r2, #0]
 80083c0:	4313      	orrs	r3, r2
 80083c2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	021b      	lsls	r3, r3, #8
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	7812      	ldrb	r2, [r2, #0]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]
	return rv;
 80083d0:	68fb      	ldr	r3, [r7, #12]
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3714      	adds	r7, #20
 80083d6:	46bd      	mov	sp, r7
 80083d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083dc:	4770      	bx	lr

080083de <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80083de:	b480      	push	{r7}
 80083e0:	b083      	sub	sp, #12
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
 80083e6:	460b      	mov	r3, r1
 80083e8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	1c5a      	adds	r2, r3, #1
 80083ee:	607a      	str	r2, [r7, #4]
 80083f0:	887a      	ldrh	r2, [r7, #2]
 80083f2:	b2d2      	uxtb	r2, r2
 80083f4:	701a      	strb	r2, [r3, #0]
 80083f6:	887b      	ldrh	r3, [r7, #2]
 80083f8:	0a1b      	lsrs	r3, r3, #8
 80083fa:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	1c5a      	adds	r2, r3, #1
 8008400:	607a      	str	r2, [r7, #4]
 8008402:	887a      	ldrh	r2, [r7, #2]
 8008404:	b2d2      	uxtb	r2, r2
 8008406:	701a      	strb	r2, [r3, #0]
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
 800841c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	1c5a      	adds	r2, r3, #1
 8008422:	607a      	str	r2, [r7, #4]
 8008424:	683a      	ldr	r2, [r7, #0]
 8008426:	b2d2      	uxtb	r2, r2
 8008428:	701a      	strb	r2, [r3, #0]
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	0a1b      	lsrs	r3, r3, #8
 800842e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	1c5a      	adds	r2, r3, #1
 8008434:	607a      	str	r2, [r7, #4]
 8008436:	683a      	ldr	r2, [r7, #0]
 8008438:	b2d2      	uxtb	r2, r2
 800843a:	701a      	strb	r2, [r3, #0]
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	0a1b      	lsrs	r3, r3, #8
 8008440:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	1c5a      	adds	r2, r3, #1
 8008446:	607a      	str	r2, [r7, #4]
 8008448:	683a      	ldr	r2, [r7, #0]
 800844a:	b2d2      	uxtb	r2, r2
 800844c:	701a      	strb	r2, [r3, #0]
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	0a1b      	lsrs	r3, r3, #8
 8008452:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	1c5a      	adds	r2, r3, #1
 8008458:	607a      	str	r2, [r7, #4]
 800845a:	683a      	ldr	r2, [r7, #0]
 800845c:	b2d2      	uxtb	r2, r2
 800845e:	701a      	strb	r2, [r3, #0]
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800846c:	b480      	push	{r7}
 800846e:	b087      	sub	sp, #28
 8008470:	af00      	add	r7, sp, #0
 8008472:	60f8      	str	r0, [r7, #12]
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d00d      	beq.n	80084a2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008486:	693a      	ldr	r2, [r7, #16]
 8008488:	1c53      	adds	r3, r2, #1
 800848a:	613b      	str	r3, [r7, #16]
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	1c59      	adds	r1, r3, #1
 8008490:	6179      	str	r1, [r7, #20]
 8008492:	7812      	ldrb	r2, [r2, #0]
 8008494:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	3b01      	subs	r3, #1
 800849a:	607b      	str	r3, [r7, #4]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d1f1      	bne.n	8008486 <mem_cpy+0x1a>
	}
}
 80084a2:	bf00      	nop
 80084a4:	371c      	adds	r7, #28
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr

080084ae <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80084ae:	b480      	push	{r7}
 80084b0:	b087      	sub	sp, #28
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	60f8      	str	r0, [r7, #12]
 80084b6:	60b9      	str	r1, [r7, #8]
 80084b8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	1c5a      	adds	r2, r3, #1
 80084c2:	617a      	str	r2, [r7, #20]
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	b2d2      	uxtb	r2, r2
 80084c8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	3b01      	subs	r3, #1
 80084ce:	607b      	str	r3, [r7, #4]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d1f3      	bne.n	80084be <mem_set+0x10>
}
 80084d6:	bf00      	nop
 80084d8:	bf00      	nop
 80084da:	371c      	adds	r7, #28
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80084e4:	b480      	push	{r7}
 80084e6:	b089      	sub	sp, #36	; 0x24
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	60f8      	str	r0, [r7, #12]
 80084ec:	60b9      	str	r1, [r7, #8]
 80084ee:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	61fb      	str	r3, [r7, #28]
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80084f8:	2300      	movs	r3, #0
 80084fa:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80084fc:	69fb      	ldr	r3, [r7, #28]
 80084fe:	1c5a      	adds	r2, r3, #1
 8008500:	61fa      	str	r2, [r7, #28]
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	4619      	mov	r1, r3
 8008506:	69bb      	ldr	r3, [r7, #24]
 8008508:	1c5a      	adds	r2, r3, #1
 800850a:	61ba      	str	r2, [r7, #24]
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	1acb      	subs	r3, r1, r3
 8008510:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	3b01      	subs	r3, #1
 8008516:	607b      	str	r3, [r7, #4]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d002      	beq.n	8008524 <mem_cmp+0x40>
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d0eb      	beq.n	80084fc <mem_cmp+0x18>

	return r;
 8008524:	697b      	ldr	r3, [r7, #20]
}
 8008526:	4618      	mov	r0, r3
 8008528:	3724      	adds	r7, #36	; 0x24
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr

08008532 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008532:	b480      	push	{r7}
 8008534:	b083      	sub	sp, #12
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
 800853a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800853c:	e002      	b.n	8008544 <chk_chr+0x12>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	3301      	adds	r3, #1
 8008542:	607b      	str	r3, [r7, #4]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	781b      	ldrb	r3, [r3, #0]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d005      	beq.n	8008558 <chk_chr+0x26>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	461a      	mov	r2, r3
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	4293      	cmp	r3, r2
 8008556:	d1f2      	bne.n	800853e <chk_chr+0xc>
	return *str;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	781b      	ldrb	r3, [r3, #0]
}
 800855c:	4618      	mov	r0, r3
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008572:	2300      	movs	r3, #0
 8008574:	60bb      	str	r3, [r7, #8]
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	60fb      	str	r3, [r7, #12]
 800857a:	e029      	b.n	80085d0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800857c:	4a27      	ldr	r2, [pc, #156]	; (800861c <chk_lock+0xb4>)
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	011b      	lsls	r3, r3, #4
 8008582:	4413      	add	r3, r2
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d01d      	beq.n	80085c6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800858a:	4a24      	ldr	r2, [pc, #144]	; (800861c <chk_lock+0xb4>)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	011b      	lsls	r3, r3, #4
 8008590:	4413      	add	r3, r2
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	429a      	cmp	r2, r3
 800859a:	d116      	bne.n	80085ca <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800859c:	4a1f      	ldr	r2, [pc, #124]	; (800861c <chk_lock+0xb4>)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	011b      	lsls	r3, r3, #4
 80085a2:	4413      	add	r3, r2
 80085a4:	3304      	adds	r3, #4
 80085a6:	681a      	ldr	r2, [r3, #0]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d10c      	bne.n	80085ca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80085b0:	4a1a      	ldr	r2, [pc, #104]	; (800861c <chk_lock+0xb4>)
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	011b      	lsls	r3, r3, #4
 80085b6:	4413      	add	r3, r2
 80085b8:	3308      	adds	r3, #8
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d102      	bne.n	80085ca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80085c4:	e007      	b.n	80085d6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80085c6:	2301      	movs	r3, #1
 80085c8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	3301      	adds	r3, #1
 80085ce:	60fb      	str	r3, [r7, #12]
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d9d2      	bls.n	800857c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2b02      	cmp	r3, #2
 80085da:	d109      	bne.n	80085f0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d102      	bne.n	80085e8 <chk_lock+0x80>
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	2b02      	cmp	r3, #2
 80085e6:	d101      	bne.n	80085ec <chk_lock+0x84>
 80085e8:	2300      	movs	r3, #0
 80085ea:	e010      	b.n	800860e <chk_lock+0xa6>
 80085ec:	2312      	movs	r3, #18
 80085ee:	e00e      	b.n	800860e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d108      	bne.n	8008608 <chk_lock+0xa0>
 80085f6:	4a09      	ldr	r2, [pc, #36]	; (800861c <chk_lock+0xb4>)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	011b      	lsls	r3, r3, #4
 80085fc:	4413      	add	r3, r2
 80085fe:	330c      	adds	r3, #12
 8008600:	881b      	ldrh	r3, [r3, #0]
 8008602:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008606:	d101      	bne.n	800860c <chk_lock+0xa4>
 8008608:	2310      	movs	r3, #16
 800860a:	e000      	b.n	800860e <chk_lock+0xa6>
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3714      	adds	r7, #20
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr
 800861a:	bf00      	nop
 800861c:	20000138 	.word	0x20000138

08008620 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008620:	b480      	push	{r7}
 8008622:	b083      	sub	sp, #12
 8008624:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008626:	2300      	movs	r3, #0
 8008628:	607b      	str	r3, [r7, #4]
 800862a:	e002      	b.n	8008632 <enq_lock+0x12>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	3301      	adds	r3, #1
 8008630:	607b      	str	r3, [r7, #4]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2b01      	cmp	r3, #1
 8008636:	d806      	bhi.n	8008646 <enq_lock+0x26>
 8008638:	4a09      	ldr	r2, [pc, #36]	; (8008660 <enq_lock+0x40>)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	011b      	lsls	r3, r3, #4
 800863e:	4413      	add	r3, r2
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1f2      	bne.n	800862c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2b02      	cmp	r3, #2
 800864a:	bf14      	ite	ne
 800864c:	2301      	movne	r3, #1
 800864e:	2300      	moveq	r3, #0
 8008650:	b2db      	uxtb	r3, r3
}
 8008652:	4618      	mov	r0, r3
 8008654:	370c      	adds	r7, #12
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	20000138 	.word	0x20000138

08008664 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800866e:	2300      	movs	r3, #0
 8008670:	60fb      	str	r3, [r7, #12]
 8008672:	e01f      	b.n	80086b4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008674:	4a41      	ldr	r2, [pc, #260]	; (800877c <inc_lock+0x118>)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	011b      	lsls	r3, r3, #4
 800867a:	4413      	add	r3, r2
 800867c:	681a      	ldr	r2, [r3, #0]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	429a      	cmp	r2, r3
 8008684:	d113      	bne.n	80086ae <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008686:	4a3d      	ldr	r2, [pc, #244]	; (800877c <inc_lock+0x118>)
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	011b      	lsls	r3, r3, #4
 800868c:	4413      	add	r3, r2
 800868e:	3304      	adds	r3, #4
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008696:	429a      	cmp	r2, r3
 8008698:	d109      	bne.n	80086ae <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800869a:	4a38      	ldr	r2, [pc, #224]	; (800877c <inc_lock+0x118>)
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	011b      	lsls	r3, r3, #4
 80086a0:	4413      	add	r3, r2
 80086a2:	3308      	adds	r3, #8
 80086a4:	681a      	ldr	r2, [r3, #0]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d006      	beq.n	80086bc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	3301      	adds	r3, #1
 80086b2:	60fb      	str	r3, [r7, #12]
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d9dc      	bls.n	8008674 <inc_lock+0x10>
 80086ba:	e000      	b.n	80086be <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80086bc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2b02      	cmp	r3, #2
 80086c2:	d132      	bne.n	800872a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80086c4:	2300      	movs	r3, #0
 80086c6:	60fb      	str	r3, [r7, #12]
 80086c8:	e002      	b.n	80086d0 <inc_lock+0x6c>
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	3301      	adds	r3, #1
 80086ce:	60fb      	str	r3, [r7, #12]
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d806      	bhi.n	80086e4 <inc_lock+0x80>
 80086d6:	4a29      	ldr	r2, [pc, #164]	; (800877c <inc_lock+0x118>)
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	011b      	lsls	r3, r3, #4
 80086dc:	4413      	add	r3, r2
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d1f2      	bne.n	80086ca <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2b02      	cmp	r3, #2
 80086e8:	d101      	bne.n	80086ee <inc_lock+0x8a>
 80086ea:	2300      	movs	r3, #0
 80086ec:	e040      	b.n	8008770 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681a      	ldr	r2, [r3, #0]
 80086f2:	4922      	ldr	r1, [pc, #136]	; (800877c <inc_lock+0x118>)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	011b      	lsls	r3, r3, #4
 80086f8:	440b      	add	r3, r1
 80086fa:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	689a      	ldr	r2, [r3, #8]
 8008700:	491e      	ldr	r1, [pc, #120]	; (800877c <inc_lock+0x118>)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	011b      	lsls	r3, r3, #4
 8008706:	440b      	add	r3, r1
 8008708:	3304      	adds	r3, #4
 800870a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	695a      	ldr	r2, [r3, #20]
 8008710:	491a      	ldr	r1, [pc, #104]	; (800877c <inc_lock+0x118>)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	011b      	lsls	r3, r3, #4
 8008716:	440b      	add	r3, r1
 8008718:	3308      	adds	r3, #8
 800871a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800871c:	4a17      	ldr	r2, [pc, #92]	; (800877c <inc_lock+0x118>)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	011b      	lsls	r3, r3, #4
 8008722:	4413      	add	r3, r2
 8008724:	330c      	adds	r3, #12
 8008726:	2200      	movs	r2, #0
 8008728:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d009      	beq.n	8008744 <inc_lock+0xe0>
 8008730:	4a12      	ldr	r2, [pc, #72]	; (800877c <inc_lock+0x118>)
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	011b      	lsls	r3, r3, #4
 8008736:	4413      	add	r3, r2
 8008738:	330c      	adds	r3, #12
 800873a:	881b      	ldrh	r3, [r3, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d001      	beq.n	8008744 <inc_lock+0xe0>
 8008740:	2300      	movs	r3, #0
 8008742:	e015      	b.n	8008770 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d108      	bne.n	800875c <inc_lock+0xf8>
 800874a:	4a0c      	ldr	r2, [pc, #48]	; (800877c <inc_lock+0x118>)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	011b      	lsls	r3, r3, #4
 8008750:	4413      	add	r3, r2
 8008752:	330c      	adds	r3, #12
 8008754:	881b      	ldrh	r3, [r3, #0]
 8008756:	3301      	adds	r3, #1
 8008758:	b29a      	uxth	r2, r3
 800875a:	e001      	b.n	8008760 <inc_lock+0xfc>
 800875c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008760:	4906      	ldr	r1, [pc, #24]	; (800877c <inc_lock+0x118>)
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	011b      	lsls	r3, r3, #4
 8008766:	440b      	add	r3, r1
 8008768:	330c      	adds	r3, #12
 800876a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	3301      	adds	r3, #1
}
 8008770:	4618      	mov	r0, r3
 8008772:	3714      	adds	r7, #20
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr
 800877c:	20000138 	.word	0x20000138

08008780 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008780:	b480      	push	{r7}
 8008782:	b085      	sub	sp, #20
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	3b01      	subs	r3, #1
 800878c:	607b      	str	r3, [r7, #4]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2b01      	cmp	r3, #1
 8008792:	d825      	bhi.n	80087e0 <dec_lock+0x60>
		n = Files[i].ctr;
 8008794:	4a17      	ldr	r2, [pc, #92]	; (80087f4 <dec_lock+0x74>)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	011b      	lsls	r3, r3, #4
 800879a:	4413      	add	r3, r2
 800879c:	330c      	adds	r3, #12
 800879e:	881b      	ldrh	r3, [r3, #0]
 80087a0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80087a2:	89fb      	ldrh	r3, [r7, #14]
 80087a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087a8:	d101      	bne.n	80087ae <dec_lock+0x2e>
 80087aa:	2300      	movs	r3, #0
 80087ac:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80087ae:	89fb      	ldrh	r3, [r7, #14]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d002      	beq.n	80087ba <dec_lock+0x3a>
 80087b4:	89fb      	ldrh	r3, [r7, #14]
 80087b6:	3b01      	subs	r3, #1
 80087b8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80087ba:	4a0e      	ldr	r2, [pc, #56]	; (80087f4 <dec_lock+0x74>)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	011b      	lsls	r3, r3, #4
 80087c0:	4413      	add	r3, r2
 80087c2:	330c      	adds	r3, #12
 80087c4:	89fa      	ldrh	r2, [r7, #14]
 80087c6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80087c8:	89fb      	ldrh	r3, [r7, #14]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d105      	bne.n	80087da <dec_lock+0x5a>
 80087ce:	4a09      	ldr	r2, [pc, #36]	; (80087f4 <dec_lock+0x74>)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	011b      	lsls	r3, r3, #4
 80087d4:	4413      	add	r3, r2
 80087d6:	2200      	movs	r2, #0
 80087d8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80087da:	2300      	movs	r3, #0
 80087dc:	737b      	strb	r3, [r7, #13]
 80087de:	e001      	b.n	80087e4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80087e0:	2302      	movs	r3, #2
 80087e2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80087e4:	7b7b      	ldrb	r3, [r7, #13]
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3714      	adds	r7, #20
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr
 80087f2:	bf00      	nop
 80087f4:	20000138 	.word	0x20000138

080087f8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b085      	sub	sp, #20
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008800:	2300      	movs	r3, #0
 8008802:	60fb      	str	r3, [r7, #12]
 8008804:	e010      	b.n	8008828 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008806:	4a0d      	ldr	r2, [pc, #52]	; (800883c <clear_lock+0x44>)
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	011b      	lsls	r3, r3, #4
 800880c:	4413      	add	r3, r2
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	429a      	cmp	r2, r3
 8008814:	d105      	bne.n	8008822 <clear_lock+0x2a>
 8008816:	4a09      	ldr	r2, [pc, #36]	; (800883c <clear_lock+0x44>)
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	011b      	lsls	r3, r3, #4
 800881c:	4413      	add	r3, r2
 800881e:	2200      	movs	r2, #0
 8008820:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	3301      	adds	r3, #1
 8008826:	60fb      	str	r3, [r7, #12]
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2b01      	cmp	r3, #1
 800882c:	d9eb      	bls.n	8008806 <clear_lock+0xe>
	}
}
 800882e:	bf00      	nop
 8008830:	bf00      	nop
 8008832:	3714      	adds	r7, #20
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr
 800883c:	20000138 	.word	0x20000138

08008840 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b086      	sub	sp, #24
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008848:	2300      	movs	r3, #0
 800884a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	78db      	ldrb	r3, [r3, #3]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d034      	beq.n	80088be <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008858:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	7858      	ldrb	r0, [r3, #1]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008864:	2301      	movs	r3, #1
 8008866:	697a      	ldr	r2, [r7, #20]
 8008868:	f7ff fd40 	bl	80082ec <disk_write>
 800886c:	4603      	mov	r3, r0
 800886e:	2b00      	cmp	r3, #0
 8008870:	d002      	beq.n	8008878 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008872:	2301      	movs	r3, #1
 8008874:	73fb      	strb	r3, [r7, #15]
 8008876:	e022      	b.n	80088be <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008882:	697a      	ldr	r2, [r7, #20]
 8008884:	1ad2      	subs	r2, r2, r3
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	69db      	ldr	r3, [r3, #28]
 800888a:	429a      	cmp	r2, r3
 800888c:	d217      	bcs.n	80088be <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	789b      	ldrb	r3, [r3, #2]
 8008892:	613b      	str	r3, [r7, #16]
 8008894:	e010      	b.n	80088b8 <sync_window+0x78>
					wsect += fs->fsize;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	69db      	ldr	r3, [r3, #28]
 800889a:	697a      	ldr	r2, [r7, #20]
 800889c:	4413      	add	r3, r2
 800889e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	7858      	ldrb	r0, [r3, #1]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80088aa:	2301      	movs	r3, #1
 80088ac:	697a      	ldr	r2, [r7, #20]
 80088ae:	f7ff fd1d 	bl	80082ec <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	3b01      	subs	r3, #1
 80088b6:	613b      	str	r3, [r7, #16]
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	d8eb      	bhi.n	8008896 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80088be:	7bfb      	ldrb	r3, [r7, #15]
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3718      	adds	r7, #24
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}

080088c8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b084      	sub	sp, #16
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80088d2:	2300      	movs	r3, #0
 80088d4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088da:	683a      	ldr	r2, [r7, #0]
 80088dc:	429a      	cmp	r2, r3
 80088de:	d01b      	beq.n	8008918 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f7ff ffad 	bl	8008840 <sync_window>
 80088e6:	4603      	mov	r3, r0
 80088e8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80088ea:	7bfb      	ldrb	r3, [r7, #15]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d113      	bne.n	8008918 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	7858      	ldrb	r0, [r3, #1]
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80088fa:	2301      	movs	r3, #1
 80088fc:	683a      	ldr	r2, [r7, #0]
 80088fe:	f7ff fcd5 	bl	80082ac <disk_read>
 8008902:	4603      	mov	r3, r0
 8008904:	2b00      	cmp	r3, #0
 8008906:	d004      	beq.n	8008912 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008908:	f04f 33ff 	mov.w	r3, #4294967295
 800890c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800890e:	2301      	movs	r3, #1
 8008910:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	683a      	ldr	r2, [r7, #0]
 8008916:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8008918:	7bfb      	ldrb	r3, [r7, #15]
}
 800891a:	4618      	mov	r0, r3
 800891c:	3710      	adds	r7, #16
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
	...

08008924 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7ff ff87 	bl	8008840 <sync_window>
 8008932:	4603      	mov	r3, r0
 8008934:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008936:	7bfb      	ldrb	r3, [r7, #15]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d158      	bne.n	80089ee <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	2b03      	cmp	r3, #3
 8008942:	d148      	bne.n	80089d6 <sync_fs+0xb2>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	791b      	ldrb	r3, [r3, #4]
 8008948:	2b01      	cmp	r3, #1
 800894a:	d144      	bne.n	80089d6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	3334      	adds	r3, #52	; 0x34
 8008950:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008954:	2100      	movs	r1, #0
 8008956:	4618      	mov	r0, r3
 8008958:	f7ff fda9 	bl	80084ae <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	3334      	adds	r3, #52	; 0x34
 8008960:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008964:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008968:	4618      	mov	r0, r3
 800896a:	f7ff fd38 	bl	80083de <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	3334      	adds	r3, #52	; 0x34
 8008972:	4921      	ldr	r1, [pc, #132]	; (80089f8 <sync_fs+0xd4>)
 8008974:	4618      	mov	r0, r3
 8008976:	f7ff fd4d 	bl	8008414 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	3334      	adds	r3, #52	; 0x34
 800897e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008982:	491e      	ldr	r1, [pc, #120]	; (80089fc <sync_fs+0xd8>)
 8008984:	4618      	mov	r0, r3
 8008986:	f7ff fd45 	bl	8008414 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	3334      	adds	r3, #52	; 0x34
 800898e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	695b      	ldr	r3, [r3, #20]
 8008996:	4619      	mov	r1, r3
 8008998:	4610      	mov	r0, r2
 800899a:	f7ff fd3b 	bl	8008414 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	3334      	adds	r3, #52	; 0x34
 80089a2:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	691b      	ldr	r3, [r3, #16]
 80089aa:	4619      	mov	r1, r3
 80089ac:	4610      	mov	r0, r2
 80089ae:	f7ff fd31 	bl	8008414 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6a1b      	ldr	r3, [r3, #32]
 80089b6:	1c5a      	adds	r2, r3, #1
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	7858      	ldrb	r0, [r3, #1]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089ca:	2301      	movs	r3, #1
 80089cc:	f7ff fc8e 	bl	80082ec <disk_write>
			fs->fsi_flag = 0;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2200      	movs	r2, #0
 80089d4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	785b      	ldrb	r3, [r3, #1]
 80089da:	2200      	movs	r2, #0
 80089dc:	2100      	movs	r1, #0
 80089de:	4618      	mov	r0, r3
 80089e0:	f7ff fca4 	bl	800832c <disk_ioctl>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <sync_fs+0xca>
 80089ea:	2301      	movs	r3, #1
 80089ec:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80089ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3710      	adds	r7, #16
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}
 80089f8:	41615252 	.word	0x41615252
 80089fc:	61417272 	.word	0x61417272

08008a00 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	3b02      	subs	r3, #2
 8008a0e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	699b      	ldr	r3, [r3, #24]
 8008a14:	3b02      	subs	r3, #2
 8008a16:	683a      	ldr	r2, [r7, #0]
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d301      	bcc.n	8008a20 <clust2sect+0x20>
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	e008      	b.n	8008a32 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	895b      	ldrh	r3, [r3, #10]
 8008a24:	461a      	mov	r2, r3
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	fb03 f202 	mul.w	r2, r3, r2
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a30:	4413      	add	r3, r2
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	370c      	adds	r7, #12
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008a3e:	b580      	push	{r7, lr}
 8008a40:	b086      	sub	sp, #24
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
 8008a46:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	d904      	bls.n	8008a5e <get_fat+0x20>
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	699b      	ldr	r3, [r3, #24]
 8008a58:	683a      	ldr	r2, [r7, #0]
 8008a5a:	429a      	cmp	r2, r3
 8008a5c:	d302      	bcc.n	8008a64 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008a5e:	2301      	movs	r3, #1
 8008a60:	617b      	str	r3, [r7, #20]
 8008a62:	e08f      	b.n	8008b84 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008a64:	f04f 33ff 	mov.w	r3, #4294967295
 8008a68:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	2b03      	cmp	r3, #3
 8008a70:	d062      	beq.n	8008b38 <get_fat+0xfa>
 8008a72:	2b03      	cmp	r3, #3
 8008a74:	dc7c      	bgt.n	8008b70 <get_fat+0x132>
 8008a76:	2b01      	cmp	r3, #1
 8008a78:	d002      	beq.n	8008a80 <get_fat+0x42>
 8008a7a:	2b02      	cmp	r3, #2
 8008a7c:	d042      	beq.n	8008b04 <get_fat+0xc6>
 8008a7e:	e077      	b.n	8008b70 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	60fb      	str	r3, [r7, #12]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	085b      	lsrs	r3, r3, #1
 8008a88:	68fa      	ldr	r2, [r7, #12]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	0a5b      	lsrs	r3, r3, #9
 8008a96:	4413      	add	r3, r2
 8008a98:	4619      	mov	r1, r3
 8008a9a:	6938      	ldr	r0, [r7, #16]
 8008a9c:	f7ff ff14 	bl	80088c8 <move_window>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d167      	bne.n	8008b76 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	1c5a      	adds	r2, r3, #1
 8008aaa:	60fa      	str	r2, [r7, #12]
 8008aac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ab0:	693a      	ldr	r2, [r7, #16]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008ab8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	0a5b      	lsrs	r3, r3, #9
 8008ac2:	4413      	add	r3, r2
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	6938      	ldr	r0, [r7, #16]
 8008ac8:	f7ff fefe 	bl	80088c8 <move_window>
 8008acc:	4603      	mov	r3, r0
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d153      	bne.n	8008b7a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ad8:	693a      	ldr	r2, [r7, #16]
 8008ada:	4413      	add	r3, r2
 8008adc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008ae0:	021b      	lsls	r3, r3, #8
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	f003 0301 	and.w	r3, r3, #1
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d002      	beq.n	8008afa <get_fat+0xbc>
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	091b      	lsrs	r3, r3, #4
 8008af8:	e002      	b.n	8008b00 <get_fat+0xc2>
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b00:	617b      	str	r3, [r7, #20]
			break;
 8008b02:	e03f      	b.n	8008b84 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	0a1b      	lsrs	r3, r3, #8
 8008b0c:	4413      	add	r3, r2
 8008b0e:	4619      	mov	r1, r3
 8008b10:	6938      	ldr	r0, [r7, #16]
 8008b12:	f7ff fed9 	bl	80088c8 <move_window>
 8008b16:	4603      	mov	r3, r0
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d130      	bne.n	8008b7e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	005b      	lsls	r3, r3, #1
 8008b26:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008b2a:	4413      	add	r3, r2
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7ff fc1b 	bl	8008368 <ld_word>
 8008b32:	4603      	mov	r3, r0
 8008b34:	617b      	str	r3, [r7, #20]
			break;
 8008b36:	e025      	b.n	8008b84 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	09db      	lsrs	r3, r3, #7
 8008b40:	4413      	add	r3, r2
 8008b42:	4619      	mov	r1, r3
 8008b44:	6938      	ldr	r0, [r7, #16]
 8008b46:	f7ff febf 	bl	80088c8 <move_window>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d118      	bne.n	8008b82 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008b5e:	4413      	add	r3, r2
 8008b60:	4618      	mov	r0, r3
 8008b62:	f7ff fc19 	bl	8008398 <ld_dword>
 8008b66:	4603      	mov	r3, r0
 8008b68:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008b6c:	617b      	str	r3, [r7, #20]
			break;
 8008b6e:	e009      	b.n	8008b84 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008b70:	2301      	movs	r3, #1
 8008b72:	617b      	str	r3, [r7, #20]
 8008b74:	e006      	b.n	8008b84 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008b76:	bf00      	nop
 8008b78:	e004      	b.n	8008b84 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008b7a:	bf00      	nop
 8008b7c:	e002      	b.n	8008b84 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008b7e:	bf00      	nop
 8008b80:	e000      	b.n	8008b84 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008b82:	bf00      	nop
		}
	}

	return val;
 8008b84:	697b      	ldr	r3, [r7, #20]
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3718      	adds	r7, #24
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}

08008b8e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008b8e:	b590      	push	{r4, r7, lr}
 8008b90:	b089      	sub	sp, #36	; 0x24
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	60f8      	str	r0, [r7, #12]
 8008b96:	60b9      	str	r1, [r7, #8]
 8008b98:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008b9a:	2302      	movs	r3, #2
 8008b9c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	f240 80d2 	bls.w	8008d4a <put_fat+0x1bc>
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	699b      	ldr	r3, [r3, #24]
 8008baa:	68ba      	ldr	r2, [r7, #8]
 8008bac:	429a      	cmp	r2, r3
 8008bae:	f080 80cc 	bcs.w	8008d4a <put_fat+0x1bc>
		switch (fs->fs_type) {
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	781b      	ldrb	r3, [r3, #0]
 8008bb6:	2b03      	cmp	r3, #3
 8008bb8:	f000 8096 	beq.w	8008ce8 <put_fat+0x15a>
 8008bbc:	2b03      	cmp	r3, #3
 8008bbe:	f300 80cd 	bgt.w	8008d5c <put_fat+0x1ce>
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d002      	beq.n	8008bcc <put_fat+0x3e>
 8008bc6:	2b02      	cmp	r3, #2
 8008bc8:	d06e      	beq.n	8008ca8 <put_fat+0x11a>
 8008bca:	e0c7      	b.n	8008d5c <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	61bb      	str	r3, [r7, #24]
 8008bd0:	69bb      	ldr	r3, [r7, #24]
 8008bd2:	085b      	lsrs	r3, r3, #1
 8008bd4:	69ba      	ldr	r2, [r7, #24]
 8008bd6:	4413      	add	r3, r2
 8008bd8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008bde:	69bb      	ldr	r3, [r7, #24]
 8008be0:	0a5b      	lsrs	r3, r3, #9
 8008be2:	4413      	add	r3, r2
 8008be4:	4619      	mov	r1, r3
 8008be6:	68f8      	ldr	r0, [r7, #12]
 8008be8:	f7ff fe6e 	bl	80088c8 <move_window>
 8008bec:	4603      	mov	r3, r0
 8008bee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008bf0:	7ffb      	ldrb	r3, [r7, #31]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	f040 80ab 	bne.w	8008d4e <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008bfe:	69bb      	ldr	r3, [r7, #24]
 8008c00:	1c59      	adds	r1, r3, #1
 8008c02:	61b9      	str	r1, [r7, #24]
 8008c04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c08:	4413      	add	r3, r2
 8008c0a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	f003 0301 	and.w	r3, r3, #1
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d00d      	beq.n	8008c32 <put_fat+0xa4>
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	b25b      	sxtb	r3, r3
 8008c1c:	f003 030f 	and.w	r3, r3, #15
 8008c20:	b25a      	sxtb	r2, r3
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	011b      	lsls	r3, r3, #4
 8008c28:	b25b      	sxtb	r3, r3
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	b25b      	sxtb	r3, r3
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	e001      	b.n	8008c36 <put_fat+0xa8>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	b2db      	uxtb	r3, r3
 8008c36:	697a      	ldr	r2, [r7, #20]
 8008c38:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	0a5b      	lsrs	r3, r3, #9
 8008c48:	4413      	add	r3, r2
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	68f8      	ldr	r0, [r7, #12]
 8008c4e:	f7ff fe3b 	bl	80088c8 <move_window>
 8008c52:	4603      	mov	r3, r0
 8008c54:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008c56:	7ffb      	ldrb	r3, [r7, #31]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d17a      	bne.n	8008d52 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008c62:	69bb      	ldr	r3, [r7, #24]
 8008c64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c68:	4413      	add	r3, r2
 8008c6a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	f003 0301 	and.w	r3, r3, #1
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d003      	beq.n	8008c7e <put_fat+0xf0>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	091b      	lsrs	r3, r3, #4
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	e00e      	b.n	8008c9c <put_fat+0x10e>
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	b25b      	sxtb	r3, r3
 8008c84:	f023 030f 	bic.w	r3, r3, #15
 8008c88:	b25a      	sxtb	r2, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	0a1b      	lsrs	r3, r3, #8
 8008c8e:	b25b      	sxtb	r3, r3
 8008c90:	f003 030f 	and.w	r3, r3, #15
 8008c94:	b25b      	sxtb	r3, r3
 8008c96:	4313      	orrs	r3, r2
 8008c98:	b25b      	sxtb	r3, r3
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	697a      	ldr	r2, [r7, #20]
 8008c9e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	70da      	strb	r2, [r3, #3]
			break;
 8008ca6:	e059      	b.n	8008d5c <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	0a1b      	lsrs	r3, r3, #8
 8008cb0:	4413      	add	r3, r2
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	68f8      	ldr	r0, [r7, #12]
 8008cb6:	f7ff fe07 	bl	80088c8 <move_window>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008cbe:	7ffb      	ldrb	r3, [r7, #31]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d148      	bne.n	8008d56 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	005b      	lsls	r3, r3, #1
 8008cce:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008cd2:	4413      	add	r3, r2
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	b292      	uxth	r2, r2
 8008cd8:	4611      	mov	r1, r2
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f7ff fb7f 	bl	80083de <st_word>
			fs->wflag = 1;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	70da      	strb	r2, [r3, #3]
			break;
 8008ce6:	e039      	b.n	8008d5c <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	09db      	lsrs	r3, r3, #7
 8008cf0:	4413      	add	r3, r2
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	68f8      	ldr	r0, [r7, #12]
 8008cf6:	f7ff fde7 	bl	80088c8 <move_window>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008cfe:	7ffb      	ldrb	r3, [r7, #31]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d12a      	bne.n	8008d5a <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008d18:	4413      	add	r3, r2
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f7ff fb3c 	bl	8008398 <ld_dword>
 8008d20:	4603      	mov	r3, r0
 8008d22:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008d26:	4323      	orrs	r3, r4
 8008d28:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008d30:	68bb      	ldr	r3, [r7, #8]
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008d38:	4413      	add	r3, r2
 8008d3a:	6879      	ldr	r1, [r7, #4]
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f7ff fb69 	bl	8008414 <st_dword>
			fs->wflag = 1;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2201      	movs	r2, #1
 8008d46:	70da      	strb	r2, [r3, #3]
			break;
 8008d48:	e008      	b.n	8008d5c <put_fat+0x1ce>
		}
	}
 8008d4a:	bf00      	nop
 8008d4c:	e006      	b.n	8008d5c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008d4e:	bf00      	nop
 8008d50:	e004      	b.n	8008d5c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008d52:	bf00      	nop
 8008d54:	e002      	b.n	8008d5c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008d56:	bf00      	nop
 8008d58:	e000      	b.n	8008d5c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008d5a:	bf00      	nop
	return res;
 8008d5c:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3724      	adds	r7, #36	; 0x24
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd90      	pop	{r4, r7, pc}

08008d66 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b088      	sub	sp, #32
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	60f8      	str	r0, [r7, #12]
 8008d6e:	60b9      	str	r1, [r7, #8]
 8008d70:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008d72:	2300      	movs	r3, #0
 8008d74:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d904      	bls.n	8008d8c <remove_chain+0x26>
 8008d82:	69bb      	ldr	r3, [r7, #24]
 8008d84:	699b      	ldr	r3, [r3, #24]
 8008d86:	68ba      	ldr	r2, [r7, #8]
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d301      	bcc.n	8008d90 <remove_chain+0x2a>
 8008d8c:	2302      	movs	r3, #2
 8008d8e:	e04b      	b.n	8008e28 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d00c      	beq.n	8008db0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008d96:	f04f 32ff 	mov.w	r2, #4294967295
 8008d9a:	6879      	ldr	r1, [r7, #4]
 8008d9c:	69b8      	ldr	r0, [r7, #24]
 8008d9e:	f7ff fef6 	bl	8008b8e <put_fat>
 8008da2:	4603      	mov	r3, r0
 8008da4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008da6:	7ffb      	ldrb	r3, [r7, #31]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d001      	beq.n	8008db0 <remove_chain+0x4a>
 8008dac:	7ffb      	ldrb	r3, [r7, #31]
 8008dae:	e03b      	b.n	8008e28 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008db0:	68b9      	ldr	r1, [r7, #8]
 8008db2:	68f8      	ldr	r0, [r7, #12]
 8008db4:	f7ff fe43 	bl	8008a3e <get_fat>
 8008db8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d031      	beq.n	8008e24 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d101      	bne.n	8008dca <remove_chain+0x64>
 8008dc6:	2302      	movs	r3, #2
 8008dc8:	e02e      	b.n	8008e28 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dd0:	d101      	bne.n	8008dd6 <remove_chain+0x70>
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e028      	b.n	8008e28 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	68b9      	ldr	r1, [r7, #8]
 8008dda:	69b8      	ldr	r0, [r7, #24]
 8008ddc:	f7ff fed7 	bl	8008b8e <put_fat>
 8008de0:	4603      	mov	r3, r0
 8008de2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008de4:	7ffb      	ldrb	r3, [r7, #31]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d001      	beq.n	8008dee <remove_chain+0x88>
 8008dea:	7ffb      	ldrb	r3, [r7, #31]
 8008dec:	e01c      	b.n	8008e28 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	695a      	ldr	r2, [r3, #20]
 8008df2:	69bb      	ldr	r3, [r7, #24]
 8008df4:	699b      	ldr	r3, [r3, #24]
 8008df6:	3b02      	subs	r3, #2
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d20b      	bcs.n	8008e14 <remove_chain+0xae>
			fs->free_clst++;
 8008dfc:	69bb      	ldr	r3, [r7, #24]
 8008dfe:	695b      	ldr	r3, [r3, #20]
 8008e00:	1c5a      	adds	r2, r3, #1
 8008e02:	69bb      	ldr	r3, [r7, #24]
 8008e04:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8008e06:	69bb      	ldr	r3, [r7, #24]
 8008e08:	791b      	ldrb	r3, [r3, #4]
 8008e0a:	f043 0301 	orr.w	r3, r3, #1
 8008e0e:	b2da      	uxtb	r2, r3
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008e18:	69bb      	ldr	r3, [r7, #24]
 8008e1a:	699b      	ldr	r3, [r3, #24]
 8008e1c:	68ba      	ldr	r2, [r7, #8]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d3c6      	bcc.n	8008db0 <remove_chain+0x4a>
 8008e22:	e000      	b.n	8008e26 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008e24:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008e26:	2300      	movs	r3, #0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3720      	adds	r7, #32
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b088      	sub	sp, #32
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d10d      	bne.n	8008e62 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008e4c:	69bb      	ldr	r3, [r7, #24]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d004      	beq.n	8008e5c <create_chain+0x2c>
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	699b      	ldr	r3, [r3, #24]
 8008e56:	69ba      	ldr	r2, [r7, #24]
 8008e58:	429a      	cmp	r2, r3
 8008e5a:	d31b      	bcc.n	8008e94 <create_chain+0x64>
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	61bb      	str	r3, [r7, #24]
 8008e60:	e018      	b.n	8008e94 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008e62:	6839      	ldr	r1, [r7, #0]
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f7ff fdea 	bl	8008a3e <get_fat>
 8008e6a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d801      	bhi.n	8008e76 <create_chain+0x46>
 8008e72:	2301      	movs	r3, #1
 8008e74:	e070      	b.n	8008f58 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e7c:	d101      	bne.n	8008e82 <create_chain+0x52>
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	e06a      	b.n	8008f58 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	68fa      	ldr	r2, [r7, #12]
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d201      	bcs.n	8008e90 <create_chain+0x60>
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	e063      	b.n	8008f58 <create_chain+0x128>
		scl = clst;
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008e94:	69bb      	ldr	r3, [r7, #24]
 8008e96:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	699b      	ldr	r3, [r3, #24]
 8008ea2:	69fa      	ldr	r2, [r7, #28]
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d307      	bcc.n	8008eb8 <create_chain+0x88>
				ncl = 2;
 8008ea8:	2302      	movs	r3, #2
 8008eaa:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008eac:	69fa      	ldr	r2, [r7, #28]
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	429a      	cmp	r2, r3
 8008eb2:	d901      	bls.n	8008eb8 <create_chain+0x88>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	e04f      	b.n	8008f58 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008eb8:	69f9      	ldr	r1, [r7, #28]
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f7ff fdbf 	bl	8008a3e <get_fat>
 8008ec0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d00e      	beq.n	8008ee6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d003      	beq.n	8008ed6 <create_chain+0xa6>
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed4:	d101      	bne.n	8008eda <create_chain+0xaa>
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	e03e      	b.n	8008f58 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008eda:	69fa      	ldr	r2, [r7, #28]
 8008edc:	69bb      	ldr	r3, [r7, #24]
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d1da      	bne.n	8008e98 <create_chain+0x68>
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	e038      	b.n	8008f58 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008ee6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8008eec:	69f9      	ldr	r1, [r7, #28]
 8008eee:	6938      	ldr	r0, [r7, #16]
 8008ef0:	f7ff fe4d 	bl	8008b8e <put_fat>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008ef8:	7dfb      	ldrb	r3, [r7, #23]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d109      	bne.n	8008f12 <create_chain+0xe2>
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d006      	beq.n	8008f12 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008f04:	69fa      	ldr	r2, [r7, #28]
 8008f06:	6839      	ldr	r1, [r7, #0]
 8008f08:	6938      	ldr	r0, [r7, #16]
 8008f0a:	f7ff fe40 	bl	8008b8e <put_fat>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008f12:	7dfb      	ldrb	r3, [r7, #23]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d116      	bne.n	8008f46 <create_chain+0x116>
		fs->last_clst = ncl;
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	69fa      	ldr	r2, [r7, #28]
 8008f1c:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	695a      	ldr	r2, [r3, #20]
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	699b      	ldr	r3, [r3, #24]
 8008f26:	3b02      	subs	r3, #2
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d804      	bhi.n	8008f36 <create_chain+0x106>
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	695b      	ldr	r3, [r3, #20]
 8008f30:	1e5a      	subs	r2, r3, #1
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	791b      	ldrb	r3, [r3, #4]
 8008f3a:	f043 0301 	orr.w	r3, r3, #1
 8008f3e:	b2da      	uxtb	r2, r3
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	711a      	strb	r2, [r3, #4]
 8008f44:	e007      	b.n	8008f56 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008f46:	7dfb      	ldrb	r3, [r7, #23]
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d102      	bne.n	8008f52 <create_chain+0x122>
 8008f4c:	f04f 33ff 	mov.w	r3, #4294967295
 8008f50:	e000      	b.n	8008f54 <create_chain+0x124>
 8008f52:	2301      	movs	r3, #1
 8008f54:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008f56:	69fb      	ldr	r3, [r7, #28]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3720      	adds	r7, #32
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b087      	sub	sp, #28
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f74:	3304      	adds	r3, #4
 8008f76:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	0a5b      	lsrs	r3, r3, #9
 8008f7c:	68fa      	ldr	r2, [r7, #12]
 8008f7e:	8952      	ldrh	r2, [r2, #10]
 8008f80:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f84:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	1d1a      	adds	r2, r3, #4
 8008f8a:	613a      	str	r2, [r7, #16]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d101      	bne.n	8008f9a <clmt_clust+0x3a>
 8008f96:	2300      	movs	r3, #0
 8008f98:	e010      	b.n	8008fbc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008f9a:	697a      	ldr	r2, [r7, #20]
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d307      	bcc.n	8008fb2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008fa2:	697a      	ldr	r2, [r7, #20]
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	1ad3      	subs	r3, r2, r3
 8008fa8:	617b      	str	r3, [r7, #20]
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	3304      	adds	r3, #4
 8008fae:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008fb0:	e7e9      	b.n	8008f86 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008fb2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	681a      	ldr	r2, [r3, #0]
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	4413      	add	r3, r2
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	371c      	adds	r7, #28
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b086      	sub	sp, #24
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008fde:	d204      	bcs.n	8008fea <dir_sdi+0x22>
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	f003 031f 	and.w	r3, r3, #31
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d001      	beq.n	8008fee <dir_sdi+0x26>
		return FR_INT_ERR;
 8008fea:	2302      	movs	r3, #2
 8008fec:	e063      	b.n	80090b6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	683a      	ldr	r2, [r7, #0]
 8008ff2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	689b      	ldr	r3, [r3, #8]
 8008ff8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d106      	bne.n	800900e <dir_sdi+0x46>
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	2b02      	cmp	r3, #2
 8009006:	d902      	bls.n	800900e <dir_sdi+0x46>
		clst = fs->dirbase;
 8009008:	693b      	ldr	r3, [r7, #16]
 800900a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800900c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d10c      	bne.n	800902e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	095b      	lsrs	r3, r3, #5
 8009018:	693a      	ldr	r2, [r7, #16]
 800901a:	8912      	ldrh	r2, [r2, #8]
 800901c:	4293      	cmp	r3, r2
 800901e:	d301      	bcc.n	8009024 <dir_sdi+0x5c>
 8009020:	2302      	movs	r3, #2
 8009022:	e048      	b.n	80090b6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	61da      	str	r2, [r3, #28]
 800902c:	e029      	b.n	8009082 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	895b      	ldrh	r3, [r3, #10]
 8009032:	025b      	lsls	r3, r3, #9
 8009034:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009036:	e019      	b.n	800906c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6979      	ldr	r1, [r7, #20]
 800903c:	4618      	mov	r0, r3
 800903e:	f7ff fcfe 	bl	8008a3e <get_fat>
 8009042:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800904a:	d101      	bne.n	8009050 <dir_sdi+0x88>
 800904c:	2301      	movs	r3, #1
 800904e:	e032      	b.n	80090b6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	2b01      	cmp	r3, #1
 8009054:	d904      	bls.n	8009060 <dir_sdi+0x98>
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	699b      	ldr	r3, [r3, #24]
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	429a      	cmp	r2, r3
 800905e:	d301      	bcc.n	8009064 <dir_sdi+0x9c>
 8009060:	2302      	movs	r3, #2
 8009062:	e028      	b.n	80090b6 <dir_sdi+0xee>
			ofs -= csz;
 8009064:	683a      	ldr	r2, [r7, #0]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	1ad3      	subs	r3, r2, r3
 800906a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800906c:	683a      	ldr	r2, [r7, #0]
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	429a      	cmp	r2, r3
 8009072:	d2e1      	bcs.n	8009038 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8009074:	6979      	ldr	r1, [r7, #20]
 8009076:	6938      	ldr	r0, [r7, #16]
 8009078:	f7ff fcc2 	bl	8008a00 <clust2sect>
 800907c:	4602      	mov	r2, r0
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	697a      	ldr	r2, [r7, #20]
 8009086:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	69db      	ldr	r3, [r3, #28]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d101      	bne.n	8009094 <dir_sdi+0xcc>
 8009090:	2302      	movs	r3, #2
 8009092:	e010      	b.n	80090b6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	69da      	ldr	r2, [r3, #28]
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	0a5b      	lsrs	r3, r3, #9
 800909c:	441a      	add	r2, r3
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090ae:	441a      	add	r2, r3
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80090b4:	2300      	movs	r3, #0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3718      	adds	r7, #24
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}

080090be <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80090be:	b580      	push	{r7, lr}
 80090c0:	b086      	sub	sp, #24
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
 80090c6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	695b      	ldr	r3, [r3, #20]
 80090d2:	3320      	adds	r3, #32
 80090d4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	69db      	ldr	r3, [r3, #28]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d003      	beq.n	80090e6 <dir_next+0x28>
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80090e4:	d301      	bcc.n	80090ea <dir_next+0x2c>
 80090e6:	2304      	movs	r3, #4
 80090e8:	e0aa      	b.n	8009240 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f040 8098 	bne.w	8009226 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	69db      	ldr	r3, [r3, #28]
 80090fa:	1c5a      	adds	r2, r3, #1
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	699b      	ldr	r3, [r3, #24]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d10b      	bne.n	8009120 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	095b      	lsrs	r3, r3, #5
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	8912      	ldrh	r2, [r2, #8]
 8009110:	4293      	cmp	r3, r2
 8009112:	f0c0 8088 	bcc.w	8009226 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2200      	movs	r2, #0
 800911a:	61da      	str	r2, [r3, #28]
 800911c:	2304      	movs	r3, #4
 800911e:	e08f      	b.n	8009240 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	0a5b      	lsrs	r3, r3, #9
 8009124:	68fa      	ldr	r2, [r7, #12]
 8009126:	8952      	ldrh	r2, [r2, #10]
 8009128:	3a01      	subs	r2, #1
 800912a:	4013      	ands	r3, r2
 800912c:	2b00      	cmp	r3, #0
 800912e:	d17a      	bne.n	8009226 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009130:	687a      	ldr	r2, [r7, #4]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	699b      	ldr	r3, [r3, #24]
 8009136:	4619      	mov	r1, r3
 8009138:	4610      	mov	r0, r2
 800913a:	f7ff fc80 	bl	8008a3e <get_fat>
 800913e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	2b01      	cmp	r3, #1
 8009144:	d801      	bhi.n	800914a <dir_next+0x8c>
 8009146:	2302      	movs	r3, #2
 8009148:	e07a      	b.n	8009240 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009150:	d101      	bne.n	8009156 <dir_next+0x98>
 8009152:	2301      	movs	r3, #1
 8009154:	e074      	b.n	8009240 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	699b      	ldr	r3, [r3, #24]
 800915a:	697a      	ldr	r2, [r7, #20]
 800915c:	429a      	cmp	r2, r3
 800915e:	d358      	bcc.n	8009212 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d104      	bne.n	8009170 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2200      	movs	r2, #0
 800916a:	61da      	str	r2, [r3, #28]
 800916c:	2304      	movs	r3, #4
 800916e:	e067      	b.n	8009240 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	699b      	ldr	r3, [r3, #24]
 8009176:	4619      	mov	r1, r3
 8009178:	4610      	mov	r0, r2
 800917a:	f7ff fe59 	bl	8008e30 <create_chain>
 800917e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d101      	bne.n	800918a <dir_next+0xcc>
 8009186:	2307      	movs	r3, #7
 8009188:	e05a      	b.n	8009240 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	2b01      	cmp	r3, #1
 800918e:	d101      	bne.n	8009194 <dir_next+0xd6>
 8009190:	2302      	movs	r3, #2
 8009192:	e055      	b.n	8009240 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800919a:	d101      	bne.n	80091a0 <dir_next+0xe2>
 800919c:	2301      	movs	r3, #1
 800919e:	e04f      	b.n	8009240 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80091a0:	68f8      	ldr	r0, [r7, #12]
 80091a2:	f7ff fb4d 	bl	8008840 <sync_window>
 80091a6:	4603      	mov	r3, r0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d001      	beq.n	80091b0 <dir_next+0xf2>
 80091ac:	2301      	movs	r3, #1
 80091ae:	e047      	b.n	8009240 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	3334      	adds	r3, #52	; 0x34
 80091b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80091b8:	2100      	movs	r1, #0
 80091ba:	4618      	mov	r0, r3
 80091bc:	f7ff f977 	bl	80084ae <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80091c0:	2300      	movs	r3, #0
 80091c2:	613b      	str	r3, [r7, #16]
 80091c4:	6979      	ldr	r1, [r7, #20]
 80091c6:	68f8      	ldr	r0, [r7, #12]
 80091c8:	f7ff fc1a 	bl	8008a00 <clust2sect>
 80091cc:	4602      	mov	r2, r0
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	631a      	str	r2, [r3, #48]	; 0x30
 80091d2:	e012      	b.n	80091fa <dir_next+0x13c>
						fs->wflag = 1;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2201      	movs	r2, #1
 80091d8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80091da:	68f8      	ldr	r0, [r7, #12]
 80091dc:	f7ff fb30 	bl	8008840 <sync_window>
 80091e0:	4603      	mov	r3, r0
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d001      	beq.n	80091ea <dir_next+0x12c>
 80091e6:	2301      	movs	r3, #1
 80091e8:	e02a      	b.n	8009240 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	3301      	adds	r3, #1
 80091ee:	613b      	str	r3, [r7, #16]
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091f4:	1c5a      	adds	r2, r3, #1
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	631a      	str	r2, [r3, #48]	; 0x30
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	895b      	ldrh	r3, [r3, #10]
 80091fe:	461a      	mov	r2, r3
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	4293      	cmp	r3, r2
 8009204:	d3e6      	bcc.n	80091d4 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	1ad2      	subs	r2, r2, r3
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	697a      	ldr	r2, [r7, #20]
 8009216:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009218:	6979      	ldr	r1, [r7, #20]
 800921a:	68f8      	ldr	r0, [r7, #12]
 800921c:	f7ff fbf0 	bl	8008a00 <clust2sect>
 8009220:	4602      	mov	r2, r0
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	68ba      	ldr	r2, [r7, #8]
 800922a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009238:	441a      	add	r2, r3
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800923e:	2300      	movs	r3, #0
}
 8009240:	4618      	mov	r0, r3
 8009242:	3718      	adds	r7, #24
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}

08009248 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b086      	sub	sp, #24
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009258:	2100      	movs	r1, #0
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f7ff feb4 	bl	8008fc8 <dir_sdi>
 8009260:	4603      	mov	r3, r0
 8009262:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009264:	7dfb      	ldrb	r3, [r7, #23]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d12b      	bne.n	80092c2 <dir_alloc+0x7a>
		n = 0;
 800926a:	2300      	movs	r3, #0
 800926c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	69db      	ldr	r3, [r3, #28]
 8009272:	4619      	mov	r1, r3
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f7ff fb27 	bl	80088c8 <move_window>
 800927a:	4603      	mov	r3, r0
 800927c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800927e:	7dfb      	ldrb	r3, [r7, #23]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d11d      	bne.n	80092c0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6a1b      	ldr	r3, [r3, #32]
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	2be5      	cmp	r3, #229	; 0xe5
 800928c:	d004      	beq.n	8009298 <dir_alloc+0x50>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6a1b      	ldr	r3, [r3, #32]
 8009292:	781b      	ldrb	r3, [r3, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d107      	bne.n	80092a8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	3301      	adds	r3, #1
 800929c:	613b      	str	r3, [r7, #16]
 800929e:	693a      	ldr	r2, [r7, #16]
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d102      	bne.n	80092ac <dir_alloc+0x64>
 80092a6:	e00c      	b.n	80092c2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80092a8:	2300      	movs	r3, #0
 80092aa:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80092ac:	2101      	movs	r1, #1
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f7ff ff05 	bl	80090be <dir_next>
 80092b4:	4603      	mov	r3, r0
 80092b6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80092b8:	7dfb      	ldrb	r3, [r7, #23]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d0d7      	beq.n	800926e <dir_alloc+0x26>
 80092be:	e000      	b.n	80092c2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80092c0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80092c2:	7dfb      	ldrb	r3, [r7, #23]
 80092c4:	2b04      	cmp	r3, #4
 80092c6:	d101      	bne.n	80092cc <dir_alloc+0x84>
 80092c8:	2307      	movs	r3, #7
 80092ca:	75fb      	strb	r3, [r7, #23]
	return res;
 80092cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3718      	adds	r7, #24
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b084      	sub	sp, #16
 80092da:	af00      	add	r7, sp, #0
 80092dc:	6078      	str	r0, [r7, #4]
 80092de:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	331a      	adds	r3, #26
 80092e4:	4618      	mov	r0, r3
 80092e6:	f7ff f83f 	bl	8008368 <ld_word>
 80092ea:	4603      	mov	r3, r0
 80092ec:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	781b      	ldrb	r3, [r3, #0]
 80092f2:	2b03      	cmp	r3, #3
 80092f4:	d109      	bne.n	800930a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	3314      	adds	r3, #20
 80092fa:	4618      	mov	r0, r3
 80092fc:	f7ff f834 	bl	8008368 <ld_word>
 8009300:	4603      	mov	r3, r0
 8009302:	041b      	lsls	r3, r3, #16
 8009304:	68fa      	ldr	r2, [r7, #12]
 8009306:	4313      	orrs	r3, r2
 8009308:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800930a:	68fb      	ldr	r3, [r7, #12]
}
 800930c:	4618      	mov	r0, r3
 800930e:	3710      	adds	r7, #16
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	60f8      	str	r0, [r7, #12]
 800931c:	60b9      	str	r1, [r7, #8]
 800931e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	331a      	adds	r3, #26
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	b292      	uxth	r2, r2
 8009328:	4611      	mov	r1, r2
 800932a:	4618      	mov	r0, r3
 800932c:	f7ff f857 	bl	80083de <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	2b03      	cmp	r3, #3
 8009336:	d109      	bne.n	800934c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	f103 0214 	add.w	r2, r3, #20
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	0c1b      	lsrs	r3, r3, #16
 8009342:	b29b      	uxth	r3, r3
 8009344:	4619      	mov	r1, r3
 8009346:	4610      	mov	r0, r2
 8009348:	f7ff f849 	bl	80083de <st_word>
	}
}
 800934c:	bf00      	nop
 800934e:	3710      	adds	r7, #16
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8009354:	b590      	push	{r4, r7, lr}
 8009356:	b087      	sub	sp, #28
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	331a      	adds	r3, #26
 8009362:	4618      	mov	r0, r3
 8009364:	f7ff f800 	bl	8008368 <ld_word>
 8009368:	4603      	mov	r3, r0
 800936a:	2b00      	cmp	r3, #0
 800936c:	d001      	beq.n	8009372 <cmp_lfn+0x1e>
 800936e:	2300      	movs	r3, #0
 8009370:	e059      	b.n	8009426 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	781b      	ldrb	r3, [r3, #0]
 8009376:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800937a:	1e5a      	subs	r2, r3, #1
 800937c:	4613      	mov	r3, r2
 800937e:	005b      	lsls	r3, r3, #1
 8009380:	4413      	add	r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	4413      	add	r3, r2
 8009386:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009388:	2301      	movs	r3, #1
 800938a:	81fb      	strh	r3, [r7, #14]
 800938c:	2300      	movs	r3, #0
 800938e:	613b      	str	r3, [r7, #16]
 8009390:	e033      	b.n	80093fa <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009392:	4a27      	ldr	r2, [pc, #156]	; (8009430 <cmp_lfn+0xdc>)
 8009394:	693b      	ldr	r3, [r7, #16]
 8009396:	4413      	add	r3, r2
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	461a      	mov	r2, r3
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	4413      	add	r3, r2
 80093a0:	4618      	mov	r0, r3
 80093a2:	f7fe ffe1 	bl	8008368 <ld_word>
 80093a6:	4603      	mov	r3, r0
 80093a8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80093aa:	89fb      	ldrh	r3, [r7, #14]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d01a      	beq.n	80093e6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	2bfe      	cmp	r3, #254	; 0xfe
 80093b4:	d812      	bhi.n	80093dc <cmp_lfn+0x88>
 80093b6:	89bb      	ldrh	r3, [r7, #12]
 80093b8:	4618      	mov	r0, r3
 80093ba:	f002 fbdd 	bl	800bb78 <ff_wtoupper>
 80093be:	4603      	mov	r3, r0
 80093c0:	461c      	mov	r4, r3
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	1c5a      	adds	r2, r3, #1
 80093c6:	617a      	str	r2, [r7, #20]
 80093c8:	005b      	lsls	r3, r3, #1
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	4413      	add	r3, r2
 80093ce:	881b      	ldrh	r3, [r3, #0]
 80093d0:	4618      	mov	r0, r3
 80093d2:	f002 fbd1 	bl	800bb78 <ff_wtoupper>
 80093d6:	4603      	mov	r3, r0
 80093d8:	429c      	cmp	r4, r3
 80093da:	d001      	beq.n	80093e0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80093dc:	2300      	movs	r3, #0
 80093de:	e022      	b.n	8009426 <cmp_lfn+0xd2>
			}
			wc = uc;
 80093e0:	89bb      	ldrh	r3, [r7, #12]
 80093e2:	81fb      	strh	r3, [r7, #14]
 80093e4:	e006      	b.n	80093f4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80093e6:	89bb      	ldrh	r3, [r7, #12]
 80093e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d001      	beq.n	80093f4 <cmp_lfn+0xa0>
 80093f0:	2300      	movs	r3, #0
 80093f2:	e018      	b.n	8009426 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	3301      	adds	r3, #1
 80093f8:	613b      	str	r3, [r7, #16]
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	2b0c      	cmp	r3, #12
 80093fe:	d9c8      	bls.n	8009392 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009408:	2b00      	cmp	r3, #0
 800940a:	d00b      	beq.n	8009424 <cmp_lfn+0xd0>
 800940c:	89fb      	ldrh	r3, [r7, #14]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d008      	beq.n	8009424 <cmp_lfn+0xd0>
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	005b      	lsls	r3, r3, #1
 8009416:	687a      	ldr	r2, [r7, #4]
 8009418:	4413      	add	r3, r2
 800941a:	881b      	ldrh	r3, [r3, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d001      	beq.n	8009424 <cmp_lfn+0xd0>
 8009420:	2300      	movs	r3, #0
 8009422:	e000      	b.n	8009426 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009424:	2301      	movs	r3, #1
}
 8009426:	4618      	mov	r0, r3
 8009428:	371c      	adds	r7, #28
 800942a:	46bd      	mov	sp, r7
 800942c:	bd90      	pop	{r4, r7, pc}
 800942e:	bf00      	nop
 8009430:	0800d1b8 	.word	0x0800d1b8

08009434 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b086      	sub	sp, #24
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	331a      	adds	r3, #26
 8009442:	4618      	mov	r0, r3
 8009444:	f7fe ff90 	bl	8008368 <ld_word>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d001      	beq.n	8009452 <pick_lfn+0x1e>
 800944e:	2300      	movs	r3, #0
 8009450:	e04d      	b.n	80094ee <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	781b      	ldrb	r3, [r3, #0]
 8009456:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800945a:	1e5a      	subs	r2, r3, #1
 800945c:	4613      	mov	r3, r2
 800945e:	005b      	lsls	r3, r3, #1
 8009460:	4413      	add	r3, r2
 8009462:	009b      	lsls	r3, r3, #2
 8009464:	4413      	add	r3, r2
 8009466:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009468:	2301      	movs	r3, #1
 800946a:	81fb      	strh	r3, [r7, #14]
 800946c:	2300      	movs	r3, #0
 800946e:	613b      	str	r3, [r7, #16]
 8009470:	e028      	b.n	80094c4 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009472:	4a21      	ldr	r2, [pc, #132]	; (80094f8 <pick_lfn+0xc4>)
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	4413      	add	r3, r2
 8009478:	781b      	ldrb	r3, [r3, #0]
 800947a:	461a      	mov	r2, r3
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	4413      	add	r3, r2
 8009480:	4618      	mov	r0, r3
 8009482:	f7fe ff71 	bl	8008368 <ld_word>
 8009486:	4603      	mov	r3, r0
 8009488:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800948a:	89fb      	ldrh	r3, [r7, #14]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d00f      	beq.n	80094b0 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	2bfe      	cmp	r3, #254	; 0xfe
 8009494:	d901      	bls.n	800949a <pick_lfn+0x66>
 8009496:	2300      	movs	r3, #0
 8009498:	e029      	b.n	80094ee <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800949a:	89bb      	ldrh	r3, [r7, #12]
 800949c:	81fb      	strh	r3, [r7, #14]
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	1c5a      	adds	r2, r3, #1
 80094a2:	617a      	str	r2, [r7, #20]
 80094a4:	005b      	lsls	r3, r3, #1
 80094a6:	687a      	ldr	r2, [r7, #4]
 80094a8:	4413      	add	r3, r2
 80094aa:	89fa      	ldrh	r2, [r7, #14]
 80094ac:	801a      	strh	r2, [r3, #0]
 80094ae:	e006      	b.n	80094be <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80094b0:	89bb      	ldrh	r3, [r7, #12]
 80094b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d001      	beq.n	80094be <pick_lfn+0x8a>
 80094ba:	2300      	movs	r3, #0
 80094bc:	e017      	b.n	80094ee <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	3301      	adds	r3, #1
 80094c2:	613b      	str	r3, [r7, #16]
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	2b0c      	cmp	r3, #12
 80094c8:	d9d3      	bls.n	8009472 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	781b      	ldrb	r3, [r3, #0]
 80094ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d00a      	beq.n	80094ec <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	2bfe      	cmp	r3, #254	; 0xfe
 80094da:	d901      	bls.n	80094e0 <pick_lfn+0xac>
 80094dc:	2300      	movs	r3, #0
 80094de:	e006      	b.n	80094ee <pick_lfn+0xba>
		lfnbuf[i] = 0;
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	005b      	lsls	r3, r3, #1
 80094e4:	687a      	ldr	r2, [r7, #4]
 80094e6:	4413      	add	r3, r2
 80094e8:	2200      	movs	r2, #0
 80094ea:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 80094ec:	2301      	movs	r3, #1
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3718      	adds	r7, #24
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop
 80094f8:	0800d1b8 	.word	0x0800d1b8

080094fc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b088      	sub	sp, #32
 8009500:	af00      	add	r7, sp, #0
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	4611      	mov	r1, r2
 8009508:	461a      	mov	r2, r3
 800950a:	460b      	mov	r3, r1
 800950c:	71fb      	strb	r3, [r7, #7]
 800950e:	4613      	mov	r3, r2
 8009510:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	330d      	adds	r3, #13
 8009516:	79ba      	ldrb	r2, [r7, #6]
 8009518:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	330b      	adds	r3, #11
 800951e:	220f      	movs	r2, #15
 8009520:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	330c      	adds	r3, #12
 8009526:	2200      	movs	r2, #0
 8009528:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	331a      	adds	r3, #26
 800952e:	2100      	movs	r1, #0
 8009530:	4618      	mov	r0, r3
 8009532:	f7fe ff54 	bl	80083de <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8009536:	79fb      	ldrb	r3, [r7, #7]
 8009538:	1e5a      	subs	r2, r3, #1
 800953a:	4613      	mov	r3, r2
 800953c:	005b      	lsls	r3, r3, #1
 800953e:	4413      	add	r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	4413      	add	r3, r2
 8009544:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8009546:	2300      	movs	r3, #0
 8009548:	82fb      	strh	r3, [r7, #22]
 800954a:	2300      	movs	r3, #0
 800954c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800954e:	8afb      	ldrh	r3, [r7, #22]
 8009550:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009554:	4293      	cmp	r3, r2
 8009556:	d007      	beq.n	8009568 <put_lfn+0x6c>
 8009558:	69fb      	ldr	r3, [r7, #28]
 800955a:	1c5a      	adds	r2, r3, #1
 800955c:	61fa      	str	r2, [r7, #28]
 800955e:	005b      	lsls	r3, r3, #1
 8009560:	68fa      	ldr	r2, [r7, #12]
 8009562:	4413      	add	r3, r2
 8009564:	881b      	ldrh	r3, [r3, #0]
 8009566:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009568:	4a17      	ldr	r2, [pc, #92]	; (80095c8 <put_lfn+0xcc>)
 800956a:	69bb      	ldr	r3, [r7, #24]
 800956c:	4413      	add	r3, r2
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	461a      	mov	r2, r3
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	4413      	add	r3, r2
 8009576:	8afa      	ldrh	r2, [r7, #22]
 8009578:	4611      	mov	r1, r2
 800957a:	4618      	mov	r0, r3
 800957c:	f7fe ff2f 	bl	80083de <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009580:	8afb      	ldrh	r3, [r7, #22]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d102      	bne.n	800958c <put_lfn+0x90>
 8009586:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800958a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800958c:	69bb      	ldr	r3, [r7, #24]
 800958e:	3301      	adds	r3, #1
 8009590:	61bb      	str	r3, [r7, #24]
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	2b0c      	cmp	r3, #12
 8009596:	d9da      	bls.n	800954e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009598:	8afb      	ldrh	r3, [r7, #22]
 800959a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800959e:	4293      	cmp	r3, r2
 80095a0:	d006      	beq.n	80095b0 <put_lfn+0xb4>
 80095a2:	69fb      	ldr	r3, [r7, #28]
 80095a4:	005b      	lsls	r3, r3, #1
 80095a6:	68fa      	ldr	r2, [r7, #12]
 80095a8:	4413      	add	r3, r2
 80095aa:	881b      	ldrh	r3, [r3, #0]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d103      	bne.n	80095b8 <put_lfn+0xbc>
 80095b0:	79fb      	ldrb	r3, [r7, #7]
 80095b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095b6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	79fa      	ldrb	r2, [r7, #7]
 80095bc:	701a      	strb	r2, [r3, #0]
}
 80095be:	bf00      	nop
 80095c0:	3720      	adds	r7, #32
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}
 80095c6:	bf00      	nop
 80095c8:	0800d1b8 	.word	0x0800d1b8

080095cc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b08c      	sub	sp, #48	; 0x30
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	60f8      	str	r0, [r7, #12]
 80095d4:	60b9      	str	r1, [r7, #8]
 80095d6:	607a      	str	r2, [r7, #4]
 80095d8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80095da:	220b      	movs	r2, #11
 80095dc:	68b9      	ldr	r1, [r7, #8]
 80095de:	68f8      	ldr	r0, [r7, #12]
 80095e0:	f7fe ff44 	bl	800846c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	2b05      	cmp	r3, #5
 80095e8:	d92b      	bls.n	8009642 <gen_numname+0x76>
		sr = seq;
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80095ee:	e022      	b.n	8009636 <gen_numname+0x6a>
			wc = *lfn++;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	1c9a      	adds	r2, r3, #2
 80095f4:	607a      	str	r2, [r7, #4]
 80095f6:	881b      	ldrh	r3, [r3, #0]
 80095f8:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80095fa:	2300      	movs	r3, #0
 80095fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80095fe:	e017      	b.n	8009630 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8009600:	69fb      	ldr	r3, [r7, #28]
 8009602:	005a      	lsls	r2, r3, #1
 8009604:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009606:	f003 0301 	and.w	r3, r3, #1
 800960a:	4413      	add	r3, r2
 800960c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800960e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009610:	085b      	lsrs	r3, r3, #1
 8009612:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8009614:	69fb      	ldr	r3, [r7, #28]
 8009616:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800961a:	2b00      	cmp	r3, #0
 800961c:	d005      	beq.n	800962a <gen_numname+0x5e>
 800961e:	69fb      	ldr	r3, [r7, #28]
 8009620:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8009624:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8009628:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800962a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800962c:	3301      	adds	r3, #1
 800962e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009632:	2b0f      	cmp	r3, #15
 8009634:	d9e4      	bls.n	8009600 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	881b      	ldrh	r3, [r3, #0]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d1d8      	bne.n	80095f0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8009642:	2307      	movs	r3, #7
 8009644:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	b2db      	uxtb	r3, r3
 800964a:	f003 030f 	and.w	r3, r3, #15
 800964e:	b2db      	uxtb	r3, r3
 8009650:	3330      	adds	r3, #48	; 0x30
 8009652:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8009656:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800965a:	2b39      	cmp	r3, #57	; 0x39
 800965c:	d904      	bls.n	8009668 <gen_numname+0x9c>
 800965e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009662:	3307      	adds	r3, #7
 8009664:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8009668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800966a:	1e5a      	subs	r2, r3, #1
 800966c:	62ba      	str	r2, [r7, #40]	; 0x28
 800966e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8009672:	4413      	add	r3, r2
 8009674:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009678:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	091b      	lsrs	r3, r3, #4
 8009680:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d1de      	bne.n	8009646 <gen_numname+0x7a>
	ns[i] = '~';
 8009688:	f107 0214 	add.w	r2, r7, #20
 800968c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800968e:	4413      	add	r3, r2
 8009690:	227e      	movs	r2, #126	; 0x7e
 8009692:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009694:	2300      	movs	r3, #0
 8009696:	627b      	str	r3, [r7, #36]	; 0x24
 8009698:	e016      	b.n	80096c8 <gen_numname+0xfc>
		if (IsDBCS1(dst[j])) {
 800969a:	68fa      	ldr	r2, [r7, #12]
 800969c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800969e:	4413      	add	r3, r2
 80096a0:	781b      	ldrb	r3, [r3, #0]
 80096a2:	2b80      	cmp	r3, #128	; 0x80
 80096a4:	d90d      	bls.n	80096c2 <gen_numname+0xf6>
 80096a6:	68fa      	ldr	r2, [r7, #12]
 80096a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096aa:	4413      	add	r3, r2
 80096ac:	781b      	ldrb	r3, [r3, #0]
 80096ae:	2bff      	cmp	r3, #255	; 0xff
 80096b0:	d007      	beq.n	80096c2 <gen_numname+0xf6>
			if (j == i - 1) break;
 80096b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b4:	3b01      	subs	r3, #1
 80096b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d010      	beq.n	80096de <gen_numname+0x112>
			j++;
 80096bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096be:	3301      	adds	r3, #1
 80096c0:	627b      	str	r3, [r7, #36]	; 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80096c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c4:	3301      	adds	r3, #1
 80096c6:	627b      	str	r3, [r7, #36]	; 0x24
 80096c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d207      	bcs.n	80096e0 <gen_numname+0x114>
 80096d0:	68fa      	ldr	r2, [r7, #12]
 80096d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d4:	4413      	add	r3, r2
 80096d6:	781b      	ldrb	r3, [r3, #0]
 80096d8:	2b20      	cmp	r3, #32
 80096da:	d1de      	bne.n	800969a <gen_numname+0xce>
 80096dc:	e000      	b.n	80096e0 <gen_numname+0x114>
			if (j == i - 1) break;
 80096de:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80096e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e2:	2b07      	cmp	r3, #7
 80096e4:	d808      	bhi.n	80096f8 <gen_numname+0x12c>
 80096e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e8:	1c5a      	adds	r2, r3, #1
 80096ea:	62ba      	str	r2, [r7, #40]	; 0x28
 80096ec:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80096f0:	4413      	add	r3, r2
 80096f2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80096f6:	e000      	b.n	80096fa <gen_numname+0x12e>
 80096f8:	2120      	movs	r1, #32
 80096fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096fc:	1c5a      	adds	r2, r3, #1
 80096fe:	627a      	str	r2, [r7, #36]	; 0x24
 8009700:	68fa      	ldr	r2, [r7, #12]
 8009702:	4413      	add	r3, r2
 8009704:	460a      	mov	r2, r1
 8009706:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800970a:	2b07      	cmp	r3, #7
 800970c:	d9e8      	bls.n	80096e0 <gen_numname+0x114>
}
 800970e:	bf00      	nop
 8009710:	bf00      	nop
 8009712:	3730      	adds	r7, #48	; 0x30
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009718:	b480      	push	{r7}
 800971a:	b085      	sub	sp, #20
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009720:	2300      	movs	r3, #0
 8009722:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8009724:	230b      	movs	r3, #11
 8009726:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8009728:	7bfb      	ldrb	r3, [r7, #15]
 800972a:	b2da      	uxtb	r2, r3
 800972c:	0852      	lsrs	r2, r2, #1
 800972e:	01db      	lsls	r3, r3, #7
 8009730:	4313      	orrs	r3, r2
 8009732:	b2da      	uxtb	r2, r3
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	1c59      	adds	r1, r3, #1
 8009738:	6079      	str	r1, [r7, #4]
 800973a:	781b      	ldrb	r3, [r3, #0]
 800973c:	4413      	add	r3, r2
 800973e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	3b01      	subs	r3, #1
 8009744:	60bb      	str	r3, [r7, #8]
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d1ed      	bne.n	8009728 <sum_sfn+0x10>
	return sum;
 800974c:	7bfb      	ldrb	r3, [r7, #15]
}
 800974e:	4618      	mov	r0, r3
 8009750:	3714      	adds	r7, #20
 8009752:	46bd      	mov	sp, r7
 8009754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009758:	4770      	bx	lr

0800975a <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800975a:	b580      	push	{r7, lr}
 800975c:	b086      	sub	sp, #24
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
 8009762:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8009764:	2304      	movs	r3, #4
 8009766:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800976e:	23ff      	movs	r3, #255	; 0xff
 8009770:	757b      	strb	r3, [r7, #21]
 8009772:	23ff      	movs	r3, #255	; 0xff
 8009774:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8009776:	e081      	b.n	800987c <dir_read+0x122>
		res = move_window(fs, dp->sect);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	69db      	ldr	r3, [r3, #28]
 800977c:	4619      	mov	r1, r3
 800977e:	6938      	ldr	r0, [r7, #16]
 8009780:	f7ff f8a2 	bl	80088c8 <move_window>
 8009784:	4603      	mov	r3, r0
 8009786:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009788:	7dfb      	ldrb	r3, [r7, #23]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d17c      	bne.n	8009888 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6a1b      	ldr	r3, [r3, #32]
 8009792:	781b      	ldrb	r3, [r3, #0]
 8009794:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 8009796:	7dbb      	ldrb	r3, [r7, #22]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d102      	bne.n	80097a2 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800979c:	2304      	movs	r3, #4
 800979e:	75fb      	strb	r3, [r7, #23]
 80097a0:	e077      	b.n	8009892 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6a1b      	ldr	r3, [r3, #32]
 80097a6:	330b      	adds	r3, #11
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80097ae:	73fb      	strb	r3, [r7, #15]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	7bfa      	ldrb	r2, [r7, #15]
 80097b4:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 80097b6:	7dbb      	ldrb	r3, [r7, #22]
 80097b8:	2be5      	cmp	r3, #229	; 0xe5
 80097ba:	d00e      	beq.n	80097da <dir_read+0x80>
 80097bc:	7dbb      	ldrb	r3, [r7, #22]
 80097be:	2b2e      	cmp	r3, #46	; 0x2e
 80097c0:	d00b      	beq.n	80097da <dir_read+0x80>
 80097c2:	7bfb      	ldrb	r3, [r7, #15]
 80097c4:	f023 0320 	bic.w	r3, r3, #32
 80097c8:	2b08      	cmp	r3, #8
 80097ca:	bf0c      	ite	eq
 80097cc:	2301      	moveq	r3, #1
 80097ce:	2300      	movne	r3, #0
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	461a      	mov	r2, r3
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d002      	beq.n	80097e0 <dir_read+0x86>
				ord = 0xFF;
 80097da:	23ff      	movs	r3, #255	; 0xff
 80097dc:	757b      	strb	r3, [r7, #21]
 80097de:	e044      	b.n	800986a <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 80097e0:	7bfb      	ldrb	r3, [r7, #15]
 80097e2:	2b0f      	cmp	r3, #15
 80097e4:	d12f      	bne.n	8009846 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 80097e6:	7dbb      	ldrb	r3, [r7, #22]
 80097e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d00d      	beq.n	800980c <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6a1b      	ldr	r3, [r3, #32]
 80097f4:	7b5b      	ldrb	r3, [r3, #13]
 80097f6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 80097f8:	7dbb      	ldrb	r3, [r7, #22]
 80097fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097fe:	75bb      	strb	r3, [r7, #22]
 8009800:	7dbb      	ldrb	r3, [r7, #22]
 8009802:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	695a      	ldr	r2, [r3, #20]
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800980c:	7dba      	ldrb	r2, [r7, #22]
 800980e:	7d7b      	ldrb	r3, [r7, #21]
 8009810:	429a      	cmp	r2, r3
 8009812:	d115      	bne.n	8009840 <dir_read+0xe6>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6a1b      	ldr	r3, [r3, #32]
 8009818:	330d      	adds	r3, #13
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	7d3a      	ldrb	r2, [r7, #20]
 800981e:	429a      	cmp	r2, r3
 8009820:	d10e      	bne.n	8009840 <dir_read+0xe6>
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	68da      	ldr	r2, [r3, #12]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6a1b      	ldr	r3, [r3, #32]
 800982a:	4619      	mov	r1, r3
 800982c:	4610      	mov	r0, r2
 800982e:	f7ff fe01 	bl	8009434 <pick_lfn>
 8009832:	4603      	mov	r3, r0
 8009834:	2b00      	cmp	r3, #0
 8009836:	d003      	beq.n	8009840 <dir_read+0xe6>
 8009838:	7d7b      	ldrb	r3, [r7, #21]
 800983a:	3b01      	subs	r3, #1
 800983c:	b2db      	uxtb	r3, r3
 800983e:	e000      	b.n	8009842 <dir_read+0xe8>
 8009840:	23ff      	movs	r3, #255	; 0xff
 8009842:	757b      	strb	r3, [r7, #21]
 8009844:	e011      	b.n	800986a <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8009846:	7d7b      	ldrb	r3, [r7, #21]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d109      	bne.n	8009860 <dir_read+0x106>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6a1b      	ldr	r3, [r3, #32]
 8009850:	4618      	mov	r0, r3
 8009852:	f7ff ff61 	bl	8009718 <sum_sfn>
 8009856:	4603      	mov	r3, r0
 8009858:	461a      	mov	r2, r3
 800985a:	7d3b      	ldrb	r3, [r7, #20]
 800985c:	4293      	cmp	r3, r2
 800985e:	d015      	beq.n	800988c <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f04f 32ff 	mov.w	r2, #4294967295
 8009866:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 8009868:	e010      	b.n	800988c <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800986a:	2100      	movs	r1, #0
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f7ff fc26 	bl	80090be <dir_next>
 8009872:	4603      	mov	r3, r0
 8009874:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009876:	7dfb      	ldrb	r3, [r7, #23]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d109      	bne.n	8009890 <dir_read+0x136>
	while (dp->sect) {
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	69db      	ldr	r3, [r3, #28]
 8009880:	2b00      	cmp	r3, #0
 8009882:	f47f af79 	bne.w	8009778 <dir_read+0x1e>
 8009886:	e004      	b.n	8009892 <dir_read+0x138>
		if (res != FR_OK) break;
 8009888:	bf00      	nop
 800988a:	e002      	b.n	8009892 <dir_read+0x138>
					break;
 800988c:	bf00      	nop
 800988e:	e000      	b.n	8009892 <dir_read+0x138>
		if (res != FR_OK) break;
 8009890:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8009892:	7dfb      	ldrb	r3, [r7, #23]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d002      	beq.n	800989e <dir_read+0x144>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	61da      	str	r2, [r3, #28]
	return res;
 800989e:	7dfb      	ldrb	r3, [r7, #23]
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3718      	adds	r7, #24
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}

080098a8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b086      	sub	sp, #24
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80098b6:	2100      	movs	r1, #0
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f7ff fb85 	bl	8008fc8 <dir_sdi>
 80098be:	4603      	mov	r3, r0
 80098c0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80098c2:	7dfb      	ldrb	r3, [r7, #23]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d001      	beq.n	80098cc <dir_find+0x24>
 80098c8:	7dfb      	ldrb	r3, [r7, #23]
 80098ca:	e0a9      	b.n	8009a20 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80098cc:	23ff      	movs	r3, #255	; 0xff
 80098ce:	753b      	strb	r3, [r7, #20]
 80098d0:	7d3b      	ldrb	r3, [r7, #20]
 80098d2:	757b      	strb	r3, [r7, #21]
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f04f 32ff 	mov.w	r2, #4294967295
 80098da:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	69db      	ldr	r3, [r3, #28]
 80098e0:	4619      	mov	r1, r3
 80098e2:	6938      	ldr	r0, [r7, #16]
 80098e4:	f7fe fff0 	bl	80088c8 <move_window>
 80098e8:	4603      	mov	r3, r0
 80098ea:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80098ec:	7dfb      	ldrb	r3, [r7, #23]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	f040 8090 	bne.w	8009a14 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6a1b      	ldr	r3, [r3, #32]
 80098f8:	781b      	ldrb	r3, [r3, #0]
 80098fa:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80098fc:	7dbb      	ldrb	r3, [r7, #22]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d102      	bne.n	8009908 <dir_find+0x60>
 8009902:	2304      	movs	r3, #4
 8009904:	75fb      	strb	r3, [r7, #23]
 8009906:	e08a      	b.n	8009a1e <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6a1b      	ldr	r3, [r3, #32]
 800990c:	330b      	adds	r3, #11
 800990e:	781b      	ldrb	r3, [r3, #0]
 8009910:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009914:	73fb      	strb	r3, [r7, #15]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	7bfa      	ldrb	r2, [r7, #15]
 800991a:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800991c:	7dbb      	ldrb	r3, [r7, #22]
 800991e:	2be5      	cmp	r3, #229	; 0xe5
 8009920:	d007      	beq.n	8009932 <dir_find+0x8a>
 8009922:	7bfb      	ldrb	r3, [r7, #15]
 8009924:	f003 0308 	and.w	r3, r3, #8
 8009928:	2b00      	cmp	r3, #0
 800992a:	d009      	beq.n	8009940 <dir_find+0x98>
 800992c:	7bfb      	ldrb	r3, [r7, #15]
 800992e:	2b0f      	cmp	r3, #15
 8009930:	d006      	beq.n	8009940 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009932:	23ff      	movs	r3, #255	; 0xff
 8009934:	757b      	strb	r3, [r7, #21]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f04f 32ff 	mov.w	r2, #4294967295
 800993c:	631a      	str	r2, [r3, #48]	; 0x30
 800993e:	e05e      	b.n	80099fe <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009940:	7bfb      	ldrb	r3, [r7, #15]
 8009942:	2b0f      	cmp	r3, #15
 8009944:	d136      	bne.n	80099b4 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800994c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009950:	2b00      	cmp	r3, #0
 8009952:	d154      	bne.n	80099fe <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009954:	7dbb      	ldrb	r3, [r7, #22]
 8009956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800995a:	2b00      	cmp	r3, #0
 800995c:	d00d      	beq.n	800997a <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6a1b      	ldr	r3, [r3, #32]
 8009962:	7b5b      	ldrb	r3, [r3, #13]
 8009964:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009966:	7dbb      	ldrb	r3, [r7, #22]
 8009968:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800996c:	75bb      	strb	r3, [r7, #22]
 800996e:	7dbb      	ldrb	r3, [r7, #22]
 8009970:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	695a      	ldr	r2, [r3, #20]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800997a:	7dba      	ldrb	r2, [r7, #22]
 800997c:	7d7b      	ldrb	r3, [r7, #21]
 800997e:	429a      	cmp	r2, r3
 8009980:	d115      	bne.n	80099ae <dir_find+0x106>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6a1b      	ldr	r3, [r3, #32]
 8009986:	330d      	adds	r3, #13
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	7d3a      	ldrb	r2, [r7, #20]
 800998c:	429a      	cmp	r2, r3
 800998e:	d10e      	bne.n	80099ae <dir_find+0x106>
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	68da      	ldr	r2, [r3, #12]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6a1b      	ldr	r3, [r3, #32]
 8009998:	4619      	mov	r1, r3
 800999a:	4610      	mov	r0, r2
 800999c:	f7ff fcda 	bl	8009354 <cmp_lfn>
 80099a0:	4603      	mov	r3, r0
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d003      	beq.n	80099ae <dir_find+0x106>
 80099a6:	7d7b      	ldrb	r3, [r7, #21]
 80099a8:	3b01      	subs	r3, #1
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	e000      	b.n	80099b0 <dir_find+0x108>
 80099ae:	23ff      	movs	r3, #255	; 0xff
 80099b0:	757b      	strb	r3, [r7, #21]
 80099b2:	e024      	b.n	80099fe <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80099b4:	7d7b      	ldrb	r3, [r7, #21]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d109      	bne.n	80099ce <dir_find+0x126>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6a1b      	ldr	r3, [r3, #32]
 80099be:	4618      	mov	r0, r3
 80099c0:	f7ff feaa 	bl	8009718 <sum_sfn>
 80099c4:	4603      	mov	r3, r0
 80099c6:	461a      	mov	r2, r3
 80099c8:	7d3b      	ldrb	r3, [r7, #20]
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d024      	beq.n	8009a18 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80099d4:	f003 0301 	and.w	r3, r3, #1
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d10a      	bne.n	80099f2 <dir_find+0x14a>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6a18      	ldr	r0, [r3, #32]
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	3324      	adds	r3, #36	; 0x24
 80099e4:	220b      	movs	r2, #11
 80099e6:	4619      	mov	r1, r3
 80099e8:	f7fe fd7c 	bl	80084e4 <mem_cmp>
 80099ec:	4603      	mov	r3, r0
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d014      	beq.n	8009a1c <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80099f2:	23ff      	movs	r3, #255	; 0xff
 80099f4:	757b      	strb	r3, [r7, #21]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f04f 32ff 	mov.w	r2, #4294967295
 80099fc:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80099fe:	2100      	movs	r1, #0
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f7ff fb5c 	bl	80090be <dir_next>
 8009a06:	4603      	mov	r3, r0
 8009a08:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009a0a:	7dfb      	ldrb	r3, [r7, #23]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	f43f af65 	beq.w	80098dc <dir_find+0x34>
 8009a12:	e004      	b.n	8009a1e <dir_find+0x176>
		if (res != FR_OK) break;
 8009a14:	bf00      	nop
 8009a16:	e002      	b.n	8009a1e <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009a18:	bf00      	nop
 8009a1a:	e000      	b.n	8009a1e <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009a1c:	bf00      	nop

	return res;
 8009a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3718      	adds	r7, #24
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}

08009a28 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b08c      	sub	sp, #48	; 0x30
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009a3c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d001      	beq.n	8009a48 <dir_register+0x20>
 8009a44:	2306      	movs	r3, #6
 8009a46:	e0e0      	b.n	8009c0a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009a48:	2300      	movs	r3, #0
 8009a4a:	627b      	str	r3, [r7, #36]	; 0x24
 8009a4c:	e002      	b.n	8009a54 <dir_register+0x2c>
 8009a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a50:	3301      	adds	r3, #1
 8009a52:	627b      	str	r3, [r7, #36]	; 0x24
 8009a54:	69fb      	ldr	r3, [r7, #28]
 8009a56:	68da      	ldr	r2, [r3, #12]
 8009a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5a:	005b      	lsls	r3, r3, #1
 8009a5c:	4413      	add	r3, r2
 8009a5e:	881b      	ldrh	r3, [r3, #0]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d1f4      	bne.n	8009a4e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8009a6a:	f107 030c 	add.w	r3, r7, #12
 8009a6e:	220c      	movs	r2, #12
 8009a70:	4618      	mov	r0, r3
 8009a72:	f7fe fcfb 	bl	800846c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009a76:	7dfb      	ldrb	r3, [r7, #23]
 8009a78:	f003 0301 	and.w	r3, r3, #1
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d032      	beq.n	8009ae6 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2240      	movs	r2, #64	; 0x40
 8009a84:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8009a88:	2301      	movs	r3, #1
 8009a8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a8c:	e016      	b.n	8009abc <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	68da      	ldr	r2, [r3, #12]
 8009a98:	f107 010c 	add.w	r1, r7, #12
 8009a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9e:	f7ff fd95 	bl	80095cc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f7ff ff00 	bl	80098a8 <dir_find>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8009aae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d106      	bne.n	8009ac4 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ab8:	3301      	adds	r3, #1
 8009aba:	62bb      	str	r3, [r7, #40]	; 0x28
 8009abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009abe:	2b63      	cmp	r3, #99	; 0x63
 8009ac0:	d9e5      	bls.n	8009a8e <dir_register+0x66>
 8009ac2:	e000      	b.n	8009ac6 <dir_register+0x9e>
			if (res != FR_OK) break;
 8009ac4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ac8:	2b64      	cmp	r3, #100	; 0x64
 8009aca:	d101      	bne.n	8009ad0 <dir_register+0xa8>
 8009acc:	2307      	movs	r3, #7
 8009ace:	e09c      	b.n	8009c0a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009ad0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ad4:	2b04      	cmp	r3, #4
 8009ad6:	d002      	beq.n	8009ade <dir_register+0xb6>
 8009ad8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009adc:	e095      	b.n	8009c0a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009ade:	7dfa      	ldrb	r2, [r7, #23]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009ae6:	7dfb      	ldrb	r3, [r7, #23]
 8009ae8:	f003 0302 	and.w	r3, r3, #2
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d007      	beq.n	8009b00 <dir_register+0xd8>
 8009af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af2:	330c      	adds	r3, #12
 8009af4:	4a47      	ldr	r2, [pc, #284]	; (8009c14 <dir_register+0x1ec>)
 8009af6:	fba2 2303 	umull	r2, r3, r2, r3
 8009afa:	089b      	lsrs	r3, r3, #2
 8009afc:	3301      	adds	r3, #1
 8009afe:	e000      	b.n	8009b02 <dir_register+0xda>
 8009b00:	2301      	movs	r3, #1
 8009b02:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009b04:	6a39      	ldr	r1, [r7, #32]
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f7ff fb9e 	bl	8009248 <dir_alloc>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009b12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d148      	bne.n	8009bac <dir_register+0x184>
 8009b1a:	6a3b      	ldr	r3, [r7, #32]
 8009b1c:	3b01      	subs	r3, #1
 8009b1e:	623b      	str	r3, [r7, #32]
 8009b20:	6a3b      	ldr	r3, [r7, #32]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d042      	beq.n	8009bac <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	695a      	ldr	r2, [r3, #20]
 8009b2a:	6a3b      	ldr	r3, [r7, #32]
 8009b2c:	015b      	lsls	r3, r3, #5
 8009b2e:	1ad3      	subs	r3, r2, r3
 8009b30:	4619      	mov	r1, r3
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f7ff fa48 	bl	8008fc8 <dir_sdi>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009b3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d132      	bne.n	8009bac <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	3324      	adds	r3, #36	; 0x24
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	f7ff fde4 	bl	8009718 <sum_sfn>
 8009b50:	4603      	mov	r3, r0
 8009b52:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	69db      	ldr	r3, [r3, #28]
 8009b58:	4619      	mov	r1, r3
 8009b5a:	69f8      	ldr	r0, [r7, #28]
 8009b5c:	f7fe feb4 	bl	80088c8 <move_window>
 8009b60:	4603      	mov	r3, r0
 8009b62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8009b66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d11d      	bne.n	8009baa <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009b6e:	69fb      	ldr	r3, [r7, #28]
 8009b70:	68d8      	ldr	r0, [r3, #12]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6a19      	ldr	r1, [r3, #32]
 8009b76:	6a3b      	ldr	r3, [r7, #32]
 8009b78:	b2da      	uxtb	r2, r3
 8009b7a:	7efb      	ldrb	r3, [r7, #27]
 8009b7c:	f7ff fcbe 	bl	80094fc <put_lfn>
				fs->wflag = 1;
 8009b80:	69fb      	ldr	r3, [r7, #28]
 8009b82:	2201      	movs	r2, #1
 8009b84:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009b86:	2100      	movs	r1, #0
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f7ff fa98 	bl	80090be <dir_next>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8009b94:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d107      	bne.n	8009bac <dir_register+0x184>
 8009b9c:	6a3b      	ldr	r3, [r7, #32]
 8009b9e:	3b01      	subs	r3, #1
 8009ba0:	623b      	str	r3, [r7, #32]
 8009ba2:	6a3b      	ldr	r3, [r7, #32]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d1d5      	bne.n	8009b54 <dir_register+0x12c>
 8009ba8:	e000      	b.n	8009bac <dir_register+0x184>
				if (res != FR_OK) break;
 8009baa:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009bac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d128      	bne.n	8009c06 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	69db      	ldr	r3, [r3, #28]
 8009bb8:	4619      	mov	r1, r3
 8009bba:	69f8      	ldr	r0, [r7, #28]
 8009bbc:	f7fe fe84 	bl	80088c8 <move_window>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009bc6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d11b      	bne.n	8009c06 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6a1b      	ldr	r3, [r3, #32]
 8009bd2:	2220      	movs	r2, #32
 8009bd4:	2100      	movs	r1, #0
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7fe fc69 	bl	80084ae <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6a18      	ldr	r0, [r3, #32]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	3324      	adds	r3, #36	; 0x24
 8009be4:	220b      	movs	r2, #11
 8009be6:	4619      	mov	r1, r3
 8009be8:	f7fe fc40 	bl	800846c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6a1b      	ldr	r3, [r3, #32]
 8009bf6:	330c      	adds	r3, #12
 8009bf8:	f002 0218 	and.w	r2, r2, #24
 8009bfc:	b2d2      	uxtb	r2, r2
 8009bfe:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	2201      	movs	r2, #1
 8009c04:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009c06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3730      	adds	r7, #48	; 0x30
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}
 8009c12:	bf00      	nop
 8009c14:	4ec4ec4f 	.word	0x4ec4ec4f

08009c18 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b086      	sub	sp, #24
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	695b      	ldr	r3, [r3, #20]
 8009c2a:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c34:	d007      	beq.n	8009c46 <dir_remove+0x2e>
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c3a:	4619      	mov	r1, r3
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f7ff f9c3 	bl	8008fc8 <dir_sdi>
 8009c42:	4603      	mov	r3, r0
 8009c44:	e000      	b.n	8009c48 <dir_remove+0x30>
 8009c46:	2300      	movs	r3, #0
 8009c48:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009c4a:	7dfb      	ldrb	r3, [r7, #23]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d128      	bne.n	8009ca2 <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	69db      	ldr	r3, [r3, #28]
 8009c54:	4619      	mov	r1, r3
 8009c56:	6938      	ldr	r0, [r7, #16]
 8009c58:	f7fe fe36 	bl	80088c8 <move_window>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009c60:	7dfb      	ldrb	r3, [r7, #23]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d115      	bne.n	8009c92 <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6a1b      	ldr	r3, [r3, #32]
 8009c6a:	22e5      	movs	r2, #229	; 0xe5
 8009c6c:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	2201      	movs	r2, #1
 8009c72:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	695b      	ldr	r3, [r3, #20]
 8009c78:	68fa      	ldr	r2, [r7, #12]
 8009c7a:	429a      	cmp	r2, r3
 8009c7c:	d90b      	bls.n	8009c96 <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 8009c7e:	2100      	movs	r1, #0
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f7ff fa1c 	bl	80090be <dir_next>
 8009c86:	4603      	mov	r3, r0
 8009c88:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 8009c8a:	7dfb      	ldrb	r3, [r7, #23]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d0df      	beq.n	8009c50 <dir_remove+0x38>
 8009c90:	e002      	b.n	8009c98 <dir_remove+0x80>
			if (res != FR_OK) break;
 8009c92:	bf00      	nop
 8009c94:	e000      	b.n	8009c98 <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 8009c96:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 8009c98:	7dfb      	ldrb	r3, [r7, #23]
 8009c9a:	2b04      	cmp	r3, #4
 8009c9c:	d101      	bne.n	8009ca2 <dir_remove+0x8a>
 8009c9e:	2302      	movs	r3, #2
 8009ca0:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 8009ca2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3718      	adds	r7, #24
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b08a      	sub	sp, #40	; 0x28
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	613b      	str	r3, [r7, #16]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	68db      	ldr	r3, [r3, #12]
 8009cc2:	60fb      	str	r3, [r7, #12]
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	617b      	str	r3, [r7, #20]
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009ccc:	69bb      	ldr	r3, [r7, #24]
 8009cce:	1c5a      	adds	r2, r3, #1
 8009cd0:	61ba      	str	r2, [r7, #24]
 8009cd2:	693a      	ldr	r2, [r7, #16]
 8009cd4:	4413      	add	r3, r2
 8009cd6:	781b      	ldrb	r3, [r3, #0]
 8009cd8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8009cda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009cdc:	2b1f      	cmp	r3, #31
 8009cde:	d96a      	bls.n	8009db6 <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009ce0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ce2:	2b2f      	cmp	r3, #47	; 0x2f
 8009ce4:	d006      	beq.n	8009cf4 <create_name+0x48>
 8009ce6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ce8:	2b5c      	cmp	r3, #92	; 0x5c
 8009cea:	d110      	bne.n	8009d0e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009cec:	e002      	b.n	8009cf4 <create_name+0x48>
 8009cee:	69bb      	ldr	r3, [r7, #24]
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	61bb      	str	r3, [r7, #24]
 8009cf4:	693a      	ldr	r2, [r7, #16]
 8009cf6:	69bb      	ldr	r3, [r7, #24]
 8009cf8:	4413      	add	r3, r2
 8009cfa:	781b      	ldrb	r3, [r3, #0]
 8009cfc:	2b2f      	cmp	r3, #47	; 0x2f
 8009cfe:	d0f6      	beq.n	8009cee <create_name+0x42>
 8009d00:	693a      	ldr	r2, [r7, #16]
 8009d02:	69bb      	ldr	r3, [r7, #24]
 8009d04:	4413      	add	r3, r2
 8009d06:	781b      	ldrb	r3, [r3, #0]
 8009d08:	2b5c      	cmp	r3, #92	; 0x5c
 8009d0a:	d0f0      	beq.n	8009cee <create_name+0x42>
			break;
 8009d0c:	e054      	b.n	8009db8 <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	2bfe      	cmp	r3, #254	; 0xfe
 8009d12:	d901      	bls.n	8009d18 <create_name+0x6c>
 8009d14:	2306      	movs	r3, #6
 8009d16:	e1bf      	b.n	800a098 <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009d18:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d1a:	b2db      	uxtb	r3, r3
 8009d1c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 8009d1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d20:	b2db      	uxtb	r3, r3
 8009d22:	2b80      	cmp	r3, #128	; 0x80
 8009d24:	d925      	bls.n	8009d72 <create_name+0xc6>
 8009d26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d28:	b2db      	uxtb	r3, r3
 8009d2a:	2bff      	cmp	r3, #255	; 0xff
 8009d2c:	d021      	beq.n	8009d72 <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 8009d2e:	69bb      	ldr	r3, [r7, #24]
 8009d30:	1c5a      	adds	r2, r3, #1
 8009d32:	61ba      	str	r2, [r7, #24]
 8009d34:	693a      	ldr	r2, [r7, #16]
 8009d36:	4413      	add	r3, r2
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			w = (w << 8) + b;			/* Create a DBC */
 8009d3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d40:	021b      	lsls	r3, r3, #8
 8009d42:	b29a      	uxth	r2, r3
 8009d44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d48:	b29b      	uxth	r3, r3
 8009d4a:	4413      	add	r3, r2
 8009d4c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 8009d4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d52:	2b3f      	cmp	r3, #63	; 0x3f
 8009d54:	d903      	bls.n	8009d5e <create_name+0xb2>
 8009d56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d5a:	2b7e      	cmp	r3, #126	; 0x7e
 8009d5c:	d909      	bls.n	8009d72 <create_name+0xc6>
 8009d5e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	da03      	bge.n	8009d6e <create_name+0xc2>
 8009d66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d6a:	2bff      	cmp	r3, #255	; 0xff
 8009d6c:	d101      	bne.n	8009d72 <create_name+0xc6>
 8009d6e:	2306      	movs	r3, #6
 8009d70:	e192      	b.n	800a098 <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009d72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d74:	2101      	movs	r1, #1
 8009d76:	4618      	mov	r0, r3
 8009d78:	f001 fea0 	bl	800babc <ff_convert>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009d80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d101      	bne.n	8009d8a <create_name+0xde>
 8009d86:	2306      	movs	r3, #6
 8009d88:	e186      	b.n	800a098 <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8009d8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d8c:	2b7f      	cmp	r3, #127	; 0x7f
 8009d8e:	d809      	bhi.n	8009da4 <create_name+0xf8>
 8009d90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d92:	4619      	mov	r1, r3
 8009d94:	489a      	ldr	r0, [pc, #616]	; (800a000 <create_name+0x354>)
 8009d96:	f7fe fbcc 	bl	8008532 <chk_chr>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d001      	beq.n	8009da4 <create_name+0xf8>
 8009da0:	2306      	movs	r3, #6
 8009da2:	e179      	b.n	800a098 <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	1c5a      	adds	r2, r3, #1
 8009da8:	617a      	str	r2, [r7, #20]
 8009daa:	005b      	lsls	r3, r3, #1
 8009dac:	68fa      	ldr	r2, [r7, #12]
 8009dae:	4413      	add	r3, r2
 8009db0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009db2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009db4:	e78a      	b.n	8009ccc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009db6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009db8:	693a      	ldr	r2, [r7, #16]
 8009dba:	69bb      	ldr	r3, [r7, #24]
 8009dbc:	441a      	add	r2, r3
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009dc2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dc4:	2b1f      	cmp	r3, #31
 8009dc6:	d801      	bhi.n	8009dcc <create_name+0x120>
 8009dc8:	2304      	movs	r3, #4
 8009dca:	e000      	b.n	8009dce <create_name+0x122>
 8009dcc:	2300      	movs	r3, #0
 8009dce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009dd2:	e011      	b.n	8009df8 <create_name+0x14c>
		w = lfn[di - 1];
 8009dd4:	697b      	ldr	r3, [r7, #20]
 8009dd6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009dda:	3b01      	subs	r3, #1
 8009ddc:	005b      	lsls	r3, r3, #1
 8009dde:	68fa      	ldr	r2, [r7, #12]
 8009de0:	4413      	add	r3, r2
 8009de2:	881b      	ldrh	r3, [r3, #0]
 8009de4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8009de6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009de8:	2b20      	cmp	r3, #32
 8009dea:	d002      	beq.n	8009df2 <create_name+0x146>
 8009dec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dee:	2b2e      	cmp	r3, #46	; 0x2e
 8009df0:	d106      	bne.n	8009e00 <create_name+0x154>
		di--;
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	3b01      	subs	r3, #1
 8009df6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d1ea      	bne.n	8009dd4 <create_name+0x128>
 8009dfe:	e000      	b.n	8009e02 <create_name+0x156>
		if (w != ' ' && w != '.') break;
 8009e00:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	005b      	lsls	r3, r3, #1
 8009e06:	68fa      	ldr	r2, [r7, #12]
 8009e08:	4413      	add	r3, r2
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d101      	bne.n	8009e18 <create_name+0x16c>
 8009e14:	2306      	movs	r3, #6
 8009e16:	e13f      	b.n	800a098 <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	3324      	adds	r3, #36	; 0x24
 8009e1c:	220b      	movs	r2, #11
 8009e1e:	2120      	movs	r1, #32
 8009e20:	4618      	mov	r0, r3
 8009e22:	f7fe fb44 	bl	80084ae <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009e26:	2300      	movs	r3, #0
 8009e28:	61bb      	str	r3, [r7, #24]
 8009e2a:	e002      	b.n	8009e32 <create_name+0x186>
 8009e2c:	69bb      	ldr	r3, [r7, #24]
 8009e2e:	3301      	adds	r3, #1
 8009e30:	61bb      	str	r3, [r7, #24]
 8009e32:	69bb      	ldr	r3, [r7, #24]
 8009e34:	005b      	lsls	r3, r3, #1
 8009e36:	68fa      	ldr	r2, [r7, #12]
 8009e38:	4413      	add	r3, r2
 8009e3a:	881b      	ldrh	r3, [r3, #0]
 8009e3c:	2b20      	cmp	r3, #32
 8009e3e:	d0f5      	beq.n	8009e2c <create_name+0x180>
 8009e40:	69bb      	ldr	r3, [r7, #24]
 8009e42:	005b      	lsls	r3, r3, #1
 8009e44:	68fa      	ldr	r2, [r7, #12]
 8009e46:	4413      	add	r3, r2
 8009e48:	881b      	ldrh	r3, [r3, #0]
 8009e4a:	2b2e      	cmp	r3, #46	; 0x2e
 8009e4c:	d0ee      	beq.n	8009e2c <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009e4e:	69bb      	ldr	r3, [r7, #24]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d009      	beq.n	8009e68 <create_name+0x1bc>
 8009e54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009e58:	f043 0303 	orr.w	r3, r3, #3
 8009e5c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009e60:	e002      	b.n	8009e68 <create_name+0x1bc>
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	3b01      	subs	r3, #1
 8009e66:	617b      	str	r3, [r7, #20]
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d009      	beq.n	8009e82 <create_name+0x1d6>
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009e74:	3b01      	subs	r3, #1
 8009e76:	005b      	lsls	r3, r3, #1
 8009e78:	68fa      	ldr	r2, [r7, #12]
 8009e7a:	4413      	add	r3, r2
 8009e7c:	881b      	ldrh	r3, [r3, #0]
 8009e7e:	2b2e      	cmp	r3, #46	; 0x2e
 8009e80:	d1ef      	bne.n	8009e62 <create_name+0x1b6>

	i = b = 0; ni = 8;
 8009e82:	2300      	movs	r3, #0
 8009e84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009e88:	2300      	movs	r3, #0
 8009e8a:	623b      	str	r3, [r7, #32]
 8009e8c:	2308      	movs	r3, #8
 8009e8e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009e90:	69bb      	ldr	r3, [r7, #24]
 8009e92:	1c5a      	adds	r2, r3, #1
 8009e94:	61ba      	str	r2, [r7, #24]
 8009e96:	005b      	lsls	r3, r3, #1
 8009e98:	68fa      	ldr	r2, [r7, #12]
 8009e9a:	4413      	add	r3, r2
 8009e9c:	881b      	ldrh	r3, [r3, #0]
 8009e9e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009ea0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	f000 80aa 	beq.w	8009ffc <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009ea8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009eaa:	2b20      	cmp	r3, #32
 8009eac:	d006      	beq.n	8009ebc <create_name+0x210>
 8009eae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009eb0:	2b2e      	cmp	r3, #46	; 0x2e
 8009eb2:	d10a      	bne.n	8009eca <create_name+0x21e>
 8009eb4:	69ba      	ldr	r2, [r7, #24]
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d006      	beq.n	8009eca <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 8009ebc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009ec0:	f043 0303 	orr.w	r3, r3, #3
 8009ec4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009ec8:	e097      	b.n	8009ffa <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009eca:	6a3a      	ldr	r2, [r7, #32]
 8009ecc:	69fb      	ldr	r3, [r7, #28]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d203      	bcs.n	8009eda <create_name+0x22e>
 8009ed2:	69ba      	ldr	r2, [r7, #24]
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	429a      	cmp	r2, r3
 8009ed8:	d123      	bne.n	8009f22 <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 8009eda:	69fb      	ldr	r3, [r7, #28]
 8009edc:	2b0b      	cmp	r3, #11
 8009ede:	d106      	bne.n	8009eee <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 8009ee0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009ee4:	f043 0303 	orr.w	r3, r3, #3
 8009ee8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009eec:	e08d      	b.n	800a00a <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009eee:	69ba      	ldr	r2, [r7, #24]
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	429a      	cmp	r2, r3
 8009ef4:	d005      	beq.n	8009f02 <create_name+0x256>
 8009ef6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009efa:	f043 0303 	orr.w	r3, r3, #3
 8009efe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 8009f02:	69ba      	ldr	r2, [r7, #24]
 8009f04:	697b      	ldr	r3, [r7, #20]
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d87e      	bhi.n	800a008 <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	61bb      	str	r3, [r7, #24]
 8009f0e:	2308      	movs	r3, #8
 8009f10:	623b      	str	r3, [r7, #32]
 8009f12:	230b      	movs	r3, #11
 8009f14:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009f16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f1a:	009b      	lsls	r3, r3, #2
 8009f1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009f20:	e06b      	b.n	8009ffa <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009f22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f24:	2b7f      	cmp	r3, #127	; 0x7f
 8009f26:	d910      	bls.n	8009f4a <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 8009f28:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f001 fe24 	bl	800bb78 <ff_wtoupper>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2100      	movs	r1, #0
 8009f34:	4618      	mov	r0, r3
 8009f36:	f001 fdc1 	bl	800babc <ff_convert>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	84bb      	strh	r3, [r7, #36]	; 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009f3e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009f42:	f043 0302 	orr.w	r3, r3, #2
 8009f46:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 8009f4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f4c:	2bff      	cmp	r3, #255	; 0xff
 8009f4e:	d91a      	bls.n	8009f86 <create_name+0x2da>
			if (i >= ni - 1) {
 8009f50:	69fb      	ldr	r3, [r7, #28]
 8009f52:	3b01      	subs	r3, #1
 8009f54:	6a3a      	ldr	r2, [r7, #32]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d308      	bcc.n	8009f6c <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 8009f5a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009f5e:	f043 0303 	orr.w	r3, r3, #3
 8009f62:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009f66:	69fb      	ldr	r3, [r7, #28]
 8009f68:	623b      	str	r3, [r7, #32]
 8009f6a:	e046      	b.n	8009ffa <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 8009f6c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f6e:	0a1b      	lsrs	r3, r3, #8
 8009f70:	b299      	uxth	r1, r3
 8009f72:	6a3b      	ldr	r3, [r7, #32]
 8009f74:	1c5a      	adds	r2, r3, #1
 8009f76:	623a      	str	r2, [r7, #32]
 8009f78:	b2c9      	uxtb	r1, r1
 8009f7a:	687a      	ldr	r2, [r7, #4]
 8009f7c:	4413      	add	r3, r2
 8009f7e:	460a      	mov	r2, r1
 8009f80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009f84:	e02f      	b.n	8009fe6 <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009f86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d007      	beq.n	8009f9c <create_name+0x2f0>
 8009f8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f8e:	4619      	mov	r1, r3
 8009f90:	481c      	ldr	r0, [pc, #112]	; (800a004 <create_name+0x358>)
 8009f92:	f7fe face 	bl	8008532 <chk_chr>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d008      	beq.n	8009fae <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009f9c:	235f      	movs	r3, #95	; 0x5f
 8009f9e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009fa0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009fa4:	f043 0303 	orr.w	r3, r3, #3
 8009fa8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009fac:	e01b      	b.n	8009fe6 <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009fae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fb0:	2b40      	cmp	r3, #64	; 0x40
 8009fb2:	d909      	bls.n	8009fc8 <create_name+0x31c>
 8009fb4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fb6:	2b5a      	cmp	r3, #90	; 0x5a
 8009fb8:	d806      	bhi.n	8009fc8 <create_name+0x31c>
					b |= 2;
 8009fba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009fbe:	f043 0302 	orr.w	r3, r3, #2
 8009fc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009fc6:	e00e      	b.n	8009fe6 <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009fc8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fca:	2b60      	cmp	r3, #96	; 0x60
 8009fcc:	d90b      	bls.n	8009fe6 <create_name+0x33a>
 8009fce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fd0:	2b7a      	cmp	r3, #122	; 0x7a
 8009fd2:	d808      	bhi.n	8009fe6 <create_name+0x33a>
						b |= 1; w -= 0x20;
 8009fd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009fd8:	f043 0301 	orr.w	r3, r3, #1
 8009fdc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009fe0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fe2:	3b20      	subs	r3, #32
 8009fe4:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009fe6:	6a3b      	ldr	r3, [r7, #32]
 8009fe8:	1c5a      	adds	r2, r3, #1
 8009fea:	623a      	str	r2, [r7, #32]
 8009fec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009fee:	b2d1      	uxtb	r1, r2
 8009ff0:	687a      	ldr	r2, [r7, #4]
 8009ff2:	4413      	add	r3, r2
 8009ff4:	460a      	mov	r2, r1
 8009ff6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8009ffa:	e749      	b.n	8009e90 <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 8009ffc:	bf00      	nop
 8009ffe:	e004      	b.n	800a00a <create_name+0x35e>
 800a000:	0800d0c8 	.word	0x0800d0c8
 800a004:	0800d0d4 	.word	0x0800d0d4
			if (si > di) break;			/* No extension */
 800a008:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a010:	2be5      	cmp	r3, #229	; 0xe5
 800a012:	d103      	bne.n	800a01c <create_name+0x370>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2205      	movs	r2, #5
 800a018:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800a01c:	69fb      	ldr	r3, [r7, #28]
 800a01e:	2b08      	cmp	r3, #8
 800a020:	d104      	bne.n	800a02c <create_name+0x380>
 800a022:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a026:	009b      	lsls	r3, r3, #2
 800a028:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800a02c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a030:	f003 030c 	and.w	r3, r3, #12
 800a034:	2b0c      	cmp	r3, #12
 800a036:	d005      	beq.n	800a044 <create_name+0x398>
 800a038:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a03c:	f003 0303 	and.w	r3, r3, #3
 800a040:	2b03      	cmp	r3, #3
 800a042:	d105      	bne.n	800a050 <create_name+0x3a4>
 800a044:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a048:	f043 0302 	orr.w	r3, r3, #2
 800a04c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a050:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a054:	f003 0302 	and.w	r3, r3, #2
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d117      	bne.n	800a08c <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800a05c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a060:	f003 0303 	and.w	r3, r3, #3
 800a064:	2b01      	cmp	r3, #1
 800a066:	d105      	bne.n	800a074 <create_name+0x3c8>
 800a068:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a06c:	f043 0310 	orr.w	r3, r3, #16
 800a070:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800a074:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a078:	f003 030c 	and.w	r3, r3, #12
 800a07c:	2b04      	cmp	r3, #4
 800a07e:	d105      	bne.n	800a08c <create_name+0x3e0>
 800a080:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a084:	f043 0308 	orr.w	r3, r3, #8
 800a088:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a092:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800a096:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3728      	adds	r7, #40	; 0x28
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b086      	sub	sp, #24
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
 800a0a8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a0b4:	e002      	b.n	800a0bc <follow_path+0x1c>
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	603b      	str	r3, [r7, #0]
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	781b      	ldrb	r3, [r3, #0]
 800a0c0:	2b2f      	cmp	r3, #47	; 0x2f
 800a0c2:	d0f8      	beq.n	800a0b6 <follow_path+0x16>
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	781b      	ldrb	r3, [r3, #0]
 800a0c8:	2b5c      	cmp	r3, #92	; 0x5c
 800a0ca:	d0f4      	beq.n	800a0b6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	2b1f      	cmp	r3, #31
 800a0d8:	d80a      	bhi.n	800a0f0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2280      	movs	r2, #128	; 0x80
 800a0de:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800a0e2:	2100      	movs	r1, #0
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f7fe ff6f 	bl	8008fc8 <dir_sdi>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	75fb      	strb	r3, [r7, #23]
 800a0ee:	e043      	b.n	800a178 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a0f0:	463b      	mov	r3, r7
 800a0f2:	4619      	mov	r1, r3
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f7ff fdd9 	bl	8009cac <create_name>
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a0fe:	7dfb      	ldrb	r3, [r7, #23]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d134      	bne.n	800a16e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	f7ff fbcf 	bl	80098a8 <dir_find>
 800a10a:	4603      	mov	r3, r0
 800a10c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a114:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a116:	7dfb      	ldrb	r3, [r7, #23]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d00a      	beq.n	800a132 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a11c:	7dfb      	ldrb	r3, [r7, #23]
 800a11e:	2b04      	cmp	r3, #4
 800a120:	d127      	bne.n	800a172 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a122:	7afb      	ldrb	r3, [r7, #11]
 800a124:	f003 0304 	and.w	r3, r3, #4
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d122      	bne.n	800a172 <follow_path+0xd2>
 800a12c:	2305      	movs	r3, #5
 800a12e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a130:	e01f      	b.n	800a172 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a132:	7afb      	ldrb	r3, [r7, #11]
 800a134:	f003 0304 	and.w	r3, r3, #4
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d11c      	bne.n	800a176 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a13c:	693b      	ldr	r3, [r7, #16]
 800a13e:	799b      	ldrb	r3, [r3, #6]
 800a140:	f003 0310 	and.w	r3, r3, #16
 800a144:	2b00      	cmp	r3, #0
 800a146:	d102      	bne.n	800a14e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a148:	2305      	movs	r3, #5
 800a14a:	75fb      	strb	r3, [r7, #23]
 800a14c:	e014      	b.n	800a178 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	695b      	ldr	r3, [r3, #20]
 800a158:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a15c:	4413      	add	r3, r2
 800a15e:	4619      	mov	r1, r3
 800a160:	68f8      	ldr	r0, [r7, #12]
 800a162:	f7ff f8b8 	bl	80092d6 <ld_clust>
 800a166:	4602      	mov	r2, r0
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a16c:	e7c0      	b.n	800a0f0 <follow_path+0x50>
			if (res != FR_OK) break;
 800a16e:	bf00      	nop
 800a170:	e002      	b.n	800a178 <follow_path+0xd8>
				break;
 800a172:	bf00      	nop
 800a174:	e000      	b.n	800a178 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a176:	bf00      	nop
			}
		}
	}

	return res;
 800a178:	7dfb      	ldrb	r3, [r7, #23]
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3718      	adds	r7, #24
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}

0800a182 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a182:	b480      	push	{r7}
 800a184:	b087      	sub	sp, #28
 800a186:	af00      	add	r7, sp, #0
 800a188:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a18a:	f04f 33ff 	mov.w	r3, #4294967295
 800a18e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d031      	beq.n	800a1fc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	617b      	str	r3, [r7, #20]
 800a19e:	e002      	b.n	800a1a6 <get_ldnumber+0x24>
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	617b      	str	r3, [r7, #20]
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	781b      	ldrb	r3, [r3, #0]
 800a1aa:	2b1f      	cmp	r3, #31
 800a1ac:	d903      	bls.n	800a1b6 <get_ldnumber+0x34>
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	781b      	ldrb	r3, [r3, #0]
 800a1b2:	2b3a      	cmp	r3, #58	; 0x3a
 800a1b4:	d1f4      	bne.n	800a1a0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a1b6:	697b      	ldr	r3, [r7, #20]
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	2b3a      	cmp	r3, #58	; 0x3a
 800a1bc:	d11c      	bne.n	800a1f8 <get_ldnumber+0x76>
			tp = *path;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	1c5a      	adds	r2, r3, #1
 800a1c8:	60fa      	str	r2, [r7, #12]
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	3b30      	subs	r3, #48	; 0x30
 800a1ce:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	2b09      	cmp	r3, #9
 800a1d4:	d80e      	bhi.n	800a1f4 <get_ldnumber+0x72>
 800a1d6:	68fa      	ldr	r2, [r7, #12]
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	429a      	cmp	r2, r3
 800a1dc:	d10a      	bne.n	800a1f4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d107      	bne.n	800a1f4 <get_ldnumber+0x72>
					vol = (int)i;
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	617b      	str	r3, [r7, #20]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	697a      	ldr	r2, [r7, #20]
 800a1f2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a1f4:	693b      	ldr	r3, [r7, #16]
 800a1f6:	e002      	b.n	800a1fe <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a1fc:	693b      	ldr	r3, [r7, #16]
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	371c      	adds	r7, #28
 800a202:	46bd      	mov	sp, r7
 800a204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a208:	4770      	bx	lr
	...

0800a20c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b082      	sub	sp, #8
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
 800a214:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	70da      	strb	r2, [r3, #3]
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f04f 32ff 	mov.w	r2, #4294967295
 800a222:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a224:	6839      	ldr	r1, [r7, #0]
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f7fe fb4e 	bl	80088c8 <move_window>
 800a22c:	4603      	mov	r3, r0
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d001      	beq.n	800a236 <check_fs+0x2a>
 800a232:	2304      	movs	r3, #4
 800a234:	e038      	b.n	800a2a8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	3334      	adds	r3, #52	; 0x34
 800a23a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a23e:	4618      	mov	r0, r3
 800a240:	f7fe f892 	bl	8008368 <ld_word>
 800a244:	4603      	mov	r3, r0
 800a246:	461a      	mov	r2, r3
 800a248:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d001      	beq.n	800a254 <check_fs+0x48>
 800a250:	2303      	movs	r3, #3
 800a252:	e029      	b.n	800a2a8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a25a:	2be9      	cmp	r3, #233	; 0xe9
 800a25c:	d009      	beq.n	800a272 <check_fs+0x66>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a264:	2beb      	cmp	r3, #235	; 0xeb
 800a266:	d11e      	bne.n	800a2a6 <check_fs+0x9a>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800a26e:	2b90      	cmp	r3, #144	; 0x90
 800a270:	d119      	bne.n	800a2a6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	3334      	adds	r3, #52	; 0x34
 800a276:	3336      	adds	r3, #54	; 0x36
 800a278:	4618      	mov	r0, r3
 800a27a:	f7fe f88d 	bl	8008398 <ld_dword>
 800a27e:	4603      	mov	r3, r0
 800a280:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a284:	4a0a      	ldr	r2, [pc, #40]	; (800a2b0 <check_fs+0xa4>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d101      	bne.n	800a28e <check_fs+0x82>
 800a28a:	2300      	movs	r3, #0
 800a28c:	e00c      	b.n	800a2a8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	3334      	adds	r3, #52	; 0x34
 800a292:	3352      	adds	r3, #82	; 0x52
 800a294:	4618      	mov	r0, r3
 800a296:	f7fe f87f 	bl	8008398 <ld_dword>
 800a29a:	4603      	mov	r3, r0
 800a29c:	4a05      	ldr	r2, [pc, #20]	; (800a2b4 <check_fs+0xa8>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d101      	bne.n	800a2a6 <check_fs+0x9a>
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	e000      	b.n	800a2a8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a2a6:	2302      	movs	r3, #2
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3708      	adds	r7, #8
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bd80      	pop	{r7, pc}
 800a2b0:	00544146 	.word	0x00544146
 800a2b4:	33544146 	.word	0x33544146

0800a2b8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b096      	sub	sp, #88	; 0x58
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	60f8      	str	r0, [r7, #12]
 800a2c0:	60b9      	str	r1, [r7, #8]
 800a2c2:	4613      	mov	r3, r2
 800a2c4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a2cc:	68f8      	ldr	r0, [r7, #12]
 800a2ce:	f7ff ff58 	bl	800a182 <get_ldnumber>
 800a2d2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a2d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	da01      	bge.n	800a2de <find_volume+0x26>
 800a2da:	230b      	movs	r3, #11
 800a2dc:	e22e      	b.n	800a73c <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a2de:	4aa8      	ldr	r2, [pc, #672]	; (800a580 <find_volume+0x2c8>)
 800a2e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2e6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a2e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d101      	bne.n	800a2f2 <find_volume+0x3a>
 800a2ee:	230c      	movs	r3, #12
 800a2f0:	e224      	b.n	800a73c <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a2f6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a2f8:	79fb      	ldrb	r3, [r7, #7]
 800a2fa:	f023 0301 	bic.w	r3, r3, #1
 800a2fe:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a302:	781b      	ldrb	r3, [r3, #0]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d01a      	beq.n	800a33e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a30a:	785b      	ldrb	r3, [r3, #1]
 800a30c:	4618      	mov	r0, r3
 800a30e:	f7fd ff8d 	bl	800822c <disk_status>
 800a312:	4603      	mov	r3, r0
 800a314:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a318:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a31c:	f003 0301 	and.w	r3, r3, #1
 800a320:	2b00      	cmp	r3, #0
 800a322:	d10c      	bne.n	800a33e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a324:	79fb      	ldrb	r3, [r7, #7]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d007      	beq.n	800a33a <find_volume+0x82>
 800a32a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a32e:	f003 0304 	and.w	r3, r3, #4
 800a332:	2b00      	cmp	r3, #0
 800a334:	d001      	beq.n	800a33a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a336:	230a      	movs	r3, #10
 800a338:	e200      	b.n	800a73c <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800a33a:	2300      	movs	r3, #0
 800a33c:	e1fe      	b.n	800a73c <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a33e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a340:	2200      	movs	r2, #0
 800a342:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a344:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a346:	b2da      	uxtb	r2, r3
 800a348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a34a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a34c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a34e:	785b      	ldrb	r3, [r3, #1]
 800a350:	4618      	mov	r0, r3
 800a352:	f7fd ff85 	bl	8008260 <disk_initialize>
 800a356:	4603      	mov	r3, r0
 800a358:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a35c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a360:	f003 0301 	and.w	r3, r3, #1
 800a364:	2b00      	cmp	r3, #0
 800a366:	d001      	beq.n	800a36c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a368:	2303      	movs	r3, #3
 800a36a:	e1e7      	b.n	800a73c <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a36c:	79fb      	ldrb	r3, [r7, #7]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d007      	beq.n	800a382 <find_volume+0xca>
 800a372:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a376:	f003 0304 	and.w	r3, r3, #4
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d001      	beq.n	800a382 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a37e:	230a      	movs	r3, #10
 800a380:	e1dc      	b.n	800a73c <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a382:	2300      	movs	r3, #0
 800a384:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a386:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a388:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a38a:	f7ff ff3f 	bl	800a20c <check_fs>
 800a38e:	4603      	mov	r3, r0
 800a390:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a394:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a398:	2b02      	cmp	r3, #2
 800a39a:	d14b      	bne.n	800a434 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a39c:	2300      	movs	r3, #0
 800a39e:	643b      	str	r3, [r7, #64]	; 0x40
 800a3a0:	e01f      	b.n	800a3e2 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a3a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3a4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a3a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3aa:	011b      	lsls	r3, r3, #4
 800a3ac:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800a3b0:	4413      	add	r3, r2
 800a3b2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3b6:	3304      	adds	r3, #4
 800a3b8:	781b      	ldrb	r3, [r3, #0]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d006      	beq.n	800a3cc <find_volume+0x114>
 800a3be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3c0:	3308      	adds	r3, #8
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f7fd ffe8 	bl	8008398 <ld_dword>
 800a3c8:	4602      	mov	r2, r0
 800a3ca:	e000      	b.n	800a3ce <find_volume+0x116>
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3d0:	009b      	lsls	r3, r3, #2
 800a3d2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800a3d6:	440b      	add	r3, r1
 800a3d8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a3dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3de:	3301      	adds	r3, #1
 800a3e0:	643b      	str	r3, [r7, #64]	; 0x40
 800a3e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3e4:	2b03      	cmp	r3, #3
 800a3e6:	d9dc      	bls.n	800a3a2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800a3ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d002      	beq.n	800a3f8 <find_volume+0x140>
 800a3f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3f4:	3b01      	subs	r3, #1
 800a3f6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a3f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800a400:	4413      	add	r3, r2
 800a402:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a406:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a408:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d005      	beq.n	800a41a <find_volume+0x162>
 800a40e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a410:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a412:	f7ff fefb 	bl	800a20c <check_fs>
 800a416:	4603      	mov	r3, r0
 800a418:	e000      	b.n	800a41c <find_volume+0x164>
 800a41a:	2303      	movs	r3, #3
 800a41c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a420:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a424:	2b01      	cmp	r3, #1
 800a426:	d905      	bls.n	800a434 <find_volume+0x17c>
 800a428:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a42a:	3301      	adds	r3, #1
 800a42c:	643b      	str	r3, [r7, #64]	; 0x40
 800a42e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a430:	2b03      	cmp	r3, #3
 800a432:	d9e1      	bls.n	800a3f8 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a434:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a438:	2b04      	cmp	r3, #4
 800a43a:	d101      	bne.n	800a440 <find_volume+0x188>
 800a43c:	2301      	movs	r3, #1
 800a43e:	e17d      	b.n	800a73c <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a440:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a444:	2b01      	cmp	r3, #1
 800a446:	d901      	bls.n	800a44c <find_volume+0x194>
 800a448:	230d      	movs	r3, #13
 800a44a:	e177      	b.n	800a73c <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a44c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a44e:	3334      	adds	r3, #52	; 0x34
 800a450:	330b      	adds	r3, #11
 800a452:	4618      	mov	r0, r3
 800a454:	f7fd ff88 	bl	8008368 <ld_word>
 800a458:	4603      	mov	r3, r0
 800a45a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a45e:	d001      	beq.n	800a464 <find_volume+0x1ac>
 800a460:	230d      	movs	r3, #13
 800a462:	e16b      	b.n	800a73c <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a466:	3334      	adds	r3, #52	; 0x34
 800a468:	3316      	adds	r3, #22
 800a46a:	4618      	mov	r0, r3
 800a46c:	f7fd ff7c 	bl	8008368 <ld_word>
 800a470:	4603      	mov	r3, r0
 800a472:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a474:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a476:	2b00      	cmp	r3, #0
 800a478:	d106      	bne.n	800a488 <find_volume+0x1d0>
 800a47a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a47c:	3334      	adds	r3, #52	; 0x34
 800a47e:	3324      	adds	r3, #36	; 0x24
 800a480:	4618      	mov	r0, r3
 800a482:	f7fd ff89 	bl	8008398 <ld_dword>
 800a486:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a48a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a48c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a48e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a490:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800a494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a496:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a49a:	789b      	ldrb	r3, [r3, #2]
 800a49c:	2b01      	cmp	r3, #1
 800a49e:	d005      	beq.n	800a4ac <find_volume+0x1f4>
 800a4a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4a2:	789b      	ldrb	r3, [r3, #2]
 800a4a4:	2b02      	cmp	r3, #2
 800a4a6:	d001      	beq.n	800a4ac <find_volume+0x1f4>
 800a4a8:	230d      	movs	r3, #13
 800a4aa:	e147      	b.n	800a73c <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a4ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4ae:	789b      	ldrb	r3, [r3, #2]
 800a4b0:	461a      	mov	r2, r3
 800a4b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4b4:	fb02 f303 	mul.w	r3, r2, r3
 800a4b8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a4ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a4c0:	b29a      	uxth	r2, r3
 800a4c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4c4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a4c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4c8:	895b      	ldrh	r3, [r3, #10]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d008      	beq.n	800a4e0 <find_volume+0x228>
 800a4ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4d0:	895b      	ldrh	r3, [r3, #10]
 800a4d2:	461a      	mov	r2, r3
 800a4d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4d6:	895b      	ldrh	r3, [r3, #10]
 800a4d8:	3b01      	subs	r3, #1
 800a4da:	4013      	ands	r3, r2
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d001      	beq.n	800a4e4 <find_volume+0x22c>
 800a4e0:	230d      	movs	r3, #13
 800a4e2:	e12b      	b.n	800a73c <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a4e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4e6:	3334      	adds	r3, #52	; 0x34
 800a4e8:	3311      	adds	r3, #17
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	f7fd ff3c 	bl	8008368 <ld_word>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4f6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a4f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4fa:	891b      	ldrh	r3, [r3, #8]
 800a4fc:	f003 030f 	and.w	r3, r3, #15
 800a500:	b29b      	uxth	r3, r3
 800a502:	2b00      	cmp	r3, #0
 800a504:	d001      	beq.n	800a50a <find_volume+0x252>
 800a506:	230d      	movs	r3, #13
 800a508:	e118      	b.n	800a73c <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a50a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a50c:	3334      	adds	r3, #52	; 0x34
 800a50e:	3313      	adds	r3, #19
 800a510:	4618      	mov	r0, r3
 800a512:	f7fd ff29 	bl	8008368 <ld_word>
 800a516:	4603      	mov	r3, r0
 800a518:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a51a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d106      	bne.n	800a52e <find_volume+0x276>
 800a520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a522:	3334      	adds	r3, #52	; 0x34
 800a524:	3320      	adds	r3, #32
 800a526:	4618      	mov	r0, r3
 800a528:	f7fd ff36 	bl	8008398 <ld_dword>
 800a52c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a52e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a530:	3334      	adds	r3, #52	; 0x34
 800a532:	330e      	adds	r3, #14
 800a534:	4618      	mov	r0, r3
 800a536:	f7fd ff17 	bl	8008368 <ld_word>
 800a53a:	4603      	mov	r3, r0
 800a53c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a53e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a540:	2b00      	cmp	r3, #0
 800a542:	d101      	bne.n	800a548 <find_volume+0x290>
 800a544:	230d      	movs	r3, #13
 800a546:	e0f9      	b.n	800a73c <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a548:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a54a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a54c:	4413      	add	r3, r2
 800a54e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a550:	8912      	ldrh	r2, [r2, #8]
 800a552:	0912      	lsrs	r2, r2, #4
 800a554:	b292      	uxth	r2, r2
 800a556:	4413      	add	r3, r2
 800a558:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a55a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a55c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a55e:	429a      	cmp	r2, r3
 800a560:	d201      	bcs.n	800a566 <find_volume+0x2ae>
 800a562:	230d      	movs	r3, #13
 800a564:	e0ea      	b.n	800a73c <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a566:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a56a:	1ad3      	subs	r3, r2, r3
 800a56c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a56e:	8952      	ldrh	r2, [r2, #10]
 800a570:	fbb3 f3f2 	udiv	r3, r3, r2
 800a574:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d103      	bne.n	800a584 <find_volume+0x2cc>
 800a57c:	230d      	movs	r3, #13
 800a57e:	e0dd      	b.n	800a73c <find_volume+0x484>
 800a580:	20000130 	.word	0x20000130
		fmt = FS_FAT32;
 800a584:	2303      	movs	r3, #3
 800a586:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a58a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a58c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800a590:	4293      	cmp	r3, r2
 800a592:	d802      	bhi.n	800a59a <find_volume+0x2e2>
 800a594:	2302      	movs	r3, #2
 800a596:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a59a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a59c:	f640 72f5 	movw	r2, #4085	; 0xff5
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d802      	bhi.n	800a5aa <find_volume+0x2f2>
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a5aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ac:	1c9a      	adds	r2, r3, #2
 800a5ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5b0:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800a5b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a5b6:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a5b8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a5ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a5bc:	441a      	add	r2, r3
 800a5be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5c0:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800a5c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a5c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c6:	441a      	add	r2, r3
 800a5c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5ca:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800a5cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a5d0:	2b03      	cmp	r3, #3
 800a5d2:	d11e      	bne.n	800a612 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a5d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5d6:	3334      	adds	r3, #52	; 0x34
 800a5d8:	332a      	adds	r3, #42	; 0x2a
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f7fd fec4 	bl	8008368 <ld_word>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d001      	beq.n	800a5ea <find_volume+0x332>
 800a5e6:	230d      	movs	r3, #13
 800a5e8:	e0a8      	b.n	800a73c <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a5ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5ec:	891b      	ldrh	r3, [r3, #8]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d001      	beq.n	800a5f6 <find_volume+0x33e>
 800a5f2:	230d      	movs	r3, #13
 800a5f4:	e0a2      	b.n	800a73c <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a5f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5f8:	3334      	adds	r3, #52	; 0x34
 800a5fa:	332c      	adds	r3, #44	; 0x2c
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f7fd fecb 	bl	8008398 <ld_dword>
 800a602:	4602      	mov	r2, r0
 800a604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a606:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a60a:	699b      	ldr	r3, [r3, #24]
 800a60c:	009b      	lsls	r3, r3, #2
 800a60e:	647b      	str	r3, [r7, #68]	; 0x44
 800a610:	e01f      	b.n	800a652 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a614:	891b      	ldrh	r3, [r3, #8]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d101      	bne.n	800a61e <find_volume+0x366>
 800a61a:	230d      	movs	r3, #13
 800a61c:	e08e      	b.n	800a73c <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a61e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a620:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a622:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a624:	441a      	add	r2, r3
 800a626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a628:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a62a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a62e:	2b02      	cmp	r3, #2
 800a630:	d103      	bne.n	800a63a <find_volume+0x382>
 800a632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a634:	699b      	ldr	r3, [r3, #24]
 800a636:	005b      	lsls	r3, r3, #1
 800a638:	e00a      	b.n	800a650 <find_volume+0x398>
 800a63a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a63c:	699a      	ldr	r2, [r3, #24]
 800a63e:	4613      	mov	r3, r2
 800a640:	005b      	lsls	r3, r3, #1
 800a642:	4413      	add	r3, r2
 800a644:	085a      	lsrs	r2, r3, #1
 800a646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a648:	699b      	ldr	r3, [r3, #24]
 800a64a:	f003 0301 	and.w	r3, r3, #1
 800a64e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a650:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a654:	69da      	ldr	r2, [r3, #28]
 800a656:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a658:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800a65c:	0a5b      	lsrs	r3, r3, #9
 800a65e:	429a      	cmp	r2, r3
 800a660:	d201      	bcs.n	800a666 <find_volume+0x3ae>
 800a662:	230d      	movs	r3, #13
 800a664:	e06a      	b.n	800a73c <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a668:	f04f 32ff 	mov.w	r2, #4294967295
 800a66c:	615a      	str	r2, [r3, #20]
 800a66e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a670:	695a      	ldr	r2, [r3, #20]
 800a672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a674:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800a676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a678:	2280      	movs	r2, #128	; 0x80
 800a67a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a67c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a680:	2b03      	cmp	r3, #3
 800a682:	d149      	bne.n	800a718 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a686:	3334      	adds	r3, #52	; 0x34
 800a688:	3330      	adds	r3, #48	; 0x30
 800a68a:	4618      	mov	r0, r3
 800a68c:	f7fd fe6c 	bl	8008368 <ld_word>
 800a690:	4603      	mov	r3, r0
 800a692:	2b01      	cmp	r3, #1
 800a694:	d140      	bne.n	800a718 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a696:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a698:	3301      	adds	r3, #1
 800a69a:	4619      	mov	r1, r3
 800a69c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a69e:	f7fe f913 	bl	80088c8 <move_window>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d137      	bne.n	800a718 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800a6a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a6ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6b0:	3334      	adds	r3, #52	; 0x34
 800a6b2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f7fd fe56 	bl	8008368 <ld_word>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	461a      	mov	r2, r3
 800a6c0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d127      	bne.n	800a718 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a6c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ca:	3334      	adds	r3, #52	; 0x34
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	f7fd fe63 	bl	8008398 <ld_dword>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	4a1b      	ldr	r2, [pc, #108]	; (800a744 <find_volume+0x48c>)
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d11e      	bne.n	800a718 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a6da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6dc:	3334      	adds	r3, #52	; 0x34
 800a6de:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f7fd fe58 	bl	8008398 <ld_dword>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	4a17      	ldr	r2, [pc, #92]	; (800a748 <find_volume+0x490>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d113      	bne.n	800a718 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a6f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6f2:	3334      	adds	r3, #52	; 0x34
 800a6f4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f7fd fe4d 	bl	8008398 <ld_dword>
 800a6fe:	4602      	mov	r2, r0
 800a700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a702:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a706:	3334      	adds	r3, #52	; 0x34
 800a708:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800a70c:	4618      	mov	r0, r3
 800a70e:	f7fd fe43 	bl	8008398 <ld_dword>
 800a712:	4602      	mov	r2, r0
 800a714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a716:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a71a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800a71e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a720:	4b0a      	ldr	r3, [pc, #40]	; (800a74c <find_volume+0x494>)
 800a722:	881b      	ldrh	r3, [r3, #0]
 800a724:	3301      	adds	r3, #1
 800a726:	b29a      	uxth	r2, r3
 800a728:	4b08      	ldr	r3, [pc, #32]	; (800a74c <find_volume+0x494>)
 800a72a:	801a      	strh	r2, [r3, #0]
 800a72c:	4b07      	ldr	r3, [pc, #28]	; (800a74c <find_volume+0x494>)
 800a72e:	881a      	ldrh	r2, [r3, #0]
 800a730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a732:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a734:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a736:	f7fe f85f 	bl	80087f8 <clear_lock>
#endif
	return FR_OK;
 800a73a:	2300      	movs	r3, #0
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	3758      	adds	r7, #88	; 0x58
 800a740:	46bd      	mov	sp, r7
 800a742:	bd80      	pop	{r7, pc}
 800a744:	41615252 	.word	0x41615252
 800a748:	61417272 	.word	0x61417272
 800a74c:	20000134 	.word	0x20000134

0800a750 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a75a:	2309      	movs	r3, #9
 800a75c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d01c      	beq.n	800a79e <validate+0x4e>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d018      	beq.n	800a79e <validate+0x4e>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	781b      	ldrb	r3, [r3, #0]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d013      	beq.n	800a79e <validate+0x4e>
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	889a      	ldrh	r2, [r3, #4]
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	88db      	ldrh	r3, [r3, #6]
 800a780:	429a      	cmp	r2, r3
 800a782:	d10c      	bne.n	800a79e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	785b      	ldrb	r3, [r3, #1]
 800a78a:	4618      	mov	r0, r3
 800a78c:	f7fd fd4e 	bl	800822c <disk_status>
 800a790:	4603      	mov	r3, r0
 800a792:	f003 0301 	and.w	r3, r3, #1
 800a796:	2b00      	cmp	r3, #0
 800a798:	d101      	bne.n	800a79e <validate+0x4e>
			res = FR_OK;
 800a79a:	2300      	movs	r3, #0
 800a79c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a79e:	7bfb      	ldrb	r3, [r7, #15]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d102      	bne.n	800a7aa <validate+0x5a>
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	e000      	b.n	800a7ac <validate+0x5c>
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	683a      	ldr	r2, [r7, #0]
 800a7ae:	6013      	str	r3, [r2, #0]
	return res;
 800a7b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3710      	adds	r7, #16
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}
	...

0800a7bc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b088      	sub	sp, #32
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	60f8      	str	r0, [r7, #12]
 800a7c4:	60b9      	str	r1, [r7, #8]
 800a7c6:	4613      	mov	r3, r2
 800a7c8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a7ce:	f107 0310 	add.w	r3, r7, #16
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f7ff fcd5 	bl	800a182 <get_ldnumber>
 800a7d8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a7da:	69fb      	ldr	r3, [r7, #28]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	da01      	bge.n	800a7e4 <f_mount+0x28>
 800a7e0:	230b      	movs	r3, #11
 800a7e2:	e02b      	b.n	800a83c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a7e4:	4a17      	ldr	r2, [pc, #92]	; (800a844 <f_mount+0x88>)
 800a7e6:	69fb      	ldr	r3, [r7, #28]
 800a7e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7ec:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d005      	beq.n	800a800 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a7f4:	69b8      	ldr	r0, [r7, #24]
 800a7f6:	f7fd ffff 	bl	80087f8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a7fa:	69bb      	ldr	r3, [r7, #24]
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d002      	beq.n	800a80c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	2200      	movs	r2, #0
 800a80a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a80c:	68fa      	ldr	r2, [r7, #12]
 800a80e:	490d      	ldr	r1, [pc, #52]	; (800a844 <f_mount+0x88>)
 800a810:	69fb      	ldr	r3, [r7, #28]
 800a812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d002      	beq.n	800a822 <f_mount+0x66>
 800a81c:	79fb      	ldrb	r3, [r7, #7]
 800a81e:	2b01      	cmp	r3, #1
 800a820:	d001      	beq.n	800a826 <f_mount+0x6a>
 800a822:	2300      	movs	r3, #0
 800a824:	e00a      	b.n	800a83c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a826:	f107 010c 	add.w	r1, r7, #12
 800a82a:	f107 0308 	add.w	r3, r7, #8
 800a82e:	2200      	movs	r2, #0
 800a830:	4618      	mov	r0, r3
 800a832:	f7ff fd41 	bl	800a2b8 <find_volume>
 800a836:	4603      	mov	r3, r0
 800a838:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a83a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3720      	adds	r7, #32
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}
 800a844:	20000130 	.word	0x20000130

0800a848 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 800a84e:	af00      	add	r7, sp, #0
 800a850:	f107 030c 	add.w	r3, r7, #12
 800a854:	6018      	str	r0, [r3, #0]
 800a856:	f107 0308 	add.w	r3, r7, #8
 800a85a:	6019      	str	r1, [r3, #0]
 800a85c:	1dfb      	adds	r3, r7, #7
 800a85e:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a860:	f107 030c 	add.w	r3, r7, #12
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d101      	bne.n	800a86e <f_open+0x26>
 800a86a:	2309      	movs	r3, #9
 800a86c:	e231      	b.n	800acd2 <f_open+0x48a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a86e:	1dfb      	adds	r3, r7, #7
 800a870:	1dfa      	adds	r2, r7, #7
 800a872:	7812      	ldrb	r2, [r2, #0]
 800a874:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800a878:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800a87a:	1dfb      	adds	r3, r7, #7
 800a87c:	781a      	ldrb	r2, [r3, #0]
 800a87e:	f507 7105 	add.w	r1, r7, #532	; 0x214
 800a882:	f107 0308 	add.w	r3, r7, #8
 800a886:	4618      	mov	r0, r3
 800a888:	f7ff fd16 	bl	800a2b8 <find_volume>
 800a88c:	4603      	mov	r3, r0
 800a88e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	if (res == FR_OK) {
 800a892:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800a896:	2b00      	cmp	r3, #0
 800a898:	f040 8210 	bne.w	800acbc <f_open+0x474>
		dj.obj.fs = fs;
 800a89c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800a8a0:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
		INIT_NAMBUF(fs);
 800a8a4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800a8a8:	f107 0214 	add.w	r2, r7, #20
 800a8ac:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800a8ae:	f107 0308 	add.w	r3, r7, #8
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800a8b8:	4611      	mov	r1, r2
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7ff fbf0 	bl	800a0a0 <follow_path>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a8c6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d11b      	bne.n	800a906 <f_open+0xbe>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a8ce:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800a8d2:	b25b      	sxtb	r3, r3
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	da03      	bge.n	800a8e0 <f_open+0x98>
				res = FR_INVALID_NAME;
 800a8d8:	2306      	movs	r3, #6
 800a8da:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800a8de:	e012      	b.n	800a906 <f_open+0xbe>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a8e0:	1dfb      	adds	r3, r7, #7
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	f023 0301 	bic.w	r3, r3, #1
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	bf14      	ite	ne
 800a8ec:	2301      	movne	r3, #1
 800a8ee:	2300      	moveq	r3, #0
 800a8f0:	b2db      	uxtb	r3, r3
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800a8f8:	4611      	mov	r1, r2
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f7fd fe34 	bl	8008568 <chk_lock>
 800a900:	4603      	mov	r3, r0
 800a902:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a906:	1dfb      	adds	r3, r7, #7
 800a908:	781b      	ldrb	r3, [r3, #0]
 800a90a:	f003 031c 	and.w	r3, r3, #28
 800a90e:	2b00      	cmp	r3, #0
 800a910:	f000 809b 	beq.w	800aa4a <f_open+0x202>
			if (res != FR_OK) {					/* No file, create new */
 800a914:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d019      	beq.n	800a950 <f_open+0x108>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a91c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800a920:	2b04      	cmp	r3, #4
 800a922:	d10e      	bne.n	800a942 <f_open+0xfa>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a924:	f7fd fe7c 	bl	8008620 <enq_lock>
 800a928:	4603      	mov	r3, r0
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d006      	beq.n	800a93c <f_open+0xf4>
 800a92e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800a932:	4618      	mov	r0, r3
 800a934:	f7ff f878 	bl	8009a28 <dir_register>
 800a938:	4603      	mov	r3, r0
 800a93a:	e000      	b.n	800a93e <f_open+0xf6>
 800a93c:	2312      	movs	r3, #18
 800a93e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a942:	1dfb      	adds	r3, r7, #7
 800a944:	1dfa      	adds	r2, r7, #7
 800a946:	7812      	ldrb	r2, [r2, #0]
 800a948:	f042 0208 	orr.w	r2, r2, #8
 800a94c:	701a      	strb	r2, [r3, #0]
 800a94e:	e012      	b.n	800a976 <f_open+0x12e>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a950:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800a954:	f003 0311 	and.w	r3, r3, #17
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d003      	beq.n	800a964 <f_open+0x11c>
					res = FR_DENIED;
 800a95c:	2307      	movs	r3, #7
 800a95e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800a962:	e008      	b.n	800a976 <f_open+0x12e>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a964:	1dfb      	adds	r3, r7, #7
 800a966:	781b      	ldrb	r3, [r3, #0]
 800a968:	f003 0304 	and.w	r3, r3, #4
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d002      	beq.n	800a976 <f_open+0x12e>
 800a970:	2308      	movs	r3, #8
 800a972:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a976:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	f040 8082 	bne.w	800aa84 <f_open+0x23c>
 800a980:	1dfb      	adds	r3, r7, #7
 800a982:	781b      	ldrb	r3, [r3, #0]
 800a984:	f003 0308 	and.w	r3, r3, #8
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d07b      	beq.n	800aa84 <f_open+0x23c>
				dw = GET_FATTIME();
 800a98c:	f7fd fa1a 	bl	8007dc4 <get_fattime>
 800a990:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a994:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800a998:	330e      	adds	r3, #14
 800a99a:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f7fd fd38 	bl	8008414 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a9a4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800a9a8:	3316      	adds	r3, #22
 800a9aa:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f7fd fd30 	bl	8008414 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a9b4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800a9b8:	330b      	adds	r3, #11
 800a9ba:	2220      	movs	r2, #32
 800a9bc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a9be:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800a9c2:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800a9c6:	4611      	mov	r1, r2
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7fe fc84 	bl	80092d6 <ld_clust>
 800a9ce:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a9d2:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800a9d6:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 800a9da:	2200      	movs	r2, #0
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f7fe fc99 	bl	8009314 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a9e2:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800a9e6:	331c      	adds	r3, #28
 800a9e8:	2100      	movs	r1, #0
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f7fd fd12 	bl	8008414 <st_dword>
					fs->wflag = 1;
 800a9f0:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a9f8:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d041      	beq.n	800aa84 <f_open+0x23c>
						dw = fs->winsect;
 800aa00:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800aa04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa06:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800aa0a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800aa0e:	2200      	movs	r2, #0
 800aa10:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 800aa14:	4618      	mov	r0, r3
 800aa16:	f7fe f9a6 	bl	8008d66 <remove_chain>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
						if (res == FR_OK) {
 800aa20:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d12d      	bne.n	800aa84 <f_open+0x23c>
							res = move_window(fs, dw);
 800aa28:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800aa2c:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800aa30:	4618      	mov	r0, r3
 800aa32:	f7fd ff49 	bl	80088c8 <move_window>
 800aa36:	4603      	mov	r3, r0
 800aa38:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800aa3c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800aa40:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 800aa44:	3a01      	subs	r2, #1
 800aa46:	611a      	str	r2, [r3, #16]
 800aa48:	e01c      	b.n	800aa84 <f_open+0x23c>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800aa4a:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d118      	bne.n	800aa84 <f_open+0x23c>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800aa52:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800aa56:	f003 0310 	and.w	r3, r3, #16
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d003      	beq.n	800aa66 <f_open+0x21e>
					res = FR_NO_FILE;
 800aa5e:	2304      	movs	r3, #4
 800aa60:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800aa64:	e00e      	b.n	800aa84 <f_open+0x23c>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800aa66:	1dfb      	adds	r3, r7, #7
 800aa68:	781b      	ldrb	r3, [r3, #0]
 800aa6a:	f003 0302 	and.w	r3, r3, #2
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d008      	beq.n	800aa84 <f_open+0x23c>
 800aa72:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800aa76:	f003 0301 	and.w	r3, r3, #1
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d002      	beq.n	800aa84 <f_open+0x23c>
						res = FR_DENIED;
 800aa7e:	2307      	movs	r3, #7
 800aa80:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800aa84:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d136      	bne.n	800aafa <f_open+0x2b2>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800aa8c:	1dfb      	adds	r3, r7, #7
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	f003 0308 	and.w	r3, r3, #8
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d005      	beq.n	800aaa4 <f_open+0x25c>
				mode |= FA_MODIFIED;
 800aa98:	1dfb      	adds	r3, r7, #7
 800aa9a:	1dfa      	adds	r2, r7, #7
 800aa9c:	7812      	ldrb	r2, [r2, #0]
 800aa9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aaa2:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800aaa4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800aaa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aaaa:	f107 030c 	add.w	r3, r7, #12
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800aab2:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800aab6:	f107 030c 	add.w	r3, r7, #12
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800aabe:	1dfb      	adds	r3, r7, #7
 800aac0:	781b      	ldrb	r3, [r3, #0]
 800aac2:	f023 0301 	bic.w	r3, r3, #1
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	bf14      	ite	ne
 800aaca:	2301      	movne	r3, #1
 800aacc:	2300      	moveq	r3, #0
 800aace:	b2db      	uxtb	r3, r3
 800aad0:	461a      	mov	r2, r3
 800aad2:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800aad6:	4611      	mov	r1, r2
 800aad8:	4618      	mov	r0, r3
 800aada:	f7fd fdc3 	bl	8008664 <inc_lock>
 800aade:	4602      	mov	r2, r0
 800aae0:	f107 030c 	add.w	r3, r7, #12
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800aae8:	f107 030c 	add.w	r3, r7, #12
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	691b      	ldr	r3, [r3, #16]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d102      	bne.n	800aafa <f_open+0x2b2>
 800aaf4:	2302      	movs	r3, #2
 800aaf6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800aafa:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	f040 80dc 	bne.w	800acbc <f_open+0x474>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ab04:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ab08:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800ab0c:	4611      	mov	r1, r2
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f7fe fbe1 	bl	80092d6 <ld_clust>
 800ab14:	4602      	mov	r2, r0
 800ab16:	f107 030c 	add.w	r3, r7, #12
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ab1e:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800ab22:	331c      	adds	r3, #28
 800ab24:	4618      	mov	r0, r3
 800ab26:	f7fd fc37 	bl	8008398 <ld_dword>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	f107 030c 	add.w	r3, r7, #12
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ab34:	f107 030c 	add.w	r3, r7, #12
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ab3e:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800ab42:	f107 030c 	add.w	r3, r7, #12
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ab4a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ab4e:	88da      	ldrh	r2, [r3, #6]
 800ab50:	f107 030c 	add.w	r3, r7, #12
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ab58:	f107 030c 	add.w	r3, r7, #12
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	1dfa      	adds	r2, r7, #7
 800ab60:	7812      	ldrb	r2, [r2, #0]
 800ab62:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ab64:	f107 030c 	add.w	r3, r7, #12
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ab6e:	f107 030c 	add.w	r3, r7, #12
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	2200      	movs	r2, #0
 800ab76:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ab78:	f107 030c 	add.w	r3, r7, #12
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ab82:	f107 030c 	add.w	r3, r7, #12
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	3330      	adds	r3, #48	; 0x30
 800ab8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab8e:	2100      	movs	r1, #0
 800ab90:	4618      	mov	r0, r3
 800ab92:	f7fd fc8c 	bl	80084ae <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ab96:	1dfb      	adds	r3, r7, #7
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	f003 0320 	and.w	r3, r3, #32
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	f000 808c 	beq.w	800acbc <f_open+0x474>
 800aba4:	f107 030c 	add.w	r3, r7, #12
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	68db      	ldr	r3, [r3, #12]
 800abac:	2b00      	cmp	r3, #0
 800abae:	f000 8085 	beq.w	800acbc <f_open+0x474>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800abb2:	f107 030c 	add.w	r3, r7, #12
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	68da      	ldr	r2, [r3, #12]
 800abba:	f107 030c 	add.w	r3, r7, #12
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800abc2:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800abc6:	895b      	ldrh	r3, [r3, #10]
 800abc8:	025b      	lsls	r3, r3, #9
 800abca:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800abce:	f107 030c 	add.w	r3, r7, #12
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	689b      	ldr	r3, [r3, #8]
 800abd6:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800abda:	f107 030c 	add.w	r3, r7, #12
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	68db      	ldr	r3, [r3, #12]
 800abe2:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800abe6:	e01f      	b.n	800ac28 <f_open+0x3e0>
					clst = get_fat(&fp->obj, clst);
 800abe8:	f107 030c 	add.w	r3, r7, #12
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800abf2:	4618      	mov	r0, r3
 800abf4:	f7fd ff23 	bl	8008a3e <get_fat>
 800abf8:	f8c7 0260 	str.w	r0, [r7, #608]	; 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800abfc:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800ac00:	2b01      	cmp	r3, #1
 800ac02:	d802      	bhi.n	800ac0a <f_open+0x3c2>
 800ac04:	2302      	movs	r3, #2
 800ac06:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ac0a:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800ac0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac12:	d102      	bne.n	800ac1a <f_open+0x3d2>
 800ac14:	2301      	movs	r3, #1
 800ac16:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ac1a:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800ac1e:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800ac22:	1ad3      	subs	r3, r2, r3
 800ac24:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800ac28:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d105      	bne.n	800ac3c <f_open+0x3f4>
 800ac30:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800ac34:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800ac38:	429a      	cmp	r2, r3
 800ac3a:	d8d5      	bhi.n	800abe8 <f_open+0x3a0>
				}
				fp->clust = clst;
 800ac3c:	f107 030c 	add.w	r3, r7, #12
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 800ac46:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ac48:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d135      	bne.n	800acbc <f_open+0x474>
 800ac50:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800ac54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d02f      	beq.n	800acbc <f_open+0x474>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ac5c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ac60:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800ac64:	4618      	mov	r0, r3
 800ac66:	f7fd fecb 	bl	8008a00 <clust2sect>
 800ac6a:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
 800ac6e:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d103      	bne.n	800ac7e <f_open+0x436>
						res = FR_INT_ERR;
 800ac76:	2302      	movs	r3, #2
 800ac78:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800ac7c:	e01e      	b.n	800acbc <f_open+0x474>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ac7e:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800ac82:	0a5a      	lsrs	r2, r3, #9
 800ac84:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800ac88:	441a      	add	r2, r3
 800ac8a:	f107 030c 	add.w	r3, r7, #12
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ac92:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ac96:	7858      	ldrb	r0, [r3, #1]
 800ac98:	f107 030c 	add.w	r3, r7, #12
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aca2:	f107 030c 	add.w	r3, r7, #12
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	6a1a      	ldr	r2, [r3, #32]
 800acaa:	2301      	movs	r3, #1
 800acac:	f7fd fafe 	bl	80082ac <disk_read>
 800acb0:	4603      	mov	r3, r0
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d002      	beq.n	800acbc <f_open+0x474>
 800acb6:	2301      	movs	r3, #1
 800acb8:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800acbc:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d004      	beq.n	800acce <f_open+0x486>
 800acc4:	f107 030c 	add.w	r3, r7, #12
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	2200      	movs	r2, #0
 800accc:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800acce:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	f507 771a 	add.w	r7, r7, #616	; 0x268
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}

0800acdc <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b08c      	sub	sp, #48	; 0x30
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	60f8      	str	r0, [r7, #12]
 800ace4:	60b9      	str	r1, [r7, #8]
 800ace6:	607a      	str	r2, [r7, #4]
 800ace8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	2200      	movs	r2, #0
 800acf2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f107 0210 	add.w	r2, r7, #16
 800acfa:	4611      	mov	r1, r2
 800acfc:	4618      	mov	r0, r3
 800acfe:	f7ff fd27 	bl	800a750 <validate>
 800ad02:	4603      	mov	r3, r0
 800ad04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ad08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d107      	bne.n	800ad20 <f_write+0x44>
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	7d5b      	ldrb	r3, [r3, #21]
 800ad14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ad18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d002      	beq.n	800ad26 <f_write+0x4a>
 800ad20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad24:	e14b      	b.n	800afbe <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	7d1b      	ldrb	r3, [r3, #20]
 800ad2a:	f003 0302 	and.w	r3, r3, #2
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d101      	bne.n	800ad36 <f_write+0x5a>
 800ad32:	2307      	movs	r3, #7
 800ad34:	e143      	b.n	800afbe <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	699a      	ldr	r2, [r3, #24]
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	441a      	add	r2, r3
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	699b      	ldr	r3, [r3, #24]
 800ad42:	429a      	cmp	r2, r3
 800ad44:	f080 812d 	bcs.w	800afa2 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	699b      	ldr	r3, [r3, #24]
 800ad4c:	43db      	mvns	r3, r3
 800ad4e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800ad50:	e127      	b.n	800afa2 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	699b      	ldr	r3, [r3, #24]
 800ad56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	f040 80e3 	bne.w	800af26 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	699b      	ldr	r3, [r3, #24]
 800ad64:	0a5b      	lsrs	r3, r3, #9
 800ad66:	693a      	ldr	r2, [r7, #16]
 800ad68:	8952      	ldrh	r2, [r2, #10]
 800ad6a:	3a01      	subs	r2, #1
 800ad6c:	4013      	ands	r3, r2
 800ad6e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ad70:	69bb      	ldr	r3, [r7, #24]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d143      	bne.n	800adfe <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	699b      	ldr	r3, [r3, #24]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d10c      	bne.n	800ad98 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	689b      	ldr	r3, [r3, #8]
 800ad82:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ad84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d11a      	bne.n	800adc0 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f7fe f84e 	bl	8008e30 <create_chain>
 800ad94:	62b8      	str	r0, [r7, #40]	; 0x28
 800ad96:	e013      	b.n	800adc0 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d007      	beq.n	800adb0 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	699b      	ldr	r3, [r3, #24]
 800ada4:	4619      	mov	r1, r3
 800ada6:	68f8      	ldr	r0, [r7, #12]
 800ada8:	f7fe f8da 	bl	8008f60 <clmt_clust>
 800adac:	62b8      	str	r0, [r7, #40]	; 0x28
 800adae:	e007      	b.n	800adc0 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800adb0:	68fa      	ldr	r2, [r7, #12]
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	69db      	ldr	r3, [r3, #28]
 800adb6:	4619      	mov	r1, r3
 800adb8:	4610      	mov	r0, r2
 800adba:	f7fe f839 	bl	8008e30 <create_chain>
 800adbe:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800adc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	f000 80f2 	beq.w	800afac <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800adc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d104      	bne.n	800add8 <f_write+0xfc>
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	2202      	movs	r2, #2
 800add2:	755a      	strb	r2, [r3, #21]
 800add4:	2302      	movs	r3, #2
 800add6:	e0f2      	b.n	800afbe <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800add8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adde:	d104      	bne.n	800adea <f_write+0x10e>
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	2201      	movs	r2, #1
 800ade4:	755a      	strb	r2, [r3, #21]
 800ade6:	2301      	movs	r3, #1
 800ade8:	e0e9      	b.n	800afbe <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adee:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	689b      	ldr	r3, [r3, #8]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d102      	bne.n	800adfe <f_write+0x122>
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adfc:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	7d1b      	ldrb	r3, [r3, #20]
 800ae02:	b25b      	sxtb	r3, r3
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	da18      	bge.n	800ae3a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ae08:	693b      	ldr	r3, [r7, #16]
 800ae0a:	7858      	ldrb	r0, [r3, #1]
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	6a1a      	ldr	r2, [r3, #32]
 800ae16:	2301      	movs	r3, #1
 800ae18:	f7fd fa68 	bl	80082ec <disk_write>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d004      	beq.n	800ae2c <f_write+0x150>
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2201      	movs	r2, #1
 800ae26:	755a      	strb	r2, [r3, #21]
 800ae28:	2301      	movs	r3, #1
 800ae2a:	e0c8      	b.n	800afbe <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	7d1b      	ldrb	r3, [r3, #20]
 800ae30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae34:	b2da      	uxtb	r2, r3
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ae3a:	693a      	ldr	r2, [r7, #16]
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	69db      	ldr	r3, [r3, #28]
 800ae40:	4619      	mov	r1, r3
 800ae42:	4610      	mov	r0, r2
 800ae44:	f7fd fddc 	bl	8008a00 <clust2sect>
 800ae48:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d104      	bne.n	800ae5a <f_write+0x17e>
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	2202      	movs	r2, #2
 800ae54:	755a      	strb	r2, [r3, #21]
 800ae56:	2302      	movs	r3, #2
 800ae58:	e0b1      	b.n	800afbe <f_write+0x2e2>
			sect += csect;
 800ae5a:	697a      	ldr	r2, [r7, #20]
 800ae5c:	69bb      	ldr	r3, [r7, #24]
 800ae5e:	4413      	add	r3, r2
 800ae60:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	0a5b      	lsrs	r3, r3, #9
 800ae66:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ae68:	6a3b      	ldr	r3, [r7, #32]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d03c      	beq.n	800aee8 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ae6e:	69ba      	ldr	r2, [r7, #24]
 800ae70:	6a3b      	ldr	r3, [r7, #32]
 800ae72:	4413      	add	r3, r2
 800ae74:	693a      	ldr	r2, [r7, #16]
 800ae76:	8952      	ldrh	r2, [r2, #10]
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d905      	bls.n	800ae88 <f_write+0x1ac>
					cc = fs->csize - csect;
 800ae7c:	693b      	ldr	r3, [r7, #16]
 800ae7e:	895b      	ldrh	r3, [r3, #10]
 800ae80:	461a      	mov	r2, r3
 800ae82:	69bb      	ldr	r3, [r7, #24]
 800ae84:	1ad3      	subs	r3, r2, r3
 800ae86:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	7858      	ldrb	r0, [r3, #1]
 800ae8c:	6a3b      	ldr	r3, [r7, #32]
 800ae8e:	697a      	ldr	r2, [r7, #20]
 800ae90:	69f9      	ldr	r1, [r7, #28]
 800ae92:	f7fd fa2b 	bl	80082ec <disk_write>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d004      	beq.n	800aea6 <f_write+0x1ca>
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2201      	movs	r2, #1
 800aea0:	755a      	strb	r2, [r3, #21]
 800aea2:	2301      	movs	r3, #1
 800aea4:	e08b      	b.n	800afbe <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	6a1a      	ldr	r2, [r3, #32]
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	1ad3      	subs	r3, r2, r3
 800aeae:	6a3a      	ldr	r2, [r7, #32]
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d915      	bls.n	800aee0 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	6a1a      	ldr	r2, [r3, #32]
 800aebe:	697b      	ldr	r3, [r7, #20]
 800aec0:	1ad3      	subs	r3, r2, r3
 800aec2:	025b      	lsls	r3, r3, #9
 800aec4:	69fa      	ldr	r2, [r7, #28]
 800aec6:	4413      	add	r3, r2
 800aec8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aecc:	4619      	mov	r1, r3
 800aece:	f7fd facd 	bl	800846c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	7d1b      	ldrb	r3, [r3, #20]
 800aed6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aeda:	b2da      	uxtb	r2, r3
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800aee0:	6a3b      	ldr	r3, [r7, #32]
 800aee2:	025b      	lsls	r3, r3, #9
 800aee4:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800aee6:	e03f      	b.n	800af68 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	6a1b      	ldr	r3, [r3, #32]
 800aeec:	697a      	ldr	r2, [r7, #20]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d016      	beq.n	800af20 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	699a      	ldr	r2, [r3, #24]
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800aefa:	429a      	cmp	r2, r3
 800aefc:	d210      	bcs.n	800af20 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	7858      	ldrb	r0, [r3, #1]
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800af08:	2301      	movs	r3, #1
 800af0a:	697a      	ldr	r2, [r7, #20]
 800af0c:	f7fd f9ce 	bl	80082ac <disk_read>
 800af10:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800af12:	2b00      	cmp	r3, #0
 800af14:	d004      	beq.n	800af20 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	2201      	movs	r2, #1
 800af1a:	755a      	strb	r2, [r3, #21]
 800af1c:	2301      	movs	r3, #1
 800af1e:	e04e      	b.n	800afbe <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	697a      	ldr	r2, [r7, #20]
 800af24:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	699b      	ldr	r3, [r3, #24]
 800af2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af2e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800af32:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800af34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	429a      	cmp	r2, r3
 800af3a:	d901      	bls.n	800af40 <f_write+0x264>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	699b      	ldr	r3, [r3, #24]
 800af4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af4e:	4413      	add	r3, r2
 800af50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af52:	69f9      	ldr	r1, [r7, #28]
 800af54:	4618      	mov	r0, r3
 800af56:	f7fd fa89 	bl	800846c <mem_cpy>
		fp->flag |= FA_DIRTY;
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	7d1b      	ldrb	r3, [r3, #20]
 800af5e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800af62:	b2da      	uxtb	r2, r3
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800af68:	69fa      	ldr	r2, [r7, #28]
 800af6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af6c:	4413      	add	r3, r2
 800af6e:	61fb      	str	r3, [r7, #28]
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	699a      	ldr	r2, [r3, #24]
 800af74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af76:	441a      	add	r2, r3
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	619a      	str	r2, [r3, #24]
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	68da      	ldr	r2, [r3, #12]
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	699b      	ldr	r3, [r3, #24]
 800af84:	429a      	cmp	r2, r3
 800af86:	bf38      	it	cc
 800af88:	461a      	movcc	r2, r3
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	60da      	str	r2, [r3, #12]
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	681a      	ldr	r2, [r3, #0]
 800af92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af94:	441a      	add	r2, r3
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	601a      	str	r2, [r3, #0]
 800af9a:	687a      	ldr	r2, [r7, #4]
 800af9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af9e:	1ad3      	subs	r3, r2, r3
 800afa0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	f47f aed4 	bne.w	800ad52 <f_write+0x76>
 800afaa:	e000      	b.n	800afae <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800afac:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	7d1b      	ldrb	r3, [r3, #20]
 800afb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afb6:	b2da      	uxtb	r2, r3
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800afbc:	2300      	movs	r3, #0
}
 800afbe:	4618      	mov	r0, r3
 800afc0:	3730      	adds	r7, #48	; 0x30
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}

0800afc6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800afc6:	b580      	push	{r7, lr}
 800afc8:	b086      	sub	sp, #24
 800afca:	af00      	add	r7, sp, #0
 800afcc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f107 0208 	add.w	r2, r7, #8
 800afd4:	4611      	mov	r1, r2
 800afd6:	4618      	mov	r0, r3
 800afd8:	f7ff fbba 	bl	800a750 <validate>
 800afdc:	4603      	mov	r3, r0
 800afde:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800afe0:	7dfb      	ldrb	r3, [r7, #23]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d168      	bne.n	800b0b8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	7d1b      	ldrb	r3, [r3, #20]
 800afea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d062      	beq.n	800b0b8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	7d1b      	ldrb	r3, [r3, #20]
 800aff6:	b25b      	sxtb	r3, r3
 800aff8:	2b00      	cmp	r3, #0
 800affa:	da15      	bge.n	800b028 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	7858      	ldrb	r0, [r3, #1]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6a1a      	ldr	r2, [r3, #32]
 800b00a:	2301      	movs	r3, #1
 800b00c:	f7fd f96e 	bl	80082ec <disk_write>
 800b010:	4603      	mov	r3, r0
 800b012:	2b00      	cmp	r3, #0
 800b014:	d001      	beq.n	800b01a <f_sync+0x54>
 800b016:	2301      	movs	r3, #1
 800b018:	e04f      	b.n	800b0ba <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	7d1b      	ldrb	r3, [r3, #20]
 800b01e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b022:	b2da      	uxtb	r2, r3
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b028:	f7fc fecc 	bl	8007dc4 <get_fattime>
 800b02c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b02e:	68ba      	ldr	r2, [r7, #8]
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b034:	4619      	mov	r1, r3
 800b036:	4610      	mov	r0, r2
 800b038:	f7fd fc46 	bl	80088c8 <move_window>
 800b03c:	4603      	mov	r3, r0
 800b03e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b040:	7dfb      	ldrb	r3, [r7, #23]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d138      	bne.n	800b0b8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b04a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	330b      	adds	r3, #11
 800b050:	781a      	ldrb	r2, [r3, #0]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	330b      	adds	r3, #11
 800b056:	f042 0220 	orr.w	r2, r2, #32
 800b05a:	b2d2      	uxtb	r2, r2
 800b05c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6818      	ldr	r0, [r3, #0]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	689b      	ldr	r3, [r3, #8]
 800b066:	461a      	mov	r2, r3
 800b068:	68f9      	ldr	r1, [r7, #12]
 800b06a:	f7fe f953 	bl	8009314 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	f103 021c 	add.w	r2, r3, #28
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	68db      	ldr	r3, [r3, #12]
 800b078:	4619      	mov	r1, r3
 800b07a:	4610      	mov	r0, r2
 800b07c:	f7fd f9ca 	bl	8008414 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	3316      	adds	r3, #22
 800b084:	6939      	ldr	r1, [r7, #16]
 800b086:	4618      	mov	r0, r3
 800b088:	f7fd f9c4 	bl	8008414 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	3312      	adds	r3, #18
 800b090:	2100      	movs	r1, #0
 800b092:	4618      	mov	r0, r3
 800b094:	f7fd f9a3 	bl	80083de <st_word>
					fs->wflag = 1;
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	2201      	movs	r2, #1
 800b09c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b09e:	68bb      	ldr	r3, [r7, #8]
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	f7fd fc3f 	bl	8008924 <sync_fs>
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	7d1b      	ldrb	r3, [r3, #20]
 800b0ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b0b2:	b2da      	uxtb	r2, r3
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b0b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3718      	adds	r7, #24
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}

0800b0c2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b0c2:	b580      	push	{r7, lr}
 800b0c4:	b084      	sub	sp, #16
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f7ff ff7b 	bl	800afc6 <f_sync>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b0d4:	7bfb      	ldrb	r3, [r7, #15]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d118      	bne.n	800b10c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f107 0208 	add.w	r2, r7, #8
 800b0e0:	4611      	mov	r1, r2
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f7ff fb34 	bl	800a750 <validate>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b0ec:	7bfb      	ldrb	r3, [r7, #15]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d10c      	bne.n	800b10c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	691b      	ldr	r3, [r3, #16]
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	f7fd fb42 	bl	8008780 <dec_lock>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b100:	7bfb      	ldrb	r3, [r7, #15]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d102      	bne.n	800b10c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2200      	movs	r2, #0
 800b10a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b10c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3710      	adds	r7, #16
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}

0800b116 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800b116:	b580      	push	{r7, lr}
 800b118:	b090      	sub	sp, #64	; 0x40
 800b11a:	af00      	add	r7, sp, #0
 800b11c:	6078      	str	r0, [r7, #4]
 800b11e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f107 0208 	add.w	r2, r7, #8
 800b126:	4611      	mov	r1, r2
 800b128:	4618      	mov	r0, r3
 800b12a:	f7ff fb11 	bl	800a750 <validate>
 800b12e:	4603      	mov	r3, r0
 800b130:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800b134:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d103      	bne.n	800b144 <f_lseek+0x2e>
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	7d5b      	ldrb	r3, [r3, #21]
 800b140:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800b144:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d002      	beq.n	800b152 <f_lseek+0x3c>
 800b14c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b150:	e1e6      	b.n	800b520 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b156:	2b00      	cmp	r3, #0
 800b158:	f000 80d1 	beq.w	800b2fe <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b162:	d15a      	bne.n	800b21a <f_lseek+0x104>
			tbl = fp->cltbl;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b168:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800b16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b16c:	1d1a      	adds	r2, r3, #4
 800b16e:	627a      	str	r2, [r7, #36]	; 0x24
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	617b      	str	r3, [r7, #20]
 800b174:	2302      	movs	r3, #2
 800b176:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	689b      	ldr	r3, [r3, #8]
 800b17c:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800b17e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b180:	2b00      	cmp	r3, #0
 800b182:	d03a      	beq.n	800b1fa <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800b184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b186:	613b      	str	r3, [r7, #16]
 800b188:	2300      	movs	r3, #0
 800b18a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b18c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b18e:	3302      	adds	r3, #2
 800b190:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800b192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b194:	60fb      	str	r3, [r7, #12]
 800b196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b198:	3301      	adds	r3, #1
 800b19a:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f7fd fc4c 	bl	8008a3e <get_fat>
 800b1a6:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800b1a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1aa:	2b01      	cmp	r3, #1
 800b1ac:	d804      	bhi.n	800b1b8 <f_lseek+0xa2>
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2202      	movs	r2, #2
 800b1b2:	755a      	strb	r2, [r3, #21]
 800b1b4:	2302      	movs	r3, #2
 800b1b6:	e1b3      	b.n	800b520 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b1b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1be:	d104      	bne.n	800b1ca <f_lseek+0xb4>
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2201      	movs	r2, #1
 800b1c4:	755a      	strb	r2, [r3, #21]
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	e1aa      	b.n	800b520 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	3301      	adds	r3, #1
 800b1ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b1d0:	429a      	cmp	r2, r3
 800b1d2:	d0de      	beq.n	800b192 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800b1d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d809      	bhi.n	800b1f0 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800b1dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1de:	1d1a      	adds	r2, r3, #4
 800b1e0:	627a      	str	r2, [r7, #36]	; 0x24
 800b1e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b1e4:	601a      	str	r2, [r3, #0]
 800b1e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1e8:	1d1a      	adds	r2, r3, #4
 800b1ea:	627a      	str	r2, [r7, #36]	; 0x24
 800b1ec:	693a      	ldr	r2, [r7, #16]
 800b1ee:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800b1f0:	68bb      	ldr	r3, [r7, #8]
 800b1f2:	699b      	ldr	r3, [r3, #24]
 800b1f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b1f6:	429a      	cmp	r2, r3
 800b1f8:	d3c4      	bcc.n	800b184 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b200:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800b202:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	429a      	cmp	r2, r3
 800b208:	d803      	bhi.n	800b212 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800b20a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b20c:	2200      	movs	r2, #0
 800b20e:	601a      	str	r2, [r3, #0]
 800b210:	e184      	b.n	800b51c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800b212:	2311      	movs	r3, #17
 800b214:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800b218:	e180      	b.n	800b51c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	68db      	ldr	r3, [r3, #12]
 800b21e:	683a      	ldr	r2, [r7, #0]
 800b220:	429a      	cmp	r2, r3
 800b222:	d902      	bls.n	800b22a <f_lseek+0x114>
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	68db      	ldr	r3, [r3, #12]
 800b228:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	683a      	ldr	r2, [r7, #0]
 800b22e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	2b00      	cmp	r3, #0
 800b234:	f000 8172 	beq.w	800b51c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	3b01      	subs	r3, #1
 800b23c:	4619      	mov	r1, r3
 800b23e:	6878      	ldr	r0, [r7, #4]
 800b240:	f7fd fe8e 	bl	8008f60 <clmt_clust>
 800b244:	4602      	mov	r2, r0
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800b24a:	68ba      	ldr	r2, [r7, #8]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	69db      	ldr	r3, [r3, #28]
 800b250:	4619      	mov	r1, r3
 800b252:	4610      	mov	r0, r2
 800b254:	f7fd fbd4 	bl	8008a00 <clust2sect>
 800b258:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800b25a:	69bb      	ldr	r3, [r7, #24]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d104      	bne.n	800b26a <f_lseek+0x154>
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2202      	movs	r2, #2
 800b264:	755a      	strb	r2, [r3, #21]
 800b266:	2302      	movs	r3, #2
 800b268:	e15a      	b.n	800b520 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	3b01      	subs	r3, #1
 800b26e:	0a5b      	lsrs	r3, r3, #9
 800b270:	68ba      	ldr	r2, [r7, #8]
 800b272:	8952      	ldrh	r2, [r2, #10]
 800b274:	3a01      	subs	r2, #1
 800b276:	4013      	ands	r3, r2
 800b278:	69ba      	ldr	r2, [r7, #24]
 800b27a:	4413      	add	r3, r2
 800b27c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	699b      	ldr	r3, [r3, #24]
 800b282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b286:	2b00      	cmp	r3, #0
 800b288:	f000 8148 	beq.w	800b51c <f_lseek+0x406>
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6a1b      	ldr	r3, [r3, #32]
 800b290:	69ba      	ldr	r2, [r7, #24]
 800b292:	429a      	cmp	r2, r3
 800b294:	f000 8142 	beq.w	800b51c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	7d1b      	ldrb	r3, [r3, #20]
 800b29c:	b25b      	sxtb	r3, r3
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	da18      	bge.n	800b2d4 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	7858      	ldrb	r0, [r3, #1]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6a1a      	ldr	r2, [r3, #32]
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	f7fd f81b 	bl	80082ec <disk_write>
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d004      	beq.n	800b2c6 <f_lseek+0x1b0>
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2201      	movs	r2, #1
 800b2c0:	755a      	strb	r2, [r3, #21]
 800b2c2:	2301      	movs	r3, #1
 800b2c4:	e12c      	b.n	800b520 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	7d1b      	ldrb	r3, [r3, #20]
 800b2ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2ce:	b2da      	uxtb	r2, r3
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	7858      	ldrb	r0, [r3, #1]
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b2de:	2301      	movs	r3, #1
 800b2e0:	69ba      	ldr	r2, [r7, #24]
 800b2e2:	f7fc ffe3 	bl	80082ac <disk_read>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d004      	beq.n	800b2f6 <f_lseek+0x1e0>
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2201      	movs	r2, #1
 800b2f0:	755a      	strb	r2, [r3, #21]
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	e114      	b.n	800b520 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	69ba      	ldr	r2, [r7, #24]
 800b2fa:	621a      	str	r2, [r3, #32]
 800b2fc:	e10e      	b.n	800b51c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	68db      	ldr	r3, [r3, #12]
 800b302:	683a      	ldr	r2, [r7, #0]
 800b304:	429a      	cmp	r2, r3
 800b306:	d908      	bls.n	800b31a <f_lseek+0x204>
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	7d1b      	ldrb	r3, [r3, #20]
 800b30c:	f003 0302 	and.w	r3, r3, #2
 800b310:	2b00      	cmp	r3, #0
 800b312:	d102      	bne.n	800b31a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	699b      	ldr	r3, [r3, #24]
 800b31e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800b320:	2300      	movs	r3, #0
 800b322:	637b      	str	r3, [r7, #52]	; 0x34
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b328:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	f000 80a7 	beq.w	800b480 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	895b      	ldrh	r3, [r3, #10]
 800b336:	025b      	lsls	r3, r3, #9
 800b338:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800b33a:	6a3b      	ldr	r3, [r7, #32]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d01b      	beq.n	800b378 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	1e5a      	subs	r2, r3, #1
 800b344:	69fb      	ldr	r3, [r7, #28]
 800b346:	fbb2 f2f3 	udiv	r2, r2, r3
 800b34a:	6a3b      	ldr	r3, [r7, #32]
 800b34c:	1e59      	subs	r1, r3, #1
 800b34e:	69fb      	ldr	r3, [r7, #28]
 800b350:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800b354:	429a      	cmp	r2, r3
 800b356:	d30f      	bcc.n	800b378 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800b358:	6a3b      	ldr	r3, [r7, #32]
 800b35a:	1e5a      	subs	r2, r3, #1
 800b35c:	69fb      	ldr	r3, [r7, #28]
 800b35e:	425b      	negs	r3, r3
 800b360:	401a      	ands	r2, r3
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	699b      	ldr	r3, [r3, #24]
 800b36a:	683a      	ldr	r2, [r7, #0]
 800b36c:	1ad3      	subs	r3, r2, r3
 800b36e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	69db      	ldr	r3, [r3, #28]
 800b374:	63bb      	str	r3, [r7, #56]	; 0x38
 800b376:	e022      	b.n	800b3be <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	689b      	ldr	r3, [r3, #8]
 800b37c:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800b37e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b380:	2b00      	cmp	r3, #0
 800b382:	d119      	bne.n	800b3b8 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2100      	movs	r1, #0
 800b388:	4618      	mov	r0, r3
 800b38a:	f7fd fd51 	bl	8008e30 <create_chain>
 800b38e:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b392:	2b01      	cmp	r3, #1
 800b394:	d104      	bne.n	800b3a0 <f_lseek+0x28a>
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	2202      	movs	r2, #2
 800b39a:	755a      	strb	r2, [r3, #21]
 800b39c:	2302      	movs	r3, #2
 800b39e:	e0bf      	b.n	800b520 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b3a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3a6:	d104      	bne.n	800b3b2 <f_lseek+0x29c>
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2201      	movs	r2, #1
 800b3ac:	755a      	strb	r2, [r3, #21]
 800b3ae:	2301      	movs	r3, #1
 800b3b0:	e0b6      	b.n	800b520 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b3b6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b3bc:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800b3be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d05d      	beq.n	800b480 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800b3c4:	e03a      	b.n	800b43c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800b3c6:	683a      	ldr	r2, [r7, #0]
 800b3c8:	69fb      	ldr	r3, [r7, #28]
 800b3ca:	1ad3      	subs	r3, r2, r3
 800b3cc:	603b      	str	r3, [r7, #0]
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	699a      	ldr	r2, [r3, #24]
 800b3d2:	69fb      	ldr	r3, [r7, #28]
 800b3d4:	441a      	add	r2, r3
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	7d1b      	ldrb	r3, [r3, #20]
 800b3de:	f003 0302 	and.w	r3, r3, #2
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d00b      	beq.n	800b3fe <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f7fd fd20 	bl	8008e30 <create_chain>
 800b3f0:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800b3f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d108      	bne.n	800b40a <f_lseek+0x2f4>
							ofs = 0; break;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	603b      	str	r3, [r7, #0]
 800b3fc:	e022      	b.n	800b444 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b402:	4618      	mov	r0, r3
 800b404:	f7fd fb1b 	bl	8008a3e <get_fat>
 800b408:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b40a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b40c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b410:	d104      	bne.n	800b41c <f_lseek+0x306>
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2201      	movs	r2, #1
 800b416:	755a      	strb	r2, [r3, #21]
 800b418:	2301      	movs	r3, #1
 800b41a:	e081      	b.n	800b520 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800b41c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b41e:	2b01      	cmp	r3, #1
 800b420:	d904      	bls.n	800b42c <f_lseek+0x316>
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	699b      	ldr	r3, [r3, #24]
 800b426:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b428:	429a      	cmp	r2, r3
 800b42a:	d304      	bcc.n	800b436 <f_lseek+0x320>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2202      	movs	r2, #2
 800b430:	755a      	strb	r2, [r3, #21]
 800b432:	2302      	movs	r3, #2
 800b434:	e074      	b.n	800b520 <f_lseek+0x40a>
					fp->clust = clst;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b43a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800b43c:	683a      	ldr	r2, [r7, #0]
 800b43e:	69fb      	ldr	r3, [r7, #28]
 800b440:	429a      	cmp	r2, r3
 800b442:	d8c0      	bhi.n	800b3c6 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	699a      	ldr	r2, [r3, #24]
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	441a      	add	r2, r3
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b456:	2b00      	cmp	r3, #0
 800b458:	d012      	beq.n	800b480 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b45e:	4618      	mov	r0, r3
 800b460:	f7fd face 	bl	8008a00 <clust2sect>
 800b464:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800b466:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d104      	bne.n	800b476 <f_lseek+0x360>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2202      	movs	r2, #2
 800b470:	755a      	strb	r2, [r3, #21]
 800b472:	2302      	movs	r3, #2
 800b474:	e054      	b.n	800b520 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800b476:	683b      	ldr	r3, [r7, #0]
 800b478:	0a5b      	lsrs	r3, r3, #9
 800b47a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b47c:	4413      	add	r3, r2
 800b47e:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	699a      	ldr	r2, [r3, #24]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	68db      	ldr	r3, [r3, #12]
 800b488:	429a      	cmp	r2, r3
 800b48a:	d90a      	bls.n	800b4a2 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	699a      	ldr	r2, [r3, #24]
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	7d1b      	ldrb	r3, [r3, #20]
 800b498:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b49c:	b2da      	uxtb	r2, r3
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	699b      	ldr	r3, [r3, #24]
 800b4a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d036      	beq.n	800b51c <f_lseek+0x406>
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6a1b      	ldr	r3, [r3, #32]
 800b4b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b4b4:	429a      	cmp	r2, r3
 800b4b6:	d031      	beq.n	800b51c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	7d1b      	ldrb	r3, [r3, #20]
 800b4bc:	b25b      	sxtb	r3, r3
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	da18      	bge.n	800b4f4 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	7858      	ldrb	r0, [r3, #1]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6a1a      	ldr	r2, [r3, #32]
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	f7fc ff0b 	bl	80082ec <disk_write>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d004      	beq.n	800b4e6 <f_lseek+0x3d0>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2201      	movs	r2, #1
 800b4e0:	755a      	strb	r2, [r3, #21]
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	e01c      	b.n	800b520 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	7d1b      	ldrb	r3, [r3, #20]
 800b4ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b4ee:	b2da      	uxtb	r2, r3
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	7858      	ldrb	r0, [r3, #1]
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b4fe:	2301      	movs	r3, #1
 800b500:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b502:	f7fc fed3 	bl	80082ac <disk_read>
 800b506:	4603      	mov	r3, r0
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d004      	beq.n	800b516 <f_lseek+0x400>
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2201      	movs	r2, #1
 800b510:	755a      	strb	r2, [r3, #21]
 800b512:	2301      	movs	r3, #1
 800b514:	e004      	b.n	800b520 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b51a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800b51c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800b520:	4618      	mov	r0, r3
 800b522:	3740      	adds	r7, #64	; 0x40
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}

0800b528 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	f5ad 7d20 	sub.w	sp, sp, #640	; 0x280
 800b52e:	af00      	add	r7, sp, #0
 800b530:	1d3b      	adds	r3, r7, #4
 800b532:	6018      	str	r0, [r3, #0]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800b534:	2300      	movs	r3, #0
 800b536:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800b53a:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 800b53e:	1d3b      	adds	r3, r7, #4
 800b540:	2202      	movs	r2, #2
 800b542:	4618      	mov	r0, r3
 800b544:	f7fe feb8 	bl	800a2b8 <find_volume>
 800b548:	4603      	mov	r3, r0
 800b54a:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
	dj.obj.fs = fs;
 800b54e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b552:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
	if (res == FR_OK) {
 800b556:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	f040 809e 	bne.w	800b69c <f_unlink+0x174>
		INIT_NAMBUF(fs);
 800b560:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b564:	f107 020c 	add.w	r2, r7, #12
 800b568:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);		/* Follow the file path */
 800b56a:	1d3b      	adds	r3, r7, #4
 800b56c:	681a      	ldr	r2, [r3, #0]
 800b56e:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800b572:	4611      	mov	r1, r2
 800b574:	4618      	mov	r0, r3
 800b576:	f7fe fd93 	bl	800a0a0 <follow_path>
 800b57a:	4603      	mov	r3, r0
 800b57c:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800b580:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800b584:	2b00      	cmp	r3, #0
 800b586:	d108      	bne.n	800b59a <f_unlink+0x72>
 800b588:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800b58c:	2102      	movs	r1, #2
 800b58e:	4618      	mov	r0, r3
 800b590:	f7fc ffea 	bl	8008568 <chk_lock>
 800b594:	4603      	mov	r3, r0
 800b596:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800b59a:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d17c      	bne.n	800b69c <f_unlink+0x174>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800b5a2:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 800b5a6:	b25b      	sxtb	r3, r3
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	da03      	bge.n	800b5b4 <f_unlink+0x8c>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800b5ac:	2306      	movs	r3, #6
 800b5ae:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
 800b5b2:	e008      	b.n	800b5c6 <f_unlink+0x9e>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800b5b4:	f897 324a 	ldrb.w	r3, [r7, #586]	; 0x24a
 800b5b8:	f003 0301 	and.w	r3, r3, #1
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d002      	beq.n	800b5c6 <f_unlink+0x9e>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800b5c0:	2307      	movs	r3, #7
 800b5c2:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
				}
			}
			if (res == FR_OK) {
 800b5c6:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d13b      	bne.n	800b646 <f_unlink+0x11e>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800b5ce:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b5d2:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
 800b5d6:	4611      	mov	r1, r2
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f7fd fe7c 	bl	80092d6 <ld_clust>
 800b5de:	f8c7 0278 	str.w	r0, [r7, #632]	; 0x278
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800b5e2:	f897 324a 	ldrb.w	r3, [r7, #586]	; 0x24a
 800b5e6:	f003 0310 	and.w	r3, r3, #16
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d02b      	beq.n	800b646 <f_unlink+0x11e>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800b5ee:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b5f2:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
						sdj.obj.sclust = dclst;
 800b5f6:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 800b5fa:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800b5fe:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800b602:	2100      	movs	r1, #0
 800b604:	4618      	mov	r0, r3
 800b606:	f7fd fcdf 	bl	8008fc8 <dir_sdi>
 800b60a:	4603      	mov	r3, r0
 800b60c:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
						if (res == FR_OK) {
 800b610:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800b614:	2b00      	cmp	r3, #0
 800b616:	d116      	bne.n	800b646 <f_unlink+0x11e>
							res = dir_read(&sdj, 0);			/* Read an item */
 800b618:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800b61c:	2100      	movs	r1, #0
 800b61e:	4618      	mov	r0, r3
 800b620:	f7fe f89b 	bl	800975a <dir_read>
 800b624:	4603      	mov	r3, r0
 800b626:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800b62a:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d102      	bne.n	800b638 <f_unlink+0x110>
 800b632:	2307      	movs	r3, #7
 800b634:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800b638:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800b63c:	2b04      	cmp	r3, #4
 800b63e:	d102      	bne.n	800b646 <f_unlink+0x11e>
 800b640:	2300      	movs	r3, #0
 800b642:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
						}
					}
				}
			}
			if (res == FR_OK) {
 800b646:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d126      	bne.n	800b69c <f_unlink+0x174>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800b64e:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800b652:	4618      	mov	r0, r3
 800b654:	f7fe fae0 	bl	8009c18 <dir_remove>
 800b658:	4603      	mov	r3, r0
 800b65a:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800b65e:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800b662:	2b00      	cmp	r3, #0
 800b664:	d10e      	bne.n	800b684 <f_unlink+0x15c>
 800b666:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d00a      	beq.n	800b684 <f_unlink+0x15c>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800b66e:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800b672:	2200      	movs	r2, #0
 800b674:	f8d7 1278 	ldr.w	r1, [r7, #632]	; 0x278
 800b678:	4618      	mov	r0, r3
 800b67a:	f7fd fb74 	bl	8008d66 <remove_chain>
 800b67e:	4603      	mov	r3, r0
 800b680:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800b684:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d107      	bne.n	800b69c <f_unlink+0x174>
 800b68c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b690:	4618      	mov	r0, r3
 800b692:	f7fd f947 	bl	8008924 <sync_fs>
 800b696:	4603      	mov	r3, r0
 800b698:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800b69c:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f507 7720 	add.w	r7, r7, #640	; 0x280
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}

0800b6aa <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800b6aa:	b580      	push	{r7, lr}
 800b6ac:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	1d3b      	adds	r3, r7, #4
 800b6b4:	6018      	str	r0, [r3, #0]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800b6b6:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 800b6ba:	1d3b      	adds	r3, r7, #4
 800b6bc:	2202      	movs	r2, #2
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f7fe fdfa 	bl	800a2b8 <find_volume>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
	dj.obj.fs = fs;
 800b6ca:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b6ce:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	if (res == FR_OK) {
 800b6d2:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	f040 812b 	bne.w	800b932 <f_mkdir+0x288>
		INIT_NAMBUF(fs);
 800b6dc:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b6e0:	f107 020c 	add.w	r2, r7, #12
 800b6e4:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);			/* Follow the file path */
 800b6e6:	1d3b      	adds	r3, r7, #4
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800b6ee:	4611      	mov	r1, r2
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	f7fe fcd5 	bl	800a0a0 <follow_path>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800b6fc:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800b700:	2b00      	cmp	r3, #0
 800b702:	d102      	bne.n	800b70a <f_mkdir+0x60>
 800b704:	2308      	movs	r3, #8
 800b706:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800b70a:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800b70e:	2b04      	cmp	r3, #4
 800b710:	f040 810f 	bne.w	800b932 <f_mkdir+0x288>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800b714:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800b718:	2100      	movs	r1, #0
 800b71a:	4618      	mov	r0, r3
 800b71c:	f7fd fb88 	bl	8008e30 <create_chain>
 800b720:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800b724:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b728:	895b      	ldrh	r3, [r3, #10]
 800b72a:	025b      	lsls	r3, r3, #9
 800b72c:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
			res = FR_OK;
 800b730:	2300      	movs	r3, #0
 800b732:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800b736:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d102      	bne.n	800b744 <f_mkdir+0x9a>
 800b73e:	2307      	movs	r3, #7
 800b740:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 1) res = FR_INT_ERR;
 800b744:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800b748:	2b01      	cmp	r3, #1
 800b74a:	d102      	bne.n	800b752 <f_mkdir+0xa8>
 800b74c:	2302      	movs	r3, #2
 800b74e:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800b752:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800b756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b75a:	d102      	bne.n	800b762 <f_mkdir+0xb8>
 800b75c:	2301      	movs	r3, #1
 800b75e:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800b762:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800b766:	2b00      	cmp	r3, #0
 800b768:	d107      	bne.n	800b77a <f_mkdir+0xd0>
 800b76a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b76e:	4618      	mov	r0, r3
 800b770:	f7fd f866 	bl	8008840 <sync_window>
 800b774:	4603      	mov	r3, r0
 800b776:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			tm = GET_FATTIME();
 800b77a:	f7fc fb23 	bl	8007dc4 <get_fattime>
 800b77e:	f8c7 0248 	str.w	r0, [r7, #584]	; 0x248
			if (res == FR_OK) {					/* Initialize the new directory table */
 800b782:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800b786:	2b00      	cmp	r3, #0
 800b788:	f040 8090 	bne.w	800b8ac <f_mkdir+0x202>
				dsc = clust2sect(fs, dcl);
 800b78c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b790:	f8d7 124c 	ldr.w	r1, [r7, #588]	; 0x24c
 800b794:	4618      	mov	r0, r3
 800b796:	f7fd f933 	bl	8008a00 <clust2sect>
 800b79a:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
				dir = fs->win;
 800b79e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b7a2:	3334      	adds	r3, #52	; 0x34
 800b7a4:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
				mem_set(dir, 0, SS(fs));
 800b7a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b7ac:	2100      	movs	r1, #0
 800b7ae:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 800b7b2:	f7fc fe7c 	bl	80084ae <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800b7b6:	220b      	movs	r2, #11
 800b7b8:	2120      	movs	r1, #32
 800b7ba:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 800b7be:	f7fc fe76 	bl	80084ae <mem_set>
					dir[DIR_Name] = '.';
 800b7c2:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800b7c6:	222e      	movs	r2, #46	; 0x2e
 800b7c8:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800b7ca:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800b7ce:	330b      	adds	r3, #11
 800b7d0:	2210      	movs	r2, #16
 800b7d2:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800b7d4:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800b7d8:	3316      	adds	r3, #22
 800b7da:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7fc fe18 	bl	8008414 <st_dword>
					st_clust(fs, dir, dcl);
 800b7e4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b7e8:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 800b7ec:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	f7fd fd8f 	bl	8009314 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800b7f6:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800b7fa:	3320      	adds	r3, #32
 800b7fc:	2220      	movs	r2, #32
 800b7fe:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800b802:	4618      	mov	r0, r3
 800b804:	f7fc fe32 	bl	800846c <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800b808:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800b80c:	3321      	adds	r3, #33	; 0x21
 800b80e:	222e      	movs	r2, #46	; 0x2e
 800b810:	701a      	strb	r2, [r3, #0]
 800b812:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800b816:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800b81a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b81e:	781b      	ldrb	r3, [r3, #0]
 800b820:	2b03      	cmp	r3, #3
 800b822:	d109      	bne.n	800b838 <f_mkdir+0x18e>
 800b824:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b82a:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 800b82e:	429a      	cmp	r2, r3
 800b830:	d102      	bne.n	800b838 <f_mkdir+0x18e>
 800b832:	2300      	movs	r3, #0
 800b834:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
					st_clust(fs, dir + SZDIRE, pcl);
 800b838:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 800b83c:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800b840:	3320      	adds	r3, #32
 800b842:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 800b846:	4619      	mov	r1, r3
 800b848:	f7fd fd64 	bl	8009314 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800b84c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b850:	895b      	ldrh	r3, [r3, #10]
 800b852:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 800b856:	e023      	b.n	800b8a0 <f_mkdir+0x1f6>
					fs->winsect = dsc++;
 800b858:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 800b85c:	1c5a      	adds	r2, r3, #1
 800b85e:	f8c7 2254 	str.w	r2, [r7, #596]	; 0x254
 800b862:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 800b866:	6313      	str	r3, [r2, #48]	; 0x30
					fs->wflag = 1;
 800b868:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b86c:	2201      	movs	r2, #1
 800b86e:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800b870:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b874:	4618      	mov	r0, r3
 800b876:	f7fc ffe3 	bl	8008840 <sync_window>
 800b87a:	4603      	mov	r3, r0
 800b87c:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
					if (res != FR_OK) break;
 800b880:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800b884:	2b00      	cmp	r3, #0
 800b886:	d110      	bne.n	800b8aa <f_mkdir+0x200>
					mem_set(dir, 0, SS(fs));
 800b888:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b88c:	2100      	movs	r1, #0
 800b88e:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 800b892:	f7fc fe0c 	bl	80084ae <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800b896:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 800b89a:	3b01      	subs	r3, #1
 800b89c:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 800b8a0:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d1d7      	bne.n	800b858 <f_mkdir+0x1ae>
 800b8a8:	e000      	b.n	800b8ac <f_mkdir+0x202>
					if (res != FR_OK) break;
 800b8aa:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800b8ac:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d107      	bne.n	800b8c4 <f_mkdir+0x21a>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800b8b4:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	f7fe f8b5 	bl	8009a28 <dir_register>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			}
			if (res == FR_OK) {
 800b8c4:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d12a      	bne.n	800b922 <f_mkdir+0x278>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800b8cc:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 800b8d0:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800b8d4:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800b8d8:	3316      	adds	r3, #22
 800b8da:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800b8de:	4618      	mov	r0, r3
 800b8e0:	f7fc fd98 	bl	8008414 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800b8e4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b8e8:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 800b8ec:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	f7fd fd0f 	bl	8009314 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800b8f6:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800b8fa:	330b      	adds	r3, #11
 800b8fc:	2210      	movs	r2, #16
 800b8fe:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800b900:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b904:	2201      	movs	r2, #1
 800b906:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800b908:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d110      	bne.n	800b932 <f_mkdir+0x288>
					res = sync_fs(fs);
 800b910:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b914:	4618      	mov	r0, r3
 800b916:	f7fd f805 	bl	8008924 <sync_fs>
 800b91a:	4603      	mov	r3, r0
 800b91c:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 800b920:	e007      	b.n	800b932 <f_mkdir+0x288>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800b922:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800b926:	2200      	movs	r2, #0
 800b928:	f8d7 124c 	ldr.w	r1, [r7, #588]	; 0x24c
 800b92c:	4618      	mov	r0, r3
 800b92e:	f7fd fa1a 	bl	8008d66 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800b932:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
}
 800b936:	4618      	mov	r0, r3
 800b938:	f507 7718 	add.w	r7, r7, #608	; 0x260
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}

0800b940 <f_utime>:

FRESULT f_utime (
	const TCHAR* path,	/* Pointer to the file/directory name */
	const FILINFO* fno	/* Pointer to the time stamp to be set */
)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 800b946:	af00      	add	r7, sp, #0
 800b948:	1d3b      	adds	r3, r7, #4
 800b94a:	6018      	str	r0, [r3, #0]
 800b94c:	463b      	mov	r3, r7
 800b94e:	6019      	str	r1, [r3, #0]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF


	res = find_volume(&path, &fs, FA_WRITE);	/* Get logical drive */
 800b950:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 800b954:	1d3b      	adds	r3, r7, #4
 800b956:	2202      	movs	r2, #2
 800b958:	4618      	mov	r0, r3
 800b95a:	f7fe fcad 	bl	800a2b8 <find_volume>
 800b95e:	4603      	mov	r3, r0
 800b960:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
	dj.obj.fs = fs;
 800b964:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b968:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	if (res == FR_OK) {
 800b96c:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800b970:	2b00      	cmp	r3, #0
 800b972:	d13f      	bne.n	800b9f4 <f_utime+0xb4>
		INIT_NAMBUF(fs);
 800b974:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b978:	f107 020c 	add.w	r2, r7, #12
 800b97c:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800b97e:	1d3b      	adds	r3, r7, #4
 800b980:	681a      	ldr	r2, [r3, #0]
 800b982:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800b986:	4611      	mov	r1, r2
 800b988:	4618      	mov	r0, r3
 800b98a:	f7fe fb89 	bl	800a0a0 <follow_path>
 800b98e:	4603      	mov	r3, r0
 800b990:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
		if (res == FR_OK && (dj.fn[NSFLAG] & (NS_DOT | NS_NONAME))) res = FR_INVALID_NAME;	/* Check object validity */
 800b994:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d108      	bne.n	800b9ae <f_utime+0x6e>
 800b99c:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 800b9a0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d002      	beq.n	800b9ae <f_utime+0x6e>
 800b9a8:	2306      	movs	r3, #6
 800b9aa:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
		if (res == FR_OK) {
 800b9ae:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d11e      	bne.n	800b9f4 <f_utime+0xb4>
				st_dword(fs->dirbuf + XDIR_ModTime, (DWORD)fno->fdate << 16 | fno->ftime);
				res = store_xdir(&dj);
			} else
#endif
			{
				st_dword(dj.dir + DIR_ModTime, (DWORD)fno->fdate << 16 | fno->ftime);
 800b9b6:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 800b9ba:	f103 0016 	add.w	r0, r3, #22
 800b9be:	463b      	mov	r3, r7
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	889b      	ldrh	r3, [r3, #4]
 800b9c4:	041b      	lsls	r3, r3, #16
 800b9c6:	463a      	mov	r2, r7
 800b9c8:	6812      	ldr	r2, [r2, #0]
 800b9ca:	88d2      	ldrh	r2, [r2, #6]
 800b9cc:	4313      	orrs	r3, r2
 800b9ce:	4619      	mov	r1, r3
 800b9d0:	f7fc fd20 	bl	8008414 <st_dword>
				fs->wflag = 1;
 800b9d4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b9d8:	2201      	movs	r2, #1
 800b9da:	70da      	strb	r2, [r3, #3]
			}
			if (res == FR_OK) {
 800b9dc:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d107      	bne.n	800b9f4 <f_utime+0xb4>
				res = sync_fs(fs);
 800b9e4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f7fc ff9b 	bl	8008924 <sync_fs>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800b9f4:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
}
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f507 7712 	add.w	r7, r7, #584	; 0x248
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}
	...

0800ba04 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ba04:	b480      	push	{r7}
 800ba06:	b087      	sub	sp, #28
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	60f8      	str	r0, [r7, #12]
 800ba0c:	60b9      	str	r1, [r7, #8]
 800ba0e:	4613      	mov	r3, r2
 800ba10:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ba12:	2301      	movs	r3, #1
 800ba14:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ba16:	2300      	movs	r3, #0
 800ba18:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ba1a:	4b1f      	ldr	r3, [pc, #124]	; (800ba98 <FATFS_LinkDriverEx+0x94>)
 800ba1c:	7a5b      	ldrb	r3, [r3, #9]
 800ba1e:	b2db      	uxtb	r3, r3
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d131      	bne.n	800ba88 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ba24:	4b1c      	ldr	r3, [pc, #112]	; (800ba98 <FATFS_LinkDriverEx+0x94>)
 800ba26:	7a5b      	ldrb	r3, [r3, #9]
 800ba28:	b2db      	uxtb	r3, r3
 800ba2a:	461a      	mov	r2, r3
 800ba2c:	4b1a      	ldr	r3, [pc, #104]	; (800ba98 <FATFS_LinkDriverEx+0x94>)
 800ba2e:	2100      	movs	r1, #0
 800ba30:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ba32:	4b19      	ldr	r3, [pc, #100]	; (800ba98 <FATFS_LinkDriverEx+0x94>)
 800ba34:	7a5b      	ldrb	r3, [r3, #9]
 800ba36:	b2db      	uxtb	r3, r3
 800ba38:	4a17      	ldr	r2, [pc, #92]	; (800ba98 <FATFS_LinkDriverEx+0x94>)
 800ba3a:	009b      	lsls	r3, r3, #2
 800ba3c:	4413      	add	r3, r2
 800ba3e:	68fa      	ldr	r2, [r7, #12]
 800ba40:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ba42:	4b15      	ldr	r3, [pc, #84]	; (800ba98 <FATFS_LinkDriverEx+0x94>)
 800ba44:	7a5b      	ldrb	r3, [r3, #9]
 800ba46:	b2db      	uxtb	r3, r3
 800ba48:	461a      	mov	r2, r3
 800ba4a:	4b13      	ldr	r3, [pc, #76]	; (800ba98 <FATFS_LinkDriverEx+0x94>)
 800ba4c:	4413      	add	r3, r2
 800ba4e:	79fa      	ldrb	r2, [r7, #7]
 800ba50:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ba52:	4b11      	ldr	r3, [pc, #68]	; (800ba98 <FATFS_LinkDriverEx+0x94>)
 800ba54:	7a5b      	ldrb	r3, [r3, #9]
 800ba56:	b2db      	uxtb	r3, r3
 800ba58:	1c5a      	adds	r2, r3, #1
 800ba5a:	b2d1      	uxtb	r1, r2
 800ba5c:	4a0e      	ldr	r2, [pc, #56]	; (800ba98 <FATFS_LinkDriverEx+0x94>)
 800ba5e:	7251      	strb	r1, [r2, #9]
 800ba60:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ba62:	7dbb      	ldrb	r3, [r7, #22]
 800ba64:	3330      	adds	r3, #48	; 0x30
 800ba66:	b2da      	uxtb	r2, r3
 800ba68:	68bb      	ldr	r3, [r7, #8]
 800ba6a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	3301      	adds	r3, #1
 800ba70:	223a      	movs	r2, #58	; 0x3a
 800ba72:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	3302      	adds	r3, #2
 800ba78:	222f      	movs	r2, #47	; 0x2f
 800ba7a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ba7c:	68bb      	ldr	r3, [r7, #8]
 800ba7e:	3303      	adds	r3, #3
 800ba80:	2200      	movs	r2, #0
 800ba82:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ba84:	2300      	movs	r3, #0
 800ba86:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ba88:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	371c      	adds	r7, #28
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba94:	4770      	bx	lr
 800ba96:	bf00      	nop
 800ba98:	20000158 	.word	0x20000158

0800ba9c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b082      	sub	sp, #8
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
 800baa4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800baa6:	2200      	movs	r2, #0
 800baa8:	6839      	ldr	r1, [r7, #0]
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f7ff ffaa 	bl	800ba04 <FATFS_LinkDriverEx>
 800bab0:	4603      	mov	r3, r0
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3708      	adds	r7, #8
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}
	...

0800babc <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800babc:	b480      	push	{r7}
 800babe:	b089      	sub	sp, #36	; 0x24
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	4603      	mov	r3, r0
 800bac4:	6039      	str	r1, [r7, #0]
 800bac6:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 800bac8:	88fb      	ldrh	r3, [r7, #6]
 800baca:	2b7f      	cmp	r3, #127	; 0x7f
 800bacc:	d802      	bhi.n	800bad4 <ff_convert+0x18>
		c = chr;
 800bace:	88fb      	ldrh	r3, [r7, #6]
 800bad0:	837b      	strh	r3, [r7, #26]
 800bad2:	e045      	b.n	800bb60 <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d005      	beq.n	800bae6 <ff_convert+0x2a>
			p = oem2uni;
 800bada:	4b25      	ldr	r3, [pc, #148]	; (800bb70 <ff_convert+0xb4>)
 800badc:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 800bade:	f245 5320 	movw	r3, #21792	; 0x5520
 800bae2:	60bb      	str	r3, [r7, #8]
 800bae4:	e004      	b.n	800baf0 <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 800bae6:	4b23      	ldr	r3, [pc, #140]	; (800bb74 <ff_convert+0xb8>)
 800bae8:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 800baea:	f245 5320 	movw	r3, #21792	; 0x5520
 800baee:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 800baf0:	2300      	movs	r3, #0
 800baf2:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 800baf4:	2310      	movs	r3, #16
 800baf6:	613b      	str	r3, [r7, #16]
 800baf8:	e021      	b.n	800bb3e <ff_convert+0x82>
			i = li + (hi - li) / 2;
 800bafa:	68ba      	ldr	r2, [r7, #8]
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	1ad3      	subs	r3, r2, r3
 800bb00:	0fda      	lsrs	r2, r3, #31
 800bb02:	4413      	add	r3, r2
 800bb04:	105b      	asrs	r3, r3, #1
 800bb06:	461a      	mov	r2, r3
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	4413      	add	r3, r2
 800bb0c:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 800bb0e:	697b      	ldr	r3, [r7, #20]
 800bb10:	009b      	lsls	r3, r3, #2
 800bb12:	69fa      	ldr	r2, [r7, #28]
 800bb14:	4413      	add	r3, r2
 800bb16:	881b      	ldrh	r3, [r3, #0]
 800bb18:	88fa      	ldrh	r2, [r7, #6]
 800bb1a:	429a      	cmp	r2, r3
 800bb1c:	d013      	beq.n	800bb46 <ff_convert+0x8a>
			if (chr > p[i * 2])
 800bb1e:	697b      	ldr	r3, [r7, #20]
 800bb20:	009b      	lsls	r3, r3, #2
 800bb22:	69fa      	ldr	r2, [r7, #28]
 800bb24:	4413      	add	r3, r2
 800bb26:	881b      	ldrh	r3, [r3, #0]
 800bb28:	88fa      	ldrh	r2, [r7, #6]
 800bb2a:	429a      	cmp	r2, r3
 800bb2c:	d902      	bls.n	800bb34 <ff_convert+0x78>
				li = i;
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	60fb      	str	r3, [r7, #12]
 800bb32:	e001      	b.n	800bb38 <ff_convert+0x7c>
			else
				hi = i;
 800bb34:	697b      	ldr	r3, [r7, #20]
 800bb36:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	3b01      	subs	r3, #1
 800bb3c:	613b      	str	r3, [r7, #16]
 800bb3e:	693b      	ldr	r3, [r7, #16]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d1da      	bne.n	800bafa <ff_convert+0x3e>
 800bb44:	e000      	b.n	800bb48 <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 800bb46:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 800bb48:	693b      	ldr	r3, [r7, #16]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d006      	beq.n	800bb5c <ff_convert+0xa0>
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	009b      	lsls	r3, r3, #2
 800bb52:	3302      	adds	r3, #2
 800bb54:	69fa      	ldr	r2, [r7, #28]
 800bb56:	4413      	add	r3, r2
 800bb58:	881b      	ldrh	r3, [r3, #0]
 800bb5a:	e000      	b.n	800bb5e <ff_convert+0xa2>
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	837b      	strh	r3, [r7, #26]
	}

	return c;
 800bb60:	8b7b      	ldrh	r3, [r7, #26]
}
 800bb62:	4618      	mov	r0, r3
 800bb64:	3724      	adds	r7, #36	; 0x24
 800bb66:	46bd      	mov	sp, r7
 800bb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6c:	4770      	bx	lr
 800bb6e:	bf00      	nop
 800bb70:	0802264c 	.word	0x0802264c
 800bb74:	0800d1c8 	.word	0x0800d1c8

0800bb78 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b087      	sub	sp, #28
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	4603      	mov	r3, r0
 800bb80:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800bb82:	88fb      	ldrh	r3, [r7, #6]
 800bb84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb88:	d201      	bcs.n	800bb8e <ff_wtoupper+0x16>
 800bb8a:	4b3e      	ldr	r3, [pc, #248]	; (800bc84 <ff_wtoupper+0x10c>)
 800bb8c:	e000      	b.n	800bb90 <ff_wtoupper+0x18>
 800bb8e:	4b3e      	ldr	r3, [pc, #248]	; (800bc88 <ff_wtoupper+0x110>)
 800bb90:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	1c9a      	adds	r2, r3, #2
 800bb96:	617a      	str	r2, [r7, #20]
 800bb98:	881b      	ldrh	r3, [r3, #0]
 800bb9a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800bb9c:	8a7b      	ldrh	r3, [r7, #18]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d068      	beq.n	800bc74 <ff_wtoupper+0xfc>
 800bba2:	88fa      	ldrh	r2, [r7, #6]
 800bba4:	8a7b      	ldrh	r3, [r7, #18]
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d364      	bcc.n	800bc74 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800bbaa:	697b      	ldr	r3, [r7, #20]
 800bbac:	1c9a      	adds	r2, r3, #2
 800bbae:	617a      	str	r2, [r7, #20]
 800bbb0:	881b      	ldrh	r3, [r3, #0]
 800bbb2:	823b      	strh	r3, [r7, #16]
 800bbb4:	8a3b      	ldrh	r3, [r7, #16]
 800bbb6:	0a1b      	lsrs	r3, r3, #8
 800bbb8:	81fb      	strh	r3, [r7, #14]
 800bbba:	8a3b      	ldrh	r3, [r7, #16]
 800bbbc:	b2db      	uxtb	r3, r3
 800bbbe:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800bbc0:	88fa      	ldrh	r2, [r7, #6]
 800bbc2:	8a79      	ldrh	r1, [r7, #18]
 800bbc4:	8a3b      	ldrh	r3, [r7, #16]
 800bbc6:	440b      	add	r3, r1
 800bbc8:	429a      	cmp	r2, r3
 800bbca:	da49      	bge.n	800bc60 <ff_wtoupper+0xe8>
			switch (cmd) {
 800bbcc:	89fb      	ldrh	r3, [r7, #14]
 800bbce:	2b08      	cmp	r3, #8
 800bbd0:	d84f      	bhi.n	800bc72 <ff_wtoupper+0xfa>
 800bbd2:	a201      	add	r2, pc, #4	; (adr r2, 800bbd8 <ff_wtoupper+0x60>)
 800bbd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbd8:	0800bbfd 	.word	0x0800bbfd
 800bbdc:	0800bc0f 	.word	0x0800bc0f
 800bbe0:	0800bc25 	.word	0x0800bc25
 800bbe4:	0800bc2d 	.word	0x0800bc2d
 800bbe8:	0800bc35 	.word	0x0800bc35
 800bbec:	0800bc3d 	.word	0x0800bc3d
 800bbf0:	0800bc45 	.word	0x0800bc45
 800bbf4:	0800bc4d 	.word	0x0800bc4d
 800bbf8:	0800bc55 	.word	0x0800bc55
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800bbfc:	88fa      	ldrh	r2, [r7, #6]
 800bbfe:	8a7b      	ldrh	r3, [r7, #18]
 800bc00:	1ad3      	subs	r3, r2, r3
 800bc02:	005b      	lsls	r3, r3, #1
 800bc04:	697a      	ldr	r2, [r7, #20]
 800bc06:	4413      	add	r3, r2
 800bc08:	881b      	ldrh	r3, [r3, #0]
 800bc0a:	80fb      	strh	r3, [r7, #6]
 800bc0c:	e027      	b.n	800bc5e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800bc0e:	88fa      	ldrh	r2, [r7, #6]
 800bc10:	8a7b      	ldrh	r3, [r7, #18]
 800bc12:	1ad3      	subs	r3, r2, r3
 800bc14:	b29b      	uxth	r3, r3
 800bc16:	f003 0301 	and.w	r3, r3, #1
 800bc1a:	b29b      	uxth	r3, r3
 800bc1c:	88fa      	ldrh	r2, [r7, #6]
 800bc1e:	1ad3      	subs	r3, r2, r3
 800bc20:	80fb      	strh	r3, [r7, #6]
 800bc22:	e01c      	b.n	800bc5e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800bc24:	88fb      	ldrh	r3, [r7, #6]
 800bc26:	3b10      	subs	r3, #16
 800bc28:	80fb      	strh	r3, [r7, #6]
 800bc2a:	e018      	b.n	800bc5e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800bc2c:	88fb      	ldrh	r3, [r7, #6]
 800bc2e:	3b20      	subs	r3, #32
 800bc30:	80fb      	strh	r3, [r7, #6]
 800bc32:	e014      	b.n	800bc5e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800bc34:	88fb      	ldrh	r3, [r7, #6]
 800bc36:	3b30      	subs	r3, #48	; 0x30
 800bc38:	80fb      	strh	r3, [r7, #6]
 800bc3a:	e010      	b.n	800bc5e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800bc3c:	88fb      	ldrh	r3, [r7, #6]
 800bc3e:	3b1a      	subs	r3, #26
 800bc40:	80fb      	strh	r3, [r7, #6]
 800bc42:	e00c      	b.n	800bc5e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800bc44:	88fb      	ldrh	r3, [r7, #6]
 800bc46:	3308      	adds	r3, #8
 800bc48:	80fb      	strh	r3, [r7, #6]
 800bc4a:	e008      	b.n	800bc5e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800bc4c:	88fb      	ldrh	r3, [r7, #6]
 800bc4e:	3b50      	subs	r3, #80	; 0x50
 800bc50:	80fb      	strh	r3, [r7, #6]
 800bc52:	e004      	b.n	800bc5e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800bc54:	88fb      	ldrh	r3, [r7, #6]
 800bc56:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800bc5a:	80fb      	strh	r3, [r7, #6]
 800bc5c:	bf00      	nop
			}
			break;
 800bc5e:	e008      	b.n	800bc72 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800bc60:	89fb      	ldrh	r3, [r7, #14]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d195      	bne.n	800bb92 <ff_wtoupper+0x1a>
 800bc66:	8a3b      	ldrh	r3, [r7, #16]
 800bc68:	005b      	lsls	r3, r3, #1
 800bc6a:	697a      	ldr	r2, [r7, #20]
 800bc6c:	4413      	add	r3, r2
 800bc6e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800bc70:	e78f      	b.n	800bb92 <ff_wtoupper+0x1a>
			break;
 800bc72:	bf00      	nop
	}

	return chr;
 800bc74:	88fb      	ldrh	r3, [r7, #6]
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	371c      	adds	r7, #28
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc80:	4770      	bx	lr
 800bc82:	bf00      	nop
 800bc84:	08037ad0 	.word	0x08037ad0
 800bc88:	08037cc4 	.word	0x08037cc4

0800bc8c <__errno>:
 800bc8c:	4b01      	ldr	r3, [pc, #4]	; (800bc94 <__errno+0x8>)
 800bc8e:	6818      	ldr	r0, [r3, #0]
 800bc90:	4770      	bx	lr
 800bc92:	bf00      	nop
 800bc94:	20000094 	.word	0x20000094

0800bc98 <__libc_init_array>:
 800bc98:	b570      	push	{r4, r5, r6, lr}
 800bc9a:	4d0d      	ldr	r5, [pc, #52]	; (800bcd0 <__libc_init_array+0x38>)
 800bc9c:	4c0d      	ldr	r4, [pc, #52]	; (800bcd4 <__libc_init_array+0x3c>)
 800bc9e:	1b64      	subs	r4, r4, r5
 800bca0:	10a4      	asrs	r4, r4, #2
 800bca2:	2600      	movs	r6, #0
 800bca4:	42a6      	cmp	r6, r4
 800bca6:	d109      	bne.n	800bcbc <__libc_init_array+0x24>
 800bca8:	4d0b      	ldr	r5, [pc, #44]	; (800bcd8 <__libc_init_array+0x40>)
 800bcaa:	4c0c      	ldr	r4, [pc, #48]	; (800bcdc <__libc_init_array+0x44>)
 800bcac:	f001 f9be 	bl	800d02c <_init>
 800bcb0:	1b64      	subs	r4, r4, r5
 800bcb2:	10a4      	asrs	r4, r4, #2
 800bcb4:	2600      	movs	r6, #0
 800bcb6:	42a6      	cmp	r6, r4
 800bcb8:	d105      	bne.n	800bcc6 <__libc_init_array+0x2e>
 800bcba:	bd70      	pop	{r4, r5, r6, pc}
 800bcbc:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcc0:	4798      	blx	r3
 800bcc2:	3601      	adds	r6, #1
 800bcc4:	e7ee      	b.n	800bca4 <__libc_init_array+0xc>
 800bcc6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcca:	4798      	blx	r3
 800bccc:	3601      	adds	r6, #1
 800bcce:	e7f2      	b.n	800bcb6 <__libc_init_array+0x1e>
 800bcd0:	08037e20 	.word	0x08037e20
 800bcd4:	08037e20 	.word	0x08037e20
 800bcd8:	08037e20 	.word	0x08037e20
 800bcdc:	08037e24 	.word	0x08037e24

0800bce0 <memcpy>:
 800bce0:	440a      	add	r2, r1
 800bce2:	4291      	cmp	r1, r2
 800bce4:	f100 33ff 	add.w	r3, r0, #4294967295
 800bce8:	d100      	bne.n	800bcec <memcpy+0xc>
 800bcea:	4770      	bx	lr
 800bcec:	b510      	push	{r4, lr}
 800bcee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bcf6:	4291      	cmp	r1, r2
 800bcf8:	d1f9      	bne.n	800bcee <memcpy+0xe>
 800bcfa:	bd10      	pop	{r4, pc}

0800bcfc <memset>:
 800bcfc:	4402      	add	r2, r0
 800bcfe:	4603      	mov	r3, r0
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d100      	bne.n	800bd06 <memset+0xa>
 800bd04:	4770      	bx	lr
 800bd06:	f803 1b01 	strb.w	r1, [r3], #1
 800bd0a:	e7f9      	b.n	800bd00 <memset+0x4>

0800bd0c <iprintf>:
 800bd0c:	b40f      	push	{r0, r1, r2, r3}
 800bd0e:	4b0a      	ldr	r3, [pc, #40]	; (800bd38 <iprintf+0x2c>)
 800bd10:	b513      	push	{r0, r1, r4, lr}
 800bd12:	681c      	ldr	r4, [r3, #0]
 800bd14:	b124      	cbz	r4, 800bd20 <iprintf+0x14>
 800bd16:	69a3      	ldr	r3, [r4, #24]
 800bd18:	b913      	cbnz	r3, 800bd20 <iprintf+0x14>
 800bd1a:	4620      	mov	r0, r4
 800bd1c:	f000 fa7e 	bl	800c21c <__sinit>
 800bd20:	ab05      	add	r3, sp, #20
 800bd22:	9a04      	ldr	r2, [sp, #16]
 800bd24:	68a1      	ldr	r1, [r4, #8]
 800bd26:	9301      	str	r3, [sp, #4]
 800bd28:	4620      	mov	r0, r4
 800bd2a:	f000 fdab 	bl	800c884 <_vfiprintf_r>
 800bd2e:	b002      	add	sp, #8
 800bd30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd34:	b004      	add	sp, #16
 800bd36:	4770      	bx	lr
 800bd38:	20000094 	.word	0x20000094

0800bd3c <_puts_r>:
 800bd3c:	b570      	push	{r4, r5, r6, lr}
 800bd3e:	460e      	mov	r6, r1
 800bd40:	4605      	mov	r5, r0
 800bd42:	b118      	cbz	r0, 800bd4c <_puts_r+0x10>
 800bd44:	6983      	ldr	r3, [r0, #24]
 800bd46:	b90b      	cbnz	r3, 800bd4c <_puts_r+0x10>
 800bd48:	f000 fa68 	bl	800c21c <__sinit>
 800bd4c:	69ab      	ldr	r3, [r5, #24]
 800bd4e:	68ac      	ldr	r4, [r5, #8]
 800bd50:	b913      	cbnz	r3, 800bd58 <_puts_r+0x1c>
 800bd52:	4628      	mov	r0, r5
 800bd54:	f000 fa62 	bl	800c21c <__sinit>
 800bd58:	4b2c      	ldr	r3, [pc, #176]	; (800be0c <_puts_r+0xd0>)
 800bd5a:	429c      	cmp	r4, r3
 800bd5c:	d120      	bne.n	800bda0 <_puts_r+0x64>
 800bd5e:	686c      	ldr	r4, [r5, #4]
 800bd60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd62:	07db      	lsls	r3, r3, #31
 800bd64:	d405      	bmi.n	800bd72 <_puts_r+0x36>
 800bd66:	89a3      	ldrh	r3, [r4, #12]
 800bd68:	0598      	lsls	r0, r3, #22
 800bd6a:	d402      	bmi.n	800bd72 <_puts_r+0x36>
 800bd6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd6e:	f000 faf3 	bl	800c358 <__retarget_lock_acquire_recursive>
 800bd72:	89a3      	ldrh	r3, [r4, #12]
 800bd74:	0719      	lsls	r1, r3, #28
 800bd76:	d51d      	bpl.n	800bdb4 <_puts_r+0x78>
 800bd78:	6923      	ldr	r3, [r4, #16]
 800bd7a:	b1db      	cbz	r3, 800bdb4 <_puts_r+0x78>
 800bd7c:	3e01      	subs	r6, #1
 800bd7e:	68a3      	ldr	r3, [r4, #8]
 800bd80:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bd84:	3b01      	subs	r3, #1
 800bd86:	60a3      	str	r3, [r4, #8]
 800bd88:	bb39      	cbnz	r1, 800bdda <_puts_r+0x9e>
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	da38      	bge.n	800be00 <_puts_r+0xc4>
 800bd8e:	4622      	mov	r2, r4
 800bd90:	210a      	movs	r1, #10
 800bd92:	4628      	mov	r0, r5
 800bd94:	f000 f868 	bl	800be68 <__swbuf_r>
 800bd98:	3001      	adds	r0, #1
 800bd9a:	d011      	beq.n	800bdc0 <_puts_r+0x84>
 800bd9c:	250a      	movs	r5, #10
 800bd9e:	e011      	b.n	800bdc4 <_puts_r+0x88>
 800bda0:	4b1b      	ldr	r3, [pc, #108]	; (800be10 <_puts_r+0xd4>)
 800bda2:	429c      	cmp	r4, r3
 800bda4:	d101      	bne.n	800bdaa <_puts_r+0x6e>
 800bda6:	68ac      	ldr	r4, [r5, #8]
 800bda8:	e7da      	b.n	800bd60 <_puts_r+0x24>
 800bdaa:	4b1a      	ldr	r3, [pc, #104]	; (800be14 <_puts_r+0xd8>)
 800bdac:	429c      	cmp	r4, r3
 800bdae:	bf08      	it	eq
 800bdb0:	68ec      	ldreq	r4, [r5, #12]
 800bdb2:	e7d5      	b.n	800bd60 <_puts_r+0x24>
 800bdb4:	4621      	mov	r1, r4
 800bdb6:	4628      	mov	r0, r5
 800bdb8:	f000 f8a8 	bl	800bf0c <__swsetup_r>
 800bdbc:	2800      	cmp	r0, #0
 800bdbe:	d0dd      	beq.n	800bd7c <_puts_r+0x40>
 800bdc0:	f04f 35ff 	mov.w	r5, #4294967295
 800bdc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bdc6:	07da      	lsls	r2, r3, #31
 800bdc8:	d405      	bmi.n	800bdd6 <_puts_r+0x9a>
 800bdca:	89a3      	ldrh	r3, [r4, #12]
 800bdcc:	059b      	lsls	r3, r3, #22
 800bdce:	d402      	bmi.n	800bdd6 <_puts_r+0x9a>
 800bdd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdd2:	f000 fac2 	bl	800c35a <__retarget_lock_release_recursive>
 800bdd6:	4628      	mov	r0, r5
 800bdd8:	bd70      	pop	{r4, r5, r6, pc}
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	da04      	bge.n	800bde8 <_puts_r+0xac>
 800bdde:	69a2      	ldr	r2, [r4, #24]
 800bde0:	429a      	cmp	r2, r3
 800bde2:	dc06      	bgt.n	800bdf2 <_puts_r+0xb6>
 800bde4:	290a      	cmp	r1, #10
 800bde6:	d004      	beq.n	800bdf2 <_puts_r+0xb6>
 800bde8:	6823      	ldr	r3, [r4, #0]
 800bdea:	1c5a      	adds	r2, r3, #1
 800bdec:	6022      	str	r2, [r4, #0]
 800bdee:	7019      	strb	r1, [r3, #0]
 800bdf0:	e7c5      	b.n	800bd7e <_puts_r+0x42>
 800bdf2:	4622      	mov	r2, r4
 800bdf4:	4628      	mov	r0, r5
 800bdf6:	f000 f837 	bl	800be68 <__swbuf_r>
 800bdfa:	3001      	adds	r0, #1
 800bdfc:	d1bf      	bne.n	800bd7e <_puts_r+0x42>
 800bdfe:	e7df      	b.n	800bdc0 <_puts_r+0x84>
 800be00:	6823      	ldr	r3, [r4, #0]
 800be02:	250a      	movs	r5, #10
 800be04:	1c5a      	adds	r2, r3, #1
 800be06:	6022      	str	r2, [r4, #0]
 800be08:	701d      	strb	r5, [r3, #0]
 800be0a:	e7db      	b.n	800bdc4 <_puts_r+0x88>
 800be0c:	08037da4 	.word	0x08037da4
 800be10:	08037dc4 	.word	0x08037dc4
 800be14:	08037d84 	.word	0x08037d84

0800be18 <puts>:
 800be18:	4b02      	ldr	r3, [pc, #8]	; (800be24 <puts+0xc>)
 800be1a:	4601      	mov	r1, r0
 800be1c:	6818      	ldr	r0, [r3, #0]
 800be1e:	f7ff bf8d 	b.w	800bd3c <_puts_r>
 800be22:	bf00      	nop
 800be24:	20000094 	.word	0x20000094

0800be28 <siprintf>:
 800be28:	b40e      	push	{r1, r2, r3}
 800be2a:	b500      	push	{lr}
 800be2c:	b09c      	sub	sp, #112	; 0x70
 800be2e:	ab1d      	add	r3, sp, #116	; 0x74
 800be30:	9002      	str	r0, [sp, #8]
 800be32:	9006      	str	r0, [sp, #24]
 800be34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800be38:	4809      	ldr	r0, [pc, #36]	; (800be60 <siprintf+0x38>)
 800be3a:	9107      	str	r1, [sp, #28]
 800be3c:	9104      	str	r1, [sp, #16]
 800be3e:	4909      	ldr	r1, [pc, #36]	; (800be64 <siprintf+0x3c>)
 800be40:	f853 2b04 	ldr.w	r2, [r3], #4
 800be44:	9105      	str	r1, [sp, #20]
 800be46:	6800      	ldr	r0, [r0, #0]
 800be48:	9301      	str	r3, [sp, #4]
 800be4a:	a902      	add	r1, sp, #8
 800be4c:	f000 fbf0 	bl	800c630 <_svfiprintf_r>
 800be50:	9b02      	ldr	r3, [sp, #8]
 800be52:	2200      	movs	r2, #0
 800be54:	701a      	strb	r2, [r3, #0]
 800be56:	b01c      	add	sp, #112	; 0x70
 800be58:	f85d eb04 	ldr.w	lr, [sp], #4
 800be5c:	b003      	add	sp, #12
 800be5e:	4770      	bx	lr
 800be60:	20000094 	.word	0x20000094
 800be64:	ffff0208 	.word	0xffff0208

0800be68 <__swbuf_r>:
 800be68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be6a:	460e      	mov	r6, r1
 800be6c:	4614      	mov	r4, r2
 800be6e:	4605      	mov	r5, r0
 800be70:	b118      	cbz	r0, 800be7a <__swbuf_r+0x12>
 800be72:	6983      	ldr	r3, [r0, #24]
 800be74:	b90b      	cbnz	r3, 800be7a <__swbuf_r+0x12>
 800be76:	f000 f9d1 	bl	800c21c <__sinit>
 800be7a:	4b21      	ldr	r3, [pc, #132]	; (800bf00 <__swbuf_r+0x98>)
 800be7c:	429c      	cmp	r4, r3
 800be7e:	d12b      	bne.n	800bed8 <__swbuf_r+0x70>
 800be80:	686c      	ldr	r4, [r5, #4]
 800be82:	69a3      	ldr	r3, [r4, #24]
 800be84:	60a3      	str	r3, [r4, #8]
 800be86:	89a3      	ldrh	r3, [r4, #12]
 800be88:	071a      	lsls	r2, r3, #28
 800be8a:	d52f      	bpl.n	800beec <__swbuf_r+0x84>
 800be8c:	6923      	ldr	r3, [r4, #16]
 800be8e:	b36b      	cbz	r3, 800beec <__swbuf_r+0x84>
 800be90:	6923      	ldr	r3, [r4, #16]
 800be92:	6820      	ldr	r0, [r4, #0]
 800be94:	1ac0      	subs	r0, r0, r3
 800be96:	6963      	ldr	r3, [r4, #20]
 800be98:	b2f6      	uxtb	r6, r6
 800be9a:	4283      	cmp	r3, r0
 800be9c:	4637      	mov	r7, r6
 800be9e:	dc04      	bgt.n	800beaa <__swbuf_r+0x42>
 800bea0:	4621      	mov	r1, r4
 800bea2:	4628      	mov	r0, r5
 800bea4:	f000 f926 	bl	800c0f4 <_fflush_r>
 800bea8:	bb30      	cbnz	r0, 800bef8 <__swbuf_r+0x90>
 800beaa:	68a3      	ldr	r3, [r4, #8]
 800beac:	3b01      	subs	r3, #1
 800beae:	60a3      	str	r3, [r4, #8]
 800beb0:	6823      	ldr	r3, [r4, #0]
 800beb2:	1c5a      	adds	r2, r3, #1
 800beb4:	6022      	str	r2, [r4, #0]
 800beb6:	701e      	strb	r6, [r3, #0]
 800beb8:	6963      	ldr	r3, [r4, #20]
 800beba:	3001      	adds	r0, #1
 800bebc:	4283      	cmp	r3, r0
 800bebe:	d004      	beq.n	800beca <__swbuf_r+0x62>
 800bec0:	89a3      	ldrh	r3, [r4, #12]
 800bec2:	07db      	lsls	r3, r3, #31
 800bec4:	d506      	bpl.n	800bed4 <__swbuf_r+0x6c>
 800bec6:	2e0a      	cmp	r6, #10
 800bec8:	d104      	bne.n	800bed4 <__swbuf_r+0x6c>
 800beca:	4621      	mov	r1, r4
 800becc:	4628      	mov	r0, r5
 800bece:	f000 f911 	bl	800c0f4 <_fflush_r>
 800bed2:	b988      	cbnz	r0, 800bef8 <__swbuf_r+0x90>
 800bed4:	4638      	mov	r0, r7
 800bed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bed8:	4b0a      	ldr	r3, [pc, #40]	; (800bf04 <__swbuf_r+0x9c>)
 800beda:	429c      	cmp	r4, r3
 800bedc:	d101      	bne.n	800bee2 <__swbuf_r+0x7a>
 800bede:	68ac      	ldr	r4, [r5, #8]
 800bee0:	e7cf      	b.n	800be82 <__swbuf_r+0x1a>
 800bee2:	4b09      	ldr	r3, [pc, #36]	; (800bf08 <__swbuf_r+0xa0>)
 800bee4:	429c      	cmp	r4, r3
 800bee6:	bf08      	it	eq
 800bee8:	68ec      	ldreq	r4, [r5, #12]
 800beea:	e7ca      	b.n	800be82 <__swbuf_r+0x1a>
 800beec:	4621      	mov	r1, r4
 800beee:	4628      	mov	r0, r5
 800bef0:	f000 f80c 	bl	800bf0c <__swsetup_r>
 800bef4:	2800      	cmp	r0, #0
 800bef6:	d0cb      	beq.n	800be90 <__swbuf_r+0x28>
 800bef8:	f04f 37ff 	mov.w	r7, #4294967295
 800befc:	e7ea      	b.n	800bed4 <__swbuf_r+0x6c>
 800befe:	bf00      	nop
 800bf00:	08037da4 	.word	0x08037da4
 800bf04:	08037dc4 	.word	0x08037dc4
 800bf08:	08037d84 	.word	0x08037d84

0800bf0c <__swsetup_r>:
 800bf0c:	4b32      	ldr	r3, [pc, #200]	; (800bfd8 <__swsetup_r+0xcc>)
 800bf0e:	b570      	push	{r4, r5, r6, lr}
 800bf10:	681d      	ldr	r5, [r3, #0]
 800bf12:	4606      	mov	r6, r0
 800bf14:	460c      	mov	r4, r1
 800bf16:	b125      	cbz	r5, 800bf22 <__swsetup_r+0x16>
 800bf18:	69ab      	ldr	r3, [r5, #24]
 800bf1a:	b913      	cbnz	r3, 800bf22 <__swsetup_r+0x16>
 800bf1c:	4628      	mov	r0, r5
 800bf1e:	f000 f97d 	bl	800c21c <__sinit>
 800bf22:	4b2e      	ldr	r3, [pc, #184]	; (800bfdc <__swsetup_r+0xd0>)
 800bf24:	429c      	cmp	r4, r3
 800bf26:	d10f      	bne.n	800bf48 <__swsetup_r+0x3c>
 800bf28:	686c      	ldr	r4, [r5, #4]
 800bf2a:	89a3      	ldrh	r3, [r4, #12]
 800bf2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bf30:	0719      	lsls	r1, r3, #28
 800bf32:	d42c      	bmi.n	800bf8e <__swsetup_r+0x82>
 800bf34:	06dd      	lsls	r5, r3, #27
 800bf36:	d411      	bmi.n	800bf5c <__swsetup_r+0x50>
 800bf38:	2309      	movs	r3, #9
 800bf3a:	6033      	str	r3, [r6, #0]
 800bf3c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bf40:	81a3      	strh	r3, [r4, #12]
 800bf42:	f04f 30ff 	mov.w	r0, #4294967295
 800bf46:	e03e      	b.n	800bfc6 <__swsetup_r+0xba>
 800bf48:	4b25      	ldr	r3, [pc, #148]	; (800bfe0 <__swsetup_r+0xd4>)
 800bf4a:	429c      	cmp	r4, r3
 800bf4c:	d101      	bne.n	800bf52 <__swsetup_r+0x46>
 800bf4e:	68ac      	ldr	r4, [r5, #8]
 800bf50:	e7eb      	b.n	800bf2a <__swsetup_r+0x1e>
 800bf52:	4b24      	ldr	r3, [pc, #144]	; (800bfe4 <__swsetup_r+0xd8>)
 800bf54:	429c      	cmp	r4, r3
 800bf56:	bf08      	it	eq
 800bf58:	68ec      	ldreq	r4, [r5, #12]
 800bf5a:	e7e6      	b.n	800bf2a <__swsetup_r+0x1e>
 800bf5c:	0758      	lsls	r0, r3, #29
 800bf5e:	d512      	bpl.n	800bf86 <__swsetup_r+0x7a>
 800bf60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf62:	b141      	cbz	r1, 800bf76 <__swsetup_r+0x6a>
 800bf64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf68:	4299      	cmp	r1, r3
 800bf6a:	d002      	beq.n	800bf72 <__swsetup_r+0x66>
 800bf6c:	4630      	mov	r0, r6
 800bf6e:	f000 fa59 	bl	800c424 <_free_r>
 800bf72:	2300      	movs	r3, #0
 800bf74:	6363      	str	r3, [r4, #52]	; 0x34
 800bf76:	89a3      	ldrh	r3, [r4, #12]
 800bf78:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bf7c:	81a3      	strh	r3, [r4, #12]
 800bf7e:	2300      	movs	r3, #0
 800bf80:	6063      	str	r3, [r4, #4]
 800bf82:	6923      	ldr	r3, [r4, #16]
 800bf84:	6023      	str	r3, [r4, #0]
 800bf86:	89a3      	ldrh	r3, [r4, #12]
 800bf88:	f043 0308 	orr.w	r3, r3, #8
 800bf8c:	81a3      	strh	r3, [r4, #12]
 800bf8e:	6923      	ldr	r3, [r4, #16]
 800bf90:	b94b      	cbnz	r3, 800bfa6 <__swsetup_r+0x9a>
 800bf92:	89a3      	ldrh	r3, [r4, #12]
 800bf94:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bf98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf9c:	d003      	beq.n	800bfa6 <__swsetup_r+0x9a>
 800bf9e:	4621      	mov	r1, r4
 800bfa0:	4630      	mov	r0, r6
 800bfa2:	f000 f9ff 	bl	800c3a4 <__smakebuf_r>
 800bfa6:	89a0      	ldrh	r0, [r4, #12]
 800bfa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bfac:	f010 0301 	ands.w	r3, r0, #1
 800bfb0:	d00a      	beq.n	800bfc8 <__swsetup_r+0xbc>
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	60a3      	str	r3, [r4, #8]
 800bfb6:	6963      	ldr	r3, [r4, #20]
 800bfb8:	425b      	negs	r3, r3
 800bfba:	61a3      	str	r3, [r4, #24]
 800bfbc:	6923      	ldr	r3, [r4, #16]
 800bfbe:	b943      	cbnz	r3, 800bfd2 <__swsetup_r+0xc6>
 800bfc0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bfc4:	d1ba      	bne.n	800bf3c <__swsetup_r+0x30>
 800bfc6:	bd70      	pop	{r4, r5, r6, pc}
 800bfc8:	0781      	lsls	r1, r0, #30
 800bfca:	bf58      	it	pl
 800bfcc:	6963      	ldrpl	r3, [r4, #20]
 800bfce:	60a3      	str	r3, [r4, #8]
 800bfd0:	e7f4      	b.n	800bfbc <__swsetup_r+0xb0>
 800bfd2:	2000      	movs	r0, #0
 800bfd4:	e7f7      	b.n	800bfc6 <__swsetup_r+0xba>
 800bfd6:	bf00      	nop
 800bfd8:	20000094 	.word	0x20000094
 800bfdc:	08037da4 	.word	0x08037da4
 800bfe0:	08037dc4 	.word	0x08037dc4
 800bfe4:	08037d84 	.word	0x08037d84

0800bfe8 <__sflush_r>:
 800bfe8:	898a      	ldrh	r2, [r1, #12]
 800bfea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfee:	4605      	mov	r5, r0
 800bff0:	0710      	lsls	r0, r2, #28
 800bff2:	460c      	mov	r4, r1
 800bff4:	d458      	bmi.n	800c0a8 <__sflush_r+0xc0>
 800bff6:	684b      	ldr	r3, [r1, #4]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	dc05      	bgt.n	800c008 <__sflush_r+0x20>
 800bffc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bffe:	2b00      	cmp	r3, #0
 800c000:	dc02      	bgt.n	800c008 <__sflush_r+0x20>
 800c002:	2000      	movs	r0, #0
 800c004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c008:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c00a:	2e00      	cmp	r6, #0
 800c00c:	d0f9      	beq.n	800c002 <__sflush_r+0x1a>
 800c00e:	2300      	movs	r3, #0
 800c010:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c014:	682f      	ldr	r7, [r5, #0]
 800c016:	602b      	str	r3, [r5, #0]
 800c018:	d032      	beq.n	800c080 <__sflush_r+0x98>
 800c01a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c01c:	89a3      	ldrh	r3, [r4, #12]
 800c01e:	075a      	lsls	r2, r3, #29
 800c020:	d505      	bpl.n	800c02e <__sflush_r+0x46>
 800c022:	6863      	ldr	r3, [r4, #4]
 800c024:	1ac0      	subs	r0, r0, r3
 800c026:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c028:	b10b      	cbz	r3, 800c02e <__sflush_r+0x46>
 800c02a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c02c:	1ac0      	subs	r0, r0, r3
 800c02e:	2300      	movs	r3, #0
 800c030:	4602      	mov	r2, r0
 800c032:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c034:	6a21      	ldr	r1, [r4, #32]
 800c036:	4628      	mov	r0, r5
 800c038:	47b0      	blx	r6
 800c03a:	1c43      	adds	r3, r0, #1
 800c03c:	89a3      	ldrh	r3, [r4, #12]
 800c03e:	d106      	bne.n	800c04e <__sflush_r+0x66>
 800c040:	6829      	ldr	r1, [r5, #0]
 800c042:	291d      	cmp	r1, #29
 800c044:	d82c      	bhi.n	800c0a0 <__sflush_r+0xb8>
 800c046:	4a2a      	ldr	r2, [pc, #168]	; (800c0f0 <__sflush_r+0x108>)
 800c048:	40ca      	lsrs	r2, r1
 800c04a:	07d6      	lsls	r6, r2, #31
 800c04c:	d528      	bpl.n	800c0a0 <__sflush_r+0xb8>
 800c04e:	2200      	movs	r2, #0
 800c050:	6062      	str	r2, [r4, #4]
 800c052:	04d9      	lsls	r1, r3, #19
 800c054:	6922      	ldr	r2, [r4, #16]
 800c056:	6022      	str	r2, [r4, #0]
 800c058:	d504      	bpl.n	800c064 <__sflush_r+0x7c>
 800c05a:	1c42      	adds	r2, r0, #1
 800c05c:	d101      	bne.n	800c062 <__sflush_r+0x7a>
 800c05e:	682b      	ldr	r3, [r5, #0]
 800c060:	b903      	cbnz	r3, 800c064 <__sflush_r+0x7c>
 800c062:	6560      	str	r0, [r4, #84]	; 0x54
 800c064:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c066:	602f      	str	r7, [r5, #0]
 800c068:	2900      	cmp	r1, #0
 800c06a:	d0ca      	beq.n	800c002 <__sflush_r+0x1a>
 800c06c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c070:	4299      	cmp	r1, r3
 800c072:	d002      	beq.n	800c07a <__sflush_r+0x92>
 800c074:	4628      	mov	r0, r5
 800c076:	f000 f9d5 	bl	800c424 <_free_r>
 800c07a:	2000      	movs	r0, #0
 800c07c:	6360      	str	r0, [r4, #52]	; 0x34
 800c07e:	e7c1      	b.n	800c004 <__sflush_r+0x1c>
 800c080:	6a21      	ldr	r1, [r4, #32]
 800c082:	2301      	movs	r3, #1
 800c084:	4628      	mov	r0, r5
 800c086:	47b0      	blx	r6
 800c088:	1c41      	adds	r1, r0, #1
 800c08a:	d1c7      	bne.n	800c01c <__sflush_r+0x34>
 800c08c:	682b      	ldr	r3, [r5, #0]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d0c4      	beq.n	800c01c <__sflush_r+0x34>
 800c092:	2b1d      	cmp	r3, #29
 800c094:	d001      	beq.n	800c09a <__sflush_r+0xb2>
 800c096:	2b16      	cmp	r3, #22
 800c098:	d101      	bne.n	800c09e <__sflush_r+0xb6>
 800c09a:	602f      	str	r7, [r5, #0]
 800c09c:	e7b1      	b.n	800c002 <__sflush_r+0x1a>
 800c09e:	89a3      	ldrh	r3, [r4, #12]
 800c0a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0a4:	81a3      	strh	r3, [r4, #12]
 800c0a6:	e7ad      	b.n	800c004 <__sflush_r+0x1c>
 800c0a8:	690f      	ldr	r7, [r1, #16]
 800c0aa:	2f00      	cmp	r7, #0
 800c0ac:	d0a9      	beq.n	800c002 <__sflush_r+0x1a>
 800c0ae:	0793      	lsls	r3, r2, #30
 800c0b0:	680e      	ldr	r6, [r1, #0]
 800c0b2:	bf08      	it	eq
 800c0b4:	694b      	ldreq	r3, [r1, #20]
 800c0b6:	600f      	str	r7, [r1, #0]
 800c0b8:	bf18      	it	ne
 800c0ba:	2300      	movne	r3, #0
 800c0bc:	eba6 0807 	sub.w	r8, r6, r7
 800c0c0:	608b      	str	r3, [r1, #8]
 800c0c2:	f1b8 0f00 	cmp.w	r8, #0
 800c0c6:	dd9c      	ble.n	800c002 <__sflush_r+0x1a>
 800c0c8:	6a21      	ldr	r1, [r4, #32]
 800c0ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c0cc:	4643      	mov	r3, r8
 800c0ce:	463a      	mov	r2, r7
 800c0d0:	4628      	mov	r0, r5
 800c0d2:	47b0      	blx	r6
 800c0d4:	2800      	cmp	r0, #0
 800c0d6:	dc06      	bgt.n	800c0e6 <__sflush_r+0xfe>
 800c0d8:	89a3      	ldrh	r3, [r4, #12]
 800c0da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0de:	81a3      	strh	r3, [r4, #12]
 800c0e0:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e4:	e78e      	b.n	800c004 <__sflush_r+0x1c>
 800c0e6:	4407      	add	r7, r0
 800c0e8:	eba8 0800 	sub.w	r8, r8, r0
 800c0ec:	e7e9      	b.n	800c0c2 <__sflush_r+0xda>
 800c0ee:	bf00      	nop
 800c0f0:	20400001 	.word	0x20400001

0800c0f4 <_fflush_r>:
 800c0f4:	b538      	push	{r3, r4, r5, lr}
 800c0f6:	690b      	ldr	r3, [r1, #16]
 800c0f8:	4605      	mov	r5, r0
 800c0fa:	460c      	mov	r4, r1
 800c0fc:	b913      	cbnz	r3, 800c104 <_fflush_r+0x10>
 800c0fe:	2500      	movs	r5, #0
 800c100:	4628      	mov	r0, r5
 800c102:	bd38      	pop	{r3, r4, r5, pc}
 800c104:	b118      	cbz	r0, 800c10e <_fflush_r+0x1a>
 800c106:	6983      	ldr	r3, [r0, #24]
 800c108:	b90b      	cbnz	r3, 800c10e <_fflush_r+0x1a>
 800c10a:	f000 f887 	bl	800c21c <__sinit>
 800c10e:	4b14      	ldr	r3, [pc, #80]	; (800c160 <_fflush_r+0x6c>)
 800c110:	429c      	cmp	r4, r3
 800c112:	d11b      	bne.n	800c14c <_fflush_r+0x58>
 800c114:	686c      	ldr	r4, [r5, #4]
 800c116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d0ef      	beq.n	800c0fe <_fflush_r+0xa>
 800c11e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c120:	07d0      	lsls	r0, r2, #31
 800c122:	d404      	bmi.n	800c12e <_fflush_r+0x3a>
 800c124:	0599      	lsls	r1, r3, #22
 800c126:	d402      	bmi.n	800c12e <_fflush_r+0x3a>
 800c128:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c12a:	f000 f915 	bl	800c358 <__retarget_lock_acquire_recursive>
 800c12e:	4628      	mov	r0, r5
 800c130:	4621      	mov	r1, r4
 800c132:	f7ff ff59 	bl	800bfe8 <__sflush_r>
 800c136:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c138:	07da      	lsls	r2, r3, #31
 800c13a:	4605      	mov	r5, r0
 800c13c:	d4e0      	bmi.n	800c100 <_fflush_r+0xc>
 800c13e:	89a3      	ldrh	r3, [r4, #12]
 800c140:	059b      	lsls	r3, r3, #22
 800c142:	d4dd      	bmi.n	800c100 <_fflush_r+0xc>
 800c144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c146:	f000 f908 	bl	800c35a <__retarget_lock_release_recursive>
 800c14a:	e7d9      	b.n	800c100 <_fflush_r+0xc>
 800c14c:	4b05      	ldr	r3, [pc, #20]	; (800c164 <_fflush_r+0x70>)
 800c14e:	429c      	cmp	r4, r3
 800c150:	d101      	bne.n	800c156 <_fflush_r+0x62>
 800c152:	68ac      	ldr	r4, [r5, #8]
 800c154:	e7df      	b.n	800c116 <_fflush_r+0x22>
 800c156:	4b04      	ldr	r3, [pc, #16]	; (800c168 <_fflush_r+0x74>)
 800c158:	429c      	cmp	r4, r3
 800c15a:	bf08      	it	eq
 800c15c:	68ec      	ldreq	r4, [r5, #12]
 800c15e:	e7da      	b.n	800c116 <_fflush_r+0x22>
 800c160:	08037da4 	.word	0x08037da4
 800c164:	08037dc4 	.word	0x08037dc4
 800c168:	08037d84 	.word	0x08037d84

0800c16c <std>:
 800c16c:	2300      	movs	r3, #0
 800c16e:	b510      	push	{r4, lr}
 800c170:	4604      	mov	r4, r0
 800c172:	e9c0 3300 	strd	r3, r3, [r0]
 800c176:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c17a:	6083      	str	r3, [r0, #8]
 800c17c:	8181      	strh	r1, [r0, #12]
 800c17e:	6643      	str	r3, [r0, #100]	; 0x64
 800c180:	81c2      	strh	r2, [r0, #14]
 800c182:	6183      	str	r3, [r0, #24]
 800c184:	4619      	mov	r1, r3
 800c186:	2208      	movs	r2, #8
 800c188:	305c      	adds	r0, #92	; 0x5c
 800c18a:	f7ff fdb7 	bl	800bcfc <memset>
 800c18e:	4b05      	ldr	r3, [pc, #20]	; (800c1a4 <std+0x38>)
 800c190:	6263      	str	r3, [r4, #36]	; 0x24
 800c192:	4b05      	ldr	r3, [pc, #20]	; (800c1a8 <std+0x3c>)
 800c194:	62a3      	str	r3, [r4, #40]	; 0x28
 800c196:	4b05      	ldr	r3, [pc, #20]	; (800c1ac <std+0x40>)
 800c198:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c19a:	4b05      	ldr	r3, [pc, #20]	; (800c1b0 <std+0x44>)
 800c19c:	6224      	str	r4, [r4, #32]
 800c19e:	6323      	str	r3, [r4, #48]	; 0x30
 800c1a0:	bd10      	pop	{r4, pc}
 800c1a2:	bf00      	nop
 800c1a4:	0800ce2d 	.word	0x0800ce2d
 800c1a8:	0800ce4f 	.word	0x0800ce4f
 800c1ac:	0800ce87 	.word	0x0800ce87
 800c1b0:	0800ceab 	.word	0x0800ceab

0800c1b4 <_cleanup_r>:
 800c1b4:	4901      	ldr	r1, [pc, #4]	; (800c1bc <_cleanup_r+0x8>)
 800c1b6:	f000 b8af 	b.w	800c318 <_fwalk_reent>
 800c1ba:	bf00      	nop
 800c1bc:	0800c0f5 	.word	0x0800c0f5

0800c1c0 <__sfmoreglue>:
 800c1c0:	b570      	push	{r4, r5, r6, lr}
 800c1c2:	1e4a      	subs	r2, r1, #1
 800c1c4:	2568      	movs	r5, #104	; 0x68
 800c1c6:	4355      	muls	r5, r2
 800c1c8:	460e      	mov	r6, r1
 800c1ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c1ce:	f000 f979 	bl	800c4c4 <_malloc_r>
 800c1d2:	4604      	mov	r4, r0
 800c1d4:	b140      	cbz	r0, 800c1e8 <__sfmoreglue+0x28>
 800c1d6:	2100      	movs	r1, #0
 800c1d8:	e9c0 1600 	strd	r1, r6, [r0]
 800c1dc:	300c      	adds	r0, #12
 800c1de:	60a0      	str	r0, [r4, #8]
 800c1e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c1e4:	f7ff fd8a 	bl	800bcfc <memset>
 800c1e8:	4620      	mov	r0, r4
 800c1ea:	bd70      	pop	{r4, r5, r6, pc}

0800c1ec <__sfp_lock_acquire>:
 800c1ec:	4801      	ldr	r0, [pc, #4]	; (800c1f4 <__sfp_lock_acquire+0x8>)
 800c1ee:	f000 b8b3 	b.w	800c358 <__retarget_lock_acquire_recursive>
 800c1f2:	bf00      	nop
 800c1f4:	2001b828 	.word	0x2001b828

0800c1f8 <__sfp_lock_release>:
 800c1f8:	4801      	ldr	r0, [pc, #4]	; (800c200 <__sfp_lock_release+0x8>)
 800c1fa:	f000 b8ae 	b.w	800c35a <__retarget_lock_release_recursive>
 800c1fe:	bf00      	nop
 800c200:	2001b828 	.word	0x2001b828

0800c204 <__sinit_lock_acquire>:
 800c204:	4801      	ldr	r0, [pc, #4]	; (800c20c <__sinit_lock_acquire+0x8>)
 800c206:	f000 b8a7 	b.w	800c358 <__retarget_lock_acquire_recursive>
 800c20a:	bf00      	nop
 800c20c:	2001b823 	.word	0x2001b823

0800c210 <__sinit_lock_release>:
 800c210:	4801      	ldr	r0, [pc, #4]	; (800c218 <__sinit_lock_release+0x8>)
 800c212:	f000 b8a2 	b.w	800c35a <__retarget_lock_release_recursive>
 800c216:	bf00      	nop
 800c218:	2001b823 	.word	0x2001b823

0800c21c <__sinit>:
 800c21c:	b510      	push	{r4, lr}
 800c21e:	4604      	mov	r4, r0
 800c220:	f7ff fff0 	bl	800c204 <__sinit_lock_acquire>
 800c224:	69a3      	ldr	r3, [r4, #24]
 800c226:	b11b      	cbz	r3, 800c230 <__sinit+0x14>
 800c228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c22c:	f7ff bff0 	b.w	800c210 <__sinit_lock_release>
 800c230:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c234:	6523      	str	r3, [r4, #80]	; 0x50
 800c236:	4b13      	ldr	r3, [pc, #76]	; (800c284 <__sinit+0x68>)
 800c238:	4a13      	ldr	r2, [pc, #76]	; (800c288 <__sinit+0x6c>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	62a2      	str	r2, [r4, #40]	; 0x28
 800c23e:	42a3      	cmp	r3, r4
 800c240:	bf04      	itt	eq
 800c242:	2301      	moveq	r3, #1
 800c244:	61a3      	streq	r3, [r4, #24]
 800c246:	4620      	mov	r0, r4
 800c248:	f000 f820 	bl	800c28c <__sfp>
 800c24c:	6060      	str	r0, [r4, #4]
 800c24e:	4620      	mov	r0, r4
 800c250:	f000 f81c 	bl	800c28c <__sfp>
 800c254:	60a0      	str	r0, [r4, #8]
 800c256:	4620      	mov	r0, r4
 800c258:	f000 f818 	bl	800c28c <__sfp>
 800c25c:	2200      	movs	r2, #0
 800c25e:	60e0      	str	r0, [r4, #12]
 800c260:	2104      	movs	r1, #4
 800c262:	6860      	ldr	r0, [r4, #4]
 800c264:	f7ff ff82 	bl	800c16c <std>
 800c268:	68a0      	ldr	r0, [r4, #8]
 800c26a:	2201      	movs	r2, #1
 800c26c:	2109      	movs	r1, #9
 800c26e:	f7ff ff7d 	bl	800c16c <std>
 800c272:	68e0      	ldr	r0, [r4, #12]
 800c274:	2202      	movs	r2, #2
 800c276:	2112      	movs	r1, #18
 800c278:	f7ff ff78 	bl	800c16c <std>
 800c27c:	2301      	movs	r3, #1
 800c27e:	61a3      	str	r3, [r4, #24]
 800c280:	e7d2      	b.n	800c228 <__sinit+0xc>
 800c282:	bf00      	nop
 800c284:	08037d80 	.word	0x08037d80
 800c288:	0800c1b5 	.word	0x0800c1b5

0800c28c <__sfp>:
 800c28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c28e:	4607      	mov	r7, r0
 800c290:	f7ff ffac 	bl	800c1ec <__sfp_lock_acquire>
 800c294:	4b1e      	ldr	r3, [pc, #120]	; (800c310 <__sfp+0x84>)
 800c296:	681e      	ldr	r6, [r3, #0]
 800c298:	69b3      	ldr	r3, [r6, #24]
 800c29a:	b913      	cbnz	r3, 800c2a2 <__sfp+0x16>
 800c29c:	4630      	mov	r0, r6
 800c29e:	f7ff ffbd 	bl	800c21c <__sinit>
 800c2a2:	3648      	adds	r6, #72	; 0x48
 800c2a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c2a8:	3b01      	subs	r3, #1
 800c2aa:	d503      	bpl.n	800c2b4 <__sfp+0x28>
 800c2ac:	6833      	ldr	r3, [r6, #0]
 800c2ae:	b30b      	cbz	r3, 800c2f4 <__sfp+0x68>
 800c2b0:	6836      	ldr	r6, [r6, #0]
 800c2b2:	e7f7      	b.n	800c2a4 <__sfp+0x18>
 800c2b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c2b8:	b9d5      	cbnz	r5, 800c2f0 <__sfp+0x64>
 800c2ba:	4b16      	ldr	r3, [pc, #88]	; (800c314 <__sfp+0x88>)
 800c2bc:	60e3      	str	r3, [r4, #12]
 800c2be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c2c2:	6665      	str	r5, [r4, #100]	; 0x64
 800c2c4:	f000 f847 	bl	800c356 <__retarget_lock_init_recursive>
 800c2c8:	f7ff ff96 	bl	800c1f8 <__sfp_lock_release>
 800c2cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c2d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c2d4:	6025      	str	r5, [r4, #0]
 800c2d6:	61a5      	str	r5, [r4, #24]
 800c2d8:	2208      	movs	r2, #8
 800c2da:	4629      	mov	r1, r5
 800c2dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c2e0:	f7ff fd0c 	bl	800bcfc <memset>
 800c2e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c2e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c2ec:	4620      	mov	r0, r4
 800c2ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2f0:	3468      	adds	r4, #104	; 0x68
 800c2f2:	e7d9      	b.n	800c2a8 <__sfp+0x1c>
 800c2f4:	2104      	movs	r1, #4
 800c2f6:	4638      	mov	r0, r7
 800c2f8:	f7ff ff62 	bl	800c1c0 <__sfmoreglue>
 800c2fc:	4604      	mov	r4, r0
 800c2fe:	6030      	str	r0, [r6, #0]
 800c300:	2800      	cmp	r0, #0
 800c302:	d1d5      	bne.n	800c2b0 <__sfp+0x24>
 800c304:	f7ff ff78 	bl	800c1f8 <__sfp_lock_release>
 800c308:	230c      	movs	r3, #12
 800c30a:	603b      	str	r3, [r7, #0]
 800c30c:	e7ee      	b.n	800c2ec <__sfp+0x60>
 800c30e:	bf00      	nop
 800c310:	08037d80 	.word	0x08037d80
 800c314:	ffff0001 	.word	0xffff0001

0800c318 <_fwalk_reent>:
 800c318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c31c:	4606      	mov	r6, r0
 800c31e:	4688      	mov	r8, r1
 800c320:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c324:	2700      	movs	r7, #0
 800c326:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c32a:	f1b9 0901 	subs.w	r9, r9, #1
 800c32e:	d505      	bpl.n	800c33c <_fwalk_reent+0x24>
 800c330:	6824      	ldr	r4, [r4, #0]
 800c332:	2c00      	cmp	r4, #0
 800c334:	d1f7      	bne.n	800c326 <_fwalk_reent+0xe>
 800c336:	4638      	mov	r0, r7
 800c338:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c33c:	89ab      	ldrh	r3, [r5, #12]
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d907      	bls.n	800c352 <_fwalk_reent+0x3a>
 800c342:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c346:	3301      	adds	r3, #1
 800c348:	d003      	beq.n	800c352 <_fwalk_reent+0x3a>
 800c34a:	4629      	mov	r1, r5
 800c34c:	4630      	mov	r0, r6
 800c34e:	47c0      	blx	r8
 800c350:	4307      	orrs	r7, r0
 800c352:	3568      	adds	r5, #104	; 0x68
 800c354:	e7e9      	b.n	800c32a <_fwalk_reent+0x12>

0800c356 <__retarget_lock_init_recursive>:
 800c356:	4770      	bx	lr

0800c358 <__retarget_lock_acquire_recursive>:
 800c358:	4770      	bx	lr

0800c35a <__retarget_lock_release_recursive>:
 800c35a:	4770      	bx	lr

0800c35c <__swhatbuf_r>:
 800c35c:	b570      	push	{r4, r5, r6, lr}
 800c35e:	460e      	mov	r6, r1
 800c360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c364:	2900      	cmp	r1, #0
 800c366:	b096      	sub	sp, #88	; 0x58
 800c368:	4614      	mov	r4, r2
 800c36a:	461d      	mov	r5, r3
 800c36c:	da07      	bge.n	800c37e <__swhatbuf_r+0x22>
 800c36e:	2300      	movs	r3, #0
 800c370:	602b      	str	r3, [r5, #0]
 800c372:	89b3      	ldrh	r3, [r6, #12]
 800c374:	061a      	lsls	r2, r3, #24
 800c376:	d410      	bmi.n	800c39a <__swhatbuf_r+0x3e>
 800c378:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c37c:	e00e      	b.n	800c39c <__swhatbuf_r+0x40>
 800c37e:	466a      	mov	r2, sp
 800c380:	f000 fdba 	bl	800cef8 <_fstat_r>
 800c384:	2800      	cmp	r0, #0
 800c386:	dbf2      	blt.n	800c36e <__swhatbuf_r+0x12>
 800c388:	9a01      	ldr	r2, [sp, #4]
 800c38a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c38e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c392:	425a      	negs	r2, r3
 800c394:	415a      	adcs	r2, r3
 800c396:	602a      	str	r2, [r5, #0]
 800c398:	e7ee      	b.n	800c378 <__swhatbuf_r+0x1c>
 800c39a:	2340      	movs	r3, #64	; 0x40
 800c39c:	2000      	movs	r0, #0
 800c39e:	6023      	str	r3, [r4, #0]
 800c3a0:	b016      	add	sp, #88	; 0x58
 800c3a2:	bd70      	pop	{r4, r5, r6, pc}

0800c3a4 <__smakebuf_r>:
 800c3a4:	898b      	ldrh	r3, [r1, #12]
 800c3a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c3a8:	079d      	lsls	r5, r3, #30
 800c3aa:	4606      	mov	r6, r0
 800c3ac:	460c      	mov	r4, r1
 800c3ae:	d507      	bpl.n	800c3c0 <__smakebuf_r+0x1c>
 800c3b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c3b4:	6023      	str	r3, [r4, #0]
 800c3b6:	6123      	str	r3, [r4, #16]
 800c3b8:	2301      	movs	r3, #1
 800c3ba:	6163      	str	r3, [r4, #20]
 800c3bc:	b002      	add	sp, #8
 800c3be:	bd70      	pop	{r4, r5, r6, pc}
 800c3c0:	ab01      	add	r3, sp, #4
 800c3c2:	466a      	mov	r2, sp
 800c3c4:	f7ff ffca 	bl	800c35c <__swhatbuf_r>
 800c3c8:	9900      	ldr	r1, [sp, #0]
 800c3ca:	4605      	mov	r5, r0
 800c3cc:	4630      	mov	r0, r6
 800c3ce:	f000 f879 	bl	800c4c4 <_malloc_r>
 800c3d2:	b948      	cbnz	r0, 800c3e8 <__smakebuf_r+0x44>
 800c3d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3d8:	059a      	lsls	r2, r3, #22
 800c3da:	d4ef      	bmi.n	800c3bc <__smakebuf_r+0x18>
 800c3dc:	f023 0303 	bic.w	r3, r3, #3
 800c3e0:	f043 0302 	orr.w	r3, r3, #2
 800c3e4:	81a3      	strh	r3, [r4, #12]
 800c3e6:	e7e3      	b.n	800c3b0 <__smakebuf_r+0xc>
 800c3e8:	4b0d      	ldr	r3, [pc, #52]	; (800c420 <__smakebuf_r+0x7c>)
 800c3ea:	62b3      	str	r3, [r6, #40]	; 0x28
 800c3ec:	89a3      	ldrh	r3, [r4, #12]
 800c3ee:	6020      	str	r0, [r4, #0]
 800c3f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c3f4:	81a3      	strh	r3, [r4, #12]
 800c3f6:	9b00      	ldr	r3, [sp, #0]
 800c3f8:	6163      	str	r3, [r4, #20]
 800c3fa:	9b01      	ldr	r3, [sp, #4]
 800c3fc:	6120      	str	r0, [r4, #16]
 800c3fe:	b15b      	cbz	r3, 800c418 <__smakebuf_r+0x74>
 800c400:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c404:	4630      	mov	r0, r6
 800c406:	f000 fd89 	bl	800cf1c <_isatty_r>
 800c40a:	b128      	cbz	r0, 800c418 <__smakebuf_r+0x74>
 800c40c:	89a3      	ldrh	r3, [r4, #12]
 800c40e:	f023 0303 	bic.w	r3, r3, #3
 800c412:	f043 0301 	orr.w	r3, r3, #1
 800c416:	81a3      	strh	r3, [r4, #12]
 800c418:	89a0      	ldrh	r0, [r4, #12]
 800c41a:	4305      	orrs	r5, r0
 800c41c:	81a5      	strh	r5, [r4, #12]
 800c41e:	e7cd      	b.n	800c3bc <__smakebuf_r+0x18>
 800c420:	0800c1b5 	.word	0x0800c1b5

0800c424 <_free_r>:
 800c424:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c426:	2900      	cmp	r1, #0
 800c428:	d048      	beq.n	800c4bc <_free_r+0x98>
 800c42a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c42e:	9001      	str	r0, [sp, #4]
 800c430:	2b00      	cmp	r3, #0
 800c432:	f1a1 0404 	sub.w	r4, r1, #4
 800c436:	bfb8      	it	lt
 800c438:	18e4      	addlt	r4, r4, r3
 800c43a:	f000 fdab 	bl	800cf94 <__malloc_lock>
 800c43e:	4a20      	ldr	r2, [pc, #128]	; (800c4c0 <_free_r+0x9c>)
 800c440:	9801      	ldr	r0, [sp, #4]
 800c442:	6813      	ldr	r3, [r2, #0]
 800c444:	4615      	mov	r5, r2
 800c446:	b933      	cbnz	r3, 800c456 <_free_r+0x32>
 800c448:	6063      	str	r3, [r4, #4]
 800c44a:	6014      	str	r4, [r2, #0]
 800c44c:	b003      	add	sp, #12
 800c44e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c452:	f000 bda5 	b.w	800cfa0 <__malloc_unlock>
 800c456:	42a3      	cmp	r3, r4
 800c458:	d90b      	bls.n	800c472 <_free_r+0x4e>
 800c45a:	6821      	ldr	r1, [r4, #0]
 800c45c:	1862      	adds	r2, r4, r1
 800c45e:	4293      	cmp	r3, r2
 800c460:	bf04      	itt	eq
 800c462:	681a      	ldreq	r2, [r3, #0]
 800c464:	685b      	ldreq	r3, [r3, #4]
 800c466:	6063      	str	r3, [r4, #4]
 800c468:	bf04      	itt	eq
 800c46a:	1852      	addeq	r2, r2, r1
 800c46c:	6022      	streq	r2, [r4, #0]
 800c46e:	602c      	str	r4, [r5, #0]
 800c470:	e7ec      	b.n	800c44c <_free_r+0x28>
 800c472:	461a      	mov	r2, r3
 800c474:	685b      	ldr	r3, [r3, #4]
 800c476:	b10b      	cbz	r3, 800c47c <_free_r+0x58>
 800c478:	42a3      	cmp	r3, r4
 800c47a:	d9fa      	bls.n	800c472 <_free_r+0x4e>
 800c47c:	6811      	ldr	r1, [r2, #0]
 800c47e:	1855      	adds	r5, r2, r1
 800c480:	42a5      	cmp	r5, r4
 800c482:	d10b      	bne.n	800c49c <_free_r+0x78>
 800c484:	6824      	ldr	r4, [r4, #0]
 800c486:	4421      	add	r1, r4
 800c488:	1854      	adds	r4, r2, r1
 800c48a:	42a3      	cmp	r3, r4
 800c48c:	6011      	str	r1, [r2, #0]
 800c48e:	d1dd      	bne.n	800c44c <_free_r+0x28>
 800c490:	681c      	ldr	r4, [r3, #0]
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	6053      	str	r3, [r2, #4]
 800c496:	4421      	add	r1, r4
 800c498:	6011      	str	r1, [r2, #0]
 800c49a:	e7d7      	b.n	800c44c <_free_r+0x28>
 800c49c:	d902      	bls.n	800c4a4 <_free_r+0x80>
 800c49e:	230c      	movs	r3, #12
 800c4a0:	6003      	str	r3, [r0, #0]
 800c4a2:	e7d3      	b.n	800c44c <_free_r+0x28>
 800c4a4:	6825      	ldr	r5, [r4, #0]
 800c4a6:	1961      	adds	r1, r4, r5
 800c4a8:	428b      	cmp	r3, r1
 800c4aa:	bf04      	itt	eq
 800c4ac:	6819      	ldreq	r1, [r3, #0]
 800c4ae:	685b      	ldreq	r3, [r3, #4]
 800c4b0:	6063      	str	r3, [r4, #4]
 800c4b2:	bf04      	itt	eq
 800c4b4:	1949      	addeq	r1, r1, r5
 800c4b6:	6021      	streq	r1, [r4, #0]
 800c4b8:	6054      	str	r4, [r2, #4]
 800c4ba:	e7c7      	b.n	800c44c <_free_r+0x28>
 800c4bc:	b003      	add	sp, #12
 800c4be:	bd30      	pop	{r4, r5, pc}
 800c4c0:	20000164 	.word	0x20000164

0800c4c4 <_malloc_r>:
 800c4c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4c6:	1ccd      	adds	r5, r1, #3
 800c4c8:	f025 0503 	bic.w	r5, r5, #3
 800c4cc:	3508      	adds	r5, #8
 800c4ce:	2d0c      	cmp	r5, #12
 800c4d0:	bf38      	it	cc
 800c4d2:	250c      	movcc	r5, #12
 800c4d4:	2d00      	cmp	r5, #0
 800c4d6:	4606      	mov	r6, r0
 800c4d8:	db01      	blt.n	800c4de <_malloc_r+0x1a>
 800c4da:	42a9      	cmp	r1, r5
 800c4dc:	d903      	bls.n	800c4e6 <_malloc_r+0x22>
 800c4de:	230c      	movs	r3, #12
 800c4e0:	6033      	str	r3, [r6, #0]
 800c4e2:	2000      	movs	r0, #0
 800c4e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4e6:	f000 fd55 	bl	800cf94 <__malloc_lock>
 800c4ea:	4921      	ldr	r1, [pc, #132]	; (800c570 <_malloc_r+0xac>)
 800c4ec:	680a      	ldr	r2, [r1, #0]
 800c4ee:	4614      	mov	r4, r2
 800c4f0:	b99c      	cbnz	r4, 800c51a <_malloc_r+0x56>
 800c4f2:	4f20      	ldr	r7, [pc, #128]	; (800c574 <_malloc_r+0xb0>)
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	b923      	cbnz	r3, 800c502 <_malloc_r+0x3e>
 800c4f8:	4621      	mov	r1, r4
 800c4fa:	4630      	mov	r0, r6
 800c4fc:	f000 fc86 	bl	800ce0c <_sbrk_r>
 800c500:	6038      	str	r0, [r7, #0]
 800c502:	4629      	mov	r1, r5
 800c504:	4630      	mov	r0, r6
 800c506:	f000 fc81 	bl	800ce0c <_sbrk_r>
 800c50a:	1c43      	adds	r3, r0, #1
 800c50c:	d123      	bne.n	800c556 <_malloc_r+0x92>
 800c50e:	230c      	movs	r3, #12
 800c510:	6033      	str	r3, [r6, #0]
 800c512:	4630      	mov	r0, r6
 800c514:	f000 fd44 	bl	800cfa0 <__malloc_unlock>
 800c518:	e7e3      	b.n	800c4e2 <_malloc_r+0x1e>
 800c51a:	6823      	ldr	r3, [r4, #0]
 800c51c:	1b5b      	subs	r3, r3, r5
 800c51e:	d417      	bmi.n	800c550 <_malloc_r+0x8c>
 800c520:	2b0b      	cmp	r3, #11
 800c522:	d903      	bls.n	800c52c <_malloc_r+0x68>
 800c524:	6023      	str	r3, [r4, #0]
 800c526:	441c      	add	r4, r3
 800c528:	6025      	str	r5, [r4, #0]
 800c52a:	e004      	b.n	800c536 <_malloc_r+0x72>
 800c52c:	6863      	ldr	r3, [r4, #4]
 800c52e:	42a2      	cmp	r2, r4
 800c530:	bf0c      	ite	eq
 800c532:	600b      	streq	r3, [r1, #0]
 800c534:	6053      	strne	r3, [r2, #4]
 800c536:	4630      	mov	r0, r6
 800c538:	f000 fd32 	bl	800cfa0 <__malloc_unlock>
 800c53c:	f104 000b 	add.w	r0, r4, #11
 800c540:	1d23      	adds	r3, r4, #4
 800c542:	f020 0007 	bic.w	r0, r0, #7
 800c546:	1ac2      	subs	r2, r0, r3
 800c548:	d0cc      	beq.n	800c4e4 <_malloc_r+0x20>
 800c54a:	1a1b      	subs	r3, r3, r0
 800c54c:	50a3      	str	r3, [r4, r2]
 800c54e:	e7c9      	b.n	800c4e4 <_malloc_r+0x20>
 800c550:	4622      	mov	r2, r4
 800c552:	6864      	ldr	r4, [r4, #4]
 800c554:	e7cc      	b.n	800c4f0 <_malloc_r+0x2c>
 800c556:	1cc4      	adds	r4, r0, #3
 800c558:	f024 0403 	bic.w	r4, r4, #3
 800c55c:	42a0      	cmp	r0, r4
 800c55e:	d0e3      	beq.n	800c528 <_malloc_r+0x64>
 800c560:	1a21      	subs	r1, r4, r0
 800c562:	4630      	mov	r0, r6
 800c564:	f000 fc52 	bl	800ce0c <_sbrk_r>
 800c568:	3001      	adds	r0, #1
 800c56a:	d1dd      	bne.n	800c528 <_malloc_r+0x64>
 800c56c:	e7cf      	b.n	800c50e <_malloc_r+0x4a>
 800c56e:	bf00      	nop
 800c570:	20000164 	.word	0x20000164
 800c574:	20000168 	.word	0x20000168

0800c578 <__ssputs_r>:
 800c578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c57c:	688e      	ldr	r6, [r1, #8]
 800c57e:	429e      	cmp	r6, r3
 800c580:	4682      	mov	sl, r0
 800c582:	460c      	mov	r4, r1
 800c584:	4690      	mov	r8, r2
 800c586:	461f      	mov	r7, r3
 800c588:	d838      	bhi.n	800c5fc <__ssputs_r+0x84>
 800c58a:	898a      	ldrh	r2, [r1, #12]
 800c58c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c590:	d032      	beq.n	800c5f8 <__ssputs_r+0x80>
 800c592:	6825      	ldr	r5, [r4, #0]
 800c594:	6909      	ldr	r1, [r1, #16]
 800c596:	eba5 0901 	sub.w	r9, r5, r1
 800c59a:	6965      	ldr	r5, [r4, #20]
 800c59c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c5a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c5a4:	3301      	adds	r3, #1
 800c5a6:	444b      	add	r3, r9
 800c5a8:	106d      	asrs	r5, r5, #1
 800c5aa:	429d      	cmp	r5, r3
 800c5ac:	bf38      	it	cc
 800c5ae:	461d      	movcc	r5, r3
 800c5b0:	0553      	lsls	r3, r2, #21
 800c5b2:	d531      	bpl.n	800c618 <__ssputs_r+0xa0>
 800c5b4:	4629      	mov	r1, r5
 800c5b6:	f7ff ff85 	bl	800c4c4 <_malloc_r>
 800c5ba:	4606      	mov	r6, r0
 800c5bc:	b950      	cbnz	r0, 800c5d4 <__ssputs_r+0x5c>
 800c5be:	230c      	movs	r3, #12
 800c5c0:	f8ca 3000 	str.w	r3, [sl]
 800c5c4:	89a3      	ldrh	r3, [r4, #12]
 800c5c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5ca:	81a3      	strh	r3, [r4, #12]
 800c5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5d4:	6921      	ldr	r1, [r4, #16]
 800c5d6:	464a      	mov	r2, r9
 800c5d8:	f7ff fb82 	bl	800bce0 <memcpy>
 800c5dc:	89a3      	ldrh	r3, [r4, #12]
 800c5de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c5e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5e6:	81a3      	strh	r3, [r4, #12]
 800c5e8:	6126      	str	r6, [r4, #16]
 800c5ea:	6165      	str	r5, [r4, #20]
 800c5ec:	444e      	add	r6, r9
 800c5ee:	eba5 0509 	sub.w	r5, r5, r9
 800c5f2:	6026      	str	r6, [r4, #0]
 800c5f4:	60a5      	str	r5, [r4, #8]
 800c5f6:	463e      	mov	r6, r7
 800c5f8:	42be      	cmp	r6, r7
 800c5fa:	d900      	bls.n	800c5fe <__ssputs_r+0x86>
 800c5fc:	463e      	mov	r6, r7
 800c5fe:	4632      	mov	r2, r6
 800c600:	6820      	ldr	r0, [r4, #0]
 800c602:	4641      	mov	r1, r8
 800c604:	f000 fcac 	bl	800cf60 <memmove>
 800c608:	68a3      	ldr	r3, [r4, #8]
 800c60a:	6822      	ldr	r2, [r4, #0]
 800c60c:	1b9b      	subs	r3, r3, r6
 800c60e:	4432      	add	r2, r6
 800c610:	60a3      	str	r3, [r4, #8]
 800c612:	6022      	str	r2, [r4, #0]
 800c614:	2000      	movs	r0, #0
 800c616:	e7db      	b.n	800c5d0 <__ssputs_r+0x58>
 800c618:	462a      	mov	r2, r5
 800c61a:	f000 fcc7 	bl	800cfac <_realloc_r>
 800c61e:	4606      	mov	r6, r0
 800c620:	2800      	cmp	r0, #0
 800c622:	d1e1      	bne.n	800c5e8 <__ssputs_r+0x70>
 800c624:	6921      	ldr	r1, [r4, #16]
 800c626:	4650      	mov	r0, sl
 800c628:	f7ff fefc 	bl	800c424 <_free_r>
 800c62c:	e7c7      	b.n	800c5be <__ssputs_r+0x46>
	...

0800c630 <_svfiprintf_r>:
 800c630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c634:	4698      	mov	r8, r3
 800c636:	898b      	ldrh	r3, [r1, #12]
 800c638:	061b      	lsls	r3, r3, #24
 800c63a:	b09d      	sub	sp, #116	; 0x74
 800c63c:	4607      	mov	r7, r0
 800c63e:	460d      	mov	r5, r1
 800c640:	4614      	mov	r4, r2
 800c642:	d50e      	bpl.n	800c662 <_svfiprintf_r+0x32>
 800c644:	690b      	ldr	r3, [r1, #16]
 800c646:	b963      	cbnz	r3, 800c662 <_svfiprintf_r+0x32>
 800c648:	2140      	movs	r1, #64	; 0x40
 800c64a:	f7ff ff3b 	bl	800c4c4 <_malloc_r>
 800c64e:	6028      	str	r0, [r5, #0]
 800c650:	6128      	str	r0, [r5, #16]
 800c652:	b920      	cbnz	r0, 800c65e <_svfiprintf_r+0x2e>
 800c654:	230c      	movs	r3, #12
 800c656:	603b      	str	r3, [r7, #0]
 800c658:	f04f 30ff 	mov.w	r0, #4294967295
 800c65c:	e0d1      	b.n	800c802 <_svfiprintf_r+0x1d2>
 800c65e:	2340      	movs	r3, #64	; 0x40
 800c660:	616b      	str	r3, [r5, #20]
 800c662:	2300      	movs	r3, #0
 800c664:	9309      	str	r3, [sp, #36]	; 0x24
 800c666:	2320      	movs	r3, #32
 800c668:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c66c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c670:	2330      	movs	r3, #48	; 0x30
 800c672:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c81c <_svfiprintf_r+0x1ec>
 800c676:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c67a:	f04f 0901 	mov.w	r9, #1
 800c67e:	4623      	mov	r3, r4
 800c680:	469a      	mov	sl, r3
 800c682:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c686:	b10a      	cbz	r2, 800c68c <_svfiprintf_r+0x5c>
 800c688:	2a25      	cmp	r2, #37	; 0x25
 800c68a:	d1f9      	bne.n	800c680 <_svfiprintf_r+0x50>
 800c68c:	ebba 0b04 	subs.w	fp, sl, r4
 800c690:	d00b      	beq.n	800c6aa <_svfiprintf_r+0x7a>
 800c692:	465b      	mov	r3, fp
 800c694:	4622      	mov	r2, r4
 800c696:	4629      	mov	r1, r5
 800c698:	4638      	mov	r0, r7
 800c69a:	f7ff ff6d 	bl	800c578 <__ssputs_r>
 800c69e:	3001      	adds	r0, #1
 800c6a0:	f000 80aa 	beq.w	800c7f8 <_svfiprintf_r+0x1c8>
 800c6a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6a6:	445a      	add	r2, fp
 800c6a8:	9209      	str	r2, [sp, #36]	; 0x24
 800c6aa:	f89a 3000 	ldrb.w	r3, [sl]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	f000 80a2 	beq.w	800c7f8 <_svfiprintf_r+0x1c8>
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	f04f 32ff 	mov.w	r2, #4294967295
 800c6ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c6be:	f10a 0a01 	add.w	sl, sl, #1
 800c6c2:	9304      	str	r3, [sp, #16]
 800c6c4:	9307      	str	r3, [sp, #28]
 800c6c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c6ca:	931a      	str	r3, [sp, #104]	; 0x68
 800c6cc:	4654      	mov	r4, sl
 800c6ce:	2205      	movs	r2, #5
 800c6d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6d4:	4851      	ldr	r0, [pc, #324]	; (800c81c <_svfiprintf_r+0x1ec>)
 800c6d6:	f7f3 fd83 	bl	80001e0 <memchr>
 800c6da:	9a04      	ldr	r2, [sp, #16]
 800c6dc:	b9d8      	cbnz	r0, 800c716 <_svfiprintf_r+0xe6>
 800c6de:	06d0      	lsls	r0, r2, #27
 800c6e0:	bf44      	itt	mi
 800c6e2:	2320      	movmi	r3, #32
 800c6e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6e8:	0711      	lsls	r1, r2, #28
 800c6ea:	bf44      	itt	mi
 800c6ec:	232b      	movmi	r3, #43	; 0x2b
 800c6ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6f2:	f89a 3000 	ldrb.w	r3, [sl]
 800c6f6:	2b2a      	cmp	r3, #42	; 0x2a
 800c6f8:	d015      	beq.n	800c726 <_svfiprintf_r+0xf6>
 800c6fa:	9a07      	ldr	r2, [sp, #28]
 800c6fc:	4654      	mov	r4, sl
 800c6fe:	2000      	movs	r0, #0
 800c700:	f04f 0c0a 	mov.w	ip, #10
 800c704:	4621      	mov	r1, r4
 800c706:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c70a:	3b30      	subs	r3, #48	; 0x30
 800c70c:	2b09      	cmp	r3, #9
 800c70e:	d94e      	bls.n	800c7ae <_svfiprintf_r+0x17e>
 800c710:	b1b0      	cbz	r0, 800c740 <_svfiprintf_r+0x110>
 800c712:	9207      	str	r2, [sp, #28]
 800c714:	e014      	b.n	800c740 <_svfiprintf_r+0x110>
 800c716:	eba0 0308 	sub.w	r3, r0, r8
 800c71a:	fa09 f303 	lsl.w	r3, r9, r3
 800c71e:	4313      	orrs	r3, r2
 800c720:	9304      	str	r3, [sp, #16]
 800c722:	46a2      	mov	sl, r4
 800c724:	e7d2      	b.n	800c6cc <_svfiprintf_r+0x9c>
 800c726:	9b03      	ldr	r3, [sp, #12]
 800c728:	1d19      	adds	r1, r3, #4
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	9103      	str	r1, [sp, #12]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	bfbb      	ittet	lt
 800c732:	425b      	neglt	r3, r3
 800c734:	f042 0202 	orrlt.w	r2, r2, #2
 800c738:	9307      	strge	r3, [sp, #28]
 800c73a:	9307      	strlt	r3, [sp, #28]
 800c73c:	bfb8      	it	lt
 800c73e:	9204      	strlt	r2, [sp, #16]
 800c740:	7823      	ldrb	r3, [r4, #0]
 800c742:	2b2e      	cmp	r3, #46	; 0x2e
 800c744:	d10c      	bne.n	800c760 <_svfiprintf_r+0x130>
 800c746:	7863      	ldrb	r3, [r4, #1]
 800c748:	2b2a      	cmp	r3, #42	; 0x2a
 800c74a:	d135      	bne.n	800c7b8 <_svfiprintf_r+0x188>
 800c74c:	9b03      	ldr	r3, [sp, #12]
 800c74e:	1d1a      	adds	r2, r3, #4
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	9203      	str	r2, [sp, #12]
 800c754:	2b00      	cmp	r3, #0
 800c756:	bfb8      	it	lt
 800c758:	f04f 33ff 	movlt.w	r3, #4294967295
 800c75c:	3402      	adds	r4, #2
 800c75e:	9305      	str	r3, [sp, #20]
 800c760:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c82c <_svfiprintf_r+0x1fc>
 800c764:	7821      	ldrb	r1, [r4, #0]
 800c766:	2203      	movs	r2, #3
 800c768:	4650      	mov	r0, sl
 800c76a:	f7f3 fd39 	bl	80001e0 <memchr>
 800c76e:	b140      	cbz	r0, 800c782 <_svfiprintf_r+0x152>
 800c770:	2340      	movs	r3, #64	; 0x40
 800c772:	eba0 000a 	sub.w	r0, r0, sl
 800c776:	fa03 f000 	lsl.w	r0, r3, r0
 800c77a:	9b04      	ldr	r3, [sp, #16]
 800c77c:	4303      	orrs	r3, r0
 800c77e:	3401      	adds	r4, #1
 800c780:	9304      	str	r3, [sp, #16]
 800c782:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c786:	4826      	ldr	r0, [pc, #152]	; (800c820 <_svfiprintf_r+0x1f0>)
 800c788:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c78c:	2206      	movs	r2, #6
 800c78e:	f7f3 fd27 	bl	80001e0 <memchr>
 800c792:	2800      	cmp	r0, #0
 800c794:	d038      	beq.n	800c808 <_svfiprintf_r+0x1d8>
 800c796:	4b23      	ldr	r3, [pc, #140]	; (800c824 <_svfiprintf_r+0x1f4>)
 800c798:	bb1b      	cbnz	r3, 800c7e2 <_svfiprintf_r+0x1b2>
 800c79a:	9b03      	ldr	r3, [sp, #12]
 800c79c:	3307      	adds	r3, #7
 800c79e:	f023 0307 	bic.w	r3, r3, #7
 800c7a2:	3308      	adds	r3, #8
 800c7a4:	9303      	str	r3, [sp, #12]
 800c7a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7a8:	4433      	add	r3, r6
 800c7aa:	9309      	str	r3, [sp, #36]	; 0x24
 800c7ac:	e767      	b.n	800c67e <_svfiprintf_r+0x4e>
 800c7ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7b2:	460c      	mov	r4, r1
 800c7b4:	2001      	movs	r0, #1
 800c7b6:	e7a5      	b.n	800c704 <_svfiprintf_r+0xd4>
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	3401      	adds	r4, #1
 800c7bc:	9305      	str	r3, [sp, #20]
 800c7be:	4619      	mov	r1, r3
 800c7c0:	f04f 0c0a 	mov.w	ip, #10
 800c7c4:	4620      	mov	r0, r4
 800c7c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7ca:	3a30      	subs	r2, #48	; 0x30
 800c7cc:	2a09      	cmp	r2, #9
 800c7ce:	d903      	bls.n	800c7d8 <_svfiprintf_r+0x1a8>
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d0c5      	beq.n	800c760 <_svfiprintf_r+0x130>
 800c7d4:	9105      	str	r1, [sp, #20]
 800c7d6:	e7c3      	b.n	800c760 <_svfiprintf_r+0x130>
 800c7d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c7dc:	4604      	mov	r4, r0
 800c7de:	2301      	movs	r3, #1
 800c7e0:	e7f0      	b.n	800c7c4 <_svfiprintf_r+0x194>
 800c7e2:	ab03      	add	r3, sp, #12
 800c7e4:	9300      	str	r3, [sp, #0]
 800c7e6:	462a      	mov	r2, r5
 800c7e8:	4b0f      	ldr	r3, [pc, #60]	; (800c828 <_svfiprintf_r+0x1f8>)
 800c7ea:	a904      	add	r1, sp, #16
 800c7ec:	4638      	mov	r0, r7
 800c7ee:	f3af 8000 	nop.w
 800c7f2:	1c42      	adds	r2, r0, #1
 800c7f4:	4606      	mov	r6, r0
 800c7f6:	d1d6      	bne.n	800c7a6 <_svfiprintf_r+0x176>
 800c7f8:	89ab      	ldrh	r3, [r5, #12]
 800c7fa:	065b      	lsls	r3, r3, #25
 800c7fc:	f53f af2c 	bmi.w	800c658 <_svfiprintf_r+0x28>
 800c800:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c802:	b01d      	add	sp, #116	; 0x74
 800c804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c808:	ab03      	add	r3, sp, #12
 800c80a:	9300      	str	r3, [sp, #0]
 800c80c:	462a      	mov	r2, r5
 800c80e:	4b06      	ldr	r3, [pc, #24]	; (800c828 <_svfiprintf_r+0x1f8>)
 800c810:	a904      	add	r1, sp, #16
 800c812:	4638      	mov	r0, r7
 800c814:	f000 f9d4 	bl	800cbc0 <_printf_i>
 800c818:	e7eb      	b.n	800c7f2 <_svfiprintf_r+0x1c2>
 800c81a:	bf00      	nop
 800c81c:	08037de4 	.word	0x08037de4
 800c820:	08037dee 	.word	0x08037dee
 800c824:	00000000 	.word	0x00000000
 800c828:	0800c579 	.word	0x0800c579
 800c82c:	08037dea 	.word	0x08037dea

0800c830 <__sfputc_r>:
 800c830:	6893      	ldr	r3, [r2, #8]
 800c832:	3b01      	subs	r3, #1
 800c834:	2b00      	cmp	r3, #0
 800c836:	b410      	push	{r4}
 800c838:	6093      	str	r3, [r2, #8]
 800c83a:	da08      	bge.n	800c84e <__sfputc_r+0x1e>
 800c83c:	6994      	ldr	r4, [r2, #24]
 800c83e:	42a3      	cmp	r3, r4
 800c840:	db01      	blt.n	800c846 <__sfputc_r+0x16>
 800c842:	290a      	cmp	r1, #10
 800c844:	d103      	bne.n	800c84e <__sfputc_r+0x1e>
 800c846:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c84a:	f7ff bb0d 	b.w	800be68 <__swbuf_r>
 800c84e:	6813      	ldr	r3, [r2, #0]
 800c850:	1c58      	adds	r0, r3, #1
 800c852:	6010      	str	r0, [r2, #0]
 800c854:	7019      	strb	r1, [r3, #0]
 800c856:	4608      	mov	r0, r1
 800c858:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c85c:	4770      	bx	lr

0800c85e <__sfputs_r>:
 800c85e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c860:	4606      	mov	r6, r0
 800c862:	460f      	mov	r7, r1
 800c864:	4614      	mov	r4, r2
 800c866:	18d5      	adds	r5, r2, r3
 800c868:	42ac      	cmp	r4, r5
 800c86a:	d101      	bne.n	800c870 <__sfputs_r+0x12>
 800c86c:	2000      	movs	r0, #0
 800c86e:	e007      	b.n	800c880 <__sfputs_r+0x22>
 800c870:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c874:	463a      	mov	r2, r7
 800c876:	4630      	mov	r0, r6
 800c878:	f7ff ffda 	bl	800c830 <__sfputc_r>
 800c87c:	1c43      	adds	r3, r0, #1
 800c87e:	d1f3      	bne.n	800c868 <__sfputs_r+0xa>
 800c880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c884 <_vfiprintf_r>:
 800c884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c888:	460d      	mov	r5, r1
 800c88a:	b09d      	sub	sp, #116	; 0x74
 800c88c:	4614      	mov	r4, r2
 800c88e:	4698      	mov	r8, r3
 800c890:	4606      	mov	r6, r0
 800c892:	b118      	cbz	r0, 800c89c <_vfiprintf_r+0x18>
 800c894:	6983      	ldr	r3, [r0, #24]
 800c896:	b90b      	cbnz	r3, 800c89c <_vfiprintf_r+0x18>
 800c898:	f7ff fcc0 	bl	800c21c <__sinit>
 800c89c:	4b89      	ldr	r3, [pc, #548]	; (800cac4 <_vfiprintf_r+0x240>)
 800c89e:	429d      	cmp	r5, r3
 800c8a0:	d11b      	bne.n	800c8da <_vfiprintf_r+0x56>
 800c8a2:	6875      	ldr	r5, [r6, #4]
 800c8a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c8a6:	07d9      	lsls	r1, r3, #31
 800c8a8:	d405      	bmi.n	800c8b6 <_vfiprintf_r+0x32>
 800c8aa:	89ab      	ldrh	r3, [r5, #12]
 800c8ac:	059a      	lsls	r2, r3, #22
 800c8ae:	d402      	bmi.n	800c8b6 <_vfiprintf_r+0x32>
 800c8b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c8b2:	f7ff fd51 	bl	800c358 <__retarget_lock_acquire_recursive>
 800c8b6:	89ab      	ldrh	r3, [r5, #12]
 800c8b8:	071b      	lsls	r3, r3, #28
 800c8ba:	d501      	bpl.n	800c8c0 <_vfiprintf_r+0x3c>
 800c8bc:	692b      	ldr	r3, [r5, #16]
 800c8be:	b9eb      	cbnz	r3, 800c8fc <_vfiprintf_r+0x78>
 800c8c0:	4629      	mov	r1, r5
 800c8c2:	4630      	mov	r0, r6
 800c8c4:	f7ff fb22 	bl	800bf0c <__swsetup_r>
 800c8c8:	b1c0      	cbz	r0, 800c8fc <_vfiprintf_r+0x78>
 800c8ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c8cc:	07dc      	lsls	r4, r3, #31
 800c8ce:	d50e      	bpl.n	800c8ee <_vfiprintf_r+0x6a>
 800c8d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c8d4:	b01d      	add	sp, #116	; 0x74
 800c8d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8da:	4b7b      	ldr	r3, [pc, #492]	; (800cac8 <_vfiprintf_r+0x244>)
 800c8dc:	429d      	cmp	r5, r3
 800c8de:	d101      	bne.n	800c8e4 <_vfiprintf_r+0x60>
 800c8e0:	68b5      	ldr	r5, [r6, #8]
 800c8e2:	e7df      	b.n	800c8a4 <_vfiprintf_r+0x20>
 800c8e4:	4b79      	ldr	r3, [pc, #484]	; (800cacc <_vfiprintf_r+0x248>)
 800c8e6:	429d      	cmp	r5, r3
 800c8e8:	bf08      	it	eq
 800c8ea:	68f5      	ldreq	r5, [r6, #12]
 800c8ec:	e7da      	b.n	800c8a4 <_vfiprintf_r+0x20>
 800c8ee:	89ab      	ldrh	r3, [r5, #12]
 800c8f0:	0598      	lsls	r0, r3, #22
 800c8f2:	d4ed      	bmi.n	800c8d0 <_vfiprintf_r+0x4c>
 800c8f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c8f6:	f7ff fd30 	bl	800c35a <__retarget_lock_release_recursive>
 800c8fa:	e7e9      	b.n	800c8d0 <_vfiprintf_r+0x4c>
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	9309      	str	r3, [sp, #36]	; 0x24
 800c900:	2320      	movs	r3, #32
 800c902:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c906:	f8cd 800c 	str.w	r8, [sp, #12]
 800c90a:	2330      	movs	r3, #48	; 0x30
 800c90c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cad0 <_vfiprintf_r+0x24c>
 800c910:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c914:	f04f 0901 	mov.w	r9, #1
 800c918:	4623      	mov	r3, r4
 800c91a:	469a      	mov	sl, r3
 800c91c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c920:	b10a      	cbz	r2, 800c926 <_vfiprintf_r+0xa2>
 800c922:	2a25      	cmp	r2, #37	; 0x25
 800c924:	d1f9      	bne.n	800c91a <_vfiprintf_r+0x96>
 800c926:	ebba 0b04 	subs.w	fp, sl, r4
 800c92a:	d00b      	beq.n	800c944 <_vfiprintf_r+0xc0>
 800c92c:	465b      	mov	r3, fp
 800c92e:	4622      	mov	r2, r4
 800c930:	4629      	mov	r1, r5
 800c932:	4630      	mov	r0, r6
 800c934:	f7ff ff93 	bl	800c85e <__sfputs_r>
 800c938:	3001      	adds	r0, #1
 800c93a:	f000 80aa 	beq.w	800ca92 <_vfiprintf_r+0x20e>
 800c93e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c940:	445a      	add	r2, fp
 800c942:	9209      	str	r2, [sp, #36]	; 0x24
 800c944:	f89a 3000 	ldrb.w	r3, [sl]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	f000 80a2 	beq.w	800ca92 <_vfiprintf_r+0x20e>
 800c94e:	2300      	movs	r3, #0
 800c950:	f04f 32ff 	mov.w	r2, #4294967295
 800c954:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c958:	f10a 0a01 	add.w	sl, sl, #1
 800c95c:	9304      	str	r3, [sp, #16]
 800c95e:	9307      	str	r3, [sp, #28]
 800c960:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c964:	931a      	str	r3, [sp, #104]	; 0x68
 800c966:	4654      	mov	r4, sl
 800c968:	2205      	movs	r2, #5
 800c96a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c96e:	4858      	ldr	r0, [pc, #352]	; (800cad0 <_vfiprintf_r+0x24c>)
 800c970:	f7f3 fc36 	bl	80001e0 <memchr>
 800c974:	9a04      	ldr	r2, [sp, #16]
 800c976:	b9d8      	cbnz	r0, 800c9b0 <_vfiprintf_r+0x12c>
 800c978:	06d1      	lsls	r1, r2, #27
 800c97a:	bf44      	itt	mi
 800c97c:	2320      	movmi	r3, #32
 800c97e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c982:	0713      	lsls	r3, r2, #28
 800c984:	bf44      	itt	mi
 800c986:	232b      	movmi	r3, #43	; 0x2b
 800c988:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c98c:	f89a 3000 	ldrb.w	r3, [sl]
 800c990:	2b2a      	cmp	r3, #42	; 0x2a
 800c992:	d015      	beq.n	800c9c0 <_vfiprintf_r+0x13c>
 800c994:	9a07      	ldr	r2, [sp, #28]
 800c996:	4654      	mov	r4, sl
 800c998:	2000      	movs	r0, #0
 800c99a:	f04f 0c0a 	mov.w	ip, #10
 800c99e:	4621      	mov	r1, r4
 800c9a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c9a4:	3b30      	subs	r3, #48	; 0x30
 800c9a6:	2b09      	cmp	r3, #9
 800c9a8:	d94e      	bls.n	800ca48 <_vfiprintf_r+0x1c4>
 800c9aa:	b1b0      	cbz	r0, 800c9da <_vfiprintf_r+0x156>
 800c9ac:	9207      	str	r2, [sp, #28]
 800c9ae:	e014      	b.n	800c9da <_vfiprintf_r+0x156>
 800c9b0:	eba0 0308 	sub.w	r3, r0, r8
 800c9b4:	fa09 f303 	lsl.w	r3, r9, r3
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	9304      	str	r3, [sp, #16]
 800c9bc:	46a2      	mov	sl, r4
 800c9be:	e7d2      	b.n	800c966 <_vfiprintf_r+0xe2>
 800c9c0:	9b03      	ldr	r3, [sp, #12]
 800c9c2:	1d19      	adds	r1, r3, #4
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	9103      	str	r1, [sp, #12]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	bfbb      	ittet	lt
 800c9cc:	425b      	neglt	r3, r3
 800c9ce:	f042 0202 	orrlt.w	r2, r2, #2
 800c9d2:	9307      	strge	r3, [sp, #28]
 800c9d4:	9307      	strlt	r3, [sp, #28]
 800c9d6:	bfb8      	it	lt
 800c9d8:	9204      	strlt	r2, [sp, #16]
 800c9da:	7823      	ldrb	r3, [r4, #0]
 800c9dc:	2b2e      	cmp	r3, #46	; 0x2e
 800c9de:	d10c      	bne.n	800c9fa <_vfiprintf_r+0x176>
 800c9e0:	7863      	ldrb	r3, [r4, #1]
 800c9e2:	2b2a      	cmp	r3, #42	; 0x2a
 800c9e4:	d135      	bne.n	800ca52 <_vfiprintf_r+0x1ce>
 800c9e6:	9b03      	ldr	r3, [sp, #12]
 800c9e8:	1d1a      	adds	r2, r3, #4
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	9203      	str	r2, [sp, #12]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	bfb8      	it	lt
 800c9f2:	f04f 33ff 	movlt.w	r3, #4294967295
 800c9f6:	3402      	adds	r4, #2
 800c9f8:	9305      	str	r3, [sp, #20]
 800c9fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cae0 <_vfiprintf_r+0x25c>
 800c9fe:	7821      	ldrb	r1, [r4, #0]
 800ca00:	2203      	movs	r2, #3
 800ca02:	4650      	mov	r0, sl
 800ca04:	f7f3 fbec 	bl	80001e0 <memchr>
 800ca08:	b140      	cbz	r0, 800ca1c <_vfiprintf_r+0x198>
 800ca0a:	2340      	movs	r3, #64	; 0x40
 800ca0c:	eba0 000a 	sub.w	r0, r0, sl
 800ca10:	fa03 f000 	lsl.w	r0, r3, r0
 800ca14:	9b04      	ldr	r3, [sp, #16]
 800ca16:	4303      	orrs	r3, r0
 800ca18:	3401      	adds	r4, #1
 800ca1a:	9304      	str	r3, [sp, #16]
 800ca1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca20:	482c      	ldr	r0, [pc, #176]	; (800cad4 <_vfiprintf_r+0x250>)
 800ca22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ca26:	2206      	movs	r2, #6
 800ca28:	f7f3 fbda 	bl	80001e0 <memchr>
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	d03f      	beq.n	800cab0 <_vfiprintf_r+0x22c>
 800ca30:	4b29      	ldr	r3, [pc, #164]	; (800cad8 <_vfiprintf_r+0x254>)
 800ca32:	bb1b      	cbnz	r3, 800ca7c <_vfiprintf_r+0x1f8>
 800ca34:	9b03      	ldr	r3, [sp, #12]
 800ca36:	3307      	adds	r3, #7
 800ca38:	f023 0307 	bic.w	r3, r3, #7
 800ca3c:	3308      	adds	r3, #8
 800ca3e:	9303      	str	r3, [sp, #12]
 800ca40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca42:	443b      	add	r3, r7
 800ca44:	9309      	str	r3, [sp, #36]	; 0x24
 800ca46:	e767      	b.n	800c918 <_vfiprintf_r+0x94>
 800ca48:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca4c:	460c      	mov	r4, r1
 800ca4e:	2001      	movs	r0, #1
 800ca50:	e7a5      	b.n	800c99e <_vfiprintf_r+0x11a>
 800ca52:	2300      	movs	r3, #0
 800ca54:	3401      	adds	r4, #1
 800ca56:	9305      	str	r3, [sp, #20]
 800ca58:	4619      	mov	r1, r3
 800ca5a:	f04f 0c0a 	mov.w	ip, #10
 800ca5e:	4620      	mov	r0, r4
 800ca60:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca64:	3a30      	subs	r2, #48	; 0x30
 800ca66:	2a09      	cmp	r2, #9
 800ca68:	d903      	bls.n	800ca72 <_vfiprintf_r+0x1ee>
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d0c5      	beq.n	800c9fa <_vfiprintf_r+0x176>
 800ca6e:	9105      	str	r1, [sp, #20]
 800ca70:	e7c3      	b.n	800c9fa <_vfiprintf_r+0x176>
 800ca72:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca76:	4604      	mov	r4, r0
 800ca78:	2301      	movs	r3, #1
 800ca7a:	e7f0      	b.n	800ca5e <_vfiprintf_r+0x1da>
 800ca7c:	ab03      	add	r3, sp, #12
 800ca7e:	9300      	str	r3, [sp, #0]
 800ca80:	462a      	mov	r2, r5
 800ca82:	4b16      	ldr	r3, [pc, #88]	; (800cadc <_vfiprintf_r+0x258>)
 800ca84:	a904      	add	r1, sp, #16
 800ca86:	4630      	mov	r0, r6
 800ca88:	f3af 8000 	nop.w
 800ca8c:	4607      	mov	r7, r0
 800ca8e:	1c78      	adds	r0, r7, #1
 800ca90:	d1d6      	bne.n	800ca40 <_vfiprintf_r+0x1bc>
 800ca92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca94:	07d9      	lsls	r1, r3, #31
 800ca96:	d405      	bmi.n	800caa4 <_vfiprintf_r+0x220>
 800ca98:	89ab      	ldrh	r3, [r5, #12]
 800ca9a:	059a      	lsls	r2, r3, #22
 800ca9c:	d402      	bmi.n	800caa4 <_vfiprintf_r+0x220>
 800ca9e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800caa0:	f7ff fc5b 	bl	800c35a <__retarget_lock_release_recursive>
 800caa4:	89ab      	ldrh	r3, [r5, #12]
 800caa6:	065b      	lsls	r3, r3, #25
 800caa8:	f53f af12 	bmi.w	800c8d0 <_vfiprintf_r+0x4c>
 800caac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800caae:	e711      	b.n	800c8d4 <_vfiprintf_r+0x50>
 800cab0:	ab03      	add	r3, sp, #12
 800cab2:	9300      	str	r3, [sp, #0]
 800cab4:	462a      	mov	r2, r5
 800cab6:	4b09      	ldr	r3, [pc, #36]	; (800cadc <_vfiprintf_r+0x258>)
 800cab8:	a904      	add	r1, sp, #16
 800caba:	4630      	mov	r0, r6
 800cabc:	f000 f880 	bl	800cbc0 <_printf_i>
 800cac0:	e7e4      	b.n	800ca8c <_vfiprintf_r+0x208>
 800cac2:	bf00      	nop
 800cac4:	08037da4 	.word	0x08037da4
 800cac8:	08037dc4 	.word	0x08037dc4
 800cacc:	08037d84 	.word	0x08037d84
 800cad0:	08037de4 	.word	0x08037de4
 800cad4:	08037dee 	.word	0x08037dee
 800cad8:	00000000 	.word	0x00000000
 800cadc:	0800c85f 	.word	0x0800c85f
 800cae0:	08037dea 	.word	0x08037dea

0800cae4 <_printf_common>:
 800cae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cae8:	4616      	mov	r6, r2
 800caea:	4699      	mov	r9, r3
 800caec:	688a      	ldr	r2, [r1, #8]
 800caee:	690b      	ldr	r3, [r1, #16]
 800caf0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800caf4:	4293      	cmp	r3, r2
 800caf6:	bfb8      	it	lt
 800caf8:	4613      	movlt	r3, r2
 800cafa:	6033      	str	r3, [r6, #0]
 800cafc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cb00:	4607      	mov	r7, r0
 800cb02:	460c      	mov	r4, r1
 800cb04:	b10a      	cbz	r2, 800cb0a <_printf_common+0x26>
 800cb06:	3301      	adds	r3, #1
 800cb08:	6033      	str	r3, [r6, #0]
 800cb0a:	6823      	ldr	r3, [r4, #0]
 800cb0c:	0699      	lsls	r1, r3, #26
 800cb0e:	bf42      	ittt	mi
 800cb10:	6833      	ldrmi	r3, [r6, #0]
 800cb12:	3302      	addmi	r3, #2
 800cb14:	6033      	strmi	r3, [r6, #0]
 800cb16:	6825      	ldr	r5, [r4, #0]
 800cb18:	f015 0506 	ands.w	r5, r5, #6
 800cb1c:	d106      	bne.n	800cb2c <_printf_common+0x48>
 800cb1e:	f104 0a19 	add.w	sl, r4, #25
 800cb22:	68e3      	ldr	r3, [r4, #12]
 800cb24:	6832      	ldr	r2, [r6, #0]
 800cb26:	1a9b      	subs	r3, r3, r2
 800cb28:	42ab      	cmp	r3, r5
 800cb2a:	dc26      	bgt.n	800cb7a <_printf_common+0x96>
 800cb2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cb30:	1e13      	subs	r3, r2, #0
 800cb32:	6822      	ldr	r2, [r4, #0]
 800cb34:	bf18      	it	ne
 800cb36:	2301      	movne	r3, #1
 800cb38:	0692      	lsls	r2, r2, #26
 800cb3a:	d42b      	bmi.n	800cb94 <_printf_common+0xb0>
 800cb3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cb40:	4649      	mov	r1, r9
 800cb42:	4638      	mov	r0, r7
 800cb44:	47c0      	blx	r8
 800cb46:	3001      	adds	r0, #1
 800cb48:	d01e      	beq.n	800cb88 <_printf_common+0xa4>
 800cb4a:	6823      	ldr	r3, [r4, #0]
 800cb4c:	68e5      	ldr	r5, [r4, #12]
 800cb4e:	6832      	ldr	r2, [r6, #0]
 800cb50:	f003 0306 	and.w	r3, r3, #6
 800cb54:	2b04      	cmp	r3, #4
 800cb56:	bf08      	it	eq
 800cb58:	1aad      	subeq	r5, r5, r2
 800cb5a:	68a3      	ldr	r3, [r4, #8]
 800cb5c:	6922      	ldr	r2, [r4, #16]
 800cb5e:	bf0c      	ite	eq
 800cb60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb64:	2500      	movne	r5, #0
 800cb66:	4293      	cmp	r3, r2
 800cb68:	bfc4      	itt	gt
 800cb6a:	1a9b      	subgt	r3, r3, r2
 800cb6c:	18ed      	addgt	r5, r5, r3
 800cb6e:	2600      	movs	r6, #0
 800cb70:	341a      	adds	r4, #26
 800cb72:	42b5      	cmp	r5, r6
 800cb74:	d11a      	bne.n	800cbac <_printf_common+0xc8>
 800cb76:	2000      	movs	r0, #0
 800cb78:	e008      	b.n	800cb8c <_printf_common+0xa8>
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	4652      	mov	r2, sl
 800cb7e:	4649      	mov	r1, r9
 800cb80:	4638      	mov	r0, r7
 800cb82:	47c0      	blx	r8
 800cb84:	3001      	adds	r0, #1
 800cb86:	d103      	bne.n	800cb90 <_printf_common+0xac>
 800cb88:	f04f 30ff 	mov.w	r0, #4294967295
 800cb8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb90:	3501      	adds	r5, #1
 800cb92:	e7c6      	b.n	800cb22 <_printf_common+0x3e>
 800cb94:	18e1      	adds	r1, r4, r3
 800cb96:	1c5a      	adds	r2, r3, #1
 800cb98:	2030      	movs	r0, #48	; 0x30
 800cb9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cb9e:	4422      	add	r2, r4
 800cba0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cba4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cba8:	3302      	adds	r3, #2
 800cbaa:	e7c7      	b.n	800cb3c <_printf_common+0x58>
 800cbac:	2301      	movs	r3, #1
 800cbae:	4622      	mov	r2, r4
 800cbb0:	4649      	mov	r1, r9
 800cbb2:	4638      	mov	r0, r7
 800cbb4:	47c0      	blx	r8
 800cbb6:	3001      	adds	r0, #1
 800cbb8:	d0e6      	beq.n	800cb88 <_printf_common+0xa4>
 800cbba:	3601      	adds	r6, #1
 800cbbc:	e7d9      	b.n	800cb72 <_printf_common+0x8e>
	...

0800cbc0 <_printf_i>:
 800cbc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cbc4:	460c      	mov	r4, r1
 800cbc6:	4691      	mov	r9, r2
 800cbc8:	7e27      	ldrb	r7, [r4, #24]
 800cbca:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cbcc:	2f78      	cmp	r7, #120	; 0x78
 800cbce:	4680      	mov	r8, r0
 800cbd0:	469a      	mov	sl, r3
 800cbd2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cbd6:	d807      	bhi.n	800cbe8 <_printf_i+0x28>
 800cbd8:	2f62      	cmp	r7, #98	; 0x62
 800cbda:	d80a      	bhi.n	800cbf2 <_printf_i+0x32>
 800cbdc:	2f00      	cmp	r7, #0
 800cbde:	f000 80d8 	beq.w	800cd92 <_printf_i+0x1d2>
 800cbe2:	2f58      	cmp	r7, #88	; 0x58
 800cbe4:	f000 80a3 	beq.w	800cd2e <_printf_i+0x16e>
 800cbe8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cbec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cbf0:	e03a      	b.n	800cc68 <_printf_i+0xa8>
 800cbf2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cbf6:	2b15      	cmp	r3, #21
 800cbf8:	d8f6      	bhi.n	800cbe8 <_printf_i+0x28>
 800cbfa:	a001      	add	r0, pc, #4	; (adr r0, 800cc00 <_printf_i+0x40>)
 800cbfc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800cc00:	0800cc59 	.word	0x0800cc59
 800cc04:	0800cc6d 	.word	0x0800cc6d
 800cc08:	0800cbe9 	.word	0x0800cbe9
 800cc0c:	0800cbe9 	.word	0x0800cbe9
 800cc10:	0800cbe9 	.word	0x0800cbe9
 800cc14:	0800cbe9 	.word	0x0800cbe9
 800cc18:	0800cc6d 	.word	0x0800cc6d
 800cc1c:	0800cbe9 	.word	0x0800cbe9
 800cc20:	0800cbe9 	.word	0x0800cbe9
 800cc24:	0800cbe9 	.word	0x0800cbe9
 800cc28:	0800cbe9 	.word	0x0800cbe9
 800cc2c:	0800cd79 	.word	0x0800cd79
 800cc30:	0800cc9d 	.word	0x0800cc9d
 800cc34:	0800cd5b 	.word	0x0800cd5b
 800cc38:	0800cbe9 	.word	0x0800cbe9
 800cc3c:	0800cbe9 	.word	0x0800cbe9
 800cc40:	0800cd9b 	.word	0x0800cd9b
 800cc44:	0800cbe9 	.word	0x0800cbe9
 800cc48:	0800cc9d 	.word	0x0800cc9d
 800cc4c:	0800cbe9 	.word	0x0800cbe9
 800cc50:	0800cbe9 	.word	0x0800cbe9
 800cc54:	0800cd63 	.word	0x0800cd63
 800cc58:	680b      	ldr	r3, [r1, #0]
 800cc5a:	1d1a      	adds	r2, r3, #4
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	600a      	str	r2, [r1, #0]
 800cc60:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cc64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cc68:	2301      	movs	r3, #1
 800cc6a:	e0a3      	b.n	800cdb4 <_printf_i+0x1f4>
 800cc6c:	6825      	ldr	r5, [r4, #0]
 800cc6e:	6808      	ldr	r0, [r1, #0]
 800cc70:	062e      	lsls	r6, r5, #24
 800cc72:	f100 0304 	add.w	r3, r0, #4
 800cc76:	d50a      	bpl.n	800cc8e <_printf_i+0xce>
 800cc78:	6805      	ldr	r5, [r0, #0]
 800cc7a:	600b      	str	r3, [r1, #0]
 800cc7c:	2d00      	cmp	r5, #0
 800cc7e:	da03      	bge.n	800cc88 <_printf_i+0xc8>
 800cc80:	232d      	movs	r3, #45	; 0x2d
 800cc82:	426d      	negs	r5, r5
 800cc84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc88:	485e      	ldr	r0, [pc, #376]	; (800ce04 <_printf_i+0x244>)
 800cc8a:	230a      	movs	r3, #10
 800cc8c:	e019      	b.n	800ccc2 <_printf_i+0x102>
 800cc8e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800cc92:	6805      	ldr	r5, [r0, #0]
 800cc94:	600b      	str	r3, [r1, #0]
 800cc96:	bf18      	it	ne
 800cc98:	b22d      	sxthne	r5, r5
 800cc9a:	e7ef      	b.n	800cc7c <_printf_i+0xbc>
 800cc9c:	680b      	ldr	r3, [r1, #0]
 800cc9e:	6825      	ldr	r5, [r4, #0]
 800cca0:	1d18      	adds	r0, r3, #4
 800cca2:	6008      	str	r0, [r1, #0]
 800cca4:	0628      	lsls	r0, r5, #24
 800cca6:	d501      	bpl.n	800ccac <_printf_i+0xec>
 800cca8:	681d      	ldr	r5, [r3, #0]
 800ccaa:	e002      	b.n	800ccb2 <_printf_i+0xf2>
 800ccac:	0669      	lsls	r1, r5, #25
 800ccae:	d5fb      	bpl.n	800cca8 <_printf_i+0xe8>
 800ccb0:	881d      	ldrh	r5, [r3, #0]
 800ccb2:	4854      	ldr	r0, [pc, #336]	; (800ce04 <_printf_i+0x244>)
 800ccb4:	2f6f      	cmp	r7, #111	; 0x6f
 800ccb6:	bf0c      	ite	eq
 800ccb8:	2308      	moveq	r3, #8
 800ccba:	230a      	movne	r3, #10
 800ccbc:	2100      	movs	r1, #0
 800ccbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ccc2:	6866      	ldr	r6, [r4, #4]
 800ccc4:	60a6      	str	r6, [r4, #8]
 800ccc6:	2e00      	cmp	r6, #0
 800ccc8:	bfa2      	ittt	ge
 800ccca:	6821      	ldrge	r1, [r4, #0]
 800cccc:	f021 0104 	bicge.w	r1, r1, #4
 800ccd0:	6021      	strge	r1, [r4, #0]
 800ccd2:	b90d      	cbnz	r5, 800ccd8 <_printf_i+0x118>
 800ccd4:	2e00      	cmp	r6, #0
 800ccd6:	d04d      	beq.n	800cd74 <_printf_i+0x1b4>
 800ccd8:	4616      	mov	r6, r2
 800ccda:	fbb5 f1f3 	udiv	r1, r5, r3
 800ccde:	fb03 5711 	mls	r7, r3, r1, r5
 800cce2:	5dc7      	ldrb	r7, [r0, r7]
 800cce4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cce8:	462f      	mov	r7, r5
 800ccea:	42bb      	cmp	r3, r7
 800ccec:	460d      	mov	r5, r1
 800ccee:	d9f4      	bls.n	800ccda <_printf_i+0x11a>
 800ccf0:	2b08      	cmp	r3, #8
 800ccf2:	d10b      	bne.n	800cd0c <_printf_i+0x14c>
 800ccf4:	6823      	ldr	r3, [r4, #0]
 800ccf6:	07df      	lsls	r7, r3, #31
 800ccf8:	d508      	bpl.n	800cd0c <_printf_i+0x14c>
 800ccfa:	6923      	ldr	r3, [r4, #16]
 800ccfc:	6861      	ldr	r1, [r4, #4]
 800ccfe:	4299      	cmp	r1, r3
 800cd00:	bfde      	ittt	le
 800cd02:	2330      	movle	r3, #48	; 0x30
 800cd04:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cd08:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cd0c:	1b92      	subs	r2, r2, r6
 800cd0e:	6122      	str	r2, [r4, #16]
 800cd10:	f8cd a000 	str.w	sl, [sp]
 800cd14:	464b      	mov	r3, r9
 800cd16:	aa03      	add	r2, sp, #12
 800cd18:	4621      	mov	r1, r4
 800cd1a:	4640      	mov	r0, r8
 800cd1c:	f7ff fee2 	bl	800cae4 <_printf_common>
 800cd20:	3001      	adds	r0, #1
 800cd22:	d14c      	bne.n	800cdbe <_printf_i+0x1fe>
 800cd24:	f04f 30ff 	mov.w	r0, #4294967295
 800cd28:	b004      	add	sp, #16
 800cd2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd2e:	4835      	ldr	r0, [pc, #212]	; (800ce04 <_printf_i+0x244>)
 800cd30:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cd34:	6823      	ldr	r3, [r4, #0]
 800cd36:	680e      	ldr	r6, [r1, #0]
 800cd38:	061f      	lsls	r7, r3, #24
 800cd3a:	f856 5b04 	ldr.w	r5, [r6], #4
 800cd3e:	600e      	str	r6, [r1, #0]
 800cd40:	d514      	bpl.n	800cd6c <_printf_i+0x1ac>
 800cd42:	07d9      	lsls	r1, r3, #31
 800cd44:	bf44      	itt	mi
 800cd46:	f043 0320 	orrmi.w	r3, r3, #32
 800cd4a:	6023      	strmi	r3, [r4, #0]
 800cd4c:	b91d      	cbnz	r5, 800cd56 <_printf_i+0x196>
 800cd4e:	6823      	ldr	r3, [r4, #0]
 800cd50:	f023 0320 	bic.w	r3, r3, #32
 800cd54:	6023      	str	r3, [r4, #0]
 800cd56:	2310      	movs	r3, #16
 800cd58:	e7b0      	b.n	800ccbc <_printf_i+0xfc>
 800cd5a:	6823      	ldr	r3, [r4, #0]
 800cd5c:	f043 0320 	orr.w	r3, r3, #32
 800cd60:	6023      	str	r3, [r4, #0]
 800cd62:	2378      	movs	r3, #120	; 0x78
 800cd64:	4828      	ldr	r0, [pc, #160]	; (800ce08 <_printf_i+0x248>)
 800cd66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cd6a:	e7e3      	b.n	800cd34 <_printf_i+0x174>
 800cd6c:	065e      	lsls	r6, r3, #25
 800cd6e:	bf48      	it	mi
 800cd70:	b2ad      	uxthmi	r5, r5
 800cd72:	e7e6      	b.n	800cd42 <_printf_i+0x182>
 800cd74:	4616      	mov	r6, r2
 800cd76:	e7bb      	b.n	800ccf0 <_printf_i+0x130>
 800cd78:	680b      	ldr	r3, [r1, #0]
 800cd7a:	6826      	ldr	r6, [r4, #0]
 800cd7c:	6960      	ldr	r0, [r4, #20]
 800cd7e:	1d1d      	adds	r5, r3, #4
 800cd80:	600d      	str	r5, [r1, #0]
 800cd82:	0635      	lsls	r5, r6, #24
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	d501      	bpl.n	800cd8c <_printf_i+0x1cc>
 800cd88:	6018      	str	r0, [r3, #0]
 800cd8a:	e002      	b.n	800cd92 <_printf_i+0x1d2>
 800cd8c:	0671      	lsls	r1, r6, #25
 800cd8e:	d5fb      	bpl.n	800cd88 <_printf_i+0x1c8>
 800cd90:	8018      	strh	r0, [r3, #0]
 800cd92:	2300      	movs	r3, #0
 800cd94:	6123      	str	r3, [r4, #16]
 800cd96:	4616      	mov	r6, r2
 800cd98:	e7ba      	b.n	800cd10 <_printf_i+0x150>
 800cd9a:	680b      	ldr	r3, [r1, #0]
 800cd9c:	1d1a      	adds	r2, r3, #4
 800cd9e:	600a      	str	r2, [r1, #0]
 800cda0:	681e      	ldr	r6, [r3, #0]
 800cda2:	6862      	ldr	r2, [r4, #4]
 800cda4:	2100      	movs	r1, #0
 800cda6:	4630      	mov	r0, r6
 800cda8:	f7f3 fa1a 	bl	80001e0 <memchr>
 800cdac:	b108      	cbz	r0, 800cdb2 <_printf_i+0x1f2>
 800cdae:	1b80      	subs	r0, r0, r6
 800cdb0:	6060      	str	r0, [r4, #4]
 800cdb2:	6863      	ldr	r3, [r4, #4]
 800cdb4:	6123      	str	r3, [r4, #16]
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cdbc:	e7a8      	b.n	800cd10 <_printf_i+0x150>
 800cdbe:	6923      	ldr	r3, [r4, #16]
 800cdc0:	4632      	mov	r2, r6
 800cdc2:	4649      	mov	r1, r9
 800cdc4:	4640      	mov	r0, r8
 800cdc6:	47d0      	blx	sl
 800cdc8:	3001      	adds	r0, #1
 800cdca:	d0ab      	beq.n	800cd24 <_printf_i+0x164>
 800cdcc:	6823      	ldr	r3, [r4, #0]
 800cdce:	079b      	lsls	r3, r3, #30
 800cdd0:	d413      	bmi.n	800cdfa <_printf_i+0x23a>
 800cdd2:	68e0      	ldr	r0, [r4, #12]
 800cdd4:	9b03      	ldr	r3, [sp, #12]
 800cdd6:	4298      	cmp	r0, r3
 800cdd8:	bfb8      	it	lt
 800cdda:	4618      	movlt	r0, r3
 800cddc:	e7a4      	b.n	800cd28 <_printf_i+0x168>
 800cdde:	2301      	movs	r3, #1
 800cde0:	4632      	mov	r2, r6
 800cde2:	4649      	mov	r1, r9
 800cde4:	4640      	mov	r0, r8
 800cde6:	47d0      	blx	sl
 800cde8:	3001      	adds	r0, #1
 800cdea:	d09b      	beq.n	800cd24 <_printf_i+0x164>
 800cdec:	3501      	adds	r5, #1
 800cdee:	68e3      	ldr	r3, [r4, #12]
 800cdf0:	9903      	ldr	r1, [sp, #12]
 800cdf2:	1a5b      	subs	r3, r3, r1
 800cdf4:	42ab      	cmp	r3, r5
 800cdf6:	dcf2      	bgt.n	800cdde <_printf_i+0x21e>
 800cdf8:	e7eb      	b.n	800cdd2 <_printf_i+0x212>
 800cdfa:	2500      	movs	r5, #0
 800cdfc:	f104 0619 	add.w	r6, r4, #25
 800ce00:	e7f5      	b.n	800cdee <_printf_i+0x22e>
 800ce02:	bf00      	nop
 800ce04:	08037df5 	.word	0x08037df5
 800ce08:	08037e06 	.word	0x08037e06

0800ce0c <_sbrk_r>:
 800ce0c:	b538      	push	{r3, r4, r5, lr}
 800ce0e:	4d06      	ldr	r5, [pc, #24]	; (800ce28 <_sbrk_r+0x1c>)
 800ce10:	2300      	movs	r3, #0
 800ce12:	4604      	mov	r4, r0
 800ce14:	4608      	mov	r0, r1
 800ce16:	602b      	str	r3, [r5, #0]
 800ce18:	f7f5 fb68 	bl	80024ec <_sbrk>
 800ce1c:	1c43      	adds	r3, r0, #1
 800ce1e:	d102      	bne.n	800ce26 <_sbrk_r+0x1a>
 800ce20:	682b      	ldr	r3, [r5, #0]
 800ce22:	b103      	cbz	r3, 800ce26 <_sbrk_r+0x1a>
 800ce24:	6023      	str	r3, [r4, #0]
 800ce26:	bd38      	pop	{r3, r4, r5, pc}
 800ce28:	2001b82c 	.word	0x2001b82c

0800ce2c <__sread>:
 800ce2c:	b510      	push	{r4, lr}
 800ce2e:	460c      	mov	r4, r1
 800ce30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce34:	f000 f8e0 	bl	800cff8 <_read_r>
 800ce38:	2800      	cmp	r0, #0
 800ce3a:	bfab      	itete	ge
 800ce3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ce3e:	89a3      	ldrhlt	r3, [r4, #12]
 800ce40:	181b      	addge	r3, r3, r0
 800ce42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ce46:	bfac      	ite	ge
 800ce48:	6563      	strge	r3, [r4, #84]	; 0x54
 800ce4a:	81a3      	strhlt	r3, [r4, #12]
 800ce4c:	bd10      	pop	{r4, pc}

0800ce4e <__swrite>:
 800ce4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce52:	461f      	mov	r7, r3
 800ce54:	898b      	ldrh	r3, [r1, #12]
 800ce56:	05db      	lsls	r3, r3, #23
 800ce58:	4605      	mov	r5, r0
 800ce5a:	460c      	mov	r4, r1
 800ce5c:	4616      	mov	r6, r2
 800ce5e:	d505      	bpl.n	800ce6c <__swrite+0x1e>
 800ce60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce64:	2302      	movs	r3, #2
 800ce66:	2200      	movs	r2, #0
 800ce68:	f000 f868 	bl	800cf3c <_lseek_r>
 800ce6c:	89a3      	ldrh	r3, [r4, #12]
 800ce6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce76:	81a3      	strh	r3, [r4, #12]
 800ce78:	4632      	mov	r2, r6
 800ce7a:	463b      	mov	r3, r7
 800ce7c:	4628      	mov	r0, r5
 800ce7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce82:	f000 b817 	b.w	800ceb4 <_write_r>

0800ce86 <__sseek>:
 800ce86:	b510      	push	{r4, lr}
 800ce88:	460c      	mov	r4, r1
 800ce8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce8e:	f000 f855 	bl	800cf3c <_lseek_r>
 800ce92:	1c43      	adds	r3, r0, #1
 800ce94:	89a3      	ldrh	r3, [r4, #12]
 800ce96:	bf15      	itete	ne
 800ce98:	6560      	strne	r0, [r4, #84]	; 0x54
 800ce9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ce9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cea2:	81a3      	strheq	r3, [r4, #12]
 800cea4:	bf18      	it	ne
 800cea6:	81a3      	strhne	r3, [r4, #12]
 800cea8:	bd10      	pop	{r4, pc}

0800ceaa <__sclose>:
 800ceaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ceae:	f000 b813 	b.w	800ced8 <_close_r>
	...

0800ceb4 <_write_r>:
 800ceb4:	b538      	push	{r3, r4, r5, lr}
 800ceb6:	4d07      	ldr	r5, [pc, #28]	; (800ced4 <_write_r+0x20>)
 800ceb8:	4604      	mov	r4, r0
 800ceba:	4608      	mov	r0, r1
 800cebc:	4611      	mov	r1, r2
 800cebe:	2200      	movs	r2, #0
 800cec0:	602a      	str	r2, [r5, #0]
 800cec2:	461a      	mov	r2, r3
 800cec4:	f7f5 fac1 	bl	800244a <_write>
 800cec8:	1c43      	adds	r3, r0, #1
 800ceca:	d102      	bne.n	800ced2 <_write_r+0x1e>
 800cecc:	682b      	ldr	r3, [r5, #0]
 800cece:	b103      	cbz	r3, 800ced2 <_write_r+0x1e>
 800ced0:	6023      	str	r3, [r4, #0]
 800ced2:	bd38      	pop	{r3, r4, r5, pc}
 800ced4:	2001b82c 	.word	0x2001b82c

0800ced8 <_close_r>:
 800ced8:	b538      	push	{r3, r4, r5, lr}
 800ceda:	4d06      	ldr	r5, [pc, #24]	; (800cef4 <_close_r+0x1c>)
 800cedc:	2300      	movs	r3, #0
 800cede:	4604      	mov	r4, r0
 800cee0:	4608      	mov	r0, r1
 800cee2:	602b      	str	r3, [r5, #0]
 800cee4:	f7f5 facd 	bl	8002482 <_close>
 800cee8:	1c43      	adds	r3, r0, #1
 800ceea:	d102      	bne.n	800cef2 <_close_r+0x1a>
 800ceec:	682b      	ldr	r3, [r5, #0]
 800ceee:	b103      	cbz	r3, 800cef2 <_close_r+0x1a>
 800cef0:	6023      	str	r3, [r4, #0]
 800cef2:	bd38      	pop	{r3, r4, r5, pc}
 800cef4:	2001b82c 	.word	0x2001b82c

0800cef8 <_fstat_r>:
 800cef8:	b538      	push	{r3, r4, r5, lr}
 800cefa:	4d07      	ldr	r5, [pc, #28]	; (800cf18 <_fstat_r+0x20>)
 800cefc:	2300      	movs	r3, #0
 800cefe:	4604      	mov	r4, r0
 800cf00:	4608      	mov	r0, r1
 800cf02:	4611      	mov	r1, r2
 800cf04:	602b      	str	r3, [r5, #0]
 800cf06:	f7f5 fac8 	bl	800249a <_fstat>
 800cf0a:	1c43      	adds	r3, r0, #1
 800cf0c:	d102      	bne.n	800cf14 <_fstat_r+0x1c>
 800cf0e:	682b      	ldr	r3, [r5, #0]
 800cf10:	b103      	cbz	r3, 800cf14 <_fstat_r+0x1c>
 800cf12:	6023      	str	r3, [r4, #0]
 800cf14:	bd38      	pop	{r3, r4, r5, pc}
 800cf16:	bf00      	nop
 800cf18:	2001b82c 	.word	0x2001b82c

0800cf1c <_isatty_r>:
 800cf1c:	b538      	push	{r3, r4, r5, lr}
 800cf1e:	4d06      	ldr	r5, [pc, #24]	; (800cf38 <_isatty_r+0x1c>)
 800cf20:	2300      	movs	r3, #0
 800cf22:	4604      	mov	r4, r0
 800cf24:	4608      	mov	r0, r1
 800cf26:	602b      	str	r3, [r5, #0]
 800cf28:	f7f5 fac7 	bl	80024ba <_isatty>
 800cf2c:	1c43      	adds	r3, r0, #1
 800cf2e:	d102      	bne.n	800cf36 <_isatty_r+0x1a>
 800cf30:	682b      	ldr	r3, [r5, #0]
 800cf32:	b103      	cbz	r3, 800cf36 <_isatty_r+0x1a>
 800cf34:	6023      	str	r3, [r4, #0]
 800cf36:	bd38      	pop	{r3, r4, r5, pc}
 800cf38:	2001b82c 	.word	0x2001b82c

0800cf3c <_lseek_r>:
 800cf3c:	b538      	push	{r3, r4, r5, lr}
 800cf3e:	4d07      	ldr	r5, [pc, #28]	; (800cf5c <_lseek_r+0x20>)
 800cf40:	4604      	mov	r4, r0
 800cf42:	4608      	mov	r0, r1
 800cf44:	4611      	mov	r1, r2
 800cf46:	2200      	movs	r2, #0
 800cf48:	602a      	str	r2, [r5, #0]
 800cf4a:	461a      	mov	r2, r3
 800cf4c:	f7f5 fac0 	bl	80024d0 <_lseek>
 800cf50:	1c43      	adds	r3, r0, #1
 800cf52:	d102      	bne.n	800cf5a <_lseek_r+0x1e>
 800cf54:	682b      	ldr	r3, [r5, #0]
 800cf56:	b103      	cbz	r3, 800cf5a <_lseek_r+0x1e>
 800cf58:	6023      	str	r3, [r4, #0]
 800cf5a:	bd38      	pop	{r3, r4, r5, pc}
 800cf5c:	2001b82c 	.word	0x2001b82c

0800cf60 <memmove>:
 800cf60:	4288      	cmp	r0, r1
 800cf62:	b510      	push	{r4, lr}
 800cf64:	eb01 0402 	add.w	r4, r1, r2
 800cf68:	d902      	bls.n	800cf70 <memmove+0x10>
 800cf6a:	4284      	cmp	r4, r0
 800cf6c:	4623      	mov	r3, r4
 800cf6e:	d807      	bhi.n	800cf80 <memmove+0x20>
 800cf70:	1e43      	subs	r3, r0, #1
 800cf72:	42a1      	cmp	r1, r4
 800cf74:	d008      	beq.n	800cf88 <memmove+0x28>
 800cf76:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cf7e:	e7f8      	b.n	800cf72 <memmove+0x12>
 800cf80:	4402      	add	r2, r0
 800cf82:	4601      	mov	r1, r0
 800cf84:	428a      	cmp	r2, r1
 800cf86:	d100      	bne.n	800cf8a <memmove+0x2a>
 800cf88:	bd10      	pop	{r4, pc}
 800cf8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cf8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cf92:	e7f7      	b.n	800cf84 <memmove+0x24>

0800cf94 <__malloc_lock>:
 800cf94:	4801      	ldr	r0, [pc, #4]	; (800cf9c <__malloc_lock+0x8>)
 800cf96:	f7ff b9df 	b.w	800c358 <__retarget_lock_acquire_recursive>
 800cf9a:	bf00      	nop
 800cf9c:	2001b824 	.word	0x2001b824

0800cfa0 <__malloc_unlock>:
 800cfa0:	4801      	ldr	r0, [pc, #4]	; (800cfa8 <__malloc_unlock+0x8>)
 800cfa2:	f7ff b9da 	b.w	800c35a <__retarget_lock_release_recursive>
 800cfa6:	bf00      	nop
 800cfa8:	2001b824 	.word	0x2001b824

0800cfac <_realloc_r>:
 800cfac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfae:	4607      	mov	r7, r0
 800cfb0:	4614      	mov	r4, r2
 800cfb2:	460e      	mov	r6, r1
 800cfb4:	b921      	cbnz	r1, 800cfc0 <_realloc_r+0x14>
 800cfb6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cfba:	4611      	mov	r1, r2
 800cfbc:	f7ff ba82 	b.w	800c4c4 <_malloc_r>
 800cfc0:	b922      	cbnz	r2, 800cfcc <_realloc_r+0x20>
 800cfc2:	f7ff fa2f 	bl	800c424 <_free_r>
 800cfc6:	4625      	mov	r5, r4
 800cfc8:	4628      	mov	r0, r5
 800cfca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfcc:	f000 f826 	bl	800d01c <_malloc_usable_size_r>
 800cfd0:	42a0      	cmp	r0, r4
 800cfd2:	d20f      	bcs.n	800cff4 <_realloc_r+0x48>
 800cfd4:	4621      	mov	r1, r4
 800cfd6:	4638      	mov	r0, r7
 800cfd8:	f7ff fa74 	bl	800c4c4 <_malloc_r>
 800cfdc:	4605      	mov	r5, r0
 800cfde:	2800      	cmp	r0, #0
 800cfe0:	d0f2      	beq.n	800cfc8 <_realloc_r+0x1c>
 800cfe2:	4631      	mov	r1, r6
 800cfe4:	4622      	mov	r2, r4
 800cfe6:	f7fe fe7b 	bl	800bce0 <memcpy>
 800cfea:	4631      	mov	r1, r6
 800cfec:	4638      	mov	r0, r7
 800cfee:	f7ff fa19 	bl	800c424 <_free_r>
 800cff2:	e7e9      	b.n	800cfc8 <_realloc_r+0x1c>
 800cff4:	4635      	mov	r5, r6
 800cff6:	e7e7      	b.n	800cfc8 <_realloc_r+0x1c>

0800cff8 <_read_r>:
 800cff8:	b538      	push	{r3, r4, r5, lr}
 800cffa:	4d07      	ldr	r5, [pc, #28]	; (800d018 <_read_r+0x20>)
 800cffc:	4604      	mov	r4, r0
 800cffe:	4608      	mov	r0, r1
 800d000:	4611      	mov	r1, r2
 800d002:	2200      	movs	r2, #0
 800d004:	602a      	str	r2, [r5, #0]
 800d006:	461a      	mov	r2, r3
 800d008:	f7f5 fa02 	bl	8002410 <_read>
 800d00c:	1c43      	adds	r3, r0, #1
 800d00e:	d102      	bne.n	800d016 <_read_r+0x1e>
 800d010:	682b      	ldr	r3, [r5, #0]
 800d012:	b103      	cbz	r3, 800d016 <_read_r+0x1e>
 800d014:	6023      	str	r3, [r4, #0]
 800d016:	bd38      	pop	{r3, r4, r5, pc}
 800d018:	2001b82c 	.word	0x2001b82c

0800d01c <_malloc_usable_size_r>:
 800d01c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d020:	1f18      	subs	r0, r3, #4
 800d022:	2b00      	cmp	r3, #0
 800d024:	bfbc      	itt	lt
 800d026:	580b      	ldrlt	r3, [r1, r0]
 800d028:	18c0      	addlt	r0, r0, r3
 800d02a:	4770      	bx	lr

0800d02c <_init>:
 800d02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d02e:	bf00      	nop
 800d030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d032:	bc08      	pop	{r3}
 800d034:	469e      	mov	lr, r3
 800d036:	4770      	bx	lr

0800d038 <_fini>:
 800d038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d03a:	bf00      	nop
 800d03c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d03e:	bc08      	pop	{r3}
 800d040:	469e      	mov	lr, r3
 800d042:	4770      	bx	lr
