Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 30 22:51:43 2020
| Host         : Laptop2n1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nexys4_StopWatch_control_sets_placed.rpt
| Design       : Nexys4_StopWatch
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            1 |
| No           | No                    | Yes                    |              73 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              19 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+---------------+------------------+------------------+----------------+
|                    Clock Signal                   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------------------+---------------+------------------+------------------+----------------+
|  btnd_inst/q_reg_reg_0                            |               | btnC_IBUF        |                1 |              1 |
|  SevSeg_inst/nolabel_line46/digit0/CLK            | state_reg     | btnC_IBUF        |                1 |              4 |
|  SevSeg_inst/count_inst1/clock_div_reg_0          | state_reg     | btnC_IBUF        |                1 |              5 |
|  SevSeg_inst/nolabel_line46/digit0/tick_0         | state_reg     | btnC_IBUF        |                1 |              5 |
|  SevSeg_inst/nolabel_line46/digit1/tick_reg_reg_0 | state_reg     | btnC_IBUF        |                2 |              5 |
|  SevSeg_inst/count_inst0/CLK                      |               | btnC_IBUF        |                3 |              6 |
|  clk_IBUF_BUFG                                    |               |                  |                1 |              8 |
|  clk_IBUF_BUFG                                    |               | btnC_IBUF        |               18 |             66 |
+---------------------------------------------------+---------------+------------------+------------------+----------------+


