#cell2 * mx3sb0_fp hns * 1 CMOS 1024 v8r4.4
# "19-Nov-97 GMT" "18:16:48 GMT" "19-Nov-97 GMT" "18:16:48 GMT" fitpath * .
H 3;
B 0 9;
X 1 1 SEL0;
X 9 2 SEL1;
X 5 3 S0I0;
X 2 4 S1I0;
X 6 5 S2I0;
X 7 6 S3I0;
X 3 7 VDD;
X 4 8 VSS;
X 8 9 VSS1;
G 10 BULK;
T P u12 @ 13 1 .2483E-01 1 3 11 3;
T E u10 @ 7 1 .1337E-01 1 4 11 4;
T P u9 @ 54 1 .10314 1 5 3 3;
T P u8 @ 54 1 .10314 11 3 2 3;
T E u7 @ 27 1 .5157E-01 11 4 2 4;
T E u11 @ 27 1 .5157E-01 1 5 4 4;
T E u13 @ 27 1 .5157E-01 9 7 4 4;
T P u14 @ 54 1 .10314 9 7 3 3;
T P u15 @ 13 1 .2483E-01 9 3 12 3;
T E u16 @ 27 1 .5157E-01 12 4 6 4;
T P u17 @ 54 1 .10314 12 3 6 3;
T E u18 @ 7 1 .1337E-01 9 4 12 4;
E;
