#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../cmucal.h"

enum qch_id {
	AOC_CMU_AOC_QCH = QCH_TYPE,
	AOC_SYSCTRL_APB_QCH,
	BAAW_AOC_QCH,
	D_TZPC_AOC_QCH,
	GPC_AOC_QCH,
	LHM_AXI_D_HSI0AOC_QCH,
	LHM_AXI_G_AOC_QCH,
	LHM_AXI_P_AOC_QCH,
	LHS_ATB_T_AOC_QCH,
	LHS_AXI_D_AOC_QCH,
	LHS_AXI_P_AOCAPM_QCH,
	LHS_AXI_P_AOCHSI0_QCH,
	PPMU_AOC_QCH,
	PPMU_USB_QCH,
	SSMT_AOC_QCH,
	SYSMMU_AOC_QCH_S1,
	SYSMMU_AOC_QCH_S2,
	SYSREG_AOC_QCH,
	UASC_AOC_QCH,
	APBIF_GPIO_ALIVE_QCH,
	APBIF_GPIO_FAR_ALIVE_QCH,
	APBIF_PMU_ALIVE_QCH,
	APBIF_RTC_QCH,
	APBIF_TRTC_QCH,
	APM_CMU_APM_QCH,
	APM_USI0_UART_QCH,
	APM_USI0_USI_QCH,
	APM_USI1_UART_QCH,
	D_TZPC_APM_QCH,
	GPC_APM_QCH,
	GREBEINTEGRATION_QCH_GREBE,
	GREBEINTEGRATION_QCH_DBG,
	INTMEM_QCH,
	LHM_AXI_G_SWD_QCH,
	LHM_AXI_P_AOCAPM_QCH,
	LHM_AXI_P_APM_QCH,
	LHS_AXI_D_APM_QCH,
	LHS_AXI_G_DBGCORE_QCH,
	LHS_AXI_G_SCAN2DRAM_QCH,
	MAILBOX_APM_AOC_QCH,
	MAILBOX_APM_AP_QCH,
	MAILBOX_APM_GSA_QCH,
	MAILBOX_APM_SWD_QCH,
	MAILBOX_APM_TPU_QCH,
	MAILBOX_AP_AOC_QCH,
	MAILBOX_AP_DBGCORE_QCH,
	PMU_INTR_GEN_QCH,
	ROM_CRC32_HOST_QCH,
	RSTNSYNC_CLK_APM_BUS_QCH_GREBE,
	RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG,
	SPEEDY_APM_QCH,
	SPEEDY_SUB_APM_QCH,
	SSMT_D_APM_QCH,
	SSMT_G_DBGCORE_QCH,
	SS_DBGCORE_QCH_GREBE,
	SS_DBGCORE_QCH_DBG,
	SYSMMU_D_APM_QCH,
	SYSREG_APM_QCH,
	UASC_APM_QCH,
	UASC_DBGCORE_QCH,
	UASC_G_SWD_QCH,
	UASC_P_AOCAPM_QCH,
	UASC_P_APM_QCH,
	WDT_APM_QCH,
	BO_QCH,
	BO_CMU_BO_QCH,
	D_TZPC_BO_QCH,
	GPC_BO_QCH,
	LHM_AXI_P_BO_QCH,
	LHS_AXI_D_BO_QCH,
	PPMU_BO_QCH,
	SSMT_BO_QCH,
	SYSMMU_BO_QCH_S1,
	SYSMMU_BO_QCH_S2,
	SYSREG_BO_QCH,
	UASC_BO_QCH,
	BUS0_CMU_BUS0_QCH,
	CMU_BUS0_CMUREF_QCH,
	D_TZPC_BUS0_QCH,
	GPC_BUS0_QCH,
	LHM_ACEL_D_HSI0_QCH,
	LHM_ACEL_D_HSI1_QCH,
	LHM_AXI_D_AOC_QCH,
	LHM_AXI_D_APM_QCH,
	LHM_AXI_D_GSA_QCH,
	LHM_AXI_G_CSSYS_QCH,
	LHS_AXI_P_AOC_QCH,
	LHS_AXI_P_GSA_QCH,
	LHS_AXI_P_HSI0_QCH,
	LHS_AXI_P_HSI1_QCH,
	PPC_CYCLE_AOC_QCH,
	SYSREG_BUS0_QCH,
	TREX_D_BUS0_QCH,
	TREX_P_BUS0_QCH,
	BUS1_CMU_BUS1_QCH,
	CMU_BUS1_CMUREF_QCH,
	D_TZPC_BUS1_QCH,
	GPC_BUS1_QCH,
	LHM_ACEL_D2_G2D_QCH,
	LHM_ACEL_D_HSI2_QCH,
	LHM_ACEL_D_MISC_QCH,
	LHM_AXI_D0_CSIS_QCH,
	LHM_AXI_D0_DPU_QCH,
	LHM_AXI_D0_G2D_QCH,
	LHM_AXI_D0_GDC_QCH,
	LHM_AXI_D0_MCSC_QCH,
	LHM_AXI_D0_MFC_QCH,
	LHM_AXI_D0_TNR_QCH,
	LHM_AXI_D1_CSIS_QCH,
	LHM_AXI_D1_DPU_QCH,
	LHM_AXI_D1_G2D_QCH,
	LHM_AXI_D1_GDC_QCH,
	LHM_AXI_D1_MCSC_QCH,
	LHM_AXI_D1_MFC_QCH,
	LHM_AXI_D1_TNR_QCH,
	LHM_AXI_D2_DPU_QCH,
	LHM_AXI_D2_GDC_QCH,
	LHM_AXI_D2_MCSC_QCH,
	LHM_AXI_D2_TNR_QCH,
	LHM_AXI_D3_TNR_QCH,
	LHM_AXI_D4_TNR_QCH,
	LHM_AXI_D_BO_QCH,
	LHM_AXI_D_DNS_QCH,
	LHM_AXI_D_G3AA_QCH,
	LHM_AXI_D_IPP_QCH,
	LHS_AXI_P_BO_QCH,
	LHS_AXI_P_CSIS_QCH,
	LHS_AXI_P_DISP_QCH,
	LHS_AXI_P_DNS_QCH,
	LHS_AXI_P_DPU_QCH,
	LHS_AXI_P_G2D_QCH,
	LHS_AXI_P_G3AA_QCH,
	LHS_AXI_P_GDC_QCH,
	LHS_AXI_P_HSI2_QCH,
	LHS_AXI_P_IPP_QCH,
	LHS_AXI_P_ITP_QCH,
	LHS_AXI_P_MCSC_QCH,
	LHS_AXI_P_MFC_QCH,
	LHS_AXI_P_PDP_QCH,
	LHS_AXI_P_TNR_QCH,
	SYSREG_BUS1_QCH,
	TREX_D_BUS1_QCH,
	TREX_P_BUS1_QCH,
	BUS2_CMU_BUS2_QCH,
	CMU_BUS2_CMUREF_QCH,
	D_TZPC_BUS2_QCH,
	GPC_BUS2_QCH,
	LHM_ACEL_D0_G3D_QCH,
	LHM_ACEL_D1_G3D_QCH,
	LHM_ACEL_D2_G3D_QCH,
	LHM_ACEL_D3_G3D_QCH,
	LHM_AXI_D_TPU_QCH,
	LHS_AXI_P_G3D_QCH,
	LHS_AXI_P_TPU_QCH,
	PPCFW_G3D0_QCH,
	PPCFW_G3D1_QCH,
	PPC_CYCLE_BUS2_S0_QCH,
	PPC_CYCLE_G3D0_QCH,
	PPC_CYCLE_TPU_QCH,
	SSMT_G3D0_QCH,
	SSMT_G3D1_QCH,
	SSMT_G3D2_QCH,
	SSMT_G3D3_QCH,
	SYSMMU_G3D0_QCH,
	SYSMMU_G3D1_QCH,
	SYSMMU_G3D2_QCH,
	SYSMMU_G3D3_QCH,
	SYSREG_BUS2_QCH,
	TREX_D_BUS2_QCH,
	TREX_P_BUS2_QCH,
	CMU_TOP_CMUREF_QCH,
	DFTMUX_CMU_QCH_CIS_CLK0,
	DFTMUX_CMU_QCH_CIS_CLK1,
	DFTMUX_CMU_QCH_CIS_CLK2,
	DFTMUX_CMU_QCH_CIS_CLK3,
	DFTMUX_CMU_QCH_CIS_CLK4,
	DFTMUX_CMU_QCH_CIS_CLK5,
	DFTMUX_CMU_QCH_CIS_CLK6,
	DFTMUX_CMU_QCH_CIS_CLK7,
	OTP_QCH,
	BDU_QCH,
	CCI_QCH,
	CMU_CORE_CMUREF_QCH,
	CORE_CMU_CORE_QCH,
	CPE425_QCH,
	D_TZPC_CORE_QCH,
	GPC_CORE_QCH,
	LHM_ACEL_D_EH_QCH,
	LHM_ACE_D0_CLUSTER0_QCH,
	LHM_ACE_D1_CLUSTER0_QCH,
	LHM_AXI_G_CORE_QCH,
	LHS_ATB_T_BDU_QCH,
	LHS_ATB_T_SLC_QCH,
	LHS_AXI_P_APM_QCH,
	LHS_AXI_P_CPUCL0_QCH,
	LHS_AXI_P_EH_QCH,
	LHS_AXI_P_GIC_QCH,
	LHS_AXI_P_MIF0_QCH,
	LHS_AXI_P_MIF1_QCH,
	LHS_AXI_P_MIF2_QCH,
	LHS_AXI_P_MIF3_QCH,
	LHS_AXI_P_MISC_QCH,
	LHS_AXI_P_PERIC0_QCH,
	LHS_AXI_P_PERIC1_QCH,
	PPC_BUS0_M0_CYCLE_QCH,
	PPC_BUS2_M0_CYCLE_QCH,
	PPC_BUS2_M1_EVENT_QCH,
	PPC_CCI_M1_CYCLE_QCH,
	PPC_CPUCL0_D0_CYCLE_QCH,
	PPC_DBG_CC_QCH,
	PPC_EH_CYCLE_QCH,
	PPC_IO_CYCLE_QCH,
	PPMU_ACE_CPUCL0_QCH,
	PPMU_ACE_CPUCL1_QCH,
	SFR_APBIF_CMU_TOPC_QCH,
	SLC_CB_QCH,
	SLC_CH_QCH,
	SLC_CH1_QCH,
	SLC_CH2_QCH,
	SLC_CH3_QCH,
	SYSREG_CORE_QCH,
	TREX_D_CORE_QCH,
	TREX_P_CORE_QCH,
	ADM_APB_G_CLUSTER0_QCH,
	BPS_CPUCL0_QCH,
	CLUSTER0_QCH_SCLK,
	CLUSTER0_QCH_ATCLK,
	CLUSTER0_QCH_GIC,
	CLUSTER0_QCH_PCLK,
	CLUSTER0_QCH_PERIPHCLK,
	CLUSTER0_QCH_DBG_PD,
	CLUSTER0_QCH_PDBGCLK,
	CMU_CPUCL0_CMUREF_QCH,
	CMU_CPUCL0_SHORTSTOP_QCH,
	CPUCL0_CMU_CPUCL0_QCH,
	CSSYS_QCH,
	D_TZPC_CPUCL0_QCH,
	GPC_CPUCL0_QCH,
	HPM_APBIF_CPUCL0_QCH,
	LHM_AST_IRI_GICCPU_QCH,
	LHM_ATB_T0_CLUSTER0_QCH,
	LHM_ATB_T0_TPUCPUCL0_QCH,
	LHM_ATB_T1_CLUSTER0_QCH,
	LHM_ATB_T1_TPUCPUCL0_QCH,
	LHM_ATB_T2_CLUSTER0_QCH,
	LHM_ATB_T3_CLUSTER0_QCH,
	LHM_ATB_T4_CLUSTER0_QCH,
	LHM_ATB_T5_CLUSTER0_QCH,
	LHM_ATB_T6_CLUSTER0_QCH,
	LHM_ATB_T7_CLUSTER0_QCH,
	LHM_ATB_T_AOC_QCH,
	LHM_ATB_T_BDU_QCH,
	LHM_ATB_T_GSA_QCH,
	LHM_ATB_T_SLC_QCH,
	LHM_AXI_G_DBGCORE_QCH,
	LHM_AXI_G_INT_CSSYS_QCH,
	LHM_AXI_G_INT_DBGCORE_QCH,
	LHM_AXI_G_INT_HSI0_QCH,
	LHM_AXI_G_INT_STM_QCH,
	LHM_AXI_P_CPUCL0_QCH,
	LHS_ACE_D0_CLUSTER0_QCH,
	LHS_ACE_D1_CLUSTER0_QCH,
	LHS_AST_ICC_CPUGIC_QCH,
	LHS_ATB_T0_CLUSTER0_QCH,
	LHS_ATB_T1_CLUSTER0_QCH,
	LHS_ATB_T2_CLUSTER0_QCH,
	LHS_ATB_T3_CLUSTER0_QCH,
	LHS_ATB_T4_CLUSTER0_QCH,
	LHS_ATB_T5_CLUSTER0_QCH,
	LHS_ATB_T6_CLUSTER0_QCH,
	LHS_ATB_T7_CLUSTER0_QCH,
	LHS_AXI_G_CSSYS_QCH,
	LHS_AXI_G_ETR_HSI0_QCH,
	LHS_AXI_G_INT_CSSYS_QCH,
	LHS_AXI_G_INT_DBGCORE_QCH,
	LHS_AXI_G_INT_HSI0_QCH,
	LHS_AXI_G_INT_STM_QCH,
	SSMT_CPUCL0_QCH,
	SYSMMU_S2_CPUCL0_QCH,
	SYSREG_CPUCL0_QCH,
	TREX_CPUCL0_QCH,
	CMU_CPUCL1_CMUREF_QCH,
	CMU_CPUCL1_SHORTSTOP_QCH,
	CPUCL1_QCH_MID,
	CPUCL1_CMU_CPUCL1_QCH,
	CMU_CPUCL2_CMUREF_QCH,
	CMU_CPUCL2_SHORTSTOP_QCH,
	CPUCL2_QCH_BIG,
	CPUCL2_CMU_CPUCL2_QCH,
	CSISX8_QCH_C2_CSIS,
	CSISX8_QCH_CSIS_DMA,
	CSISX8_QCH_EBUF,
	CSIS_CMU_CSIS_QCH,
	D_TZPC_CSIS_QCH,
	GPC_CSIS_QCH,
	LHM_AST_OTF0_PDPCSIS_QCH,
	LHM_AST_OTF1_PDPCSIS_QCH,
	LHM_AST_OTF2_PDPCSIS_QCH,
	LHM_AST_SOTF0_IPPCSIS_QCH,
	LHM_AST_SOTF1_IPPCSIS_QCH,
	LHM_AST_SOTF2_IPPCSIS_QCH,
	LHM_AST_VO_MCSCCSIS_QCH,
	LHM_AST_ZOTF0_IPPCSIS_QCH,
	LHM_AST_ZOTF1_IPPCSIS_QCH,
	LHM_AST_ZOTF2_IPPCSIS_QCH,
	LHM_AXI_D_PDPCSIS_QCH,
	LHM_AXI_P_CSIS_QCH,
	LHS_AST_OTF0_CSISPDP_QCH,
	LHS_AST_OTF1_CSISPDP_QCH,
	LHS_AST_OTF2_CSISPDP_QCH,
	LHS_AST_VO_CSISPDP_QCH,
	LHS_AXI_D0_CSIS_QCH,
	LHS_AXI_D1_CSIS_QCH,
	MIPI_PHY_LINK_WRAP_QCH_CSIS0,
	MIPI_PHY_LINK_WRAP_QCH_CSIS1,
	MIPI_PHY_LINK_WRAP_QCH_CSIS2,
	MIPI_PHY_LINK_WRAP_QCH_CSIS3,
	MIPI_PHY_LINK_WRAP_QCH_CSIS4,
	MIPI_PHY_LINK_WRAP_QCH_CSIS5,
	MIPI_PHY_LINK_WRAP_QCH_CSIS6,
	MIPI_PHY_LINK_WRAP_QCH_CSIS7,
	PPMU_D0_QCH,
	PPMU_D1_QCH,
	QE_CSIS_DMA0_QCH,
	QE_CSIS_DMA1_QCH,
	QE_CSIS_DMA2_QCH,
	QE_CSIS_DMA3_QCH,
	QE_STRP0_QCH,
	QE_STRP1_QCH,
	QE_STRP2_QCH,
	QE_ZSL0_QCH,
	QE_ZSL1_QCH,
	QE_ZSL2_QCH,
	SSMT_D0_QCH,
	SSMT_D1_QCH,
	SYSMMU_D0_CSIS_QCH_S1,
	SYSMMU_D0_CSIS_QCH_S2,
	SYSMMU_D1_CSIS_QCH_S1,
	SYSMMU_D1_CSIS_QCH_S2,
	SYSREG_CSIS_QCH,
	DISP_CMU_DISP_QCH,
	DPUB_QCH,
	D_TZPC_DISP_QCH,
	GPC_DISP_QCH,
	LHM_AXI_P_DISP_QCH,
	SYSREG_DISP_QCH,
	DNS_QCH_00,
	DNS_QCH_01,
	DNS_CMU_DNS_QCH,
	D_TZPC_DNS_QCH,
	GPC_DNS_QCH,
	LHM_AST_CTL_ITPDNS_QCH,
	LHM_AST_OTF_IPPDNS_QCH,
	LHM_AST_OTF_ITPDNS_QCH,
	LHM_AST_VO_IPPDNS_QCH,
	LHM_AXI_D_IPPDNS_QCH,
	LHM_AXI_D_MCSCDNS_QCH,
	LHM_AXI_D_PDPDNS_QCH,
	LHM_AXI_P_DNS_QCH,
	LHS_AST_CTL_DNSITP_QCH,
	LHS_AST_OTF0_DNSITP_QCH,
	LHS_AST_OTF0_DNSMCSC_QCH,
	LHS_AST_OTF1_DNSITP_QCH,
	LHS_AST_OTF1_DNSMCSC_QCH,
	LHS_AST_OTF2_DNSITP_QCH,
	LHS_AST_OTF2_DNSMCSC_QCH,
	LHS_AST_OTF_DNSGDC_QCH,
	LHS_AST_VO_DNSTNR_QCH,
	LHS_AXI_D_DNS_QCH,
	PPMU_DNS_QCH,
	QE_DNS_QCH,
	SSMT_DNS_QCH,
	SYSMMU_DNS_QCH_S1,
	SYSMMU_DNS_QCH_S2,
	SYSREG_DNS_QCH,
	DPUF_QCH_DPU_DMA,
	DPUF_QCH_DPU_DPP,
	DPU_CMU_DPU_QCH,
	D_TZPC_DPU_QCH,
	GPC_DPU_QCH,
	LHM_AXI_P_DPU_QCH,
	LHS_AXI_D0_DPU_QCH,
	LHS_AXI_D1_DPU_QCH,
	LHS_AXI_D2_DPU_QCH,
	PPMU_DPUD0_QCH,
	PPMU_DPUD1_QCH,
	PPMU_DPUD2_QCH,
	SSMT_DPU0_QCH,
	SSMT_DPU1_QCH,
	SSMT_DPU2_QCH,
	SYSMMU_DPUD0_QCH_S1,
	SYSMMU_DPUD0_QCH_S2,
	SYSMMU_DPUD1_QCH_S1,
	SYSMMU_DPUD1_QCH_S2,
	SYSMMU_DPUD2_QCH_S1,
	SYSMMU_DPUD2_QCH_S2,
	SYSREG_DPU_QCH,
	D_TZPC_EH_QCH,
	EH_QCH,
	EH_CMU_EH_QCH,
	GPC_EH_QCH,
	LHM_AXI_P_EH_QCH,
	LHS_ACEL_D_EH_QCH,
	PPMU_EH_QCH,
	QE_EH_QCH,
	SSMT_EH_QCH,
	SYSMMU_EH_QCH,
	SYSREG_EH_QCH,
	UASC_EH_QCH,
	D_TZPC_G2D_QCH,
	G2D_QCH,
	G2D_CMU_G2D_QCH,
	GPC_G2D_QCH,
	JPEG_QCH,
	LHM_AXI_P_G2D_QCH,
	LHS_ACEL_D2_G2D_QCH,
	LHS_AXI_D0_G2D_QCH,
	LHS_AXI_D1_G2D_QCH,
	PPMU_D0_G2D_QCH,
	PPMU_D1_G2D_QCH,
	PPMU_D2_G2D_QCH,
	SSMT_D0_G2D_QCH,
	SSMT_D1_G2D_QCH,
	SSMT_D2_G2D_QCH,
	SYSMMU_D0_G2D_QCH_0,
	SYSMMU_D0_G2D_QCH_1,
	SYSMMU_D1_G2D_QCH_0,
	SYSMMU_D1_G2D_QCH_1,
	SYSMMU_D2_G2D_QCH_0,
	SYSMMU_D2_G2D_QCH_1,
	SYSREG_G2D_QCH,
	D_TZPC_G3AA_QCH,
	G3AA_QCH,
	G3AA_CMU_G3AA_QCH,
	GPC_G3AA_QCH,
	LHM_AST_OTF0_PDPG3AA_QCH,
	LHM_AST_OTF1_PDPG3AA_QCH,
	LHM_AST_OTF2_PDPG3AA_QCH,
	LHM_AST_YOTF0_PDPG3AA_QCH,
	LHM_AST_YOTF1_PDPG3AA_QCH,
	LHM_AXI_P_G3AA_QCH,
	LHS_AXI_D_G3AA_QCH,
	PPMU_G3AA_QCH,
	SSMT_G3AA_QCH,
	SYSMMU_G3AA_QCH_S1,
	SYSMMU_G3AA_QCH_S2,
	SYSREG_G3AA_QCH,
	ADD_APBIF_G3D_QCH,
	ADD_G3D_QCH,
	ASB_G3D_QCH_LH_D0_G3D,
	ASB_G3D_QCH_LH_D1_G3D,
	ASB_G3D_QCH_LH_D2_G3D,
	ASB_G3D_QCH_LH_D3_G3D,
	BUSIF_HPMG3D_QCH,
	D_TZPC_G3D_QCH,
	G3D_CMU_G3D_QCH,
	GPC_G3D_QCH,
	GPU_QCH,
	LHM_AXI_P_G3D_QCH,
	LHM_AXI_P_INT_G3D_QCH,
	LHS_AXI_P_INT_G3D_QCH,
	RSTNSYNC_CLK_G3D_DD_QCH,
	SYSREG_G3D_QCH,
	UASC_G3D_QCH,
	D_TZPC_GDC_QCH,
	GDC0_QCH_CLK,
	GDC0_QCH_C2CLK,
	GDC1_QCH_CLK,
	GDC1_QCH_C2CLK,
	GDC_CMU_GDC_QCH,
	GPC_GDC_QCH,
	LHM_AST_INT_GDC0GDC1_QCH,
	LHM_AST_INT_GDC1SCSC_QCH,
	LHM_AST_OTF_DNSGDC_QCH,
	LHM_AST_OTF_TNRGDC_QCH,
	LHM_AST_VO_TNRGDC_QCH,
	LHM_AXI_P_GDC_QCH,
	LHS_AST_INT_GDC0GDC1_QCH,
	LHS_AST_INT_GDC1SCSC_QCH,
	LHS_AST_VO_GDCMCSC_QCH,
	LHS_AXI_D0_GDC_QCH,
	LHS_AXI_D1_GDC_QCH,
	LHS_AXI_D2_GDC_QCH,
	PPMU_D0_GDC_QCH,
	PPMU_D1_GDC_QCH,
	PPMU_D_SCSC_QCH,
	QE_D0_SCSC_QCH,
	QE_D1_SCSC_QCH,
	SCSC_QCH_CLK,
	SCSC_QCH_C2CLK,
	SSMT_D0_GDC_QCH,
	SSMT_D1_GDC_QCH,
	SSMT_D_SCSC_QCH,
	SYSMMU_D0_GDC_QCH_S1,
	SYSMMU_D0_GDC_QCH_S2,
	SYSMMU_D1_GDC_QCH_S1,
	SYSMMU_D1_GDC_QCH_S2,
	SYSMMU_D2_GDC_QCH_S1,
	SYSMMU_D2_GDC_QCH_S2,
	SYSREG_GDC_QCH,
	DP_LINK_QCH_PCLK,
	DP_LINK_QCH_GTC_CLK,
	D_TZPC_HSI0_QCH,
	ETR_MIU_QCH_ACLK,
	ETR_MIU_QCH_PCLK,
	GPC_HSI0_QCH,
	HSI0_CMU_HSI0_QCH,
	LHM_AXI_G_ETR_HSI0_QCH,
	LHM_AXI_P_AOCHSI0_QCH,
	LHM_AXI_P_HSI0_QCH,
	LHS_ACEL_D_HSI0_QCH,
	LHS_AXI_D_HSI0AOC_QCH,
	PPMU_HSI0_AOC_QCH,
	PPMU_HSI0_BUS0_QCH,
	SSMT_USB_QCH,
	SYSMMU_USB_QCH,
	SYSREG_HSI0_QCH,
	UASC_HSI0_CTRL_QCH,
	UASC_HSI0_LINK_QCH,
	USB31DRD_QCH_REF,
	USB31DRD_QCH_SLV_CTRL,
	USB31DRD_QCH_SLV_LINK,
	USB31DRD_QCH_APB,
	USB31DRD_QCH_PCS,
	USB31DRD_QCH_DBG,
	USB31DRD_QCH,
	D_TZPC_HSI1_QCH,
	GPC_HSI1_QCH,
	GPIO_HSI1_QCH,
	HSI1_CMU_HSI1_QCH,
	LHM_AXI_P_HSI1_QCH,
	LHS_ACEL_D_HSI1_QCH,
	PCIE_GEN4_0_QCH_DBG_1,
	PCIE_GEN4_0_QCH_AXI_1,
	PCIE_GEN4_0_QCH_APB_1,
	PCIE_GEN4_0_QCH_SCLK_1,
	PCIE_GEN4_0_QCH_PCS_APB,
	PCIE_GEN4_0_QCH_PMA_APB,
	PCIE_GEN4_0_QCH_DBG_2,
	PCIE_GEN4_0_QCH_AXI_2,
	PCIE_GEN4_0_QCH_APB_2,
	PCIE_GEN4_0_QCH_UDBG,
	PCIE_GEN4_0_QCH,
	PCIE_IA_GEN4A_0_QCH,
	PCIE_IA_GEN4B_0_QCH,
	PPMU_HSI1_QCH,
	QE_PCIE_GEN4A_HSI1_QCH,
	QE_PCIE_GEN4B_HSI1_QCH,
	SSMT_HSI1_QCH,
	SSMT_PCIE_IA_GEN4A_0_QCH,
	SSMT_PCIE_IA_GEN4B_0_QCH,
	SYSMMU_HSI1_QCH,
	SYSREG_HSI1_QCH,
	UASC_PCIE_GEN4A_DBI_0_QCH,
	UASC_PCIE_GEN4A_SLV_0_QCH,
	UASC_PCIE_GEN4B_DBI_0_QCH,
	UASC_PCIE_GEN4B_SLV_0_QCH,
	D_TZPC_HSI2_QCH,
	GPC_HSI2_QCH,
	GPIO_HSI2_QCH,
	HSI2_CMU_HSI2_QCH,
	LHM_AXI_P_HSI2_QCH,
	LHS_ACEL_D_HSI2_QCH,
	MMC_CARD_QCH,
	PCIE_GEN4_1_QCH_AXI_1,
	PCIE_GEN4_1_QCH_APB_1,
	PCIE_GEN4_1_QCH_DBG_1,
	PCIE_GEN4_1_QCH_PCS_APB,
	PCIE_GEN4_1_QCH_SCLK_1,
	PCIE_GEN4_1_QCH_PMA_APB,
	PCIE_GEN4_1_QCH_AXI_2,
	PCIE_GEN4_1_QCH_DBG_2,
	PCIE_GEN4_1_QCH_APB_2,
	PCIE_GEN4_1_QCH_UDBG,
	PCIE_IA_GEN4A_1_QCH,
	PCIE_IA_GEN4B_1_QCH,
	PPMU_HSI2_QCH,
	QE_MMC_CARD_HSI2_QCH,
	QE_PCIE_GEN4A_HSI2_QCH,
	QE_PCIE_GEN4B_HSI2_QCH,
	QE_UFS_EMBD_HSI2_QCH,
	SSMT_HSI2_QCH,
	SSMT_PCIE_IA_GEN4A_1_QCH,
	SSMT_PCIE_IA_GEN4B_1_QCH,
	SYSMMU_HSI2_QCH,
	SYSREG_HSI2_QCH,
	UASC_PCIE_GEN4A_DBI_1_QCH,
	UASC_PCIE_GEN4A_SLV_1_QCH,
	UASC_PCIE_GEN4B_DBI_1_QCH,
	UASC_PCIE_GEN4B_SLV_1_QCH,
	UFS_EMBD_QCH,
	UFS_EMBD_QCH_FMP,
	D_TZPC_IPP_QCH,
	GPC_IPP_QCH,
	IPP_CMU_IPP_QCH,
	LHM_AST_OTF0_PDPIPP_QCH,
	LHM_AST_OTF1_PDPIPP_QCH,
	LHM_AST_OTF2_PDPIPP_QCH,
	LHM_AST_VO_PDPIPP_QCH,
	LHM_AXI_P_IPP_QCH,
	LHS_AST_OTF_IPPDNS_QCH,
	LHS_AST_SOTF0_IPPCSIS_QCH,
	LHS_AST_SOTF1_IPPCSIS_QCH,
	LHS_AST_SOTF2_IPPCSIS_QCH,
	LHS_AST_VO_IPPDNS_QCH,
	LHS_AST_ZOTF0_IPPCSIS_QCH,
	LHS_AST_ZOTF1_IPPCSIS_QCH,
	LHS_AST_ZOTF2_IPPCSIS_QCH,
	LHS_AXI_D_IPP_QCH,
	LHS_AXI_D_IPPDNS_QCH,
	PPMU_IPP_QCH,
	PPMU_MSA_QCH,
	QE_ALIGN0_QCH,
	QE_ALIGN1_QCH,
	QE_ALIGN2_QCH,
	QE_ALIGN3_QCH,
	QE_ALN_STAT_QCH,
	QE_FDPIG_QCH,
	QE_RGBH0_QCH,
	QE_RGBH1_QCH,
	QE_RGBH2_QCH,
	QE_THSTAT_QCH,
	QE_TNR_MSA0_QCH,
	QE_TNR_MSA1_QCH,
	SIPU_IPP_QCH,
	SSMT_ALIGN0_QCH,
	SSMT_ALIGN1_QCH,
	SSMT_ALIGN2_QCH,
	SSMT_ALIGN3_QCH,
	SSMT_ALN_STAT_QCH,
	SSMT_FDPIG_QCH,
	SSMT_RGBH0_QCH,
	SSMT_RGBH1_QCH,
	SSMT_RGBH2_QCH,
	SSMT_THSTAT_QCH,
	SSMT_TNR_MSA0_QCH,
	SSMT_TNR_MSA1_QCH,
	SYSMMU_IPP_QCH_S1,
	SYSMMU_IPP_QCH_S2,
	SYSREG_IPP_QCH,
	TNR_A_QCH,
	D_TZPC_ITP_QCH,
	GPC_ITP_QCH,
	ITP_QCH,
	ITP_CMU_ITP_QCH,
	LHM_AST_CTL_DNSITP_QCH,
	LHM_AST_OTF0_DNSITP_QCH,
	LHM_AST_OTF1_DNSITP_QCH,
	LHM_AST_OTF2_DNSITP_QCH,
	LHM_AXI_P_ITP_QCH,
	LHS_AST_CTL_ITPDNS_QCH,
	LHS_AST_OTF_ITPDNS_QCH,
	SYSREG_ITP_QCH,
	C2R_MCSC_QCH,
	D_TZPC_MCSC_QCH,
	GPC_MCSC_QCH,
	ITSC_QCH_CLK,
	ITSC_QCH_C2,
	LHM_AST_INT_ITSCMCSC_QCH,
	LHM_AST_OTF0_DNSMCSC_QCH,
	LHM_AST_OTF1_DNSMCSC_QCH,
	LHM_AST_OTF2_DNSMCSC_QCH,
	LHM_AST_OTF_TNRMCSC_QCH,
	LHM_AST_VO_GDCMCSC_QCH,
	LHM_AXI_P_MCSC_QCH,
	LHS_AST_INT_ITSCMCSC_QCH,
	LHS_AST_OTF_MCSCTNR_QCH,
	LHS_AST_VO_MCSCCSIS_QCH,
	LHS_AXI_D0_MCSC_QCH,
	LHS_AXI_D1_MCSC_QCH,
	LHS_AXI_D2_MCSC_QCH,
	LHS_AXI_D_MCSCDNS_QCH,
	MCSC_QCH_CLK,
	MCSC_QCH_C2CLK,
	MCSC_CMU_MCSC_QCH,
	PPMU_D0_ITSC_QCH,
	PPMU_D0_MCSC_QCH,
	PPMU_D1_ITSC_QCH,
	PPMU_D1_MCSC_QCH,
	QE_D0_MCSC_QCH,
	QE_D1_ITSC_QCH,
	QE_D1_MCSC_QCH,
	QE_D2_ITSC_QCH,
	QE_D2_MCSC_QCH,
	QE_D3_MCSC_QCH,
	QE_D4_MCSC_QCH,
	SSMT_D0_ITSC_QCH,
	SSMT_D0_MCSC_QCH,
	SSMT_D1_ITSC_QCH,
	SSMT_D1_MCSC_QCH,
	SYSMMU_D0_MCSC_QCH_S1,
	SYSMMU_D0_MCSC_QCH_S2,
	SYSMMU_D1_MCSC_QCH_S1,
	SYSMMU_D1_MCSC_QCH_S2,
	SYSMMU_D2_MCSC_QCH_S1,
	SYSMMU_D2_MCSC_QCH_S2,
	SYSREG_MCSC_QCH,
	D_TZPC_MFC_QCH,
	GPC_MFC_QCH,
	LHM_AXI_P_MFC_QCH,
	LHS_AXI_D0_MFC_QCH,
	LHS_AXI_D1_MFC_QCH,
	MFC_QCH,
	MFC_CMU_MFC_QCH,
	PPMU_D0_MFC_QCH,
	PPMU_D1_MFC_QCH,
	RSTNSYNC_CLK_MFC_BUSD_SW_RESET_QCH,
	SSMT_D0_MFC_QCH,
	SSMT_D1_MFC_QCH,
	SYSMMU_D0_MFC_QCH_0,
	SYSMMU_D0_MFC_QCH_1,
	SYSMMU_D1_MFC_QCH_0,
	SYSMMU_D1_MFC_QCH_1,
	SYSREG_MFC_QCH,
	APBBR_DDRPHY_QCH,
	APBBR_DMC_QCH,
	CMU_MIF_CMUREF_QCH,
	DMC_QCH,
	D_TZPC_MIF_QCH,
	GEN_WREN_SECURE_QCH,
	GPC_MIF_QCH,
	LHM_AXI_P_MIF_QCH,
	MIF_CMU_MIF_QCH,
	QCH_ADAPTER_PPC_DEBUG_QCH,
	SYSREG_MIF_QCH,
	ADM_AHB_SSS_QCH,
	DIT_QCH,
	D_TZPC_MISC_QCH,
	GIC_QCH,
	GPC_MISC_QCH,
	LHM_AST_ICC_CPUGIC_QCH,
	LHM_AXI_D_SSS_QCH,
	LHM_AXI_P_GIC_QCH,
	LHM_AXI_P_MISC_QCH,
	LHS_ACEL_D_MISC_QCH,
	LHS_AST_IRI_GICCPU_QCH,
	LHS_AXI_D_SSS_QCH,
	MCT_QCH,
	MISC_CMU_MISC_QCH,
	OTP_CON_BIRA_QCH,
	OTP_CON_BISR_QCH,
	OTP_CON_TOP_QCH,
	PDMA_QCH,
	PPMU_DMA_QCH,
	PPMU_MISC_QCH,
	PUF_QCH,
	QE_DIT_QCH,
	QE_PDMA_QCH,
	QE_PPMU_DMA_QCH,
	QE_RTIC_QCH,
	QE_SPDMA_QCH,
	QE_SSS_QCH,
	RTIC_QCH,
	SPDMA_QCH,
	SSMT_DIT_QCH,
	SSMT_PDMA_QCH,
	SSMT_PPMU_DMA_QCH,
	SSMT_RTIC_QCH,
	SSMT_SPDMA_QCH,
	SSMT_SSS_QCH,
	SSS_QCH,
	SYSMMU_MISC_QCH,
	SYSMMU_SSS_QCH,
	SYSREG_MISC_QCH,
	TMU_SUB_QCH,
	TMU_TOP_QCH,
	WDT_CLUSTER0_QCH,
	WDT_CLUSTER1_QCH,
	D_TZPC_PDP_QCH,
	GPC_PDP_QCH,
	LHM_AST_OTF0_CSISPDP_QCH,
	LHM_AST_OTF1_CSISPDP_QCH,
	LHM_AST_OTF2_CSISPDP_QCH,
	LHM_AST_VO_CSISPDP_QCH,
	LHM_AXI_P_PDP_QCH,
	LHS_AST_OTF0_PDPCSIS_QCH,
	LHS_AST_OTF0_PDPG3AA_QCH,
	LHS_AST_OTF0_PDPIPP_QCH,
	LHS_AST_OTF1_PDPCSIS_QCH,
	LHS_AST_OTF1_PDPG3AA_QCH,
	LHS_AST_OTF1_PDPIPP_QCH,
	LHS_AST_OTF2_PDPCSIS_QCH,
	LHS_AST_OTF2_PDPG3AA_QCH,
	LHS_AST_OTF2_PDPIPP_QCH,
	LHS_AST_VO_PDPIPP_QCH,
	LHS_AST_YOTF0_PDPG3AA_QCH,
	LHS_AST_YOTF1_PDPG3AA_QCH,
	LHS_AXI_D_PDPCSIS_QCH,
	LHS_AXI_D_PDPDNS_QCH,
	PDP_CMU_PDP_QCH,
	PDP_TOP_QCH_C2_PDP,
	PDP_TOP_QCH_PDP_TOP,
	PPMU_VRA_QCH,
	QE_PDP_AF0_QCH,
	QE_PDP_AF1_QCH,
	QE_PDP_STAT0_QCH,
	QE_PDP_STAT1_QCH,
	QE_VRA_QCH,
	SSMT_PDP_STAT_QCH,
	SSMT_VRA_QCH,
	SYSREG_PDP_QCH,
	VRA_QCH,
	D_TZPC_PERIC0_QCH,
	GPC_PERIC0_QCH,
	GPIO_PERIC0_QCH,
	LHM_AXI_P_PERIC0_QCH,
	PERIC0_CMU_PERIC0_QCH,
	PERIC0_TOP0_QCH_USI1_USI,
	PERIC0_TOP0_QCH_USI2_USI,
	PERIC0_TOP0_QCH_USI3_USI,
	PERIC0_TOP0_QCH_USI4_USI,
	PERIC0_TOP0_QCH_USI5_USI,
	PERIC0_TOP0_QCH_USI6_USI,
	PERIC0_TOP0_QCH_I3C1,
	PERIC0_TOP0_QCH_I3C2,
	PERIC0_TOP0_QCH_I3C3,
	PERIC0_TOP0_QCH_I3C4,
	PERIC0_TOP0_QCH_I3C5,
	PERIC0_TOP0_QCH_I3C6,
	PERIC0_TOP0_QCH_I3C7,
	PERIC0_TOP0_QCH_I3C8,
	PERIC0_TOP0_QCH_USI7_USI,
	PERIC0_TOP0_QCH_USI8_USI,
	PERIC0_TOP0_QCH_S1,
	PERIC0_TOP0_QCH_S2,
	PERIC0_TOP0_QCH_S3,
	PERIC0_TOP0_QCH_S4,
	PERIC0_TOP0_QCH_S5,
	PERIC0_TOP0_QCH_S6,
	PERIC0_TOP0_QCH_S7,
	PERIC0_TOP0_QCH_S8,
	PERIC0_TOP1_QCH_USI0_UART,
	PERIC0_TOP1_QCH_USI14_USI,
	SYSREG_PERIC0_QCH,
	D_TZPC_PERIC1_QCH,
	GPC_PERIC1_QCH,
	GPIO_PERIC1_QCH,
	LHM_AXI_P_PERIC1_QCH,
	PERIC1_CMU_PERIC1_QCH,
	PERIC1_TOP0_QCH_USI0_USI,
	PERIC1_TOP0_QCH_USI10_USI,
	PERIC1_TOP0_QCH_USI11_USI,
	PERIC1_TOP0_QCH_USI12_USI,
	PERIC1_TOP0_QCH_I3C0,
	PERIC1_TOP0_QCH_PWM,
	PERIC1_TOP0_QCH_USI9_USI,
	PERIC1_TOP0_QCH_USI13_USI,
	PERIC1_TOP0_QCH_S,
	SYSREG_PERIC1_QCH,
	BIS_S2D_QCH,
	LHM_AXI_G_SCAN2DRAM_QCH,
	S2D_CMU_S2D_QCH,
	D_TZPC_TNR_QCH,
	GPC_TNR_QCH,
	LHM_AST_OTF_MCSCTNR_QCH,
	LHM_AST_VO_DNSTNR_QCH,
	LHM_AXI_P_TNR_QCH,
	LHS_AST_OTF_TNRGDC_QCH,
	LHS_AST_OTF_TNRMCSC_QCH,
	LHS_AST_VO_TNRGDC_QCH,
	LHS_AXI_D0_TNR_QCH,
	LHS_AXI_D1_TNR_QCH,
	LHS_AXI_D2_TNR_QCH,
	LHS_AXI_D3_TNR_QCH,
	LHS_AXI_D4_TNR_QCH,
	PPMU_D0_TNR_QCH,
	PPMU_D1_TNR_QCH,
	PPMU_D2_TNR_QCH,
	PPMU_D3_TNR_QCH,
	PPMU_D4_TNR_QCH,
	PPMU_D5_TNR_QCH,
	PPMU_D6_TNR_QCH,
	PPMU_D7_TNR_QCH,
	QE_D0_TNR_QCH,
	QE_D1_TNR_QCH,
	QE_D5_TNR_QCH,
	QE_D6_TNR_QCH,
	QE_D7_TNR_QCH,
	SSMT_D0_TNR_QCH,
	SSMT_D1_TNR_QCH,
	SSMT_D2_TNR_QCH,
	SSMT_D3_TNR_QCH,
	SSMT_D4_TNR_QCH,
	SSMT_D5_TNR_QCH,
	SSMT_D6_TNR_QCH,
	SSMT_D7_TNR_QCH,
	SYSMMU_D0_TNR_QCH_S1,
	SYSMMU_D0_TNR_QCH_S2,
	SYSMMU_D1_TNR_QCH_S1,
	SYSMMU_D1_TNR_QCH_S2,
	SYSMMU_D2_TNR_QCH_S2,
	SYSMMU_D2_TNR_QCH_S1,
	SYSMMU_D3_TNR_QCH_S2,
	SYSMMU_D3_TNR_QCH_S1,
	SYSMMU_D4_TNR_QCH_S1,
	SYSMMU_D4_TNR_QCH_S2,
	SYSREG_TNR_QCH,
	TNR_QCH_C2,
	TNR_QCH_ACLK,
	TNR_CMU_TNR_QCH,
	BUSIF_HPMTPU_QCH,
	D_TZPC_TPU_QCH,
	GPC_TPU_QCH,
	LHM_ATB_INT_T0_TPU_QCH,
	LHM_ATB_INT_T1_TPU_QCH,
	LHM_AXI_P_TPU_QCH,
	LHS_ATB_INT_T0_TPU_QCH,
	LHS_ATB_INT_T1_TPU_QCH,
	LHS_ATB_T0_TPUCPUCL0_QCH,
	LHS_ATB_T1_TPUCPUCL0_QCH,
	LHS_AXI_D_TPU_QCH,
	PPMU_TPU_QCH,
	RSTNSYNC_CLK_TPU_DD_QCH,
	SSMT_TPU_QCH,
	SYSMMU_TPU_QCH_S1,
	SYSMMU_TPU_QCH_S2,
	SYSREG_TPU_QCH,
	TPU_QCH,
	TPU_CMU_TPU_QCH,
	end_of_qch,
	num_of_qch = (end_of_qch - QCH_TYPE) & MASK_OF_ID,

};
enum option_id {
	CTRL_OPTION_CMU_AOC = OPTION_TYPE,
	CTRL_OPTION_CMU_APM,
	CTRL_OPTION_CMU_BO,
	CTRL_OPTION_CMU_BUS0,
	CTRL_OPTION_CMU_BUS1,
	CTRL_OPTION_CMU_BUS2,
	CTRL_OPTION_CMU_TOP,
	CTRL_OPTION_CMU_CORE,
	CTRL_OPTION_EMBEDDED_CMU_CORE,
	CTRL_OPTION_EMBEDDED_CMU_CORE1,
	CTRL_OPTION_EMBEDDED_CMU_CORE2,
	CTRL_OPTION_EMBEDDED_CMU_CORE3,
	CTRL_OPTION_CMU_CPUCL0,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL0,
	CTRL_OPTION_CMU_CPUCL1,
	CTRL_OPTION_CMU_CPUCL2,
	CTRL_OPTION_CMU_CSIS,
	CTRL_OPTION_CMU_DISP,
	CTRL_OPTION_CMU_DNS,
	CTRL_OPTION_CMU_DPU,
	CTRL_OPTION_CMU_EH,
	CTRL_OPTION_CMU_G2D,
	CTRL_OPTION_CMU_G3AA,
	CTRL_OPTION_CMU_G3D,
	CTRL_OPTION_EMBEDDED_CMU_G3D,
	CTRL_OPTION_CMU_GDC,
	CTRL_OPTION_CMU_HSI0,
	CTRL_OPTION_CMU_HSI1,
	CTRL_OPTION_CMU_HSI2,
	CTRL_OPTION_CMU_IPP,
	CTRL_OPTION_CMU_ITP,
	CTRL_OPTION_CMU_MCSC,
	CTRL_OPTION_CMU_MFC,
	CTRL_OPTION_CMU_MIF,
	CTRL_OPTION_CMU_MISC,
	CTRL_OPTION_CMU_PDP,
	CTRL_OPTION_CMU_PERIC0,
	CTRL_OPTION_CMU_PERIC1,
	CTRL_OPTION_CMU_S2D,
	CTRL_OPTION_CMU_TNR,
	CTRL_OPTION_CMU_TPU,
	end_of_option,
	num_of_option = (end_of_option - OPTION_TYPE) & MASK_OF_ID,

};
#endif
