// Seed: 119259603
module module_0 ();
  parameter id_1 = 1;
  wire id_2;
  assign id_2 = id_2++ == id_1;
  logic [1 : -1] id_3;
  assign module_1.id_7 = 0;
  logic [7:0] id_4;
  localparam id_5 = id_1;
  wire id_6 = id_4[1], id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd34
) (
    output wire  id_0,
    input  wire  id_1
    , id_5,
    output logic id_2,
    output tri0  _id_3
);
  always begin : LABEL_0
    id_2 = 1'h0;
  end
  wire id_6;
  logic [id_3  &&  -1 : 1] id_7[1 : 1  <  1] = id_5[-1] - 1;
  module_0 modCall_1 ();
endmodule
