
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkg-config_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000403468 <.init>:
  403468:	stp	x29, x30, [sp, #-16]!
  40346c:	mov	x29, sp
  403470:	bl	404040 <ferror@plt+0x60>
  403474:	ldp	x29, x30, [sp], #16
  403478:	ret

Disassembly of section .plt:

0000000000403480 <memcpy@plt-0x20>:
  403480:	stp	x16, x30, [sp, #-16]!
  403484:	adrp	x16, 490000 <ferror@plt+0x8c020>
  403488:	ldr	x17, [x16, #4088]
  40348c:	add	x16, x16, #0xff8
  403490:	br	x17
  403494:	nop
  403498:	nop
  40349c:	nop

00000000004034a0 <memcpy@plt>:
  4034a0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4034a4:	ldr	x17, [x16]
  4034a8:	add	x16, x16, #0x0
  4034ac:	br	x17

00000000004034b0 <getpwnam_r@plt>:
  4034b0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4034b4:	ldr	x17, [x16, #8]
  4034b8:	add	x16, x16, #0x8
  4034bc:	br	x17

00000000004034c0 <memmove@plt>:
  4034c0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4034c4:	ldr	x17, [x16, #16]
  4034c8:	add	x16, x16, #0x10
  4034cc:	br	x17

00000000004034d0 <pthread_sigmask@plt>:
  4034d0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4034d4:	ldr	x17, [x16, #24]
  4034d8:	add	x16, x16, #0x18
  4034dc:	br	x17

00000000004034e0 <_exit@plt>:
  4034e0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4034e4:	ldr	x17, [x16, #32]
  4034e8:	add	x16, x16, #0x20
  4034ec:	br	x17

00000000004034f0 <getcwd@plt>:
  4034f0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4034f4:	ldr	x17, [x16, #40]
  4034f8:	add	x16, x16, #0x28
  4034fc:	br	x17

0000000000403500 <strtoul@plt>:
  403500:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403504:	ldr	x17, [x16, #48]
  403508:	add	x16, x16, #0x30
  40350c:	br	x17

0000000000403510 <strlen@plt>:
  403510:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403514:	ldr	x17, [x16, #56]
  403518:	add	x16, x16, #0x38
  40351c:	br	x17

0000000000403520 <pthread_mutexattr_settype@plt>:
  403520:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403524:	ldr	x17, [x16, #64]
  403528:	add	x16, x16, #0x40
  40352c:	br	x17

0000000000403530 <fputs@plt>:
  403530:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403534:	ldr	x17, [x16, #72]
  403538:	add	x16, x16, #0x48
  40353c:	br	x17

0000000000403540 <exit@plt>:
  403540:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403544:	ldr	x17, [x16, #80]
  403548:	add	x16, x16, #0x50
  40354c:	br	x17

0000000000403550 <raise@plt>:
  403550:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403554:	ldr	x17, [x16, #88]
  403558:	add	x16, x16, #0x58
  40355c:	br	x17

0000000000403560 <strtoll_l@plt>:
  403560:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403564:	ldr	x17, [x16, #96]
  403568:	add	x16, x16, #0x60
  40356c:	br	x17

0000000000403570 <getegid@plt>:
  403570:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403574:	ldr	x17, [x16, #104]
  403578:	add	x16, x16, #0x68
  40357c:	br	x17

0000000000403580 <strtod@plt>:
  403580:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403584:	ldr	x17, [x16, #112]
  403588:	add	x16, x16, #0x70
  40358c:	br	x17

0000000000403590 <geteuid@plt>:
  403590:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403594:	ldr	x17, [x16, #120]
  403598:	add	x16, x16, #0x78
  40359c:	br	x17

00000000004035a0 <iconv_close@plt>:
  4035a0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4035a4:	ldr	x17, [x16, #128]
  4035a8:	add	x16, x16, #0x80
  4035ac:	br	x17

00000000004035b0 <remove@plt>:
  4035b0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4035b4:	ldr	x17, [x16, #136]
  4035b8:	add	x16, x16, #0x88
  4035bc:	br	x17

00000000004035c0 <getresuid@plt>:
  4035c0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4035c4:	ldr	x17, [x16, #144]
  4035c8:	add	x16, x16, #0x90
  4035cc:	br	x17

00000000004035d0 <pthread_mutex_trylock@plt>:
  4035d0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4035d4:	ldr	x17, [x16, #152]
  4035d8:	add	x16, x16, #0x98
  4035dc:	br	x17

00000000004035e0 <pthread_key_create@plt>:
  4035e0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4035e4:	ldr	x17, [x16, #160]
  4035e8:	add	x16, x16, #0xa0
  4035ec:	br	x17

00000000004035f0 <setenv@plt>:
  4035f0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4035f4:	ldr	x17, [x16, #168]
  4035f8:	add	x16, x16, #0xa8
  4035fc:	br	x17

0000000000403600 <readlink@plt>:
  403600:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403604:	ldr	x17, [x16, #176]
  403608:	add	x16, x16, #0xb0
  40360c:	br	x17

0000000000403610 <pthread_mutexattr_init@plt>:
  403610:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403614:	ldr	x17, [x16, #184]
  403618:	add	x16, x16, #0xb8
  40361c:	br	x17

0000000000403620 <fgets_unlocked@plt>:
  403620:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403624:	ldr	x17, [x16, #192]
  403628:	add	x16, x16, #0xc0
  40362c:	br	x17

0000000000403630 <sprintf@plt>:
  403630:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403634:	ldr	x17, [x16, #200]
  403638:	add	x16, x16, #0xc8
  40363c:	br	x17

0000000000403640 <getuid@plt>:
  403640:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403644:	ldr	x17, [x16, #208]
  403648:	add	x16, x16, #0xd0
  40364c:	br	x17

0000000000403650 <pipe@plt>:
  403650:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403654:	ldr	x17, [x16, #216]
  403658:	add	x16, x16, #0xd8
  40365c:	br	x17

0000000000403660 <opendir@plt>:
  403660:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403664:	ldr	x17, [x16, #224]
  403668:	add	x16, x16, #0xe0
  40366c:	br	x17

0000000000403670 <__cxa_atexit@plt>:
  403670:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403674:	ldr	x17, [x16, #232]
  403678:	add	x16, x16, #0xe8
  40367c:	br	x17

0000000000403680 <pthread_attr_init@plt>:
  403680:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403684:	ldr	x17, [x16, #240]
  403688:	add	x16, x16, #0xf0
  40368c:	br	x17

0000000000403690 <fputc@plt>:
  403690:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403694:	ldr	x17, [x16, #248]
  403698:	add	x16, x16, #0xf8
  40369c:	br	x17

00000000004036a0 <clock_gettime@plt>:
  4036a0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4036a4:	ldr	x17, [x16, #256]
  4036a8:	add	x16, x16, #0x100
  4036ac:	br	x17

00000000004036b0 <setrlimit@plt>:
  4036b0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4036b4:	ldr	x17, [x16, #264]
  4036b8:	add	x16, x16, #0x108
  4036bc:	br	x17

00000000004036c0 <setvbuf@plt>:
  4036c0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4036c4:	ldr	x17, [x16, #272]
  4036c8:	add	x16, x16, #0x110
  4036cc:	br	x17

00000000004036d0 <kill@plt>:
  4036d0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4036d4:	ldr	x17, [x16, #280]
  4036d8:	add	x16, x16, #0x118
  4036dc:	br	x17

00000000004036e0 <getpwuid_r@plt>:
  4036e0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4036e4:	ldr	x17, [x16, #288]
  4036e8:	add	x16, x16, #0x120
  4036ec:	br	x17

00000000004036f0 <fork@plt>:
  4036f0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4036f4:	ldr	x17, [x16, #296]
  4036f8:	add	x16, x16, #0x128
  4036fc:	br	x17

0000000000403700 <pthread_rwlock_trywrlock@plt>:
  403700:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403704:	ldr	x17, [x16, #304]
  403708:	add	x16, x16, #0x130
  40370c:	br	x17

0000000000403710 <lseek@plt>:
  403710:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403714:	ldr	x17, [x16, #312]
  403718:	add	x16, x16, #0x138
  40371c:	br	x17

0000000000403720 <pthread_mutexattr_destroy@plt>:
  403720:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403724:	ldr	x17, [x16, #320]
  403728:	add	x16, x16, #0x140
  40372c:	br	x17

0000000000403730 <sigfillset@plt>:
  403730:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403734:	ldr	x17, [x16, #328]
  403738:	add	x16, x16, #0x148
  40373c:	br	x17

0000000000403740 <strtoull_l@plt>:
  403740:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403744:	ldr	x17, [x16, #336]
  403748:	add	x16, x16, #0x150
  40374c:	br	x17

0000000000403750 <__ctype_tolower_loc@plt>:
  403750:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403754:	ldr	x17, [x16, #344]
  403758:	add	x16, x16, #0x158
  40375c:	br	x17

0000000000403760 <snprintf@plt>:
  403760:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403764:	ldr	x17, [x16, #352]
  403768:	add	x16, x16, #0x160
  40376c:	br	x17

0000000000403770 <stpcpy@plt>:
  403770:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403774:	ldr	x17, [x16, #360]
  403778:	add	x16, x16, #0x168
  40377c:	br	x17

0000000000403780 <signal@plt>:
  403780:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403784:	ldr	x17, [x16, #368]
  403788:	add	x16, x16, #0x170
  40378c:	br	x17

0000000000403790 <fclose@plt>:
  403790:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403794:	ldr	x17, [x16, #376]
  403798:	add	x16, x16, #0x178
  40379c:	br	x17

00000000004037a0 <fsync@plt>:
  4037a0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4037a4:	ldr	x17, [x16, #384]
  4037a8:	add	x16, x16, #0x180
  4037ac:	br	x17

00000000004037b0 <getpid@plt>:
  4037b0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4037b4:	ldr	x17, [x16, #392]
  4037b8:	add	x16, x16, #0x188
  4037bc:	br	x17

00000000004037c0 <nl_langinfo@plt>:
  4037c0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4037c4:	ldr	x17, [x16, #400]
  4037c8:	add	x16, x16, #0x190
  4037cc:	br	x17

00000000004037d0 <fopen@plt>:
  4037d0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4037d4:	ldr	x17, [x16, #408]
  4037d8:	add	x16, x16, #0x198
  4037dc:	br	x17

00000000004037e0 <malloc@plt>:
  4037e0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4037e4:	ldr	x17, [x16, #416]
  4037e8:	add	x16, x16, #0x1a0
  4037ec:	br	x17

00000000004037f0 <chmod@plt>:
  4037f0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4037f4:	ldr	x17, [x16, #424]
  4037f8:	add	x16, x16, #0x1a8
  4037fc:	br	x17

0000000000403800 <open@plt>:
  403800:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403804:	ldr	x17, [x16, #432]
  403808:	add	x16, x16, #0x1b0
  40380c:	br	x17

0000000000403810 <pthread_condattr_destroy@plt>:
  403810:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403814:	ldr	x17, [x16, #440]
  403818:	add	x16, x16, #0x1b8
  40381c:	br	x17

0000000000403820 <poll@plt>:
  403820:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403824:	ldr	x17, [x16, #448]
  403828:	add	x16, x16, #0x1c0
  40382c:	br	x17

0000000000403830 <pthread_attr_destroy@plt>:
  403830:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403834:	ldr	x17, [x16, #456]
  403838:	add	x16, x16, #0x1c8
  40383c:	br	x17

0000000000403840 <__isoc99_fscanf@plt>:
  403840:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403844:	ldr	x17, [x16, #464]
  403848:	add	x16, x16, #0x1d0
  40384c:	br	x17

0000000000403850 <getppid@plt>:
  403850:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403854:	ldr	x17, [x16, #472]
  403858:	add	x16, x16, #0x1d8
  40385c:	br	x17

0000000000403860 <sigemptyset@plt>:
  403860:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403864:	ldr	x17, [x16, #480]
  403868:	add	x16, x16, #0x1e0
  40386c:	br	x17

0000000000403870 <pthread_cond_signal@plt>:
  403870:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403874:	ldr	x17, [x16, #488]
  403878:	add	x16, x16, #0x1e8
  40387c:	br	x17

0000000000403880 <strncmp@plt>:
  403880:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403884:	ldr	x17, [x16, #496]
  403888:	add	x16, x16, #0x1f0
  40388c:	br	x17

0000000000403890 <__libc_start_main@plt>:
  403890:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403894:	ldr	x17, [x16, #504]
  403898:	add	x16, x16, #0x1f8
  40389c:	br	x17

00000000004038a0 <strtod_l@plt>:
  4038a0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4038a4:	ldr	x17, [x16, #512]
  4038a8:	add	x16, x16, #0x200
  4038ac:	br	x17

00000000004038b0 <pthread_detach@plt>:
  4038b0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4038b4:	ldr	x17, [x16, #520]
  4038b8:	add	x16, x16, #0x208
  4038bc:	br	x17

00000000004038c0 <fstatfs@plt>:
  4038c0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4038c4:	ldr	x17, [x16, #528]
  4038c8:	add	x16, x16, #0x210
  4038cc:	br	x17

00000000004038d0 <memset@plt>:
  4038d0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4038d4:	ldr	x17, [x16, #536]
  4038d8:	add	x16, x16, #0x218
  4038dc:	br	x17

00000000004038e0 <fdopen@plt>:
  4038e0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4038e4:	ldr	x17, [x16, #544]
  4038e8:	add	x16, x16, #0x220
  4038ec:	br	x17

00000000004038f0 <strpbrk@plt>:
  4038f0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4038f4:	ldr	x17, [x16, #552]
  4038f8:	add	x16, x16, #0x228
  4038fc:	br	x17

0000000000403900 <gettimeofday@plt>:
  403900:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403904:	ldr	x17, [x16, #560]
  403908:	add	x16, x16, #0x230
  40390c:	br	x17

0000000000403910 <gmtime_r@plt>:
  403910:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403914:	ldr	x17, [x16, #568]
  403918:	add	x16, x16, #0x238
  40391c:	br	x17

0000000000403920 <posix_memalign@plt>:
  403920:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403924:	ldr	x17, [x16, #576]
  403928:	add	x16, x16, #0x240
  40392c:	br	x17

0000000000403930 <pthread_attr_setstacksize@plt>:
  403930:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403934:	ldr	x17, [x16, #584]
  403938:	add	x16, x16, #0x248
  40393c:	br	x17

0000000000403940 <calloc@plt>:
  403940:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403944:	ldr	x17, [x16, #592]
  403948:	add	x16, x16, #0x250
  40394c:	br	x17

0000000000403950 <pthread_rwlock_destroy@plt>:
  403950:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403954:	ldr	x17, [x16, #600]
  403958:	add	x16, x16, #0x258
  40395c:	br	x17

0000000000403960 <pthread_cond_broadcast@plt>:
  403960:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403964:	ldr	x17, [x16, #608]
  403968:	add	x16, x16, #0x260
  40396c:	br	x17

0000000000403970 <bcmp@plt>:
  403970:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403974:	ldr	x17, [x16, #616]
  403978:	add	x16, x16, #0x268
  40397c:	br	x17

0000000000403980 <execv@plt>:
  403980:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403984:	ldr	x17, [x16, #624]
  403988:	add	x16, x16, #0x270
  40398c:	br	x17

0000000000403990 <strcasecmp@plt>:
  403990:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403994:	ldr	x17, [x16, #632]
  403998:	add	x16, x16, #0x278
  40399c:	br	x17

00000000004039a0 <pthread_getspecific@plt>:
  4039a0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4039a4:	ldr	x17, [x16, #640]
  4039a8:	add	x16, x16, #0x280
  4039ac:	br	x17

00000000004039b0 <readdir@plt>:
  4039b0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4039b4:	ldr	x17, [x16, #648]
  4039b8:	add	x16, x16, #0x288
  4039bc:	br	x17

00000000004039c0 <realloc@plt>:
  4039c0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4039c4:	ldr	x17, [x16, #656]
  4039c8:	add	x16, x16, #0x290
  4039cc:	br	x17

00000000004039d0 <__ctype_toupper_loc@plt>:
  4039d0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4039d4:	ldr	x17, [x16, #664]
  4039d8:	add	x16, x16, #0x298
  4039dc:	br	x17

00000000004039e0 <getc@plt>:
  4039e0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4039e4:	ldr	x17, [x16, #672]
  4039e8:	add	x16, x16, #0x2a0
  4039ec:	br	x17

00000000004039f0 <closedir@plt>:
  4039f0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  4039f4:	ldr	x17, [x16, #680]
  4039f8:	add	x16, x16, #0x2a8
  4039fc:	br	x17

0000000000403a00 <strerror@plt>:
  403a00:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403a04:	ldr	x17, [x16, #688]
  403a08:	add	x16, x16, #0x2b0
  403a0c:	br	x17

0000000000403a10 <pthread_mutex_init@plt>:
  403a10:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403a14:	ldr	x17, [x16, #696]
  403a18:	add	x16, x16, #0x2b8
  403a1c:	br	x17

0000000000403a20 <close@plt>:
  403a20:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403a24:	ldr	x17, [x16, #704]
  403a28:	add	x16, x16, #0x2c0
  403a2c:	br	x17

0000000000403a30 <sigaction@plt>:
  403a30:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403a34:	ldr	x17, [x16, #712]
  403a38:	add	x16, x16, #0x2c8
  403a3c:	br	x17

0000000000403a40 <strrchr@plt>:
  403a40:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403a44:	ldr	x17, [x16, #720]
  403a48:	add	x16, x16, #0x2d0
  403a4c:	br	x17

0000000000403a50 <pthread_create@plt>:
  403a50:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403a54:	ldr	x17, [x16, #728]
  403a58:	add	x16, x16, #0x2d8
  403a5c:	br	x17

0000000000403a60 <__gmon_start__@plt>:
  403a60:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403a64:	ldr	x17, [x16, #736]
  403a68:	add	x16, x16, #0x2e0
  403a6c:	br	x17

0000000000403a70 <mktime@plt>:
  403a70:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403a74:	ldr	x17, [x16, #744]
  403a78:	add	x16, x16, #0x2e8
  403a7c:	br	x17

0000000000403a80 <write@plt>:
  403a80:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403a84:	ldr	x17, [x16, #752]
  403a88:	add	x16, x16, #0x2f0
  403a8c:	br	x17

0000000000403a90 <pthread_join@plt>:
  403a90:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403a94:	ldr	x17, [x16, #760]
  403a98:	add	x16, x16, #0x2f8
  403a9c:	br	x17

0000000000403aa0 <abort@plt>:
  403aa0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403aa4:	ldr	x17, [x16, #768]
  403aa8:	add	x16, x16, #0x300
  403aac:	br	x17

0000000000403ab0 <pthread_exit@plt>:
  403ab0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ab4:	ldr	x17, [x16, #776]
  403ab8:	add	x16, x16, #0x308
  403abc:	br	x17

0000000000403ac0 <access@plt>:
  403ac0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ac4:	ldr	x17, [x16, #784]
  403ac8:	add	x16, x16, #0x310
  403acc:	br	x17

0000000000403ad0 <feof@plt>:
  403ad0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ad4:	ldr	x17, [x16, #792]
  403ad8:	add	x16, x16, #0x318
  403adc:	br	x17

0000000000403ae0 <puts@plt>:
  403ae0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ae4:	ldr	x17, [x16, #800]
  403ae8:	add	x16, x16, #0x320
  403aec:	br	x17

0000000000403af0 <pipe2@plt>:
  403af0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403af4:	ldr	x17, [x16, #808]
  403af8:	add	x16, x16, #0x328
  403afc:	br	x17

0000000000403b00 <fread_unlocked@plt>:
  403b00:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403b04:	ldr	x17, [x16, #816]
  403b08:	add	x16, x16, #0x330
  403b0c:	br	x17

0000000000403b10 <memcmp@plt>:
  403b10:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403b14:	ldr	x17, [x16, #824]
  403b18:	add	x16, x16, #0x338
  403b1c:	br	x17

0000000000403b20 <pthread_rwlock_tryrdlock@plt>:
  403b20:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403b24:	ldr	x17, [x16, #832]
  403b28:	add	x16, x16, #0x340
  403b2c:	br	x17

0000000000403b30 <strcmp@plt>:
  403b30:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403b34:	ldr	x17, [x16, #840]
  403b38:	add	x16, x16, #0x348
  403b3c:	br	x17

0000000000403b40 <getpwuid@plt>:
  403b40:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403b44:	ldr	x17, [x16, #848]
  403b48:	add	x16, x16, #0x350
  403b4c:	br	x17

0000000000403b50 <iconv@plt>:
  403b50:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403b54:	ldr	x17, [x16, #856]
  403b58:	add	x16, x16, #0x358
  403b5c:	br	x17

0000000000403b60 <__ctype_b_loc@plt>:
  403b60:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403b64:	ldr	x17, [x16, #864]
  403b68:	add	x16, x16, #0x360
  403b6c:	br	x17

0000000000403b70 <uselocale@plt>:
  403b70:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403b74:	ldr	x17, [x16, #872]
  403b78:	add	x16, x16, #0x368
  403b7c:	br	x17

0000000000403b80 <rewinddir@plt>:
  403b80:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403b84:	ldr	x17, [x16, #880]
  403b88:	add	x16, x16, #0x370
  403b8c:	br	x17

0000000000403b90 <rmdir@plt>:
  403b90:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403b94:	ldr	x17, [x16, #888]
  403b98:	add	x16, x16, #0x378
  403b9c:	br	x17

0000000000403ba0 <strtol@plt>:
  403ba0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ba4:	ldr	x17, [x16, #896]
  403ba8:	add	x16, x16, #0x380
  403bac:	br	x17

0000000000403bb0 <sched_yield@plt>:
  403bb0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403bb4:	ldr	x17, [x16, #904]
  403bb8:	add	x16, x16, #0x388
  403bbc:	br	x17

0000000000403bc0 <fread@plt>:
  403bc0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403bc4:	ldr	x17, [x16, #912]
  403bc8:	add	x16, x16, #0x390
  403bcc:	br	x17

0000000000403bd0 <pthread_rwlock_rdlock@plt>:
  403bd0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403bd4:	ldr	x17, [x16, #920]
  403bd8:	add	x16, x16, #0x398
  403bdc:	br	x17

0000000000403be0 <chdir@plt>:
  403be0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403be4:	ldr	x17, [x16, #928]
  403be8:	add	x16, x16, #0x3a0
  403bec:	br	x17

0000000000403bf0 <free@plt>:
  403bf0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403bf4:	ldr	x17, [x16, #936]
  403bf8:	add	x16, x16, #0x3a8
  403bfc:	br	x17

0000000000403c00 <ungetc@plt>:
  403c00:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403c04:	ldr	x17, [x16, #944]
  403c08:	add	x16, x16, #0x3b0
  403c0c:	br	x17

0000000000403c10 <getgid@plt>:
  403c10:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403c14:	ldr	x17, [x16, #952]
  403c18:	add	x16, x16, #0x3b8
  403c1c:	br	x17

0000000000403c20 <pthread_rwlock_wrlock@plt>:
  403c20:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403c24:	ldr	x17, [x16, #960]
  403c28:	add	x16, x16, #0x3c0
  403c2c:	br	x17

0000000000403c30 <pthread_cond_wait@plt>:
  403c30:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403c34:	ldr	x17, [x16, #968]
  403c38:	add	x16, x16, #0x3c8
  403c3c:	br	x17

0000000000403c40 <pthread_key_delete@plt>:
  403c40:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403c44:	ldr	x17, [x16, #976]
  403c48:	add	x16, x16, #0x3d0
  403c4c:	br	x17

0000000000403c50 <strncasecmp@plt>:
  403c50:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403c54:	ldr	x17, [x16, #984]
  403c58:	add	x16, x16, #0x3d8
  403c5c:	br	x17

0000000000403c60 <nanosleep@plt>:
  403c60:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403c64:	ldr	x17, [x16, #992]
  403c68:	add	x16, x16, #0x3e0
  403c6c:	br	x17

0000000000403c70 <vasprintf@plt>:
  403c70:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403c74:	ldr	x17, [x16, #1000]
  403c78:	add	x16, x16, #0x3e8
  403c7c:	br	x17

0000000000403c80 <freopen@plt>:
  403c80:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403c84:	ldr	x17, [x16, #1008]
  403c88:	add	x16, x16, #0x3f0
  403c8c:	br	x17

0000000000403c90 <pthread_condattr_init@plt>:
  403c90:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403c94:	ldr	x17, [x16, #1016]
  403c98:	add	x16, x16, #0x3f8
  403c9c:	br	x17

0000000000403ca0 <strchr@plt>:
  403ca0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ca4:	ldr	x17, [x16, #1024]
  403ca8:	add	x16, x16, #0x400
  403cac:	br	x17

0000000000403cb0 <pthread_setspecific@plt>:
  403cb0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403cb4:	ldr	x17, [x16, #1032]
  403cb8:	add	x16, x16, #0x408
  403cbc:	br	x17

0000000000403cc0 <execve@plt>:
  403cc0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403cc4:	ldr	x17, [x16, #1040]
  403cc8:	add	x16, x16, #0x410
  403ccc:	br	x17

0000000000403cd0 <rename@plt>:
  403cd0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403cd4:	ldr	x17, [x16, #1048]
  403cd8:	add	x16, x16, #0x418
  403cdc:	br	x17

0000000000403ce0 <fwrite@plt>:
  403ce0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ce4:	ldr	x17, [x16, #1056]
  403ce8:	add	x16, x16, #0x420
  403cec:	br	x17

0000000000403cf0 <utime@plt>:
  403cf0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403cf4:	ldr	x17, [x16, #1064]
  403cf8:	add	x16, x16, #0x428
  403cfc:	br	x17

0000000000403d00 <fcntl@plt>:
  403d00:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403d04:	ldr	x17, [x16, #1072]
  403d08:	add	x16, x16, #0x430
  403d0c:	br	x17

0000000000403d10 <fflush@plt>:
  403d10:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403d14:	ldr	x17, [x16, #1080]
  403d18:	add	x16, x16, #0x438
  403d1c:	br	x17

0000000000403d20 <pthread_mutex_destroy@plt>:
  403d20:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403d24:	ldr	x17, [x16, #1088]
  403d28:	add	x16, x16, #0x440
  403d2c:	br	x17

0000000000403d30 <strcpy@plt>:
  403d30:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403d34:	ldr	x17, [x16, #1096]
  403d38:	add	x16, x16, #0x448
  403d3c:	br	x17

0000000000403d40 <dirfd@plt>:
  403d40:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403d44:	ldr	x17, [x16, #1104]
  403d48:	add	x16, x16, #0x450
  403d4c:	br	x17

0000000000403d50 <pthread_cond_init@plt>:
  403d50:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403d54:	ldr	x17, [x16, #1112]
  403d58:	add	x16, x16, #0x458
  403d5c:	br	x17

0000000000403d60 <getrlimit@plt>:
  403d60:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403d64:	ldr	x17, [x16, #1120]
  403d68:	add	x16, x16, #0x460
  403d6c:	br	x17

0000000000403d70 <unsetenv@plt>:
  403d70:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403d74:	ldr	x17, [x16, #1128]
  403d78:	add	x16, x16, #0x468
  403d7c:	br	x17

0000000000403d80 <iconv_open@plt>:
  403d80:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403d84:	ldr	x17, [x16, #1136]
  403d88:	add	x16, x16, #0x470
  403d8c:	br	x17

0000000000403d90 <vsprintf@plt>:
  403d90:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403d94:	ldr	x17, [x16, #1144]
  403d98:	add	x16, x16, #0x478
  403d9c:	br	x17

0000000000403da0 <__lxstat@plt>:
  403da0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403da4:	ldr	x17, [x16, #1152]
  403da8:	add	x16, x16, #0x480
  403dac:	br	x17

0000000000403db0 <read@plt>:
  403db0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403db4:	ldr	x17, [x16, #1160]
  403db8:	add	x16, x16, #0x488
  403dbc:	br	x17

0000000000403dc0 <memchr@plt>:
  403dc0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403dc4:	ldr	x17, [x16, #1168]
  403dc8:	add	x16, x16, #0x490
  403dcc:	br	x17

0000000000403dd0 <getresgid@plt>:
  403dd0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403dd4:	ldr	x17, [x16, #1176]
  403dd8:	add	x16, x16, #0x498
  403ddc:	br	x17

0000000000403de0 <sysconf@plt>:
  403de0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403de4:	ldr	x17, [x16, #1184]
  403de8:	add	x16, x16, #0x4a0
  403dec:	br	x17

0000000000403df0 <gethostname@plt>:
  403df0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403df4:	ldr	x17, [x16, #1192]
  403df8:	add	x16, x16, #0x4a8
  403dfc:	br	x17

0000000000403e00 <pthread_condattr_setclock@plt>:
  403e00:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403e04:	ldr	x17, [x16, #1200]
  403e08:	add	x16, x16, #0x4b0
  403e0c:	br	x17

0000000000403e10 <select@plt>:
  403e10:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403e14:	ldr	x17, [x16, #1208]
  403e18:	add	x16, x16, #0x4b8
  403e1c:	br	x17

0000000000403e20 <__fxstat@plt>:
  403e20:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403e24:	ldr	x17, [x16, #1216]
  403e28:	add	x16, x16, #0x4c0
  403e2c:	br	x17

0000000000403e30 <strstr@plt>:
  403e30:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403e34:	ldr	x17, [x16, #1224]
  403e38:	add	x16, x16, #0x4c8
  403e3c:	br	x17

0000000000403e40 <pthread_rwlock_init@plt>:
  403e40:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403e44:	ldr	x17, [x16, #1232]
  403e48:	add	x16, x16, #0x4d0
  403e4c:	br	x17

0000000000403e50 <vsnprintf@plt>:
  403e50:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403e54:	ldr	x17, [x16, #1240]
  403e58:	add	x16, x16, #0x4d8
  403e5c:	br	x17

0000000000403e60 <dup2@plt>:
  403e60:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403e64:	ldr	x17, [x16, #1248]
  403e68:	add	x16, x16, #0x4e0
  403e6c:	br	x17

0000000000403e70 <strncpy@plt>:
  403e70:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403e74:	ldr	x17, [x16, #1256]
  403e78:	add	x16, x16, #0x4e8
  403e7c:	br	x17

0000000000403e80 <strsignal@plt>:
  403e80:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403e84:	ldr	x17, [x16, #1264]
  403e88:	add	x16, x16, #0x4f0
  403e8c:	br	x17

0000000000403e90 <fallocate@plt>:
  403e90:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403e94:	ldr	x17, [x16, #1272]
  403e98:	add	x16, x16, #0x4f8
  403e9c:	br	x17

0000000000403ea0 <pthread_cond_destroy@plt>:
  403ea0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ea4:	ldr	x17, [x16, #1280]
  403ea8:	add	x16, x16, #0x500
  403eac:	br	x17

0000000000403eb0 <vfprintf@plt>:
  403eb0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403eb4:	ldr	x17, [x16, #1288]
  403eb8:	add	x16, x16, #0x508
  403ebc:	br	x17

0000000000403ec0 <printf@plt>:
  403ec0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ec4:	ldr	x17, [x16, #1296]
  403ec8:	add	x16, x16, #0x510
  403ecc:	br	x17

0000000000403ed0 <pthread_rwlock_unlock@plt>:
  403ed0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ed4:	ldr	x17, [x16, #1304]
  403ed8:	add	x16, x16, #0x518
  403edc:	br	x17

0000000000403ee0 <__errno_location@plt>:
  403ee0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ee4:	ldr	x17, [x16, #1312]
  403ee8:	add	x16, x16, #0x520
  403eec:	br	x17

0000000000403ef0 <getenv@plt>:
  403ef0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403ef4:	ldr	x17, [x16, #1320]
  403ef8:	add	x16, x16, #0x528
  403efc:	br	x17

0000000000403f00 <putchar@plt>:
  403f00:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403f04:	ldr	x17, [x16, #1328]
  403f08:	add	x16, x16, #0x530
  403f0c:	br	x17

0000000000403f10 <__xstat@plt>:
  403f10:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403f14:	ldr	x17, [x16, #1336]
  403f18:	add	x16, x16, #0x538
  403f1c:	br	x17

0000000000403f20 <prctl@plt>:
  403f20:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403f24:	ldr	x17, [x16, #1344]
  403f28:	add	x16, x16, #0x540
  403f2c:	br	x17

0000000000403f30 <pthread_mutex_lock@plt>:
  403f30:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403f34:	ldr	x17, [x16, #1352]
  403f38:	add	x16, x16, #0x548
  403f3c:	br	x17

0000000000403f40 <timegm@plt>:
  403f40:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403f44:	ldr	x17, [x16, #1360]
  403f48:	add	x16, x16, #0x550
  403f4c:	br	x17

0000000000403f50 <pthread_mutex_unlock@plt>:
  403f50:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403f54:	ldr	x17, [x16, #1368]
  403f58:	add	x16, x16, #0x558
  403f5c:	br	x17

0000000000403f60 <waitpid@plt>:
  403f60:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403f64:	ldr	x17, [x16, #1376]
  403f68:	add	x16, x16, #0x560
  403f6c:	br	x17

0000000000403f70 <unlink@plt>:
  403f70:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403f74:	ldr	x17, [x16, #1384]
  403f78:	add	x16, x16, #0x568
  403f7c:	br	x17

0000000000403f80 <mkdir@plt>:
  403f80:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403f84:	ldr	x17, [x16, #1392]
  403f88:	add	x16, x16, #0x570
  403f8c:	br	x17

0000000000403f90 <newlocale@plt>:
  403f90:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403f94:	ldr	x17, [x16, #1400]
  403f98:	add	x16, x16, #0x578
  403f9c:	br	x17

0000000000403fa0 <fprintf@plt>:
  403fa0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403fa4:	ldr	x17, [x16, #1408]
  403fa8:	add	x16, x16, #0x580
  403fac:	br	x17

0000000000403fb0 <pthread_cond_timedwait@plt>:
  403fb0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403fb4:	ldr	x17, [x16, #1416]
  403fb8:	add	x16, x16, #0x588
  403fbc:	br	x17

0000000000403fc0 <creat@plt>:
  403fc0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403fc4:	ldr	x17, [x16, #1424]
  403fc8:	add	x16, x16, #0x590
  403fcc:	br	x17

0000000000403fd0 <setlocale@plt>:
  403fd0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403fd4:	ldr	x17, [x16, #1432]
  403fd8:	add	x16, x16, #0x598
  403fdc:	br	x17

0000000000403fe0 <ferror@plt>:
  403fe0:	adrp	x16, 491000 <ferror@plt+0x8d020>
  403fe4:	ldr	x17, [x16, #1440]
  403fe8:	add	x16, x16, #0x5a0
  403fec:	br	x17

Disassembly of section .text:

0000000000403ff0 <.text>:
  403ff0:	mov	x29, #0x0                   	// #0
  403ff4:	mov	x30, #0x0                   	// #0
  403ff8:	mov	x5, x0
  403ffc:	ldr	x1, [sp]
  404000:	add	x2, sp, #0x8
  404004:	mov	x6, sp
  404008:	movz	x0, #0x0, lsl #48
  40400c:	movk	x0, #0x0, lsl #32
  404010:	movk	x0, #0x40, lsl #16
  404014:	movk	x0, #0x7e8c
  404018:	movz	x3, #0x0, lsl #48
  40401c:	movk	x3, #0x0, lsl #32
  404020:	movk	x3, #0x43, lsl #16
  404024:	movk	x3, #0xf0f8
  404028:	movz	x4, #0x0, lsl #48
  40402c:	movk	x4, #0x0, lsl #32
  404030:	movk	x4, #0x43, lsl #16
  404034:	movk	x4, #0xf178
  404038:	bl	403890 <__libc_start_main@plt>
  40403c:	bl	403aa0 <abort@plt>
  404040:	adrp	x0, 490000 <ferror@plt+0x8c020>
  404044:	ldr	x0, [x0, #4064]
  404048:	cbz	x0, 404050 <ferror@plt+0x70>
  40404c:	b	403a60 <__gmon_start__@plt>
  404050:	ret
  404054:	nop
  404058:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40405c:	add	x0, x0, #0x8f8
  404060:	adrp	x1, 491000 <ferror@plt+0x8d020>
  404064:	add	x1, x1, #0x8f8
  404068:	cmp	x1, x0
  40406c:	b.eq	404084 <ferror@plt+0xa4>  // b.none
  404070:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  404074:	ldr	x1, [x1, #424]
  404078:	cbz	x1, 404084 <ferror@plt+0xa4>
  40407c:	mov	x16, x1
  404080:	br	x16
  404084:	ret
  404088:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40408c:	add	x0, x0, #0x8f8
  404090:	adrp	x1, 491000 <ferror@plt+0x8d020>
  404094:	add	x1, x1, #0x8f8
  404098:	sub	x1, x1, x0
  40409c:	lsr	x2, x1, #63
  4040a0:	add	x1, x2, x1, asr #3
  4040a4:	cmp	xzr, x1, asr #1
  4040a8:	asr	x1, x1, #1
  4040ac:	b.eq	4040c4 <ferror@plt+0xe4>  // b.none
  4040b0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4040b4:	ldr	x2, [x2, #432]
  4040b8:	cbz	x2, 4040c4 <ferror@plt+0xe4>
  4040bc:	mov	x16, x2
  4040c0:	br	x16
  4040c4:	ret
  4040c8:	stp	x29, x30, [sp, #-32]!
  4040cc:	mov	x29, sp
  4040d0:	str	x19, [sp, #16]
  4040d4:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4040d8:	ldrb	w0, [x19, #2320]
  4040dc:	cbnz	w0, 4040ec <ferror@plt+0x10c>
  4040e0:	bl	404058 <ferror@plt+0x78>
  4040e4:	mov	w0, #0x1                   	// #1
  4040e8:	strb	w0, [x19, #2320]
  4040ec:	ldr	x19, [sp, #16]
  4040f0:	ldp	x29, x30, [sp], #32
  4040f4:	ret
  4040f8:	b	404088 <ferror@plt+0xa8>
  4040fc:	stp	x29, x30, [sp, #-32]!
  404100:	stp	x20, x19, [sp, #16]
  404104:	adrp	x20, 491000 <ferror@plt+0x8d020>
  404108:	ldr	x19, [x20, #2344]
  40410c:	mov	x29, sp
  404110:	bl	4209b8 <ferror@plt+0x1c9d8>
  404114:	mov	x1, x0
  404118:	mov	x0, x19
  40411c:	bl	40dacc <ferror@plt+0x9aec>
  404120:	str	x0, [x20, #2344]
  404124:	ldp	x20, x19, [sp, #16]
  404128:	ldp	x29, x30, [sp], #32
  40412c:	ret
  404130:	stp	x29, x30, [sp, #-64]!
  404134:	mov	w2, #0xffffffff            	// #-1
  404138:	str	x23, [sp, #16]
  40413c:	stp	x22, x21, [sp, #32]
  404140:	stp	x20, x19, [sp, #48]
  404144:	mov	x29, sp
  404148:	bl	42214c <ferror@plt+0x1e16c>
  40414c:	ldr	x1, [x0]
  404150:	mov	x19, x0
  404154:	cbz	x1, 404194 <ferror@plt+0x1b4>
  404158:	adrp	x20, 43f000 <ferror@plt+0x3b020>
  40415c:	add	x22, x19, #0x8
  404160:	add	x20, x20, #0x1f8
  404164:	adrp	x23, 491000 <ferror@plt+0x8d020>
  404168:	mov	x0, x20
  40416c:	bl	407cb0 <ferror@plt+0x3cd0>
  404170:	ldur	x0, [x22, #-8]
  404174:	ldr	x21, [x23, #2344]
  404178:	bl	4209b8 <ferror@plt+0x1c9d8>
  40417c:	mov	x1, x0
  404180:	mov	x0, x21
  404184:	bl	40dacc <ferror@plt+0x9aec>
  404188:	ldr	x1, [x22], #8
  40418c:	str	x0, [x23, #2344]
  404190:	cbnz	x1, 404168 <ferror@plt+0x188>
  404194:	mov	x0, x19
  404198:	ldp	x20, x19, [sp, #48]
  40419c:	ldp	x22, x21, [sp, #32]
  4041a0:	ldr	x23, [sp, #16]
  4041a4:	ldp	x29, x30, [sp], #64
  4041a8:	b	42251c <ferror@plt+0x1e53c>
  4041ac:	stp	x29, x30, [sp, #-32]!
  4041b0:	str	x19, [sp, #16]
  4041b4:	mov	x29, sp
  4041b8:	mov	x19, x0
  4041bc:	bl	403510 <strlen@plt>
  4041c0:	cmp	w0, #0xd
  4041c4:	b.lt	4041e0 <ferror@plt+0x200>  // b.tstop
  4041c8:	add	x8, x19, w0, sxtw
  4041cc:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4041d0:	sub	x0, x8, #0xc
  4041d4:	add	x1, x1, #0xa93
  4041d8:	bl	403b30 <strcmp@plt>
  4041dc:	cbz	w0, 4041f0 <ferror@plt+0x210>
  4041e0:	mov	w0, wzr
  4041e4:	ldr	x19, [sp, #16]
  4041e8:	ldp	x29, x30, [sp], #32
  4041ec:	ret
  4041f0:	mov	w0, #0x1                   	// #1
  4041f4:	ldr	x19, [sp, #16]
  4041f8:	ldp	x29, x30, [sp], #32
  4041fc:	ret
  404200:	stp	x29, x30, [sp, #-48]!
  404204:	str	x21, [sp, #16]
  404208:	stp	x20, x19, [sp, #32]
  40420c:	adrp	x21, 491000 <ferror@plt+0x8d020>
  404210:	ldr	x8, [x21, #2352]
  404214:	mov	x29, sp
  404218:	cbz	x8, 40422c <ferror@plt+0x24c>
  40421c:	ldp	x20, x19, [sp, #32]
  404220:	ldr	x21, [sp, #16]
  404224:	ldp	x29, x30, [sp], #48
  404228:	ret
  40422c:	mov	w19, w0
  404230:	adrp	x0, 40d000 <ferror@plt+0x9020>
  404234:	adrp	x1, 40d000 <ferror@plt+0x9020>
  404238:	add	x0, x0, #0x988
  40423c:	add	x1, x1, #0x96c
  404240:	bl	40bffc <ferror@plt+0x801c>
  404244:	str	x0, [x21, #2352]
  404248:	cbz	w19, 404270 <ferror@plt+0x290>
  40424c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  404250:	ldr	x0, [x8, #2344]
  404254:	ldp	x20, x19, [sp, #32]
  404258:	ldr	x21, [sp, #16]
  40425c:	adrp	x1, 404000 <ferror@plt+0x20>
  404260:	add	x1, x1, #0x330
  404264:	mov	x2, xzr
  404268:	ldp	x29, x30, [sp], #48
  40426c:	b	40da8c <ferror@plt+0x9aac>
  404270:	mov	w0, #0x90                  	// #144
  404274:	bl	414c04 <ferror@plt+0x10c24>
  404278:	adrp	x20, 440000 <ferror@plt+0x3c020>
  40427c:	add	x20, x20, #0x368
  404280:	mov	x19, x0
  404284:	mov	x0, x20
  404288:	bl	4209b8 <ferror@plt+0x1c9d8>
  40428c:	str	x0, [x19]
  404290:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404294:	add	x0, x0, #0x3cd
  404298:	bl	4209b8 <ferror@plt+0x1c9d8>
  40429c:	str	x0, [x19, #16]
  4042a0:	mov	x0, x20
  4042a4:	bl	4209b8 <ferror@plt+0x1c9d8>
  4042a8:	str	x0, [x19, #8]
  4042ac:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4042b0:	add	x0, x0, #0x3d4
  4042b4:	bl	4209b8 <ferror@plt+0x1c9d8>
  4042b8:	str	x0, [x19, #24]
  4042bc:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4042c0:	add	x0, x0, #0x419
  4042c4:	bl	4209b8 <ferror@plt+0x1c9d8>
  4042c8:	ldr	x8, [x19, #96]
  4042cc:	str	x0, [x19, #32]
  4042d0:	cbnz	x8, 4042f0 <ferror@plt+0x310>
  4042d4:	adrp	x0, 40d000 <ferror@plt+0x9020>
  4042d8:	adrp	x1, 40d000 <ferror@plt+0x9020>
  4042dc:	add	x0, x0, #0x988
  4042e0:	add	x1, x1, #0x96c
  4042e4:	bl	40bffc <ferror@plt+0x801c>
  4042e8:	mov	x8, x0
  4042ec:	str	x0, [x19, #96]
  4042f0:	adrp	x9, 491000 <ferror@plt+0x8d020>
  4042f4:	ldr	x2, [x9, #2376]
  4042f8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4042fc:	add	x1, x1, #0x43c
  404300:	mov	x0, x8
  404304:	bl	40cbd4 <ferror@plt+0x8bf4>
  404308:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40430c:	add	x0, x0, #0x444
  404310:	bl	407cb0 <ferror@plt+0x3cd0>
  404314:	ldr	x0, [x21, #2352]
  404318:	ldr	x1, [x19]
  40431c:	mov	x2, x19
  404320:	ldp	x20, x19, [sp, #32]
  404324:	ldr	x21, [sp, #16]
  404328:	ldp	x29, x30, [sp], #48
  40432c:	b	40cbd4 <ferror@plt+0x8bf4>
  404330:	stp	x29, x30, [sp, #-48]!
  404334:	str	x21, [sp, #16]
  404338:	stp	x20, x19, [sp, #32]
  40433c:	mov	x29, sp
  404340:	mov	x19, x0
  404344:	bl	403510 <strlen@plt>
  404348:	mov	x20, x0
  40434c:	mov	x0, x19
  404350:	bl	4209b8 <ferror@plt+0x1c9d8>
  404354:	cmp	w20, #0x2
  404358:	mov	x21, x0
  40435c:	b.lt	404378 <ferror@plt+0x398>  // b.tstop
  404360:	sub	w8, w20, #0x1
  404364:	sxtw	x8, w8
  404368:	ldrb	w9, [x19, x8]
  40436c:	cmp	w9, #0x2f
  404370:	b.ne	404378 <ferror@plt+0x398>  // b.any
  404374:	strb	wzr, [x21, x8]
  404378:	mov	x0, x21
  40437c:	mov	w1, wzr
  404380:	mov	x2, xzr
  404384:	bl	408e54 <ferror@plt+0x4e74>
  404388:	mov	x20, x0
  40438c:	mov	x0, x21
  404390:	bl	414cbc <ferror@plt+0x10cdc>
  404394:	cbz	x20, 4043fc <ferror@plt+0x41c>
  404398:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40439c:	add	x0, x0, #0x3b4
  4043a0:	mov	x1, x19
  4043a4:	bl	407cb0 <ferror@plt+0x3cd0>
  4043a8:	mov	x0, x20
  4043ac:	bl	408f8c <ferror@plt+0x4fac>
  4043b0:	cbz	x0, 4043e8 <ferror@plt+0x408>
  4043b4:	mov	x1, x0
  4043b8:	mov	x0, x19
  4043bc:	mov	x2, xzr
  4043c0:	bl	40b61c <ferror@plt+0x763c>
  4043c4:	mov	w1, wzr
  4043c8:	mov	x21, x0
  4043cc:	bl	404434 <ferror@plt+0x454>
  4043d0:	mov	x0, x21
  4043d4:	bl	414cbc <ferror@plt+0x10cdc>
  4043d8:	mov	x0, x20
  4043dc:	bl	408f8c <ferror@plt+0x4fac>
  4043e0:	mov	x1, x0
  4043e4:	cbnz	x0, 4043b8 <ferror@plt+0x3d8>
  4043e8:	mov	x0, x20
  4043ec:	ldp	x20, x19, [sp, #32]
  4043f0:	ldr	x21, [sp, #16]
  4043f4:	ldp	x29, x30, [sp], #48
  4043f8:	b	409054 <ferror@plt+0x5074>
  4043fc:	bl	403ee0 <__errno_location@plt>
  404400:	ldr	w0, [x0]
  404404:	bl	421238 <ferror@plt+0x1d258>
  404408:	mov	x1, x19
  40440c:	ldp	x20, x19, [sp, #32]
  404410:	ldr	x21, [sp, #16]
  404414:	adrp	x8, 43f000 <ferror@plt+0x3b020>
  404418:	add	x8, x8, #0x37d
  40441c:	mov	x2, x0
  404420:	mov	x0, x8
  404424:	ldp	x29, x30, [sp], #48
  404428:	b	407cb0 <ferror@plt+0x3cd0>
  40442c:	mov	w1, #0x1                   	// #1
  404430:	b	404434 <ferror@plt+0x454>
  404434:	sub	sp, sp, #0x70
  404438:	stp	x26, x25, [sp, #48]
  40443c:	adrp	x25, 491000 <ferror@plt+0x8d020>
  404440:	ldr	x8, [x25, #2352]
  404444:	stp	x22, x21, [sp, #80]
  404448:	mov	x21, x0
  40444c:	stp	x20, x19, [sp, #96]
  404450:	mov	w20, w1
  404454:	mov	x0, x8
  404458:	mov	x1, x21
  40445c:	stp	x29, x30, [sp, #16]
  404460:	stp	x28, x27, [sp, #32]
  404464:	stp	x24, x23, [sp, #64]
  404468:	add	x29, sp, #0x10
  40446c:	bl	40c928 <ferror@plt+0x8948>
  404470:	cbz	x0, 40447c <ferror@plt+0x49c>
  404474:	mov	x19, x0
  404478:	b	404620 <ferror@plt+0x640>
  40447c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404480:	add	x0, x0, #0x483
  404484:	mov	x1, x21
  404488:	bl	407cb0 <ferror@plt+0x3cd0>
  40448c:	mov	x0, x21
  404490:	bl	403510 <strlen@plt>
  404494:	cmp	w0, #0x4
  404498:	b.lt	404518 <ferror@plt+0x538>  // b.tstop
  40449c:	mov	x9, #0xfffd00000000        	// #281462091808768
  4044a0:	lsl	x8, x0, #32
  4044a4:	movk	x9, #0xffff, lsl #48
  4044a8:	add	x9, x8, x9
  4044ac:	asr	x9, x9, #32
  4044b0:	ldrb	w9, [x21, x9]
  4044b4:	cmp	w9, #0x2e
  4044b8:	b.ne	404518 <ferror@plt+0x538>  // b.any
  4044bc:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  4044c0:	add	x9, x8, x9
  4044c4:	asr	x9, x9, #32
  4044c8:	ldrb	w9, [x21, x9]
  4044cc:	cmp	w9, #0x70
  4044d0:	b.ne	404518 <ferror@plt+0x538>  // b.any
  4044d4:	mov	x9, #0xffffffff00000000    	// #-4294967296
  4044d8:	add	x8, x8, x9
  4044dc:	asr	x8, x8, #32
  4044e0:	ldrb	w8, [x21, x8]
  4044e4:	cmp	w8, #0x63
  4044e8:	b.ne	404518 <ferror@plt+0x538>  // b.any
  4044ec:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4044f0:	add	x0, x0, #0x49d
  4044f4:	mov	x1, x21
  4044f8:	bl	407cb0 <ferror@plt+0x3cd0>
  4044fc:	mov	x0, x21
  404500:	bl	4209b8 <ferror@plt+0x1c9d8>
  404504:	mov	x23, x0
  404508:	mov	x0, x21
  40450c:	bl	4209b8 <ferror@plt+0x1c9d8>
  404510:	mov	w22, wzr
  404514:	b	4045e0 <ferror@plt+0x600>
  404518:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40451c:	ldr	w8, [x8, #2328]
  404520:	cbz	w8, 404578 <ferror@plt+0x598>
  404524:	adrp	x8, 491000 <ferror@plt+0x8d020>
  404528:	ldr	x24, [x8, #2344]
  40452c:	cbz	x24, 404604 <ferror@plt+0x624>
  404530:	adrp	x19, 43f000 <ferror@plt+0x3b020>
  404534:	mov	w22, #0x1                   	// #1
  404538:	add	x19, x19, #0x50b
  40453c:	ldr	x1, [x24]
  404540:	mov	w2, #0x2f                  	// #47
  404544:	mov	x0, x19
  404548:	mov	x3, x21
  40454c:	bl	420b78 <ferror@plt+0x1cb98>
  404550:	mov	w1, #0x1                   	// #1
  404554:	mov	x23, x0
  404558:	bl	40a0d0 <ferror@plt+0x60f0>
  40455c:	cbnz	w0, 4045dc <ferror@plt+0x5fc>
  404560:	mov	x0, x23
  404564:	bl	414cbc <ferror@plt+0x10cdc>
  404568:	ldr	x24, [x24, #8]
  40456c:	add	w22, w22, #0x1
  404570:	cbnz	x24, 40453c <ferror@plt+0x55c>
  404574:	b	404604 <ferror@plt+0x624>
  404578:	cmp	w0, #0xd
  40457c:	b.lt	404598 <ferror@plt+0x5b8>  // b.tstop
  404580:	add	x8, x21, w0, sxtw
  404584:	adrp	x1, 440000 <ferror@plt+0x3c020>
  404588:	sub	x0, x8, #0xc
  40458c:	add	x1, x1, #0xa93
  404590:	bl	403b30 <strcmp@plt>
  404594:	cbz	w0, 404524 <ferror@plt+0x544>
  404598:	adrp	x1, 440000 <ferror@plt+0x3c020>
  40459c:	add	x1, x1, #0xa93
  4045a0:	mov	x0, x21
  4045a4:	mov	x2, xzr
  4045a8:	bl	420c00 <ferror@plt+0x1cc20>
  4045ac:	mov	w1, wzr
  4045b0:	mov	x22, x0
  4045b4:	bl	404434 <ferror@plt+0x454>
  4045b8:	mov	x19, x0
  4045bc:	mov	x0, x22
  4045c0:	bl	414cbc <ferror@plt+0x10cdc>
  4045c4:	cbz	x19, 404524 <ferror@plt+0x544>
  4045c8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4045cc:	add	x0, x0, #0x4db
  4045d0:	mov	x1, x21
  4045d4:	bl	407cb0 <ferror@plt+0x3cd0>
  4045d8:	b	404620 <ferror@plt+0x640>
  4045dc:	mov	x0, xzr
  4045e0:	cbz	x23, 404604 <ferror@plt+0x624>
  4045e4:	cbz	x0, 404644 <ferror@plt+0x664>
  4045e8:	mov	x0, x21
  4045ec:	bl	40b824 <ferror@plt+0x7844>
  4045f0:	mov	x24, x0
  4045f4:	bl	403510 <strlen@plt>
  4045f8:	add	x8, x0, x24
  4045fc:	sturb	wzr, [x8, #-3]
  404600:	b	404650 <ferror@plt+0x670>
  404604:	cbz	w20, 40461c <ferror@plt+0x63c>
  404608:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40460c:	add	x0, x0, #0x515
  404610:	mov	x1, x21
  404614:	mov	x2, x21
  404618:	bl	407d94 <ferror@plt+0x3db4>
  40461c:	mov	x19, xzr
  404620:	mov	x0, x19
  404624:	ldp	x20, x19, [sp, #96]
  404628:	ldp	x22, x21, [sp, #80]
  40462c:	ldp	x24, x23, [sp, #64]
  404630:	ldp	x26, x25, [sp, #48]
  404634:	ldp	x28, x27, [sp, #32]
  404638:	ldp	x29, x30, [sp, #16]
  40463c:	add	sp, sp, #0x70
  404640:	ret
  404644:	mov	x0, x21
  404648:	bl	4209b8 <ferror@plt+0x1c9d8>
  40464c:	mov	x24, x0
  404650:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404654:	add	x0, x0, #0x5b2
  404658:	mov	x1, x21
  40465c:	mov	x2, x23
  404660:	bl	407cb0 <ferror@plt+0x3cd0>
  404664:	adrp	x8, 491000 <ferror@plt+0x8d020>
  404668:	adrp	x9, 491000 <ferror@plt+0x8d020>
  40466c:	adrp	x10, 491000 <ferror@plt+0x8d020>
  404670:	ldr	w2, [x8, #2332]
  404674:	ldr	w3, [x9, #1468]
  404678:	ldr	w4, [x10, #1464]
  40467c:	mov	x0, x24
  404680:	mov	x1, x23
  404684:	bl	406204 <ferror@plt+0x2224>
  404688:	mov	x19, x0
  40468c:	mov	x0, x24
  404690:	bl	414cbc <ferror@plt+0x10cdc>
  404694:	cbz	x19, 4049e0 <ferror@plt+0xa00>
  404698:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40469c:	add	x1, x1, #0x5cf
  4046a0:	mov	x0, x23
  4046a4:	bl	403e30 <strstr@plt>
  4046a8:	cbz	x0, 4046b4 <ferror@plt+0x6d4>
  4046ac:	mov	w8, #0x1                   	// #1
  4046b0:	str	w8, [x19, #120]
  4046b4:	mov	x0, x23
  4046b8:	bl	414cbc <ferror@plt+0x10cdc>
  4046bc:	ldr	x1, [x19]
  4046c0:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4046c4:	add	x0, x0, #0x5f4
  4046c8:	mov	w2, w22
  4046cc:	str	w22, [x19, #124]
  4046d0:	bl	407cb0 <ferror@plt+0x3cd0>
  4046d4:	ldr	x1, [x19]
  4046d8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4046dc:	add	x0, x0, #0x611
  4046e0:	bl	407cb0 <ferror@plt+0x3cd0>
  4046e4:	ldr	x0, [x25, #2352]
  4046e8:	ldr	x1, [x19]
  4046ec:	mov	x2, x19
  4046f0:	bl	40cbd4 <ferror@plt+0x8bf4>
  4046f4:	ldr	x26, [x19, #48]
  4046f8:	cbz	x26, 404780 <ferror@plt+0x7a0>
  4046fc:	adrp	x21, 43f000 <ferror@plt+0x3b020>
  404700:	adrp	x22, 40d000 <ferror@plt+0x9020>
  404704:	adrp	x23, 40d000 <ferror@plt+0x9020>
  404708:	add	x21, x21, #0x638
  40470c:	add	x22, x22, #0x988
  404710:	add	x23, x23, #0x96c
  404714:	b	40473c <ferror@plt+0x75c>
  404718:	ldr	x1, [x24]
  40471c:	mov	x2, x24
  404720:	bl	40cbd4 <ferror@plt+0x8bf4>
  404724:	ldr	x0, [x19, #56]
  404728:	mov	x1, x25
  40472c:	bl	40db44 <ferror@plt+0x9b64>
  404730:	str	x0, [x19, #56]
  404734:	ldr	x26, [x26, #8]
  404738:	cbz	x26, 404780 <ferror@plt+0x7a0>
  40473c:	ldr	x24, [x26]
  404740:	ldr	x1, [x19]
  404744:	mov	x0, x21
  404748:	ldr	x2, [x24]
  40474c:	bl	407cb0 <ferror@plt+0x3cd0>
  404750:	ldr	x0, [x24]
  404754:	mov	w1, w20
  404758:	bl	404434 <ferror@plt+0x454>
  40475c:	cbz	x0, 404e48 <ferror@plt+0xe68>
  404760:	mov	x25, x0
  404764:	ldr	x0, [x19, #104]
  404768:	cbnz	x0, 404718 <ferror@plt+0x738>
  40476c:	mov	x0, x22
  404770:	mov	x1, x23
  404774:	bl	40bffc <ferror@plt+0x801c>
  404778:	str	x0, [x19, #104]
  40477c:	b	404718 <ferror@plt+0x738>
  404780:	ldr	x26, [x19, #64]
  404784:	cbz	x26, 40480c <ferror@plt+0x82c>
  404788:	adrp	x21, 43f000 <ferror@plt+0x3b020>
  40478c:	adrp	x22, 40d000 <ferror@plt+0x9020>
  404790:	adrp	x23, 40d000 <ferror@plt+0x9020>
  404794:	add	x21, x21, #0x688
  404798:	add	x22, x22, #0x988
  40479c:	add	x23, x23, #0x96c
  4047a0:	b	4047c8 <ferror@plt+0x7e8>
  4047a4:	ldr	x1, [x24]
  4047a8:	mov	x2, x24
  4047ac:	bl	40cbd4 <ferror@plt+0x8bf4>
  4047b0:	ldr	x0, [x19, #72]
  4047b4:	mov	x1, x25
  4047b8:	bl	40db44 <ferror@plt+0x9b64>
  4047bc:	str	x0, [x19, #72]
  4047c0:	ldr	x26, [x26, #8]
  4047c4:	cbz	x26, 40480c <ferror@plt+0x82c>
  4047c8:	ldr	x24, [x26]
  4047cc:	ldr	x1, [x19]
  4047d0:	mov	x0, x21
  4047d4:	ldr	x2, [x24]
  4047d8:	bl	407cb0 <ferror@plt+0x3cd0>
  4047dc:	ldr	x0, [x24]
  4047e0:	mov	w1, w20
  4047e4:	bl	404434 <ferror@plt+0x454>
  4047e8:	cbz	x0, 404e48 <ferror@plt+0xe68>
  4047ec:	mov	x25, x0
  4047f0:	ldr	x0, [x19, #104]
  4047f4:	cbnz	x0, 4047a4 <ferror@plt+0x7c4>
  4047f8:	mov	x0, x22
  4047fc:	mov	x1, x23
  404800:	bl	40bffc <ferror@plt+0x801c>
  404804:	str	x0, [x19, #104]
  404808:	b	4047a4 <ferror@plt+0x7c4>
  40480c:	ldr	x0, [x19, #56]
  404810:	bl	40e04c <ferror@plt+0xa06c>
  404814:	ldr	x1, [x19, #72]
  404818:	bl	40dda0 <ferror@plt+0x9dc0>
  40481c:	ldr	x8, [x19, #56]
  404820:	str	x0, [x19, #72]
  404824:	mov	x0, x8
  404828:	bl	40e1c4 <ferror@plt+0xa1e4>
  40482c:	ldr	x8, [x19, #72]
  404830:	str	x0, [x19, #56]
  404834:	mov	x0, x8
  404838:	bl	40e1c4 <ferror@plt+0xa1e4>
  40483c:	str	x0, [x19, #72]
  404840:	str	xzr, [sp, #8]
  404844:	ldr	x1, [x19]
  404848:	cbz	x1, 404e84 <ferror@plt+0xea4>
  40484c:	ldr	x8, [x19, #8]
  404850:	cbz	x8, 404ea8 <ferror@plt+0xec8>
  404854:	ldr	x8, [x19, #16]
  404858:	cbz	x8, 404eb4 <ferror@plt+0xed4>
  40485c:	ldr	x8, [x19, #24]
  404860:	cbz	x8, 404ec0 <ferror@plt+0xee0>
  404864:	mov	x20, x0
  404868:	cbnz	x0, 4048c0 <ferror@plt+0x8e0>
  40486c:	adrp	x0, 40d000 <ferror@plt+0x9020>
  404870:	adrp	x1, 40d000 <ferror@plt+0x9020>
  404874:	add	x0, x0, #0x988
  404878:	add	x1, x1, #0x96c
  40487c:	bl	40bffc <ferror@plt+0x801c>
  404880:	mov	x20, x0
  404884:	add	x3, sp, #0x8
  404888:	mov	w1, #0x1                   	// #1
  40488c:	mov	x0, x19
  404890:	mov	x2, x20
  404894:	bl	405b44 <ferror@plt+0x1b64>
  404898:	mov	x0, x20
  40489c:	bl	40c7b0 <ferror@plt+0x87d0>
  4048a0:	ldr	x20, [sp, #8]
  4048a4:	cbz	x20, 404a08 <ferror@plt+0xa28>
  4048a8:	ldr	x21, [x19, #112]
  4048ac:	cbz	x21, 4049fc <ferror@plt+0xa1c>
  4048b0:	mov	x22, x20
  4048b4:	b	404950 <ferror@plt+0x970>
  4048b8:	ldr	x20, [x20, #8]
  4048bc:	cbz	x20, 40486c <ferror@plt+0x88c>
  4048c0:	ldr	x0, [x19, #104]
  4048c4:	cbz	x0, 4048b8 <ferror@plt+0x8d8>
  4048c8:	ldr	x22, [x20]
  4048cc:	ldr	x1, [x22]
  4048d0:	bl	40c928 <ferror@plt+0x8948>
  4048d4:	cbz	x0, 4048b8 <ferror@plt+0x8d8>
  4048d8:	mov	x21, x0
  4048dc:	ldr	w0, [x0, #8]
  4048e0:	ldr	x1, [x22, #16]
  4048e4:	ldr	x2, [x21, #16]
  4048e8:	bl	4058d4 <ferror@plt+0x18f4>
  4048ec:	cbnz	w0, 4048b8 <ferror@plt+0x8d8>
  4048f0:	ldrsw	x8, [x21, #8]
  4048f4:	cmp	w8, #0x7
  4048f8:	b.cs	404e64 <ferror@plt+0xe84>  // b.hs, b.nlast
  4048fc:	adrp	x9, 43f000 <ferror@plt+0x3b020>
  404900:	ldr	x2, [x22]
  404904:	add	x9, x9, #0x1c0
  404908:	ldr	x1, [x19]
  40490c:	ldr	x4, [x21, #16]
  404910:	ldr	x3, [x9, x8, lsl #3]
  404914:	ldr	x6, [x22, #16]
  404918:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40491c:	add	x0, x0, #0x76c
  404920:	mov	x5, x2
  404924:	bl	407d94 <ferror@plt+0x3db4>
  404928:	ldr	x2, [x22, #32]
  40492c:	cbz	x2, 404940 <ferror@plt+0x960>
  404930:	ldr	x1, [x22, #8]
  404934:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404938:	add	x0, x0, #0x7a6
  40493c:	bl	407d94 <ferror@plt+0x3db4>
  404940:	mov	w0, #0x1                   	// #1
  404944:	bl	403540 <exit@plt>
  404948:	ldr	x22, [x22, #8]
  40494c:	cbz	x22, 404a08 <ferror@plt+0xa28>
  404950:	ldr	x24, [x22]
  404954:	mov	x25, x21
  404958:	b	404964 <ferror@plt+0x984>
  40495c:	ldr	x25, [x25, #8]
  404960:	cbz	x25, 404948 <ferror@plt+0x968>
  404964:	ldr	x23, [x25]
  404968:	ldr	x1, [x24]
  40496c:	ldr	x0, [x23]
  404970:	bl	403b30 <strcmp@plt>
  404974:	cbnz	w0, 40495c <ferror@plt+0x97c>
  404978:	ldr	w0, [x23, #8]
  40497c:	ldr	x1, [x24, #16]
  404980:	ldr	x2, [x23, #16]
  404984:	bl	4058d4 <ferror@plt+0x18f4>
  404988:	cbz	w0, 40495c <ferror@plt+0x97c>
  40498c:	ldr	w0, [x23, #8]
  404990:	ldr	x19, [x24, #16]
  404994:	ldr	x20, [x24]
  404998:	ldr	x21, [x23]
  40499c:	bl	4059c8 <ferror@plt+0x19e8>
  4049a0:	ldp	x9, x8, [x23, #16]
  4049a4:	mov	x4, x0
  4049a8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4049ac:	add	x0, x0, #0x7cd
  4049b0:	ldr	x6, [x8]
  4049b4:	ldr	x7, [x8, #16]
  4049b8:	adrp	x8, 43f000 <ferror@plt+0x3b020>
  4049bc:	add	x8, x8, #0x365
  4049c0:	cmp	x9, #0x0
  4049c4:	csel	x5, x8, x9, eq  // eq = none
  4049c8:	mov	x1, x19
  4049cc:	mov	x2, x20
  4049d0:	mov	x3, x21
  4049d4:	bl	407d94 <ferror@plt+0x3db4>
  4049d8:	mov	w0, #0x1                   	// #1
  4049dc:	bl	403540 <exit@plt>
  4049e0:	mov	x0, x23
  4049e4:	bl	414cbc <ferror@plt+0x10cdc>
  4049e8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4049ec:	add	x0, x0, #0x5de
  4049f0:	mov	x1, x23
  4049f4:	bl	407cb0 <ferror@plt+0x3cd0>
  4049f8:	b	404620 <ferror@plt+0x640>
  4049fc:	mov	x8, x20
  404a00:	ldr	x8, [x8, #8]
  404a04:	cbnz	x8, 404a00 <ferror@plt+0xa20>
  404a08:	mov	x0, x20
  404a0c:	bl	40da20 <ferror@plt+0x9a40>
  404a10:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404a14:	add	x0, x0, #0x813
  404a18:	bl	4093d4 <ferror@plt+0x53f4>
  404a1c:	adrp	x8, 43f000 <ferror@plt+0x3b020>
  404a20:	add	x8, x8, #0x832
  404a24:	cmp	x0, #0x0
  404a28:	adrp	x1, 443000 <ferror@plt+0x3f020>
  404a2c:	csel	x0, x8, x0, eq  // eq = none
  404a30:	add	x1, x1, #0xe9d
  404a34:	mov	w2, wzr
  404a38:	bl	42214c <ferror@plt+0x1e16c>
  404a3c:	ldr	x8, [x0]
  404a40:	mov	x20, x0
  404a44:	cbz	x8, 404a74 <ferror@plt+0xa94>
  404a48:	mov	x21, xzr
  404a4c:	add	x22, x20, #0x8
  404a50:	mov	x0, x8
  404a54:	bl	4209b8 <ferror@plt+0x1c9d8>
  404a58:	mov	x1, x0
  404a5c:	mov	x0, x21
  404a60:	bl	40dacc <ferror@plt+0x9aec>
  404a64:	ldr	x8, [x22], #8
  404a68:	mov	x21, x0
  404a6c:	cbnz	x8, 404a50 <ferror@plt+0xa70>
  404a70:	b	404a78 <ferror@plt+0xa98>
  404a74:	mov	x21, xzr
  404a78:	mov	x0, x20
  404a7c:	bl	42251c <ferror@plt+0x1e53c>
  404a80:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404a84:	add	x0, x0, #0x95c
  404a88:	bl	4093d4 <ferror@plt+0x53f4>
  404a8c:	cbz	x0, 404ad8 <ferror@plt+0xaf8>
  404a90:	adrp	x1, 443000 <ferror@plt+0x3f020>
  404a94:	add	x1, x1, #0xe9d
  404a98:	mov	w2, wzr
  404a9c:	bl	42214c <ferror@plt+0x1e16c>
  404aa0:	ldr	x8, [x0]
  404aa4:	mov	x20, x0
  404aa8:	cbz	x8, 404ad0 <ferror@plt+0xaf0>
  404aac:	add	x22, x20, #0x8
  404ab0:	mov	x0, x8
  404ab4:	bl	4209b8 <ferror@plt+0x1c9d8>
  404ab8:	mov	x1, x0
  404abc:	mov	x0, x21
  404ac0:	bl	40dacc <ferror@plt+0x9aec>
  404ac4:	ldr	x8, [x22], #8
  404ac8:	mov	x21, x0
  404acc:	cbnz	x8, 404ab0 <ferror@plt+0xad0>
  404ad0:	mov	x0, x20
  404ad4:	bl	42251c <ferror@plt+0x1e53c>
  404ad8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404adc:	add	x0, x0, #0x962
  404ae0:	bl	4093d4 <ferror@plt+0x53f4>
  404ae4:	cbz	x0, 404b30 <ferror@plt+0xb50>
  404ae8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  404aec:	add	x1, x1, #0xe9d
  404af0:	mov	w2, wzr
  404af4:	bl	42214c <ferror@plt+0x1e16c>
  404af8:	ldr	x8, [x0]
  404afc:	mov	x20, x0
  404b00:	cbz	x8, 404b28 <ferror@plt+0xb48>
  404b04:	add	x22, x20, #0x8
  404b08:	mov	x0, x8
  404b0c:	bl	4209b8 <ferror@plt+0x1c9d8>
  404b10:	mov	x1, x0
  404b14:	mov	x0, x21
  404b18:	bl	40dacc <ferror@plt+0x9aec>
  404b1c:	ldr	x8, [x22], #8
  404b20:	mov	x21, x0
  404b24:	cbnz	x8, 404b08 <ferror@plt+0xb28>
  404b28:	mov	x0, x20
  404b2c:	bl	42251c <ferror@plt+0x1e53c>
  404b30:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404b34:	add	x0, x0, #0x971
  404b38:	bl	4093d4 <ferror@plt+0x53f4>
  404b3c:	cbz	x0, 404b88 <ferror@plt+0xba8>
  404b40:	adrp	x1, 443000 <ferror@plt+0x3f020>
  404b44:	add	x1, x1, #0xe9d
  404b48:	mov	w2, wzr
  404b4c:	bl	42214c <ferror@plt+0x1e16c>
  404b50:	ldr	x8, [x0]
  404b54:	mov	x20, x0
  404b58:	cbz	x8, 404b80 <ferror@plt+0xba0>
  404b5c:	add	x22, x20, #0x8
  404b60:	mov	x0, x8
  404b64:	bl	4209b8 <ferror@plt+0x1c9d8>
  404b68:	mov	x1, x0
  404b6c:	mov	x0, x21
  404b70:	bl	40dacc <ferror@plt+0x9aec>
  404b74:	ldr	x8, [x22], #8
  404b78:	mov	x21, x0
  404b7c:	cbnz	x8, 404b60 <ferror@plt+0xb80>
  404b80:	mov	x0, x20
  404b84:	bl	42251c <ferror@plt+0x1e53c>
  404b88:	ldr	x28, [x19, #88]
  404b8c:	cbz	x28, 404c94 <ferror@plt+0xcb4>
  404b90:	cbz	x21, 404bac <ferror@plt+0xbcc>
  404b94:	adrp	x22, 43f000 <ferror@plt+0x3b020>
  404b98:	adrp	x23, 43f000 <ferror@plt+0x3b020>
  404b9c:	mov	w27, wzr
  404ba0:	add	x22, x22, #0x843
  404ba4:	add	x23, x23, #0x860
  404ba8:	b	404bdc <ferror@plt+0xbfc>
  404bac:	ldr	x28, [x28, #8]
  404bb0:	cbnz	x28, 404bac <ferror@plt+0xbcc>
  404bb4:	b	404c94 <ferror@plt+0xcb4>
  404bb8:	ldr	x1, [x24, #8]
  404bbc:	ldr	x2, [x19]
  404bc0:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404bc4:	add	x0, x0, #0x87f
  404bc8:	bl	407cb0 <ferror@plt+0x3cd0>
  404bcc:	add	w27, w27, #0x1
  404bd0:	str	xzr, [x28]
  404bd4:	ldr	x28, [x28, #8]
  404bd8:	cbz	x28, 404c78 <ferror@plt+0xc98>
  404bdc:	ldr	x24, [x28]
  404be0:	ldrb	w8, [x24]
  404be4:	tbz	w8, #3, 404bd4 <ferror@plt+0xbf4>
  404be8:	ldr	x26, [x24, #8]
  404bec:	adrp	x1, 440000 <ferror@plt+0x3c020>
  404bf0:	mov	w2, #0x2                   	// #2
  404bf4:	add	x1, x1, #0x9ba
  404bf8:	mov	x0, x26
  404bfc:	bl	403880 <strncmp@plt>
  404c00:	mov	w25, #0x2                   	// #2
  404c04:	cbz	w0, 404c24 <ferror@plt+0xc44>
  404c08:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  404c0c:	mov	w2, #0x3                   	// #3
  404c10:	mov	x0, x26
  404c14:	add	x1, x1, #0x83f
  404c18:	bl	403880 <strncmp@plt>
  404c1c:	mov	w25, #0x3                   	// #3
  404c20:	cbnz	w0, 404bd4 <ferror@plt+0xbf4>
  404c24:	mov	x20, x21
  404c28:	ldr	x0, [x20]
  404c2c:	add	x1, x26, x25
  404c30:	bl	403b30 <strcmp@plt>
  404c34:	cbnz	w0, 404c6c <ferror@plt+0xc8c>
  404c38:	b	404c50 <ferror@plt+0xc70>
  404c3c:	ldr	x26, [x24, #8]
  404c40:	ldr	x0, [x20]
  404c44:	add	x1, x26, x25
  404c48:	bl	403b30 <strcmp@plt>
  404c4c:	cbnz	w0, 404c6c <ferror@plt+0xc8c>
  404c50:	ldr	x1, [x19]
  404c54:	mov	x0, x22
  404c58:	mov	x2, x26
  404c5c:	bl	407cb0 <ferror@plt+0x3cd0>
  404c60:	mov	x0, x23
  404c64:	bl	4093d4 <ferror@plt+0x53f4>
  404c68:	cbz	x0, 404bb8 <ferror@plt+0xbd8>
  404c6c:	ldr	x20, [x20, #8]
  404c70:	cbnz	x20, 404c3c <ferror@plt+0xc5c>
  404c74:	b	404bd4 <ferror@plt+0xbf4>
  404c78:	cbz	w27, 404c94 <ferror@plt+0xcb4>
  404c7c:	ldr	x0, [x19, #88]
  404c80:	mov	x1, xzr
  404c84:	bl	40ddd0 <ferror@plt+0x9df0>
  404c88:	subs	w27, w27, #0x1
  404c8c:	str	x0, [x19, #88]
  404c90:	b.ne	404c80 <ferror@plt+0xca0>  // b.any
  404c94:	adrp	x1, 414000 <ferror@plt+0x10020>
  404c98:	add	x1, x1, #0xcbc
  404c9c:	mov	x0, x21
  404ca0:	mov	x2, xzr
  404ca4:	bl	40da8c <ferror@plt+0x9aac>
  404ca8:	mov	x0, x21
  404cac:	bl	40da20 <ferror@plt+0x9a40>
  404cb0:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404cb4:	add	x0, x0, #0x89f
  404cb8:	bl	4093d4 <ferror@plt+0x53f4>
  404cbc:	adrp	x8, 43f000 <ferror@plt+0x3b020>
  404cc0:	add	x8, x8, #0x8be
  404cc4:	cmp	x0, #0x0
  404cc8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  404ccc:	csel	x0, x8, x0, eq  // eq = none
  404cd0:	add	x1, x1, #0xe9d
  404cd4:	mov	w2, wzr
  404cd8:	bl	42214c <ferror@plt+0x1e16c>
  404cdc:	ldr	x8, [x0]
  404ce0:	mov	x21, x0
  404ce4:	cbz	x8, 404d24 <ferror@plt+0xd44>
  404ce8:	mov	x23, xzr
  404cec:	add	x20, x21, #0x8
  404cf0:	mov	x0, x8
  404cf4:	bl	4209b8 <ferror@plt+0x1c9d8>
  404cf8:	mov	x1, x0
  404cfc:	mov	x0, x23
  404d00:	bl	40dacc <ferror@plt+0x9aec>
  404d04:	ldr	x8, [x20], #8
  404d08:	mov	x23, x0
  404d0c:	cbnz	x8, 404cf0 <ferror@plt+0xd10>
  404d10:	mov	x0, x21
  404d14:	bl	42251c <ferror@plt+0x1e53c>
  404d18:	ldr	x24, [x19, #80]
  404d1c:	cbnz	x24, 404d38 <ferror@plt+0xd58>
  404d20:	b	404d5c <ferror@plt+0xd7c>
  404d24:	mov	x23, xzr
  404d28:	mov	x0, x21
  404d2c:	bl	42251c <ferror@plt+0x1e53c>
  404d30:	ldr	x24, [x19, #80]
  404d34:	cbz	x24, 404d5c <ferror@plt+0xd7c>
  404d38:	cbz	x23, 404d54 <ferror@plt+0xd74>
  404d3c:	adrp	x21, 43f000 <ferror@plt+0x3b020>
  404d40:	adrp	x25, 440000 <ferror@plt+0x3c020>
  404d44:	mov	w28, wzr
  404d48:	add	x21, x21, #0x8cc
  404d4c:	add	x25, x25, #0x9a1
  404d50:	b	404d8c <ferror@plt+0xdac>
  404d54:	ldr	x24, [x24, #8]
  404d58:	cbnz	x24, 404d54 <ferror@plt+0xd74>
  404d5c:	mov	x0, x23
  404d60:	bl	40da20 <ferror@plt+0x9a40>
  404d64:	b	404620 <ferror@plt+0x640>
  404d68:	str	xzr, [x24]
  404d6c:	ldr	x2, [x19]
  404d70:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404d74:	add	x0, x0, #0x90b
  404d78:	mov	x1, x26
  404d7c:	add	w28, w28, #0x1
  404d80:	bl	407cb0 <ferror@plt+0x3cd0>
  404d84:	ldr	x24, [x24, #8]
  404d88:	cbz	x24, 404e20 <ferror@plt+0xe40>
  404d8c:	ldr	x22, [x24]
  404d90:	ldrb	w8, [x22]
  404d94:	tbz	w8, #1, 404d84 <ferror@plt+0xda4>
  404d98:	mov	x20, x23
  404d9c:	b	404dcc <ferror@plt+0xdec>
  404da0:	ldr	x1, [x19]
  404da4:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404da8:	add	x0, x0, #0x8d0
  404dac:	mov	x2, x26
  404db0:	bl	407cb0 <ferror@plt+0x3cd0>
  404db4:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404db8:	add	x0, x0, #0x8ee
  404dbc:	bl	4093d4 <ferror@plt+0x53f4>
  404dc0:	cbz	x0, 404d68 <ferror@plt+0xd88>
  404dc4:	ldr	x20, [x20, #8]
  404dc8:	cbz	x20, 404d84 <ferror@plt+0xda4>
  404dcc:	ldr	x27, [x22, #8]
  404dd0:	ldr	x26, [x20]
  404dd4:	mov	w2, #0x3                   	// #3
  404dd8:	mov	x1, x21
  404ddc:	mov	x0, x27
  404de0:	bl	403880 <strncmp@plt>
  404de4:	cbnz	w0, 404df8 <ferror@plt+0xe18>
  404de8:	add	x0, x27, #0x3
  404dec:	mov	x1, x26
  404df0:	bl	403b30 <strcmp@plt>
  404df4:	cbz	w0, 404da0 <ferror@plt+0xdc0>
  404df8:	mov	w2, #0x2                   	// #2
  404dfc:	mov	x0, x27
  404e00:	mov	x1, x25
  404e04:	bl	403880 <strncmp@plt>
  404e08:	cbnz	w0, 404dc4 <ferror@plt+0xde4>
  404e0c:	add	x0, x27, #0x2
  404e10:	mov	x1, x26
  404e14:	bl	403b30 <strcmp@plt>
  404e18:	cbnz	w0, 404dc4 <ferror@plt+0xde4>
  404e1c:	b	404da0 <ferror@plt+0xdc0>
  404e20:	mov	x0, x23
  404e24:	bl	40da20 <ferror@plt+0x9a40>
  404e28:	cbz	w28, 404620 <ferror@plt+0x640>
  404e2c:	ldr	x0, [x19, #80]
  404e30:	mov	x1, xzr
  404e34:	bl	40ddd0 <ferror@plt+0x9df0>
  404e38:	subs	w28, w28, #0x1
  404e3c:	str	x0, [x19, #80]
  404e40:	b.ne	404e30 <ferror@plt+0xe50>  // b.any
  404e44:	b	404620 <ferror@plt+0x640>
  404e48:	ldr	x1, [x24]
  404e4c:	ldr	x2, [x19]
  404e50:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404e54:	add	x0, x0, #0x65d
  404e58:	bl	407d94 <ferror@plt+0x3db4>
  404e5c:	mov	w0, #0x1                   	// #1
  404e60:	bl	403540 <exit@plt>
  404e64:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  404e68:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  404e6c:	add	x1, x1, #0x347
  404e70:	add	x3, x3, #0x36b
  404e74:	mov	w2, #0x484                 	// #1156
  404e78:	mov	x0, xzr
  404e7c:	mov	x4, xzr
  404e80:	bl	427628 <ferror@plt+0x23648>
  404e84:	adrp	x8, 491000 <ferror@plt+0x8d020>
  404e88:	ldr	x3, [x8, #2296]
  404e8c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404e90:	add	x0, x0, #0x6b5
  404e94:	mov	w1, #0x49                  	// #73
  404e98:	mov	w2, #0x1                   	// #1
  404e9c:	bl	403ce0 <fwrite@plt>
  404ea0:	mov	w0, #0x1                   	// #1
  404ea4:	bl	403540 <exit@plt>
  404ea8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404eac:	add	x0, x0, #0x6ff
  404eb0:	b	404ec8 <ferror@plt+0xee8>
  404eb4:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404eb8:	add	x0, x0, #0x720
  404ebc:	b	404ec8 <ferror@plt+0xee8>
  404ec0:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404ec4:	add	x0, x0, #0x744
  404ec8:	bl	407d94 <ferror@plt+0x3db4>
  404ecc:	mov	w0, #0x1                   	// #1
  404ed0:	bl	403540 <exit@plt>
  404ed4:	mov	w1, wzr
  404ed8:	b	404434 <ferror@plt+0x454>
  404edc:	stp	x29, x30, [sp, #-64]!
  404ee0:	stp	x20, x19, [sp, #48]
  404ee4:	mov	x20, x0
  404ee8:	mov	x0, xzr
  404eec:	str	x23, [sp, #16]
  404ef0:	stp	x22, x21, [sp, #32]
  404ef4:	mov	x29, sp
  404ef8:	mov	w21, w1
  404efc:	bl	4230f0 <ferror@plt+0x1f110>
  404f00:	mov	x19, x0
  404f04:	and	w22, w21, #0xff
  404f08:	tbnz	w21, #4, 404fb4 <ferror@plt+0xfd4>
  404f0c:	tbnz	w22, #3, 404ff4 <ferror@plt+0x1014>
  404f10:	adrp	x23, 491000 <ferror@plt+0x8d020>
  404f14:	tbnz	w22, #1, 405038 <ferror@plt+0x1058>
  404f18:	mov	w8, #0x5                   	// #5
  404f1c:	ands	w1, w22, w8
  404f20:	b.eq	404f64 <ferror@plt+0xf84>  // b.none
  404f24:	ldr	w8, [x23, #1468]
  404f28:	mov	x0, x20
  404f2c:	mov	w2, wzr
  404f30:	cmp	w8, #0x0
  404f34:	cset	w3, eq  // eq = none
  404f38:	bl	40508c <ferror@plt+0x10ac>
  404f3c:	mov	x20, x0
  404f40:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404f44:	add	x0, x0, #0x27d
  404f48:	mov	x1, x20
  404f4c:	bl	407cb0 <ferror@plt+0x3cd0>
  404f50:	mov	x0, x19
  404f54:	mov	x1, x20
  404f58:	bl	423584 <ferror@plt+0x1f5a4>
  404f5c:	mov	x0, x20
  404f60:	bl	414cbc <ferror@plt+0x10cdc>
  404f64:	ldr	x8, [x19, #8]
  404f68:	cbz	x8, 404f88 <ferror@plt+0xfa8>
  404f6c:	ldr	x9, [x19]
  404f70:	sub	x1, x8, #0x1
  404f74:	ldrb	w8, [x9, x1]
  404f78:	cmp	w8, #0x20
  404f7c:	b.ne	404f88 <ferror@plt+0xfa8>  // b.any
  404f80:	mov	x0, x19
  404f84:	bl	423520 <ferror@plt+0x1f540>
  404f88:	ldr	x1, [x19]
  404f8c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404f90:	add	x0, x0, #0x2a5
  404f94:	bl	407cb0 <ferror@plt+0x3cd0>
  404f98:	mov	x0, x19
  404f9c:	ldp	x20, x19, [sp, #48]
  404fa0:	ldp	x22, x21, [sp, #32]
  404fa4:	ldr	x23, [sp, #16]
  404fa8:	mov	w1, wzr
  404fac:	ldp	x29, x30, [sp], #64
  404fb0:	b	423334 <ferror@plt+0x1f354>
  404fb4:	mov	w1, #0x10                  	// #16
  404fb8:	mov	w3, #0x1                   	// #1
  404fbc:	mov	x0, x20
  404fc0:	mov	w2, wzr
  404fc4:	bl	40508c <ferror@plt+0x10ac>
  404fc8:	mov	x21, x0
  404fcc:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  404fd0:	add	x0, x0, #0x224
  404fd4:	mov	x1, x21
  404fd8:	bl	407cb0 <ferror@plt+0x3cd0>
  404fdc:	mov	x0, x19
  404fe0:	mov	x1, x21
  404fe4:	bl	423584 <ferror@plt+0x1f5a4>
  404fe8:	mov	x0, x21
  404fec:	bl	414cbc <ferror@plt+0x10cdc>
  404ff0:	tbz	w22, #3, 404f10 <ferror@plt+0xf30>
  404ff4:	mov	w1, #0x8                   	// #8
  404ff8:	mov	w2, #0x1                   	// #1
  404ffc:	mov	w3, #0x1                   	// #1
  405000:	mov	x0, x20
  405004:	bl	40508c <ferror@plt+0x10ac>
  405008:	mov	x21, x0
  40500c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  405010:	add	x0, x0, #0x245
  405014:	mov	x1, x21
  405018:	bl	407cb0 <ferror@plt+0x3cd0>
  40501c:	mov	x0, x19
  405020:	mov	x1, x21
  405024:	bl	423584 <ferror@plt+0x1f5a4>
  405028:	mov	x0, x21
  40502c:	bl	414cbc <ferror@plt+0x10cdc>
  405030:	adrp	x23, 491000 <ferror@plt+0x8d020>
  405034:	tbz	w22, #1, 404f18 <ferror@plt+0xf38>
  405038:	ldr	w8, [x23, #1468]
  40503c:	mov	w1, #0x2                   	// #2
  405040:	mov	w2, #0x1                   	// #1
  405044:	mov	x0, x20
  405048:	cmp	w8, #0x0
  40504c:	cset	w3, eq  // eq = none
  405050:	bl	40508c <ferror@plt+0x10ac>
  405054:	mov	x21, x0
  405058:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40505c:	add	x0, x0, #0x262
  405060:	mov	x1, x21
  405064:	bl	407cb0 <ferror@plt+0x3cd0>
  405068:	mov	x0, x19
  40506c:	mov	x1, x21
  405070:	bl	423584 <ferror@plt+0x1f5a4>
  405074:	mov	x0, x21
  405078:	bl	414cbc <ferror@plt+0x10cdc>
  40507c:	mov	w8, #0x5                   	// #5
  405080:	ands	w1, w22, w8
  405084:	b.ne	404f24 <ferror@plt+0xf44>  // b.any
  405088:	b	404f64 <ferror@plt+0xf84>
  40508c:	sub	sp, sp, #0x70
  405090:	stp	x24, x23, [sp, #64]
  405094:	stp	x20, x19, [sp, #96]
  405098:	mov	w20, w1
  40509c:	mov	x23, x0
  4050a0:	adrp	x0, 40d000 <ferror@plt+0x9020>
  4050a4:	adrp	x1, 40d000 <ferror@plt+0x9020>
  4050a8:	add	x0, x0, #0x988
  4050ac:	add	x1, x1, #0x96c
  4050b0:	stp	x29, x30, [sp, #16]
  4050b4:	stp	x28, x27, [sp, #32]
  4050b8:	stp	x26, x25, [sp, #48]
  4050bc:	stp	x22, x21, [sp, #80]
  4050c0:	add	x29, sp, #0x10
  4050c4:	mov	w21, w3
  4050c8:	mov	w19, w2
  4050cc:	str	xzr, [sp, #8]
  4050d0:	bl	40bffc <ferror@plt+0x801c>
  4050d4:	mov	x22, x0
  4050d8:	mov	x0, x23
  4050dc:	bl	40db24 <ferror@plt+0x9b44>
  4050e0:	cbz	x0, 40510c <ferror@plt+0x112c>
  4050e4:	mov	x23, x0
  4050e8:	ldr	x0, [x23]
  4050ec:	add	x3, sp, #0x8
  4050f0:	mov	w1, w21
  4050f4:	mov	x2, x22
  4050f8:	bl	405b44 <ferror@plt+0x1b64>
  4050fc:	ldr	x23, [x23, #16]
  405100:	cbnz	x23, 4050e8 <ferror@plt+0x1108>
  405104:	ldr	x21, [sp, #8]
  405108:	b	405110 <ferror@plt+0x1130>
  40510c:	mov	x21, xzr
  405110:	mov	x0, x22
  405114:	bl	40c7b0 <ferror@plt+0x87d0>
  405118:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40511c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  405120:	add	x0, x0, #0x9a1
  405124:	add	x1, x1, #0x982
  405128:	bl	407cb0 <ferror@plt+0x3cd0>
  40512c:	cbz	x21, 405154 <ferror@plt+0x1174>
  405130:	adrp	x22, 447000 <ferror@plt+0x43020>
  405134:	add	x22, x22, #0xee4
  405138:	mov	x23, x21
  40513c:	ldr	x8, [x23]
  405140:	mov	x0, x22
  405144:	ldr	x1, [x8]
  405148:	bl	407cb0 <ferror@plt+0x3cd0>
  40514c:	ldr	x23, [x23, #8]
  405150:	cbnz	x23, 40513c <ferror@plt+0x115c>
  405154:	adrp	x0, 444000 <ferror@plt+0x40020>
  405158:	add	x0, x0, #0x410
  40515c:	bl	407cb0 <ferror@plt+0x3cd0>
  405160:	cbz	w19, 40520c <ferror@plt+0x122c>
  405164:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  405168:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40516c:	add	x0, x0, #0x9a1
  405170:	add	x1, x1, #0x98f
  405174:	bl	407cb0 <ferror@plt+0x3cd0>
  405178:	cbz	x21, 4051a0 <ferror@plt+0x11c0>
  40517c:	adrp	x19, 447000 <ferror@plt+0x43020>
  405180:	add	x19, x19, #0xee4
  405184:	mov	x22, x21
  405188:	ldr	x8, [x22]
  40518c:	mov	x0, x19
  405190:	ldr	x1, [x8]
  405194:	bl	407cb0 <ferror@plt+0x3cd0>
  405198:	ldr	x22, [x22, #8]
  40519c:	cbnz	x22, 405188 <ferror@plt+0x11a8>
  4051a0:	adrp	x0, 444000 <ferror@plt+0x40020>
  4051a4:	add	x0, x0, #0x410
  4051a8:	bl	407cb0 <ferror@plt+0x3cd0>
  4051ac:	adrp	x1, 405000 <ferror@plt+0x1020>
  4051b0:	add	x1, x1, #0xc10
  4051b4:	mov	x0, x21
  4051b8:	bl	40e494 <ferror@plt+0xa4b4>
  4051bc:	mov	x21, x0
  4051c0:	str	x0, [sp, #8]
  4051c4:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4051c8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4051cc:	add	x0, x0, #0x9a1
  4051d0:	add	x1, x1, #0x998
  4051d4:	bl	407cb0 <ferror@plt+0x3cd0>
  4051d8:	cbz	x21, 405200 <ferror@plt+0x1220>
  4051dc:	adrp	x19, 447000 <ferror@plt+0x43020>
  4051e0:	add	x19, x19, #0xee4
  4051e4:	mov	x22, x21
  4051e8:	ldr	x8, [x22]
  4051ec:	mov	x0, x19
  4051f0:	ldr	x1, [x8]
  4051f4:	bl	407cb0 <ferror@plt+0x3cd0>
  4051f8:	ldr	x22, [x22, #8]
  4051fc:	cbnz	x22, 4051e8 <ferror@plt+0x1208>
  405200:	adrp	x0, 444000 <ferror@plt+0x40020>
  405204:	add	x0, x0, #0x410
  405208:	bl	407cb0 <ferror@plt+0x3cd0>
  40520c:	cbz	x21, 405294 <ferror@plt+0x12b4>
  405210:	tst	w20, #0x7
  405214:	b.eq	405340 <ferror@plt+0x1360>  // b.none
  405218:	mov	x22, xzr
  40521c:	mov	x19, xzr
  405220:	mov	x23, x21
  405224:	b	405230 <ferror@plt+0x1250>
  405228:	ldr	x23, [x23, #8]
  40522c:	cbz	x23, 405298 <ferror@plt+0x12b8>
  405230:	ldr	x8, [x23]
  405234:	ldr	x24, [x8, #80]
  405238:	cbnz	x24, 405258 <ferror@plt+0x1278>
  40523c:	b	405228 <ferror@plt+0x1248>
  405240:	mov	x0, xzr
  405244:	bl	40db44 <ferror@plt+0x9b64>
  405248:	mov	x19, x0
  40524c:	mov	x22, x0
  405250:	ldr	x24, [x24, #8]
  405254:	cbz	x24, 405228 <ferror@plt+0x1248>
  405258:	ldr	x1, [x24]
  40525c:	ldrb	w8, [x1]
  405260:	tst	w20, w8
  405264:	b.eq	405250 <ferror@plt+0x1270>  // b.none
  405268:	cbz	x22, 405240 <ferror@plt+0x1260>
  40526c:	mov	x0, x22
  405270:	bl	40dacc <ferror@plt+0x9aec>
  405274:	cbz	x0, 40528c <ferror@plt+0x12ac>
  405278:	ldr	x1, [x24]
  40527c:	mov	x0, x22
  405280:	bl	40dacc <ferror@plt+0x9aec>
  405284:	ldr	x22, [x0, #8]
  405288:	b	405250 <ferror@plt+0x1270>
  40528c:	mov	x22, xzr
  405290:	b	405250 <ferror@plt+0x1270>
  405294:	mov	x19, xzr
  405298:	mov	x0, x21
  40529c:	bl	40da20 <ferror@plt+0x9a40>
  4052a0:	cbz	x19, 40532c <ferror@plt+0x134c>
  4052a4:	ldr	x21, [x19, #8]
  4052a8:	cbz	x21, 4053bc <ferror@plt+0x13dc>
  4052ac:	adrp	x20, 43f000 <ferror@plt+0x3b020>
  4052b0:	add	x20, x20, #0x9a6
  4052b4:	b	4052c0 <ferror@plt+0x12e0>
  4052b8:	ldr	x21, [x21, #8]
  4052bc:	cbz	x21, 405314 <ferror@plt+0x1334>
  4052c0:	ldr	x8, [x21, #16]
  4052c4:	ldr	x22, [x21]
  4052c8:	ldr	x8, [x8]
  4052cc:	ldrb	w9, [x22]
  4052d0:	ldrb	w10, [x8]
  4052d4:	cmp	w9, w10
  4052d8:	b.ne	4052b8 <ferror@plt+0x12d8>  // b.any
  4052dc:	ldr	x0, [x22, #8]
  4052e0:	ldr	x1, [x8, #8]
  4052e4:	bl	426a68 <ferror@plt+0x22a88>
  4052e8:	cbnz	w0, 4052b8 <ferror@plt+0x12d8>
  4052ec:	ldr	x1, [x22, #8]
  4052f0:	mov	x0, x20
  4052f4:	bl	407cb0 <ferror@plt+0x3cd0>
  4052f8:	ldr	x22, [x21, #16]
  4052fc:	mov	x0, x19
  405300:	mov	x1, x21
  405304:	bl	40df10 <ferror@plt+0x9f30>
  405308:	mov	x19, x0
  40530c:	mov	x21, x22
  405310:	cbnz	x22, 4052b8 <ferror@plt+0x12d8>
  405314:	adrp	x0, 480000 <ferror@plt+0x7c020>
  405318:	add	x0, x0, #0x5ef
  40531c:	bl	4230f0 <ferror@plt+0x1f110>
  405320:	mov	x20, x0
  405324:	cbnz	x19, 4053cc <ferror@plt+0x13ec>
  405328:	b	405540 <ferror@plt+0x1560>
  40532c:	adrp	x0, 480000 <ferror@plt+0x7c020>
  405330:	add	x0, x0, #0x5ef
  405334:	bl	4230f0 <ferror@plt+0x1f110>
  405338:	mov	x20, x0
  40533c:	b	405540 <ferror@plt+0x1560>
  405340:	mov	x22, xzr
  405344:	mov	x19, xzr
  405348:	mov	x23, x21
  40534c:	b	405358 <ferror@plt+0x1378>
  405350:	ldr	x23, [x23, #8]
  405354:	cbz	x23, 405298 <ferror@plt+0x12b8>
  405358:	ldr	x8, [x23]
  40535c:	ldr	x24, [x8, #88]
  405360:	cbnz	x24, 405380 <ferror@plt+0x13a0>
  405364:	b	405350 <ferror@plt+0x1370>
  405368:	mov	x0, xzr
  40536c:	bl	40db44 <ferror@plt+0x9b64>
  405370:	mov	x19, x0
  405374:	mov	x22, x0
  405378:	ldr	x24, [x24, #8]
  40537c:	cbz	x24, 405350 <ferror@plt+0x1370>
  405380:	ldr	x1, [x24]
  405384:	ldrb	w8, [x1]
  405388:	tst	w20, w8
  40538c:	b.eq	405378 <ferror@plt+0x1398>  // b.none
  405390:	cbz	x22, 405368 <ferror@plt+0x1388>
  405394:	mov	x0, x22
  405398:	bl	40dacc <ferror@plt+0x9aec>
  40539c:	cbz	x0, 4053b4 <ferror@plt+0x13d4>
  4053a0:	ldr	x1, [x24]
  4053a4:	mov	x0, x22
  4053a8:	bl	40dacc <ferror@plt+0x9aec>
  4053ac:	ldr	x22, [x0, #8]
  4053b0:	b	405378 <ferror@plt+0x1398>
  4053b4:	mov	x22, xzr
  4053b8:	b	405378 <ferror@plt+0x1398>
  4053bc:	adrp	x0, 480000 <ferror@plt+0x7c020>
  4053c0:	add	x0, x0, #0x5ef
  4053c4:	bl	4230f0 <ferror@plt+0x1f110>
  4053c8:	mov	x20, x0
  4053cc:	adrp	x21, 440000 <ferror@plt+0x3c020>
  4053d0:	adrp	x24, 491000 <ferror@plt+0x8d020>
  4053d4:	mov	w25, #0x20                  	// #32
  4053d8:	mov	w26, #0xa                   	// #10
  4053dc:	mov	w27, #0x2d                  	// #45
  4053e0:	add	x21, x21, #0x9ba
  4053e4:	mov	x28, x19
  4053e8:	b	405404 <ferror@plt+0x1424>
  4053ec:	mov	x1, #0xffffffffffffffff    	// #-1
  4053f0:	mov	w2, #0x20                  	// #32
  4053f4:	mov	x0, x20
  4053f8:	bl	423d18 <ferror@plt+0x1fd38>
  4053fc:	ldr	x28, [x28, #8]
  405400:	cbz	x28, 405540 <ferror@plt+0x1560>
  405404:	ldr	x8, [x28]
  405408:	ldr	x9, [x24, #2368]
  40540c:	ldr	x22, [x8, #8]
  405410:	cbz	x9, 405480 <ferror@plt+0x14a0>
  405414:	ldrb	w8, [x8]
  405418:	tst	w8, w26
  40541c:	b.eq	405480 <ferror@plt+0x14a0>  // b.none
  405420:	tbz	w8, #3, 40548c <ferror@plt+0x14ac>
  405424:	mov	w2, #0x2                   	// #2
  405428:	mov	x0, x22
  40542c:	mov	x1, x21
  405430:	bl	403880 <strncmp@plt>
  405434:	cbz	w0, 40548c <ferror@plt+0x14ac>
  405438:	mov	w1, #0x20                  	// #32
  40543c:	mov	x0, x22
  405440:	bl	403ca0 <strchr@plt>
  405444:	cbz	x0, 40557c <ferror@plt+0x159c>
  405448:	mov	x23, x0
  40544c:	ldrb	w8, [x23, #1]!
  405450:	cbz	w8, 40557c <ferror@plt+0x159c>
  405454:	sub	x8, x0, x22
  405458:	add	x2, x8, #0x1
  40545c:	mov	x0, x20
  405460:	mov	x1, x22
  405464:	bl	423200 <ferror@plt+0x1f220>
  405468:	ldr	x1, [x24, #2368]
  40546c:	mov	x0, x20
  405470:	bl	423584 <ferror@plt+0x1f5a4>
  405474:	mov	x0, x20
  405478:	mov	x1, x23
  40547c:	b	405510 <ferror@plt+0x1530>
  405480:	mov	x0, x20
  405484:	mov	x1, x22
  405488:	b	405510 <ferror@plt+0x1530>
  40548c:	ldp	x8, x10, [x20, #8]
  405490:	add	x9, x8, #0x1
  405494:	cmp	x9, x10
  405498:	b.cs	4054b4 <ferror@plt+0x14d4>  // b.hs, b.nlast
  40549c:	ldr	x10, [x20]
  4054a0:	str	x9, [x20, #8]
  4054a4:	strb	w27, [x10, x8]
  4054a8:	ldp	x8, x9, [x20]
  4054ac:	strb	wzr, [x8, x9]
  4054b0:	b	4054c4 <ferror@plt+0x14e4>
  4054b4:	mov	x1, #0xffffffffffffffff    	// #-1
  4054b8:	mov	w2, #0x2d                  	// #45
  4054bc:	mov	x0, x20
  4054c0:	bl	423d18 <ferror@plt+0x1fd38>
  4054c4:	ldp	x8, x10, [x20, #8]
  4054c8:	ldrb	w2, [x22, #1]
  4054cc:	add	x9, x8, #0x1
  4054d0:	cmp	x9, x10
  4054d4:	b.cs	4054f0 <ferror@plt+0x1510>  // b.hs, b.nlast
  4054d8:	ldr	x10, [x20]
  4054dc:	str	x9, [x20, #8]
  4054e0:	strb	w2, [x10, x8]
  4054e4:	ldp	x8, x9, [x20]
  4054e8:	strb	wzr, [x8, x9]
  4054ec:	b	4054fc <ferror@plt+0x151c>
  4054f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4054f4:	mov	x0, x20
  4054f8:	bl	423d18 <ferror@plt+0x1fd38>
  4054fc:	ldr	x1, [x24, #2368]
  405500:	mov	x0, x20
  405504:	bl	423584 <ferror@plt+0x1f5a4>
  405508:	add	x1, x22, #0x2
  40550c:	mov	x0, x20
  405510:	bl	423584 <ferror@plt+0x1f5a4>
  405514:	ldp	x8, x10, [x20, #8]
  405518:	add	x9, x8, #0x1
  40551c:	cmp	x9, x10
  405520:	b.cs	4053ec <ferror@plt+0x140c>  // b.hs, b.nlast
  405524:	ldr	x10, [x20]
  405528:	str	x9, [x20, #8]
  40552c:	strb	w25, [x10, x8]
  405530:	ldp	x8, x9, [x20]
  405534:	strb	wzr, [x8, x9]
  405538:	ldr	x28, [x28, #8]
  40553c:	cbnz	x28, 405404 <ferror@plt+0x1424>
  405540:	ldr	x21, [x20]
  405544:	mov	x0, x20
  405548:	mov	w1, wzr
  40554c:	bl	423334 <ferror@plt+0x1f354>
  405550:	mov	x0, x19
  405554:	bl	40da20 <ferror@plt+0x9a40>
  405558:	mov	x0, x21
  40555c:	ldp	x20, x19, [sp, #96]
  405560:	ldp	x22, x21, [sp, #80]
  405564:	ldp	x24, x23, [sp, #64]
  405568:	ldp	x26, x25, [sp, #48]
  40556c:	ldp	x28, x27, [sp, #32]
  405570:	ldp	x29, x30, [sp, #16]
  405574:	add	sp, sp, #0x70
  405578:	ret
  40557c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  405580:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  405584:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  405588:	add	x1, x1, #0x347
  40558c:	add	x3, x3, #0x9c0
  405590:	add	x4, x4, #0x9d4
  405594:	mov	w2, #0x1ba                 	// #442
  405598:	mov	x0, xzr
  40559c:	bl	427628 <ferror@plt+0x23648>
  4055a0:	stp	x29, x30, [sp, #-48]!
  4055a4:	stp	x22, x21, [sp, #16]
  4055a8:	stp	x20, x19, [sp, #32]
  4055ac:	adrp	x21, 491000 <ferror@plt+0x8d020>
  4055b0:	ldr	x8, [x21, #2336]
  4055b4:	mov	x19, x1
  4055b8:	mov	x20, x0
  4055bc:	mov	x29, sp
  4055c0:	cbnz	x8, 4055e0 <ferror@plt+0x1600>
  4055c4:	adrp	x0, 40d000 <ferror@plt+0x9020>
  4055c8:	adrp	x1, 40d000 <ferror@plt+0x9020>
  4055cc:	add	x0, x0, #0x988
  4055d0:	add	x1, x1, #0x96c
  4055d4:	bl	40bffc <ferror@plt+0x801c>
  4055d8:	mov	x8, x0
  4055dc:	str	x0, [x21, #2336]
  4055e0:	mov	x0, x8
  4055e4:	mov	x1, x20
  4055e8:	bl	40c928 <ferror@plt+0x8948>
  4055ec:	cbnz	x0, 405638 <ferror@plt+0x1658>
  4055f0:	ldr	x21, [x21, #2336]
  4055f4:	mov	x0, x20
  4055f8:	bl	4209b8 <ferror@plt+0x1c9d8>
  4055fc:	mov	x22, x0
  405600:	mov	x0, x19
  405604:	bl	4209b8 <ferror@plt+0x1c9d8>
  405608:	mov	x2, x0
  40560c:	mov	x0, x21
  405610:	mov	x1, x22
  405614:	bl	40cbd4 <ferror@plt+0x8bf4>
  405618:	mov	x1, x20
  40561c:	mov	x2, x19
  405620:	ldp	x20, x19, [sp, #32]
  405624:	ldp	x22, x21, [sp, #16]
  405628:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40562c:	add	x0, x0, #0x2e8
  405630:	ldp	x29, x30, [sp], #48
  405634:	b	407cb0 <ferror@plt+0x3cd0>
  405638:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40563c:	add	x0, x0, #0x2c2
  405640:	mov	x1, x20
  405644:	bl	407d94 <ferror@plt+0x3db4>
  405648:	mov	w0, #0x1                   	// #1
  40564c:	bl	403540 <exit@plt>
  405650:	stp	x29, x30, [sp, #-48]!
  405654:	mov	x3, x1
  405658:	mov	x1, x0
  40565c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  405660:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  405664:	add	x0, x0, #0x310
  405668:	add	x2, x2, #0x31a
  40566c:	mov	x4, xzr
  405670:	stp	x22, x21, [sp, #16]
  405674:	stp	x20, x19, [sp, #32]
  405678:	mov	x29, sp
  40567c:	bl	420c00 <ferror@plt+0x1cc20>
  405680:	mov	x19, x0
  405684:	ldrb	w0, [x0]
  405688:	cbz	w0, 4056c4 <ferror@plt+0x16e4>
  40568c:	adrp	x8, 445000 <ferror@plt+0x41020>
  405690:	ldr	x20, [x8, #3512]
  405694:	add	x21, x19, #0x1
  405698:	mov	w22, #0x5f                  	// #95
  40569c:	bl	4216dc <ferror@plt+0x1d6fc>
  4056a0:	mov	w8, w0
  4056a4:	and	x9, x8, #0xff
  4056a8:	ldrh	w9, [x20, x9, lsl #1]
  4056ac:	ldrb	w0, [x21]
  4056b0:	tst	w9, #0x1
  4056b4:	csel	w8, w22, w8, eq  // eq = none
  4056b8:	sturb	w8, [x21, #-1]
  4056bc:	add	x21, x21, #0x1
  4056c0:	cbnz	w0, 40569c <ferror@plt+0x16bc>
  4056c4:	mov	x0, x19
  4056c8:	ldp	x20, x19, [sp, #32]
  4056cc:	ldp	x22, x21, [sp, #16]
  4056d0:	ldp	x29, x30, [sp], #48
  4056d4:	ret
  4056d8:	stp	x29, x30, [sp, #-80]!
  4056dc:	stp	x24, x23, [sp, #32]
  4056e0:	stp	x22, x21, [sp, #48]
  4056e4:	stp	x20, x19, [sp, #64]
  4056e8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4056ec:	ldr	x8, [x8, #2336]
  4056f0:	mov	x19, x1
  4056f4:	mov	x20, x0
  4056f8:	str	x25, [sp, #16]
  4056fc:	mov	x29, sp
  405700:	cbz	x8, 405724 <ferror@plt+0x1744>
  405704:	mov	x0, x8
  405708:	mov	x1, x19
  40570c:	bl	40c928 <ferror@plt+0x8948>
  405710:	bl	4209b8 <ferror@plt+0x1c9d8>
  405714:	mov	x21, x0
  405718:	ldr	x1, [x20]
  40571c:	cbnz	x1, 405730 <ferror@plt+0x1750>
  405720:	b	4057c0 <ferror@plt+0x17e0>
  405724:	mov	x21, xzr
  405728:	ldr	x1, [x20]
  40572c:	cbz	x1, 4057c0 <ferror@plt+0x17e0>
  405730:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  405734:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  405738:	add	x0, x0, #0x310
  40573c:	add	x2, x2, #0x31a
  405740:	mov	x3, x19
  405744:	mov	x4, xzr
  405748:	bl	420c00 <ferror@plt+0x1cc20>
  40574c:	mov	x22, x0
  405750:	ldrb	w0, [x0]
  405754:	cbz	w0, 405790 <ferror@plt+0x17b0>
  405758:	adrp	x8, 445000 <ferror@plt+0x41020>
  40575c:	ldr	x23, [x8, #3512]
  405760:	add	x24, x22, #0x1
  405764:	mov	w25, #0x5f                  	// #95
  405768:	bl	4216dc <ferror@plt+0x1d6fc>
  40576c:	mov	w8, w0
  405770:	and	x9, x8, #0xff
  405774:	ldrh	w9, [x23, x9, lsl #1]
  405778:	ldrb	w0, [x24]
  40577c:	tst	w9, #0x1
  405780:	csel	w8, w25, w8, eq  // eq = none
  405784:	sturb	w8, [x24, #-1]
  405788:	add	x24, x24, #0x1
  40578c:	cbnz	w0, 405768 <ferror@plt+0x1788>
  405790:	mov	x0, x22
  405794:	bl	4093d4 <ferror@plt+0x53f4>
  405798:	mov	x23, x0
  40579c:	mov	x0, x22
  4057a0:	bl	414cbc <ferror@plt+0x10cdc>
  4057a4:	cbz	x23, 4057c0 <ferror@plt+0x17e0>
  4057a8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4057ac:	add	x0, x0, #0x31c
  4057b0:	mov	x1, x19
  4057b4:	bl	407cb0 <ferror@plt+0x3cd0>
  4057b8:	mov	x0, x23
  4057bc:	b	4057f0 <ferror@plt+0x1810>
  4057c0:	cbz	x21, 4057e0 <ferror@plt+0x1800>
  4057c4:	mov	x0, x21
  4057c8:	ldp	x20, x19, [sp, #64]
  4057cc:	ldp	x22, x21, [sp, #48]
  4057d0:	ldp	x24, x23, [sp, #32]
  4057d4:	ldr	x25, [sp, #16]
  4057d8:	ldp	x29, x30, [sp], #80
  4057dc:	ret
  4057e0:	ldr	x0, [x20, #96]
  4057e4:	cbz	x0, 405808 <ferror@plt+0x1828>
  4057e8:	mov	x1, x19
  4057ec:	bl	40c928 <ferror@plt+0x8948>
  4057f0:	ldp	x20, x19, [sp, #64]
  4057f4:	ldp	x22, x21, [sp, #48]
  4057f8:	ldp	x24, x23, [sp, #32]
  4057fc:	ldr	x25, [sp, #16]
  405800:	ldp	x29, x30, [sp], #80
  405804:	b	4209b8 <ferror@plt+0x1c9d8>
  405808:	mov	x21, xzr
  40580c:	b	4057c4 <ferror@plt+0x17e4>
  405810:	stp	x29, x30, [sp, #-64]!
  405814:	stp	x20, x19, [sp, #48]
  405818:	mov	x20, x0
  40581c:	mov	x0, xzr
  405820:	str	x23, [sp, #16]
  405824:	stp	x22, x21, [sp, #32]
  405828:	mov	x29, sp
  40582c:	mov	x19, x1
  405830:	bl	4230f0 <ferror@plt+0x1f110>
  405834:	mov	x21, x0
  405838:	cbz	x20, 4058b4 <ferror@plt+0x18d4>
  40583c:	mov	w23, #0x20                  	// #32
  405840:	b	405870 <ferror@plt+0x1890>
  405844:	mov	x1, #0xffffffffffffffff    	// #-1
  405848:	mov	w2, #0x20                  	// #32
  40584c:	mov	x0, x21
  405850:	bl	423d18 <ferror@plt+0x1fd38>
  405854:	mov	x0, x21
  405858:	mov	x1, x22
  40585c:	bl	423584 <ferror@plt+0x1f5a4>
  405860:	mov	x0, x22
  405864:	bl	414cbc <ferror@plt+0x10cdc>
  405868:	ldr	x20, [x20, #8]
  40586c:	cbz	x20, 4058b4 <ferror@plt+0x18d4>
  405870:	ldr	x0, [x20]
  405874:	mov	x1, x19
  405878:	bl	4072c4 <ferror@plt+0x32e4>
  40587c:	cbz	x0, 405868 <ferror@plt+0x1888>
  405880:	ldr	x8, [x21, #8]
  405884:	mov	x22, x0
  405888:	cbz	x8, 405854 <ferror@plt+0x1874>
  40588c:	ldr	x10, [x21, #16]
  405890:	add	x9, x8, #0x1
  405894:	cmp	x9, x10
  405898:	b.cs	405844 <ferror@plt+0x1864>  // b.hs, b.nlast
  40589c:	ldr	x10, [x21]
  4058a0:	str	x9, [x21, #8]
  4058a4:	strb	w23, [x10, x8]
  4058a8:	ldp	x8, x9, [x21]
  4058ac:	strb	wzr, [x8, x9]
  4058b0:	b	405854 <ferror@plt+0x1874>
  4058b4:	mov	x0, x21
  4058b8:	ldp	x20, x19, [sp, #48]
  4058bc:	ldp	x22, x21, [sp, #32]
  4058c0:	ldr	x23, [sp, #16]
  4058c4:	mov	w1, wzr
  4058c8:	ldp	x29, x30, [sp], #64
  4058cc:	b	423334 <ferror@plt+0x1f354>
  4058d0:	b	4079f8 <ferror@plt+0x3a18>
  4058d4:	stp	x29, x30, [sp, #-16]!
  4058d8:	cmp	w0, #0x6
  4058dc:	mov	x29, sp
  4058e0:	b.hi	4059a8 <ferror@plt+0x19c8>  // b.pmore
  4058e4:	adrp	x9, 43f000 <ferror@plt+0x3b020>
  4058e8:	mov	w8, w0
  4058ec:	add	x9, x9, #0x1b8
  4058f0:	adr	x10, 405904 <ferror@plt+0x1924>
  4058f4:	ldrb	w11, [x9, x8]
  4058f8:	add	x10, x10, x11, lsl #2
  4058fc:	mov	w0, #0x1                   	// #1
  405900:	br	x10
  405904:	mov	x0, x1
  405908:	mov	x1, x2
  40590c:	bl	4079f8 <ferror@plt+0x3a18>
  405910:	lsr	w0, w0, #31
  405914:	ldp	x29, x30, [sp], #16
  405918:	ret
  40591c:	mov	x0, x1
  405920:	mov	x1, x2
  405924:	bl	4079f8 <ferror@plt+0x3a18>
  405928:	mvn	w8, w0
  40592c:	lsr	w0, w8, #31
  405930:	ldp	x29, x30, [sp], #16
  405934:	ret
  405938:	mov	x0, x1
  40593c:	mov	x1, x2
  405940:	bl	4079f8 <ferror@plt+0x3a18>
  405944:	cmp	w0, #0x0
  405948:	cset	w0, gt
  40594c:	ldp	x29, x30, [sp], #16
  405950:	ret
  405954:	mov	x0, x1
  405958:	mov	x1, x2
  40595c:	bl	4079f8 <ferror@plt+0x3a18>
  405960:	cmp	w0, #0x1
  405964:	cset	w0, lt  // lt = tstop
  405968:	ldp	x29, x30, [sp], #16
  40596c:	ret
  405970:	mov	x0, x1
  405974:	mov	x1, x2
  405978:	bl	4079f8 <ferror@plt+0x3a18>
  40597c:	cmp	w0, #0x0
  405980:	cset	w0, eq  // eq = none
  405984:	ldp	x29, x30, [sp], #16
  405988:	ret
  40598c:	mov	x0, x1
  405990:	mov	x1, x2
  405994:	bl	4079f8 <ferror@plt+0x3a18>
  405998:	cmp	w0, #0x0
  40599c:	cset	w0, ne  // ne = any
  4059a0:	ldp	x29, x30, [sp], #16
  4059a4:	ret
  4059a8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4059ac:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  4059b0:	add	x1, x1, #0x347
  4059b4:	add	x3, x3, #0x34d
  4059b8:	mov	w2, #0x45b                 	// #1115
  4059bc:	mov	x0, xzr
  4059c0:	mov	x4, xzr
  4059c4:	bl	427628 <ferror@plt+0x23648>
  4059c8:	stp	x29, x30, [sp, #-16]!
  4059cc:	cmp	w0, #0x7
  4059d0:	mov	x29, sp
  4059d4:	b.cs	4059ec <ferror@plt+0x1a0c>  // b.hs, b.nlast
  4059d8:	adrp	x8, 43f000 <ferror@plt+0x3b020>
  4059dc:	add	x8, x8, #0x1c0
  4059e0:	ldr	x0, [x8, w0, sxtw #3]
  4059e4:	ldp	x29, x30, [sp], #16
  4059e8:	ret
  4059ec:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4059f0:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  4059f4:	add	x1, x1, #0x347
  4059f8:	add	x3, x3, #0x36b
  4059fc:	mov	w2, #0x484                 	// #1156
  405a00:	mov	x0, xzr
  405a04:	mov	x4, xzr
  405a08:	bl	427628 <ferror@plt+0x23648>
  405a0c:	stp	x29, x30, [sp, #-32]!
  405a10:	str	x19, [sp, #16]
  405a14:	adrp	x19, 491000 <ferror@plt+0x8d020>
  405a18:	ldr	x0, [x19, #2352]
  405a1c:	mov	x29, sp
  405a20:	adrp	x8, 491000 <ferror@plt+0x8d020>
  405a24:	mov	w9, #0x1                   	// #1
  405a28:	adrp	x1, 405000 <ferror@plt+0x1020>
  405a2c:	str	w9, [x8, #2332]
  405a30:	adrp	x8, 491000 <ferror@plt+0x8d020>
  405a34:	add	x1, x1, #0xa6c
  405a38:	add	x2, x29, #0x1c
  405a3c:	str	wzr, [x29, #28]
  405a40:	str	w9, [x8, #1464]
  405a44:	bl	40d5fc <ferror@plt+0x961c>
  405a48:	ldrsw	x8, [x29, #28]
  405a4c:	ldr	x0, [x19, #2352]
  405a50:	adrp	x1, 405000 <ferror@plt+0x1020>
  405a54:	add	x1, x1, #0xa9c
  405a58:	add	x2, x8, #0x1
  405a5c:	bl	40d5fc <ferror@plt+0x961c>
  405a60:	ldr	x19, [sp, #16]
  405a64:	ldp	x29, x30, [sp], #32
  405a68:	ret
  405a6c:	stp	x29, x30, [sp, #-32]!
  405a70:	stp	x20, x19, [sp, #16]
  405a74:	ldrsw	x20, [x2]
  405a78:	mov	x29, sp
  405a7c:	mov	x19, x2
  405a80:	bl	403510 <strlen@plt>
  405a84:	cmp	x0, x20
  405a88:	csel	x8, x20, x0, cc  // cc = lo, ul, last
  405a8c:	str	w8, [x19]
  405a90:	ldp	x20, x19, [sp, #16]
  405a94:	ldp	x29, x30, [sp], #32
  405a98:	ret
  405a9c:	stp	x29, x30, [sp, #-32]!
  405aa0:	stp	x20, x19, [sp, #16]
  405aa4:	ldr	x0, [x1]
  405aa8:	mov	x29, sp
  405aac:	mov	x19, x1
  405ab0:	sxtw	x20, w2
  405ab4:	bl	403510 <strlen@plt>
  405ab8:	sub	x0, x20, x0
  405abc:	mov	w1, #0x20                  	// #32
  405ac0:	bl	420a98 <ferror@plt+0x1cab8>
  405ac4:	ldp	x1, x3, [x19]
  405ac8:	ldr	x4, [x19, #24]
  405acc:	mov	x19, x0
  405ad0:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  405ad4:	add	x0, x0, #0x9f6
  405ad8:	mov	x2, x19
  405adc:	bl	403ec0 <printf@plt>
  405ae0:	mov	x0, x19
  405ae4:	ldp	x20, x19, [sp, #16]
  405ae8:	ldp	x29, x30, [sp], #32
  405aec:	b	414cbc <ferror@plt+0x10cdc>
  405af0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  405af4:	str	wzr, [x8, #1468]
  405af8:	ret
  405afc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  405b00:	mov	w9, #0x1                   	// #1
  405b04:	str	w9, [x8, #1468]
  405b08:	ret
  405b0c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  405b10:	str	wzr, [x8, #2332]
  405b14:	ret
  405b18:	adrp	x8, 491000 <ferror@plt+0x8d020>
  405b1c:	mov	w9, #0x1                   	// #1
  405b20:	str	w9, [x8, #2332]
  405b24:	ret
  405b28:	adrp	x8, 491000 <ferror@plt+0x8d020>
  405b2c:	str	wzr, [x8, #1464]
  405b30:	ret
  405b34:	adrp	x8, 491000 <ferror@plt+0x8d020>
  405b38:	mov	w9, #0x1                   	// #1
  405b3c:	str	w9, [x8, #1464]
  405b40:	ret
  405b44:	stp	x29, x30, [sp, #-64]!
  405b48:	stp	x22, x21, [sp, #32]
  405b4c:	stp	x20, x19, [sp, #48]
  405b50:	ldr	x8, [x0]
  405b54:	mov	x19, x3
  405b58:	mov	x21, x2
  405b5c:	mov	x20, x0
  405b60:	mov	w22, w1
  405b64:	mov	x0, x2
  405b68:	mov	x1, x8
  405b6c:	mov	x2, xzr
  405b70:	mov	x3, xzr
  405b74:	str	x23, [sp, #16]
  405b78:	mov	x29, sp
  405b7c:	bl	40ca68 <ferror@plt+0x8a88>
  405b80:	ldr	x1, [x20]
  405b84:	cbz	w0, 405ba4 <ferror@plt+0x1bc4>
  405b88:	ldp	x20, x19, [sp, #48]
  405b8c:	ldp	x22, x21, [sp, #32]
  405b90:	ldr	x23, [sp, #16]
  405b94:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  405b98:	add	x0, x0, #0x92c
  405b9c:	ldp	x29, x30, [sp], #64
  405ba0:	b	407cb0 <ferror@plt+0x3cd0>
  405ba4:	mov	x0, x21
  405ba8:	mov	x2, x1
  405bac:	bl	40ce20 <ferror@plt+0x8e40>
  405bb0:	cmp	w22, #0x0
  405bb4:	mov	w8, #0x48                  	// #72
  405bb8:	mov	w9, #0x38                  	// #56
  405bbc:	csel	x8, x9, x8, eq  // eq = none
  405bc0:	ldr	x0, [x20, x8]
  405bc4:	bl	40db24 <ferror@plt+0x9b44>
  405bc8:	cbz	x0, 405bec <ferror@plt+0x1c0c>
  405bcc:	mov	x23, x0
  405bd0:	ldr	x0, [x23]
  405bd4:	mov	w1, w22
  405bd8:	mov	x2, x21
  405bdc:	mov	x3, x19
  405be0:	bl	405b44 <ferror@plt+0x1b64>
  405be4:	ldr	x23, [x23, #16]
  405be8:	cbnz	x23, 405bd0 <ferror@plt+0x1bf0>
  405bec:	ldr	x0, [x19]
  405bf0:	mov	x1, x20
  405bf4:	bl	40db44 <ferror@plt+0x9b64>
  405bf8:	str	x0, [x19]
  405bfc:	ldp	x20, x19, [sp, #48]
  405c00:	ldp	x22, x21, [sp, #32]
  405c04:	ldr	x23, [sp, #16]
  405c08:	ldp	x29, x30, [sp], #64
  405c0c:	ret
  405c10:	ldr	w8, [x0, #124]
  405c14:	ldr	w9, [x1, #124]
  405c18:	cmp	w8, w9
  405c1c:	cset	w8, gt
  405c20:	csinv	w0, w8, wzr, ge  // ge = tcont
  405c24:	ret
  405c28:	sub	sp, sp, #0x70
  405c2c:	stp	x29, x30, [sp, #16]
  405c30:	stp	x28, x27, [sp, #32]
  405c34:	stp	x26, x25, [sp, #48]
  405c38:	stp	x24, x23, [sp, #64]
  405c3c:	stp	x22, x21, [sp, #80]
  405c40:	stp	x20, x19, [sp, #96]
  405c44:	ldrb	w28, [x1]
  405c48:	mov	x19, x2
  405c4c:	mov	x20, x0
  405c50:	add	x29, sp, #0x10
  405c54:	cbz	w28, 405e38 <ferror@plt+0x1e58>
  405c58:	adrp	x24, 43f000 <ferror@plt+0x3b020>
  405c5c:	mov	x26, #0x200000000           	// #8589934592
  405c60:	mov	x22, x1
  405c64:	mov	x21, xzr
  405c68:	mov	w27, wzr
  405c6c:	add	x24, x24, #0xa03
  405c70:	mov	w25, #0x1                   	// #1
  405c74:	movk	x26, #0x7000, lsl #48
  405c78:	mov	x23, x1
  405c7c:	b	405ca8 <ferror@plt+0x1cc8>
  405c80:	bl	403b60 <__ctype_b_loc@plt>
  405c84:	ldr	x8, [x0]
  405c88:	and	x9, x28, #0xff
  405c8c:	ldrh	w8, [x8, x9, lsl #1]
  405c90:	tst	w8, #0x2000
  405c94:	mov	w8, #0x4                   	// #4
  405c98:	cinc	w8, w8, eq  // eq = none
  405c9c:	ldrb	w28, [x22, #1]!
  405ca0:	mov	w27, w8
  405ca4:	cbz	w28, 405e14 <ferror@plt+0x1e34>
  405ca8:	cmp	w27, #0x5
  405cac:	b.hi	406198 <ferror@plt+0x21b8>  // b.pmore
  405cb0:	mov	w8, w27
  405cb4:	adr	x9, 405c80 <ferror@plt+0x1ca0>
  405cb8:	ldrb	w10, [x24, x8]
  405cbc:	add	x9, x9, x10, lsl #2
  405cc0:	br	x9
  405cc4:	and	w8, w28, #0xff
  405cc8:	cmp	w8, #0x2c
  405ccc:	b.ne	405d7c <ferror@plt+0x1d9c>  // b.any
  405cd0:	mov	w8, wzr
  405cd4:	b	405c9c <ferror@plt+0x1cbc>
  405cd8:	bl	403b60 <__ctype_b_loc@plt>
  405cdc:	ldr	x8, [x0]
  405ce0:	and	x9, x28, #0xff
  405ce4:	ldrh	w8, [x8, x9, lsl #1]
  405ce8:	tbnz	w8, #13, 405e04 <ferror@plt+0x1e24>
  405cec:	and	w9, w28, #0xff
  405cf0:	sub	w8, w9, #0x3c
  405cf4:	cmp	w8, #0x3
  405cf8:	mov	w8, #0x3                   	// #3
  405cfc:	b.cc	405c9c <ferror@plt+0x1cbc>  // b.lo, b.ul, b.last
  405d00:	cmp	w9, #0x21
  405d04:	b.eq	405c9c <ferror@plt+0x1cbc>  // b.none
  405d08:	b	4061e4 <ferror@plt+0x2204>
  405d0c:	and	w8, w28, #0xff
  405d10:	cmp	w8, #0x3e
  405d14:	b.hi	405e0c <ferror@plt+0x1e2c>  // b.pmore
  405d18:	and	x8, x28, #0xff
  405d1c:	lsl	x8, x25, x8
  405d20:	tst	x8, x26
  405d24:	b.eq	405e0c <ferror@plt+0x1e2c>  // b.none
  405d28:	mov	w8, #0x3                   	// #3
  405d2c:	b	405c9c <ferror@plt+0x1cbc>
  405d30:	bl	403b60 <__ctype_b_loc@plt>
  405d34:	ldr	x8, [x0]
  405d38:	and	x9, x28, #0xff
  405d3c:	ldrh	w9, [x8, x9, lsl #1]
  405d40:	tbnz	w9, #13, 405d94 <ferror@plt+0x1db4>
  405d44:	and	w8, w28, #0xff
  405d48:	cmp	w8, #0x2c
  405d4c:	cset	w8, ne  // ne = any
  405d50:	b	405db4 <ferror@plt+0x1dd4>
  405d54:	and	w8, w28, #0xff
  405d58:	cmp	w8, #0x2c
  405d5c:	b.eq	405db0 <ferror@plt+0x1dd0>  // b.none
  405d60:	bl	403b60 <__ctype_b_loc@plt>
  405d64:	ldr	x8, [x0]
  405d68:	and	x9, x28, #0xff
  405d6c:	ldrh	w8, [x8, x9, lsl #1]
  405d70:	tbnz	w8, #13, 405db0 <ferror@plt+0x1dd0>
  405d74:	mov	w8, #0x5                   	// #5
  405d78:	b	405c9c <ferror@plt+0x1cbc>
  405d7c:	bl	403b60 <__ctype_b_loc@plt>
  405d80:	ldr	x8, [x0]
  405d84:	and	x9, x28, #0xff
  405d88:	ldrh	w8, [x8, x9, lsl #1]
  405d8c:	bic	w8, w25, w8, lsr #13
  405d90:	b	405c9c <ferror@plt+0x1cbc>
  405d94:	mov	w9, #0x1                   	// #1
  405d98:	and	x10, x28, #0xff
  405d9c:	ldrh	w10, [x8, x10, lsl #1]
  405da0:	tbz	w10, #13, 405de4 <ferror@plt+0x1e04>
  405da4:	ldrb	w28, [x22, x9]
  405da8:	add	x9, x9, #0x1
  405dac:	cbnz	w28, 405d98 <ferror@plt+0x1db8>
  405db0:	mov	w8, wzr
  405db4:	cbz	w27, 405c9c <ferror@plt+0x1cbc>
  405db8:	cbnz	w8, 405c9c <ferror@plt+0x1cbc>
  405dbc:	sub	x1, x22, x23
  405dc0:	mov	x0, x23
  405dc4:	bl	420a5c <ferror@plt+0x1ca7c>
  405dc8:	mov	x1, x0
  405dcc:	mov	x0, x21
  405dd0:	bl	40db44 <ferror@plt+0x9b64>
  405dd4:	mov	x21, x0
  405dd8:	mov	w8, wzr
  405ddc:	mov	x23, x22
  405de0:	b	405c9c <ferror@plt+0x1cbc>
  405de4:	and	w8, w28, #0xff
  405de8:	cmp	w8, #0x3e
  405dec:	mov	w8, wzr
  405df0:	b.hi	405db4 <ferror@plt+0x1dd4>  // b.pmore
  405df4:	and	x9, x28, #0xff
  405df8:	lsl	x9, x25, x9
  405dfc:	tst	x9, x26
  405e00:	b.eq	405db4 <ferror@plt+0x1dd4>  // b.none
  405e04:	mov	w8, #0x2                   	// #2
  405e08:	b	405c9c <ferror@plt+0x1cbc>
  405e0c:	mov	w8, #0x4                   	// #4
  405e10:	b	405c9c <ferror@plt+0x1cbc>
  405e14:	subs	x1, x22, x23
  405e18:	b.eq	405e3c <ferror@plt+0x1e5c>  // b.none
  405e1c:	mov	x0, x23
  405e20:	bl	420a5c <ferror@plt+0x1ca7c>
  405e24:	mov	x1, x0
  405e28:	mov	x0, x21
  405e2c:	bl	40db44 <ferror@plt+0x9b64>
  405e30:	mov	x21, x0
  405e34:	b	405e3c <ferror@plt+0x1e5c>
  405e38:	mov	x21, xzr
  405e3c:	mov	x0, x21
  405e40:	bl	40e1c4 <ferror@plt+0xa1e4>
  405e44:	mov	x22, xzr
  405e48:	str	x0, [sp, #8]
  405e4c:	cbz	x0, 406154 <ferror@plt+0x2174>
  405e50:	mov	w27, #0x6                   	// #6
  405e54:	mov	x21, x0
  405e58:	b	405e80 <ferror@plt+0x1ea0>
  405e5c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  405e60:	add	x0, x0, #0xa09
  405e64:	mov	x1, x19
  405e68:	bl	407d94 <ferror@plt+0x3db4>
  405e6c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  405e70:	ldr	w8, [x8, #1472]
  405e74:	cbnz	w8, 4061dc <ferror@plt+0x21fc>
  405e78:	ldr	x21, [x21, #8]
  405e7c:	cbz	x21, 406154 <ferror@plt+0x2174>
  405e80:	ldr	x25, [x21]
  405e84:	mov	w0, #0x20                  	// #32
  405e88:	bl	414c04 <ferror@plt+0x10c24>
  405e8c:	mov	x28, x0
  405e90:	str	w27, [x0, #8]
  405e94:	str	x20, [x0, #24]
  405e98:	mov	x0, x22
  405e9c:	mov	x1, x28
  405ea0:	bl	40db44 <ferror@plt+0x9b64>
  405ea4:	mov	x22, x0
  405ea8:	b	405eb0 <ferror@plt+0x1ed0>
  405eac:	add	x25, x25, #0x1
  405eb0:	ldrb	w23, [x25]
  405eb4:	cmp	w23, #0x2c
  405eb8:	b.eq	405eac <ferror@plt+0x1ecc>  // b.none
  405ebc:	cbz	w23, 405ef8 <ferror@plt+0x1f18>
  405ec0:	bl	403b60 <__ctype_b_loc@plt>
  405ec4:	ldr	x8, [x0]
  405ec8:	ldrh	w8, [x8, x23, lsl #1]
  405ecc:	tbnz	w8, #13, 405eac <ferror@plt+0x1ecc>
  405ed0:	cbz	w23, 405ef8 <ferror@plt+0x1f18>
  405ed4:	bl	403b60 <__ctype_b_loc@plt>
  405ed8:	ldr	x8, [x0]
  405edc:	mov	x24, x25
  405ee0:	and	x9, x23, #0xff
  405ee4:	ldrh	w9, [x8, x9, lsl #1]
  405ee8:	tbnz	w9, #13, 405f08 <ferror@plt+0x1f28>
  405eec:	ldrb	w23, [x24, #1]!
  405ef0:	cbnz	w23, 405ee0 <ferror@plt+0x1f00>
  405ef4:	b	405f08 <ferror@plt+0x1f28>
  405ef8:	mov	x24, x25
  405efc:	b	405f08 <ferror@plt+0x1f28>
  405f00:	strb	wzr, [x24]
  405f04:	ldrb	w23, [x24, #1]!
  405f08:	and	w8, w23, #0xff
  405f0c:	cmp	w8, #0x2c
  405f10:	b.eq	405f00 <ferror@plt+0x1f20>  // b.none
  405f14:	cbz	w8, 405f2c <ferror@plt+0x1f4c>
  405f18:	bl	403b60 <__ctype_b_loc@plt>
  405f1c:	ldr	x8, [x0]
  405f20:	and	x9, x23, #0xff
  405f24:	ldrh	w8, [x8, x9, lsl #1]
  405f28:	tbnz	w8, #13, 405f00 <ferror@plt+0x1f20>
  405f2c:	ldrb	w8, [x25]
  405f30:	cbz	w8, 405e5c <ferror@plt+0x1e7c>
  405f34:	mov	x0, x25
  405f38:	bl	4209b8 <ferror@plt+0x1c9d8>
  405f3c:	str	x0, [x28]
  405f40:	ldrb	w23, [x24]
  405f44:	cbz	w23, 405f74 <ferror@plt+0x1f94>
  405f48:	bl	403b60 <__ctype_b_loc@plt>
  405f4c:	ldr	x8, [x0]
  405f50:	mov	x26, x24
  405f54:	and	x9, x23, #0xff
  405f58:	ldrh	w9, [x8, x9, lsl #1]
  405f5c:	tbnz	w9, #13, 405f7c <ferror@plt+0x1f9c>
  405f60:	ldrb	w23, [x26, #1]!
  405f64:	cbnz	w23, 405f54 <ferror@plt+0x1f74>
  405f68:	mov	w8, #0x1                   	// #1
  405f6c:	cbnz	w8, 405fa4 <ferror@plt+0x1fc4>
  405f70:	b	406074 <ferror@plt+0x2094>
  405f74:	mov	x26, x24
  405f78:	b	406074 <ferror@plt+0x2094>
  405f7c:	bl	403b60 <__ctype_b_loc@plt>
  405f80:	ldr	x8, [x0]
  405f84:	and	x9, x23, #0xff
  405f88:	ldrh	w8, [x8, x9, lsl #1]
  405f8c:	tbz	w8, #13, 405f9c <ferror@plt+0x1fbc>
  405f90:	strb	wzr, [x26]
  405f94:	ldrb	w23, [x26, #1]!
  405f98:	cbnz	w23, 405f80 <ferror@plt+0x1fa0>
  405f9c:	ldrb	w8, [x24]
  405fa0:	cbz	w8, 406074 <ferror@plt+0x2094>
  405fa4:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  405fa8:	mov	x0, x24
  405fac:	add	x1, x1, #0x363
  405fb0:	bl	403b30 <strcmp@plt>
  405fb4:	cbz	w0, 406044 <ferror@plt+0x2064>
  405fb8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  405fbc:	mov	x0, x24
  405fc0:	add	x1, x1, #0x35f
  405fc4:	bl	403b30 <strcmp@plt>
  405fc8:	cbz	w0, 40604c <ferror@plt+0x206c>
  405fcc:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  405fd0:	mov	x0, x24
  405fd4:	add	x1, x1, #0x35c
  405fd8:	bl	403b30 <strcmp@plt>
  405fdc:	cbz	w0, 406054 <ferror@plt+0x2074>
  405fe0:	adrp	x1, 444000 <ferror@plt+0x40020>
  405fe4:	mov	x0, x24
  405fe8:	add	x1, x1, #0x4bd
  405fec:	bl	403b30 <strcmp@plt>
  405ff0:	cbz	w0, 40605c <ferror@plt+0x207c>
  405ff4:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  405ff8:	mov	x0, x24
  405ffc:	add	x1, x1, #0x35a
  406000:	bl	403b30 <strcmp@plt>
  406004:	cbz	w0, 406064 <ferror@plt+0x2084>
  406008:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40600c:	mov	x0, x24
  406010:	add	x1, x1, #0x362
  406014:	bl	403b30 <strcmp@plt>
  406018:	cbz	w0, 40606c <ferror@plt+0x208c>
  40601c:	ldr	x2, [x28]
  406020:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406024:	add	x0, x0, #0xa43
  406028:	mov	x1, x24
  40602c:	mov	x3, x19
  406030:	bl	407d94 <ferror@plt+0x3db4>
  406034:	adrp	x8, 491000 <ferror@plt+0x8d020>
  406038:	ldr	w8, [x8, #1472]
  40603c:	cbz	w8, 405e78 <ferror@plt+0x1e98>
  406040:	b	4061dc <ferror@plt+0x21fc>
  406044:	mov	w8, #0x4                   	// #4
  406048:	b	406070 <ferror@plt+0x2090>
  40604c:	mov	w8, #0x3                   	// #3
  406050:	b	406070 <ferror@plt+0x2090>
  406054:	mov	w8, #0x2                   	// #2
  406058:	b	406070 <ferror@plt+0x2090>
  40605c:	mov	w8, #0x1                   	// #1
  406060:	b	406070 <ferror@plt+0x2090>
  406064:	str	wzr, [x28, #8]
  406068:	b	406074 <ferror@plt+0x2094>
  40606c:	mov	w8, #0x5                   	// #5
  406070:	str	w8, [x28, #8]
  406074:	add	x23, x26, #0x1
  406078:	mov	x25, x26
  40607c:	ldrb	w24, [x25]
  406080:	cmp	w24, #0x2c
  406084:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  406088:	b.eq	4060c0 <ferror@plt+0x20e0>  // b.none
  40608c:	bl	403b60 <__ctype_b_loc@plt>
  406090:	ldr	x8, [x0]
  406094:	ldrh	w8, [x8, x24, lsl #1]
  406098:	tbnz	w8, #13, 4060c0 <ferror@plt+0x20e0>
  40609c:	add	x23, x23, #0x1
  4060a0:	ldrb	w24, [x25, #1]!
  4060a4:	cmp	w24, #0x2c
  4060a8:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  4060ac:	b.ne	40608c <ferror@plt+0x20ac>  // b.any
  4060b0:	b	4060c0 <ferror@plt+0x20e0>
  4060b4:	ldrb	w24, [x23]
  4060b8:	sturb	wzr, [x23, #-1]
  4060bc:	add	x23, x23, #0x1
  4060c0:	and	w8, w24, #0xff
  4060c4:	cmp	w8, #0x2c
  4060c8:	b.eq	4060b4 <ferror@plt+0x20d4>  // b.none
  4060cc:	cbz	w8, 4060e4 <ferror@plt+0x2104>
  4060d0:	bl	403b60 <__ctype_b_loc@plt>
  4060d4:	ldr	x8, [x0]
  4060d8:	and	x9, x24, #0xff
  4060dc:	ldrh	w8, [x8, x9, lsl #1]
  4060e0:	tbnz	w8, #13, 4060b4 <ferror@plt+0x20d4>
  4060e4:	ldr	w9, [x28, #8]
  4060e8:	ldrb	w8, [x26]
  4060ec:	cmp	w9, #0x6
  4060f0:	b.ne	406104 <ferror@plt+0x2124>  // b.any
  4060f4:	cbnz	w8, 406108 <ferror@plt+0x2128>
  4060f8:	ldr	x8, [x28]
  4060fc:	cbnz	x8, 405e78 <ferror@plt+0x1e98>
  406100:	b	4061b8 <ferror@plt+0x21d8>
  406104:	cbz	w8, 406120 <ferror@plt+0x2140>
  406108:	mov	x0, x26
  40610c:	bl	4209b8 <ferror@plt+0x1c9d8>
  406110:	str	x0, [x28, #16]
  406114:	ldr	x8, [x28]
  406118:	cbnz	x8, 405e78 <ferror@plt+0x1e98>
  40611c:	b	4061b8 <ferror@plt+0x21d8>
  406120:	ldr	x1, [x28]
  406124:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406128:	add	x0, x0, #0xa92
  40612c:	mov	x2, x19
  406130:	bl	407d94 <ferror@plt+0x3db4>
  406134:	adrp	x8, 491000 <ferror@plt+0x8d020>
  406138:	ldr	w8, [x8, #1472]
  40613c:	cbnz	w8, 4061dc <ferror@plt+0x21fc>
  406140:	adrp	x0, 480000 <ferror@plt+0x7c020>
  406144:	add	x0, x0, #0x412
  406148:	bl	4209b8 <ferror@plt+0x1c9d8>
  40614c:	str	x0, [x28, #16]
  406150:	b	405e78 <ferror@plt+0x1e98>
  406154:	ldr	x19, [sp, #8]
  406158:	adrp	x1, 414000 <ferror@plt+0x10020>
  40615c:	add	x1, x1, #0xcbc
  406160:	mov	x2, xzr
  406164:	mov	x0, x19
  406168:	bl	40da8c <ferror@plt+0x9aac>
  40616c:	mov	x0, x19
  406170:	bl	40da20 <ferror@plt+0x9a40>
  406174:	mov	x0, x22
  406178:	ldp	x20, x19, [sp, #96]
  40617c:	ldp	x22, x21, [sp, #80]
  406180:	ldp	x24, x23, [sp, #64]
  406184:	ldp	x26, x25, [sp, #48]
  406188:	ldp	x28, x27, [sp, #32]
  40618c:	ldp	x29, x30, [sp, #16]
  406190:	add	sp, sp, #0x70
  406194:	b	40e1c4 <ferror@plt+0xa1e4>
  406198:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40619c:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  4061a0:	add	x1, x1, #0xadb
  4061a4:	add	x3, x3, #0xbbd
  4061a8:	mov	w2, #0x173                 	// #371
  4061ac:	mov	x0, xzr
  4061b0:	mov	x4, xzr
  4061b4:	bl	427628 <ferror@plt+0x23648>
  4061b8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4061bc:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  4061c0:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  4061c4:	add	x1, x1, #0xadb
  4061c8:	add	x3, x3, #0xae3
  4061cc:	add	x4, x4, #0xaf5
  4061d0:	mov	w2, #0x20b                 	// #523
  4061d4:	mov	x0, xzr
  4061d8:	bl	427628 <ferror@plt+0x23648>
  4061dc:	mov	w0, #0x1                   	// #1
  4061e0:	bl	403540 <exit@plt>
  4061e4:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4061e8:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  4061ec:	add	x1, x1, #0xadb
  4061f0:	add	x3, x3, #0xbbd
  4061f4:	mov	w2, #0x160                 	// #352
  4061f8:	mov	x0, xzr
  4061fc:	mov	x4, xzr
  406200:	bl	427628 <ferror@plt+0x23648>
  406204:	sub	sp, sp, #0xc0
  406208:	stp	x24, x23, [sp, #144]
  40620c:	mov	x24, x1
  406210:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  406214:	stp	x20, x19, [sp, #176]
  406218:	mov	x19, x0
  40621c:	add	x1, x1, #0xff7
  406220:	mov	x0, x24
  406224:	stp	x29, x30, [sp, #96]
  406228:	stp	x28, x27, [sp, #112]
  40622c:	stp	x26, x25, [sp, #128]
  406230:	stp	x22, x21, [sp, #160]
  406234:	add	x29, sp, #0x60
  406238:	mov	w20, w4
  40623c:	mov	w22, w3
  406240:	mov	w23, w2
  406244:	bl	4037d0 <fopen@plt>
  406248:	cbz	x0, 40628c <ferror@plt+0x22ac>
  40624c:	mov	x21, x0
  406250:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406254:	add	x0, x0, #0xb18
  406258:	mov	x1, x24
  40625c:	str	w20, [sp, #48]
  406260:	bl	407cb0 <ferror@plt+0x3cd0>
  406264:	mov	w0, #0x90                  	// #144
  406268:	bl	414c04 <ferror@plt+0x10c24>
  40626c:	mov	x20, x0
  406270:	mov	x0, x19
  406274:	bl	4209b8 <ferror@plt+0x1c9d8>
  406278:	str	x0, [x20]
  40627c:	cbz	x24, 4062b4 <ferror@plt+0x22d4>
  406280:	mov	x0, x24
  406284:	bl	40b92c <ferror@plt+0x794c>
  406288:	b	4062cc <ferror@plt+0x22ec>
  40628c:	bl	403ee0 <__errno_location@plt>
  406290:	ldr	w0, [x0]
  406294:	bl	403a00 <strerror@plt>
  406298:	mov	x2, x0
  40629c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4062a0:	add	x0, x0, #0xaff
  4062a4:	mov	x1, x24
  4062a8:	bl	407d94 <ferror@plt+0x3db4>
  4062ac:	mov	x19, xzr
  4062b0:	b	4072a0 <ferror@plt+0x32c0>
  4062b4:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4062b8:	add	x0, x0, #0xb33
  4062bc:	bl	407cb0 <ferror@plt+0x3cd0>
  4062c0:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4062c4:	add	x0, x0, #0xb58
  4062c8:	bl	4209b8 <ferror@plt+0x1c9d8>
  4062cc:	mov	x2, x0
  4062d0:	ldr	x0, [x20, #96]
  4062d4:	str	w23, [sp, #44]
  4062d8:	stur	w22, [x29, #-44]
  4062dc:	str	x2, [x20, #40]
  4062e0:	cbnz	x0, 406300 <ferror@plt+0x2320>
  4062e4:	adrp	x0, 40d000 <ferror@plt+0x9020>
  4062e8:	adrp	x1, 40d000 <ferror@plt+0x9020>
  4062ec:	add	x0, x0, #0x988
  4062f0:	add	x1, x1, #0x96c
  4062f4:	bl	40bffc <ferror@plt+0x801c>
  4062f8:	ldr	x2, [x20, #40]
  4062fc:	str	x0, [x20, #96]
  406300:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  406304:	add	x1, x1, #0xb60
  406308:	stur	x20, [x29, #-32]
  40630c:	bl	40cbd4 <ferror@plt+0x8bf4>
  406310:	adrp	x0, 480000 <ferror@plt+0x7c020>
  406314:	add	x0, x0, #0x5ef
  406318:	bl	4230f0 <ferror@plt+0x1f110>
  40631c:	mov	x1, xzr
  406320:	mov	x25, x0
  406324:	bl	423520 <ferror@plt+0x1f540>
  406328:	mov	x0, x21
  40632c:	bl	4039e0 <getc@plt>
  406330:	cmn	w0, #0x1
  406334:	b.eq	40725c <ferror@plt+0x327c>  // b.none
  406338:	stur	x24, [x29, #-40]
  40633c:	adrp	x24, 43f000 <ferror@plt+0x3b020>
  406340:	adrp	x26, 43f000 <ferror@plt+0x3b020>
  406344:	mov	w22, w0
  406348:	mov	w23, wzr
  40634c:	mov	w19, wzr
  406350:	add	x24, x24, #0xbcf
  406354:	add	x26, x26, #0xbda
  406358:	b	40639c <ferror@plt+0x23bc>
  40635c:	mov	x27, x28
  406360:	mov	x0, x27
  406364:	bl	414cbc <ferror@plt+0x10cdc>
  406368:	mov	x0, x25
  40636c:	mov	x1, xzr
  406370:	bl	423520 <ferror@plt+0x1f540>
  406374:	mov	x0, x25
  406378:	mov	x1, xzr
  40637c:	bl	423520 <ferror@plt+0x1f540>
  406380:	mov	x0, x21
  406384:	bl	4039e0 <getc@plt>
  406388:	mov	w22, w0
  40638c:	mov	w23, wzr
  406390:	cmn	w0, #0x1
  406394:	mov	w19, wzr
  406398:	b.eq	40726c <ferror@plt+0x328c>  // b.none
  40639c:	cmp	w22, #0xa
  4063a0:	cbz	w23, 4063e0 <ferror@plt+0x2400>
  4063a4:	b.eq	406400 <ferror@plt+0x2420>  // b.none
  4063a8:	cmp	w22, #0xd
  4063ac:	b.eq	406400 <ferror@plt+0x2420>  // b.none
  4063b0:	cmp	w22, #0x23
  4063b4:	b.ne	406434 <ferror@plt+0x2454>  // b.any
  4063b8:	ldp	x8, x10, [x25, #8]
  4063bc:	add	x9, x8, #0x1
  4063c0:	cmp	x9, x10
  4063c4:	b.cs	4064b4 <ferror@plt+0x24d4>  // b.hs, b.nlast
  4063c8:	ldr	x10, [x25]
  4063cc:	str	x9, [x25, #8]
  4063d0:	mov	w9, #0x23                  	// #35
  4063d4:	mov	w23, wzr
  4063d8:	strb	w9, [x10, x8]
  4063dc:	b	4064f4 <ferror@plt+0x2514>
  4063e0:	b.eq	40647c <ferror@plt+0x249c>  // b.none
  4063e4:	cmp	w22, #0x23
  4063e8:	b.eq	406470 <ferror@plt+0x2490>  // b.none
  4063ec:	cmp	w22, #0x5c
  4063f0:	b.ne	406498 <ferror@plt+0x24b8>  // b.any
  4063f4:	cmp	w19, #0x0
  4063f8:	cset	w23, eq  // eq = none
  4063fc:	b	406514 <ferror@plt+0x2534>
  406400:	mov	x0, x21
  406404:	bl	4039e0 <getc@plt>
  406408:	cmp	w22, #0xd
  40640c:	b.ne	406418 <ferror@plt+0x2438>  // b.any
  406410:	cmp	w0, #0xa
  406414:	b.eq	406510 <ferror@plt+0x2530>  // b.none
  406418:	cmp	w22, #0xa
  40641c:	b.ne	406428 <ferror@plt+0x2448>  // b.any
  406420:	cmp	w0, #0xd
  406424:	b.eq	406510 <ferror@plt+0x2530>  // b.none
  406428:	mov	x1, x21
  40642c:	bl	403c00 <ungetc@plt>
  406430:	b	406510 <ferror@plt+0x2530>
  406434:	ldp	x8, x10, [x25, #8]
  406438:	add	x9, x8, #0x1
  40643c:	cmp	x9, x10
  406440:	b.cs	4064c4 <ferror@plt+0x24e4>  // b.hs, b.nlast
  406444:	ldr	x10, [x25]
  406448:	str	x9, [x25, #8]
  40644c:	mov	w9, #0x5c                  	// #92
  406450:	strb	w9, [x10, x8]
  406454:	ldp	x8, x9, [x25]
  406458:	strb	wzr, [x8, x9]
  40645c:	ldp	x8, x10, [x25, #8]
  406460:	add	x9, x8, #0x1
  406464:	cmp	x9, x10
  406468:	b.cc	4064e4 <ferror@plt+0x2504>  // b.lo, b.ul, b.last
  40646c:	b	406500 <ferror@plt+0x2520>
  406470:	mov	w23, wzr
  406474:	mov	w19, #0x1                   	// #1
  406478:	b	406514 <ferror@plt+0x2534>
  40647c:	mov	x0, x21
  406480:	bl	4039e0 <getc@plt>
  406484:	cmp	w0, #0xd
  406488:	b.eq	406568 <ferror@plt+0x2588>  // b.none
  40648c:	mov	x1, x21
  406490:	bl	403c00 <ungetc@plt>
  406494:	b	406568 <ferror@plt+0x2588>
  406498:	cbnz	w19, 406510 <ferror@plt+0x2530>
  40649c:	ldp	x8, x10, [x25, #8]
  4064a0:	add	x9, x8, #0x1
  4064a4:	cmp	x9, x10
  4064a8:	b.cs	40680c <ferror@plt+0x282c>  // b.hs, b.nlast
  4064ac:	mov	w19, wzr
  4064b0:	b	4064e4 <ferror@plt+0x2504>
  4064b4:	mov	x1, #0xffffffffffffffff    	// #-1
  4064b8:	mov	w2, #0x23                  	// #35
  4064bc:	mov	x0, x25
  4064c0:	b	40650c <ferror@plt+0x252c>
  4064c4:	mov	x1, #0xffffffffffffffff    	// #-1
  4064c8:	mov	w2, #0x5c                  	// #92
  4064cc:	mov	x0, x25
  4064d0:	bl	423d18 <ferror@plt+0x1fd38>
  4064d4:	ldp	x8, x10, [x25, #8]
  4064d8:	add	x9, x8, #0x1
  4064dc:	cmp	x9, x10
  4064e0:	b.cs	406500 <ferror@plt+0x2520>  // b.hs, b.nlast
  4064e4:	ldr	x10, [x25]
  4064e8:	mov	w23, wzr
  4064ec:	str	x9, [x25, #8]
  4064f0:	strb	w22, [x10, x8]
  4064f4:	ldp	x8, x9, [x25]
  4064f8:	strb	wzr, [x8, x9]
  4064fc:	b	406514 <ferror@plt+0x2534>
  406500:	mov	x1, #0xffffffffffffffff    	// #-1
  406504:	mov	x0, x25
  406508:	mov	w2, w22
  40650c:	bl	423d18 <ferror@plt+0x1fd38>
  406510:	mov	w23, wzr
  406514:	mov	x0, x21
  406518:	bl	4039e0 <getc@plt>
  40651c:	mov	w22, w0
  406520:	cmn	w0, #0x1
  406524:	b.ne	40639c <ferror@plt+0x23bc>  // b.any
  406528:	cbz	w23, 406568 <ferror@plt+0x2588>
  40652c:	ldp	x8, x10, [x25, #8]
  406530:	add	x9, x8, #0x1
  406534:	cmp	x9, x10
  406538:	b.cs	406558 <ferror@plt+0x2578>  // b.hs, b.nlast
  40653c:	ldr	x10, [x25]
  406540:	str	x9, [x25, #8]
  406544:	mov	w9, #0x5c                  	// #92
  406548:	strb	w9, [x10, x8]
  40654c:	ldp	x8, x9, [x25]
  406550:	strb	wzr, [x8, x9]
  406554:	b	406568 <ferror@plt+0x2588>
  406558:	mov	x1, #0xffffffffffffffff    	// #-1
  40655c:	mov	w2, #0x5c                  	// #92
  406560:	mov	x0, x25
  406564:	bl	423d18 <ferror@plt+0x1fd38>
  406568:	ldr	x19, [x25]
  40656c:	mov	x0, x24
  406570:	mov	x1, x19
  406574:	bl	407cb0 <ferror@plt+0x3cd0>
  406578:	mov	x0, x19
  40657c:	bl	407364 <ferror@plt+0x3384>
  406580:	ldrb	w8, [x0]
  406584:	mov	x28, x0
  406588:	cbz	w8, 40635c <ferror@plt+0x237c>
  40658c:	add	x19, x28, #0x1
  406590:	mov	x22, x28
  406594:	b	4065a0 <ferror@plt+0x25c0>
  406598:	ldrb	w8, [x22, #1]!
  40659c:	add	x19, x19, #0x1
  4065a0:	sub	w10, w8, #0x30
  4065a4:	and	w9, w8, #0xffffffdf
  4065a8:	and	w10, w10, #0xff
  4065ac:	cmp	w10, #0xa
  4065b0:	sub	w9, w9, #0x41
  4065b4:	b.cc	406598 <ferror@plt+0x25b8>  // b.lo, b.ul, b.last
  4065b8:	and	w9, w9, #0xff
  4065bc:	cmp	w9, #0x1a
  4065c0:	b.cc	406598 <ferror@plt+0x25b8>  // b.lo, b.ul, b.last
  4065c4:	and	w8, w8, #0xff
  4065c8:	cmp	w8, #0x5f
  4065cc:	b.eq	406598 <ferror@plt+0x25b8>  // b.none
  4065d0:	cmp	w8, #0x2e
  4065d4:	b.eq	406598 <ferror@plt+0x25b8>  // b.none
  4065d8:	sub	x1, x22, x28
  4065dc:	mov	x0, x28
  4065e0:	bl	420a5c <ferror@plt+0x1ca7c>
  4065e4:	ldrb	w23, [x22]
  4065e8:	mov	x27, x0
  4065ec:	cbz	w23, 406af0 <ferror@plt+0x2b10>
  4065f0:	mov	x20, x24
  4065f4:	bl	403b60 <__ctype_b_loc@plt>
  4065f8:	ldr	x8, [x0]
  4065fc:	mov	x24, x0
  406600:	and	x9, x23, #0xff
  406604:	ldrh	w9, [x8, x9, lsl #1]
  406608:	tbz	w9, #13, 40661c <ferror@plt+0x263c>
  40660c:	ldrb	w23, [x22, #1]!
  406610:	add	x19, x19, #0x1
  406614:	cbnz	w23, 406600 <ferror@plt+0x2620>
  406618:	b	406aec <ferror@plt+0x2b0c>
  40661c:	and	w9, w23, #0xff
  406620:	cmp	w9, #0x3a
  406624:	b.eq	4066f8 <ferror@plt+0x2718>  // b.none
  406628:	cmp	w9, #0x3d
  40662c:	b.ne	406aec <ferror@plt+0x2b0c>  // b.any
  406630:	ldrb	w9, [x19]
  406634:	mov	x22, x19
  406638:	cbz	x9, 406648 <ferror@plt+0x2668>
  40663c:	ldrh	w9, [x8, x9, lsl #1]
  406640:	add	x19, x22, #0x1
  406644:	tbnz	w9, #13, 406630 <ferror@plt+0x2650>
  406648:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40664c:	ldr	w8, [x8, #2360]
  406650:	mov	x24, x20
  406654:	cbz	w8, 406870 <ferror@plt+0x2890>
  406658:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40665c:	ldr	x19, [x8, #1480]
  406660:	mov	x0, x27
  406664:	mov	x1, x19
  406668:	bl	403b30 <strcmp@plt>
  40666c:	cbz	w0, 40683c <ferror@plt+0x285c>
  406670:	ldur	x8, [x29, #-32]
  406674:	ldr	x23, [x8, #136]
  406678:	cbz	x23, 406870 <ferror@plt+0x2890>
  40667c:	ldrb	w8, [x23]
  406680:	cbz	w8, 406870 <ferror@plt+0x2890>
  406684:	mov	x0, x23
  406688:	bl	403510 <strlen@plt>
  40668c:	mov	x24, x0
  406690:	mov	x0, x22
  406694:	mov	x1, x23
  406698:	mov	x2, x24
  40669c:	bl	403880 <strncmp@plt>
  4066a0:	cbnz	w0, 4066f0 <ferror@plt+0x2710>
  4066a4:	ldrb	w8, [x22, x24]
  4066a8:	cmp	w8, #0x2f
  4066ac:	b.ne	4066f0 <ferror@plt+0x2710>  // b.any
  4066b0:	ldur	x23, [x29, #-32]
  4066b4:	mov	x1, x19
  4066b8:	ldr	x0, [x23, #96]
  4066bc:	bl	40c928 <ferror@plt+0x8948>
  4066c0:	ldr	x8, [x23, #136]
  4066c4:	mov	x19, x0
  4066c8:	mov	x0, x8
  4066cc:	bl	403510 <strlen@plt>
  4066d0:	add	x1, x22, x0
  4066d4:	mov	x0, x19
  4066d8:	mov	x2, xzr
  4066dc:	bl	420c00 <ferror@plt+0x1cc20>
  4066e0:	mov	x22, x0
  4066e4:	mov	x0, x28
  4066e8:	bl	414cbc <ferror@plt+0x10cdc>
  4066ec:	mov	x28, x22
  4066f0:	mov	x24, x20
  4066f4:	b	406870 <ferror@plt+0x2890>
  4066f8:	ldrb	w9, [x19]
  4066fc:	mov	x22, x19
  406700:	cbz	x9, 406710 <ferror@plt+0x2730>
  406704:	ldrh	w9, [x8, x9, lsl #1]
  406708:	add	x19, x22, #0x1
  40670c:	tbnz	w9, #13, 4066f8 <ferror@plt+0x2718>
  406710:	mov	x0, x27
  406714:	mov	x1, x26
  406718:	bl	403b30 <strcmp@plt>
  40671c:	cbz	w0, 406824 <ferror@plt+0x2844>
  406720:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  406724:	mov	x0, x27
  406728:	add	x1, x1, #0xbdf
  40672c:	bl	403b30 <strcmp@plt>
  406730:	cbz	w0, 4068f0 <ferror@plt+0x2910>
  406734:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  406738:	mov	x0, x27
  40673c:	add	x1, x1, #0xbeb
  406740:	bl	403b30 <strcmp@plt>
  406744:	cbz	w0, 406908 <ferror@plt+0x2928>
  406748:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40674c:	mov	x0, x27
  406750:	add	x1, x1, #0xbf3
  406754:	bl	403b30 <strcmp@plt>
  406758:	cbz	w0, 406950 <ferror@plt+0x2970>
  40675c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  406760:	mov	x0, x27
  406764:	add	x1, x1, #0xc04
  406768:	bl	403b30 <strcmp@plt>
  40676c:	cbz	w0, 406ab4 <ferror@plt+0x2ad4>
  406770:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  406774:	mov	x0, x27
  406778:	add	x1, x1, #0xc0d
  40677c:	bl	403b30 <strcmp@plt>
  406780:	ldur	w8, [x29, #-44]
  406784:	orr	w8, w0, w8
  406788:	cbz	w8, 406afc <ferror@plt+0x2b1c>
  40678c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  406790:	mov	x0, x27
  406794:	add	x1, x1, #0xc1a
  406798:	bl	403b30 <strcmp@plt>
  40679c:	cbz	w0, 406bb4 <ferror@plt+0x2bd4>
  4067a0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4067a4:	mov	x0, x27
  4067a8:	add	x1, x1, #0xc1f
  4067ac:	bl	403b30 <strcmp@plt>
  4067b0:	cbz	w0, 406b90 <ferror@plt+0x2bb0>
  4067b4:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4067b8:	mov	x0, x27
  4067bc:	add	x1, x1, #0xc26
  4067c0:	bl	403b30 <strcmp@plt>
  4067c4:	cbz	w0, 406b90 <ferror@plt+0x2bb0>
  4067c8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4067cc:	mov	x0, x27
  4067d0:	add	x1, x1, #0xc2d
  4067d4:	bl	403b30 <strcmp@plt>
  4067d8:	mov	x24, x20
  4067dc:	cbz	w0, 4070e4 <ferror@plt+0x3104>
  4067e0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4067e4:	mov	x0, x27
  4067e8:	add	x1, x1, #0xc37
  4067ec:	bl	403b30 <strcmp@plt>
  4067f0:	cbz	w0, 407130 <ferror@plt+0x3150>
  4067f4:	ldur	x2, [x29, #-40]
  4067f8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4067fc:	add	x0, x0, #0xc3b
  406800:	mov	x1, x27
  406804:	bl	407cb0 <ferror@plt+0x3cd0>
  406808:	b	406af0 <ferror@plt+0x2b10>
  40680c:	mov	x1, #0xffffffffffffffff    	// #-1
  406810:	mov	x0, x25
  406814:	mov	w2, w22
  406818:	bl	423d18 <ferror@plt+0x1fd38>
  40681c:	mov	w19, wzr
  406820:	b	406510 <ferror@plt+0x2530>
  406824:	ldur	x19, [x29, #-32]
  406828:	ldr	x8, [x19, #8]
  40682c:	cbz	x8, 406938 <ferror@plt+0x2958>
  406830:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406834:	add	x0, x0, #0xd12
  406838:	b	40691c <ferror@plt+0x293c>
  40683c:	ldur	x26, [x29, #-32]
  406840:	ldr	x0, [x26, #40]
  406844:	bl	40b824 <ferror@plt+0x7844>
  406848:	adrp	x1, 440000 <ferror@plt+0x3c020>
  40684c:	add	x1, x1, #0x2f3
  406850:	mov	x19, x0
  406854:	bl	421934 <ferror@plt+0x1d954>
  406858:	mov	w23, w0
  40685c:	mov	x0, x19
  406860:	bl	414cbc <ferror@plt+0x10cdc>
  406864:	cbz	w23, 406974 <ferror@plt+0x2994>
  406868:	adrp	x26, 43f000 <ferror@plt+0x3b020>
  40686c:	add	x26, x26, #0xbda
  406870:	ldur	x20, [x29, #-32]
  406874:	mov	x1, x27
  406878:	ldr	x0, [x20, #96]
  40687c:	bl	40c928 <ferror@plt+0x8948>
  406880:	cbz	x0, 4068a8 <ferror@plt+0x28c8>
  406884:	ldur	x2, [x29, #-40]
  406888:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40688c:	add	x0, x0, #0xc8b
  406890:	mov	x1, x27
  406894:	bl	407d94 <ferror@plt+0x3db4>
  406898:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40689c:	ldr	w8, [x8, #1472]
  4068a0:	cbz	w8, 406af0 <ferror@plt+0x2b10>
  4068a4:	b	407254 <ferror@plt+0x3274>
  4068a8:	mov	x0, x27
  4068ac:	bl	4209b8 <ferror@plt+0x1c9d8>
  4068b0:	ldur	x2, [x29, #-40]
  4068b4:	mov	x19, x0
  4068b8:	mov	x0, x20
  4068bc:	mov	x1, x22
  4068c0:	bl	40742c <ferror@plt+0x344c>
  4068c4:	mov	x22, x0
  4068c8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4068cc:	add	x0, x0, #0xcba
  4068d0:	mov	x1, x19
  4068d4:	mov	x2, x22
  4068d8:	bl	407cb0 <ferror@plt+0x3cd0>
  4068dc:	ldr	x0, [x20, #96]
  4068e0:	mov	x1, x19
  4068e4:	mov	x2, x22
  4068e8:	bl	40cbd4 <ferror@plt+0x8bf4>
  4068ec:	b	406af0 <ferror@plt+0x2b10>
  4068f0:	ldur	x19, [x29, #-32]
  4068f4:	ldr	x8, [x19, #24]
  4068f8:	cbz	x8, 406a9c <ferror@plt+0x2abc>
  4068fc:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406900:	add	x0, x0, #0xd33
  406904:	b	40691c <ferror@plt+0x293c>
  406908:	ldur	x19, [x29, #-32]
  40690c:	ldr	x8, [x19, #16]
  406910:	cbz	x8, 406ad8 <ferror@plt+0x2af8>
  406914:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406918:	add	x0, x0, #0xd5b
  40691c:	ldur	x1, [x29, #-40]
  406920:	bl	407d94 <ferror@plt+0x3db4>
  406924:	adrp	x8, 491000 <ferror@plt+0x8d020>
  406928:	ldr	w8, [x8, #1472]
  40692c:	mov	x24, x20
  406930:	cbz	w8, 406af0 <ferror@plt+0x2b10>
  406934:	b	407254 <ferror@plt+0x3274>
  406938:	ldur	x2, [x29, #-40]
  40693c:	mov	x0, x19
  406940:	mov	x1, x22
  406944:	bl	40742c <ferror@plt+0x344c>
  406948:	str	x0, [x19, #8]
  40694c:	b	406aec <ferror@plt+0x2b0c>
  406950:	ldr	w8, [sp, #48]
  406954:	cbnz	w8, 406aec <ferror@plt+0x2b0c>
  406958:	ldur	x23, [x29, #-32]
  40695c:	mov	x24, x20
  406960:	ldr	x8, [x23, #72]
  406964:	cbz	x8, 406c1c <ferror@plt+0x2c3c>
  406968:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40696c:	add	x0, x0, #0xd7f
  406970:	b	406b24 <ferror@plt+0x2b44>
  406974:	mov	x0, x22
  406978:	bl	4209b8 <ferror@plt+0x1c9d8>
  40697c:	ldr	x8, [x26, #40]
  406980:	str	x0, [x26, #136]
  406984:	mov	x0, x8
  406988:	bl	40b92c <ferror@plt+0x794c>
  40698c:	mov	x19, x0
  406990:	bl	40b92c <ferror@plt+0x794c>
  406994:	mov	x22, x0
  406998:	mov	x0, x19
  40699c:	bl	414cbc <ferror@plt+0x10cdc>
  4069a0:	mov	x8, x22
  4069a4:	mov	w10, #0x2f                  	// #47
  4069a8:	b	4069b4 <ferror@plt+0x29d4>
  4069ac:	strb	w10, [x8]
  4069b0:	add	x8, x8, #0x1
  4069b4:	ldrb	w9, [x8]
  4069b8:	cmp	w9, #0x5c
  4069bc:	b.eq	4069ac <ferror@plt+0x29cc>  // b.none
  4069c0:	cbnz	w9, 4069b0 <ferror@plt+0x29d0>
  4069c4:	mov	x0, x22
  4069c8:	bl	403510 <strlen@plt>
  4069cc:	add	x24, x0, #0xa
  4069d0:	mov	x0, x24
  4069d4:	bl	414b40 <ferror@plt+0x10b60>
  4069d8:	ldrb	w8, [x22]
  4069dc:	mov	x23, x0
  4069e0:	cbz	w8, 406b3c <ferror@plt+0x2b5c>
  4069e4:	mov	x9, xzr
  4069e8:	add	x19, x22, #0x1
  4069ec:	b	4069fc <ferror@plt+0x2a1c>
  4069f0:	ldrb	w8, [x19], #1
  4069f4:	mov	x9, x26
  4069f8:	cbz	w8, 406b40 <ferror@plt+0x2b60>
  4069fc:	and	w10, w8, #0xff
  406a00:	cmp	w10, #0x24
  406a04:	b.cc	406a44 <ferror@plt+0x2a64>  // b.lo, b.ul, b.last
  406a08:	b.eq	406a18 <ferror@plt+0x2a38>  // b.none
  406a0c:	and	w10, w8, #0xff
  406a10:	cmp	w10, #0x28
  406a14:	b.cc	406a44 <ferror@plt+0x2a64>  // b.lo, b.ul, b.last
  406a18:	and	w10, w8, #0xff
  406a1c:	sub	w11, w10, #0x2a
  406a20:	cmp	w11, #0x36
  406a24:	b.hi	406a80 <ferror@plt+0x2aa0>  // b.pmore
  406a28:	mov	w12, #0x1                   	// #1
  406a2c:	lsl	x11, x12, x11
  406a30:	mov	x12, #0x1                   	// #1
  406a34:	movk	x12, #0x36, lsl #16
  406a38:	movk	x12, #0x4e, lsl #48
  406a3c:	tst	x11, x12
  406a40:	b.eq	406a80 <ferror@plt+0x2aa0>  // b.none
  406a44:	mov	w8, #0x5c                  	// #92
  406a48:	strb	w8, [x23, x9]
  406a4c:	ldurb	w8, [x19, #-1]
  406a50:	add	x9, x9, #0x1
  406a54:	strb	w8, [x23, x9]
  406a58:	add	x8, x9, #0x3
  406a5c:	cmp	x8, x24
  406a60:	add	x26, x9, #0x1
  406a64:	b.cc	4069f0 <ferror@plt+0x2a10>  // b.lo, b.ul, b.last
  406a68:	lsl	x24, x24, #1
  406a6c:	mov	x0, x23
  406a70:	mov	x1, x24
  406a74:	bl	414c54 <ferror@plt+0x10c74>
  406a78:	mov	x23, x0
  406a7c:	b	4069f0 <ferror@plt+0x2a10>
  406a80:	cmp	w10, #0x7e
  406a84:	b.hi	406a44 <ferror@plt+0x2a64>  // b.pmore
  406a88:	sub	w10, w8, #0x7b
  406a8c:	and	w10, w10, #0xff
  406a90:	cmp	w10, #0x2
  406a94:	b.hi	406a54 <ferror@plt+0x2a74>  // b.pmore
  406a98:	b	406a44 <ferror@plt+0x2a64>
  406a9c:	ldur	x2, [x29, #-40]
  406aa0:	mov	x0, x19
  406aa4:	mov	x1, x22
  406aa8:	bl	40742c <ferror@plt+0x344c>
  406aac:	str	x0, [x19, #24]
  406ab0:	b	406aec <ferror@plt+0x2b0c>
  406ab4:	ldr	w8, [sp, #44]
  406ab8:	cbnz	w8, 406aec <ferror@plt+0x2b0c>
  406abc:	ldur	x23, [x29, #-32]
  406ac0:	mov	x24, x20
  406ac4:	ldr	x8, [x23, #56]
  406ac8:	cbz	x8, 4070a0 <ferror@plt+0x30c0>
  406acc:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406ad0:	add	x0, x0, #0xdac
  406ad4:	b	406b24 <ferror@plt+0x2b44>
  406ad8:	ldur	x2, [x29, #-40]
  406adc:	mov	x0, x19
  406ae0:	mov	x1, x22
  406ae4:	bl	40742c <ferror@plt+0x344c>
  406ae8:	str	x0, [x19, #16]
  406aec:	mov	x24, x20
  406af0:	mov	x0, x28
  406af4:	bl	414cbc <ferror@plt+0x10cdc>
  406af8:	b	406360 <ferror@plt+0x2380>
  406afc:	ldur	x0, [x29, #-32]
  406b00:	mov	x24, x20
  406b04:	stur	xzr, [x29, #-8]
  406b08:	stur	wzr, [x29, #-12]
  406b0c:	ldr	w8, [x0, #132]
  406b10:	stur	xzr, [x29, #-24]
  406b14:	cmp	w8, #0x1
  406b18:	b.lt	406bdc <ferror@plt+0x2bfc>  // b.tstop
  406b1c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406b20:	add	x0, x0, #0xdd1
  406b24:	ldur	x1, [x29, #-40]
  406b28:	bl	407d94 <ferror@plt+0x3db4>
  406b2c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  406b30:	ldr	w8, [x8, #1472]
  406b34:	cbz	w8, 406af0 <ferror@plt+0x2b10>
  406b38:	b	407254 <ferror@plt+0x3274>
  406b3c:	mov	x26, xzr
  406b40:	mov	x0, x22
  406b44:	strb	wzr, [x23, x26]
  406b48:	bl	414cbc <ferror@plt+0x10cdc>
  406b4c:	mov	x0, x27
  406b50:	bl	4209b8 <ferror@plt+0x1c9d8>
  406b54:	mov	x19, x0
  406b58:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406b5c:	add	x0, x0, #0xc59
  406b60:	mov	x1, x27
  406b64:	mov	x2, x23
  406b68:	bl	407cb0 <ferror@plt+0x3cd0>
  406b6c:	ldur	x8, [x29, #-32]
  406b70:	mov	x1, x19
  406b74:	mov	x2, x23
  406b78:	ldr	x0, [x8, #96]
  406b7c:	bl	40cbd4 <ferror@plt+0x8bf4>
  406b80:	adrp	x26, 43f000 <ferror@plt+0x3b020>
  406b84:	mov	x24, x20
  406b88:	add	x26, x26, #0xbda
  406b8c:	b	406af0 <ferror@plt+0x2b10>
  406b90:	ldur	x0, [x29, #-32]
  406b94:	stur	xzr, [x29, #-8]
  406b98:	stur	wzr, [x29, #-12]
  406b9c:	stur	xzr, [x29, #-24]
  406ba0:	ldr	x8, [x0, #88]
  406ba4:	cbz	x8, 406c4c <ferror@plt+0x2c6c>
  406ba8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406bac:	add	x0, x0, #0xea6
  406bb0:	b	40691c <ferror@plt+0x293c>
  406bb4:	ldur	x0, [x29, #-32]
  406bb8:	stur	xzr, [x29, #-8]
  406bbc:	stur	wzr, [x29, #-12]
  406bc0:	stur	xzr, [x29, #-24]
  406bc4:	ldr	w8, [x0, #128]
  406bc8:	cmp	w8, #0x1
  406bcc:	b.lt	407028 <ferror@plt+0x3048>  // b.tstop
  406bd0:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406bd4:	add	x0, x0, #0xe4e
  406bd8:	b	40691c <ferror@plt+0x293c>
  406bdc:	ldur	x2, [x29, #-40]
  406be0:	mov	x1, x22
  406be4:	bl	40742c <ferror@plt+0x344c>
  406be8:	mov	x19, x0
  406bec:	cbz	x0, 40706c <ferror@plt+0x308c>
  406bf0:	ldrb	w8, [x19]
  406bf4:	cbz	w8, 40706c <ferror@plt+0x308c>
  406bf8:	sub	x1, x29, #0xc
  406bfc:	sub	x2, x29, #0x8
  406c00:	sub	x3, x29, #0x18
  406c04:	mov	x0, x19
  406c08:	bl	41debc <ferror@plt+0x19edc>
  406c0c:	cbz	w0, 407178 <ferror@plt+0x3198>
  406c10:	ldur	w1, [x29, #-12]
  406c14:	ldur	x2, [x29, #-8]
  406c18:	b	407074 <ferror@plt+0x3094>
  406c1c:	ldur	x20, [x29, #-40]
  406c20:	mov	x0, x23
  406c24:	mov	x1, x22
  406c28:	mov	x2, x20
  406c2c:	bl	40742c <ferror@plt+0x344c>
  406c30:	mov	x19, x0
  406c34:	mov	x0, x23
  406c38:	mov	x1, x19
  406c3c:	mov	x2, x20
  406c40:	bl	405c28 <ferror@plt+0x1c48>
  406c44:	str	x0, [x23, #64]
  406c48:	b	4071f8 <ferror@plt+0x3218>
  406c4c:	ldur	x2, [x29, #-40]
  406c50:	mov	x1, x22
  406c54:	bl	40742c <ferror@plt+0x344c>
  406c58:	str	x0, [sp, #8]
  406c5c:	cbz	x0, 4070d0 <ferror@plt+0x30f0>
  406c60:	ldr	x8, [sp, #8]
  406c64:	ldrb	w8, [x8]
  406c68:	cbz	w8, 4070d0 <ferror@plt+0x30f0>
  406c6c:	ldr	x0, [sp, #8]
  406c70:	sub	x1, x29, #0xc
  406c74:	sub	x2, x29, #0x8
  406c78:	sub	x3, x29, #0x18
  406c7c:	bl	41debc <ferror@plt+0x19edc>
  406c80:	cbz	w0, 4071a0 <ferror@plt+0x31c0>
  406c84:	ldur	w8, [x29, #-12]
  406c88:	cmp	w8, #0x1
  406c8c:	b.lt	4070d0 <ferror@plt+0x30f0>  // b.tstop
  406c90:	mov	w23, wzr
  406c94:	b	406cec <ferror@plt+0x2d0c>
  406c98:	ldr	x23, [sp, #24]
  406c9c:	adrp	x0, 440000 <ferror@plt+0x3c020>
  406ca0:	mov	w8, #0x8                   	// #8
  406ca4:	add	x0, x0, #0x9ba
  406ca8:	mov	x2, xzr
  406cac:	strb	w8, [x23]
  406cb0:	bl	420c00 <ferror@plt+0x1cc20>
  406cb4:	ldur	x19, [x29, #-32]
  406cb8:	str	x0, [x23, #8]
  406cbc:	mov	x1, x23
  406cc0:	ldr	x8, [x19, #88]
  406cc4:	mov	x0, x8
  406cc8:	bl	40db44 <ferror@plt+0x9b64>
  406ccc:	ldr	x23, [sp, #32]
  406cd0:	str	x0, [x19, #88]
  406cd4:	mov	x0, x22
  406cd8:	bl	414cbc <ferror@plt+0x10cdc>
  406cdc:	ldur	w8, [x29, #-12]
  406ce0:	add	w23, w23, #0x1
  406ce4:	cmp	w23, w8
  406ce8:	b.ge	4070d0 <ferror@plt+0x30f0>  // b.tcont
  406cec:	mov	w0, #0x10                  	// #16
  406cf0:	bl	414b40 <ferror@plt+0x10b60>
  406cf4:	ldur	x8, [x29, #-8]
  406cf8:	stp	x0, x23, [sp, #24]
  406cfc:	ldr	x8, [x8, w23, sxtw #3]
  406d00:	mov	x0, x8
  406d04:	bl	407364 <ferror@plt+0x3384>
  406d08:	mov	x19, x0
  406d0c:	bl	403510 <strlen@plt>
  406d10:	add	x23, x0, #0xa
  406d14:	mov	x0, x23
  406d18:	bl	414b40 <ferror@plt+0x10b60>
  406d1c:	ldrb	w8, [x19]
  406d20:	mov	x22, x0
  406d24:	str	x19, [sp, #16]
  406d28:	cbz	w8, 406de4 <ferror@plt+0x2e04>
  406d2c:	mov	x9, xzr
  406d30:	add	x19, x19, #0x1
  406d34:	b	406d44 <ferror@plt+0x2d64>
  406d38:	ldrb	w8, [x19], #1
  406d3c:	mov	x9, x26
  406d40:	cbz	w8, 406de8 <ferror@plt+0x2e08>
  406d44:	and	w10, w8, #0xff
  406d48:	cmp	w10, #0x24
  406d4c:	b.cc	406d8c <ferror@plt+0x2dac>  // b.lo, b.ul, b.last
  406d50:	b.eq	406d60 <ferror@plt+0x2d80>  // b.none
  406d54:	and	w10, w8, #0xff
  406d58:	cmp	w10, #0x28
  406d5c:	b.cc	406d8c <ferror@plt+0x2dac>  // b.lo, b.ul, b.last
  406d60:	and	w10, w8, #0xff
  406d64:	sub	w11, w10, #0x2a
  406d68:	cmp	w11, #0x36
  406d6c:	b.hi	406dc8 <ferror@plt+0x2de8>  // b.pmore
  406d70:	mov	w12, #0x1                   	// #1
  406d74:	lsl	x11, x12, x11
  406d78:	mov	x12, #0x1                   	// #1
  406d7c:	movk	x12, #0x36, lsl #16
  406d80:	movk	x12, #0x4e, lsl #48
  406d84:	tst	x11, x12
  406d88:	b.eq	406dc8 <ferror@plt+0x2de8>  // b.none
  406d8c:	mov	w8, #0x5c                  	// #92
  406d90:	strb	w8, [x22, x9]
  406d94:	ldurb	w8, [x19, #-1]
  406d98:	add	x9, x9, #0x1
  406d9c:	strb	w8, [x22, x9]
  406da0:	add	x8, x9, #0x3
  406da4:	cmp	x8, x23
  406da8:	add	x26, x9, #0x1
  406dac:	b.cc	406d38 <ferror@plt+0x2d58>  // b.lo, b.ul, b.last
  406db0:	lsl	x23, x23, #1
  406db4:	mov	x0, x22
  406db8:	mov	x1, x23
  406dbc:	bl	414c54 <ferror@plt+0x10c74>
  406dc0:	mov	x22, x0
  406dc4:	b	406d38 <ferror@plt+0x2d58>
  406dc8:	cmp	w10, #0x7e
  406dcc:	b.hi	406d8c <ferror@plt+0x2dac>  // b.pmore
  406dd0:	sub	w10, w8, #0x7b
  406dd4:	and	w10, w10, #0xff
  406dd8:	cmp	w10, #0x2
  406ddc:	b.hi	406d9c <ferror@plt+0x2dbc>  // b.pmore
  406de0:	b	406d8c <ferror@plt+0x2dac>
  406de4:	mov	x26, xzr
  406de8:	ldr	x0, [sp, #16]
  406dec:	strb	wzr, [x22, x26]
  406df0:	bl	414cbc <ferror@plt+0x10cdc>
  406df4:	ldrb	w19, [x22]
  406df8:	cmp	w19, #0x2d
  406dfc:	b.ne	406e3c <ferror@plt+0x2e5c>  // b.any
  406e00:	ldrb	w8, [x22, #1]
  406e04:	cmp	w8, #0x49
  406e08:	b.ne	406e3c <ferror@plt+0x2e5c>  // b.any
  406e0c:	mov	x1, x22
  406e10:	ldrb	w9, [x1, #2]!
  406e14:	adrp	x26, 43f000 <ferror@plt+0x3b020>
  406e18:	add	x26, x26, #0xbda
  406e1c:	cbz	w9, 406c98 <ferror@plt+0x2cb8>
  406e20:	ldr	x8, [x24]
  406e24:	and	x9, x9, #0xff
  406e28:	ldrh	w9, [x8, x9, lsl #1]
  406e2c:	tbz	w9, #13, 406c98 <ferror@plt+0x2cb8>
  406e30:	ldrb	w9, [x1, #1]!
  406e34:	cbnz	w9, 406e24 <ferror@plt+0x2e44>
  406e38:	b	406c98 <ferror@plt+0x2cb8>
  406e3c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406e40:	add	x0, x0, #0xf02
  406e44:	mov	x1, x22
  406e48:	bl	403b30 <strcmp@plt>
  406e4c:	ldr	x23, [sp, #32]
  406e50:	adrp	x26, 43f000 <ferror@plt+0x3b020>
  406e54:	add	x26, x26, #0xbda
  406e58:	cbz	w0, 406e70 <ferror@plt+0x2e90>
  406e5c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  406e60:	add	x0, x0, #0xf0d
  406e64:	mov	x1, x22
  406e68:	bl	403b30 <strcmp@plt>
  406e6c:	cbnz	w0, 406f7c <ferror@plt+0x2f9c>
  406e70:	ldur	w8, [x29, #-12]
  406e74:	sxtw	x9, w23
  406e78:	add	x9, x9, #0x1
  406e7c:	cmp	w9, w8
  406e80:	b.ge	406f7c <ferror@plt+0x2f9c>  // b.tcont
  406e84:	ldur	x8, [x29, #-8]
  406e88:	str	x9, [sp, #32]
  406e8c:	ldr	x0, [x8, x9, lsl #3]
  406e90:	bl	407364 <ferror@plt+0x3384>
  406e94:	mov	x19, x0
  406e98:	bl	403510 <strlen@plt>
  406e9c:	add	x0, x0, #0xa
  406ea0:	mov	x26, x0
  406ea4:	bl	414b40 <ferror@plt+0x10b60>
  406ea8:	ldrb	w8, [x19]
  406eac:	mov	x23, x0
  406eb0:	str	x19, [sp, #16]
  406eb4:	cbz	w8, 406fc0 <ferror@plt+0x2fe0>
  406eb8:	mov	x9, xzr
  406ebc:	add	x19, x19, #0x1
  406ec0:	mov	x13, x26
  406ec4:	b	406ed4 <ferror@plt+0x2ef4>
  406ec8:	ldrb	w8, [x19], #1
  406ecc:	mov	x9, x26
  406ed0:	cbz	w8, 406fc4 <ferror@plt+0x2fe4>
  406ed4:	and	w10, w8, #0xff
  406ed8:	cmp	w10, #0x24
  406edc:	b.cc	406f1c <ferror@plt+0x2f3c>  // b.lo, b.ul, b.last
  406ee0:	b.eq	406ef0 <ferror@plt+0x2f10>  // b.none
  406ee4:	and	w10, w8, #0xff
  406ee8:	cmp	w10, #0x28
  406eec:	b.cc	406f1c <ferror@plt+0x2f3c>  // b.lo, b.ul, b.last
  406ef0:	and	w10, w8, #0xff
  406ef4:	sub	w11, w10, #0x2a
  406ef8:	cmp	w11, #0x36
  406efc:	b.hi	406f60 <ferror@plt+0x2f80>  // b.pmore
  406f00:	mov	w12, #0x1                   	// #1
  406f04:	lsl	x11, x12, x11
  406f08:	mov	x12, #0x1                   	// #1
  406f0c:	movk	x12, #0x36, lsl #16
  406f10:	movk	x12, #0x4e, lsl #48
  406f14:	tst	x11, x12
  406f18:	b.eq	406f60 <ferror@plt+0x2f80>  // b.none
  406f1c:	mov	w8, #0x5c                  	// #92
  406f20:	strb	w8, [x23, x9]
  406f24:	ldurb	w8, [x19, #-1]
  406f28:	add	x9, x9, #0x1
  406f2c:	strb	w8, [x23, x9]
  406f30:	add	x8, x9, #0x3
  406f34:	cmp	x8, x13
  406f38:	add	x26, x9, #0x1
  406f3c:	b.cc	406ec8 <ferror@plt+0x2ee8>  // b.lo, b.ul, b.last
  406f40:	lsl	x13, x13, #1
  406f44:	mov	x0, x23
  406f48:	mov	x1, x13
  406f4c:	mov	x23, x13
  406f50:	bl	414c54 <ferror@plt+0x10c74>
  406f54:	mov	x13, x23
  406f58:	mov	x23, x0
  406f5c:	b	406ec8 <ferror@plt+0x2ee8>
  406f60:	cmp	w10, #0x7e
  406f64:	b.hi	406f1c <ferror@plt+0x2f3c>  // b.pmore
  406f68:	sub	w10, w8, #0x7b
  406f6c:	and	w10, w10, #0xff
  406f70:	cmp	w10, #0x2
  406f74:	b.hi	406f2c <ferror@plt+0x2f4c>  // b.pmore
  406f78:	b	406f1c <ferror@plt+0x2f3c>
  406f7c:	cbz	w19, 406fb4 <ferror@plt+0x2fd4>
  406f80:	ldr	x23, [sp, #24]
  406f84:	mov	w8, #0x10                  	// #16
  406f88:	mov	x0, x22
  406f8c:	strb	w8, [x23]
  406f90:	bl	4209b8 <ferror@plt+0x1c9d8>
  406f94:	ldur	x19, [x29, #-32]
  406f98:	str	x0, [x23, #8]
  406f9c:	mov	x1, x23
  406fa0:	ldr	x23, [sp, #32]
  406fa4:	ldr	x8, [x19, #88]
  406fa8:	mov	x0, x8
  406fac:	bl	40db44 <ferror@plt+0x9b64>
  406fb0:	b	406cd0 <ferror@plt+0x2cf0>
  406fb4:	ldr	x0, [sp, #24]
  406fb8:	bl	414cbc <ferror@plt+0x10cdc>
  406fbc:	b	406cd4 <ferror@plt+0x2cf4>
  406fc0:	mov	x26, xzr
  406fc4:	strb	wzr, [x23, x26]
  406fc8:	ldr	x26, [sp, #24]
  406fcc:	adrp	x1, 443000 <ferror@plt+0x3f020>
  406fd0:	mov	w8, #0x8                   	// #8
  406fd4:	mov	x0, x22
  406fd8:	add	x1, x1, #0xfa8
  406fdc:	mov	x2, x23
  406fe0:	mov	x3, xzr
  406fe4:	strb	w8, [x26]
  406fe8:	bl	420c00 <ferror@plt+0x1cc20>
  406fec:	ldur	x19, [x29, #-32]
  406ff0:	str	x0, [x26, #8]
  406ff4:	mov	x1, x26
  406ff8:	ldr	x8, [x19, #88]
  406ffc:	mov	x0, x8
  407000:	bl	40db44 <ferror@plt+0x9b64>
  407004:	str	x0, [x19, #88]
  407008:	mov	x0, x23
  40700c:	bl	414cbc <ferror@plt+0x10cdc>
  407010:	ldr	x0, [sp, #16]
  407014:	bl	414cbc <ferror@plt+0x10cdc>
  407018:	ldr	x23, [sp, #32]
  40701c:	adrp	x26, 43f000 <ferror@plt+0x3b020>
  407020:	add	x26, x26, #0xbda
  407024:	b	406cd4 <ferror@plt+0x2cf4>
  407028:	ldur	x2, [x29, #-40]
  40702c:	mov	x1, x22
  407030:	bl	40742c <ferror@plt+0x344c>
  407034:	mov	x19, x0
  407038:	mov	x24, x20
  40703c:	cbz	x0, 4070fc <ferror@plt+0x311c>
  407040:	ldrb	w8, [x19]
  407044:	cbz	w8, 4070fc <ferror@plt+0x311c>
  407048:	sub	x1, x29, #0xc
  40704c:	sub	x2, x29, #0x8
  407050:	sub	x3, x29, #0x18
  407054:	mov	x0, x19
  407058:	bl	41debc <ferror@plt+0x19edc>
  40705c:	cbz	w0, 4071b0 <ferror@plt+0x31d0>
  407060:	ldur	w1, [x29, #-12]
  407064:	ldur	x2, [x29, #-8]
  407068:	b	407104 <ferror@plt+0x3124>
  40706c:	mov	x2, xzr
  407070:	mov	w1, wzr
  407074:	ldur	x20, [x29, #-32]
  407078:	mov	x0, x20
  40707c:	bl	4075f0 <ferror@plt+0x3610>
  407080:	ldur	x0, [x29, #-8]
  407084:	bl	42251c <ferror@plt+0x1e53c>
  407088:	mov	x0, x19
  40708c:	bl	414cbc <ferror@plt+0x10cdc>
  407090:	ldr	w8, [x20, #132]
  407094:	add	w8, w8, #0x1
  407098:	str	w8, [x20, #132]
  40709c:	b	406af0 <ferror@plt+0x2b10>
  4070a0:	ldur	x20, [x29, #-40]
  4070a4:	mov	x0, x23
  4070a8:	mov	x1, x22
  4070ac:	mov	x2, x20
  4070b0:	bl	40742c <ferror@plt+0x344c>
  4070b4:	mov	x19, x0
  4070b8:	mov	x0, x23
  4070bc:	mov	x1, x19
  4070c0:	mov	x2, x20
  4070c4:	bl	405c28 <ferror@plt+0x1c48>
  4070c8:	str	x0, [x23, #48]
  4070cc:	b	4071f8 <ferror@plt+0x3218>
  4070d0:	ldur	x0, [x29, #-8]
  4070d4:	bl	42251c <ferror@plt+0x1e53c>
  4070d8:	ldr	x0, [sp, #8]
  4070dc:	bl	414cbc <ferror@plt+0x10cdc>
  4070e0:	b	406aec <ferror@plt+0x2b0c>
  4070e4:	ldur	x20, [x29, #-32]
  4070e8:	ldr	x8, [x20, #112]
  4070ec:	cbz	x8, 407148 <ferror@plt+0x3168>
  4070f0:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4070f4:	add	x0, x0, #0xf16
  4070f8:	b	406b24 <ferror@plt+0x2b44>
  4070fc:	mov	x2, xzr
  407100:	mov	w1, wzr
  407104:	ldur	x20, [x29, #-32]
  407108:	mov	x0, x20
  40710c:	bl	4075f0 <ferror@plt+0x3610>
  407110:	mov	x0, x19
  407114:	bl	414cbc <ferror@plt+0x10cdc>
  407118:	ldur	x0, [x29, #-8]
  40711c:	bl	42251c <ferror@plt+0x1e53c>
  407120:	ldr	w8, [x20, #128]
  407124:	add	w8, w8, #0x1
  407128:	str	w8, [x20, #128]
  40712c:	b	406af0 <ferror@plt+0x2b10>
  407130:	ldur	x19, [x29, #-32]
  407134:	ldr	x8, [x19, #32]
  407138:	cbz	x8, 407188 <ferror@plt+0x31a8>
  40713c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  407140:	add	x0, x0, #0xf3c
  407144:	b	406b24 <ferror@plt+0x2b44>
  407148:	mov	x1, x22
  40714c:	ldur	x22, [x29, #-40]
  407150:	mov	x0, x20
  407154:	mov	x2, x22
  407158:	bl	40742c <ferror@plt+0x344c>
  40715c:	mov	x19, x0
  407160:	mov	x0, x20
  407164:	mov	x1, x19
  407168:	mov	x2, x22
  40716c:	bl	405c28 <ferror@plt+0x1c48>
  407170:	str	x0, [x20, #112]
  407174:	b	4071f8 <ferror@plt+0x3218>
  407178:	ldur	x8, [x29, #-24]
  40717c:	cbz	x8, 4071d8 <ferror@plt+0x31f8>
  407180:	ldr	x1, [x8, #8]
  407184:	b	4071e0 <ferror@plt+0x3200>
  407188:	ldur	x2, [x29, #-40]
  40718c:	mov	x0, x19
  407190:	mov	x1, x22
  407194:	bl	40742c <ferror@plt+0x344c>
  407198:	str	x0, [x19, #32]
  40719c:	b	406af0 <ferror@plt+0x2b10>
  4071a0:	ldur	x8, [x29, #-24]
  4071a4:	cbz	x8, 407204 <ferror@plt+0x3224>
  4071a8:	ldr	x1, [x8, #8]
  4071ac:	b	40720c <ferror@plt+0x322c>
  4071b0:	ldur	x8, [x29, #-24]
  4071b4:	cbz	x8, 407234 <ferror@plt+0x3254>
  4071b8:	ldr	x1, [x8, #8]
  4071bc:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4071c0:	add	x0, x0, #0xe6f
  4071c4:	bl	407d94 <ferror@plt+0x3db4>
  4071c8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4071cc:	ldr	w8, [x8, #1472]
  4071d0:	cbz	w8, 4071f8 <ferror@plt+0x3218>
  4071d4:	b	407254 <ferror@plt+0x3274>
  4071d8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4071dc:	add	x1, x1, #0xbb5
  4071e0:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4071e4:	add	x0, x0, #0xdfa
  4071e8:	bl	407d94 <ferror@plt+0x3db4>
  4071ec:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4071f0:	ldr	w8, [x8, #1472]
  4071f4:	cbnz	w8, 407254 <ferror@plt+0x3274>
  4071f8:	mov	x0, x19
  4071fc:	bl	414cbc <ferror@plt+0x10cdc>
  407200:	b	406af0 <ferror@plt+0x2b10>
  407204:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  407208:	add	x1, x1, #0xbb5
  40720c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  407210:	add	x0, x0, #0xec9
  407214:	mov	x24, x20
  407218:	bl	407d94 <ferror@plt+0x3db4>
  40721c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  407220:	ldr	w8, [x8, #1472]
  407224:	cbnz	w8, 407254 <ferror@plt+0x3274>
  407228:	ldr	x0, [sp, #8]
  40722c:	bl	414cbc <ferror@plt+0x10cdc>
  407230:	b	406af0 <ferror@plt+0x2b10>
  407234:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  407238:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40723c:	add	x1, x1, #0xbb5
  407240:	add	x0, x0, #0xe6f
  407244:	bl	407d94 <ferror@plt+0x3db4>
  407248:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40724c:	ldr	w8, [x8, #1472]
  407250:	cbz	w8, 4071f8 <ferror@plt+0x3218>
  407254:	mov	w0, #0x1                   	// #1
  407258:	bl	403540 <exit@plt>
  40725c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  407260:	add	x0, x0, #0xb6a
  407264:	mov	x1, x24
  407268:	bl	407d94 <ferror@plt+0x3db4>
  40726c:	mov	w1, #0x1                   	// #1
  407270:	mov	x0, x25
  407274:	bl	423334 <ferror@plt+0x1f354>
  407278:	mov	x0, x21
  40727c:	bl	403790 <fclose@plt>
  407280:	ldur	x19, [x29, #-32]
  407284:	ldr	x0, [x19, #88]
  407288:	bl	40e1c4 <ferror@plt+0xa1e4>
  40728c:	ldr	x8, [x19, #80]
  407290:	str	x0, [x19, #88]
  407294:	mov	x0, x8
  407298:	bl	40e1c4 <ferror@plt+0xa1e4>
  40729c:	str	x0, [x19, #80]
  4072a0:	mov	x0, x19
  4072a4:	ldp	x20, x19, [sp, #176]
  4072a8:	ldp	x22, x21, [sp, #160]
  4072ac:	ldp	x24, x23, [sp, #144]
  4072b0:	ldp	x26, x25, [sp, #128]
  4072b4:	ldp	x28, x27, [sp, #112]
  4072b8:	ldp	x29, x30, [sp, #96]
  4072bc:	add	sp, sp, #0xc0
  4072c0:	ret
  4072c4:	stp	x29, x30, [sp, #-48]!
  4072c8:	mov	x29, sp
  4072cc:	str	x21, [sp, #16]
  4072d0:	stp	x20, x19, [sp, #32]
  4072d4:	mov	x20, x1
  4072d8:	str	xzr, [x29, #24]
  4072dc:	bl	4056d8 <ferror@plt+0x16f8>
  4072e0:	mov	x19, x0
  4072e4:	cbz	x0, 407350 <ferror@plt+0x3370>
  4072e8:	ldrb	w8, [x19]
  4072ec:	cmp	w8, #0x27
  4072f0:	b.eq	4072fc <ferror@plt+0x331c>  // b.none
  4072f4:	cmp	w8, #0x22
  4072f8:	b.ne	407350 <ferror@plt+0x3370>  // b.any
  4072fc:	add	x1, x29, #0x18
  407300:	mov	x0, x19
  407304:	bl	41d908 <ferror@plt+0x19928>
  407308:	cbz	x0, 407320 <ferror@plt+0x3340>
  40730c:	mov	x21, x0
  407310:	mov	x0, x19
  407314:	bl	414cbc <ferror@plt+0x10cdc>
  407318:	mov	x19, x21
  40731c:	b	407350 <ferror@plt+0x3370>
  407320:	ldr	x8, [x29, #24]
  407324:	cbz	x8, 407330 <ferror@plt+0x3350>
  407328:	ldr	x2, [x8, #8]
  40732c:	b	407338 <ferror@plt+0x3358>
  407330:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  407334:	add	x2, x2, #0xbb5
  407338:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40733c:	add	x0, x0, #0xb91
  407340:	mov	x1, x20
  407344:	bl	407cb0 <ferror@plt+0x3cd0>
  407348:	add	x0, x29, #0x18
  40734c:	bl	409c84 <ferror@plt+0x5ca4>
  407350:	mov	x0, x19
  407354:	ldp	x20, x19, [sp, #32]
  407358:	ldr	x21, [sp, #16]
  40735c:	ldp	x29, x30, [sp], #48
  407360:	ret
  407364:	stp	x29, x30, [sp, #-64]!
  407368:	str	x23, [sp, #16]
  40736c:	stp	x22, x21, [sp, #32]
  407370:	stp	x20, x19, [sp, #48]
  407374:	mov	x29, sp
  407378:	cbz	x0, 407400 <ferror@plt+0x3420>
  40737c:	ldrb	w20, [x0]
  407380:	mov	x19, x0
  407384:	cbz	w20, 4073a4 <ferror@plt+0x33c4>
  407388:	bl	403b60 <__ctype_b_loc@plt>
  40738c:	ldr	x8, [x0]
  407390:	and	x9, x20, #0xff
  407394:	ldrh	w9, [x8, x9, lsl #1]
  407398:	tbz	w9, #13, 4073a4 <ferror@plt+0x33c4>
  40739c:	ldrb	w20, [x19, #1]!
  4073a0:	cbnz	w20, 407390 <ferror@plt+0x33b0>
  4073a4:	mov	x0, x19
  4073a8:	bl	403510 <strlen@plt>
  4073ac:	lsl	x8, x0, #32
  4073b0:	sxtw	x21, w0
  4073b4:	mov	x20, #0xffffffff00000000    	// #-4294967296
  4073b8:	subs	x23, x21, #0x1
  4073bc:	mov	x22, x8
  4073c0:	b.lt	4073e4 <ferror@plt+0x3404>  // b.tstop
  4073c4:	bl	403b60 <__ctype_b_loc@plt>
  4073c8:	add	x9, x19, x21
  4073cc:	ldr	x8, [x0]
  4073d0:	ldurb	w9, [x9, #-1]
  4073d4:	mov	x21, x23
  4073d8:	ldrh	w9, [x8, x9, lsl #1]
  4073dc:	add	x8, x22, x20
  4073e0:	tbnz	w9, #13, 4073b8 <ferror@plt+0x33d8>
  4073e4:	asr	x1, x22, #32
  4073e8:	mov	x0, x19
  4073ec:	ldp	x20, x19, [sp, #48]
  4073f0:	ldp	x22, x21, [sp, #32]
  4073f4:	ldr	x23, [sp, #16]
  4073f8:	ldp	x29, x30, [sp], #64
  4073fc:	b	420a5c <ferror@plt+0x1ca7c>
  407400:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  407404:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  407408:	add	x1, x1, #0xce6
  40740c:	add	x2, x2, #0xd06
  407410:	bl	415dcc <ferror@plt+0x11dec>
  407414:	ldp	x20, x19, [sp, #48]
  407418:	ldp	x22, x21, [sp, #32]
  40741c:	ldr	x23, [sp, #16]
  407420:	mov	x0, xzr
  407424:	ldp	x29, x30, [sp], #64
  407428:	ret
  40742c:	stp	x29, x30, [sp, #-96]!
  407430:	stp	x20, x19, [sp, #80]
  407434:	mov	x20, x0
  407438:	mov	x0, x1
  40743c:	stp	x28, x27, [sp, #16]
  407440:	stp	x26, x25, [sp, #32]
  407444:	stp	x24, x23, [sp, #48]
  407448:	stp	x22, x21, [sp, #64]
  40744c:	mov	x29, sp
  407450:	mov	x19, x2
  407454:	bl	407364 <ferror@plt+0x3384>
  407458:	mov	x21, x0
  40745c:	adrp	x0, 480000 <ferror@plt+0x7c020>
  407460:	add	x0, x0, #0x5ef
  407464:	bl	4230f0 <ferror@plt+0x1f110>
  407468:	adrp	x23, 43f000 <ferror@plt+0x3b020>
  40746c:	mov	x22, x0
  407470:	add	x23, x23, #0xf5c
  407474:	adrp	x26, 491000 <ferror@plt+0x8d020>
  407478:	mov	w27, #0x24                  	// #36
  40747c:	mov	x28, x21
  407480:	b	40749c <ferror@plt+0x34bc>
  407484:	ldr	x10, [x22]
  407488:	str	x9, [x22, #8]
  40748c:	add	x28, x28, #0x1
  407490:	strb	w2, [x10, x8]
  407494:	ldp	x8, x9, [x22]
  407498:	strb	wzr, [x8, x9]
  40749c:	ldrb	w2, [x28]
  4074a0:	cmp	w2, #0x24
  4074a4:	b.eq	4074b0 <ferror@plt+0x34d0>  // b.none
  4074a8:	cbnz	w2, 4074f0 <ferror@plt+0x3510>
  4074ac:	b	4075b0 <ferror@plt+0x35d0>
  4074b0:	ldrb	w8, [x28, #1]
  4074b4:	cmp	w8, #0x7b
  4074b8:	b.eq	407514 <ferror@plt+0x3534>  // b.none
  4074bc:	cmp	w8, #0x24
  4074c0:	b.ne	4074f0 <ferror@plt+0x3510>  // b.any
  4074c4:	ldp	x8, x10, [x22, #8]
  4074c8:	add	x9, x8, #0x1
  4074cc:	cmp	x9, x10
  4074d0:	b.cs	407598 <ferror@plt+0x35b8>  // b.hs, b.nlast
  4074d4:	ldr	x10, [x22]
  4074d8:	str	x9, [x22, #8]
  4074dc:	add	x28, x28, #0x2
  4074e0:	strb	w27, [x10, x8]
  4074e4:	ldp	x8, x9, [x22]
  4074e8:	strb	wzr, [x8, x9]
  4074ec:	b	40749c <ferror@plt+0x34bc>
  4074f0:	ldp	x8, x10, [x22, #8]
  4074f4:	add	x9, x8, #0x1
  4074f8:	cmp	x9, x10
  4074fc:	b.cc	407484 <ferror@plt+0x34a4>  // b.lo, b.ul, b.last
  407500:	mov	x1, #0xffffffffffffffff    	// #-1
  407504:	mov	x0, x22
  407508:	bl	423d18 <ferror@plt+0x1fd38>
  40750c:	add	x28, x28, #0x1
  407510:	b	40749c <ferror@plt+0x34bc>
  407514:	add	x0, x28, #0x2
  407518:	add	x28, x28, #0x1
  40751c:	mov	w8, #0x24                  	// #36
  407520:	ands	w8, w8, #0xff
  407524:	b.eq	40753c <ferror@plt+0x355c>  // b.none
  407528:	cmp	w8, #0x7d
  40752c:	b.eq	40753c <ferror@plt+0x355c>  // b.none
  407530:	ldrb	w8, [x28], #1
  407534:	ands	w8, w8, #0xff
  407538:	b.ne	407528 <ferror@plt+0x3548>  // b.any
  40753c:	mvn	x8, x0
  407540:	add	x1, x8, x28
  407544:	bl	420a5c <ferror@plt+0x1ca7c>
  407548:	mov	x25, x0
  40754c:	mov	x0, x20
  407550:	mov	x1, x25
  407554:	bl	4056d8 <ferror@plt+0x16f8>
  407558:	mov	x24, x0
  40755c:	cbnz	x0, 407578 <ferror@plt+0x3598>
  407560:	mov	x0, x23
  407564:	mov	x1, x25
  407568:	mov	x2, x19
  40756c:	bl	407d94 <ferror@plt+0x3db4>
  407570:	ldr	w8, [x26, #1472]
  407574:	cbnz	w8, 4075e8 <ferror@plt+0x3608>
  407578:	mov	x0, x25
  40757c:	bl	414cbc <ferror@plt+0x10cdc>
  407580:	mov	x0, x22
  407584:	mov	x1, x24
  407588:	bl	423584 <ferror@plt+0x1f5a4>
  40758c:	mov	x0, x24
  407590:	bl	414cbc <ferror@plt+0x10cdc>
  407594:	b	40749c <ferror@plt+0x34bc>
  407598:	mov	x1, #0xffffffffffffffff    	// #-1
  40759c:	mov	w2, #0x24                  	// #36
  4075a0:	mov	x0, x22
  4075a4:	bl	423d18 <ferror@plt+0x1fd38>
  4075a8:	add	x28, x28, #0x2
  4075ac:	b	40749c <ferror@plt+0x34bc>
  4075b0:	mov	x0, x21
  4075b4:	bl	414cbc <ferror@plt+0x10cdc>
  4075b8:	ldr	x19, [x22]
  4075bc:	mov	x0, x22
  4075c0:	mov	w1, wzr
  4075c4:	bl	423334 <ferror@plt+0x1f354>
  4075c8:	mov	x0, x19
  4075cc:	ldp	x20, x19, [sp, #80]
  4075d0:	ldp	x22, x21, [sp, #64]
  4075d4:	ldp	x24, x23, [sp, #48]
  4075d8:	ldp	x26, x25, [sp, #32]
  4075dc:	ldp	x28, x27, [sp, #16]
  4075e0:	ldp	x29, x30, [sp], #96
  4075e4:	ret
  4075e8:	mov	w0, #0x1                   	// #1
  4075ec:	bl	403540 <exit@plt>
  4075f0:	sub	sp, sp, #0x80
  4075f4:	stp	x29, x30, [sp, #32]
  4075f8:	add	x29, sp, #0x20
  4075fc:	cmp	w1, #0x1
  407600:	stp	x28, x27, [sp, #48]
  407604:	stp	x26, x25, [sp, #64]
  407608:	stp	x24, x23, [sp, #80]
  40760c:	stp	x22, x21, [sp, #96]
  407610:	stp	x20, x19, [sp, #112]
  407614:	stur	w1, [x29, #-4]
  407618:	str	x0, [sp, #16]
  40761c:	b.lt	4079d8 <ferror@plt+0x39f8>  // b.tstop
  407620:	mov	x19, x2
  407624:	mov	w27, wzr
  407628:	mov	w28, #0x1                   	// #1
  40762c:	mov	w26, #0x5c                  	// #92
  407630:	str	x2, [sp, #8]
  407634:	b	40767c <ferror@plt+0x369c>
  407638:	cbz	w21, 40790c <ferror@plt+0x392c>
  40763c:	mov	w8, #0x4                   	// #4
  407640:	mov	x0, x24
  407644:	strb	w8, [x25]
  407648:	bl	4209b8 <ferror@plt+0x1c9d8>
  40764c:	ldr	x20, [sp, #16]
  407650:	str	x0, [x25, #8]
  407654:	mov	x1, x25
  407658:	ldr	x0, [x20, #80]
  40765c:	bl	40db44 <ferror@plt+0x9b64>
  407660:	str	x0, [x20, #80]
  407664:	mov	x0, x24
  407668:	bl	414cbc <ferror@plt+0x10cdc>
  40766c:	ldur	w8, [x29, #-4]
  407670:	add	w27, w27, #0x1
  407674:	cmp	w27, w8
  407678:	b.ge	4079d8 <ferror@plt+0x39f8>  // b.tcont
  40767c:	mov	w0, #0x10                  	// #16
  407680:	bl	414b40 <ferror@plt+0x10b60>
  407684:	ldr	x8, [x19, w27, sxtw #3]
  407688:	mov	x25, x0
  40768c:	mov	x0, x8
  407690:	bl	407364 <ferror@plt+0x3384>
  407694:	mov	x22, x0
  407698:	bl	403510 <strlen@plt>
  40769c:	add	x23, x0, #0xa
  4076a0:	mov	x0, x23
  4076a4:	bl	414b40 <ferror@plt+0x10b60>
  4076a8:	ldrb	w8, [x22]
  4076ac:	mov	x24, x0
  4076b0:	cbz	w8, 407764 <ferror@plt+0x3784>
  4076b4:	mov	x9, xzr
  4076b8:	add	x20, x22, #0x1
  4076bc:	b	4076cc <ferror@plt+0x36ec>
  4076c0:	ldrb	w8, [x20], #1
  4076c4:	mov	x9, x21
  4076c8:	cbz	w8, 407768 <ferror@plt+0x3788>
  4076cc:	and	w10, w8, #0xff
  4076d0:	cmp	w10, #0x24
  4076d4:	b.cc	407710 <ferror@plt+0x3730>  // b.lo, b.ul, b.last
  4076d8:	b.eq	4076e8 <ferror@plt+0x3708>  // b.none
  4076dc:	and	w10, w8, #0xff
  4076e0:	cmp	w10, #0x28
  4076e4:	b.cc	407710 <ferror@plt+0x3730>  // b.lo, b.ul, b.last
  4076e8:	and	w10, w8, #0xff
  4076ec:	sub	w11, w10, #0x2a
  4076f0:	cmp	w11, #0x36
  4076f4:	b.hi	407748 <ferror@plt+0x3768>  // b.pmore
  4076f8:	mov	x12, #0x1                   	// #1
  4076fc:	movk	x12, #0x36, lsl #16
  407700:	lsl	x11, x28, x11
  407704:	movk	x12, #0x4e, lsl #48
  407708:	tst	x11, x12
  40770c:	b.eq	407748 <ferror@plt+0x3768>  // b.none
  407710:	strb	w26, [x24, x9]
  407714:	ldurb	w8, [x20, #-1]
  407718:	add	x9, x9, #0x1
  40771c:	strb	w8, [x24, x9]
  407720:	add	x8, x9, #0x3
  407724:	cmp	x8, x23
  407728:	add	x21, x9, #0x1
  40772c:	b.cc	4076c0 <ferror@plt+0x36e0>  // b.lo, b.ul, b.last
  407730:	lsl	x23, x23, #1
  407734:	mov	x0, x24
  407738:	mov	x1, x23
  40773c:	bl	414c54 <ferror@plt+0x10c74>
  407740:	mov	x24, x0
  407744:	b	4076c0 <ferror@plt+0x36e0>
  407748:	cmp	w10, #0x7e
  40774c:	b.hi	407710 <ferror@plt+0x3730>  // b.pmore
  407750:	sub	w10, w8, #0x7b
  407754:	and	w10, w10, #0xff
  407758:	cmp	w10, #0x2
  40775c:	b.hi	40771c <ferror@plt+0x373c>  // b.pmore
  407760:	b	407710 <ferror@plt+0x3730>
  407764:	mov	x21, xzr
  407768:	mov	x0, x22
  40776c:	strb	wzr, [x24, x21]
  407770:	bl	414cbc <ferror@plt+0x10cdc>
  407774:	ldrb	w21, [x24]
  407778:	cmp	w21, #0x2d
  40777c:	b.ne	4077f8 <ferror@plt+0x3818>  // b.any
  407780:	ldrb	w8, [x24, #1]
  407784:	cmp	w8, #0x4c
  407788:	b.eq	407918 <ferror@plt+0x3938>  // b.none
  40778c:	cmp	w8, #0x6c
  407790:	b.ne	4077f8 <ferror@plt+0x3818>  // b.any
  407794:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  407798:	mov	w2, #0x5                   	// #5
  40779c:	mov	x0, x24
  4077a0:	add	x1, x1, #0xe39
  4077a4:	bl	403880 <strncmp@plt>
  4077a8:	cbz	w0, 4077f8 <ferror@plt+0x3818>
  4077ac:	mov	x22, x24
  4077b0:	ldrb	w19, [x22, #2]!
  4077b4:	cbz	w19, 4077d4 <ferror@plt+0x37f4>
  4077b8:	bl	403b60 <__ctype_b_loc@plt>
  4077bc:	ldr	x8, [x0]
  4077c0:	and	x9, x19, #0xff
  4077c4:	ldrh	w9, [x8, x9, lsl #1]
  4077c8:	tbz	w9, #13, 4077d4 <ferror@plt+0x37f4>
  4077cc:	ldrb	w19, [x22, #1]!
  4077d0:	cbnz	w19, 4077c0 <ferror@plt+0x37e0>
  4077d4:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4077d8:	adrp	x2, 480000 <ferror@plt+0x7c020>
  4077dc:	add	x0, x0, #0x981
  4077e0:	mov	x1, x22
  4077e4:	add	x2, x2, #0x5ef
  4077e8:	mov	x3, xzr
  4077ec:	strb	w28, [x25]
  4077f0:	bl	420c00 <ferror@plt+0x1cc20>
  4077f4:	b	40795c <ferror@plt+0x397c>
  4077f8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4077fc:	add	x0, x0, #0xe43
  407800:	mov	x1, x24
  407804:	bl	403b30 <strcmp@plt>
  407808:	cbz	w0, 407820 <ferror@plt+0x3840>
  40780c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  407810:	add	x0, x0, #0xe3f
  407814:	mov	x1, x24
  407818:	bl	403b30 <strcmp@plt>
  40781c:	cbnz	w0, 407638 <ferror@plt+0x3658>
  407820:	sxtw	x8, w27
  407824:	add	x20, x8, #0x1
  407828:	ldur	w8, [x29, #-4]
  40782c:	cmp	w20, w8
  407830:	b.ge	407638 <ferror@plt+0x3658>  // b.tcont
  407834:	ldr	x0, [x19, x20, lsl #3]
  407838:	bl	407364 <ferror@plt+0x3384>
  40783c:	mov	x22, x0
  407840:	bl	403510 <strlen@plt>
  407844:	add	x27, x0, #0xa
  407848:	mov	x0, x27
  40784c:	bl	414b40 <ferror@plt+0x10b60>
  407850:	ldrb	w8, [x22]
  407854:	mov	x23, x0
  407858:	cbz	w8, 40797c <ferror@plt+0x399c>
  40785c:	mov	x9, xzr
  407860:	add	x21, x22, #0x1
  407864:	b	407874 <ferror@plt+0x3894>
  407868:	ldrb	w8, [x21], #1
  40786c:	mov	x9, x19
  407870:	cbz	w8, 407980 <ferror@plt+0x39a0>
  407874:	and	w10, w8, #0xff
  407878:	cmp	w10, #0x24
  40787c:	b.cc	4078b8 <ferror@plt+0x38d8>  // b.lo, b.ul, b.last
  407880:	b.eq	407890 <ferror@plt+0x38b0>  // b.none
  407884:	and	w10, w8, #0xff
  407888:	cmp	w10, #0x28
  40788c:	b.cc	4078b8 <ferror@plt+0x38d8>  // b.lo, b.ul, b.last
  407890:	and	w10, w8, #0xff
  407894:	sub	w11, w10, #0x2a
  407898:	cmp	w11, #0x36
  40789c:	b.hi	4078f0 <ferror@plt+0x3910>  // b.pmore
  4078a0:	mov	x12, #0x1                   	// #1
  4078a4:	movk	x12, #0x36, lsl #16
  4078a8:	lsl	x11, x28, x11
  4078ac:	movk	x12, #0x4e, lsl #48
  4078b0:	tst	x11, x12
  4078b4:	b.eq	4078f0 <ferror@plt+0x3910>  // b.none
  4078b8:	strb	w26, [x23, x9]
  4078bc:	ldurb	w8, [x21, #-1]
  4078c0:	add	x9, x9, #0x1
  4078c4:	strb	w8, [x23, x9]
  4078c8:	add	x8, x9, #0x3
  4078cc:	cmp	x8, x27
  4078d0:	add	x19, x9, #0x1
  4078d4:	b.cc	407868 <ferror@plt+0x3888>  // b.lo, b.ul, b.last
  4078d8:	lsl	x27, x27, #1
  4078dc:	mov	x0, x23
  4078e0:	mov	x1, x27
  4078e4:	bl	414c54 <ferror@plt+0x10c74>
  4078e8:	mov	x23, x0
  4078ec:	b	407868 <ferror@plt+0x3888>
  4078f0:	cmp	w10, #0x7e
  4078f4:	b.hi	4078b8 <ferror@plt+0x38d8>  // b.pmore
  4078f8:	sub	w10, w8, #0x7b
  4078fc:	and	w10, w10, #0xff
  407900:	cmp	w10, #0x2
  407904:	b.hi	4078c4 <ferror@plt+0x38e4>  // b.pmore
  407908:	b	4078b8 <ferror@plt+0x38d8>
  40790c:	mov	x0, x25
  407910:	bl	414cbc <ferror@plt+0x10cdc>
  407914:	b	407664 <ferror@plt+0x3684>
  407918:	mov	x22, x24
  40791c:	ldrb	w19, [x22, #2]!
  407920:	cbz	w19, 407940 <ferror@plt+0x3960>
  407924:	bl	403b60 <__ctype_b_loc@plt>
  407928:	ldr	x8, [x0]
  40792c:	and	x9, x19, #0xff
  407930:	ldrh	w9, [x8, x9, lsl #1]
  407934:	tbz	w9, #13, 407940 <ferror@plt+0x3960>
  407938:	ldrb	w19, [x22, #1]!
  40793c:	cbnz	w19, 40792c <ferror@plt+0x394c>
  407940:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407944:	mov	w8, #0x2                   	// #2
  407948:	add	x0, x0, #0x9a1
  40794c:	mov	x1, x22
  407950:	mov	x2, xzr
  407954:	strb	w8, [x25]
  407958:	bl	420c00 <ferror@plt+0x1cc20>
  40795c:	ldr	x19, [sp, #16]
  407960:	str	x0, [x25, #8]
  407964:	mov	x1, x25
  407968:	ldr	x0, [x19, #80]
  40796c:	bl	40db44 <ferror@plt+0x9b64>
  407970:	str	x0, [x19, #80]
  407974:	ldr	x19, [sp, #8]
  407978:	b	407664 <ferror@plt+0x3684>
  40797c:	mov	x19, xzr
  407980:	adrp	x1, 443000 <ferror@plt+0x3f020>
  407984:	mov	w8, #0x4                   	// #4
  407988:	mov	x0, x24
  40798c:	add	x1, x1, #0xfa8
  407990:	mov	x2, x23
  407994:	mov	x3, xzr
  407998:	strb	wzr, [x23, x19]
  40799c:	strb	w8, [x25]
  4079a0:	bl	420c00 <ferror@plt+0x1cc20>
  4079a4:	ldr	x19, [sp, #16]
  4079a8:	str	x0, [x25, #8]
  4079ac:	mov	x1, x25
  4079b0:	ldr	x0, [x19, #80]
  4079b4:	bl	40db44 <ferror@plt+0x9b64>
  4079b8:	str	x0, [x19, #80]
  4079bc:	mov	x0, x23
  4079c0:	bl	414cbc <ferror@plt+0x10cdc>
  4079c4:	mov	x0, x22
  4079c8:	bl	414cbc <ferror@plt+0x10cdc>
  4079cc:	ldr	x19, [sp, #8]
  4079d0:	mov	w27, w20
  4079d4:	b	407664 <ferror@plt+0x3684>
  4079d8:	ldp	x20, x19, [sp, #112]
  4079dc:	ldp	x22, x21, [sp, #96]
  4079e0:	ldp	x24, x23, [sp, #80]
  4079e4:	ldp	x26, x25, [sp, #64]
  4079e8:	ldp	x28, x27, [sp, #48]
  4079ec:	ldp	x29, x30, [sp, #32]
  4079f0:	add	sp, sp, #0x80
  4079f4:	ret
  4079f8:	stp	x29, x30, [sp, #-80]!
  4079fc:	str	x25, [sp, #16]
  407a00:	stp	x24, x23, [sp, #32]
  407a04:	stp	x22, x21, [sp, #48]
  407a08:	stp	x20, x19, [sp, #64]
  407a0c:	mov	x29, sp
  407a10:	mov	x21, x1
  407a14:	mov	x22, x0
  407a18:	bl	403b30 <strcmp@plt>
  407a1c:	cbz	w0, 407c74 <ferror@plt+0x3c94>
  407a20:	mov	x0, x22
  407a24:	bl	403510 <strlen@plt>
  407a28:	add	x9, x0, #0x10
  407a2c:	mov	x8, sp
  407a30:	and	x9, x9, #0xfffffffffffffff0
  407a34:	sub	x20, x8, x9
  407a38:	mov	sp, x20
  407a3c:	mov	x0, x21
  407a40:	bl	403510 <strlen@plt>
  407a44:	add	x9, x0, #0x10
  407a48:	mov	x8, sp
  407a4c:	and	x9, x9, #0xfffffffffffffff0
  407a50:	sub	x19, x8, x9
  407a54:	mov	sp, x19
  407a58:	mov	x0, x20
  407a5c:	mov	x1, x22
  407a60:	bl	403d30 <strcpy@plt>
  407a64:	mov	x0, x19
  407a68:	mov	x1, x21
  407a6c:	bl	403d30 <strcpy@plt>
  407a70:	ldrb	w23, [x20]
  407a74:	cbz	w23, 407c60 <ferror@plt+0x3c80>
  407a78:	ldrb	w24, [x19]
  407a7c:	tst	w24, #0xff
  407a80:	b.eq	407c58 <ferror@plt+0x3c78>  // b.none
  407a84:	bl	403b60 <__ctype_b_loc@plt>
  407a88:	ldr	x8, [x0]
  407a8c:	and	x9, x23, #0xff
  407a90:	ldrh	w9, [x8, x9, lsl #1]
  407a94:	tbnz	w9, #3, 407aa8 <ferror@plt+0x3ac8>
  407a98:	ldrb	w23, [x20, #1]!
  407a9c:	cbnz	w23, 407a8c <ferror@plt+0x3aac>
  407aa0:	mov	w25, #0x1                   	// #1
  407aa4:	b	407aac <ferror@plt+0x3acc>
  407aa8:	mov	w25, wzr
  407aac:	mov	x21, x20
  407ab0:	bl	403b60 <__ctype_b_loc@plt>
  407ab4:	ldr	x8, [x0]
  407ab8:	sub	x22, x19, #0x1
  407abc:	and	x9, x24, #0xff
  407ac0:	ldrh	w9, [x8, x9, lsl #1]
  407ac4:	tbnz	w9, #3, 407ad8 <ferror@plt+0x3af8>
  407ac8:	ldrb	w24, [x19, #1]!
  407acc:	add	x22, x22, #0x1
  407ad0:	cbnz	w24, 407abc <ferror@plt+0x3adc>
  407ad4:	b	407c50 <ferror@plt+0x3c70>
  407ad8:	tbnz	w25, #0, 407c50 <ferror@plt+0x3c70>
  407adc:	bl	403b60 <__ctype_b_loc@plt>
  407ae0:	ldr	x8, [x0]
  407ae4:	and	x9, x23, #0xff
  407ae8:	ldrh	w9, [x8, x9, lsl #1]
  407aec:	tbnz	w9, #11, 407b38 <ferror@plt+0x3b58>
  407af0:	tst	w23, #0xff
  407af4:	mov	x20, x21
  407af8:	b.eq	407b80 <ferror@plt+0x3ba0>  // b.none
  407afc:	and	x9, x23, #0xff
  407b00:	ldrh	w9, [x8, x9, lsl #1]
  407b04:	tbz	w9, #10, 407b10 <ferror@plt+0x3b30>
  407b08:	ldrb	w23, [x20, #1]!
  407b0c:	cbnz	w23, 407afc <ferror@plt+0x3b1c>
  407b10:	ldrb	w9, [x19]
  407b14:	cbz	w9, 407b90 <ferror@plt+0x3bb0>
  407b18:	mov	x25, x19
  407b1c:	and	x9, x9, #0xff
  407b20:	ldrh	w9, [x8, x9, lsl #1]
  407b24:	tbz	w9, #10, 407b30 <ferror@plt+0x3b50>
  407b28:	ldrb	w9, [x25, #1]!
  407b2c:	cbnz	w9, 407b1c <ferror@plt+0x3b3c>
  407b30:	mov	w8, wzr
  407b34:	b	407bb0 <ferror@plt+0x3bd0>
  407b38:	tst	w23, #0xff
  407b3c:	mov	x20, x21
  407b40:	b.eq	407b98 <ferror@plt+0x3bb8>  // b.none
  407b44:	and	x9, x23, #0xff
  407b48:	ldrh	w9, [x8, x9, lsl #1]
  407b4c:	tbz	w9, #11, 407b58 <ferror@plt+0x3b78>
  407b50:	ldrb	w23, [x20, #1]!
  407b54:	cbnz	w23, 407b44 <ferror@plt+0x3b64>
  407b58:	ldrb	w9, [x19]
  407b5c:	cbz	w9, 407ba8 <ferror@plt+0x3bc8>
  407b60:	mov	x25, x19
  407b64:	and	x9, x9, #0xff
  407b68:	ldrh	w9, [x8, x9, lsl #1]
  407b6c:	tbz	w9, #11, 407b78 <ferror@plt+0x3b98>
  407b70:	ldrb	w9, [x25, #1]!
  407b74:	cbnz	w9, 407b64 <ferror@plt+0x3b84>
  407b78:	mov	w8, #0x1                   	// #1
  407b7c:	b	407bb0 <ferror@plt+0x3bd0>
  407b80:	mov	w23, wzr
  407b84:	mov	x20, x21
  407b88:	ldrb	w9, [x19]
  407b8c:	cbnz	w9, 407b18 <ferror@plt+0x3b38>
  407b90:	mov	w8, wzr
  407b94:	b	407bac <ferror@plt+0x3bcc>
  407b98:	mov	w23, wzr
  407b9c:	mov	x20, x21
  407ba0:	ldrb	w9, [x19]
  407ba4:	cbnz	w9, 407b60 <ferror@plt+0x3b80>
  407ba8:	mov	w8, #0x1                   	// #1
  407bac:	mov	x25, x19
  407bb0:	ldrb	w24, [x25]
  407bb4:	cmp	x21, x20
  407bb8:	strb	wzr, [x20]
  407bbc:	strb	wzr, [x25]
  407bc0:	b.eq	407c68 <ferror@plt+0x3c88>  // b.none
  407bc4:	cmp	x25, x19
  407bc8:	b.eq	407c90 <ferror@plt+0x3cb0>  // b.none
  407bcc:	cbz	w8, 407c24 <ferror@plt+0x3c44>
  407bd0:	sub	x21, x21, #0x1
  407bd4:	ldrb	w8, [x21, #1]!
  407bd8:	cmp	w8, #0x30
  407bdc:	b.eq	407bd4 <ferror@plt+0x3bf4>  // b.none
  407be0:	ldrb	w8, [x22, #1]!
  407be4:	cmp	w8, #0x30
  407be8:	b.eq	407be0 <ferror@plt+0x3c00>  // b.none
  407bec:	mov	x0, x21
  407bf0:	bl	403510 <strlen@plt>
  407bf4:	mov	x19, x0
  407bf8:	mov	x0, x22
  407bfc:	bl	403510 <strlen@plt>
  407c00:	cmp	x19, x0
  407c04:	b.hi	407c58 <ferror@plt+0x3c78>  // b.pmore
  407c08:	cmp	x0, x19
  407c0c:	b.hi	407c68 <ferror@plt+0x3c88>  // b.pmore
  407c10:	mov	x0, x21
  407c14:	mov	x1, x22
  407c18:	bl	403b30 <strcmp@plt>
  407c1c:	cbz	w0, 407c38 <ferror@plt+0x3c58>
  407c20:	b	407ca0 <ferror@plt+0x3cc0>
  407c24:	mov	x22, x19
  407c28:	mov	x0, x21
  407c2c:	mov	x1, x22
  407c30:	bl	403b30 <strcmp@plt>
  407c34:	cbnz	w0, 407ca0 <ferror@plt+0x3cc0>
  407c38:	strb	w23, [x20]
  407c3c:	and	w23, w23, #0xff
  407c40:	mov	x19, x25
  407c44:	strb	w24, [x25]
  407c48:	cbnz	w23, 407a7c <ferror@plt+0x3a9c>
  407c4c:	b	407c64 <ferror@plt+0x3c84>
  407c50:	tst	w23, #0xff
  407c54:	b.eq	407c60 <ferror@plt+0x3c80>  // b.none
  407c58:	mov	w0, #0x1                   	// #1
  407c5c:	b	407c74 <ferror@plt+0x3c94>
  407c60:	ldrb	w24, [x19]
  407c64:	cbz	w24, 407c70 <ferror@plt+0x3c90>
  407c68:	mov	w0, #0xffffffff            	// #-1
  407c6c:	b	407c74 <ferror@plt+0x3c94>
  407c70:	mov	w0, wzr
  407c74:	mov	sp, x29
  407c78:	ldp	x20, x19, [sp, #64]
  407c7c:	ldp	x22, x21, [sp, #48]
  407c80:	ldp	x24, x23, [sp, #32]
  407c84:	ldr	x25, [sp, #16]
  407c88:	ldp	x29, x30, [sp], #80
  407c8c:	ret
  407c90:	cmp	w8, #0x0
  407c94:	mov	w8, #0x1                   	// #1
  407c98:	cneg	w0, w8, eq  // eq = none
  407c9c:	b	407c74 <ferror@plt+0x3c94>
  407ca0:	cmp	w0, #0x1
  407ca4:	mov	w8, #0xffffffff            	// #-1
  407ca8:	cneg	w0, w8, ge  // ge = tcont
  407cac:	b	407c74 <ferror@plt+0x3c94>
  407cb0:	sub	sp, sp, #0x130
  407cb4:	stp	x29, x30, [sp, #256]
  407cb8:	add	x29, sp, #0x100
  407cbc:	str	x28, [sp, #272]
  407cc0:	stp	x20, x19, [sp, #288]
  407cc4:	stp	x1, x2, [x29, #-120]
  407cc8:	stp	x3, x4, [x29, #-104]
  407ccc:	stp	x5, x6, [x29, #-88]
  407cd0:	stur	x7, [x29, #-72]
  407cd4:	stp	q0, q1, [sp]
  407cd8:	stp	q2, q3, [sp, #32]
  407cdc:	stp	q4, q5, [sp, #64]
  407ce0:	stp	q6, q7, [sp, #96]
  407ce4:	cbz	x0, 407d7c <ferror@plt+0x3d9c>
  407ce8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  407cec:	ldr	w8, [x8, #2436]
  407cf0:	cbz	w8, 407d68 <ferror@plt+0x3d88>
  407cf4:	mov	x8, #0xffffffffffffffc8    	// #-56
  407cf8:	mov	x10, sp
  407cfc:	sub	x11, x29, #0x78
  407d00:	movk	x8, #0xff80, lsl #32
  407d04:	add	x9, x29, #0x30
  407d08:	add	x10, x10, #0x80
  407d0c:	add	x11, x11, #0x38
  407d10:	stp	x10, x8, [x29, #-16]
  407d14:	stp	x9, x11, [x29, #-32]
  407d18:	ldp	q0, q1, [x29, #-32]
  407d1c:	sub	x1, x29, #0x40
  407d20:	stp	q0, q1, [x29, #-64]
  407d24:	bl	420b3c <ferror@plt+0x1cb5c>
  407d28:	adrp	x8, 491000 <ferror@plt+0x8d020>
  407d2c:	ldr	w8, [x8, #2440]
  407d30:	adrp	x9, 491000 <ferror@plt+0x8d020>
  407d34:	adrp	x10, 491000 <ferror@plt+0x8d020>
  407d38:	add	x9, x9, #0x8f8
  407d3c:	add	x10, x10, #0x900
  407d40:	cmp	w8, #0x0
  407d44:	csel	x8, x9, x10, eq  // eq = none
  407d48:	ldr	x19, [x8]
  407d4c:	mov	x20, x0
  407d50:	mov	x1, x19
  407d54:	bl	403530 <fputs@plt>
  407d58:	mov	x0, x19
  407d5c:	bl	403d10 <fflush@plt>
  407d60:	mov	x0, x20
  407d64:	bl	414cbc <ferror@plt+0x10cdc>
  407d68:	ldp	x20, x19, [sp, #288]
  407d6c:	ldr	x28, [sp, #272]
  407d70:	ldp	x29, x30, [sp, #256]
  407d74:	add	sp, sp, #0x130
  407d78:	ret
  407d7c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  407d80:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  407d84:	add	x1, x1, #0xf7f
  407d88:	add	x2, x2, #0xfa2
  407d8c:	bl	415dcc <ferror@plt+0x11dec>
  407d90:	b	407d68 <ferror@plt+0x3d88>
  407d94:	sub	sp, sp, #0x130
  407d98:	stp	x29, x30, [sp, #256]
  407d9c:	add	x29, sp, #0x100
  407da0:	str	x28, [sp, #272]
  407da4:	stp	x20, x19, [sp, #288]
  407da8:	stp	x1, x2, [x29, #-120]
  407dac:	stp	x3, x4, [x29, #-104]
  407db0:	stp	x5, x6, [x29, #-88]
  407db4:	stur	x7, [x29, #-72]
  407db8:	stp	q0, q1, [sp]
  407dbc:	stp	q2, q3, [sp, #32]
  407dc0:	stp	q4, q5, [sp, #64]
  407dc4:	stp	q6, q7, [sp, #96]
  407dc8:	cbz	x0, 407e60 <ferror@plt+0x3e80>
  407dcc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  407dd0:	ldr	w8, [x8, #2444]
  407dd4:	cbz	w8, 407e4c <ferror@plt+0x3e6c>
  407dd8:	mov	x8, #0xffffffffffffffc8    	// #-56
  407ddc:	mov	x10, sp
  407de0:	sub	x11, x29, #0x78
  407de4:	movk	x8, #0xff80, lsl #32
  407de8:	add	x9, x29, #0x30
  407dec:	add	x10, x10, #0x80
  407df0:	add	x11, x11, #0x38
  407df4:	stp	x10, x8, [x29, #-16]
  407df8:	stp	x9, x11, [x29, #-32]
  407dfc:	ldp	q0, q1, [x29, #-32]
  407e00:	sub	x1, x29, #0x40
  407e04:	stp	q0, q1, [x29, #-64]
  407e08:	bl	420b3c <ferror@plt+0x1cb5c>
  407e0c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  407e10:	ldr	w8, [x8, #2440]
  407e14:	adrp	x9, 491000 <ferror@plt+0x8d020>
  407e18:	adrp	x10, 491000 <ferror@plt+0x8d020>
  407e1c:	add	x9, x9, #0x8f8
  407e20:	add	x10, x10, #0x900
  407e24:	cmp	w8, #0x0
  407e28:	csel	x8, x9, x10, eq  // eq = none
  407e2c:	ldr	x19, [x8]
  407e30:	mov	x20, x0
  407e34:	mov	x1, x19
  407e38:	bl	403530 <fputs@plt>
  407e3c:	mov	x0, x19
  407e40:	bl	403d10 <fflush@plt>
  407e44:	mov	x0, x20
  407e48:	bl	414cbc <ferror@plt+0x10cdc>
  407e4c:	ldp	x20, x19, [sp, #288]
  407e50:	ldr	x28, [sp, #272]
  407e54:	ldp	x29, x30, [sp, #256]
  407e58:	add	sp, sp, #0x130
  407e5c:	ret
  407e60:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  407e64:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  407e68:	add	x1, x1, #0xfb1
  407e6c:	add	x2, x2, #0xfa2
  407e70:	bl	415dcc <ferror@plt+0x11dec>
  407e74:	b	407e4c <ferror@plt+0x3e6c>
  407e78:	adrp	x8, 447000 <ferror@plt+0x43020>
  407e7c:	add	x8, x8, #0x2b7
  407e80:	mov	x1, x0
  407e84:	mov	x0, x8
  407e88:	b	41718c <ferror@plt+0x131ac>
  407e8c:	sub	sp, sp, #0x80
  407e90:	stp	x29, x30, [sp, #32]
  407e94:	add	x29, sp, #0x20
  407e98:	stur	w0, [x29, #-4]
  407e9c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  407ea0:	add	x0, x0, #0xfd7
  407ea4:	stp	x28, x27, [sp, #48]
  407ea8:	stp	x26, x25, [sp, #64]
  407eac:	stp	x24, x23, [sp, #80]
  407eb0:	stp	x22, x21, [sp, #96]
  407eb4:	stp	x20, x19, [sp, #112]
  407eb8:	stp	xzr, x1, [sp, #8]
  407ebc:	bl	403ef0 <getenv@plt>
  407ec0:	cbz	x0, 407ee4 <ferror@plt+0x3f04>
  407ec4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  407ec8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  407ecc:	add	x8, x8, #0x984
  407ed0:	mov	w9, #0x1                   	// #1
  407ed4:	add	x0, x0, #0xfed
  407ed8:	str	w9, [x8]
  407edc:	str	x9, [x8, #8]
  407ee0:	bl	407cb0 <ferror@plt+0x3cd0>
  407ee4:	adrp	x8, 440000 <ferror@plt+0x3c020>
  407ee8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407eec:	adrp	x19, 491000 <ferror@plt+0x8d020>
  407ef0:	add	x8, x8, #0x2d5
  407ef4:	add	x0, x0, #0x21
  407ef8:	str	x8, [x19, #2376]
  407efc:	bl	403ef0 <getenv@plt>
  407f00:	cbz	x0, 407f10 <ferror@plt+0x3f30>
  407f04:	adrp	x1, 443000 <ferror@plt+0x3f020>
  407f08:	add	x1, x1, #0xe9d
  407f0c:	bl	404130 <ferror@plt+0x150>
  407f10:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407f14:	add	x0, x0, #0x31
  407f18:	bl	403ef0 <getenv@plt>
  407f1c:	cbnz	x0, 407f24 <ferror@plt+0x3f44>
  407f20:	ldr	x0, [x19, #2376]
  407f24:	adrp	x1, 443000 <ferror@plt+0x3f020>
  407f28:	add	x1, x1, #0xe9d
  407f2c:	bl	404130 <ferror@plt+0x150>
  407f30:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407f34:	add	x0, x0, #0x43
  407f38:	bl	403ef0 <getenv@plt>
  407f3c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  407f40:	str	x0, [x8, #2368]
  407f44:	cbz	x0, 407f58 <ferror@plt+0x3f78>
  407f48:	mov	x1, x0
  407f4c:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407f50:	add	x0, x0, #0x5a
  407f54:	b	407f68 <ferror@plt+0x3f88>
  407f58:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407f5c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  407f60:	add	x0, x0, #0x5a
  407f64:	add	x1, x1, #0x1f4
  407f68:	bl	4055a0 <ferror@plt+0x15c0>
  407f6c:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407f70:	add	x0, x0, #0x68
  407f74:	bl	403ef0 <getenv@plt>
  407f78:	cbz	x0, 407f8c <ferror@plt+0x3fac>
  407f7c:	mov	x1, x0
  407f80:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407f84:	add	x0, x0, #0x81
  407f88:	b	407f9c <ferror@plt+0x3fbc>
  407f8c:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407f90:	adrp	x1, 440000 <ferror@plt+0x3c020>
  407f94:	add	x0, x0, #0x81
  407f98:	add	x1, x1, #0x91
  407f9c:	bl	4055a0 <ferror@plt+0x15c0>
  407fa0:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407fa4:	add	x0, x0, #0xa1
  407fa8:	bl	403ef0 <getenv@plt>
  407fac:	cbz	x0, 407fc8 <ferror@plt+0x3fe8>
  407fb0:	adrp	x0, 440000 <ferror@plt+0x3c020>
  407fb4:	add	x0, x0, #0xc0
  407fb8:	bl	407cb0 <ferror@plt+0x3cd0>
  407fbc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  407fc0:	mov	w9, #0x1                   	// #1
  407fc4:	str	w9, [x8, #2328]
  407fc8:	mov	x0, xzr
  407fcc:	bl	4174b8 <ferror@plt+0x134d8>
  407fd0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  407fd4:	add	x1, x1, #0xbb0
  407fd8:	mov	x2, xzr
  407fdc:	mov	x19, x0
  407fe0:	bl	417a34 <ferror@plt+0x13a54>
  407fe4:	sub	x1, x29, #0x4
  407fe8:	add	x2, sp, #0x10
  407fec:	add	x3, sp, #0x8
  407ff0:	mov	x0, x19
  407ff4:	bl	418cf4 <ferror@plt+0x14d14>
  407ff8:	cbz	w0, 4080b8 <ferror@plt+0x40d8>
  407ffc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408000:	ldrb	w8, [x8, #2384]
  408004:	adrp	x21, 491000 <ferror@plt+0x8d020>
  408008:	add	x21, x21, #0x954
  40800c:	tbz	w8, #0, 40805c <ferror@plt+0x407c>
  408010:	ldrb	w8, [x21]
  408014:	tbnz	w8, #0, 408074 <ferror@plt+0x4094>
  408018:	ldrb	w8, [x21, #4]
  40801c:	tbnz	w8, #0, 408074 <ferror@plt+0x4094>
  408020:	adrp	x20, 491000 <ferror@plt+0x8d020>
  408024:	ldr	w1, [x20, #2448]
  408028:	adrp	x0, 440000 <ferror@plt+0x3c020>
  40802c:	add	x0, x0, #0x1cd
  408030:	bl	407cb0 <ferror@plt+0x3cd0>
  408034:	ldr	w8, [x20, #2448]
  408038:	cbz	w8, 40804c <ferror@plt+0x406c>
  40803c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  408040:	add	x0, x0, #0xfd7
  408044:	bl	403ef0 <getenv@plt>
  408048:	cbz	x0, 4080dc <ferror@plt+0x40fc>
  40804c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408050:	mov	w9, #0x1                   	// #1
  408054:	str	w9, [x8, #2444]
  408058:	b	408090 <ferror@plt+0x40b0>
  40805c:	adrp	x0, 440000 <ferror@plt+0x3c020>
  408060:	add	x0, x0, #0xf4
  408064:	bl	407cb0 <ferror@plt+0x3cd0>
  408068:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40806c:	mov	w9, #0x1                   	// #1
  408070:	strb	w9, [x8, #2388]
  408074:	adrp	x20, 491000 <ferror@plt+0x8d020>
  408078:	ldr	w1, [x20, #2444]
  40807c:	adrp	x0, 440000 <ferror@plt+0x3c020>
  408080:	add	x0, x0, #0x122
  408084:	bl	407cb0 <ferror@plt+0x3cd0>
  408088:	ldr	w8, [x20, #2444]
  40808c:	cbz	w8, 4080e4 <ferror@plt+0x4104>
  408090:	adrp	x0, 440000 <ferror@plt+0x3c020>
  408094:	add	x0, x0, #0x268
  408098:	bl	407cb0 <ferror@plt+0x3cd0>
  40809c:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4080a0:	ldr	w8, [x20, #2452]
  4080a4:	cbz	w8, 4080fc <ferror@plt+0x411c>
  4080a8:	bl	405af0 <ferror@plt+0x1b10>
  4080ac:	ldrb	w8, [x21]
  4080b0:	tbz	w8, #0, 408108 <ferror@plt+0x4128>
  4080b4:	b	40812c <ferror@plt+0x414c>
  4080b8:	ldr	x8, [sp, #8]
  4080bc:	adrp	x9, 491000 <ferror@plt+0x8d020>
  4080c0:	ldr	x0, [x9, #2296]
  4080c4:	adrp	x1, 447000 <ferror@plt+0x43020>
  4080c8:	ldr	x2, [x8, #8]
  4080cc:	add	x1, x1, #0x2b7
  4080d0:	bl	403fa0 <fprintf@plt>
  4080d4:	mov	w20, #0x1                   	// #1
  4080d8:	b	4081a8 <ferror@plt+0x41c8>
  4080dc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4080e0:	str	wzr, [x8, #2444]
  4080e4:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4080e8:	add	x0, x0, #0x280
  4080ec:	bl	407cb0 <ferror@plt+0x3cd0>
  4080f0:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4080f4:	ldr	w8, [x20, #2452]
  4080f8:	cbnz	w8, 4080a8 <ferror@plt+0x40c8>
  4080fc:	bl	405afc <ferror@plt+0x1b1c>
  408100:	ldrb	w8, [x21]
  408104:	tbnz	w8, #0, 40812c <ferror@plt+0x414c>
  408108:	ldrb	w8, [x21, #12]
  40810c:	tbnz	w8, #0, 40812c <ferror@plt+0x414c>
  408110:	ldrb	w8, [x21, #8]
  408114:	and	w9, w8, #0x18
  408118:	cbnz	w9, 40812c <ferror@plt+0x414c>
  40811c:	tst	w8, #0x7
  408120:	b.eq	408138 <ferror@plt+0x4158>  // b.none
  408124:	ldr	w10, [x20, #2452]
  408128:	cbz	w10, 408138 <ferror@plt+0x4158>
  40812c:	bl	405b28 <ferror@plt+0x1b48>
  408130:	ldrb	w8, [x21, #8]
  408134:	ldrb	w9, [x21]
  408138:	adrp	x10, 491000 <ferror@plt+0x8d020>
  40813c:	cbnz	w8, 408150 <ferror@plt+0x4170>
  408140:	ldrb	w8, [x10, #2404]
  408144:	tbnz	w8, #0, 408150 <ferror@plt+0x4170>
  408148:	tbnz	w9, #0, 408150 <ferror@plt+0x4170>
  40814c:	bl	405b18 <ferror@plt+0x1b38>
  408150:	adrp	x20, 491000 <ferror@plt+0x8d020>
  408154:	ldrb	w0, [x20, #2392]
  408158:	cmp	w0, #0x1
  40815c:	b.ne	408168 <ferror@plt+0x4188>  // b.any
  408160:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408164:	str	wzr, [x8, #1472]
  408168:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40816c:	ldrb	w8, [x8, #2408]
  408170:	cmp	w8, #0x1
  408174:	b.ne	40818c <ferror@plt+0x41ac>  // b.any
  408178:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40817c:	add	x0, x0, #0x3cd
  408180:	bl	403ae0 <puts@plt>
  408184:	mov	w20, wzr
  408188:	b	4081a8 <ferror@plt+0x41c8>
  40818c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408190:	ldr	x1, [x8, #2464]
  408194:	cbz	x1, 4081cc <ferror@plt+0x41ec>
  408198:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  40819c:	add	x0, x0, #0x3cd
  4081a0:	bl	4058d0 <ferror@plt+0x18f0>
  4081a4:	lsr	w20, w0, #31
  4081a8:	mov	w0, w20
  4081ac:	ldp	x20, x19, [sp, #112]
  4081b0:	ldp	x22, x21, [sp, #96]
  4081b4:	ldp	x24, x23, [sp, #80]
  4081b8:	ldp	x26, x25, [sp, #64]
  4081bc:	ldp	x28, x27, [sp, #48]
  4081c0:	ldp	x29, x30, [sp, #32]
  4081c4:	add	sp, sp, #0x80
  4081c8:	ret
  4081cc:	bl	404200 <ferror@plt+0x220>
  4081d0:	ldrb	w8, [x20, #2392]
  4081d4:	cmp	w8, #0x1
  4081d8:	b.ne	4081e4 <ferror@plt+0x4204>  // b.any
  4081dc:	bl	405a0c <ferror@plt+0x1a2c>
  4081e0:	b	408184 <ferror@plt+0x41a4>
  4081e4:	adrp	x0, 480000 <ferror@plt+0x7c020>
  4081e8:	add	x0, x0, #0x5ef
  4081ec:	bl	4230f0 <ferror@plt+0x1f110>
  4081f0:	ldur	w8, [x29, #-4]
  4081f4:	mov	x20, x0
  4081f8:	cmp	w8, #0x2
  4081fc:	b.lt	408240 <ferror@plt+0x4260>  // b.tstop
  408200:	adrp	x21, 443000 <ferror@plt+0x3f020>
  408204:	add	x21, x21, #0xfa8
  408208:	ldr	x9, [sp, #16]
  40820c:	sub	w8, w8, #0x1
  408210:	stur	w8, [x29, #-4]
  408214:	mov	x0, x20
  408218:	add	x8, x9, #0x8
  40821c:	str	x8, [sp, #16]
  408220:	ldr	x1, [x9, #8]
  408224:	bl	423584 <ferror@plt+0x1f5a4>
  408228:	mov	x0, x20
  40822c:	mov	x1, x21
  408230:	bl	423584 <ferror@plt+0x1f5a4>
  408234:	ldur	w8, [x29, #-4]
  408238:	cmp	w8, #0x1
  40823c:	b.gt	408208 <ferror@plt+0x4228>
  408240:	mov	x0, x19
  408244:	bl	417500 <ferror@plt+0x13520>
  408248:	ldr	x0, [x20]
  40824c:	bl	422034 <ferror@plt+0x1e054>
  408250:	bl	4220c8 <ferror@plt+0x1e0e8>
  408254:	adrp	x0, 440000 <ferror@plt+0x3c020>
  408258:	add	x0, x0, #0x299
  40825c:	bl	403ef0 <getenv@plt>
  408260:	cbz	x0, 4082a8 <ferror@plt+0x42c8>
  408264:	adrp	x1, 447000 <ferror@plt+0x43020>
  408268:	add	x1, x1, #0xecd
  40826c:	bl	4037d0 <fopen@plt>
  408270:	mov	x21, x0
  408274:	cbnz	x0, 4082ac <ferror@plt+0x42cc>
  408278:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40827c:	ldr	x19, [x8, #2296]
  408280:	adrp	x0, 440000 <ferror@plt+0x3c020>
  408284:	add	x0, x0, #0x299
  408288:	bl	403ef0 <getenv@plt>
  40828c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408290:	mov	x2, x0
  408294:	add	x1, x1, #0x2a8
  408298:	mov	x0, x19
  40829c:	bl	403fa0 <fprintf@plt>
  4082a0:	mov	w0, #0x1                   	// #1
  4082a4:	bl	403540 <exit@plt>
  4082a8:	mov	x21, xzr
  4082ac:	ldr	x1, [x20]
  4082b0:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4082b4:	add	x2, x2, #0xb0a
  4082b8:	mov	x0, xzr
  4082bc:	bl	405c28 <ferror@plt+0x1c48>
  4082c0:	cbz	x0, 408730 <ferror@plt+0x4750>
  4082c4:	adrp	x28, 491000 <ferror@plt+0x8d020>
  4082c8:	adrp	x24, 491000 <ferror@plt+0x8d020>
  4082cc:	add	x28, x28, #0x9b0
  4082d0:	mov	x19, x0
  4082d4:	mov	x22, xzr
  4082d8:	mov	w23, #0x1                   	// #1
  4082dc:	add	x24, x24, #0x9b8
  4082e0:	mov	x27, x28
  4082e4:	b	408304 <ferror@plt+0x4324>
  4082e8:	mov	x0, x22
  4082ec:	mov	x1, x28
  4082f0:	bl	40db44 <ferror@plt+0x9b64>
  4082f4:	mov	x22, x0
  4082f8:	ldr	x19, [x19, #8]
  4082fc:	mov	x28, x27
  408300:	cbz	x19, 408454 <ferror@plt+0x4474>
  408304:	ldr	x8, [x24]
  408308:	ldr	x26, [x19]
  40830c:	cbz	x8, 40831c <ferror@plt+0x433c>
  408310:	mov	w25, #0x4                   	// #4
  408314:	mov	x28, x24
  408318:	b	408348 <ferror@plt+0x4368>
  40831c:	ldr	x8, [x28]
  408320:	cbz	x8, 40832c <ferror@plt+0x434c>
  408324:	mov	w25, #0x3                   	// #3
  408328:	b	408348 <ferror@plt+0x4368>
  40832c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408330:	add	x8, x8, #0x9c0
  408334:	ldr	x8, [x8]
  408338:	cbz	x8, 408360 <ferror@plt+0x4380>
  40833c:	adrp	x28, 491000 <ferror@plt+0x8d020>
  408340:	mov	w25, #0x2                   	// #2
  408344:	add	x28, x28, #0x9c0
  408348:	ldr	x0, [x26, #16]
  40834c:	bl	414cbc <ferror@plt+0x10cdc>
  408350:	str	w25, [x26, #8]
  408354:	ldr	x0, [x28]
  408358:	bl	4209b8 <ferror@plt+0x1c9d8>
  40835c:	str	x0, [x26, #16]
  408360:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408364:	ldr	w8, [x8, #2456]
  408368:	ldr	x0, [x26]
  40836c:	cbz	w8, 4083bc <ferror@plt+0x43dc>
  408370:	bl	404ed4 <ferror@plt+0xef4>
  408374:	mov	x28, x0
  408378:	cbz	x21, 4083c8 <ferror@plt+0x43e8>
  40837c:	ldr	x25, [x26]
  408380:	cbz	x28, 408428 <ferror@plt+0x4448>
  408384:	ldr	w0, [x26, #8]
  408388:	bl	4059c8 <ferror@plt+0x19e8>
  40838c:	ldr	x8, [x26, #16]
  408390:	adrp	x9, 440000 <ferror@plt+0x3c020>
  408394:	add	x9, x9, #0xb61
  408398:	adrp	x1, 440000 <ferror@plt+0x3c020>
  40839c:	cmp	x8, #0x0
  4083a0:	mov	x3, x0
  4083a4:	csel	x4, x9, x8, eq  // eq = none
  4083a8:	mov	x0, x21
  4083ac:	add	x1, x1, #0x2cb
  4083b0:	mov	x2, x25
  4083b4:	bl	403fa0 <fprintf@plt>
  4083b8:	b	4083cc <ferror@plt+0x43ec>
  4083bc:	bl	40442c <ferror@plt+0x44c>
  4083c0:	mov	x28, x0
  4083c4:	cbnz	x21, 40837c <ferror@plt+0x439c>
  4083c8:	cbz	x28, 40843c <ferror@plt+0x445c>
  4083cc:	ldr	w0, [x26, #8]
  4083d0:	ldr	x1, [x28, #16]
  4083d4:	ldr	x2, [x26, #16]
  4083d8:	bl	4058d4 <ferror@plt+0x18f4>
  4083dc:	cbnz	w0, 4082e8 <ferror@plt+0x4308>
  4083e0:	ldr	w0, [x26, #8]
  4083e4:	ldr	x25, [x26]
  4083e8:	bl	4059c8 <ferror@plt+0x19e8>
  4083ec:	ldr	x3, [x26, #16]
  4083f0:	ldp	x4, x5, [x28, #8]
  4083f4:	mov	x2, x0
  4083f8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4083fc:	add	x0, x0, #0xb7f
  408400:	mov	x1, x25
  408404:	bl	407d94 <ferror@plt+0x3db4>
  408408:	ldr	x2, [x28, #32]
  40840c:	cbz	x2, 40844c <ferror@plt+0x446c>
  408410:	ldr	x1, [x28, #8]
  408414:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  408418:	add	x0, x0, #0x7a6
  40841c:	bl	407d94 <ferror@plt+0x3db4>
  408420:	mov	w23, wzr
  408424:	b	4082f8 <ferror@plt+0x4318>
  408428:	adrp	x1, 440000 <ferror@plt+0x3c020>
  40842c:	mov	x0, x21
  408430:	add	x1, x1, #0xb53
  408434:	mov	x2, x25
  408438:	bl	403fa0 <fprintf@plt>
  40843c:	ldr	x1, [x26]
  408440:	adrp	x0, 440000 <ferror@plt+0x3c020>
  408444:	add	x0, x0, #0xb68
  408448:	bl	407d94 <ferror@plt+0x3db4>
  40844c:	mov	w23, wzr
  408450:	b	4082f8 <ferror@plt+0x4318>
  408454:	mov	x0, x22
  408458:	bl	40e1c4 <ferror@plt+0xa1e4>
  40845c:	cbz	w23, 40853c <ferror@plt+0x455c>
  408460:	mov	x19, x0
  408464:	cbz	x21, 408470 <ferror@plt+0x4490>
  408468:	mov	x0, x21
  40846c:	bl	403790 <fclose@plt>
  408470:	mov	w1, #0x1                   	// #1
  408474:	mov	x0, x20
  408478:	bl	423334 <ferror@plt+0x1f354>
  40847c:	adrp	x9, 491000 <ferror@plt+0x8d020>
  408480:	add	x9, x9, #0x954
  408484:	ldrb	w8, [x9]
  408488:	mov	w20, wzr
  40848c:	tbnz	w8, #0, 4081a8 <ferror@plt+0x41c8>
  408490:	ldrb	w8, [x9, #24]
  408494:	tbnz	w8, #0, 4081a8 <ferror@plt+0x41c8>
  408498:	cbz	x19, 40850c <ferror@plt+0x452c>
  40849c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4084a0:	ldrb	w8, [x8, #2416]
  4084a4:	cbz	w8, 40850c <ferror@plt+0x452c>
  4084a8:	adrp	x20, 426000 <ferror@plt+0x22020>
  4084ac:	adrp	x21, 407000 <ferror@plt+0x3020>
  4084b0:	add	x20, x20, #0xa68
  4084b4:	add	x21, x21, #0xe78
  4084b8:	mov	x23, x19
  4084bc:	ldr	x8, [x23]
  4084c0:	ldr	x0, [x8, #96]
  4084c4:	cbnz	x0, 4084e0 <ferror@plt+0x4500>
  4084c8:	b	408504 <ferror@plt+0x4524>
  4084cc:	mov	w0, #0xa                   	// #10
  4084d0:	bl	403f00 <putchar@plt>
  4084d4:	ldr	x8, [x23]
  4084d8:	ldr	x0, [x8, #96]
  4084dc:	cbz	x0, 408504 <ferror@plt+0x4524>
  4084e0:	bl	40d83c <ferror@plt+0x985c>
  4084e4:	mov	x1, x20
  4084e8:	bl	40e494 <ferror@plt+0xa4b4>
  4084ec:	mov	x1, x21
  4084f0:	mov	x2, xzr
  4084f4:	mov	x22, x0
  4084f8:	bl	40da8c <ferror@plt+0x9aac>
  4084fc:	mov	x0, x22
  408500:	bl	40da20 <ferror@plt+0x9a40>
  408504:	ldr	x23, [x23, #8]
  408508:	cbnz	x23, 4084cc <ferror@plt+0x44ec>
  40850c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408510:	ldrb	w8, [x8, #2420]
  408514:	cmp	w8, #0x1
  408518:	b.ne	408544 <ferror@plt+0x4564>  // b.any
  40851c:	cbz	x19, 40853c <ferror@plt+0x455c>
  408520:	ldr	x0, [x19]
  408524:	bl	4087a4 <ferror@plt+0x47c4>
  408528:	cbnz	w0, 408184 <ferror@plt+0x41a4>
  40852c:	ldr	x19, [x19, #8]
  408530:	mov	w20, #0x1                   	// #1
  408534:	cbnz	x19, 408520 <ferror@plt+0x4540>
  408538:	b	4081a8 <ferror@plt+0x41c8>
  40853c:	mov	w20, #0x1                   	// #1
  408540:	b	4081a8 <ferror@plt+0x41c8>
  408544:	cbz	x19, 40856c <ferror@plt+0x458c>
  408548:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40854c:	ldrb	w8, [x8, #2424]
  408550:	cbz	w8, 40856c <ferror@plt+0x458c>
  408554:	mov	x20, x19
  408558:	ldr	x8, [x20]
  40855c:	ldr	x0, [x8, #16]
  408560:	bl	403ae0 <puts@plt>
  408564:	ldr	x20, [x20, #8]
  408568:	cbnz	x20, 408558 <ferror@plt+0x4578>
  40856c:	adrp	x22, 491000 <ferror@plt+0x8d020>
  408570:	cbz	x19, 4085cc <ferror@plt+0x45ec>
  408574:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408578:	ldrb	w8, [x8, #2428]
  40857c:	cbz	w8, 4085cc <ferror@plt+0x45ec>
  408580:	adrp	x20, 440000 <ferror@plt+0x3c020>
  408584:	add	x20, x20, #0x2c2
  408588:	mov	x21, x19
  40858c:	b	408598 <ferror@plt+0x45b8>
  408590:	ldr	x21, [x21, #8]
  408594:	cbz	x21, 4085cc <ferror@plt+0x45ec>
  408598:	ldr	x8, [x21]
  40859c:	ldr	x1, [x8]
  4085a0:	ldrb	w9, [x1]
  4085a4:	cmp	w9, #0x2f
  4085a8:	b.ne	4085b8 <ferror@plt+0x45d8>  // b.any
  4085ac:	ldrb	w9, [x1, #1]!
  4085b0:	cmp	w9, #0x2f
  4085b4:	b.eq	4085ac <ferror@plt+0x45cc>  // b.none
  4085b8:	cbz	w9, 408590 <ferror@plt+0x45b0>
  4085bc:	ldr	x2, [x8, #16]
  4085c0:	mov	x0, x20
  4085c4:	bl	403ec0 <printf@plt>
  4085c8:	b	408590 <ferror@plt+0x45b0>
  4085cc:	cbz	x19, 40865c <ferror@plt+0x467c>
  4085d0:	ldrb	w8, [x22, #2404]
  4085d4:	cbz	w8, 40865c <ferror@plt+0x467c>
  4085d8:	adrp	x20, 440000 <ferror@plt+0x3c020>
  4085dc:	add	x20, x20, #0x2cb
  4085e0:	mov	x23, x19
  4085e4:	b	4085f0 <ferror@plt+0x4610>
  4085e8:	ldr	x23, [x23, #8]
  4085ec:	cbz	x23, 40865c <ferror@plt+0x467c>
  4085f0:	ldr	x24, [x23]
  4085f4:	ldr	x25, [x24, #56]
  4085f8:	cbnz	x25, 408610 <ferror@plt+0x4630>
  4085fc:	b	4085e8 <ferror@plt+0x4608>
  408600:	ldr	x0, [x22]
  408604:	bl	403ae0 <puts@plt>
  408608:	ldr	x25, [x25, #8]
  40860c:	cbz	x25, 4085e8 <ferror@plt+0x4608>
  408610:	ldr	x22, [x25]
  408614:	ldr	x0, [x24, #104]
  408618:	ldr	x1, [x22]
  40861c:	bl	40c928 <ferror@plt+0x8948>
  408620:	cbz	x0, 408600 <ferror@plt+0x4620>
  408624:	mov	x21, x0
  408628:	ldr	w0, [x0, #8]
  40862c:	cmp	w0, #0x6
  408630:	b.eq	408600 <ferror@plt+0x4620>  // b.none
  408634:	ldr	x22, [x22]
  408638:	bl	4059c8 <ferror@plt+0x19e8>
  40863c:	ldr	x3, [x21, #16]
  408640:	mov	x2, x0
  408644:	mov	x0, x20
  408648:	mov	x1, x22
  40864c:	bl	403ec0 <printf@plt>
  408650:	ldr	x25, [x25, #8]
  408654:	cbnz	x25, 408610 <ferror@plt+0x4630>
  408658:	b	4085e8 <ferror@plt+0x4608>
  40865c:	cbz	x19, 4086f8 <ferror@plt+0x4718>
  408660:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408664:	ldrb	w8, [x8, #2400]
  408668:	cbz	w8, 4086f8 <ferror@plt+0x4718>
  40866c:	adrp	x20, 440000 <ferror@plt+0x3c020>
  408670:	add	x20, x20, #0x2cb
  408674:	mov	x23, x19
  408678:	b	408684 <ferror@plt+0x46a4>
  40867c:	ldr	x23, [x23, #8]
  408680:	cbz	x23, 4086f8 <ferror@plt+0x4718>
  408684:	ldr	x24, [x23]
  408688:	ldr	x25, [x24, #72]
  40868c:	cbnz	x25, 4086a4 <ferror@plt+0x46c4>
  408690:	b	40867c <ferror@plt+0x469c>
  408694:	ldr	x0, [x21]
  408698:	bl	403ae0 <puts@plt>
  40869c:	ldr	x25, [x25, #8]
  4086a0:	cbz	x25, 40867c <ferror@plt+0x469c>
  4086a4:	ldr	x21, [x25]
  4086a8:	ldr	x0, [x24, #56]
  4086ac:	mov	x1, x21
  4086b0:	bl	40e248 <ferror@plt+0xa268>
  4086b4:	cbnz	x0, 40869c <ferror@plt+0x46bc>
  4086b8:	ldr	x0, [x24, #104]
  4086bc:	ldr	x1, [x21]
  4086c0:	bl	40c928 <ferror@plt+0x8948>
  4086c4:	cbz	x0, 408694 <ferror@plt+0x46b4>
  4086c8:	mov	x22, x0
  4086cc:	ldr	w0, [x0, #8]
  4086d0:	cmp	w0, #0x6
  4086d4:	b.eq	408694 <ferror@plt+0x46b4>  // b.none
  4086d8:	ldr	x21, [x21]
  4086dc:	bl	4059c8 <ferror@plt+0x19e8>
  4086e0:	ldr	x3, [x22, #16]
  4086e4:	mov	x2, x0
  4086e8:	mov	x0, x20
  4086ec:	mov	x1, x21
  4086f0:	bl	403ec0 <printf@plt>
  4086f4:	b	40869c <ferror@plt+0x46bc>
  4086f8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4086fc:	ldr	x1, [x8, #2472]
  408700:	cbz	x1, 40875c <ferror@plt+0x477c>
  408704:	mov	x0, x19
  408708:	bl	405810 <ferror@plt+0x1830>
  40870c:	mov	x20, x0
  408710:	adrp	x0, 447000 <ferror@plt+0x43020>
  408714:	add	x0, x0, #0xee5
  408718:	mov	x1, x20
  40871c:	bl	403ec0 <printf@plt>
  408720:	mov	x0, x20
  408724:	bl	414cbc <ferror@plt+0x10cdc>
  408728:	mov	w8, #0x1                   	// #1
  40872c:	b	408760 <ferror@plt+0x4780>
  408730:	adrp	x19, 491000 <ferror@plt+0x8d020>
  408734:	ldr	x3, [x19, #2296]
  408738:	adrp	x0, 440000 <ferror@plt+0x3c020>
  40873c:	add	x0, x0, #0xb23
  408740:	mov	w1, #0x2f                  	// #47
  408744:	mov	w2, #0x1                   	// #1
  408748:	mov	w20, #0x1                   	// #1
  40874c:	bl	403ce0 <fwrite@plt>
  408750:	ldr	x0, [x19, #2296]
  408754:	bl	403d10 <fflush@plt>
  408758:	b	4081a8 <ferror@plt+0x41c8>
  40875c:	mov	w8, wzr
  408760:	adrp	x9, 491000 <ferror@plt+0x8d020>
  408764:	ldrb	w1, [x9, #2396]
  408768:	cbz	w1, 408794 <ferror@plt+0x47b4>
  40876c:	mov	x0, x19
  408770:	bl	404edc <ferror@plt+0xefc>
  408774:	mov	x19, x0
  408778:	adrp	x0, 447000 <ferror@plt+0x43020>
  40877c:	add	x0, x0, #0xee5
  408780:	mov	x1, x19
  408784:	bl	403ec0 <printf@plt>
  408788:	mov	x0, x19
  40878c:	bl	414cbc <ferror@plt+0x10cdc>
  408790:	b	408798 <ferror@plt+0x47b8>
  408794:	cbz	w8, 408184 <ferror@plt+0x41a4>
  408798:	mov	w0, #0xa                   	// #10
  40879c:	bl	403f00 <putchar@plt>
  4087a0:	b	408184 <ferror@plt+0x41a4>
  4087a4:	stp	x29, x30, [sp, #-32]!
  4087a8:	ldr	w8, [x0, #120]
  4087ac:	str	x19, [sp, #16]
  4087b0:	mov	x29, sp
  4087b4:	cbz	w8, 4087c8 <ferror@plt+0x47e8>
  4087b8:	mov	w0, #0x1                   	// #1
  4087bc:	ldr	x19, [sp, #16]
  4087c0:	ldp	x29, x30, [sp], #32
  4087c4:	ret
  4087c8:	ldr	x19, [x0, #56]
  4087cc:	cbz	x19, 4087e4 <ferror@plt+0x4804>
  4087d0:	ldr	x0, [x19]
  4087d4:	bl	4087a4 <ferror@plt+0x47c4>
  4087d8:	cbnz	w0, 4087b8 <ferror@plt+0x47d8>
  4087dc:	ldr	x19, [x19, #8]
  4087e0:	cbnz	x19, 4087d0 <ferror@plt+0x47f0>
  4087e4:	mov	w0, wzr
  4087e8:	ldr	x19, [sp, #16]
  4087ec:	ldp	x29, x30, [sp], #32
  4087f0:	ret
  4087f4:	stp	x29, x30, [sp, #-48]!
  4087f8:	stp	x22, x21, [sp, #16]
  4087fc:	adrp	x21, 491000 <ferror@plt+0x8d020>
  408800:	ldrb	w8, [x21, #2384]
  408804:	stp	x20, x19, [sp, #32]
  408808:	mov	x20, x1
  40880c:	mov	x19, x0
  408810:	cmp	w8, #0x1
  408814:	mov	x29, sp
  408818:	b.ne	4089ac <ferror@plt+0x49cc>  // b.any
  40881c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408820:	ldrb	w8, [x8, #2396]
  408824:	cbz	w8, 4088b4 <ferror@plt+0x48d4>
  408828:	adrp	x1, 440000 <ferror@plt+0x3c020>
  40882c:	add	x1, x1, #0x96f
  408830:	mov	x0, x19
  408834:	bl	403b30 <strcmp@plt>
  408838:	cbz	w0, 4088cc <ferror@plt+0x48ec>
  40883c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408840:	add	x1, x1, #0x976
  408844:	mov	x0, x19
  408848:	bl	403b30 <strcmp@plt>
  40884c:	cbz	w0, 4088cc <ferror@plt+0x48ec>
  408850:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408854:	add	x1, x1, #0x984
  408858:	mov	x0, x19
  40885c:	bl	403b30 <strcmp@plt>
  408860:	cbz	w0, 4088cc <ferror@plt+0x48ec>
  408864:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408868:	add	x1, x1, #0x996
  40886c:	mov	x0, x19
  408870:	bl	403b30 <strcmp@plt>
  408874:	cbz	w0, 4088cc <ferror@plt+0x48ec>
  408878:	adrp	x1, 440000 <ferror@plt+0x3c020>
  40887c:	add	x1, x1, #0x9a4
  408880:	mov	x0, x19
  408884:	bl	403b30 <strcmp@plt>
  408888:	cbz	w0, 4088cc <ferror@plt+0x48ec>
  40888c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408890:	add	x1, x1, #0x9ad
  408894:	mov	x0, x19
  408898:	bl	403b30 <strcmp@plt>
  40889c:	cbz	w0, 4088cc <ferror@plt+0x48ec>
  4088a0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4088a4:	add	x1, x1, #0x9bd
  4088a8:	mov	x0, x19
  4088ac:	bl	403b30 <strcmp@plt>
  4088b0:	cbz	w0, 4088cc <ferror@plt+0x48ec>
  4088b4:	mov	w22, #0x1                   	// #1
  4088b8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4088bc:	ldrb	w8, [x8, #2404]
  4088c0:	cmp	w8, #0x1
  4088c4:	b.ne	4088f4 <ferror@plt+0x4914>  // b.any
  4088c8:	b	4088e0 <ferror@plt+0x4900>
  4088cc:	mov	w22, wzr
  4088d0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4088d4:	ldrb	w8, [x8, #2404]
  4088d8:	cmp	w8, #0x1
  4088dc:	b.ne	4088f4 <ferror@plt+0x4914>  // b.any
  4088e0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4088e4:	add	x1, x1, #0x9d1
  4088e8:	mov	x0, x19
  4088ec:	bl	403b30 <strcmp@plt>
  4088f0:	cbz	w0, 408918 <ferror@plt+0x4938>
  4088f4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4088f8:	ldrb	w8, [x8, #2400]
  4088fc:	cmp	w8, #0x1
  408900:	b.ne	40891c <ferror@plt+0x493c>  // b.any
  408904:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408908:	add	x1, x1, #0x9ea
  40890c:	mov	x0, x19
  408910:	bl	403b30 <strcmp@plt>
  408914:	cbnz	w0, 40891c <ferror@plt+0x493c>
  408918:	mov	w22, wzr
  40891c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408920:	add	x8, x8, #0x954
  408924:	ldrb	w9, [x8, #44]
  408928:	tbnz	w9, #0, 4089a8 <ferror@plt+0x49c8>
  40892c:	ldrb	w8, [x8]
  408930:	cbz	w8, 4089a8 <ferror@plt+0x49c8>
  408934:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408938:	add	x1, x1, #0x9fb
  40893c:	mov	x0, x19
  408940:	bl	403b30 <strcmp@plt>
  408944:	cbz	w0, 4089ac <ferror@plt+0x49cc>
  408948:	adrp	x1, 440000 <ferror@plt+0x3c020>
  40894c:	add	x1, x1, #0xa0d
  408950:	mov	x0, x19
  408954:	bl	403b30 <strcmp@plt>
  408958:	cbz	w0, 4089ac <ferror@plt+0x49cc>
  40895c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408960:	add	x1, x1, #0xa1d
  408964:	mov	x0, x19
  408968:	bl	403b30 <strcmp@plt>
  40896c:	cbz	w22, 4089ac <ferror@plt+0x49cc>
  408970:	cbz	w0, 4089ac <ferror@plt+0x49cc>
  408974:	adrp	x20, 491000 <ferror@plt+0x8d020>
  408978:	ldr	x0, [x20, #2296]
  40897c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408980:	add	x1, x1, #0xa2b
  408984:	mov	x2, x19
  408988:	bl	403fa0 <fprintf@plt>
  40898c:	ldr	x0, [x20, #2296]
  408990:	bl	403d10 <fflush@plt>
  408994:	mov	w0, #0x1                   	// #1
  408998:	ldp	x20, x19, [sp, #32]
  40899c:	ldp	x22, x21, [sp, #16]
  4089a0:	ldp	x29, x30, [sp], #48
  4089a4:	ret
  4089a8:	cbnz	w22, 408974 <ferror@plt+0x4994>
  4089ac:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4089b0:	add	x1, x1, #0xa55
  4089b4:	mov	x0, x19
  4089b8:	bl	403b30 <strcmp@plt>
  4089bc:	cbz	w0, 408b64 <ferror@plt+0x4b84>
  4089c0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4089c4:	add	x1, x1, #0xa5f
  4089c8:	mov	x0, x19
  4089cc:	bl	403b30 <strcmp@plt>
  4089d0:	cbz	w0, 408b74 <ferror@plt+0x4b94>
  4089d4:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4089d8:	add	x1, x1, #0x96f
  4089dc:	mov	x0, x19
  4089e0:	bl	403b30 <strcmp@plt>
  4089e4:	cbz	w0, 408b84 <ferror@plt+0x4ba4>
  4089e8:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4089ec:	add	x1, x1, #0x976
  4089f0:	mov	x0, x19
  4089f4:	bl	403b30 <strcmp@plt>
  4089f8:	cbz	w0, 408b98 <ferror@plt+0x4bb8>
  4089fc:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408a00:	add	x1, x1, #0x984
  408a04:	mov	x0, x19
  408a08:	bl	403b30 <strcmp@plt>
  408a0c:	cbz	w0, 408bac <ferror@plt+0x4bcc>
  408a10:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408a14:	add	x1, x1, #0x996
  408a18:	mov	x0, x19
  408a1c:	bl	403b30 <strcmp@plt>
  408a20:	cbz	w0, 408bc0 <ferror@plt+0x4be0>
  408a24:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408a28:	add	x1, x1, #0x9a4
  408a2c:	mov	x0, x19
  408a30:	bl	403b30 <strcmp@plt>
  408a34:	cbz	w0, 408bd4 <ferror@plt+0x4bf4>
  408a38:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408a3c:	add	x1, x1, #0x9ad
  408a40:	mov	x0, x19
  408a44:	bl	403b30 <strcmp@plt>
  408a48:	cbz	w0, 408be8 <ferror@plt+0x4c08>
  408a4c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408a50:	add	x1, x1, #0x9bd
  408a54:	mov	x0, x19
  408a58:	bl	403b30 <strcmp@plt>
  408a5c:	cbz	w0, 408bfc <ferror@plt+0x4c1c>
  408a60:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408a64:	add	x1, x1, #0xa6c
  408a68:	mov	x0, x19
  408a6c:	bl	403b30 <strcmp@plt>
  408a70:	cbz	w0, 408c10 <ferror@plt+0x4c30>
  408a74:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408a78:	add	x1, x1, #0xa77
  408a7c:	mov	x0, x19
  408a80:	bl	403b30 <strcmp@plt>
  408a84:	cbz	w0, 408c24 <ferror@plt+0x4c44>
  408a88:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408a8c:	add	x1, x1, #0xa80
  408a90:	mov	x0, x19
  408a94:	bl	403b30 <strcmp@plt>
  408a98:	cbz	w0, 408c34 <ferror@plt+0x4c54>
  408a9c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408aa0:	add	x1, x1, #0xa92
  408aa4:	mov	x0, x19
  408aa8:	bl	403b30 <strcmp@plt>
  408aac:	cbz	w0, 408c44 <ferror@plt+0x4c64>
  408ab0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408ab4:	add	x1, x1, #0x9fb
  408ab8:	mov	x0, x19
  408abc:	bl	403b30 <strcmp@plt>
  408ac0:	cbz	w0, 408c54 <ferror@plt+0x4c74>
  408ac4:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408ac8:	add	x1, x1, #0xa0d
  408acc:	mov	x0, x19
  408ad0:	bl	403b30 <strcmp@plt>
  408ad4:	cbz	w0, 408c70 <ferror@plt+0x4c90>
  408ad8:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408adc:	add	x1, x1, #0xa1d
  408ae0:	mov	x0, x19
  408ae4:	bl	403b30 <strcmp@plt>
  408ae8:	cbz	w0, 408c8c <ferror@plt+0x4cac>
  408aec:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408af0:	add	x1, x1, #0xaa0
  408af4:	mov	x0, x19
  408af8:	bl	403b30 <strcmp@plt>
  408afc:	cbz	w0, 408cc4 <ferror@plt+0x4ce4>
  408b00:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408b04:	add	x1, x1, #0xaab
  408b08:	mov	x0, x19
  408b0c:	bl	403b30 <strcmp@plt>
  408b10:	cbz	w0, 408cd4 <ferror@plt+0x4cf4>
  408b14:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408b18:	add	x1, x1, #0x9ea
  408b1c:	mov	x0, x19
  408b20:	bl	403b30 <strcmp@plt>
  408b24:	cbz	w0, 408ce4 <ferror@plt+0x4d04>
  408b28:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408b2c:	add	x1, x1, #0x9d1
  408b30:	mov	x0, x19
  408b34:	bl	403b30 <strcmp@plt>
  408b38:	cbz	w0, 408cf4 <ferror@plt+0x4d14>
  408b3c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  408b40:	add	x1, x1, #0xabc
  408b44:	mov	x0, x19
  408b48:	bl	403b30 <strcmp@plt>
  408b4c:	cbz	w0, 408d04 <ferror@plt+0x4d24>
  408b50:	mov	w0, wzr
  408b54:	ldp	x20, x19, [sp, #32]
  408b58:	ldp	x22, x21, [sp, #16]
  408b5c:	ldp	x29, x30, [sp], #48
  408b60:	ret
  408b64:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408b68:	mov	w9, #0x1                   	// #1
  408b6c:	strb	w9, [x8, #2408]
  408b70:	b	408cac <ferror@plt+0x4ccc>
  408b74:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408b78:	mov	w9, #0x1                   	// #1
  408b7c:	strb	w9, [x8, #2424]
  408b80:	b	408cac <ferror@plt+0x4ccc>
  408b84:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408b88:	ldrb	w9, [x8, #2396]
  408b8c:	orr	w9, w9, #0x7
  408b90:	strb	w9, [x8, #2396]
  408b94:	b	408cac <ferror@plt+0x4ccc>
  408b98:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408b9c:	ldrb	w9, [x8, #2396]
  408ba0:	orr	w9, w9, #0x1
  408ba4:	strb	w9, [x8, #2396]
  408ba8:	b	408cac <ferror@plt+0x4ccc>
  408bac:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408bb0:	ldrb	w9, [x8, #2396]
  408bb4:	orr	w9, w9, #0x4
  408bb8:	strb	w9, [x8, #2396]
  408bbc:	b	408cac <ferror@plt+0x4ccc>
  408bc0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408bc4:	ldrb	w9, [x8, #2396]
  408bc8:	orr	w9, w9, #0x2
  408bcc:	strb	w9, [x8, #2396]
  408bd0:	b	408cac <ferror@plt+0x4ccc>
  408bd4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408bd8:	ldrb	w9, [x8, #2396]
  408bdc:	orr	w9, w9, #0x18
  408be0:	strb	w9, [x8, #2396]
  408be4:	b	408cac <ferror@plt+0x4ccc>
  408be8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408bec:	ldrb	w9, [x8, #2396]
  408bf0:	orr	w9, w9, #0x8
  408bf4:	strb	w9, [x8, #2396]
  408bf8:	b	408cac <ferror@plt+0x4ccc>
  408bfc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408c00:	ldrb	w9, [x8, #2396]
  408c04:	orr	w9, w9, #0x10
  408c08:	strb	w9, [x8, #2396]
  408c0c:	b	408cac <ferror@plt+0x4ccc>
  408c10:	mov	x0, x20
  408c14:	bl	4209b8 <ferror@plt+0x1c9d8>
  408c18:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408c1c:	str	x0, [x8, #2472]
  408c20:	b	408cac <ferror@plt+0x4ccc>
  408c24:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408c28:	mov	w9, #0x1                   	// #1
  408c2c:	strb	w9, [x8, #2388]
  408c30:	b	408cac <ferror@plt+0x4ccc>
  408c34:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408c38:	mov	w9, #0x1                   	// #1
  408c3c:	strb	w9, [x8, #2416]
  408c40:	b	408cac <ferror@plt+0x4ccc>
  408c44:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408c48:	mov	w9, #0x1                   	// #1
  408c4c:	strb	w9, [x8, #2420]
  408c50:	b	408cac <ferror@plt+0x4ccc>
  408c54:	mov	x0, x20
  408c58:	bl	4209b8 <ferror@plt+0x1c9d8>
  408c5c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408c60:	add	x8, x8, #0x954
  408c64:	mov	w9, #0x1                   	// #1
  408c68:	stur	x0, [x8, #92]
  408c6c:	b	408ca4 <ferror@plt+0x4cc4>
  408c70:	mov	x0, x20
  408c74:	bl	4209b8 <ferror@plt+0x1c9d8>
  408c78:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408c7c:	add	x8, x8, #0x954
  408c80:	mov	w9, #0x1                   	// #1
  408c84:	stur	x0, [x8, #100]
  408c88:	b	408ca4 <ferror@plt+0x4cc4>
  408c8c:	mov	x0, x20
  408c90:	bl	4209b8 <ferror@plt+0x1c9d8>
  408c94:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408c98:	add	x8, x8, #0x954
  408c9c:	mov	w9, #0x1                   	// #1
  408ca0:	stur	x0, [x8, #108]
  408ca4:	strb	w9, [x8]
  408ca8:	strb	w9, [x8, #44]
  408cac:	mov	w0, #0x1                   	// #1
  408cb0:	strb	w0, [x21, #2384]
  408cb4:	ldp	x20, x19, [sp, #32]
  408cb8:	ldp	x22, x21, [sp, #16]
  408cbc:	ldp	x29, x30, [sp], #48
  408cc0:	ret
  408cc4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408cc8:	mov	w9, #0x1                   	// #1
  408ccc:	strb	w9, [x8, #2392]
  408cd0:	b	408cac <ferror@plt+0x4ccc>
  408cd4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408cd8:	mov	w9, #0x1                   	// #1
  408cdc:	strb	w9, [x8, #2428]
  408ce0:	b	408cac <ferror@plt+0x4ccc>
  408ce4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408ce8:	mov	w9, #0x1                   	// #1
  408cec:	strb	w9, [x8, #2404]
  408cf0:	b	408cac <ferror@plt+0x4ccc>
  408cf4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408cf8:	mov	w9, #0x1                   	// #1
  408cfc:	strb	w9, [x8, #2400]
  408d00:	b	408cac <ferror@plt+0x4ccc>
  408d04:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408d08:	mov	w9, #0x1                   	// #1
  408d0c:	strb	w9, [x8, #2412]
  408d10:	b	408cac <ferror@plt+0x4ccc>
  408d14:	stp	x29, x30, [sp, #-32]!
  408d18:	mov	x0, x1
  408d1c:	stp	x20, x19, [sp, #16]
  408d20:	mov	x29, sp
  408d24:	bl	4209b8 <ferror@plt+0x1c9d8>
  408d28:	ldrb	w20, [x0]
  408d2c:	mov	x19, x0
  408d30:	cbz	w20, 408d58 <ferror@plt+0x4d78>
  408d34:	bl	403b60 <__ctype_b_loc@plt>
  408d38:	ldr	x8, [x0]
  408d3c:	mov	x0, x19
  408d40:	and	x9, x20, #0xff
  408d44:	ldrh	w9, [x8, x9, lsl #1]
  408d48:	tbz	w9, #13, 408d5c <ferror@plt+0x4d7c>
  408d4c:	ldrb	w20, [x0, #1]!
  408d50:	cbnz	w20, 408d40 <ferror@plt+0x4d60>
  408d54:	b	408d5c <ferror@plt+0x4d7c>
  408d58:	mov	x0, x19
  408d5c:	mov	x9, #0x100000001           	// #4294967297
  408d60:	mov	w8, #0x1                   	// #1
  408d64:	movk	x9, #0x2000, lsl #48
  408d68:	mov	x1, x0
  408d6c:	b	408d74 <ferror@plt+0x4d94>
  408d70:	ldrb	w20, [x1, #1]!
  408d74:	and	w10, w20, #0xff
  408d78:	cmp	w10, #0x3d
  408d7c:	and	x10, x20, #0xff
  408d80:	b.hi	408d70 <ferror@plt+0x4d90>  // b.pmore
  408d84:	lsl	x10, x8, x10
  408d88:	tst	x10, x9
  408d8c:	b.eq	408d70 <ferror@plt+0x4d90>  // b.none
  408d90:	b	408d9c <ferror@plt+0x4dbc>
  408d94:	strb	wzr, [x1]
  408d98:	ldrb	w20, [x1, #1]!
  408d9c:	and	w8, w20, #0xff
  408da0:	cmp	w8, #0x20
  408da4:	b.eq	408d94 <ferror@plt+0x4db4>  // b.none
  408da8:	cmp	w8, #0x3d
  408dac:	b.eq	408d94 <ferror@plt+0x4db4>  // b.none
  408db0:	cbz	w8, 408dd0 <ferror@plt+0x4df0>
  408db4:	bl	4055a0 <ferror@plt+0x15c0>
  408db8:	mov	x0, x19
  408dbc:	bl	414cbc <ferror@plt+0x10cdc>
  408dc0:	ldp	x20, x19, [sp, #16]
  408dc4:	mov	w0, #0x1                   	// #1
  408dc8:	ldp	x29, x30, [sp], #32
  408dcc:	ret
  408dd0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  408dd4:	ldr	x3, [x8, #2296]
  408dd8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  408ddc:	add	x0, x0, #0xac7
  408de0:	mov	w1, #0x42                  	// #66
  408de4:	mov	w2, #0x1                   	// #1
  408de8:	bl	403ce0 <fwrite@plt>
  408dec:	mov	w0, #0x1                   	// #1
  408df0:	bl	403540 <exit@plt>
  408df4:	sub	sp, sp, #0x20
  408df8:	stp	x29, x30, [sp, #16]
  408dfc:	add	x29, sp, #0x10
  408e00:	cbz	x0, 408e28 <ferror@plt+0x4e48>
  408e04:	bl	403660 <opendir@plt>
  408e08:	str	x0, [sp, #8]
  408e0c:	cbz	x0, 408e1c <ferror@plt+0x4e3c>
  408e10:	add	x0, sp, #0x8
  408e14:	mov	w1, #0x8                   	// #8
  408e18:	bl	420a0c <ferror@plt+0x1ca2c>
  408e1c:	ldp	x29, x30, [sp, #16]
  408e20:	add	sp, sp, #0x20
  408e24:	ret
  408e28:	adrp	x0, 447000 <ferror@plt+0x43020>
  408e2c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  408e30:	adrp	x2, 446000 <ferror@plt+0x42020>
  408e34:	add	x0, x0, #0xf7f
  408e38:	add	x1, x1, #0x1e0
  408e3c:	add	x2, x2, #0xf89
  408e40:	bl	415dcc <ferror@plt+0x11dec>
  408e44:	mov	x0, xzr
  408e48:	ldp	x29, x30, [sp, #16]
  408e4c:	add	sp, sp, #0x20
  408e50:	ret
  408e54:	stp	x29, x30, [sp, #-64]!
  408e58:	stp	x20, x19, [sp, #48]
  408e5c:	mov	x19, x2
  408e60:	mov	x20, x0
  408e64:	str	x23, [sp, #16]
  408e68:	stp	x22, x21, [sp, #32]
  408e6c:	mov	x29, sp
  408e70:	cbz	x0, 408f14 <ferror@plt+0x4f34>
  408e74:	mov	x0, x20
  408e78:	bl	403660 <opendir@plt>
  408e7c:	str	x0, [x29, #24]
  408e80:	cbz	x0, 408e94 <ferror@plt+0x4eb4>
  408e84:	add	x0, x29, #0x18
  408e88:	mov	w1, #0x8                   	// #8
  408e8c:	bl	420a0c <ferror@plt+0x1ca2c>
  408e90:	cbnz	x0, 408f00 <ferror@plt+0x4f20>
  408e94:	bl	403ee0 <__errno_location@plt>
  408e98:	ldr	w21, [x0]
  408e9c:	mov	x1, #0xffffffffffffffff    	// #-1
  408ea0:	mov	x0, x20
  408ea4:	mov	x2, xzr
  408ea8:	mov	x3, xzr
  408eac:	mov	x4, xzr
  408eb0:	bl	4395d4 <ferror@plt+0x355f4>
  408eb4:	mov	x20, x0
  408eb8:	bl	40a1cc <ferror@plt+0x61ec>
  408ebc:	mov	w22, w0
  408ec0:	mov	w0, w21
  408ec4:	bl	40a20c <ferror@plt+0x622c>
  408ec8:	mov	w23, w0
  408ecc:	mov	w0, w21
  408ed0:	bl	421238 <ferror@plt+0x1d258>
  408ed4:	adrp	x3, 441000 <ferror@plt+0x3d020>
  408ed8:	mov	x5, x0
  408edc:	add	x3, x3, #0x212
  408ee0:	mov	x0, x19
  408ee4:	mov	w1, w22
  408ee8:	mov	w2, w23
  408eec:	mov	x4, x20
  408ef0:	bl	40998c <ferror@plt+0x59ac>
  408ef4:	mov	x0, x20
  408ef8:	bl	414cbc <ferror@plt+0x10cdc>
  408efc:	mov	x0, xzr
  408f00:	ldp	x20, x19, [sp, #48]
  408f04:	ldp	x22, x21, [sp, #32]
  408f08:	ldr	x23, [sp, #16]
  408f0c:	ldp	x29, x30, [sp], #64
  408f10:	ret
  408f14:	adrp	x0, 447000 <ferror@plt+0x43020>
  408f18:	adrp	x1, 441000 <ferror@plt+0x3d020>
  408f1c:	adrp	x2, 446000 <ferror@plt+0x42020>
  408f20:	add	x0, x0, #0xf7f
  408f24:	add	x1, x1, #0x1e0
  408f28:	add	x2, x2, #0xf89
  408f2c:	bl	415dcc <ferror@plt+0x11dec>
  408f30:	b	408e94 <ferror@plt+0x4eb4>
  408f34:	stp	x29, x30, [sp, #-32]!
  408f38:	str	x19, [sp, #16]
  408f3c:	mov	x29, sp
  408f40:	cbz	x0, 408f60 <ferror@plt+0x4f80>
  408f44:	mov	x19, x0
  408f48:	mov	w0, #0x8                   	// #8
  408f4c:	bl	414b40 <ferror@plt+0x10b60>
  408f50:	str	x19, [x0]
  408f54:	ldr	x19, [sp, #16]
  408f58:	ldp	x29, x30, [sp], #32
  408f5c:	ret
  408f60:	adrp	x0, 447000 <ferror@plt+0x43020>
  408f64:	adrp	x1, 441000 <ferror@plt+0x3d020>
  408f68:	adrp	x2, 441000 <ferror@plt+0x3d020>
  408f6c:	add	x0, x0, #0xf7f
  408f70:	add	x1, x1, #0x233
  408f74:	add	x2, x2, #0x257
  408f78:	bl	415dcc <ferror@plt+0x11dec>
  408f7c:	mov	x0, xzr
  408f80:	ldr	x19, [sp, #16]
  408f84:	ldp	x29, x30, [sp], #32
  408f88:	ret
  408f8c:	stp	x29, x30, [sp, #-48]!
  408f90:	stp	x22, x21, [sp, #16]
  408f94:	stp	x20, x19, [sp, #32]
  408f98:	mov	x29, sp
  408f9c:	cbz	x0, 408ff8 <ferror@plt+0x5018>
  408fa0:	mov	x19, x0
  408fa4:	ldr	x0, [x0]
  408fa8:	bl	4039b0 <readdir@plt>
  408fac:	cbz	x0, 409014 <ferror@plt+0x5034>
  408fb0:	adrp	x20, 47d000 <ferror@plt+0x79020>
  408fb4:	adrp	x21, 441000 <ferror@plt+0x3d020>
  408fb8:	add	x20, x20, #0x7b8
  408fbc:	add	x21, x21, #0x295
  408fc0:	b	408fd0 <ferror@plt+0x4ff0>
  408fc4:	ldr	x0, [x19]
  408fc8:	bl	4039b0 <readdir@plt>
  408fcc:	cbz	x0, 409014 <ferror@plt+0x5034>
  408fd0:	add	x22, x0, #0x13
  408fd4:	mov	x0, x22
  408fd8:	mov	x1, x20
  408fdc:	bl	403b30 <strcmp@plt>
  408fe0:	cbz	w0, 408fc4 <ferror@plt+0x4fe4>
  408fe4:	mov	x0, x22
  408fe8:	mov	x1, x21
  408fec:	bl	403b30 <strcmp@plt>
  408ff0:	cbz	w0, 408fc4 <ferror@plt+0x4fe4>
  408ff4:	b	409018 <ferror@plt+0x5038>
  408ff8:	adrp	x0, 447000 <ferror@plt+0x43020>
  408ffc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409000:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409004:	add	x0, x0, #0xf7f
  409008:	add	x1, x1, #0x264
  40900c:	add	x2, x2, #0x289
  409010:	bl	415dcc <ferror@plt+0x11dec>
  409014:	mov	x22, xzr
  409018:	mov	x0, x22
  40901c:	ldp	x20, x19, [sp, #32]
  409020:	ldp	x22, x21, [sp, #16]
  409024:	ldp	x29, x30, [sp], #48
  409028:	ret
  40902c:	cbz	x0, 409038 <ferror@plt+0x5058>
  409030:	ldr	x0, [x0]
  409034:	b	403b80 <rewinddir@plt>
  409038:	adrp	x0, 447000 <ferror@plt+0x43020>
  40903c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409040:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409044:	add	x0, x0, #0xf7f
  409048:	add	x1, x1, #0x298
  40904c:	add	x2, x2, #0x289
  409050:	b	415dcc <ferror@plt+0x11dec>
  409054:	cbz	x0, 409080 <ferror@plt+0x50a0>
  409058:	stp	x29, x30, [sp, #-32]!
  40905c:	str	x19, [sp, #16]
  409060:	mov	x19, x0
  409064:	ldr	x0, [x0]
  409068:	mov	x29, sp
  40906c:	bl	4039f0 <closedir@plt>
  409070:	mov	x0, x19
  409074:	ldr	x19, [sp, #16]
  409078:	ldp	x29, x30, [sp], #32
  40907c:	b	414cbc <ferror@plt+0x10cdc>
  409080:	adrp	x0, 447000 <ferror@plt+0x43020>
  409084:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409088:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40908c:	add	x0, x0, #0xf7f
  409090:	add	x1, x1, #0x2b2
  409094:	add	x2, x2, #0x289
  409098:	b	415dcc <ferror@plt+0x11dec>
  40909c:	stp	x29, x30, [sp, #-80]!
  4090a0:	str	x25, [sp, #16]
  4090a4:	stp	x24, x23, [sp, #32]
  4090a8:	stp	x22, x21, [sp, #48]
  4090ac:	stp	x20, x19, [sp, #64]
  4090b0:	mov	x29, sp
  4090b4:	cbz	x1, 409138 <ferror@plt+0x5158>
  4090b8:	mov	x20, x0
  4090bc:	cbz	x0, 409154 <ferror@plt+0x5174>
  4090c0:	ldr	x21, [x20]
  4090c4:	cbz	x21, 409154 <ferror@plt+0x5174>
  4090c8:	mov	x0, x1
  4090cc:	mov	x19, x1
  4090d0:	bl	403510 <strlen@plt>
  4090d4:	mov	x23, xzr
  4090d8:	sxtw	x22, w0
  4090dc:	mov	w24, #0x1                   	// #1
  4090e0:	mov	x25, #0x100000000           	// #4294967296
  4090e4:	b	4090f8 <ferror@plt+0x5118>
  4090e8:	ldr	x21, [x20, x24, lsl #3]
  4090ec:	add	x23, x23, x25
  4090f0:	add	x24, x24, #0x1
  4090f4:	cbz	x21, 409154 <ferror@plt+0x5174>
  4090f8:	mov	x0, x21
  4090fc:	mov	x1, x19
  409100:	mov	x2, x22
  409104:	bl	403880 <strncmp@plt>
  409108:	cbnz	w0, 4090e8 <ferror@plt+0x5108>
  40910c:	ldrb	w8, [x21, x22]
  409110:	cmp	w8, #0x3d
  409114:	b.ne	4090e8 <ferror@plt+0x5108>  // b.any
  409118:	cbz	w24, 409154 <ferror@plt+0x5174>
  40911c:	asr	x8, x23, #29
  409120:	ldr	x20, [x20, x8]
  409124:	mov	x0, x19
  409128:	bl	403510 <strlen@plt>
  40912c:	add	x8, x20, x0
  409130:	add	x0, x8, #0x1
  409134:	b	409158 <ferror@plt+0x5178>
  409138:	adrp	x0, 447000 <ferror@plt+0x43020>
  40913c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409140:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409144:	add	x0, x0, #0xf7f
  409148:	add	x1, x1, #0x2cb
  40914c:	add	x2, x2, #0x302
  409150:	bl	415dcc <ferror@plt+0x11dec>
  409154:	mov	x0, xzr
  409158:	ldp	x20, x19, [sp, #64]
  40915c:	ldp	x22, x21, [sp, #48]
  409160:	ldp	x24, x23, [sp, #32]
  409164:	ldr	x25, [sp, #16]
  409168:	ldp	x29, x30, [sp], #80
  40916c:	ret
  409170:	stp	x29, x30, [sp, #-96]!
  409174:	str	x27, [sp, #16]
  409178:	stp	x26, x25, [sp, #32]
  40917c:	stp	x24, x23, [sp, #48]
  409180:	stp	x22, x21, [sp, #64]
  409184:	stp	x20, x19, [sp, #80]
  409188:	mov	x29, sp
  40918c:	cbz	x1, 4092a0 <ferror@plt+0x52c0>
  409190:	mov	x21, x1
  409194:	mov	x19, x0
  409198:	mov	w1, #0x3d                  	// #61
  40919c:	mov	x0, x21
  4091a0:	mov	w22, w3
  4091a4:	mov	x20, x2
  4091a8:	bl	403ca0 <strchr@plt>
  4091ac:	cbnz	x0, 4092bc <ferror@plt+0x52dc>
  4091b0:	cbz	x19, 409248 <ferror@plt+0x5268>
  4091b4:	ldr	x23, [x19]
  4091b8:	cbz	x23, 409238 <ferror@plt+0x5258>
  4091bc:	mov	x0, x21
  4091c0:	bl	403510 <strlen@plt>
  4091c4:	mov	x25, xzr
  4091c8:	sxtw	x24, w0
  4091cc:	mov	w26, #0x1                   	// #1
  4091d0:	mov	x27, #0x100000000           	// #4294967296
  4091d4:	b	4091e8 <ferror@plt+0x5208>
  4091d8:	ldr	x23, [x19, x26, lsl #3]
  4091dc:	add	x25, x25, x27
  4091e0:	add	x26, x26, #0x1
  4091e4:	cbz	x23, 409238 <ferror@plt+0x5258>
  4091e8:	mov	x0, x23
  4091ec:	mov	x1, x21
  4091f0:	mov	x2, x24
  4091f4:	bl	403880 <strncmp@plt>
  4091f8:	cbnz	w0, 4091d8 <ferror@plt+0x51f8>
  4091fc:	ldrb	w8, [x23, x24]
  409200:	cmp	w8, #0x3d
  409204:	b.ne	4091d8 <ferror@plt+0x51f8>  // b.any
  409208:	cbz	w26, 409238 <ferror@plt+0x5258>
  40920c:	cbz	w22, 409280 <ferror@plt+0x52a0>
  409210:	asr	x22, x25, #29
  409214:	ldr	x0, [x19, x22]
  409218:	bl	414cbc <ferror@plt+0x10cdc>
  40921c:	adrp	x0, 441000 <ferror@plt+0x3d020>
  409220:	add	x0, x0, #0x37d
  409224:	mov	x1, x21
  409228:	mov	x2, x20
  40922c:	bl	420b78 <ferror@plt+0x1cb98>
  409230:	str	x0, [x19, x22]
  409234:	b	409280 <ferror@plt+0x52a0>
  409238:	mov	x0, x19
  40923c:	bl	423024 <ferror@plt+0x1f044>
  409240:	mov	w22, w0
  409244:	b	40924c <ferror@plt+0x526c>
  409248:	mov	w22, wzr
  40924c:	add	w8, w22, #0x2
  409250:	sxtw	x1, w8
  409254:	mov	w2, #0x8                   	// #8
  409258:	mov	x0, x19
  40925c:	bl	414eb8 <ferror@plt+0x10ed8>
  409260:	mov	x19, x0
  409264:	adrp	x0, 441000 <ferror@plt+0x3d020>
  409268:	add	x0, x0, #0x37d
  40926c:	mov	x1, x21
  409270:	mov	x2, x20
  409274:	bl	420b78 <ferror@plt+0x1cb98>
  409278:	add	x8, x19, w22, sxtw #3
  40927c:	stp	x0, xzr, [x8]
  409280:	mov	x0, x19
  409284:	ldp	x20, x19, [sp, #80]
  409288:	ldp	x22, x21, [sp, #64]
  40928c:	ldp	x24, x23, [sp, #48]
  409290:	ldp	x26, x25, [sp, #32]
  409294:	ldr	x27, [sp, #16]
  409298:	ldp	x29, x30, [sp], #96
  40929c:	ret
  4092a0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4092a4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4092a8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  4092ac:	add	x0, x0, #0xf7f
  4092b0:	add	x1, x1, #0x313
  4092b4:	add	x2, x2, #0x302
  4092b8:	b	4092d4 <ferror@plt+0x52f4>
  4092bc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4092c0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4092c4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  4092c8:	add	x0, x0, #0xf7f
  4092cc:	add	x1, x1, #0x313
  4092d0:	add	x2, x2, #0x35e
  4092d4:	bl	415dcc <ferror@plt+0x11dec>
  4092d8:	mov	x19, xzr
  4092dc:	b	409280 <ferror@plt+0x52a0>
  4092e0:	stp	x29, x30, [sp, #-64]!
  4092e4:	stp	x24, x23, [sp, #16]
  4092e8:	stp	x22, x21, [sp, #32]
  4092ec:	stp	x20, x19, [sp, #48]
  4092f0:	mov	x29, sp
  4092f4:	cbz	x1, 409394 <ferror@plt+0x53b4>
  4092f8:	mov	x20, x1
  4092fc:	mov	x19, x0
  409300:	mov	w1, #0x3d                  	// #61
  409304:	mov	x0, x20
  409308:	bl	403ca0 <strchr@plt>
  40930c:	cbnz	x0, 4093b0 <ferror@plt+0x53d0>
  409310:	cbz	x19, 40937c <ferror@plt+0x539c>
  409314:	ldr	x22, [x19]
  409318:	mov	x23, x19
  40931c:	cbz	x22, 409378 <ferror@plt+0x5398>
  409320:	mov	x0, x20
  409324:	bl	403510 <strlen@plt>
  409328:	sxtw	x21, w0
  40932c:	add	x24, x19, #0x8
  409330:	mov	x23, x19
  409334:	b	409348 <ferror@plt+0x5368>
  409338:	ldur	x8, [x24, #-8]
  40933c:	str	x8, [x23], #8
  409340:	ldr	x22, [x24], #8
  409344:	cbz	x22, 409378 <ferror@plt+0x5398>
  409348:	mov	x0, x22
  40934c:	mov	x1, x20
  409350:	mov	x2, x21
  409354:	bl	403880 <strncmp@plt>
  409358:	cbnz	w0, 409338 <ferror@plt+0x5358>
  40935c:	ldrb	w8, [x22, x21]
  409360:	cmp	w8, #0x3d
  409364:	b.ne	409338 <ferror@plt+0x5358>  // b.any
  409368:	mov	x0, x22
  40936c:	bl	414cbc <ferror@plt+0x10cdc>
  409370:	ldr	x22, [x24], #8
  409374:	cbnz	x22, 409348 <ferror@plt+0x5368>
  409378:	str	xzr, [x23]
  40937c:	mov	x0, x19
  409380:	ldp	x20, x19, [sp, #48]
  409384:	ldp	x22, x21, [sp, #32]
  409388:	ldp	x24, x23, [sp, #16]
  40938c:	ldp	x29, x30, [sp], #64
  409390:	ret
  409394:	adrp	x0, 447000 <ferror@plt+0x43020>
  409398:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40939c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  4093a0:	add	x0, x0, #0xf7f
  4093a4:	add	x1, x1, #0x383
  4093a8:	add	x2, x2, #0x302
  4093ac:	b	4093c8 <ferror@plt+0x53e8>
  4093b0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4093b4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4093b8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  4093bc:	add	x0, x0, #0xf7f
  4093c0:	add	x1, x1, #0x383
  4093c4:	add	x2, x2, #0x35e
  4093c8:	bl	415dcc <ferror@plt+0x11dec>
  4093cc:	mov	x19, xzr
  4093d0:	b	40937c <ferror@plt+0x539c>
  4093d4:	cbz	x0, 4093dc <ferror@plt+0x53fc>
  4093d8:	b	403ef0 <getenv@plt>
  4093dc:	stp	x29, x30, [sp, #-16]!
  4093e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4093e4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4093e8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  4093ec:	add	x0, x0, #0xf7f
  4093f0:	add	x1, x1, #0x3b7
  4093f4:	add	x2, x2, #0x302
  4093f8:	mov	x29, sp
  4093fc:	bl	415dcc <ferror@plt+0x11dec>
  409400:	mov	x0, xzr
  409404:	ldp	x29, x30, [sp], #16
  409408:	ret
  40940c:	stp	x29, x30, [sp, #-48]!
  409410:	str	x21, [sp, #16]
  409414:	stp	x20, x19, [sp, #32]
  409418:	mov	x29, sp
  40941c:	cbz	x0, 409460 <ferror@plt+0x5480>
  409420:	mov	x20, x1
  409424:	mov	w1, #0x3d                  	// #61
  409428:	mov	w19, w2
  40942c:	mov	x21, x0
  409430:	bl	403ca0 <strchr@plt>
  409434:	cbnz	x0, 40947c <ferror@plt+0x549c>
  409438:	mov	x0, x21
  40943c:	mov	x1, x20
  409440:	mov	w2, w19
  409444:	bl	4035f0 <setenv@plt>
  409448:	cmp	w0, #0x0
  40944c:	cset	w0, eq  // eq = none
  409450:	ldp	x20, x19, [sp, #32]
  409454:	ldr	x21, [sp, #16]
  409458:	ldp	x29, x30, [sp], #48
  40945c:	ret
  409460:	adrp	x0, 447000 <ferror@plt+0x43020>
  409464:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409468:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40946c:	add	x0, x0, #0xf7f
  409470:	add	x1, x1, #0x3dc
  409474:	add	x2, x2, #0x302
  409478:	b	409494 <ferror@plt+0x54b4>
  40947c:	adrp	x0, 447000 <ferror@plt+0x43020>
  409480:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409484:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409488:	add	x0, x0, #0xf7f
  40948c:	add	x1, x1, #0x3dc
  409490:	add	x2, x2, #0x35e
  409494:	bl	415dcc <ferror@plt+0x11dec>
  409498:	mov	w0, wzr
  40949c:	ldp	x20, x19, [sp, #32]
  4094a0:	ldr	x21, [sp, #16]
  4094a4:	ldp	x29, x30, [sp], #48
  4094a8:	ret
  4094ac:	stp	x29, x30, [sp, #-32]!
  4094b0:	str	x19, [sp, #16]
  4094b4:	mov	x29, sp
  4094b8:	cbz	x0, 4094dc <ferror@plt+0x54fc>
  4094bc:	mov	w1, #0x3d                  	// #61
  4094c0:	mov	x19, x0
  4094c4:	bl	403ca0 <strchr@plt>
  4094c8:	cbnz	x0, 4094f8 <ferror@plt+0x5518>
  4094cc:	mov	x0, x19
  4094d0:	ldr	x19, [sp, #16]
  4094d4:	ldp	x29, x30, [sp], #32
  4094d8:	b	403d70 <unsetenv@plt>
  4094dc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4094e0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4094e4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  4094e8:	add	x0, x0, #0xf7f
  4094ec:	add	x1, x1, #0x416
  4094f0:	add	x2, x2, #0x302
  4094f4:	b	409510 <ferror@plt+0x5530>
  4094f8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4094fc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409500:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409504:	add	x0, x0, #0xf7f
  409508:	add	x1, x1, #0x416
  40950c:	add	x2, x2, #0x35e
  409510:	ldr	x19, [sp, #16]
  409514:	ldp	x29, x30, [sp], #32
  409518:	b	415dcc <ferror@plt+0x11dec>
  40951c:	stp	x29, x30, [sp, #-64]!
  409520:	stp	x22, x21, [sp, #32]
  409524:	adrp	x21, 491000 <ferror@plt+0x8d020>
  409528:	ldr	x0, [x21, #2312]
  40952c:	stp	x24, x23, [sp, #16]
  409530:	stp	x20, x19, [sp, #48]
  409534:	mov	x29, sp
  409538:	bl	423024 <ferror@plt+0x1f044>
  40953c:	add	w8, w0, #0x1
  409540:	mov	w20, w0
  409544:	sxtw	x0, w8
  409548:	mov	w1, #0x8                   	// #8
  40954c:	bl	414e30 <ferror@plt+0x10e50>
  409550:	cmp	w20, #0x1
  409554:	mov	x19, x0
  409558:	b.lt	4095b0 <ferror@plt+0x55d0>  // b.tstop
  40955c:	mov	w8, w20
  409560:	mov	x23, xzr
  409564:	mov	w22, wzr
  409568:	lsl	x24, x8, #3
  40956c:	b	40957c <ferror@plt+0x559c>
  409570:	add	x23, x23, #0x8
  409574:	cmp	x24, x23
  409578:	b.eq	4095b4 <ferror@plt+0x55d4>  // b.none
  40957c:	ldr	x8, [x21, #2312]
  409580:	mov	w1, #0x3d                  	// #61
  409584:	ldr	x20, [x8, x23]
  409588:	mov	x0, x20
  40958c:	bl	403ca0 <strchr@plt>
  409590:	cbz	x0, 409570 <ferror@plt+0x5590>
  409594:	sub	x1, x0, x20
  409598:	mov	x0, x20
  40959c:	bl	420a5c <ferror@plt+0x1ca7c>
  4095a0:	add	w8, w22, #0x1
  4095a4:	str	x0, [x19, w22, sxtw #3]
  4095a8:	mov	w22, w8
  4095ac:	b	409570 <ferror@plt+0x5590>
  4095b0:	mov	w22, wzr
  4095b4:	str	xzr, [x19, w22, sxtw #3]
  4095b8:	mov	x0, x19
  4095bc:	ldp	x20, x19, [sp, #48]
  4095c0:	ldp	x22, x21, [sp, #32]
  4095c4:	ldp	x24, x23, [sp, #16]
  4095c8:	ldp	x29, x30, [sp], #64
  4095cc:	ret
  4095d0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4095d4:	ldr	x0, [x8, #2312]
  4095d8:	b	42255c <ferror@plt+0x1e57c>
  4095dc:	sub	sp, sp, #0x60
  4095e0:	stp	x22, x21, [sp, #64]
  4095e4:	stp	x20, x19, [sp, #80]
  4095e8:	mov	x20, x3
  4095ec:	mov	x19, x2
  4095f0:	mov	w21, w1
  4095f4:	mov	w22, w0
  4095f8:	stp	x29, x30, [sp, #32]
  4095fc:	str	x23, [sp, #48]
  409600:	add	x29, sp, #0x20
  409604:	cbz	w0, 409650 <ferror@plt+0x5670>
  409608:	cbz	x19, 40967c <ferror@plt+0x569c>
  40960c:	mov	w0, #0x10                  	// #16
  409610:	bl	41e5d4 <ferror@plt+0x1a5f4>
  409614:	stp	w22, w21, [x0]
  409618:	ldp	q1, q0, [x20]
  40961c:	mov	x23, x0
  409620:	mov	x1, sp
  409624:	mov	x0, x19
  409628:	stp	q1, q0, [sp]
  40962c:	bl	420b3c <ferror@plt+0x1cb5c>
  409630:	str	x0, [x23, #8]
  409634:	mov	x0, x23
  409638:	ldp	x20, x19, [sp, #80]
  40963c:	ldp	x22, x21, [sp, #64]
  409640:	ldr	x23, [sp, #48]
  409644:	ldp	x29, x30, [sp, #32]
  409648:	add	sp, sp, #0x60
  40964c:	ret
  409650:	adrp	x0, 447000 <ferror@plt+0x43020>
  409654:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409658:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40965c:	adrp	x4, 441000 <ferror@plt+0x3d020>
  409660:	add	x0, x0, #0xf7f
  409664:	add	x1, x1, #0x435
  409668:	add	x3, x3, #0x43e
  40966c:	add	x4, x4, #0x515
  409670:	mov	w2, #0x186                 	// #390
  409674:	bl	416d14 <ferror@plt+0x12d34>
  409678:	cbnz	x19, 40960c <ferror@plt+0x562c>
  40967c:	adrp	x0, 447000 <ferror@plt+0x43020>
  409680:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409684:	adrp	x3, 441000 <ferror@plt+0x3d020>
  409688:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  40968c:	add	x0, x0, #0xf7f
  409690:	add	x1, x1, #0x435
  409694:	add	x3, x3, #0x43e
  409698:	add	x4, x4, #0xfa2
  40969c:	mov	w2, #0x187                 	// #391
  4096a0:	bl	416d14 <ferror@plt+0x12d34>
  4096a4:	b	40960c <ferror@plt+0x562c>
  4096a8:	sub	sp, sp, #0x150
  4096ac:	stp	x29, x30, [sp, #272]
  4096b0:	str	x28, [sp, #288]
  4096b4:	stp	x22, x21, [sp, #304]
  4096b8:	stp	x20, x19, [sp, #320]
  4096bc:	add	x29, sp, #0x110
  4096c0:	stp	x3, x4, [sp, #136]
  4096c4:	stp	x5, x6, [sp, #152]
  4096c8:	str	x7, [sp, #168]
  4096cc:	stp	q1, q2, [sp, #16]
  4096d0:	stp	q3, q4, [sp, #48]
  4096d4:	str	q0, [sp]
  4096d8:	stp	q5, q6, [sp, #80]
  4096dc:	str	q7, [sp, #112]
  4096e0:	cbz	x2, 409764 <ferror@plt+0x5784>
  4096e4:	mov	w21, w0
  4096e8:	cbz	w0, 409780 <ferror@plt+0x57a0>
  4096ec:	mov	x8, #0xffffffffffffffd8    	// #-40
  4096f0:	mov	x10, sp
  4096f4:	add	x11, sp, #0x88
  4096f8:	movk	x8, #0xff80, lsl #32
  4096fc:	add	x9, x29, #0x40
  409700:	add	x10, x10, #0x80
  409704:	add	x11, x11, #0x28
  409708:	stp	x10, x8, [x29, #-48]
  40970c:	stp	x9, x11, [x29, #-64]
  409710:	ldp	q0, q1, [x29, #-64]
  409714:	mov	w0, #0x10                  	// #16
  409718:	mov	x19, x2
  40971c:	mov	w20, w1
  409720:	stp	q0, q1, [x29, #-96]
  409724:	bl	41e5d4 <ferror@plt+0x1a5f4>
  409728:	ldp	q0, q1, [x29, #-96]
  40972c:	mov	x22, x0
  409730:	stp	w21, w20, [x0]
  409734:	sub	x1, x29, #0x20
  409738:	mov	x0, x19
  40973c:	stp	q0, q1, [x29, #-32]
  409740:	bl	420b3c <ferror@plt+0x1cb5c>
  409744:	str	x0, [x22, #8]
  409748:	mov	x0, x22
  40974c:	ldp	x20, x19, [sp, #320]
  409750:	ldp	x22, x21, [sp, #304]
  409754:	ldr	x28, [sp, #288]
  409758:	ldp	x29, x30, [sp, #272]
  40975c:	add	sp, sp, #0x150
  409760:	ret
  409764:	adrp	x0, 447000 <ferror@plt+0x43020>
  409768:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40976c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  409770:	add	x0, x0, #0xf7f
  409774:	add	x1, x1, #0x451
  409778:	add	x2, x2, #0xfa2
  40977c:	b	409798 <ferror@plt+0x57b8>
  409780:	adrp	x0, 447000 <ferror@plt+0x43020>
  409784:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409788:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40978c:	add	x0, x0, #0xf7f
  409790:	add	x1, x1, #0x451
  409794:	add	x2, x2, #0x515
  409798:	bl	415dcc <ferror@plt+0x11dec>
  40979c:	mov	x22, xzr
  4097a0:	b	409748 <ferror@plt+0x5768>
  4097a4:	stp	x29, x30, [sp, #-48]!
  4097a8:	stp	x22, x21, [sp, #16]
  4097ac:	stp	x20, x19, [sp, #32]
  4097b0:	mov	x29, sp
  4097b4:	cbz	x2, 4097f8 <ferror@plt+0x5818>
  4097b8:	mov	w22, w0
  4097bc:	cbz	w0, 409814 <ferror@plt+0x5834>
  4097c0:	mov	w0, #0x10                  	// #16
  4097c4:	mov	x19, x2
  4097c8:	mov	w20, w1
  4097cc:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4097d0:	mov	x21, x0
  4097d4:	stp	w22, w20, [x0]
  4097d8:	mov	x0, x19
  4097dc:	bl	4209b8 <ferror@plt+0x1c9d8>
  4097e0:	str	x0, [x21, #8]
  4097e4:	mov	x0, x21
  4097e8:	ldp	x20, x19, [sp, #32]
  4097ec:	ldp	x22, x21, [sp, #16]
  4097f0:	ldp	x29, x30, [sp], #48
  4097f4:	ret
  4097f8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4097fc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409800:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409804:	add	x0, x0, #0xf7f
  409808:	add	x1, x1, #0x487
  40980c:	add	x2, x2, #0x528
  409810:	b	40982c <ferror@plt+0x584c>
  409814:	adrp	x0, 447000 <ferror@plt+0x43020>
  409818:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40981c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409820:	add	x0, x0, #0xf7f
  409824:	add	x1, x1, #0x487
  409828:	add	x2, x2, #0x515
  40982c:	bl	415dcc <ferror@plt+0x11dec>
  409830:	mov	x21, xzr
  409834:	b	4097e4 <ferror@plt+0x5804>
  409838:	cbz	x0, 409868 <ferror@plt+0x5888>
  40983c:	stp	x29, x30, [sp, #-32]!
  409840:	str	x19, [sp, #16]
  409844:	mov	x19, x0
  409848:	ldr	x0, [x0, #8]
  40984c:	mov	x29, sp
  409850:	bl	414cbc <ferror@plt+0x10cdc>
  409854:	mov	x1, x19
  409858:	ldr	x19, [sp, #16]
  40985c:	mov	w0, #0x10                  	// #16
  409860:	ldp	x29, x30, [sp], #32
  409864:	b	41efb0 <ferror@plt+0x1afd0>
  409868:	adrp	x0, 447000 <ferror@plt+0x43020>
  40986c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409870:	adrp	x2, 445000 <ferror@plt+0x41020>
  409874:	add	x0, x0, #0xf7f
  409878:	add	x1, x1, #0x4c0
  40987c:	add	x2, x2, #0x754
  409880:	b	415dcc <ferror@plt+0x11dec>
  409884:	stp	x29, x30, [sp, #-32]!
  409888:	stp	x20, x19, [sp, #16]
  40988c:	mov	x29, sp
  409890:	cbz	x0, 4098d8 <ferror@plt+0x58f8>
  409894:	ldr	w8, [x0]
  409898:	mov	x19, x0
  40989c:	cbz	w8, 409908 <ferror@plt+0x5928>
  4098a0:	ldr	x8, [x19, #8]
  4098a4:	cbz	x8, 409938 <ferror@plt+0x5958>
  4098a8:	mov	w0, #0x10                  	// #16
  4098ac:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4098b0:	ldr	x8, [x19]
  4098b4:	mov	x20, x0
  4098b8:	str	x8, [x0]
  4098bc:	ldr	x0, [x19, #8]
  4098c0:	bl	4209b8 <ferror@plt+0x1c9d8>
  4098c4:	str	x0, [x20, #8]
  4098c8:	mov	x0, x20
  4098cc:	ldp	x20, x19, [sp, #16]
  4098d0:	ldp	x29, x30, [sp], #32
  4098d4:	ret
  4098d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4098dc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4098e0:	adrp	x2, 445000 <ferror@plt+0x41020>
  4098e4:	add	x0, x0, #0xf7f
  4098e8:	add	x1, x1, #0x4dc
  4098ec:	add	x2, x2, #0x754
  4098f0:	bl	415dcc <ferror@plt+0x11dec>
  4098f4:	mov	x20, xzr
  4098f8:	mov	x0, x20
  4098fc:	ldp	x20, x19, [sp, #16]
  409900:	ldp	x29, x30, [sp], #32
  409904:	ret
  409908:	adrp	x0, 447000 <ferror@plt+0x43020>
  40990c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409910:	adrp	x3, 441000 <ferror@plt+0x3d020>
  409914:	adrp	x4, 441000 <ferror@plt+0x3d020>
  409918:	add	x0, x0, #0xf7f
  40991c:	add	x1, x1, #0x435
  409920:	add	x3, x3, #0x501
  409924:	add	x4, x4, #0x50e
  409928:	mov	w2, #0x1f0                 	// #496
  40992c:	bl	416d14 <ferror@plt+0x12d34>
  409930:	ldr	x8, [x19, #8]
  409934:	cbnz	x8, 4098a8 <ferror@plt+0x58c8>
  409938:	adrp	x0, 447000 <ferror@plt+0x43020>
  40993c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409940:	adrp	x3, 441000 <ferror@plt+0x3d020>
  409944:	adrp	x4, 441000 <ferror@plt+0x3d020>
  409948:	add	x0, x0, #0xf7f
  40994c:	add	x1, x1, #0x435
  409950:	add	x3, x3, #0x501
  409954:	add	x4, x4, #0x521
  409958:	mov	w2, #0x1f1                 	// #497
  40995c:	bl	416d14 <ferror@plt+0x12d34>
  409960:	b	4098a8 <ferror@plt+0x58c8>
  409964:	cbz	x0, 409980 <ferror@plt+0x59a0>
  409968:	ldr	w8, [x0]
  40996c:	cmp	w8, w1
  409970:	b.ne	409984 <ferror@plt+0x59a4>  // b.any
  409974:	ldr	w8, [x0, #4]
  409978:	cmp	w8, w2
  40997c:	cset	w0, eq  // eq = none
  409980:	ret
  409984:	mov	w0, wzr
  409988:	ret
  40998c:	sub	sp, sp, #0x140
  409990:	stp	x29, x30, [sp, #256]
  409994:	stp	x28, x23, [sp, #272]
  409998:	stp	x22, x21, [sp, #288]
  40999c:	stp	x20, x19, [sp, #304]
  4099a0:	add	x29, sp, #0x100
  4099a4:	stp	x4, x5, [sp, #128]
  4099a8:	stp	x6, x7, [sp, #144]
  4099ac:	stp	q0, q1, [sp]
  4099b0:	stp	q2, q3, [sp, #32]
  4099b4:	stp	q4, q5, [sp, #64]
  4099b8:	stp	q6, q7, [sp, #96]
  4099bc:	cbz	x0, 409a44 <ferror@plt+0x5a64>
  4099c0:	mov	x8, #0xffffffffffffffe0    	// #-32
  4099c4:	mov	x10, sp
  4099c8:	add	x11, sp, #0x80
  4099cc:	movk	x8, #0xff80, lsl #32
  4099d0:	add	x9, x29, #0x40
  4099d4:	add	x10, x10, #0x80
  4099d8:	add	x11, x11, #0x20
  4099dc:	stp	x10, x8, [x29, #-48]
  4099e0:	stp	x9, x11, [x29, #-64]
  4099e4:	ldp	q0, q1, [x29, #-64]
  4099e8:	mov	x20, x3
  4099ec:	mov	w21, w2
  4099f0:	mov	w22, w1
  4099f4:	mov	x19, x0
  4099f8:	stp	q0, q1, [x29, #-96]
  4099fc:	cbz	w1, 409a5c <ferror@plt+0x5a7c>
  409a00:	cbz	x20, 409a88 <ferror@plt+0x5aa8>
  409a04:	mov	w0, #0x10                  	// #16
  409a08:	bl	41e5d4 <ferror@plt+0x1a5f4>
  409a0c:	ldp	q0, q1, [x29, #-96]
  409a10:	mov	x23, x0
  409a14:	stp	w22, w21, [x0]
  409a18:	sub	x1, x29, #0x20
  409a1c:	mov	x0, x20
  409a20:	stp	q0, q1, [x29, #-32]
  409a24:	bl	420b3c <ferror@plt+0x1cb5c>
  409a28:	str	x0, [x23, #8]
  409a2c:	ldr	x8, [x19]
  409a30:	cbz	x8, 409a40 <ferror@plt+0x5a60>
  409a34:	mov	x1, x0
  409a38:	bl	409ab4 <ferror@plt+0x5ad4>
  409a3c:	b	409a44 <ferror@plt+0x5a64>
  409a40:	str	x23, [x19]
  409a44:	ldp	x20, x19, [sp, #304]
  409a48:	ldp	x22, x21, [sp, #288]
  409a4c:	ldp	x28, x23, [sp, #272]
  409a50:	ldp	x29, x30, [sp, #256]
  409a54:	add	sp, sp, #0x140
  409a58:	ret
  409a5c:	adrp	x0, 447000 <ferror@plt+0x43020>
  409a60:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409a64:	adrp	x3, 441000 <ferror@plt+0x3d020>
  409a68:	adrp	x4, 441000 <ferror@plt+0x3d020>
  409a6c:	add	x0, x0, #0xf7f
  409a70:	add	x1, x1, #0x435
  409a74:	add	x3, x3, #0x43e
  409a78:	add	x4, x4, #0x515
  409a7c:	mov	w2, #0x186                 	// #390
  409a80:	bl	416d14 <ferror@plt+0x12d34>
  409a84:	cbnz	x20, 409a04 <ferror@plt+0x5a24>
  409a88:	adrp	x0, 447000 <ferror@plt+0x43020>
  409a8c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409a90:	adrp	x3, 441000 <ferror@plt+0x3d020>
  409a94:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  409a98:	add	x0, x0, #0xf7f
  409a9c:	add	x1, x1, #0x435
  409aa0:	add	x3, x3, #0x43e
  409aa4:	add	x4, x4, #0xfa2
  409aa8:	mov	w2, #0x187                 	// #391
  409aac:	bl	416d14 <ferror@plt+0x12d34>
  409ab0:	b	409a04 <ferror@plt+0x5a24>
  409ab4:	sub	sp, sp, #0x120
  409ab8:	stp	x29, x30, [sp, #256]
  409abc:	add	x29, sp, #0x100
  409ac0:	mov	x8, #0xffffffffffffffc8    	// #-56
  409ac4:	mov	x9, sp
  409ac8:	sub	x10, x29, #0x78
  409acc:	movk	x8, #0xff80, lsl #32
  409ad0:	add	x11, x29, #0x20
  409ad4:	add	x9, x9, #0x80
  409ad8:	add	x10, x10, #0x38
  409adc:	stp	x9, x8, [x29, #-16]
  409ae0:	stp	x11, x10, [x29, #-32]
  409ae4:	stp	x1, x2, [x29, #-120]
  409ae8:	stp	x3, x4, [x29, #-104]
  409aec:	stp	x5, x6, [x29, #-88]
  409af0:	stur	x7, [x29, #-72]
  409af4:	stp	q0, q1, [sp]
  409af8:	ldp	q0, q1, [x29, #-32]
  409afc:	adrp	x0, 447000 <ferror@plt+0x43020>
  409b00:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409b04:	add	x0, x0, #0xf7f
  409b08:	add	x2, x2, #0x538
  409b0c:	sub	x3, x29, #0x40
  409b10:	mov	w1, #0x10                  	// #16
  409b14:	str	x28, [sp, #272]
  409b18:	stp	q2, q3, [sp, #32]
  409b1c:	stp	q4, q5, [sp, #64]
  409b20:	stp	q6, q7, [sp, #96]
  409b24:	stp	q0, q1, [x29, #-64]
  409b28:	bl	4160a0 <ferror@plt+0x120c0>
  409b2c:	ldr	x28, [sp, #272]
  409b30:	ldp	x29, x30, [sp, #256]
  409b34:	add	sp, sp, #0x120
  409b38:	ret
  409b3c:	stp	x29, x30, [sp, #-64]!
  409b40:	str	x23, [sp, #16]
  409b44:	stp	x22, x21, [sp, #32]
  409b48:	stp	x20, x19, [sp, #48]
  409b4c:	mov	x29, sp
  409b50:	cbz	x0, 409bf0 <ferror@plt+0x5c10>
  409b54:	mov	x20, x3
  409b58:	mov	x19, x0
  409b5c:	cbz	x3, 409ba8 <ferror@plt+0x5bc8>
  409b60:	mov	w23, w1
  409b64:	cbz	w1, 409bc4 <ferror@plt+0x5be4>
  409b68:	mov	w0, #0x10                  	// #16
  409b6c:	mov	w22, w2
  409b70:	bl	41e5d4 <ferror@plt+0x1a5f4>
  409b74:	mov	x21, x0
  409b78:	stp	w23, w22, [x0]
  409b7c:	mov	x0, x20
  409b80:	bl	4209b8 <ferror@plt+0x1c9d8>
  409b84:	str	x0, [x21, #8]
  409b88:	ldr	x8, [x19]
  409b8c:	cbz	x8, 409bec <ferror@plt+0x5c0c>
  409b90:	ldr	x1, [x21, #8]
  409b94:	ldp	x20, x19, [sp, #48]
  409b98:	ldp	x22, x21, [sp, #32]
  409b9c:	ldr	x23, [sp, #16]
  409ba0:	ldp	x29, x30, [sp], #64
  409ba4:	b	409ab4 <ferror@plt+0x5ad4>
  409ba8:	adrp	x0, 447000 <ferror@plt+0x43020>
  409bac:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409bb0:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409bb4:	add	x0, x0, #0xf7f
  409bb8:	add	x1, x1, #0x487
  409bbc:	add	x2, x2, #0x528
  409bc0:	b	409bdc <ferror@plt+0x5bfc>
  409bc4:	adrp	x0, 447000 <ferror@plt+0x43020>
  409bc8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409bcc:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409bd0:	add	x0, x0, #0xf7f
  409bd4:	add	x1, x1, #0x487
  409bd8:	add	x2, x2, #0x515
  409bdc:	bl	415dcc <ferror@plt+0x11dec>
  409be0:	mov	x21, xzr
  409be4:	ldr	x8, [x19]
  409be8:	cbnz	x8, 409b90 <ferror@plt+0x5bb0>
  409bec:	str	x21, [x19]
  409bf0:	ldp	x20, x19, [sp, #48]
  409bf4:	ldp	x22, x21, [sp, #32]
  409bf8:	ldr	x23, [sp, #16]
  409bfc:	ldp	x29, x30, [sp], #64
  409c00:	ret
  409c04:	stp	x29, x30, [sp, #-32]!
  409c08:	str	x19, [sp, #16]
  409c0c:	mov	x29, sp
  409c10:	cbz	x1, 409c60 <ferror@plt+0x5c80>
  409c14:	mov	x19, x1
  409c18:	cbz	x0, 409c34 <ferror@plt+0x5c54>
  409c1c:	ldr	x8, [x0]
  409c20:	cbz	x8, 409c50 <ferror@plt+0x5c70>
  409c24:	ldr	x1, [x19, #8]
  409c28:	ldr	x19, [sp, #16]
  409c2c:	ldp	x29, x30, [sp], #32
  409c30:	b	409ab4 <ferror@plt+0x5ad4>
  409c34:	ldr	x0, [x19, #8]
  409c38:	bl	414cbc <ferror@plt+0x10cdc>
  409c3c:	mov	x1, x19
  409c40:	ldr	x19, [sp, #16]
  409c44:	mov	w0, #0x10                  	// #16
  409c48:	ldp	x29, x30, [sp], #32
  409c4c:	b	41efb0 <ferror@plt+0x1afd0>
  409c50:	str	x19, [x0]
  409c54:	ldr	x19, [sp, #16]
  409c58:	ldp	x29, x30, [sp], #32
  409c5c:	ret
  409c60:	ldr	x19, [sp, #16]
  409c64:	adrp	x0, 447000 <ferror@plt+0x43020>
  409c68:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409c6c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409c70:	add	x0, x0, #0xf7f
  409c74:	add	x1, x1, #0x5fe
  409c78:	add	x2, x2, #0x62a
  409c7c:	ldp	x29, x30, [sp], #32
  409c80:	b	415dcc <ferror@plt+0x11dec>
  409c84:	stp	x29, x30, [sp, #-32]!
  409c88:	stp	x20, x19, [sp, #16]
  409c8c:	mov	x29, sp
  409c90:	cbz	x0, 409cb8 <ferror@plt+0x5cd8>
  409c94:	ldr	x20, [x0]
  409c98:	mov	x19, x0
  409c9c:	cbz	x20, 409cb8 <ferror@plt+0x5cd8>
  409ca0:	ldr	x0, [x20, #8]
  409ca4:	bl	414cbc <ferror@plt+0x10cdc>
  409ca8:	mov	w0, #0x10                  	// #16
  409cac:	mov	x1, x20
  409cb0:	bl	41efb0 <ferror@plt+0x1afd0>
  409cb4:	str	xzr, [x19]
  409cb8:	ldp	x20, x19, [sp, #16]
  409cbc:	ldp	x29, x30, [sp], #32
  409cc0:	ret
  409cc4:	sub	sp, sp, #0x120
  409cc8:	stp	x29, x30, [sp, #240]
  409ccc:	add	x29, sp, #0xf0
  409cd0:	stp	x28, x21, [sp, #256]
  409cd4:	stp	x20, x19, [sp, #272]
  409cd8:	stp	x2, x3, [x29, #-112]
  409cdc:	stp	x4, x5, [x29, #-96]
  409ce0:	stp	x6, x7, [x29, #-80]
  409ce4:	stp	q1, q2, [sp, #16]
  409ce8:	stp	q3, q4, [sp, #48]
  409cec:	str	q0, [sp]
  409cf0:	stp	q5, q6, [sp, #80]
  409cf4:	str	q7, [sp, #112]
  409cf8:	cbz	x0, 409d6c <ferror@plt+0x5d8c>
  409cfc:	ldr	x9, [x0]
  409d00:	cbz	x9, 409d6c <ferror@plt+0x5d8c>
  409d04:	mov	x9, #0xffffffffffffffd0    	// #-48
  409d08:	mov	x11, sp
  409d0c:	sub	x12, x29, #0x70
  409d10:	movk	x9, #0xff80, lsl #32
  409d14:	add	x10, x29, #0x30
  409d18:	add	x11, x11, #0x80
  409d1c:	add	x12, x12, #0x30
  409d20:	stp	x11, x9, [x29, #-48]
  409d24:	stp	x10, x12, [x29, #-64]
  409d28:	ldp	q0, q1, [x29, #-64]
  409d2c:	ldr	x21, [x0]
  409d30:	mov	x8, x1
  409d34:	sub	x1, x29, #0x20
  409d38:	mov	x0, x8
  409d3c:	stp	q0, q1, [x29, #-32]
  409d40:	bl	420b3c <ferror@plt+0x1cb5c>
  409d44:	ldr	x19, [x21, #8]
  409d48:	mov	x2, xzr
  409d4c:	mov	x20, x0
  409d50:	mov	x1, x19
  409d54:	bl	420c00 <ferror@plt+0x1cc20>
  409d58:	str	x0, [x21, #8]
  409d5c:	mov	x0, x19
  409d60:	bl	414cbc <ferror@plt+0x10cdc>
  409d64:	mov	x0, x20
  409d68:	bl	414cbc <ferror@plt+0x10cdc>
  409d6c:	ldp	x20, x19, [sp, #272]
  409d70:	ldp	x28, x21, [sp, #256]
  409d74:	ldp	x29, x30, [sp, #240]
  409d78:	add	sp, sp, #0x120
  409d7c:	ret
  409d80:	sub	sp, sp, #0x120
  409d84:	stp	x29, x30, [sp, #240]
  409d88:	stp	x20, x19, [sp, #272]
  409d8c:	add	x29, sp, #0xf0
  409d90:	mov	x19, x2
  409d94:	mov	x20, x0
  409d98:	stp	x28, x21, [sp, #256]
  409d9c:	stp	x3, x4, [x29, #-104]
  409da0:	stp	x5, x6, [x29, #-88]
  409da4:	stur	x7, [x29, #-72]
  409da8:	stp	q1, q2, [sp, #16]
  409dac:	stp	q3, q4, [sp, #48]
  409db0:	str	q0, [sp]
  409db4:	stp	q5, q6, [sp, #80]
  409db8:	str	q7, [sp, #112]
  409dbc:	cbz	x1, 409e84 <ferror@plt+0x5ea4>
  409dc0:	mov	x21, x1
  409dc4:	cbz	x20, 409de4 <ferror@plt+0x5e04>
  409dc8:	ldr	x8, [x20]
  409dcc:	cbz	x8, 409e08 <ferror@plt+0x5e28>
  409dd0:	ldr	x1, [x21, #8]
  409dd4:	bl	409ab4 <ferror@plt+0x5ad4>
  409dd8:	ldr	x8, [x20]
  409ddc:	cbnz	x8, 409e0c <ferror@plt+0x5e2c>
  409de0:	b	409e70 <ferror@plt+0x5e90>
  409de4:	ldr	x0, [x21, #8]
  409de8:	bl	414cbc <ferror@plt+0x10cdc>
  409dec:	mov	x1, x21
  409df0:	ldp	x20, x19, [sp, #272]
  409df4:	ldp	x28, x21, [sp, #256]
  409df8:	ldp	x29, x30, [sp, #240]
  409dfc:	mov	w0, #0x10                  	// #16
  409e00:	add	sp, sp, #0x120
  409e04:	b	41efb0 <ferror@plt+0x1afd0>
  409e08:	str	x21, [x20]
  409e0c:	mov	x8, #0xffffffffffffffd8    	// #-40
  409e10:	mov	x10, sp
  409e14:	sub	x11, x29, #0x68
  409e18:	movk	x8, #0xff80, lsl #32
  409e1c:	add	x9, x29, #0x30
  409e20:	add	x10, x10, #0x80
  409e24:	add	x11, x11, #0x28
  409e28:	stp	x10, x8, [x29, #-48]
  409e2c:	stp	x9, x11, [x29, #-64]
  409e30:	ldp	q0, q1, [x29, #-64]
  409e34:	ldr	x21, [x20]
  409e38:	sub	x1, x29, #0x20
  409e3c:	mov	x0, x19
  409e40:	stp	q0, q1, [x29, #-32]
  409e44:	bl	420b3c <ferror@plt+0x1cb5c>
  409e48:	ldr	x19, [x21, #8]
  409e4c:	mov	x2, xzr
  409e50:	mov	x20, x0
  409e54:	mov	x1, x19
  409e58:	bl	420c00 <ferror@plt+0x1cc20>
  409e5c:	str	x0, [x21, #8]
  409e60:	mov	x0, x19
  409e64:	bl	414cbc <ferror@plt+0x10cdc>
  409e68:	mov	x0, x20
  409e6c:	bl	414cbc <ferror@plt+0x10cdc>
  409e70:	ldp	x20, x19, [sp, #272]
  409e74:	ldp	x28, x21, [sp, #256]
  409e78:	ldp	x29, x30, [sp, #240]
  409e7c:	add	sp, sp, #0x120
  409e80:	ret
  409e84:	adrp	x0, 447000 <ferror@plt+0x43020>
  409e88:	adrp	x1, 441000 <ferror@plt+0x3d020>
  409e8c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  409e90:	add	x0, x0, #0xf7f
  409e94:	add	x1, x1, #0x5fe
  409e98:	add	x2, x2, #0x62a
  409e9c:	bl	415dcc <ferror@plt+0x11dec>
  409ea0:	cbnz	x20, 409dd8 <ferror@plt+0x5df8>
  409ea4:	b	409e70 <ferror@plt+0x5e90>
  409ea8:	sub	sp, sp, #0xc0
  409eac:	stp	x29, x30, [sp, #128]
  409eb0:	stp	x24, x23, [sp, #144]
  409eb4:	stp	x22, x21, [sp, #160]
  409eb8:	stp	x20, x19, [sp, #176]
  409ebc:	add	x29, sp, #0x80
  409ec0:	cbz	x0, 409fa0 <ferror@plt+0x5fc0>
  409ec4:	ldrb	w8, [x0]
  409ec8:	cbz	w8, 409fa0 <ferror@plt+0x5fc0>
  409ecc:	mov	w19, w1
  409ed0:	bl	4209b8 <ferror@plt+0x1c9d8>
  409ed4:	mov	x20, x0
  409ed8:	cbz	x0, 40a004 <ferror@plt+0x6024>
  409edc:	ldrb	w8, [x20]
  409ee0:	mov	x22, x20
  409ee4:	cmp	w8, #0x2f
  409ee8:	b.ne	409efc <ferror@plt+0x5f1c>  // b.any
  409eec:	mov	x22, x20
  409ef0:	ldrb	w8, [x22, #1]!
  409ef4:	cmp	w8, #0x2f
  409ef8:	b.eq	409ef0 <ferror@plt+0x5f10>  // b.none
  409efc:	mov	w23, #0x2f                  	// #47
  409f00:	b	409f08 <ferror@plt+0x5f28>
  409f04:	add	x22, x22, #0x1
  409f08:	ldrb	w8, [x22]
  409f0c:	cbz	w8, 409f54 <ferror@plt+0x5f74>
  409f10:	cmp	w8, #0x2f
  409f14:	b.ne	409f04 <ferror@plt+0x5f24>  // b.any
  409f18:	strb	wzr, [x22]
  409f1c:	mov	x0, x20
  409f20:	mov	w1, wzr
  409f24:	bl	403ac0 <access@plt>
  409f28:	cbz	w0, 409f68 <ferror@plt+0x5f88>
  409f2c:	mov	x0, x20
  409f30:	mov	w1, w19
  409f34:	bl	403f80 <mkdir@plt>
  409f38:	cmn	w0, #0x1
  409f3c:	b.ne	409f88 <ferror@plt+0x5fa8>  // b.any
  409f40:	bl	403ee0 <__errno_location@plt>
  409f44:	ldr	w24, [x0]
  409f48:	cmp	w24, #0x11
  409f4c:	b.eq	409f88 <ferror@plt+0x5fa8>  // b.none
  409f50:	b	409fec <ferror@plt+0x600c>
  409f54:	mov	x22, xzr
  409f58:	mov	x0, x20
  409f5c:	mov	w1, wzr
  409f60:	bl	403ac0 <access@plt>
  409f64:	cbnz	w0, 409f2c <ferror@plt+0x5f4c>
  409f68:	mov	x2, sp
  409f6c:	mov	x1, x20
  409f70:	bl	403f10 <__xstat@plt>
  409f74:	cbnz	w0, 409fd8 <ferror@plt+0x5ff8>
  409f78:	ldr	w8, [sp, #16]
  409f7c:	and	w8, w8, #0xf000
  409f80:	cmp	w8, #0x4, lsl #12
  409f84:	b.ne	409fd8 <ferror@plt+0x5ff8>  // b.any
  409f88:	cbz	x22, 409fb4 <ferror@plt+0x5fd4>
  409f8c:	strb	w23, [x22]
  409f90:	ldrb	w8, [x22, #1]!
  409f94:	cmp	w8, #0x2f
  409f98:	b.eq	409f90 <ferror@plt+0x5fb0>  // b.none
  409f9c:	b	409f08 <ferror@plt+0x5f28>
  409fa0:	bl	403ee0 <__errno_location@plt>
  409fa4:	mov	w8, #0x16                  	// #22
  409fa8:	str	w8, [x0]
  409fac:	mov	w0, #0xffffffff            	// #-1
  409fb0:	b	409fc0 <ferror@plt+0x5fe0>
  409fb4:	mov	x0, x20
  409fb8:	bl	414cbc <ferror@plt+0x10cdc>
  409fbc:	mov	w0, wzr
  409fc0:	ldp	x20, x19, [sp, #176]
  409fc4:	ldp	x22, x21, [sp, #160]
  409fc8:	ldp	x24, x23, [sp, #144]
  409fcc:	ldp	x29, x30, [sp, #128]
  409fd0:	add	sp, sp, #0xc0
  409fd4:	ret
  409fd8:	mov	x0, x20
  409fdc:	bl	414cbc <ferror@plt+0x10cdc>
  409fe0:	bl	403ee0 <__errno_location@plt>
  409fe4:	mov	w8, #0x14                  	// #20
  409fe8:	b	409fa8 <ferror@plt+0x5fc8>
  409fec:	mov	x21, x0
  409ff0:	mov	x0, x20
  409ff4:	bl	414cbc <ferror@plt+0x10cdc>
  409ff8:	str	w24, [x21]
  409ffc:	mov	w0, #0xffffffff            	// #-1
  40a000:	b	409fc0 <ferror@plt+0x5fe0>
  40a004:	adrp	x0, 447000 <ferror@plt+0x43020>
  40a008:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40a00c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40a010:	add	x0, x0, #0xf7f
  40a014:	add	x1, x1, #0x7c3
  40a018:	add	x2, x2, #0x7ee
  40a01c:	bl	415dcc <ferror@plt+0x11dec>
  40a020:	mov	x22, xzr
  40a024:	b	409efc <ferror@plt+0x5f1c>
  40a028:	stp	x29, x30, [sp, #-16]!
  40a02c:	mov	x29, sp
  40a030:	cbz	x0, 40a048 <ferror@plt+0x6068>
  40a034:	ldrb	w8, [x0]
  40a038:	cmp	w8, #0x2f
  40a03c:	cset	w0, eq  // eq = none
  40a040:	ldp	x29, x30, [sp], #16
  40a044:	ret
  40a048:	adrp	x0, 447000 <ferror@plt+0x43020>
  40a04c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40a050:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40a054:	add	x0, x0, #0xf7f
  40a058:	add	x1, x1, #0x7c3
  40a05c:	add	x2, x2, #0x7ee
  40a060:	bl	415dcc <ferror@plt+0x11dec>
  40a064:	mov	w0, wzr
  40a068:	ldp	x29, x30, [sp], #16
  40a06c:	ret
  40a070:	stp	x29, x30, [sp, #-16]!
  40a074:	mov	x29, sp
  40a078:	cbz	x0, 40a0a8 <ferror@plt+0x60c8>
  40a07c:	ldrb	w8, [x0]
  40a080:	cmp	w8, #0x2f
  40a084:	b.ne	40a09c <ferror@plt+0x60bc>  // b.any
  40a088:	ldrb	w8, [x0, #1]!
  40a08c:	cmp	w8, #0x2f
  40a090:	b.eq	40a088 <ferror@plt+0x60a8>  // b.none
  40a094:	ldp	x29, x30, [sp], #16
  40a098:	ret
  40a09c:	mov	x0, xzr
  40a0a0:	ldp	x29, x30, [sp], #16
  40a0a4:	ret
  40a0a8:	adrp	x0, 447000 <ferror@plt+0x43020>
  40a0ac:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40a0b0:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40a0b4:	add	x0, x0, #0xf7f
  40a0b8:	add	x1, x1, #0x800
  40a0bc:	add	x2, x2, #0x7ee
  40a0c0:	bl	415dcc <ferror@plt+0x11dec>
  40a0c4:	mov	x0, xzr
  40a0c8:	ldp	x29, x30, [sp], #16
  40a0cc:	ret
  40a0d0:	sub	sp, sp, #0xa0
  40a0d4:	stp	x20, x19, [sp, #144]
  40a0d8:	mov	w19, w1
  40a0dc:	mov	x20, x0
  40a0e0:	stp	x29, x30, [sp, #128]
  40a0e4:	add	x29, sp, #0x80
  40a0e8:	tbz	w1, #4, 40a0fc <ferror@plt+0x611c>
  40a0ec:	mov	x0, x20
  40a0f0:	mov	w1, wzr
  40a0f4:	bl	403ac0 <access@plt>
  40a0f8:	cbz	w0, 40a1b8 <ferror@plt+0x61d8>
  40a0fc:	tbz	w19, #3, 40a110 <ferror@plt+0x6130>
  40a100:	mov	w1, #0x1                   	// #1
  40a104:	mov	x0, x20
  40a108:	bl	403ac0 <access@plt>
  40a10c:	cbz	w0, 40a170 <ferror@plt+0x6190>
  40a110:	and	w19, w19, #0xfffffff7
  40a114:	tbz	w19, #1, 40a13c <ferror@plt+0x615c>
  40a118:	mov	x2, sp
  40a11c:	mov	w0, wzr
  40a120:	mov	x1, x20
  40a124:	bl	403da0 <__lxstat@plt>
  40a128:	cbnz	w0, 40a13c <ferror@plt+0x615c>
  40a12c:	ldr	w8, [sp, #16]
  40a130:	and	w8, w8, #0xf000
  40a134:	cmp	w8, #0xa, lsl #12
  40a138:	b.eq	40a1b8 <ferror@plt+0x61d8>  // b.none
  40a13c:	mov	w8, #0xd                   	// #13
  40a140:	tst	w19, w8
  40a144:	b.eq	40a15c <ferror@plt+0x617c>  // b.none
  40a148:	mov	x2, sp
  40a14c:	mov	w0, wzr
  40a150:	mov	x1, x20
  40a154:	bl	403f10 <__xstat@plt>
  40a158:	cbz	w0, 40a17c <ferror@plt+0x619c>
  40a15c:	mov	w0, wzr
  40a160:	ldp	x20, x19, [sp, #144]
  40a164:	ldp	x29, x30, [sp, #128]
  40a168:	add	sp, sp, #0xa0
  40a16c:	ret
  40a170:	bl	403640 <getuid@plt>
  40a174:	cbnz	w0, 40a1b8 <ferror@plt+0x61d8>
  40a178:	b	40a114 <ferror@plt+0x6134>
  40a17c:	tbz	w19, #0, 40a190 <ferror@plt+0x61b0>
  40a180:	ldr	w8, [sp, #16]
  40a184:	and	w8, w8, #0xf000
  40a188:	cmp	w8, #0x8, lsl #12
  40a18c:	b.eq	40a1b8 <ferror@plt+0x61d8>  // b.none
  40a190:	tbz	w19, #2, 40a1a4 <ferror@plt+0x61c4>
  40a194:	ldr	w8, [sp, #16]
  40a198:	and	w8, w8, #0xf000
  40a19c:	cmp	w8, #0x4, lsl #12
  40a1a0:	b.eq	40a1b8 <ferror@plt+0x61d8>  // b.none
  40a1a4:	tbz	w19, #3, 40a15c <ferror@plt+0x617c>
  40a1a8:	ldrb	w8, [sp, #16]
  40a1ac:	mov	w9, #0x49                  	// #73
  40a1b0:	tst	w8, w9
  40a1b4:	b.eq	40a15c <ferror@plt+0x617c>  // b.none
  40a1b8:	mov	w0, #0x1                   	// #1
  40a1bc:	ldp	x20, x19, [sp, #144]
  40a1c0:	ldp	x29, x30, [sp, #128]
  40a1c4:	add	sp, sp, #0xa0
  40a1c8:	ret
  40a1cc:	stp	x29, x30, [sp, #-32]!
  40a1d0:	str	x19, [sp, #16]
  40a1d4:	adrp	x19, 491000 <ferror@plt+0x8d020>
  40a1d8:	ldr	w0, [x19, #2504]
  40a1dc:	mov	x29, sp
  40a1e0:	cbz	w0, 40a1f0 <ferror@plt+0x6210>
  40a1e4:	ldr	x19, [sp, #16]
  40a1e8:	ldp	x29, x30, [sp], #32
  40a1ec:	ret
  40a1f0:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a1f4:	add	x0, x0, #0x636
  40a1f8:	bl	41b3b0 <ferror@plt+0x173d0>
  40a1fc:	str	w0, [x19, #2504]
  40a200:	ldr	x19, [sp, #16]
  40a204:	ldp	x29, x30, [sp], #32
  40a208:	ret
  40a20c:	sub	w8, w0, #0x1
  40a210:	cmp	w8, #0x27
  40a214:	b.hi	40a228 <ferror@plt+0x6248>  // b.pmore
  40a218:	adrp	x9, 441000 <ferror@plt+0x3d020>
  40a21c:	add	x9, x9, #0xc30
  40a220:	ldr	w0, [x9, w8, sxtw #2]
  40a224:	ret
  40a228:	mov	w0, #0x18                  	// #24
  40a22c:	ret
  40a230:	stp	x29, x30, [sp, #-16]!
  40a234:	mov	x29, sp
  40a238:	cbz	x0, 40a254 <ferror@plt+0x6274>
  40a23c:	cbz	x1, 40a270 <ferror@plt+0x6290>
  40a240:	str	xzr, [x1]
  40a244:	cbz	x2, 40a24c <ferror@plt+0x626c>
  40a248:	str	xzr, [x2]
  40a24c:	ldp	x29, x30, [sp], #16
  40a250:	b	40a298 <ferror@plt+0x62b8>
  40a254:	adrp	x0, 447000 <ferror@plt+0x43020>
  40a258:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40a25c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40a260:	add	x0, x0, #0xf7f
  40a264:	add	x1, x1, #0x649
  40a268:	add	x2, x2, #0x693
  40a26c:	b	40a288 <ferror@plt+0x62a8>
  40a270:	adrp	x0, 447000 <ferror@plt+0x43020>
  40a274:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40a278:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40a27c:	add	x0, x0, #0xf7f
  40a280:	add	x1, x1, #0x649
  40a284:	add	x2, x2, #0x6a4
  40a288:	bl	415dcc <ferror@plt+0x11dec>
  40a28c:	mov	w0, wzr
  40a290:	ldp	x29, x30, [sp], #16
  40a294:	ret
  40a298:	stp	x29, x30, [sp, #-96]!
  40a29c:	stp	x28, x27, [sp, #16]
  40a2a0:	stp	x26, x25, [sp, #32]
  40a2a4:	stp	x24, x23, [sp, #48]
  40a2a8:	stp	x22, x21, [sp, #64]
  40a2ac:	stp	x20, x19, [sp, #80]
  40a2b0:	mov	x29, sp
  40a2b4:	sub	sp, sp, #0x1, lsl #12
  40a2b8:	sub	sp, sp, #0xa0
  40a2bc:	mov	x28, x3
  40a2c0:	mov	x23, x2
  40a2c4:	mov	x20, x1
  40a2c8:	mov	x22, x0
  40a2cc:	bl	43a094 <ferror@plt+0x360b4>
  40a2d0:	mov	x19, x0
  40a2d4:	mov	x0, x22
  40a2d8:	mov	w1, wzr
  40a2dc:	bl	403800 <open@plt>
  40a2e0:	tbnz	w0, #31, 40a380 <ferror@plt+0x63a0>
  40a2e4:	mov	w22, w0
  40a2e8:	add	x2, sp, #0x18
  40a2ec:	mov	w0, wzr
  40a2f0:	mov	w1, w22
  40a2f4:	bl	403e20 <__fxstat@plt>
  40a2f8:	tbnz	w0, #31, 40a4ac <ferror@plt+0x64cc>
  40a2fc:	ldr	x26, [sp, #72]
  40a300:	cmp	x26, #0x1
  40a304:	b.lt	40a3b0 <ferror@plt+0x63d0>  // b.tstop
  40a308:	ldr	w8, [sp, #40]
  40a30c:	and	w8, w8, #0xf000
  40a310:	cmp	w8, #0x8, lsl #12
  40a314:	b.ne	40a3b0 <ferror@plt+0x63d0>  // b.any
  40a318:	add	x25, x26, #0x1
  40a31c:	mov	x0, x25
  40a320:	bl	414d04 <ferror@plt+0x10d24>
  40a324:	cbz	x0, 40a574 <ferror@plt+0x6594>
  40a328:	mov	x24, x0
  40a32c:	mov	x27, xzr
  40a330:	b	40a34c <ferror@plt+0x636c>
  40a334:	bl	403ee0 <__errno_location@plt>
  40a338:	ldr	w25, [x0]
  40a33c:	cmp	w25, #0x4
  40a340:	b.ne	40a5bc <ferror@plt+0x65dc>  // b.any
  40a344:	cmp	x27, x26
  40a348:	b.cs	40a368 <ferror@plt+0x6388>  // b.hs, b.nlast
  40a34c:	add	x1, x24, x27
  40a350:	sub	x2, x26, x27
  40a354:	mov	w0, w22
  40a358:	bl	403db0 <read@plt>
  40a35c:	tbnz	x0, #63, 40a334 <ferror@plt+0x6354>
  40a360:	add	x27, x0, x27
  40a364:	cbnz	x0, 40a344 <ferror@plt+0x6364>
  40a368:	strb	wzr, [x24, x27]
  40a36c:	cbz	x23, 40a374 <ferror@plt+0x6394>
  40a370:	str	x27, [x23]
  40a374:	str	x24, [x20]
  40a378:	mov	w20, #0x1                   	// #1
  40a37c:	b	40a7d4 <ferror@plt+0x67f4>
  40a380:	bl	403ee0 <__errno_location@plt>
  40a384:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40a388:	ldr	w21, [x20, #2504]
  40a38c:	ldr	w22, [x0]
  40a390:	cbz	w21, 40a678 <ferror@plt+0x6698>
  40a394:	sub	w8, w22, #0x1
  40a398:	cmp	w8, #0x27
  40a39c:	b.hi	40a698 <ferror@plt+0x66b8>  // b.pmore
  40a3a0:	adrp	x9, 441000 <ferror@plt+0x3d020>
  40a3a4:	add	x9, x9, #0xc30
  40a3a8:	ldr	w23, [x9, w8, sxtw #2]
  40a3ac:	b	40a69c <ferror@plt+0x66bc>
  40a3b0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  40a3b4:	add	x1, x1, #0xff7
  40a3b8:	mov	w0, w22
  40a3bc:	bl	4038e0 <fdopen@plt>
  40a3c0:	cbz	x0, 40a544 <ferror@plt+0x6564>
  40a3c4:	mov	x24, x0
  40a3c8:	mov	x25, xzr
  40a3cc:	mov	x26, xzr
  40a3d0:	mov	x22, xzr
  40a3d4:	stp	x28, x19, [sp, #8]
  40a3d8:	mov	x0, x24
  40a3dc:	bl	403ad0 <feof@plt>
  40a3e0:	cbnz	w0, 40a5ec <ferror@plt+0x660c>
  40a3e4:	add	x0, sp, #0x98
  40a3e8:	mov	w1, #0x1                   	// #1
  40a3ec:	mov	w2, #0x1000                	// #4096
  40a3f0:	mov	x3, x24
  40a3f4:	mov	x19, x20
  40a3f8:	bl	403bc0 <fread@plt>
  40a3fc:	mov	x27, x0
  40a400:	bl	403ee0 <__errno_location@plt>
  40a404:	ldr	w8, [x0]
  40a408:	add	x28, x27, x26
  40a40c:	add	x20, x28, #0x1
  40a410:	mov	x0, x22
  40a414:	str	w8, [sp, #4]
  40a418:	add	x8, x27, #0x1
  40a41c:	cmp	x8, #0x1, lsl #12
  40a420:	mov	w8, #0x1000                	// #4096
  40a424:	csinc	x21, x8, x27, cs  // cs = hs, nlast
  40a428:	cmp	x20, x25
  40a42c:	mov	x22, x0
  40a430:	b.ls	40a454 <ferror@plt+0x6474>  // b.plast
  40a434:	lsl	x8, x25, #1
  40a438:	cmp	x22, #0x0
  40a43c:	csel	x25, x21, x8, eq  // eq = none
  40a440:	mov	x0, x22
  40a444:	mov	x1, x25
  40a448:	bl	414d74 <ferror@plt+0x10d94>
  40a44c:	cbnz	x0, 40a428 <ferror@plt+0x6448>
  40a450:	b	40a4e4 <ferror@plt+0x6504>
  40a454:	mov	x0, x24
  40a458:	bl	403fe0 <ferror@plt>
  40a45c:	cbnz	w0, 40a620 <ferror@plt+0x6640>
  40a460:	add	x0, x22, x26
  40a464:	add	x1, sp, #0x98
  40a468:	mov	x2, x27
  40a46c:	bl	4034a0 <memcpy@plt>
  40a470:	mov	x20, x19
  40a474:	ldr	x19, [sp, #16]
  40a478:	cmp	x28, x26
  40a47c:	mov	x26, x28
  40a480:	b.cs	40a3d8 <ferror@plt+0x63f8>  // b.hs, b.nlast
  40a484:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40a488:	ldr	w1, [x20, #2504]
  40a48c:	cbz	w1, 40a80c <ferror@plt+0x682c>
  40a490:	ldr	x0, [sp, #8]
  40a494:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40a498:	add	x3, x3, #0x9db
  40a49c:	mov	w2, #0x18                  	// #24
  40a4a0:	mov	x4, x19
  40a4a4:	bl	40998c <ferror@plt+0x59ac>
  40a4a8:	b	40a52c <ferror@plt+0x654c>
  40a4ac:	bl	403ee0 <__errno_location@plt>
  40a4b0:	ldr	w21, [x0]
  40a4b4:	mov	w0, w22
  40a4b8:	bl	403a20 <close@plt>
  40a4bc:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40a4c0:	ldr	w22, [x20, #2504]
  40a4c4:	cbz	w22, 40a6b4 <ferror@plt+0x66d4>
  40a4c8:	sub	w8, w21, #0x1
  40a4cc:	cmp	w8, #0x27
  40a4d0:	b.hi	40a6d4 <ferror@plt+0x66f4>  // b.pmore
  40a4d4:	adrp	x9, 441000 <ferror@plt+0x3d020>
  40a4d8:	add	x9, x9, #0xc30
  40a4dc:	ldr	w23, [x9, w8, sxtw #2]
  40a4e0:	b	40a6d8 <ferror@plt+0x66f8>
  40a4e4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40a4e8:	ldr	w21, [x20, #2504]
  40a4ec:	cbz	w21, 40a6f8 <ferror@plt+0x6718>
  40a4f0:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a4f4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40a4f8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40a4fc:	add	x0, x0, #0x92c
  40a500:	add	x1, x1, #0x933
  40a504:	add	x2, x2, #0x961
  40a508:	mov	x3, x25
  40a50c:	bl	40bf7c <ferror@plt+0x7f9c>
  40a510:	mov	x3, x0
  40a514:	ldp	x0, x19, [sp, #8]
  40a518:	mov	w2, #0xd                   	// #13
  40a51c:	mov	w1, w21
  40a520:	mov	x4, x25
  40a524:	mov	x5, x19
  40a528:	bl	40998c <ferror@plt+0x59ac>
  40a52c:	mov	x0, x22
  40a530:	bl	414cbc <ferror@plt+0x10cdc>
  40a534:	mov	x0, x24
  40a538:	bl	403790 <fclose@plt>
  40a53c:	mov	w20, wzr
  40a540:	b	40a7dc <ferror@plt+0x67fc>
  40a544:	bl	403ee0 <__errno_location@plt>
  40a548:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40a54c:	ldr	w21, [x20, #2504]
  40a550:	ldr	w22, [x0]
  40a554:	cbz	w21, 40a710 <ferror@plt+0x6730>
  40a558:	sub	w8, w22, #0x1
  40a55c:	cmp	w8, #0x27
  40a560:	b.hi	40a730 <ferror@plt+0x6750>  // b.pmore
  40a564:	adrp	x9, 441000 <ferror@plt+0x3d020>
  40a568:	add	x9, x9, #0xc30
  40a56c:	ldr	w23, [x9, w8, sxtw #2]
  40a570:	b	40a734 <ferror@plt+0x6754>
  40a574:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40a578:	ldr	w21, [x20, #2504]
  40a57c:	cbz	w21, 40a76c <ferror@plt+0x678c>
  40a580:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a584:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40a588:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40a58c:	add	x0, x0, #0x92c
  40a590:	add	x1, x1, #0x933
  40a594:	add	x2, x2, #0x961
  40a598:	mov	x3, x25
  40a59c:	bl	40bf7c <ferror@plt+0x7f9c>
  40a5a0:	mov	x3, x0
  40a5a4:	mov	w2, #0xd                   	// #13
  40a5a8:	mov	x0, x28
  40a5ac:	mov	w1, w21
  40a5b0:	mov	x4, x25
  40a5b4:	mov	x5, x19
  40a5b8:	b	40a7cc <ferror@plt+0x67ec>
  40a5bc:	mov	x0, x24
  40a5c0:	bl	414cbc <ferror@plt+0x10cdc>
  40a5c4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40a5c8:	ldr	w21, [x20, #2504]
  40a5cc:	cbz	w21, 40a784 <ferror@plt+0x67a4>
  40a5d0:	sub	w8, w25, #0x1
  40a5d4:	cmp	w8, #0x27
  40a5d8:	b.hi	40a7a4 <ferror@plt+0x67c4>  // b.pmore
  40a5dc:	adrp	x9, 441000 <ferror@plt+0x3d020>
  40a5e0:	add	x9, x9, #0xb90
  40a5e4:	ldr	w23, [x9, w8, sxtw #2]
  40a5e8:	b	40a7a8 <ferror@plt+0x67c8>
  40a5ec:	mov	x0, x24
  40a5f0:	bl	403790 <fclose@plt>
  40a5f4:	cbnz	x25, 40a608 <ferror@plt+0x6628>
  40a5f8:	mov	w0, #0x1                   	// #1
  40a5fc:	bl	414b40 <ferror@plt+0x10b60>
  40a600:	mov	x22, x0
  40a604:	mov	x26, xzr
  40a608:	strb	wzr, [x22, x26]
  40a60c:	cbz	x23, 40a614 <ferror@plt+0x6634>
  40a610:	str	x26, [x23]
  40a614:	str	x22, [x20]
  40a618:	mov	w20, #0x1                   	// #1
  40a61c:	b	40a7dc <ferror@plt+0x67fc>
  40a620:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40a624:	ldr	w21, [x20, #2504]
  40a628:	cbz	w21, 40a824 <ferror@plt+0x6844>
  40a62c:	ldr	w0, [sp, #4]
  40a630:	ldp	x20, x19, [sp, #8]
  40a634:	sub	w8, w0, #0x1
  40a638:	cmp	w8, #0x27
  40a63c:	b.hi	40a650 <ferror@plt+0x6670>  // b.pmore
  40a640:	adrp	x9, 441000 <ferror@plt+0x3d020>
  40a644:	add	x9, x9, #0xc30
  40a648:	ldr	w23, [x9, w8, sxtw #2]
  40a64c:	b	40a654 <ferror@plt+0x6674>
  40a650:	mov	w23, #0x18                  	// #24
  40a654:	bl	421238 <ferror@plt+0x1d258>
  40a658:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40a65c:	mov	x5, x0
  40a660:	add	x3, x3, #0x9bf
  40a664:	mov	x0, x20
  40a668:	mov	w1, w21
  40a66c:	mov	w2, w23
  40a670:	mov	x4, x19
  40a674:	b	40a528 <ferror@plt+0x6548>
  40a678:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a67c:	add	x0, x0, #0x636
  40a680:	bl	41b3b0 <ferror@plt+0x173d0>
  40a684:	mov	w21, w0
  40a688:	str	w0, [x20, #2504]
  40a68c:	sub	w8, w22, #0x1
  40a690:	cmp	w8, #0x27
  40a694:	b.ls	40a3a0 <ferror@plt+0x63c0>  // b.plast
  40a698:	mov	w23, #0x18                  	// #24
  40a69c:	mov	w0, w22
  40a6a0:	bl	421238 <ferror@plt+0x1d258>
  40a6a4:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40a6a8:	mov	x5, x0
  40a6ac:	add	x3, x3, #0x8a7
  40a6b0:	b	40a748 <ferror@plt+0x6768>
  40a6b4:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a6b8:	add	x0, x0, #0x636
  40a6bc:	bl	41b3b0 <ferror@plt+0x173d0>
  40a6c0:	mov	w22, w0
  40a6c4:	str	w0, [x20, #2504]
  40a6c8:	sub	w8, w21, #0x1
  40a6cc:	cmp	w8, #0x27
  40a6d0:	b.ls	40a4d4 <ferror@plt+0x64f4>  // b.plast
  40a6d4:	mov	w23, #0x18                  	// #24
  40a6d8:	mov	w0, w21
  40a6dc:	bl	421238 <ferror@plt+0x1d258>
  40a6e0:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40a6e4:	mov	x5, x0
  40a6e8:	add	x3, x3, #0x8c4
  40a6ec:	mov	x0, x28
  40a6f0:	mov	w1, w22
  40a6f4:	b	40a750 <ferror@plt+0x6770>
  40a6f8:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a6fc:	add	x0, x0, #0x636
  40a700:	bl	41b3b0 <ferror@plt+0x173d0>
  40a704:	mov	w21, w0
  40a708:	str	w0, [x20, #2504]
  40a70c:	b	40a4f0 <ferror@plt+0x6510>
  40a710:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a714:	add	x0, x0, #0x636
  40a718:	bl	41b3b0 <ferror@plt+0x173d0>
  40a71c:	mov	w21, w0
  40a720:	str	w0, [x20, #2504]
  40a724:	sub	w8, w22, #0x1
  40a728:	cmp	w8, #0x27
  40a72c:	b.ls	40a564 <ferror@plt+0x6584>  // b.plast
  40a730:	mov	w23, #0x18                  	// #24
  40a734:	mov	w0, w22
  40a738:	bl	421238 <ferror@plt+0x1d258>
  40a73c:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40a740:	mov	x5, x0
  40a744:	add	x3, x3, #0x8fe
  40a748:	mov	x0, x28
  40a74c:	mov	w1, w21
  40a750:	mov	w2, w23
  40a754:	mov	x4, x19
  40a758:	bl	40998c <ferror@plt+0x59ac>
  40a75c:	mov	x0, x19
  40a760:	bl	414cbc <ferror@plt+0x10cdc>
  40a764:	mov	w20, wzr
  40a768:	b	40a7e4 <ferror@plt+0x6804>
  40a76c:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a770:	add	x0, x0, #0x636
  40a774:	bl	41b3b0 <ferror@plt+0x173d0>
  40a778:	mov	w21, w0
  40a77c:	str	w0, [x20, #2504]
  40a780:	b	40a580 <ferror@plt+0x65a0>
  40a784:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a788:	add	x0, x0, #0x636
  40a78c:	bl	41b3b0 <ferror@plt+0x173d0>
  40a790:	mov	w21, w0
  40a794:	str	w0, [x20, #2504]
  40a798:	sub	w8, w25, #0x1
  40a79c:	cmp	w8, #0x27
  40a7a0:	b.ls	40a5dc <ferror@plt+0x65fc>  // b.plast
  40a7a4:	mov	w23, #0x18                  	// #24
  40a7a8:	mov	w0, w25
  40a7ac:	bl	421238 <ferror@plt+0x1d258>
  40a7b0:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40a7b4:	mov	x5, x0
  40a7b8:	add	x3, x3, #0x990
  40a7bc:	mov	x0, x28
  40a7c0:	mov	w1, w21
  40a7c4:	mov	w2, w23
  40a7c8:	mov	x4, x19
  40a7cc:	bl	40998c <ferror@plt+0x59ac>
  40a7d0:	mov	w20, wzr
  40a7d4:	mov	w0, w22
  40a7d8:	bl	403a20 <close@plt>
  40a7dc:	mov	x0, x19
  40a7e0:	bl	414cbc <ferror@plt+0x10cdc>
  40a7e4:	mov	w0, w20
  40a7e8:	add	sp, sp, #0x1, lsl #12
  40a7ec:	add	sp, sp, #0xa0
  40a7f0:	ldp	x20, x19, [sp, #80]
  40a7f4:	ldp	x22, x21, [sp, #64]
  40a7f8:	ldp	x24, x23, [sp, #48]
  40a7fc:	ldp	x26, x25, [sp, #32]
  40a800:	ldp	x28, x27, [sp, #16]
  40a804:	ldp	x29, x30, [sp], #96
  40a808:	ret
  40a80c:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a810:	add	x0, x0, #0x636
  40a814:	bl	41b3b0 <ferror@plt+0x173d0>
  40a818:	mov	w1, w0
  40a81c:	str	w0, [x20, #2504]
  40a820:	b	40a490 <ferror@plt+0x64b0>
  40a824:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a828:	add	x0, x0, #0x636
  40a82c:	bl	41b3b0 <ferror@plt+0x173d0>
  40a830:	mov	w21, w0
  40a834:	str	w0, [x20, #2504]
  40a838:	b	40a62c <ferror@plt+0x664c>
  40a83c:	sub	sp, sp, #0xd0
  40a840:	stp	x29, x30, [sp, #128]
  40a844:	add	x29, sp, #0x80
  40a848:	str	x25, [sp, #144]
  40a84c:	stp	x24, x23, [sp, #160]
  40a850:	stp	x22, x21, [sp, #176]
  40a854:	stp	x20, x19, [sp, #192]
  40a858:	str	xzr, [x29, #24]
  40a85c:	cbz	x0, 40aaa4 <ferror@plt+0x6ac4>
  40a860:	mov	x19, x3
  40a864:	mov	x25, x2
  40a868:	mov	x24, x1
  40a86c:	mov	x20, x0
  40a870:	cbz	x3, 40a87c <ferror@plt+0x689c>
  40a874:	ldr	x8, [x19]
  40a878:	cbnz	x8, 40aaf8 <ferror@plt+0x6b18>
  40a87c:	cbnz	x24, 40a884 <ferror@plt+0x68a4>
  40a880:	cbnz	x25, 40aac0 <ferror@plt+0x6ae0>
  40a884:	cmn	x25, #0x2
  40a888:	b.le	40aadc <ferror@plt+0x6afc>
  40a88c:	cmn	x25, #0x1
  40a890:	b.ne	40a8a0 <ferror@plt+0x68c0>  // b.any
  40a894:	mov	x0, x24
  40a898:	bl	403510 <strlen@plt>
  40a89c:	mov	x25, x0
  40a8a0:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40a8a4:	add	x0, x0, #0x9f2
  40a8a8:	mov	x1, x20
  40a8ac:	bl	420b78 <ferror@plt+0x1cb98>
  40a8b0:	mov	x21, x0
  40a8b4:	bl	403ee0 <__errno_location@plt>
  40a8b8:	adrp	x1, 40a000 <ferror@plt+0x6020>
  40a8bc:	mov	x22, x0
  40a8c0:	str	wzr, [x0]
  40a8c4:	add	x1, x1, #0xe78
  40a8c8:	mov	w2, #0xc2                  	// #194
  40a8cc:	mov	w3, #0x1b6                 	// #438
  40a8d0:	mov	x0, x21
  40a8d4:	bl	40abf4 <ferror@plt+0x6c14>
  40a8d8:	cmn	w0, #0x1
  40a8dc:	b.eq	40a9c8 <ferror@plt+0x69e8>  // b.none
  40a8e0:	mov	w23, w0
  40a8e4:	cmp	x25, #0x1
  40a8e8:	b.lt	40a940 <ferror@plt+0x6960>  // b.tstop
  40a8ec:	mov	w0, w23
  40a8f0:	mov	w1, wzr
  40a8f4:	mov	x2, xzr
  40a8f8:	mov	x3, x25
  40a8fc:	bl	403e90 <fallocate@plt>
  40a900:	b	40a918 <ferror@plt+0x6938>
  40a904:	ldr	w8, [x22]
  40a908:	cmp	w8, #0x4
  40a90c:	b.ne	40aa04 <ferror@plt+0x6a24>  // b.any
  40a910:	cmp	x25, #0x0
  40a914:	b.le	40a940 <ferror@plt+0x6960>
  40a918:	mov	w0, w23
  40a91c:	mov	x1, x24
  40a920:	mov	x2, x25
  40a924:	bl	403a80 <write@plt>
  40a928:	tbnz	x0, #63, 40a904 <ferror@plt+0x6924>
  40a92c:	subs	x25, x25, x0
  40a930:	b.lt	40ab94 <ferror@plt+0x6bb4>  // b.tstop
  40a934:	add	x24, x24, x0
  40a938:	cmp	x25, #0x0
  40a93c:	b.gt	40a918 <ferror@plt+0x6938>
  40a940:	mov	x1, sp
  40a944:	mov	w0, w23
  40a948:	bl	4038c0 <fstatfs@plt>
  40a94c:	cbnz	w0, 40a964 <ferror@plt+0x6984>
  40a950:	ldr	x8, [sp]
  40a954:	mov	w9, #0x683e                	// #26686
  40a958:	movk	w9, #0x9123, lsl #16
  40a95c:	cmp	x8, x9
  40a960:	b.eq	40a97c <ferror@plt+0x699c>  // b.none
  40a964:	mov	x2, sp
  40a968:	mov	w0, wzr
  40a96c:	mov	x1, x20
  40a970:	str	wzr, [x22]
  40a974:	bl	403da0 <__lxstat@plt>
  40a978:	cbz	w0, 40a9e0 <ferror@plt+0x6a00>
  40a97c:	mov	w0, w23
  40a980:	mov	x1, x19
  40a984:	str	wzr, [x22]
  40a988:	bl	42092c <ferror@plt+0x1c94c>
  40a98c:	cbz	w0, 40aa20 <ferror@plt+0x6a40>
  40a990:	mov	x0, x21
  40a994:	bl	4209b8 <ferror@plt+0x1c9d8>
  40a998:	mov	x23, x0
  40a99c:	mov	x0, x21
  40a9a0:	bl	414cbc <ferror@plt+0x10cdc>
  40a9a4:	cbz	x23, 40aa34 <ferror@plt+0x6a54>
  40a9a8:	mov	x0, x23
  40a9ac:	mov	x1, x20
  40a9b0:	str	wzr, [x22]
  40a9b4:	bl	403cd0 <rename@plt>
  40a9b8:	cmn	w0, #0x1
  40a9bc:	b.eq	40aa60 <ferror@plt+0x6a80>  // b.none
  40a9c0:	mov	w19, #0x1                   	// #1
  40a9c4:	b	40aa38 <ferror@plt+0x6a58>
  40a9c8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40a9cc:	add	x2, x2, #0x9fc
  40a9d0:	mov	x0, x19
  40a9d4:	mov	x1, x21
  40a9d8:	bl	40ba98 <ferror@plt+0x7ab8>
  40a9dc:	b	40aa28 <ferror@plt+0x6a48>
  40a9e0:	ldr	x8, [sp, #48]
  40a9e4:	cmp	x8, #0x1
  40a9e8:	b.lt	40a97c <ferror@plt+0x699c>  // b.tstop
  40a9ec:	mov	w0, w23
  40a9f0:	bl	4037a0 <fsync@plt>
  40a9f4:	cbz	w0, 40a97c <ferror@plt+0x699c>
  40a9f8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40a9fc:	add	x2, x2, #0xa68
  40aa00:	b	40aa0c <ferror@plt+0x6a2c>
  40aa04:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40aa08:	add	x2, x2, #0xa1b
  40aa0c:	mov	x0, x19
  40aa10:	mov	x1, x21
  40aa14:	bl	40ba98 <ferror@plt+0x7ab8>
  40aa18:	mov	w0, w23
  40aa1c:	bl	403a20 <close@plt>
  40aa20:	mov	x0, x21
  40aa24:	bl	420914 <ferror@plt+0x1c934>
  40aa28:	mov	x0, x21
  40aa2c:	bl	414cbc <ferror@plt+0x10cdc>
  40aa30:	mov	x23, xzr
  40aa34:	mov	w19, wzr
  40aa38:	mov	x0, x23
  40aa3c:	bl	414cbc <ferror@plt+0x10cdc>
  40aa40:	mov	w0, w19
  40aa44:	ldp	x20, x19, [sp, #192]
  40aa48:	ldp	x22, x21, [sp, #176]
  40aa4c:	ldp	x24, x23, [sp, #160]
  40aa50:	ldr	x25, [sp, #144]
  40aa54:	ldp	x29, x30, [sp, #128]
  40aa58:	add	sp, sp, #0xd0
  40aa5c:	ret
  40aa60:	ldr	w22, [x22]
  40aa64:	mov	x0, x23
  40aa68:	bl	43a094 <ferror@plt+0x360b4>
  40aa6c:	mov	x21, x0
  40aa70:	mov	x0, x20
  40aa74:	bl	43a094 <ferror@plt+0x360b4>
  40aa78:	adrp	x25, 491000 <ferror@plt+0x8d020>
  40aa7c:	ldr	w24, [x25, #2504]
  40aa80:	mov	x20, x0
  40aa84:	cbz	w24, 40ab1c <ferror@plt+0x6b3c>
  40aa88:	sub	w8, w22, #0x1
  40aa8c:	cmp	w8, #0x27
  40aa90:	b.hi	40ab3c <ferror@plt+0x6b5c>  // b.pmore
  40aa94:	adrp	x9, 441000 <ferror@plt+0x3d020>
  40aa98:	add	x9, x9, #0xc30
  40aa9c:	ldr	w25, [x9, w8, sxtw #2]
  40aaa0:	b	40ab40 <ferror@plt+0x6b60>
  40aaa4:	adrp	x0, 447000 <ferror@plt+0x43020>
  40aaa8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40aaac:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40aab0:	add	x0, x0, #0xf7f
  40aab4:	add	x1, x1, #0x6b5
  40aab8:	add	x2, x2, #0x693
  40aabc:	b	40ab10 <ferror@plt+0x6b30>
  40aac0:	adrp	x0, 447000 <ferror@plt+0x43020>
  40aac4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40aac8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40aacc:	add	x0, x0, #0xf7f
  40aad0:	add	x1, x1, #0x6b5
  40aad4:	add	x2, x2, #0x723
  40aad8:	b	40ab10 <ferror@plt+0x6b30>
  40aadc:	adrp	x0, 447000 <ferror@plt+0x43020>
  40aae0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40aae4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40aae8:	add	x0, x0, #0xf7f
  40aaec:	add	x1, x1, #0x6b5
  40aaf0:	add	x2, x2, #0x743
  40aaf4:	b	40ab10 <ferror@plt+0x6b30>
  40aaf8:	adrp	x0, 447000 <ferror@plt+0x43020>
  40aafc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40ab00:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40ab04:	add	x0, x0, #0xf7f
  40ab08:	add	x1, x1, #0x6b5
  40ab0c:	add	x2, x2, #0x703
  40ab10:	bl	415dcc <ferror@plt+0x11dec>
  40ab14:	mov	w19, wzr
  40ab18:	b	40aa40 <ferror@plt+0x6a60>
  40ab1c:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40ab20:	add	x0, x0, #0x636
  40ab24:	bl	41b3b0 <ferror@plt+0x173d0>
  40ab28:	mov	w24, w0
  40ab2c:	str	w0, [x25, #2504]
  40ab30:	sub	w8, w22, #0x1
  40ab34:	cmp	w8, #0x27
  40ab38:	b.ls	40aa94 <ferror@plt+0x6ab4>  // b.plast
  40ab3c:	mov	w25, #0x18                  	// #24
  40ab40:	mov	w0, w22
  40ab44:	bl	421238 <ferror@plt+0x1d258>
  40ab48:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40ab4c:	mov	x6, x0
  40ab50:	add	x3, x3, #0xa96
  40ab54:	add	x0, x29, #0x18
  40ab58:	mov	w1, w24
  40ab5c:	mov	w2, w25
  40ab60:	mov	x4, x21
  40ab64:	mov	x5, x20
  40ab68:	bl	40998c <ferror@plt+0x59ac>
  40ab6c:	mov	x0, x21
  40ab70:	bl	414cbc <ferror@plt+0x10cdc>
  40ab74:	mov	x0, x20
  40ab78:	bl	414cbc <ferror@plt+0x10cdc>
  40ab7c:	mov	x0, x23
  40ab80:	bl	420914 <ferror@plt+0x1c934>
  40ab84:	ldr	x1, [x29, #24]
  40ab88:	mov	x0, x19
  40ab8c:	bl	409c04 <ferror@plt+0x5c24>
  40ab90:	b	40aa34 <ferror@plt+0x6a54>
  40ab94:	adrp	x0, 447000 <ferror@plt+0x43020>
  40ab98:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40ab9c:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40aba0:	adrp	x4, 441000 <ferror@plt+0x3d020>
  40aba4:	add	x0, x0, #0xf7f
  40aba8:	add	x1, x1, #0x9b2
  40abac:	add	x3, x3, #0xa49
  40abb0:	add	x4, x4, #0xa5c
  40abb4:	mov	w2, #0x44c                 	// #1100
  40abb8:	bl	427628 <ferror@plt+0x23648>
  40abbc:	stp	x29, x30, [sp, #-32]!
  40abc0:	mov	w3, w1
  40abc4:	adrp	x1, 40a000 <ferror@plt+0x6020>
  40abc8:	add	x1, x1, #0xe24
  40abcc:	mov	w2, wzr
  40abd0:	str	x19, [sp, #16]
  40abd4:	mov	x29, sp
  40abd8:	mov	x19, x0
  40abdc:	bl	40abf4 <ferror@plt+0x6c14>
  40abe0:	cmn	w0, #0x1
  40abe4:	csel	x0, xzr, x19, eq  // eq = none
  40abe8:	ldr	x19, [sp, #16]
  40abec:	ldp	x29, x30, [sp], #32
  40abf0:	ret
  40abf4:	sub	sp, sp, #0x70
  40abf8:	stp	x29, x30, [sp, #16]
  40abfc:	stp	x28, x27, [sp, #32]
  40ac00:	stp	x26, x25, [sp, #48]
  40ac04:	stp	x24, x23, [sp, #64]
  40ac08:	stp	x22, x21, [sp, #80]
  40ac0c:	stp	x20, x19, [sp, #96]
  40ac10:	add	x29, sp, #0x10
  40ac14:	cbz	x0, 40ae04 <ferror@plt+0x6e24>
  40ac18:	mov	x21, x1
  40ac1c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40ac20:	add	x1, x1, #0xb88
  40ac24:	mov	w19, w3
  40ac28:	mov	w20, w2
  40ac2c:	mov	x22, x0
  40ac30:	bl	422c1c <ferror@plt+0x1ec3c>
  40ac34:	cbz	x0, 40ac50 <ferror@plt+0x6c70>
  40ac38:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40ac3c:	add	x1, x1, #0xb88
  40ac40:	mov	w2, #0x6                   	// #6
  40ac44:	mov	x23, x0
  40ac48:	bl	403880 <strncmp@plt>
  40ac4c:	cbz	w0, 40ac80 <ferror@plt+0x6ca0>
  40ac50:	bl	403ee0 <__errno_location@plt>
  40ac54:	mov	w8, #0x16                  	// #22
  40ac58:	str	w8, [x0]
  40ac5c:	mov	w0, #0xffffffff            	// #-1
  40ac60:	ldp	x20, x19, [sp, #96]
  40ac64:	ldp	x22, x21, [sp, #80]
  40ac68:	ldp	x24, x23, [sp, #64]
  40ac6c:	ldp	x26, x25, [sp, #48]
  40ac70:	ldp	x28, x27, [sp, #32]
  40ac74:	ldp	x29, x30, [sp, #16]
  40ac78:	add	sp, sp, #0x70
  40ac7c:	ret
  40ac80:	mov	x0, sp
  40ac84:	bl	4115c0 <ferror@plt+0xd5e0>
  40ac88:	ldp	x9, x8, [sp]
  40ac8c:	adrp	x10, 491000 <ferror@plt+0x8d020>
  40ac90:	ldrsw	x11, [x10, #2520]
  40ac94:	mov	x25, #0x8e39                	// #36409
  40ac98:	movk	x25, #0x38e3, lsl #16
  40ac9c:	movk	x25, #0xe38e, lsl #32
  40aca0:	adrp	x27, 441000 <ferror@plt+0x3d020>
  40aca4:	eor	x8, x9, x8
  40aca8:	mov	w24, #0x64                  	// #100
  40acac:	movk	x25, #0xe38, lsl #48
  40acb0:	add	x27, x27, #0xad0
  40acb4:	mov	w28, #0x24                  	// #36
  40acb8:	add	w12, w11, #0x1
  40acbc:	add	x26, x8, x11
  40acc0:	str	w12, [x10, #2520]
  40acc4:	mov	x9, #0x8195                	// #33173
  40acc8:	movk	x9, #0x5ba7, lsl #16
  40accc:	movk	x9, #0xc3f3, lsl #32
  40acd0:	smulh	x8, x26, x25
  40acd4:	movk	x9, #0x6522, lsl #48
  40acd8:	mov	x10, #0x8eed                	// #36589
  40acdc:	smulh	x9, x26, x9
  40ace0:	movk	x10, #0x7e11, lsl #16
  40ace4:	mov	x11, #0x94db                	// #38107
  40ace8:	asr	x13, x8, #1
  40acec:	movk	x10, #0x1c1, lsl #32
  40acf0:	movk	x11, #0x5479, lsl #16
  40acf4:	mov	x12, #0x8451                	// #33873
  40acf8:	asr	x14, x9, #9
  40acfc:	add	x8, x13, x8, lsr #63
  40ad00:	movk	x10, #0x2cf3, lsl #48
  40ad04:	movk	x11, #0x39ab, lsl #32
  40ad08:	movk	x12, #0x6788, lsl #16
  40ad0c:	add	x9, x14, x9, lsr #63
  40ad10:	smulh	x13, x8, x25
  40ad14:	smulh	x10, x26, x10
  40ad18:	movk	x11, #0x13fa, lsl #48
  40ad1c:	movk	x12, #0xfa5f, lsl #32
  40ad20:	smulh	x14, x9, x25
  40ad24:	asr	x18, x13, #1
  40ad28:	smulh	x11, x26, x11
  40ad2c:	movk	x12, #0x11c1, lsl #48
  40ad30:	asr	x15, x10, #13
  40ad34:	add	x13, x18, x13, lsr #63
  40ad38:	asr	x18, x14, #1
  40ad3c:	smulh	x12, x26, x12
  40ad40:	asr	x16, x11, #17
  40ad44:	add	x10, x15, x10, lsr #63
  40ad48:	add	x14, x18, x14, lsr #63
  40ad4c:	asr	x17, x12, #22
  40ad50:	add	x11, x16, x11, lsr #63
  40ad54:	smulh	x15, x10, x25
  40ad58:	msub	x9, x14, x28, x9
  40ad5c:	mov	x14, #0xffffffffffffffdc    	// #-36
  40ad60:	add	x12, x17, x12, lsr #63
  40ad64:	smulh	x16, x11, x25
  40ad68:	asr	x18, x15, #1
  40ad6c:	msub	x13, x13, x28, x8
  40ad70:	madd	x8, x8, x14, x27
  40ad74:	smulh	x17, x12, x25
  40ad78:	add	x15, x18, x15, lsr #63
  40ad7c:	asr	x18, x16, #1
  40ad80:	ldrb	w8, [x8, x26]
  40ad84:	add	x16, x18, x16, lsr #63
  40ad88:	asr	x18, x17, #1
  40ad8c:	add	x17, x18, x17, lsr #63
  40ad90:	msub	x10, x15, x28, x10
  40ad94:	msub	x11, x16, x28, x11
  40ad98:	msub	x12, x17, x28, x12
  40ad9c:	ldrb	w13, [x27, x13]
  40ada0:	strb	w8, [x23]
  40ada4:	ldrb	w8, [x27, x9]
  40ada8:	ldrb	w9, [x27, x10]
  40adac:	ldrb	w10, [x27, x11]
  40adb0:	ldrb	w11, [x27, x12]
  40adb4:	mov	x0, x22
  40adb8:	mov	w1, w20
  40adbc:	mov	w2, w19
  40adc0:	strb	w13, [x23, #1]
  40adc4:	strb	w8, [x23, #2]
  40adc8:	strb	w9, [x23, #3]
  40adcc:	strb	w10, [x23, #4]
  40add0:	strb	w11, [x23, #5]
  40add4:	blr	x21
  40add8:	tbz	w0, #31, 40ac60 <ferror@plt+0x6c80>
  40addc:	bl	403ee0 <__errno_location@plt>
  40ade0:	ldr	w8, [x0]
  40ade4:	cmp	w8, #0x11
  40ade8:	b.ne	40ac5c <ferror@plt+0x6c7c>  // b.any
  40adec:	mov	w8, #0x1e61                	// #7777
  40adf0:	subs	w24, w24, #0x1
  40adf4:	add	x26, x26, x8
  40adf8:	b.ne	40acc4 <ferror@plt+0x6ce4>  // b.any
  40adfc:	mov	w8, #0x11                  	// #17
  40ae00:	b	40ac58 <ferror@plt+0x6c78>
  40ae04:	adrp	x0, 447000 <ferror@plt+0x43020>
  40ae08:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40ae0c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40ae10:	add	x0, x0, #0xf7f
  40ae14:	add	x1, x1, #0xaf5
  40ae18:	add	x2, x2, #0xb2c
  40ae1c:	bl	415dcc <ferror@plt+0x11dec>
  40ae20:	b	40ac5c <ferror@plt+0x6c7c>
  40ae24:	mov	w1, w2
  40ae28:	b	403f80 <mkdir@plt>
  40ae2c:	stp	x29, x30, [sp, #-32]!
  40ae30:	adrp	x1, 40a000 <ferror@plt+0x6020>
  40ae34:	add	x1, x1, #0xe24
  40ae38:	mov	w3, #0x1c0                 	// #448
  40ae3c:	mov	w2, wzr
  40ae40:	str	x19, [sp, #16]
  40ae44:	mov	x29, sp
  40ae48:	mov	x19, x0
  40ae4c:	bl	40abf4 <ferror@plt+0x6c14>
  40ae50:	cmn	w0, #0x1
  40ae54:	csel	x0, xzr, x19, eq  // eq = none
  40ae58:	ldr	x19, [sp, #16]
  40ae5c:	ldp	x29, x30, [sp], #32
  40ae60:	ret
  40ae64:	mov	w3, w2
  40ae68:	orr	w2, w1, #0xc0
  40ae6c:	adrp	x1, 40a000 <ferror@plt+0x6020>
  40ae70:	add	x1, x1, #0xe78
  40ae74:	b	40abf4 <ferror@plt+0x6c14>
  40ae78:	b	403800 <open@plt>
  40ae7c:	adrp	x1, 40a000 <ferror@plt+0x6020>
  40ae80:	add	x1, x1, #0xe78
  40ae84:	mov	w2, #0xc2                  	// #194
  40ae88:	mov	w3, #0x180                 	// #384
  40ae8c:	b	40abf4 <ferror@plt+0x6c14>
  40ae90:	sub	sp, sp, #0x30
  40ae94:	mov	x5, x2
  40ae98:	adrp	x2, 40a000 <ferror@plt+0x6020>
  40ae9c:	stp	x20, x19, [sp, #32]
  40aea0:	mov	x19, x1
  40aea4:	add	x2, x2, #0xe78
  40aea8:	add	x1, sp, #0x8
  40aeac:	mov	w3, #0xc2                  	// #194
  40aeb0:	mov	w4, #0x180                 	// #384
  40aeb4:	stp	x29, x30, [sp, #16]
  40aeb8:	add	x29, sp, #0x10
  40aebc:	bl	40aef4 <ferror@plt+0x6f14>
  40aec0:	mov	w20, w0
  40aec4:	cmn	w0, #0x1
  40aec8:	b.eq	40aee0 <ferror@plt+0x6f00>  // b.none
  40aecc:	ldr	x0, [sp, #8]
  40aed0:	cbz	x19, 40aedc <ferror@plt+0x6efc>
  40aed4:	str	x0, [x19]
  40aed8:	b	40aee0 <ferror@plt+0x6f00>
  40aedc:	bl	414cbc <ferror@plt+0x10cdc>
  40aee0:	mov	w0, w20
  40aee4:	ldp	x20, x19, [sp, #32]
  40aee8:	ldp	x29, x30, [sp, #16]
  40aeec:	add	sp, sp, #0x30
  40aef0:	ret
  40aef4:	stp	x29, x30, [sp, #-80]!
  40aef8:	adrp	x8, 441000 <ferror@plt+0x3d020>
  40aefc:	add	x8, x8, #0x9f4
  40af00:	cmp	x0, #0x0
  40af04:	stp	x20, x19, [sp, #64]
  40af08:	csel	x20, x8, x0, eq  // eq = none
  40af0c:	stp	x22, x21, [sp, #48]
  40af10:	mov	x21, x1
  40af14:	mov	w1, #0x2f                  	// #47
  40af18:	mov	x0, x20
  40af1c:	str	x25, [sp, #16]
  40af20:	stp	x24, x23, [sp, #32]
  40af24:	mov	x29, sp
  40af28:	mov	x19, x5
  40af2c:	mov	w22, w4
  40af30:	mov	w23, w3
  40af34:	mov	x24, x2
  40af38:	bl	403ca0 <strchr@plt>
  40af3c:	cbz	x0, 40afa8 <ferror@plt+0x6fc8>
  40af40:	mov	x25, x0
  40af44:	mov	x0, x20
  40af48:	bl	43a094 <ferror@plt+0x360b4>
  40af4c:	adrp	x21, 491000 <ferror@plt+0x8d020>
  40af50:	ldrb	w8, [x25]
  40af54:	ldr	w1, [x21, #2504]
  40af58:	mov	x20, x0
  40af5c:	strb	wzr, [x29, #29]
  40af60:	strb	w8, [x29, #28]
  40af64:	cbz	w1, 40b08c <ferror@plt+0x70ac>
  40af68:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40af6c:	add	x3, x3, #0xb39
  40af70:	add	x5, x29, #0x1c
  40af74:	mov	w2, #0x18                  	// #24
  40af78:	mov	x0, x19
  40af7c:	mov	x4, x20
  40af80:	bl	40998c <ferror@plt+0x59ac>
  40af84:	mov	x0, x20
  40af88:	bl	414cbc <ferror@plt+0x10cdc>
  40af8c:	mov	w0, #0xffffffff            	// #-1
  40af90:	ldp	x20, x19, [sp, #64]
  40af94:	ldp	x22, x21, [sp, #48]
  40af98:	ldp	x24, x23, [sp, #32]
  40af9c:	ldr	x25, [sp, #16]
  40afa0:	ldp	x29, x30, [sp], #80
  40afa4:	ret
  40afa8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40afac:	add	x1, x1, #0xb88
  40afb0:	mov	x0, x20
  40afb4:	bl	403e30 <strstr@plt>
  40afb8:	cbz	x0, 40b01c <ferror@plt+0x703c>
  40afbc:	bl	4300e0 <ferror@plt+0x2c100>
  40afc0:	mov	x25, x0
  40afc4:	bl	403510 <strlen@plt>
  40afc8:	add	x8, x0, x25
  40afcc:	ldurb	w8, [x8, #-1]
  40afd0:	adrp	x9, 47f000 <ferror@plt+0x7b020>
  40afd4:	adrp	x10, 480000 <ferror@plt+0x7c020>
  40afd8:	add	x9, x9, #0x1f4
  40afdc:	add	x10, x10, #0x5ef
  40afe0:	cmp	w8, #0x2f
  40afe4:	csel	x1, x10, x9, eq  // eq = none
  40afe8:	mov	x0, x25
  40afec:	mov	x2, x20
  40aff0:	mov	x3, xzr
  40aff4:	bl	420c00 <ferror@plt+0x1cc20>
  40aff8:	mov	x1, x24
  40affc:	mov	w2, w23
  40b000:	mov	w3, w22
  40b004:	mov	x20, x0
  40b008:	bl	40abf4 <ferror@plt+0x6c14>
  40b00c:	cmn	w0, #0x1
  40b010:	b.eq	40b050 <ferror@plt+0x7070>  // b.none
  40b014:	str	x20, [x21]
  40b018:	b	40af90 <ferror@plt+0x6fb0>
  40b01c:	mov	x0, x20
  40b020:	bl	43a094 <ferror@plt+0x360b4>
  40b024:	adrp	x21, 491000 <ferror@plt+0x8d020>
  40b028:	ldr	w1, [x21, #2504]
  40b02c:	mov	x20, x0
  40b030:	cbz	w1, 40b0a4 <ferror@plt+0x70c4>
  40b034:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40b038:	add	x3, x3, #0xb6a
  40b03c:	mov	w2, #0x18                  	// #24
  40b040:	mov	x0, x19
  40b044:	mov	x4, x20
  40b048:	bl	40998c <ferror@plt+0x59ac>
  40b04c:	b	40af84 <ferror@plt+0x6fa4>
  40b050:	bl	403ee0 <__errno_location@plt>
  40b054:	ldr	w22, [x0]
  40b058:	mov	x0, x20
  40b05c:	bl	43a094 <ferror@plt+0x360b4>
  40b060:	adrp	x24, 491000 <ferror@plt+0x8d020>
  40b064:	ldr	w23, [x24, #2504]
  40b068:	mov	x21, x0
  40b06c:	cbz	w23, 40b0bc <ferror@plt+0x70dc>
  40b070:	sub	w8, w22, #0x1
  40b074:	cmp	w8, #0x27
  40b078:	b.hi	40b0dc <ferror@plt+0x70fc>  // b.pmore
  40b07c:	adrp	x9, 441000 <ferror@plt+0x3d020>
  40b080:	add	x9, x9, #0xc30
  40b084:	ldr	w24, [x9, w8, sxtw #2]
  40b088:	b	40b0e0 <ferror@plt+0x7100>
  40b08c:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40b090:	add	x0, x0, #0x636
  40b094:	bl	41b3b0 <ferror@plt+0x173d0>
  40b098:	mov	w1, w0
  40b09c:	str	w0, [x21, #2504]
  40b0a0:	b	40af68 <ferror@plt+0x6f88>
  40b0a4:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40b0a8:	add	x0, x0, #0x636
  40b0ac:	bl	41b3b0 <ferror@plt+0x173d0>
  40b0b0:	mov	w1, w0
  40b0b4:	str	w0, [x21, #2504]
  40b0b8:	b	40b034 <ferror@plt+0x7054>
  40b0bc:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40b0c0:	add	x0, x0, #0x636
  40b0c4:	bl	41b3b0 <ferror@plt+0x173d0>
  40b0c8:	mov	w23, w0
  40b0cc:	str	w0, [x24, #2504]
  40b0d0:	sub	w8, w22, #0x1
  40b0d4:	cmp	w8, #0x27
  40b0d8:	b.ls	40b07c <ferror@plt+0x709c>  // b.plast
  40b0dc:	mov	w24, #0x18                  	// #24
  40b0e0:	mov	w0, w22
  40b0e4:	bl	421238 <ferror@plt+0x1d258>
  40b0e8:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40b0ec:	mov	x5, x0
  40b0f0:	add	x3, x3, #0x9fc
  40b0f4:	mov	x0, x19
  40b0f8:	mov	w1, w23
  40b0fc:	mov	w2, w24
  40b100:	mov	x4, x21
  40b104:	bl	40998c <ferror@plt+0x59ac>
  40b108:	mov	x0, x21
  40b10c:	bl	414cbc <ferror@plt+0x10cdc>
  40b110:	b	40af84 <ferror@plt+0x6fa4>
  40b114:	sub	sp, sp, #0x20
  40b118:	adrp	x2, 40a000 <ferror@plt+0x6020>
  40b11c:	mov	x5, x1
  40b120:	add	x2, x2, #0xe24
  40b124:	add	x1, sp, #0x8
  40b128:	mov	w4, #0x1c0                 	// #448
  40b12c:	mov	w3, wzr
  40b130:	stp	x29, x30, [sp, #16]
  40b134:	add	x29, sp, #0x10
  40b138:	bl	40aef4 <ferror@plt+0x6f14>
  40b13c:	ldr	x8, [sp, #8]
  40b140:	ldp	x29, x30, [sp, #16]
  40b144:	cmn	w0, #0x1
  40b148:	csel	x0, xzr, x8, eq  // eq = none
  40b14c:	add	sp, sp, #0x20
  40b150:	ret
  40b154:	cbz	x1, 40b168 <ferror@plt+0x7188>
  40b158:	mov	x3, x1
  40b15c:	mov	x1, xzr
  40b160:	mov	x2, xzr
  40b164:	b	40b170 <ferror@plt+0x7190>
  40b168:	mov	x0, xzr
  40b16c:	ret
  40b170:	sub	sp, sp, #0xa0
  40b174:	stp	x29, x30, [sp, #64]
  40b178:	stp	x28, x27, [sp, #80]
  40b17c:	stp	x26, x25, [sp, #96]
  40b180:	stp	x24, x23, [sp, #112]
  40b184:	stp	x22, x21, [sp, #128]
  40b188:	stp	x20, x19, [sp, #144]
  40b18c:	add	x29, sp, #0x40
  40b190:	mov	x19, x3
  40b194:	mov	x26, x2
  40b198:	mov	x23, x1
  40b19c:	mov	x20, x0
  40b1a0:	bl	403510 <strlen@plt>
  40b1a4:	stur	x0, [x29, #-16]
  40b1a8:	mov	x0, xzr
  40b1ac:	bl	4230f0 <ferror@plt+0x1f110>
  40b1b0:	mov	x25, x0
  40b1b4:	cbz	x19, 40b1c8 <ferror@plt+0x71e8>
  40b1b8:	ldr	x23, [x19]
  40b1bc:	mov	w10, #0x1                   	// #1
  40b1c0:	cbnz	x23, 40b1d0 <ferror@plt+0x71f0>
  40b1c4:	b	40b540 <ferror@plt+0x7560>
  40b1c8:	mov	x10, xzr
  40b1cc:	cbz	x23, 40b540 <ferror@plt+0x7560>
  40b1d0:	ldur	x8, [x29, #-16]
  40b1d4:	mov	x22, xzr
  40b1d8:	str	x25, [sp, #24]
  40b1dc:	sxtw	x24, w8
  40b1e0:	neg	x21, x24
  40b1e4:	cbz	x19, 40b358 <ferror@plt+0x7378>
  40b1e8:	mov	w8, #0x1                   	// #1
  40b1ec:	stur	xzr, [x29, #-24]
  40b1f0:	str	wzr, [sp, #16]
  40b1f4:	stur	w8, [x29, #-28]
  40b1f8:	str	x19, [sp, #8]
  40b1fc:	b	40b21c <ferror@plt+0x723c>
  40b200:	mov	x0, x25
  40b204:	mov	x1, x26
  40b208:	mov	x2, x28
  40b20c:	bl	423200 <ferror@plt+0x1f220>
  40b210:	stur	wzr, [x29, #-28]
  40b214:	ldur	x10, [x29, #-8]
  40b218:	cbz	x23, 40b4f8 <ferror@plt+0x7518>
  40b21c:	mov	x26, x23
  40b220:	ldrb	w9, [x23]
  40b224:	ldr	x23, [x19, x10, lsl #3]
  40b228:	mov	x8, x10
  40b22c:	add	x10, x10, #0x1
  40b230:	cbz	w9, 40b218 <ferror@plt+0x7238>
  40b234:	ldur	x8, [x29, #-16]
  40b238:	mov	x0, x26
  40b23c:	stur	x10, [x29, #-8]
  40b240:	cbz	w8, 40b2f4 <ferror@plt+0x7314>
  40b244:	mov	x1, x20
  40b248:	mov	x2, x24
  40b24c:	bl	403880 <strncmp@plt>
  40b250:	mov	x28, x26
  40b254:	cbnz	w0, 40b270 <ferror@plt+0x7290>
  40b258:	add	x28, x28, x24
  40b25c:	mov	x0, x28
  40b260:	mov	x1, x20
  40b264:	mov	x2, x24
  40b268:	bl	403880 <strncmp@plt>
  40b26c:	cbz	w0, 40b258 <ferror@plt+0x7278>
  40b270:	mov	x0, x28
  40b274:	bl	403510 <strlen@plt>
  40b278:	add	x25, x28, x0
  40b27c:	add	x22, x28, x24
  40b280:	mov	x27, x25
  40b284:	cmp	x25, x22
  40b288:	b.cc	40b2a4 <ferror@plt+0x72c4>  // b.lo, b.ul, b.last
  40b28c:	add	x25, x27, x21
  40b290:	mov	x0, x25
  40b294:	mov	x1, x20
  40b298:	mov	x2, x24
  40b29c:	bl	403880 <strncmp@plt>
  40b2a0:	cbz	w0, 40b280 <ferror@plt+0x72a0>
  40b2a4:	add	x19, x26, x24
  40b2a8:	mov	x25, x27
  40b2ac:	mov	x22, x25
  40b2b0:	cmp	x25, x19
  40b2b4:	b.cc	40b2d0 <ferror@plt+0x72f0>  // b.lo, b.ul, b.last
  40b2b8:	add	x25, x22, x21
  40b2bc:	mov	x0, x25
  40b2c0:	mov	x1, x20
  40b2c4:	mov	x2, x24
  40b2c8:	bl	403880 <strncmp@plt>
  40b2cc:	cbz	w0, 40b2ac <ferror@plt+0x72cc>
  40b2d0:	ldr	x19, [sp, #8]
  40b2d4:	ldr	w8, [sp, #16]
  40b2d8:	cbz	w8, 40b308 <ferror@plt+0x7328>
  40b2dc:	stur	xzr, [x29, #-24]
  40b2e0:	ldr	x25, [sp, #24]
  40b2e4:	mov	x26, x28
  40b2e8:	subs	x28, x27, x26
  40b2ec:	b.ne	40b340 <ferror@plt+0x7360>  // b.any
  40b2f0:	b	40b214 <ferror@plt+0x7234>
  40b2f4:	bl	403510 <strlen@plt>
  40b2f8:	add	x27, x26, x0
  40b2fc:	subs	x28, x27, x26
  40b300:	b.ne	40b340 <ferror@plt+0x7360>  // b.any
  40b304:	b	40b214 <ferror@plt+0x7234>
  40b308:	ldur	x8, [x29, #-24]
  40b30c:	cmp	x22, x28
  40b310:	sub	x2, x28, x26
  40b314:	mov	x1, x26
  40b318:	csel	x8, x8, x26, hi  // hi = pmore
  40b31c:	stur	x8, [x29, #-24]
  40b320:	ldr	x25, [sp, #24]
  40b324:	mov	x0, x25
  40b328:	bl	423200 <ferror@plt+0x1f220>
  40b32c:	mov	w8, #0x1                   	// #1
  40b330:	mov	x26, x28
  40b334:	str	w8, [sp, #16]
  40b338:	subs	x28, x27, x26
  40b33c:	b.eq	40b214 <ferror@plt+0x7234>  // b.none
  40b340:	ldur	w8, [x29, #-28]
  40b344:	cbnz	w8, 40b200 <ferror@plt+0x7220>
  40b348:	mov	x0, x25
  40b34c:	mov	x1, x20
  40b350:	bl	423584 <ferror@plt+0x1f5a4>
  40b354:	b	40b200 <ferror@plt+0x7220>
  40b358:	mov	w8, #0x1                   	// #1
  40b35c:	stur	xzr, [x29, #-24]
  40b360:	stur	wzr, [x29, #-28]
  40b364:	stur	w8, [x29, #-8]
  40b368:	str	x26, [sp, #16]
  40b36c:	b	40b388 <ferror@plt+0x73a8>
  40b370:	mov	x0, x25
  40b374:	mov	x1, x27
  40b378:	mov	x2, x28
  40b37c:	bl	423200 <ferror@plt+0x1f220>
  40b380:	stur	wzr, [x29, #-8]
  40b384:	cbz	x23, 40b4f8 <ferror@plt+0x7518>
  40b388:	ldrsw	x8, [x26, #24]
  40b38c:	mov	x27, x23
  40b390:	tbz	w8, #31, 40b3bc <ferror@plt+0x73dc>
  40b394:	add	w9, w8, #0x8
  40b398:	cmn	w8, #0x8
  40b39c:	str	w9, [x26, #24]
  40b3a0:	b.gt	40b3bc <ferror@plt+0x73dc>
  40b3a4:	ldr	x9, [x26, #8]
  40b3a8:	add	x8, x9, x8
  40b3ac:	ldrb	w9, [x27]
  40b3b0:	ldr	x23, [x8]
  40b3b4:	cbnz	w9, 40b3d4 <ferror@plt+0x73f4>
  40b3b8:	b	40b384 <ferror@plt+0x73a4>
  40b3bc:	ldr	x8, [x26]
  40b3c0:	add	x9, x8, #0x8
  40b3c4:	str	x9, [x26]
  40b3c8:	ldrb	w9, [x27]
  40b3cc:	ldr	x23, [x8]
  40b3d0:	cbz	w9, 40b384 <ferror@plt+0x73a4>
  40b3d4:	ldur	x8, [x29, #-16]
  40b3d8:	cbz	w8, 40b490 <ferror@plt+0x74b0>
  40b3dc:	mov	x0, x27
  40b3e0:	mov	x1, x20
  40b3e4:	mov	x2, x24
  40b3e8:	bl	403880 <strncmp@plt>
  40b3ec:	mov	x28, x27
  40b3f0:	cbnz	w0, 40b40c <ferror@plt+0x742c>
  40b3f4:	add	x28, x28, x24
  40b3f8:	mov	x0, x28
  40b3fc:	mov	x1, x20
  40b400:	mov	x2, x24
  40b404:	bl	403880 <strncmp@plt>
  40b408:	cbz	w0, 40b3f4 <ferror@plt+0x7414>
  40b40c:	mov	x0, x28
  40b410:	bl	403510 <strlen@plt>
  40b414:	add	x25, x28, x0
  40b418:	add	x22, x28, x24
  40b41c:	mov	x19, x25
  40b420:	cmp	x25, x22
  40b424:	b.cc	40b440 <ferror@plt+0x7460>  // b.lo, b.ul, b.last
  40b428:	add	x25, x19, x21
  40b42c:	mov	x0, x25
  40b430:	mov	x1, x20
  40b434:	mov	x2, x24
  40b438:	bl	403880 <strncmp@plt>
  40b43c:	cbz	w0, 40b41c <ferror@plt+0x743c>
  40b440:	add	x26, x27, x24
  40b444:	mov	x25, x19
  40b448:	mov	x22, x25
  40b44c:	cmp	x25, x26
  40b450:	b.cc	40b46c <ferror@plt+0x748c>  // b.lo, b.ul, b.last
  40b454:	add	x25, x22, x21
  40b458:	mov	x0, x25
  40b45c:	mov	x1, x20
  40b460:	mov	x2, x24
  40b464:	bl	403880 <strncmp@plt>
  40b468:	cbz	w0, 40b448 <ferror@plt+0x7468>
  40b46c:	ldr	x26, [sp, #16]
  40b470:	ldur	w8, [x29, #-28]
  40b474:	cbz	w8, 40b4a8 <ferror@plt+0x74c8>
  40b478:	stur	xzr, [x29, #-24]
  40b47c:	ldr	x25, [sp, #24]
  40b480:	mov	x27, x28
  40b484:	subs	x28, x19, x27
  40b488:	b.ne	40b4e0 <ferror@plt+0x7500>  // b.any
  40b48c:	b	40b384 <ferror@plt+0x73a4>
  40b490:	mov	x0, x27
  40b494:	bl	403510 <strlen@plt>
  40b498:	add	x19, x27, x0
  40b49c:	subs	x28, x19, x27
  40b4a0:	b.ne	40b4e0 <ferror@plt+0x7500>  // b.any
  40b4a4:	b	40b384 <ferror@plt+0x73a4>
  40b4a8:	ldur	x8, [x29, #-24]
  40b4ac:	cmp	x22, x28
  40b4b0:	sub	x2, x28, x27
  40b4b4:	mov	x1, x27
  40b4b8:	csel	x8, x8, x27, hi  // hi = pmore
  40b4bc:	stur	x8, [x29, #-24]
  40b4c0:	ldr	x25, [sp, #24]
  40b4c4:	mov	x0, x25
  40b4c8:	bl	423200 <ferror@plt+0x1f220>
  40b4cc:	mov	w8, #0x1                   	// #1
  40b4d0:	mov	x27, x28
  40b4d4:	stur	w8, [x29, #-28]
  40b4d8:	subs	x28, x19, x27
  40b4dc:	b.eq	40b384 <ferror@plt+0x73a4>  // b.none
  40b4e0:	ldur	w8, [x29, #-8]
  40b4e4:	cbnz	w8, 40b370 <ferror@plt+0x7390>
  40b4e8:	mov	x0, x25
  40b4ec:	mov	x1, x20
  40b4f0:	bl	423584 <ferror@plt+0x1f5a4>
  40b4f4:	b	40b370 <ferror@plt+0x7390>
  40b4f8:	ldur	x19, [x29, #-24]
  40b4fc:	cbz	x19, 40b530 <ferror@plt+0x7550>
  40b500:	mov	w1, #0x1                   	// #1
  40b504:	mov	x0, x25
  40b508:	bl	423334 <ferror@plt+0x1f354>
  40b50c:	mov	x0, x19
  40b510:	ldp	x20, x19, [sp, #144]
  40b514:	ldp	x22, x21, [sp, #128]
  40b518:	ldp	x24, x23, [sp, #112]
  40b51c:	ldp	x26, x25, [sp, #96]
  40b520:	ldp	x28, x27, [sp, #80]
  40b524:	ldp	x29, x30, [sp, #64]
  40b528:	add	sp, sp, #0xa0
  40b52c:	b	4209b8 <ferror@plt+0x1c9d8>
  40b530:	cbz	x22, 40b540 <ferror@plt+0x7560>
  40b534:	mov	x0, x25
  40b538:	mov	x1, x22
  40b53c:	bl	423584 <ferror@plt+0x1f5a4>
  40b540:	mov	x0, x25
  40b544:	ldp	x20, x19, [sp, #144]
  40b548:	ldp	x22, x21, [sp, #128]
  40b54c:	ldp	x24, x23, [sp, #112]
  40b550:	ldp	x26, x25, [sp, #96]
  40b554:	ldp	x28, x27, [sp, #80]
  40b558:	ldp	x29, x30, [sp, #64]
  40b55c:	mov	w1, wzr
  40b560:	add	sp, sp, #0xa0
  40b564:	b	423334 <ferror@plt+0x1f354>
  40b568:	sub	sp, sp, #0xe0
  40b56c:	stp	x29, x30, [sp, #208]
  40b570:	add	x29, sp, #0xd0
  40b574:	stp	x2, x3, [x29, #-80]
  40b578:	stp	x4, x5, [x29, #-64]
  40b57c:	stp	x6, x7, [x29, #-48]
  40b580:	stp	q1, q2, [sp, #16]
  40b584:	stp	q3, q4, [sp, #48]
  40b588:	str	q0, [sp]
  40b58c:	stp	q5, q6, [sp, #80]
  40b590:	str	q7, [sp, #112]
  40b594:	cbz	x0, 40b5d4 <ferror@plt+0x75f4>
  40b598:	mov	x8, #0xffffffffffffffd0    	// #-48
  40b59c:	mov	x10, sp
  40b5a0:	sub	x11, x29, #0x50
  40b5a4:	movk	x8, #0xff80, lsl #32
  40b5a8:	add	x9, x29, #0x10
  40b5ac:	add	x10, x10, #0x80
  40b5b0:	add	x11, x11, #0x30
  40b5b4:	sub	x2, x29, #0x20
  40b5b8:	mov	x3, xzr
  40b5bc:	stp	x10, x8, [x29, #-16]
  40b5c0:	stp	x9, x11, [x29, #-32]
  40b5c4:	bl	40b170 <ferror@plt+0x7190>
  40b5c8:	ldp	x29, x30, [sp, #208]
  40b5cc:	add	sp, sp, #0xe0
  40b5d0:	ret
  40b5d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  40b5d8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40b5dc:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40b5e0:	add	x0, x0, #0xf7f
  40b5e4:	add	x1, x1, #0x750
  40b5e8:	add	x2, x2, #0x787
  40b5ec:	bl	415dcc <ferror@plt+0x11dec>
  40b5f0:	mov	x0, xzr
  40b5f4:	ldp	x29, x30, [sp, #208]
  40b5f8:	add	sp, sp, #0xe0
  40b5fc:	ret
  40b600:	adrp	x8, 47f000 <ferror@plt+0x7b020>
  40b604:	add	x8, x8, #0x1f4
  40b608:	mov	x3, x0
  40b60c:	mov	x0, x8
  40b610:	mov	x1, xzr
  40b614:	mov	x2, xzr
  40b618:	b	40b170 <ferror@plt+0x7190>
  40b61c:	sub	sp, sp, #0xf0
  40b620:	stp	x29, x30, [sp, #224]
  40b624:	add	x29, sp, #0xe0
  40b628:	mov	x8, x0
  40b62c:	mov	x9, #0xffffffffffffffc8    	// #-56
  40b630:	mov	x10, sp
  40b634:	sub	x11, x29, #0x58
  40b638:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  40b63c:	stp	x1, x2, [x29, #-88]
  40b640:	stp	x3, x4, [x29, #-72]
  40b644:	movk	x9, #0xff80, lsl #32
  40b648:	add	x12, x29, #0x10
  40b64c:	add	x10, x10, #0x80
  40b650:	add	x11, x11, #0x38
  40b654:	add	x0, x0, #0x1f4
  40b658:	sub	x2, x29, #0x20
  40b65c:	mov	x1, x8
  40b660:	mov	x3, xzr
  40b664:	stp	x5, x6, [x29, #-56]
  40b668:	stur	x7, [x29, #-40]
  40b66c:	stp	q0, q1, [sp]
  40b670:	stp	q2, q3, [sp, #32]
  40b674:	stp	q4, q5, [sp, #64]
  40b678:	stp	q6, q7, [sp, #96]
  40b67c:	stp	x10, x9, [x29, #-16]
  40b680:	stp	x12, x11, [x29, #-32]
  40b684:	bl	40b170 <ferror@plt+0x7190>
  40b688:	ldp	x29, x30, [sp, #224]
  40b68c:	add	sp, sp, #0xf0
  40b690:	ret
  40b694:	stp	x29, x30, [sp, #-64]!
  40b698:	stp	x22, x21, [sp, #32]
  40b69c:	mov	x21, x0
  40b6a0:	mov	w0, #0x100                 	// #256
  40b6a4:	str	x23, [sp, #16]
  40b6a8:	stp	x20, x19, [sp, #48]
  40b6ac:	mov	x29, sp
  40b6b0:	mov	x19, x1
  40b6b4:	bl	414b40 <ferror@plt+0x10b60>
  40b6b8:	mov	x20, x0
  40b6bc:	mov	w2, #0x100                 	// #256
  40b6c0:	mov	x0, x21
  40b6c4:	mov	x1, x20
  40b6c8:	bl	403600 <readlink@plt>
  40b6cc:	tbnz	w0, #31, 40b714 <ferror@plt+0x7734>
  40b6d0:	cmp	w0, #0x100
  40b6d4:	b.cc	40b70c <ferror@plt+0x772c>  // b.lo, b.ul, b.last
  40b6d8:	mov	w22, #0x100                 	// #256
  40b6dc:	lsl	w22, w22, #1
  40b6e0:	mov	x0, x20
  40b6e4:	mov	x1, x22
  40b6e8:	bl	414c54 <ferror@plt+0x10c74>
  40b6ec:	mov	x20, x0
  40b6f0:	mov	x0, x21
  40b6f4:	mov	x1, x20
  40b6f8:	mov	x2, x22
  40b6fc:	bl	403600 <readlink@plt>
  40b700:	tbnz	w0, #31, 40b714 <ferror@plt+0x7734>
  40b704:	cmp	w22, w0
  40b708:	b.ls	40b6dc <ferror@plt+0x76fc>  // b.plast
  40b70c:	strb	wzr, [x20, w0, sxtw]
  40b710:	b	40b7b0 <ferror@plt+0x77d0>
  40b714:	bl	403ee0 <__errno_location@plt>
  40b718:	ldr	w22, [x0]
  40b71c:	mov	x0, x21
  40b720:	bl	43a094 <ferror@plt+0x360b4>
  40b724:	mov	x21, x0
  40b728:	mov	x0, x20
  40b72c:	bl	414cbc <ferror@plt+0x10cdc>
  40b730:	adrp	x23, 491000 <ferror@plt+0x8d020>
  40b734:	ldr	w20, [x23, #2504]
  40b738:	cbz	w20, 40b758 <ferror@plt+0x7778>
  40b73c:	sub	w8, w22, #0x1
  40b740:	cmp	w8, #0x27
  40b744:	b.hi	40b778 <ferror@plt+0x7798>  // b.pmore
  40b748:	adrp	x9, 441000 <ferror@plt+0x3d020>
  40b74c:	add	x9, x9, #0xc30
  40b750:	ldr	w23, [x9, w8, sxtw #2]
  40b754:	b	40b77c <ferror@plt+0x779c>
  40b758:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40b75c:	add	x0, x0, #0x636
  40b760:	bl	41b3b0 <ferror@plt+0x173d0>
  40b764:	mov	w20, w0
  40b768:	str	w0, [x23, #2504]
  40b76c:	sub	w8, w22, #0x1
  40b770:	cmp	w8, #0x27
  40b774:	b.ls	40b748 <ferror@plt+0x7768>  // b.plast
  40b778:	mov	w23, #0x18                  	// #24
  40b77c:	mov	w0, w22
  40b780:	bl	421238 <ferror@plt+0x1d258>
  40b784:	adrp	x3, 441000 <ferror@plt+0x3d020>
  40b788:	mov	x5, x0
  40b78c:	add	x3, x3, #0x799
  40b790:	mov	x0, x19
  40b794:	mov	w1, w20
  40b798:	mov	w2, w23
  40b79c:	mov	x4, x21
  40b7a0:	bl	40998c <ferror@plt+0x59ac>
  40b7a4:	mov	x0, x21
  40b7a8:	bl	414cbc <ferror@plt+0x10cdc>
  40b7ac:	mov	x20, xzr
  40b7b0:	mov	x0, x20
  40b7b4:	ldp	x20, x19, [sp, #48]
  40b7b8:	ldp	x22, x21, [sp, #32]
  40b7bc:	ldr	x23, [sp, #16]
  40b7c0:	ldp	x29, x30, [sp], #64
  40b7c4:	ret
  40b7c8:	stp	x29, x30, [sp, #-32]!
  40b7cc:	str	x19, [sp, #16]
  40b7d0:	mov	x29, sp
  40b7d4:	cbz	x0, 40b7f8 <ferror@plt+0x7818>
  40b7d8:	mov	w1, #0x2f                  	// #47
  40b7dc:	mov	x19, x0
  40b7e0:	bl	403a40 <strrchr@plt>
  40b7e4:	cmp	x0, #0x0
  40b7e8:	csinc	x0, x19, x0, eq  // eq = none
  40b7ec:	ldr	x19, [sp, #16]
  40b7f0:	ldp	x29, x30, [sp], #32
  40b7f4:	ret
  40b7f8:	adrp	x0, 447000 <ferror@plt+0x43020>
  40b7fc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40b800:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40b804:	add	x0, x0, #0xf7f
  40b808:	add	x1, x1, #0x82d
  40b80c:	add	x2, x2, #0x7ee
  40b810:	bl	415dcc <ferror@plt+0x11dec>
  40b814:	mov	x0, xzr
  40b818:	ldr	x19, [sp, #16]
  40b81c:	ldp	x29, x30, [sp], #32
  40b820:	ret
  40b824:	stp	x29, x30, [sp, #-64]!
  40b828:	str	x23, [sp, #16]
  40b82c:	stp	x22, x21, [sp, #32]
  40b830:	stp	x20, x19, [sp, #48]
  40b834:	mov	x29, sp
  40b838:	cbz	x0, 40b908 <ferror@plt+0x7928>
  40b83c:	ldrb	w8, [x0]
  40b840:	mov	x19, x0
  40b844:	cbz	w8, 40b894 <ferror@plt+0x78b4>
  40b848:	mov	x0, x19
  40b84c:	bl	403510 <strlen@plt>
  40b850:	sub	x8, x19, #0x1
  40b854:	mov	x22, x0
  40b858:	subs	x0, x0, #0x1
  40b85c:	b.mi	40b8a0 <ferror@plt+0x78c0>  // b.first
  40b860:	ldrb	w9, [x8, x22]
  40b864:	cmp	w9, #0x2f
  40b868:	b.eq	40b854 <ferror@plt+0x7874>  // b.none
  40b86c:	b	40b880 <ferror@plt+0x78a0>
  40b870:	sub	x23, x0, #0x1
  40b874:	cmp	x0, #0x0
  40b878:	mov	x0, x23
  40b87c:	b.le	40b8a8 <ferror@plt+0x78c8>
  40b880:	ldrb	w8, [x19, x0]
  40b884:	cmp	w8, #0x2f
  40b888:	b.ne	40b870 <ferror@plt+0x7890>  // b.any
  40b88c:	mov	x23, x0
  40b890:	b	40b8a8 <ferror@plt+0x78c8>
  40b894:	adrp	x0, 47d000 <ferror@plt+0x79020>
  40b898:	add	x0, x0, #0x7b8
  40b89c:	b	40b8f4 <ferror@plt+0x7914>
  40b8a0:	mov	x23, x0
  40b8a4:	cbz	x22, 40b8ec <ferror@plt+0x790c>
  40b8a8:	sub	x0, x22, x23
  40b8ac:	sub	x21, x0, #0x1
  40b8b0:	bl	414b40 <ferror@plt+0x10b60>
  40b8b4:	add	x8, x19, x23
  40b8b8:	add	x1, x8, #0x1
  40b8bc:	mov	x2, x21
  40b8c0:	mov	x20, x0
  40b8c4:	bl	4034a0 <memcpy@plt>
  40b8c8:	sub	x8, x20, x23
  40b8cc:	add	x8, x8, x22
  40b8d0:	sturb	wzr, [x8, #-1]
  40b8d4:	mov	x0, x20
  40b8d8:	ldp	x20, x19, [sp, #48]
  40b8dc:	ldp	x22, x21, [sp, #32]
  40b8e0:	ldr	x23, [sp, #16]
  40b8e4:	ldp	x29, x30, [sp], #64
  40b8e8:	ret
  40b8ec:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  40b8f0:	add	x0, x0, #0x1f4
  40b8f4:	ldp	x20, x19, [sp, #48]
  40b8f8:	ldp	x22, x21, [sp, #32]
  40b8fc:	ldr	x23, [sp, #16]
  40b900:	ldp	x29, x30, [sp], #64
  40b904:	b	4209b8 <ferror@plt+0x1c9d8>
  40b908:	adrp	x0, 447000 <ferror@plt+0x43020>
  40b90c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40b910:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40b914:	add	x0, x0, #0xf7f
  40b918:	add	x1, x1, #0x854
  40b91c:	add	x2, x2, #0x7ee
  40b920:	bl	415dcc <ferror@plt+0x11dec>
  40b924:	mov	x20, xzr
  40b928:	b	40b8d4 <ferror@plt+0x78f4>
  40b92c:	stp	x29, x30, [sp, #-48]!
  40b930:	str	x21, [sp, #16]
  40b934:	stp	x20, x19, [sp, #32]
  40b938:	mov	x29, sp
  40b93c:	cbz	x0, 40b9c0 <ferror@plt+0x79e0>
  40b940:	mov	w1, #0x2f                  	// #47
  40b944:	mov	x19, x0
  40b948:	bl	403a40 <strrchr@plt>
  40b94c:	cbz	x0, 40b9a8 <ferror@plt+0x79c8>
  40b950:	cmp	x0, x19
  40b954:	b.ls	40b970 <ferror@plt+0x7990>  // b.plast
  40b958:	ldrb	w8, [x0]
  40b95c:	cmp	w8, #0x2f
  40b960:	b.ne	40b970 <ferror@plt+0x7990>  // b.any
  40b964:	sub	x0, x0, #0x1
  40b968:	cmp	x0, x19
  40b96c:	b.hi	40b958 <ferror@plt+0x7978>  // b.pmore
  40b970:	sub	x8, x0, x19
  40b974:	add	x0, x8, #0x2
  40b978:	add	x21, x8, #0x1
  40b97c:	bl	414b40 <ferror@plt+0x10b60>
  40b980:	mov	x1, x19
  40b984:	mov	x2, x21
  40b988:	mov	x20, x0
  40b98c:	bl	4034a0 <memcpy@plt>
  40b990:	strb	wzr, [x20, x21]
  40b994:	mov	x0, x20
  40b998:	ldp	x20, x19, [sp, #32]
  40b99c:	ldr	x21, [sp, #16]
  40b9a0:	ldp	x29, x30, [sp], #48
  40b9a4:	ret
  40b9a8:	ldp	x20, x19, [sp, #32]
  40b9ac:	ldr	x21, [sp, #16]
  40b9b0:	adrp	x0, 47d000 <ferror@plt+0x79020>
  40b9b4:	add	x0, x0, #0x7b8
  40b9b8:	ldp	x29, x30, [sp], #48
  40b9bc:	b	4209b8 <ferror@plt+0x1c9d8>
  40b9c0:	adrp	x0, 447000 <ferror@plt+0x43020>
  40b9c4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40b9c8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40b9cc:	add	x0, x0, #0xf7f
  40b9d0:	add	x1, x1, #0x87e
  40b9d4:	add	x2, x2, #0x7ee
  40b9d8:	bl	415dcc <ferror@plt+0x11dec>
  40b9dc:	mov	x20, xzr
  40b9e0:	b	40b994 <ferror@plt+0x79b4>
  40b9e4:	stp	x29, x30, [sp, #-48]!
  40b9e8:	stp	x20, x19, [sp, #32]
  40b9ec:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40b9f0:	ldr	x8, [x20, #2512]
  40b9f4:	str	x21, [sp, #16]
  40b9f8:	mov	x29, sp
  40b9fc:	cbnz	x8, 40ba08 <ferror@plt+0x7a28>
  40ba00:	mov	w8, #0x1000                	// #4096
  40ba04:	str	x8, [x20, #2512]
  40ba08:	mov	x19, xzr
  40ba0c:	mov	x21, #0x7fffffffffffffff    	// #9223372036854775807
  40ba10:	mov	x0, x19
  40ba14:	bl	414cbc <ferror@plt+0x10cdc>
  40ba18:	ldr	x8, [x20, #2512]
  40ba1c:	add	x0, x8, #0x1
  40ba20:	bl	414b40 <ferror@plt+0x10b60>
  40ba24:	ldr	x1, [x20, #2512]
  40ba28:	mov	x19, x0
  40ba2c:	strb	wzr, [x0]
  40ba30:	bl	4034f0 <getcwd@plt>
  40ba34:	cbnz	x0, 40ba60 <ferror@plt+0x7a80>
  40ba38:	bl	403ee0 <__errno_location@plt>
  40ba3c:	ldr	w8, [x0]
  40ba40:	cmp	w8, #0x22
  40ba44:	b.ne	40ba68 <ferror@plt+0x7a88>  // b.any
  40ba48:	ldr	x8, [x20, #2512]
  40ba4c:	lsl	x8, x8, #1
  40ba50:	cmp	x8, x21
  40ba54:	str	x8, [x20, #2512]
  40ba58:	b.cc	40ba10 <ferror@plt+0x7a30>  // b.lo, b.ul, b.last
  40ba5c:	b	40ba68 <ferror@plt+0x7a88>
  40ba60:	ldrb	w8, [x19]
  40ba64:	cbnz	w8, 40ba70 <ferror@plt+0x7a90>
  40ba68:	mov	w8, #0x2f                  	// #47
  40ba6c:	strh	w8, [x19]
  40ba70:	mov	x0, x19
  40ba74:	bl	4209b8 <ferror@plt+0x1c9d8>
  40ba78:	mov	x20, x0
  40ba7c:	mov	x0, x19
  40ba80:	bl	414cbc <ferror@plt+0x10cdc>
  40ba84:	mov	x0, x20
  40ba88:	ldp	x20, x19, [sp, #32]
  40ba8c:	ldr	x21, [sp, #16]
  40ba90:	ldp	x29, x30, [sp], #48
  40ba94:	ret
  40ba98:	stp	x29, x30, [sp, #-48]!
  40ba9c:	stp	x22, x21, [sp, #16]
  40baa0:	stp	x20, x19, [sp, #32]
  40baa4:	mov	x29, sp
  40baa8:	mov	x20, x2
  40baac:	mov	x22, x1
  40bab0:	mov	x19, x0
  40bab4:	bl	403ee0 <__errno_location@plt>
  40bab8:	ldr	w21, [x0]
  40babc:	mov	x0, x22
  40bac0:	bl	43a094 <ferror@plt+0x360b4>
  40bac4:	mov	x22, x0
  40bac8:	mov	w0, w21
  40bacc:	bl	421238 <ferror@plt+0x1d258>
  40bad0:	mov	x2, x0
  40bad4:	mov	x0, x20
  40bad8:	mov	x1, x22
  40badc:	bl	420b78 <ferror@plt+0x1cb98>
  40bae0:	mov	x20, x0
  40bae4:	mov	x0, x22
  40bae8:	bl	414cbc <ferror@plt+0x10cdc>
  40baec:	adrp	x22, 491000 <ferror@plt+0x8d020>
  40baf0:	ldr	w1, [x22, #2504]
  40baf4:	cbz	w1, 40bb14 <ferror@plt+0x7b34>
  40baf8:	sub	w8, w21, #0x1
  40bafc:	cmp	w8, #0x27
  40bb00:	b.hi	40bb34 <ferror@plt+0x7b54>  // b.pmore
  40bb04:	adrp	x9, 441000 <ferror@plt+0x3d020>
  40bb08:	add	x9, x9, #0xc30
  40bb0c:	ldr	w2, [x9, w8, sxtw #2]
  40bb10:	b	40bb38 <ferror@plt+0x7b58>
  40bb14:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40bb18:	add	x0, x0, #0x636
  40bb1c:	bl	41b3b0 <ferror@plt+0x173d0>
  40bb20:	mov	w1, w0
  40bb24:	str	w0, [x22, #2504]
  40bb28:	sub	w8, w21, #0x1
  40bb2c:	cmp	w8, #0x27
  40bb30:	b.ls	40bb04 <ferror@plt+0x7b24>  // b.plast
  40bb34:	mov	w2, #0x18                  	// #24
  40bb38:	mov	x0, x19
  40bb3c:	mov	x3, x20
  40bb40:	bl	409b3c <ferror@plt+0x5b5c>
  40bb44:	mov	x0, x20
  40bb48:	ldp	x20, x19, [sp, #32]
  40bb4c:	ldp	x22, x21, [sp, #16]
  40bb50:	ldp	x29, x30, [sp], #48
  40bb54:	b	414cbc <ferror@plt+0x10cdc>
  40bb58:	stp	x29, x30, [sp, #-32]!
  40bb5c:	str	x19, [sp, #16]
  40bb60:	dmb	ish
  40bb64:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40bb68:	ldr	x8, [x8, #2528]
  40bb6c:	mov	x19, x0
  40bb70:	mov	x29, sp
  40bb74:	cbnz	x8, 40bb98 <ferror@plt+0x7bb8>
  40bb78:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bb7c:	add	x0, x0, #0x9e0
  40bb80:	bl	429208 <ferror@plt+0x25228>
  40bb84:	cbz	w0, 40bb98 <ferror@plt+0x7bb8>
  40bb88:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bb8c:	add	x0, x0, #0x9e0
  40bb90:	mov	w1, #0x1                   	// #1
  40bb94:	bl	4292a4 <ferror@plt+0x252c4>
  40bb98:	dmb	ish
  40bb9c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40bba0:	ldr	x8, [x8, #2536]
  40bba4:	cbz	x8, 40bbb8 <ferror@plt+0x7bd8>
  40bba8:	mov	x0, x19
  40bbac:	ldr	x19, [sp, #16]
  40bbb0:	ldp	x29, x30, [sp], #32
  40bbb4:	ret
  40bbb8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bbbc:	add	x0, x0, #0x9e8
  40bbc0:	bl	429208 <ferror@plt+0x25228>
  40bbc4:	cbz	w0, 40bba8 <ferror@plt+0x7bc8>
  40bbc8:	mov	w0, #0x5                   	// #5
  40bbcc:	mov	x1, xzr
  40bbd0:	bl	403fd0 <setlocale@plt>
  40bbd4:	cmp	x0, #0x0
  40bbd8:	mov	w8, #0x1                   	// #1
  40bbdc:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bbe0:	cinc	x1, x8, eq  // eq = none
  40bbe4:	add	x0, x0, #0x9e8
  40bbe8:	bl	4292a4 <ferror@plt+0x252c4>
  40bbec:	mov	x0, x19
  40bbf0:	ldr	x19, [sp, #16]
  40bbf4:	ldp	x29, x30, [sp], #32
  40bbf8:	ret
  40bbfc:	stp	x29, x30, [sp, #-32]!
  40bc00:	str	x19, [sp, #16]
  40bc04:	mov	x19, x1
  40bc08:	mov	x29, sp
  40bc0c:	cbz	x0, 40bc20 <ferror@plt+0x7c40>
  40bc10:	dmb	ish
  40bc14:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40bc18:	ldr	x8, [x8, #2536]
  40bc1c:	cbz	x8, 40bc30 <ferror@plt+0x7c50>
  40bc20:	mov	x0, x19
  40bc24:	ldr	x19, [sp, #16]
  40bc28:	ldp	x29, x30, [sp], #32
  40bc2c:	ret
  40bc30:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bc34:	add	x0, x0, #0x9e8
  40bc38:	bl	429208 <ferror@plt+0x25228>
  40bc3c:	cbz	w0, 40bc20 <ferror@plt+0x7c40>
  40bc40:	mov	w0, #0x5                   	// #5
  40bc44:	mov	x1, xzr
  40bc48:	bl	403fd0 <setlocale@plt>
  40bc4c:	cmp	x0, #0x0
  40bc50:	mov	w8, #0x1                   	// #1
  40bc54:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bc58:	cinc	x1, x8, eq  // eq = none
  40bc5c:	add	x0, x0, #0x9e8
  40bc60:	bl	4292a4 <ferror@plt+0x252c4>
  40bc64:	mov	x0, x19
  40bc68:	ldr	x19, [sp, #16]
  40bc6c:	ldp	x29, x30, [sp], #32
  40bc70:	ret
  40bc74:	stp	x29, x30, [sp, #-32]!
  40bc78:	stp	x20, x19, [sp, #16]
  40bc7c:	dmb	ish
  40bc80:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40bc84:	ldr	x8, [x8, #2528]
  40bc88:	mov	x19, x1
  40bc8c:	mov	x20, x0
  40bc90:	mov	x29, sp
  40bc94:	cbnz	x8, 40bcb8 <ferror@plt+0x7cd8>
  40bc98:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bc9c:	add	x0, x0, #0x9e0
  40bca0:	bl	429208 <ferror@plt+0x25228>
  40bca4:	cbz	w0, 40bcb8 <ferror@plt+0x7cd8>
  40bca8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bcac:	add	x0, x0, #0x9e0
  40bcb0:	mov	w1, #0x1                   	// #1
  40bcb4:	bl	4292a4 <ferror@plt+0x252c4>
  40bcb8:	mov	x1, x20
  40bcbc:	mov	x2, x19
  40bcc0:	ldp	x20, x19, [sp, #16]
  40bcc4:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40bcc8:	add	x0, x0, #0x92c
  40bccc:	ldp	x29, x30, [sp], #32
  40bcd0:	b	40bcd4 <ferror@plt+0x7cf4>
  40bcd4:	stp	x29, x30, [sp, #-48]!
  40bcd8:	str	x21, [sp, #16]
  40bcdc:	stp	x20, x19, [sp, #32]
  40bce0:	mov	x21, x2
  40bce4:	mov	x19, x1
  40bce8:	mov	x20, x0
  40bcec:	mov	x29, sp
  40bcf0:	cbz	x0, 40bd14 <ferror@plt+0x7d34>
  40bcf4:	dmb	ish
  40bcf8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40bcfc:	ldr	x8, [x8, #2536]
  40bd00:	cbnz	x8, 40bd14 <ferror@plt+0x7d34>
  40bd04:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bd08:	add	x0, x0, #0x9e8
  40bd0c:	bl	429208 <ferror@plt+0x25228>
  40bd10:	cbnz	w0, 40bd20 <ferror@plt+0x7d40>
  40bd14:	cbz	x21, 40bd48 <ferror@plt+0x7d68>
  40bd18:	add	x19, x19, x21
  40bd1c:	b	40bdb4 <ferror@plt+0x7dd4>
  40bd20:	mov	w0, #0x5                   	// #5
  40bd24:	mov	x1, xzr
  40bd28:	bl	403fd0 <setlocale@plt>
  40bd2c:	cmp	x0, #0x0
  40bd30:	mov	w8, #0x1                   	// #1
  40bd34:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bd38:	cinc	x1, x8, eq  // eq = none
  40bd3c:	add	x0, x0, #0x9e8
  40bd40:	bl	4292a4 <ferror@plt+0x252c4>
  40bd44:	cbnz	x21, 40bd18 <ferror@plt+0x7d38>
  40bd48:	mov	w1, #0x7c                  	// #124
  40bd4c:	mov	x0, x19
  40bd50:	bl	403ca0 <strchr@plt>
  40bd54:	cbz	x0, 40bdb4 <ferror@plt+0x7dd4>
  40bd58:	mov	x21, x0
  40bd5c:	mov	x0, x19
  40bd60:	bl	403510 <strlen@plt>
  40bd64:	add	x9, x0, #0x10
  40bd68:	mov	x8, sp
  40bd6c:	and	x9, x9, #0xfffffffffffffff0
  40bd70:	sub	x0, x8, x9
  40bd74:	mov	sp, x0
  40bd78:	mov	x1, x19
  40bd7c:	bl	403d30 <strcpy@plt>
  40bd80:	sub	x8, x21, x19
  40bd84:	mov	w9, #0x4                   	// #4
  40bd88:	strb	w9, [x0, x8]
  40bd8c:	cbz	x20, 40bdb0 <ferror@plt+0x7dd0>
  40bd90:	dmb	ish
  40bd94:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40bd98:	ldr	x8, [x8, #2536]
  40bd9c:	cbnz	x8, 40bdb0 <ferror@plt+0x7dd0>
  40bda0:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bda4:	add	x0, x0, #0x9e8
  40bda8:	bl	429208 <ferror@plt+0x25228>
  40bdac:	cbnz	w0, 40bdcc <ferror@plt+0x7dec>
  40bdb0:	add	x19, x21, #0x1
  40bdb4:	mov	x0, x19
  40bdb8:	mov	sp, x29
  40bdbc:	ldp	x20, x19, [sp, #32]
  40bdc0:	ldr	x21, [sp, #16]
  40bdc4:	ldp	x29, x30, [sp], #48
  40bdc8:	ret
  40bdcc:	mov	w0, #0x5                   	// #5
  40bdd0:	mov	x1, xzr
  40bdd4:	bl	403fd0 <setlocale@plt>
  40bdd8:	cmp	x0, #0x0
  40bddc:	mov	w8, #0x1                   	// #1
  40bde0:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bde4:	cinc	x1, x8, eq  // eq = none
  40bde8:	add	x0, x0, #0x9e8
  40bdec:	bl	4292a4 <ferror@plt+0x252c4>
  40bdf0:	b	40bdb0 <ferror@plt+0x7dd0>
  40bdf4:	stp	x29, x30, [sp, #-32]!
  40bdf8:	str	x19, [sp, #16]
  40bdfc:	mov	x19, x1
  40be00:	cmp	x1, x0
  40be04:	mov	x29, sp
  40be08:	b.eq	40be1c <ferror@plt+0x7e3c>  // b.none
  40be0c:	mov	x0, x19
  40be10:	ldr	x19, [sp, #16]
  40be14:	ldp	x29, x30, [sp], #32
  40be18:	ret
  40be1c:	mov	w1, #0x7c                  	// #124
  40be20:	mov	x0, x19
  40be24:	bl	403ca0 <strchr@plt>
  40be28:	cbz	x0, 40be0c <ferror@plt+0x7e2c>
  40be2c:	add	x19, x0, #0x1
  40be30:	mov	x0, x19
  40be34:	ldr	x19, [sp, #16]
  40be38:	ldp	x29, x30, [sp], #32
  40be3c:	ret
  40be40:	stp	x29, x30, [sp, #-32]!
  40be44:	stp	x20, x19, [sp, #16]
  40be48:	mov	x19, x2
  40be4c:	mov	x29, sp
  40be50:	cbz	x0, 40be80 <ferror@plt+0x7ea0>
  40be54:	dmb	ish
  40be58:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40be5c:	ldr	x8, [x20, #2536]
  40be60:	cbnz	x8, 40be74 <ferror@plt+0x7e94>
  40be64:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40be68:	add	x0, x0, #0x9e8
  40be6c:	bl	429208 <ferror@plt+0x25228>
  40be70:	cbnz	w0, 40be90 <ferror@plt+0x7eb0>
  40be74:	dmb	ish
  40be78:	ldr	x8, [x20, #2536]
  40be7c:	cbz	x8, 40bec0 <ferror@plt+0x7ee0>
  40be80:	mov	x0, x19
  40be84:	ldp	x20, x19, [sp, #16]
  40be88:	ldp	x29, x30, [sp], #32
  40be8c:	ret
  40be90:	mov	w0, #0x5                   	// #5
  40be94:	mov	x1, xzr
  40be98:	bl	403fd0 <setlocale@plt>
  40be9c:	cmp	x0, #0x0
  40bea0:	mov	w8, #0x1                   	// #1
  40bea4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bea8:	cinc	x1, x8, eq  // eq = none
  40beac:	add	x0, x0, #0x9e8
  40beb0:	bl	4292a4 <ferror@plt+0x252c4>
  40beb4:	dmb	ish
  40beb8:	ldr	x8, [x20, #2536]
  40bebc:	cbnz	x8, 40be80 <ferror@plt+0x7ea0>
  40bec0:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bec4:	add	x0, x0, #0x9e8
  40bec8:	bl	429208 <ferror@plt+0x25228>
  40becc:	cbz	w0, 40be80 <ferror@plt+0x7ea0>
  40bed0:	mov	w0, #0x5                   	// #5
  40bed4:	mov	x1, xzr
  40bed8:	bl	403fd0 <setlocale@plt>
  40bedc:	cmp	x0, #0x0
  40bee0:	mov	w8, #0x1                   	// #1
  40bee4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bee8:	cinc	x1, x8, eq  // eq = none
  40beec:	add	x0, x0, #0x9e8
  40bef0:	bl	4292a4 <ferror@plt+0x252c4>
  40bef4:	mov	x0, x19
  40bef8:	ldp	x20, x19, [sp, #16]
  40befc:	ldp	x29, x30, [sp], #32
  40bf00:	ret
  40bf04:	stp	x29, x30, [sp, #-32]!
  40bf08:	str	x19, [sp, #16]
  40bf0c:	mov	x19, x1
  40bf10:	mov	x29, sp
  40bf14:	cbz	x0, 40bf28 <ferror@plt+0x7f48>
  40bf18:	dmb	ish
  40bf1c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40bf20:	ldr	x8, [x8, #2536]
  40bf24:	cbz	x8, 40bf38 <ferror@plt+0x7f58>
  40bf28:	mov	x0, x19
  40bf2c:	ldr	x19, [sp, #16]
  40bf30:	ldp	x29, x30, [sp], #32
  40bf34:	ret
  40bf38:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bf3c:	add	x0, x0, #0x9e8
  40bf40:	bl	429208 <ferror@plt+0x25228>
  40bf44:	cbz	w0, 40bf28 <ferror@plt+0x7f48>
  40bf48:	mov	w0, #0x5                   	// #5
  40bf4c:	mov	x1, xzr
  40bf50:	bl	403fd0 <setlocale@plt>
  40bf54:	cmp	x0, #0x0
  40bf58:	mov	w8, #0x1                   	// #1
  40bf5c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bf60:	cinc	x1, x8, eq  // eq = none
  40bf64:	add	x0, x0, #0x9e8
  40bf68:	bl	4292a4 <ferror@plt+0x252c4>
  40bf6c:	mov	x0, x19
  40bf70:	ldr	x19, [sp, #16]
  40bf74:	ldp	x29, x30, [sp], #32
  40bf78:	ret
  40bf7c:	stp	x29, x30, [sp, #-48]!
  40bf80:	str	x21, [sp, #16]
  40bf84:	stp	x20, x19, [sp, #32]
  40bf88:	mov	x20, x3
  40bf8c:	mov	x19, x2
  40bf90:	mov	x21, x1
  40bf94:	mov	x29, sp
  40bf98:	cbz	x0, 40bfbc <ferror@plt+0x7fdc>
  40bf9c:	dmb	ish
  40bfa0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40bfa4:	ldr	x8, [x8, #2536]
  40bfa8:	cbnz	x8, 40bfbc <ferror@plt+0x7fdc>
  40bfac:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bfb0:	add	x0, x0, #0x9e8
  40bfb4:	bl	429208 <ferror@plt+0x25228>
  40bfb8:	cbnz	w0, 40bfd4 <ferror@plt+0x7ff4>
  40bfbc:	cmp	x20, #0x1
  40bfc0:	csel	x0, x21, x19, eq  // eq = none
  40bfc4:	ldp	x20, x19, [sp, #32]
  40bfc8:	ldr	x21, [sp, #16]
  40bfcc:	ldp	x29, x30, [sp], #48
  40bfd0:	ret
  40bfd4:	mov	w0, #0x5                   	// #5
  40bfd8:	mov	x1, xzr
  40bfdc:	bl	403fd0 <setlocale@plt>
  40bfe0:	cmp	x0, #0x0
  40bfe4:	mov	w8, #0x1                   	// #1
  40bfe8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40bfec:	cinc	x1, x8, eq  // eq = none
  40bff0:	add	x0, x0, #0x9e8
  40bff4:	bl	4292a4 <ferror@plt+0x252c4>
  40bff8:	b	40bfbc <ferror@plt+0x7fdc>
  40bffc:	stp	x29, x30, [sp, #-48]!
  40c000:	stp	x20, x19, [sp, #32]
  40c004:	mov	x20, x0
  40c008:	mov	w0, #0x58                  	// #88
  40c00c:	str	x21, [sp, #16]
  40c010:	mov	x29, sp
  40c014:	mov	x19, x1
  40c018:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40c01c:	adrp	x8, 441000 <ferror@plt+0x3d020>
  40c020:	ldr	q0, [x8, #3280]
  40c024:	adrp	x9, 40c000 <ferror@plt+0x8020>
  40c028:	add	x9, x9, #0x120
  40c02c:	cmp	x20, #0x0
  40c030:	mov	w10, #0x1                   	// #1
  40c034:	csel	x8, x9, x20, eq  // eq = none
  40c038:	mov	x21, x0
  40c03c:	str	wzr, [x0, #16]
  40c040:	stur	xzr, [x0, #76]
  40c044:	stur	xzr, [x0, #68]
  40c048:	str	w10, [x0, #64]
  40c04c:	stp	x8, x19, [x0, #48]
  40c050:	str	q0, [x0]
  40c054:	str	wzr, [x0, #84]
  40c058:	mov	w0, #0x40                  	// #64
  40c05c:	bl	414c04 <ferror@plt+0x10c24>
  40c060:	str	x0, [x21, #24]
  40c064:	str	x0, [x21, #40]
  40c068:	mov	w0, #0x20                  	// #32
  40c06c:	bl	414c04 <ferror@plt+0x10c24>
  40c070:	str	x0, [x21, #32]
  40c074:	mov	x0, x21
  40c078:	ldp	x20, x19, [sp, #32]
  40c07c:	ldr	x21, [sp, #16]
  40c080:	ldp	x29, x30, [sp], #48
  40c084:	ret
  40c088:	stp	x29, x30, [sp, #-64]!
  40c08c:	stp	x22, x21, [sp, #32]
  40c090:	mov	x22, x0
  40c094:	mov	w0, #0x58                  	// #88
  40c098:	str	x23, [sp, #16]
  40c09c:	stp	x20, x19, [sp, #48]
  40c0a0:	mov	x29, sp
  40c0a4:	mov	x19, x3
  40c0a8:	mov	x20, x2
  40c0ac:	mov	x21, x1
  40c0b0:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40c0b4:	adrp	x8, 441000 <ferror@plt+0x3d020>
  40c0b8:	adrp	x10, 441000 <ferror@plt+0x3d020>
  40c0bc:	ldr	q0, [x8, #3280]
  40c0c0:	ldr	d1, [x10, #3296]
  40c0c4:	adrp	x9, 40c000 <ferror@plt+0x8020>
  40c0c8:	add	x9, x9, #0x120
  40c0cc:	cmp	x22, #0x0
  40c0d0:	csel	x8, x9, x22, eq  // eq = none
  40c0d4:	mov	x23, x0
  40c0d8:	str	wzr, [x0, #16]
  40c0dc:	stp	x8, x21, [x0, #48]
  40c0e0:	str	q0, [x0]
  40c0e4:	str	d1, [x0, #64]
  40c0e8:	stp	x20, x19, [x0, #72]
  40c0ec:	mov	w0, #0x40                  	// #64
  40c0f0:	bl	414c04 <ferror@plt+0x10c24>
  40c0f4:	str	x0, [x23, #24]
  40c0f8:	str	x0, [x23, #40]
  40c0fc:	mov	w0, #0x20                  	// #32
  40c100:	bl	414c04 <ferror@plt+0x10c24>
  40c104:	str	x0, [x23, #32]
  40c108:	mov	x0, x23
  40c10c:	ldp	x20, x19, [sp, #48]
  40c110:	ldp	x22, x21, [sp, #32]
  40c114:	ldr	x23, [sp, #16]
  40c118:	ldp	x29, x30, [sp], #64
  40c11c:	ret
  40c120:	ret
  40c124:	cbz	x0, 40c144 <ferror@plt+0x8164>
  40c128:	cbz	x1, 40c160 <ferror@plt+0x8180>
  40c12c:	mov	w8, #0xffffffff            	// #-1
  40c130:	str	x1, [x0]
  40c134:	str	w8, [x0, #24]
  40c138:	ldr	w8, [x1, #68]
  40c13c:	str	w8, [x0, #32]
  40c140:	ret
  40c144:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c148:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c14c:	adrp	x2, 446000 <ferror@plt+0x42020>
  40c150:	add	x0, x0, #0xf7f
  40c154:	add	x1, x1, #0xce8
  40c158:	add	x2, x2, #0x394
  40c15c:	b	415dcc <ferror@plt+0x11dec>
  40c160:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c164:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c168:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c16c:	add	x0, x0, #0xf7f
  40c170:	add	x1, x1, #0xce8
  40c174:	add	x2, x2, #0xd24
  40c178:	b	415dcc <ferror@plt+0x11dec>
  40c17c:	stp	x29, x30, [sp, #-16]!
  40c180:	mov	x29, sp
  40c184:	cbz	x0, 40c224 <ferror@plt+0x8244>
  40c188:	ldr	x8, [x0]
  40c18c:	ldr	w9, [x0, #32]
  40c190:	ldr	w10, [x8, #68]
  40c194:	cmp	w9, w10
  40c198:	b.ne	40c240 <ferror@plt+0x8260>  // b.any
  40c19c:	ldrsw	x10, [x0, #24]
  40c1a0:	ldr	w9, [x8]
  40c1a4:	cmp	w10, w9
  40c1a8:	b.ge	40c25c <ferror@plt+0x827c>  // b.tcont
  40c1ac:	sxtw	x11, w9
  40c1b0:	sub	x12, x11, #0x1
  40c1b4:	cmp	x12, x10
  40c1b8:	b.eq	40c210 <ferror@plt+0x8230>  // b.none
  40c1bc:	ldr	x11, [x8, #32]
  40c1c0:	add	x11, x11, x10, lsl #2
  40c1c4:	ldr	w13, [x11, #4]
  40c1c8:	add	x11, x10, #0x1
  40c1cc:	mov	x10, x11
  40c1d0:	cmp	w13, #0x2
  40c1d4:	b.cc	40c1b4 <ferror@plt+0x81d4>  // b.lo, b.ul, b.last
  40c1d8:	cbz	x1, 40c1e8 <ferror@plt+0x8208>
  40c1dc:	ldr	x8, [x8, #24]
  40c1e0:	ldr	x8, [x8, x11, lsl #3]
  40c1e4:	str	x8, [x1]
  40c1e8:	cbz	x2, 40c1fc <ferror@plt+0x821c>
  40c1ec:	ldr	x8, [x0]
  40c1f0:	ldr	x8, [x8, #40]
  40c1f4:	ldr	x8, [x8, x11, lsl #3]
  40c1f8:	str	x8, [x2]
  40c1fc:	mov	w8, #0x1                   	// #1
  40c200:	str	w11, [x0, #24]
  40c204:	mov	w0, w8
  40c208:	ldp	x29, x30, [sp], #16
  40c20c:	ret
  40c210:	mov	w8, wzr
  40c214:	str	w9, [x0, #24]
  40c218:	mov	w0, w8
  40c21c:	ldp	x29, x30, [sp], #16
  40c220:	ret
  40c224:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c228:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c22c:	adrp	x2, 446000 <ferror@plt+0x42020>
  40c230:	add	x0, x0, #0xf7f
  40c234:	add	x1, x1, #0xd37
  40c238:	add	x2, x2, #0x394
  40c23c:	b	40c274 <ferror@plt+0x8294>
  40c240:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c244:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c248:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c24c:	add	x0, x0, #0xf7f
  40c250:	add	x1, x1, #0xd37
  40c254:	add	x2, x2, #0xd81
  40c258:	b	40c274 <ferror@plt+0x8294>
  40c25c:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c260:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c264:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c268:	add	x0, x0, #0xf7f
  40c26c:	add	x1, x1, #0xd37
  40c270:	add	x2, x2, #0xda8
  40c274:	bl	415dcc <ferror@plt+0x11dec>
  40c278:	mov	w8, wzr
  40c27c:	mov	w0, w8
  40c280:	ldp	x29, x30, [sp], #16
  40c284:	ret
  40c288:	stp	x29, x30, [sp, #-16]!
  40c28c:	mov	x29, sp
  40c290:	cbz	x0, 40c2a0 <ferror@plt+0x82c0>
  40c294:	ldr	x0, [x0]
  40c298:	ldp	x29, x30, [sp], #16
  40c29c:	ret
  40c2a0:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c2a4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c2a8:	adrp	x2, 446000 <ferror@plt+0x42020>
  40c2ac:	add	x0, x0, #0xf7f
  40c2b0:	add	x1, x1, #0xdcc
  40c2b4:	add	x2, x2, #0x394
  40c2b8:	bl	415dcc <ferror@plt+0x11dec>
  40c2bc:	mov	x0, xzr
  40c2c0:	ldp	x29, x30, [sp], #16
  40c2c4:	ret
  40c2c8:	mov	w1, #0x1                   	// #1
  40c2cc:	b	40c2d0 <ferror@plt+0x82f0>
  40c2d0:	stp	x29, x30, [sp, #-48]!
  40c2d4:	str	x21, [sp, #16]
  40c2d8:	stp	x20, x19, [sp, #32]
  40c2dc:	mov	x29, sp
  40c2e0:	cbz	x0, 40c390 <ferror@plt+0x83b0>
  40c2e4:	ldr	x21, [x0]
  40c2e8:	ldr	w8, [x0, #32]
  40c2ec:	mov	x19, x0
  40c2f0:	ldr	w9, [x21, #68]
  40c2f4:	cmp	w8, w9
  40c2f8:	b.ne	40c3ac <ferror@plt+0x83cc>  // b.any
  40c2fc:	ldr	w8, [x19, #24]
  40c300:	tbnz	w8, #31, 40c3c8 <ferror@plt+0x83e8>
  40c304:	ldr	w9, [x21]
  40c308:	cmp	w8, w9
  40c30c:	b.ge	40c3e4 <ferror@plt+0x8404>  // b.tcont
  40c310:	ldp	x10, x12, [x21, #24]
  40c314:	ldr	x11, [x21, #40]
  40c318:	lsl	x9, x8, #3
  40c31c:	mov	w13, #0x1                   	// #1
  40c320:	ldr	x0, [x10, x9]
  40c324:	ldr	x20, [x11, x9]
  40c328:	str	w13, [x12, x8, lsl #2]
  40c32c:	str	xzr, [x10, x9]
  40c330:	ldr	x8, [x21, #40]
  40c334:	str	xzr, [x8, x9]
  40c338:	ldr	w8, [x21, #12]
  40c33c:	sub	w8, w8, #0x1
  40c340:	str	w8, [x21, #12]
  40c344:	cbz	w1, 40c364 <ferror@plt+0x8384>
  40c348:	ldr	x8, [x21, #72]
  40c34c:	cbz	x8, 40c354 <ferror@plt+0x8374>
  40c350:	blr	x8
  40c354:	ldr	x8, [x21, #80]
  40c358:	cbz	x8, 40c364 <ferror@plt+0x8384>
  40c35c:	mov	x0, x20
  40c360:	blr	x8
  40c364:	ldr	w8, [x19, #32]
  40c368:	ldr	x9, [x19]
  40c36c:	ldr	x21, [sp, #16]
  40c370:	add	w8, w8, #0x1
  40c374:	str	w8, [x19, #32]
  40c378:	ldr	w8, [x9, #68]
  40c37c:	add	w8, w8, #0x1
  40c380:	str	w8, [x9, #68]
  40c384:	ldp	x20, x19, [sp, #32]
  40c388:	ldp	x29, x30, [sp], #48
  40c38c:	ret
  40c390:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c394:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40c398:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c39c:	add	x0, x0, #0xf7f
  40c3a0:	add	x1, x1, #0x1ac
  40c3a4:	add	x2, x2, #0xe46
  40c3a8:	b	40c3fc <ferror@plt+0x841c>
  40c3ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c3b0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40c3b4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c3b8:	add	x0, x0, #0xf7f
  40c3bc:	add	x1, x1, #0x1ac
  40c3c0:	add	x2, x2, #0xd81
  40c3c4:	b	40c3fc <ferror@plt+0x841c>
  40c3c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c3cc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40c3d0:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c3d4:	add	x0, x0, #0xf7f
  40c3d8:	add	x1, x1, #0x1ac
  40c3dc:	add	x2, x2, #0xe51
  40c3e0:	b	40c3fc <ferror@plt+0x841c>
  40c3e4:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c3e8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40c3ec:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c3f0:	add	x0, x0, #0xf7f
  40c3f4:	add	x1, x1, #0x1ac
  40c3f8:	add	x2, x2, #0xda8
  40c3fc:	ldp	x20, x19, [sp, #32]
  40c400:	ldr	x21, [sp, #16]
  40c404:	ldp	x29, x30, [sp], #48
  40c408:	b	415dcc <ferror@plt+0x11dec>
  40c40c:	stp	x29, x30, [sp, #-64]!
  40c410:	stp	x24, x23, [sp, #16]
  40c414:	stp	x22, x21, [sp, #32]
  40c418:	stp	x20, x19, [sp, #48]
  40c41c:	mov	x29, sp
  40c420:	cbz	x0, 40c4c4 <ferror@plt+0x84e4>
  40c424:	ldr	x20, [x0]
  40c428:	ldr	w8, [x0, #32]
  40c42c:	mov	x19, x0
  40c430:	ldr	w9, [x20, #68]
  40c434:	cmp	w8, w9
  40c438:	b.ne	40c4e0 <ferror@plt+0x8500>  // b.any
  40c43c:	ldr	w23, [x19, #24]
  40c440:	tbnz	w23, #31, 40c4fc <ferror@plt+0x851c>
  40c444:	ldr	w8, [x20]
  40c448:	cmp	w23, w8
  40c44c:	b.ge	40c518 <ferror@plt+0x8538>  // b.tcont
  40c450:	ldr	x8, [x20, #32]
  40c454:	mov	x21, x1
  40c458:	ldr	w24, [x8, x23, lsl #2]
  40c45c:	cmp	w24, #0x2
  40c460:	b.cc	40c480 <ferror@plt+0x84a0>  // b.lo, b.ul, b.last
  40c464:	ldr	x8, [x20, #40]
  40c468:	ldr	x22, [x8, x23, lsl #3]
  40c46c:	ldr	x0, [x20, #24]
  40c470:	ldr	x8, [x20, #40]
  40c474:	cmp	x0, x8
  40c478:	b.ne	40c4a4 <ferror@plt+0x84c4>  // b.any
  40c47c:	b	40c494 <ferror@plt+0x84b4>
  40c480:	mov	x22, xzr
  40c484:	ldr	x0, [x20, #24]
  40c488:	ldr	x8, [x20, #40]
  40c48c:	cmp	x0, x8
  40c490:	b.ne	40c4a4 <ferror@plt+0x84c4>  // b.any
  40c494:	ldr	x8, [x0, x23, lsl #3]
  40c498:	cmp	x8, x21
  40c49c:	b.ne	40c544 <ferror@plt+0x8564>  // b.any
  40c4a0:	mov	x8, x0
  40c4a4:	cmp	w24, #0x1
  40c4a8:	str	x21, [x8, x23, lsl #3]
  40c4ac:	b.ls	40c564 <ferror@plt+0x8584>  // b.plast
  40c4b0:	ldr	x8, [x20, #80]
  40c4b4:	cbz	x8, 40c594 <ferror@plt+0x85b4>
  40c4b8:	mov	x0, x22
  40c4bc:	blr	x8
  40c4c0:	b	40c594 <ferror@plt+0x85b4>
  40c4c4:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c4c8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c4cc:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c4d0:	add	x0, x0, #0xf7f
  40c4d4:	add	x1, x1, #0xe0b
  40c4d8:	add	x2, x2, #0xe46
  40c4dc:	b	40c530 <ferror@plt+0x8550>
  40c4e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c4e4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c4e8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c4ec:	add	x0, x0, #0xf7f
  40c4f0:	add	x1, x1, #0xe0b
  40c4f4:	add	x2, x2, #0xd81
  40c4f8:	b	40c530 <ferror@plt+0x8550>
  40c4fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c500:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c504:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c508:	add	x0, x0, #0xf7f
  40c50c:	add	x1, x1, #0xe0b
  40c510:	add	x2, x2, #0xe51
  40c514:	b	40c530 <ferror@plt+0x8550>
  40c518:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c51c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c520:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c524:	add	x0, x0, #0xf7f
  40c528:	add	x1, x1, #0xe0b
  40c52c:	add	x2, x2, #0xda8
  40c530:	ldp	x20, x19, [sp, #48]
  40c534:	ldp	x22, x21, [sp, #32]
  40c538:	ldp	x24, x23, [sp, #16]
  40c53c:	ldp	x29, x30, [sp], #64
  40c540:	b	415dcc <ferror@plt+0x11dec>
  40c544:	ldr	w8, [x20]
  40c548:	lsl	w1, w8, #3
  40c54c:	bl	420a0c <ferror@plt+0x1ca2c>
  40c550:	mov	x8, x0
  40c554:	str	x0, [x20, #40]
  40c558:	cmp	w24, #0x1
  40c55c:	str	x21, [x8, x23, lsl #3]
  40c560:	b.hi	40c4b0 <ferror@plt+0x84d0>  // b.pmore
  40c564:	ldr	w8, [x20, #12]
  40c568:	add	w8, w8, #0x1
  40c56c:	str	w8, [x20, #12]
  40c570:	cbnz	w24, 40c588 <ferror@plt+0x85a8>
  40c574:	ldr	w8, [x20, #16]
  40c578:	mov	x0, x20
  40c57c:	add	w8, w8, #0x1
  40c580:	str	w8, [x20, #16]
  40c584:	bl	40d10c <ferror@plt+0x912c>
  40c588:	ldr	w8, [x20, #68]
  40c58c:	add	w8, w8, #0x1
  40c590:	str	w8, [x20, #68]
  40c594:	ldr	w8, [x19, #32]
  40c598:	ldr	x9, [x19]
  40c59c:	add	w8, w8, #0x1
  40c5a0:	str	w8, [x19, #32]
  40c5a4:	ldr	w8, [x9, #68]
  40c5a8:	add	w8, w8, #0x1
  40c5ac:	str	w8, [x9, #68]
  40c5b0:	ldp	x20, x19, [sp, #48]
  40c5b4:	ldp	x22, x21, [sp, #32]
  40c5b8:	ldp	x24, x23, [sp, #16]
  40c5bc:	ldp	x29, x30, [sp], #64
  40c5c0:	ret
  40c5c4:	mov	w1, wzr
  40c5c8:	b	40c2d0 <ferror@plt+0x82f0>
  40c5cc:	stp	x29, x30, [sp, #-32]!
  40c5d0:	str	x19, [sp, #16]
  40c5d4:	mov	x19, x0
  40c5d8:	mov	x29, sp
  40c5dc:	cbz	x0, 40c604 <ferror@plt+0x8624>
  40c5e0:	add	x8, x19, #0x40
  40c5e4:	ldaxr	w9, [x8]
  40c5e8:	add	w9, w9, #0x1
  40c5ec:	stlxr	w10, w9, [x8]
  40c5f0:	cbnz	w10, 40c5e4 <ferror@plt+0x8604>
  40c5f4:	mov	x0, x19
  40c5f8:	ldr	x19, [sp, #16]
  40c5fc:	ldp	x29, x30, [sp], #32
  40c600:	ret
  40c604:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c608:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c60c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c610:	add	x0, x0, #0xf7f
  40c614:	add	x1, x1, #0xe63
  40c618:	add	x2, x2, #0xd24
  40c61c:	bl	415dcc <ferror@plt+0x11dec>
  40c620:	mov	x0, x19
  40c624:	ldr	x19, [sp, #16]
  40c628:	ldp	x29, x30, [sp], #32
  40c62c:	ret
  40c630:	stp	x29, x30, [sp, #-48]!
  40c634:	str	x21, [sp, #16]
  40c638:	stp	x20, x19, [sp, #32]
  40c63c:	mov	x29, sp
  40c640:	cbz	x0, 40c788 <ferror@plt+0x87a8>
  40c644:	mov	x19, x0
  40c648:	add	x8, x0, #0x40
  40c64c:	ldaxr	w9, [x8]
  40c650:	subs	w9, w9, #0x1
  40c654:	stlxr	w10, w9, [x8]
  40c658:	cbnz	w10, 40c64c <ferror@plt+0x866c>
  40c65c:	b.ne	40c6fc <ferror@plt+0x871c>  // b.any
  40c660:	ldr	x8, [x19, #72]
  40c664:	stp	wzr, wzr, [x19, #12]
  40c668:	cbnz	x8, 40c674 <ferror@plt+0x8694>
  40c66c:	ldr	x8, [x19, #80]
  40c670:	cbz	x8, 40c70c <ferror@plt+0x872c>
  40c674:	ldr	w8, [x19]
  40c678:	cmp	w8, #0x1
  40c67c:	b.lt	40c748 <ferror@plt+0x8768>  // b.tstop
  40c680:	mov	x21, xzr
  40c684:	b	40c698 <ferror@plt+0x86b8>
  40c688:	ldrsw	x8, [x19]
  40c68c:	add	x21, x21, #0x1
  40c690:	cmp	x21, x8
  40c694:	b.ge	40c748 <ferror@plt+0x8768>  // b.tcont
  40c698:	ldr	x8, [x19, #32]
  40c69c:	ldr	w9, [x8, x21, lsl #2]
  40c6a0:	cmp	w9, #0x2
  40c6a4:	b.cc	40c6ec <ferror@plt+0x870c>  // b.lo, b.ul, b.last
  40c6a8:	ldr	x9, [x19, #24]
  40c6ac:	ldr	x10, [x19, #40]
  40c6b0:	lsl	x11, x21, #3
  40c6b4:	ldr	x0, [x9, x11]
  40c6b8:	ldr	x20, [x10, x11]
  40c6bc:	str	wzr, [x8, x21, lsl #2]
  40c6c0:	str	xzr, [x9, x11]
  40c6c4:	ldr	x8, [x19, #40]
  40c6c8:	str	xzr, [x8, x11]
  40c6cc:	ldr	x8, [x19, #72]
  40c6d0:	cbz	x8, 40c6d8 <ferror@plt+0x86f8>
  40c6d4:	blr	x8
  40c6d8:	ldr	x8, [x19, #80]
  40c6dc:	cbz	x8, 40c688 <ferror@plt+0x86a8>
  40c6e0:	mov	x0, x20
  40c6e4:	blr	x8
  40c6e8:	b	40c688 <ferror@plt+0x86a8>
  40c6ec:	cmp	w9, #0x1
  40c6f0:	b.ne	40c688 <ferror@plt+0x86a8>  // b.any
  40c6f4:	str	wzr, [x8, x21, lsl #2]
  40c6f8:	b	40c688 <ferror@plt+0x86a8>
  40c6fc:	ldp	x20, x19, [sp, #32]
  40c700:	ldr	x21, [sp, #16]
  40c704:	ldp	x29, x30, [sp], #48
  40c708:	ret
  40c70c:	ldrsw	x8, [x19]
  40c710:	ldr	x0, [x19, #32]
  40c714:	mov	w1, wzr
  40c718:	lsl	x2, x8, #2
  40c71c:	bl	4038d0 <memset@plt>
  40c720:	ldrsw	x8, [x19]
  40c724:	ldr	x0, [x19, #24]
  40c728:	mov	w1, wzr
  40c72c:	lsl	x2, x8, #3
  40c730:	bl	4038d0 <memset@plt>
  40c734:	ldrsw	x8, [x19]
  40c738:	ldr	x0, [x19, #40]
  40c73c:	mov	w1, wzr
  40c740:	lsl	x2, x8, #3
  40c744:	bl	4038d0 <memset@plt>
  40c748:	ldr	x0, [x19, #24]
  40c74c:	ldr	x8, [x19, #40]
  40c750:	cmp	x0, x8
  40c754:	b.eq	40c764 <ferror@plt+0x8784>  // b.none
  40c758:	mov	x0, x8
  40c75c:	bl	414cbc <ferror@plt+0x10cdc>
  40c760:	ldr	x0, [x19, #24]
  40c764:	bl	414cbc <ferror@plt+0x10cdc>
  40c768:	ldr	x0, [x19, #32]
  40c76c:	bl	414cbc <ferror@plt+0x10cdc>
  40c770:	mov	x1, x19
  40c774:	ldp	x20, x19, [sp, #32]
  40c778:	ldr	x21, [sp, #16]
  40c77c:	mov	w0, #0x58                  	// #88
  40c780:	ldp	x29, x30, [sp], #48
  40c784:	b	41efb0 <ferror@plt+0x1afd0>
  40c788:	ldp	x20, x19, [sp, #32]
  40c78c:	ldr	x21, [sp, #16]
  40c790:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c794:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c798:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c79c:	add	x0, x0, #0xf7f
  40c7a0:	add	x1, x1, #0xe8e
  40c7a4:	add	x2, x2, #0xd24
  40c7a8:	ldp	x29, x30, [sp], #48
  40c7ac:	b	415dcc <ferror@plt+0x11dec>
  40c7b0:	cbz	x0, 40c7d8 <ferror@plt+0x87f8>
  40c7b4:	stp	x29, x30, [sp, #-32]!
  40c7b8:	str	x19, [sp, #16]
  40c7bc:	mov	x29, sp
  40c7c0:	mov	x19, x0
  40c7c4:	bl	40c7f4 <ferror@plt+0x8814>
  40c7c8:	mov	x0, x19
  40c7cc:	ldr	x19, [sp, #16]
  40c7d0:	ldp	x29, x30, [sp], #32
  40c7d4:	b	40c630 <ferror@plt+0x8650>
  40c7d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c7dc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c7e0:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c7e4:	add	x0, x0, #0xf7f
  40c7e8:	add	x1, x1, #0xeb4
  40c7ec:	add	x2, x2, #0xd24
  40c7f0:	b	415dcc <ferror@plt+0x11dec>
  40c7f4:	cbz	x0, 40c90c <ferror@plt+0x892c>
  40c7f8:	stp	x29, x30, [sp, #-48]!
  40c7fc:	stp	x20, x19, [sp, #32]
  40c800:	ldr	w8, [x0, #12]
  40c804:	mov	x19, x0
  40c808:	str	x21, [sp, #16]
  40c80c:	mov	x29, sp
  40c810:	cbz	w8, 40c820 <ferror@plt+0x8840>
  40c814:	ldr	w8, [x19, #68]
  40c818:	add	w8, w8, #0x1
  40c81c:	str	w8, [x19, #68]
  40c820:	ldr	x8, [x19, #72]
  40c824:	stp	wzr, wzr, [x19, #12]
  40c828:	cbnz	x8, 40c834 <ferror@plt+0x8854>
  40c82c:	ldr	x8, [x19, #80]
  40c830:	cbz	x8, 40c8bc <ferror@plt+0x88dc>
  40c834:	ldr	w8, [x19]
  40c838:	cmp	w8, #0x1
  40c83c:	b.lt	40c8f8 <ferror@plt+0x8918>  // b.tstop
  40c840:	mov	x21, xzr
  40c844:	b	40c858 <ferror@plt+0x8878>
  40c848:	ldrsw	x8, [x19]
  40c84c:	add	x21, x21, #0x1
  40c850:	cmp	x21, x8
  40c854:	b.ge	40c8f8 <ferror@plt+0x8918>  // b.tcont
  40c858:	ldr	x8, [x19, #32]
  40c85c:	ldr	w9, [x8, x21, lsl #2]
  40c860:	cmp	w9, #0x2
  40c864:	b.cc	40c8ac <ferror@plt+0x88cc>  // b.lo, b.ul, b.last
  40c868:	ldr	x9, [x19, #24]
  40c86c:	ldr	x10, [x19, #40]
  40c870:	lsl	x11, x21, #3
  40c874:	ldr	x0, [x9, x11]
  40c878:	ldr	x20, [x10, x11]
  40c87c:	str	wzr, [x8, x21, lsl #2]
  40c880:	str	xzr, [x9, x11]
  40c884:	ldr	x8, [x19, #40]
  40c888:	str	xzr, [x8, x11]
  40c88c:	ldr	x8, [x19, #72]
  40c890:	cbz	x8, 40c898 <ferror@plt+0x88b8>
  40c894:	blr	x8
  40c898:	ldr	x8, [x19, #80]
  40c89c:	cbz	x8, 40c848 <ferror@plt+0x8868>
  40c8a0:	mov	x0, x20
  40c8a4:	blr	x8
  40c8a8:	b	40c848 <ferror@plt+0x8868>
  40c8ac:	cmp	w9, #0x1
  40c8b0:	b.ne	40c848 <ferror@plt+0x8868>  // b.any
  40c8b4:	str	wzr, [x8, x21, lsl #2]
  40c8b8:	b	40c848 <ferror@plt+0x8868>
  40c8bc:	ldrsw	x8, [x19]
  40c8c0:	ldr	x0, [x19, #32]
  40c8c4:	mov	w1, wzr
  40c8c8:	lsl	x2, x8, #2
  40c8cc:	bl	4038d0 <memset@plt>
  40c8d0:	ldrsw	x8, [x19]
  40c8d4:	ldr	x0, [x19, #24]
  40c8d8:	mov	w1, wzr
  40c8dc:	lsl	x2, x8, #3
  40c8e0:	bl	4038d0 <memset@plt>
  40c8e4:	ldrsw	x8, [x19]
  40c8e8:	ldr	x0, [x19, #40]
  40c8ec:	mov	w1, wzr
  40c8f0:	lsl	x2, x8, #3
  40c8f4:	bl	4038d0 <memset@plt>
  40c8f8:	mov	x0, x19
  40c8fc:	ldp	x20, x19, [sp, #32]
  40c900:	ldr	x21, [sp, #16]
  40c904:	ldp	x29, x30, [sp], #48
  40c908:	b	40d10c <ferror@plt+0x912c>
  40c90c:	adrp	x0, 447000 <ferror@plt+0x43020>
  40c910:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40c914:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40c918:	add	x0, x0, #0xf7f
  40c91c:	add	x1, x1, #0xfad
  40c920:	add	x2, x2, #0xd24
  40c924:	b	415dcc <ferror@plt+0x11dec>
  40c928:	stp	x29, x30, [sp, #-80]!
  40c92c:	str	x25, [sp, #16]
  40c930:	stp	x24, x23, [sp, #32]
  40c934:	stp	x22, x21, [sp, #48]
  40c938:	stp	x20, x19, [sp, #64]
  40c93c:	mov	x29, sp
  40c940:	cbz	x0, 40ca30 <ferror@plt+0x8a50>
  40c944:	ldr	x8, [x0, #48]
  40c948:	mov	x19, x0
  40c94c:	mov	x0, x1
  40c950:	mov	x20, x1
  40c954:	blr	x8
  40c958:	ldr	w9, [x19, #4]
  40c95c:	cmp	w0, #0x2
  40c960:	mov	w10, #0x2                   	// #2
  40c964:	ldr	x8, [x19, #32]
  40c968:	csel	w24, w0, w10, hi  // hi = pmore
  40c96c:	udiv	w10, w24, w9
  40c970:	msub	w21, w10, w9, w24
  40c974:	ldr	w9, [x8, w21, uxtw #2]
  40c978:	cbz	w9, 40ca10 <ferror@plt+0x8a30>
  40c97c:	mov	w23, wzr
  40c980:	mov	w22, wzr
  40c984:	mov	w25, #0x1                   	// #1
  40c988:	b	40c9c4 <ferror@plt+0x89e4>
  40c98c:	cmp	w9, #0x1
  40c990:	cset	w9, ne  // ne = any
  40c994:	cmp	w23, #0x0
  40c998:	cset	w10, ne  // ne = any
  40c99c:	orr	w9, w9, w10
  40c9a0:	cmp	w9, #0x0
  40c9a4:	csel	w22, w22, w21, ne  // ne = any
  40c9a8:	csinc	w23, w23, wzr, ne  // ne = any
  40c9ac:	ldr	w9, [x19, #8]
  40c9b0:	add	w10, w21, w25
  40c9b4:	add	w25, w25, #0x1
  40c9b8:	and	w21, w9, w10
  40c9bc:	ldr	w9, [x8, w21, uxtw #2]
  40c9c0:	cbz	w9, 40c9fc <ferror@plt+0x8a1c>
  40c9c4:	cmp	w9, w24
  40c9c8:	b.ne	40c98c <ferror@plt+0x89ac>  // b.any
  40c9cc:	ldr	x10, [x19, #24]
  40c9d0:	ldr	x9, [x19, #56]
  40c9d4:	ldr	x0, [x10, w21, uxtw #3]
  40c9d8:	cbz	x9, 40c9f0 <ferror@plt+0x8a10>
  40c9dc:	mov	x1, x20
  40c9e0:	blr	x9
  40c9e4:	ldr	x8, [x19, #32]
  40c9e8:	cbz	w0, 40c9ac <ferror@plt+0x89cc>
  40c9ec:	b	40ca10 <ferror@plt+0x8a30>
  40c9f0:	cmp	x0, x20
  40c9f4:	b.ne	40c9ac <ferror@plt+0x89cc>  // b.any
  40c9f8:	b	40ca10 <ferror@plt+0x8a30>
  40c9fc:	cbz	w23, 40ca10 <ferror@plt+0x8a30>
  40ca00:	ldr	w8, [x8, w22, uxtw #2]
  40ca04:	cmp	w8, #0x2
  40ca08:	b.cc	40ca4c <ferror@plt+0x8a6c>  // b.lo, b.ul, b.last
  40ca0c:	b	40ca20 <ferror@plt+0x8a40>
  40ca10:	mov	w22, w21
  40ca14:	ldr	w8, [x8, w22, uxtw #2]
  40ca18:	cmp	w8, #0x2
  40ca1c:	b.cc	40ca4c <ferror@plt+0x8a6c>  // b.lo, b.ul, b.last
  40ca20:	ldr	x8, [x19, #40]
  40ca24:	mov	w9, w22
  40ca28:	ldr	x0, [x8, x9, lsl #3]
  40ca2c:	b	40ca50 <ferror@plt+0x8a70>
  40ca30:	adrp	x0, 447000 <ferror@plt+0x43020>
  40ca34:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40ca38:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40ca3c:	add	x0, x0, #0xf7f
  40ca40:	add	x1, x1, #0xedc
  40ca44:	add	x2, x2, #0xd24
  40ca48:	bl	415dcc <ferror@plt+0x11dec>
  40ca4c:	mov	x0, xzr
  40ca50:	ldp	x20, x19, [sp, #64]
  40ca54:	ldp	x22, x21, [sp, #48]
  40ca58:	ldp	x24, x23, [sp, #32]
  40ca5c:	ldr	x25, [sp, #16]
  40ca60:	ldp	x29, x30, [sp], #80
  40ca64:	ret
  40ca68:	stp	x29, x30, [sp, #-96]!
  40ca6c:	str	x27, [sp, #16]
  40ca70:	stp	x26, x25, [sp, #32]
  40ca74:	stp	x24, x23, [sp, #48]
  40ca78:	stp	x22, x21, [sp, #64]
  40ca7c:	stp	x20, x19, [sp, #80]
  40ca80:	mov	x29, sp
  40ca84:	cbz	x0, 40cb98 <ferror@plt+0x8bb8>
  40ca88:	ldr	x8, [x0, #48]
  40ca8c:	mov	x20, x0
  40ca90:	mov	x0, x1
  40ca94:	mov	x19, x3
  40ca98:	mov	x21, x2
  40ca9c:	mov	x22, x1
  40caa0:	blr	x8
  40caa4:	ldr	w9, [x20, #4]
  40caa8:	cmp	w0, #0x2
  40caac:	mov	w10, #0x2                   	// #2
  40cab0:	ldr	x8, [x20, #32]
  40cab4:	csel	w26, w0, w10, hi  // hi = pmore
  40cab8:	udiv	w10, w26, w9
  40cabc:	msub	w23, w10, w9, w26
  40cac0:	ldr	w9, [x8, w23, uxtw #2]
  40cac4:	cbz	w9, 40cb5c <ferror@plt+0x8b7c>
  40cac8:	mov	w25, wzr
  40cacc:	mov	w24, wzr
  40cad0:	mov	w27, #0x1                   	// #1
  40cad4:	b	40cb10 <ferror@plt+0x8b30>
  40cad8:	cmp	w9, #0x1
  40cadc:	cset	w9, ne  // ne = any
  40cae0:	cmp	w25, #0x0
  40cae4:	cset	w10, ne  // ne = any
  40cae8:	orr	w9, w9, w10
  40caec:	cmp	w9, #0x0
  40caf0:	csel	w24, w24, w23, ne  // ne = any
  40caf4:	csinc	w25, w25, wzr, ne  // ne = any
  40caf8:	ldr	w9, [x20, #8]
  40cafc:	add	w10, w23, w27
  40cb00:	add	w27, w27, #0x1
  40cb04:	and	w23, w9, w10
  40cb08:	ldr	w9, [x8, w23, uxtw #2]
  40cb0c:	cbz	w9, 40cb48 <ferror@plt+0x8b68>
  40cb10:	cmp	w9, w26
  40cb14:	b.ne	40cad8 <ferror@plt+0x8af8>  // b.any
  40cb18:	ldr	x10, [x20, #24]
  40cb1c:	ldr	x9, [x20, #56]
  40cb20:	ldr	x0, [x10, w23, uxtw #3]
  40cb24:	cbz	x9, 40cb3c <ferror@plt+0x8b5c>
  40cb28:	mov	x1, x22
  40cb2c:	blr	x9
  40cb30:	ldr	x8, [x20, #32]
  40cb34:	cbz	w0, 40caf8 <ferror@plt+0x8b18>
  40cb38:	b	40cb5c <ferror@plt+0x8b7c>
  40cb3c:	cmp	x0, x22
  40cb40:	b.ne	40caf8 <ferror@plt+0x8b18>  // b.any
  40cb44:	b	40cb5c <ferror@plt+0x8b7c>
  40cb48:	cbz	w25, 40cb5c <ferror@plt+0x8b7c>
  40cb4c:	ldr	w8, [x8, w24, uxtw #2]
  40cb50:	cmp	w8, #0x2
  40cb54:	b.cc	40cbb4 <ferror@plt+0x8bd4>  // b.lo, b.ul, b.last
  40cb58:	b	40cb6c <ferror@plt+0x8b8c>
  40cb5c:	mov	w24, w23
  40cb60:	ldr	w8, [x8, w24, uxtw #2]
  40cb64:	cmp	w8, #0x2
  40cb68:	b.cc	40cbb4 <ferror@plt+0x8bd4>  // b.lo, b.ul, b.last
  40cb6c:	mov	w8, w24
  40cb70:	cbz	x21, 40cb80 <ferror@plt+0x8ba0>
  40cb74:	ldr	x9, [x20, #24]
  40cb78:	ldr	x9, [x9, x8, lsl #3]
  40cb7c:	str	x9, [x21]
  40cb80:	cbz	x19, 40cb90 <ferror@plt+0x8bb0>
  40cb84:	ldr	x9, [x20, #40]
  40cb88:	ldr	x8, [x9, x8, lsl #3]
  40cb8c:	str	x8, [x19]
  40cb90:	mov	w0, #0x1                   	// #1
  40cb94:	b	40cbb8 <ferror@plt+0x8bd8>
  40cb98:	adrp	x0, 447000 <ferror@plt+0x43020>
  40cb9c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40cba0:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40cba4:	add	x0, x0, #0xf7f
  40cba8:	add	x1, x1, #0xf16
  40cbac:	add	x2, x2, #0xd24
  40cbb0:	bl	415dcc <ferror@plt+0x11dec>
  40cbb4:	mov	w0, wzr
  40cbb8:	ldp	x20, x19, [sp, #80]
  40cbbc:	ldp	x22, x21, [sp, #64]
  40cbc0:	ldp	x24, x23, [sp, #48]
  40cbc4:	ldp	x26, x25, [sp, #32]
  40cbc8:	ldr	x27, [sp, #16]
  40cbcc:	ldp	x29, x30, [sp], #96
  40cbd0:	ret
  40cbd4:	mov	w3, wzr
  40cbd8:	b	40cbdc <ferror@plt+0x8bfc>
  40cbdc:	stp	x29, x30, [sp, #-96]!
  40cbe0:	str	x27, [sp, #16]
  40cbe4:	stp	x26, x25, [sp, #32]
  40cbe8:	stp	x24, x23, [sp, #48]
  40cbec:	stp	x22, x21, [sp, #64]
  40cbf0:	stp	x20, x19, [sp, #80]
  40cbf4:	mov	x29, sp
  40cbf8:	cbz	x0, 40cd80 <ferror@plt+0x8da0>
  40cbfc:	ldr	x8, [x0, #48]
  40cc00:	mov	x19, x0
  40cc04:	mov	x0, x1
  40cc08:	mov	w22, w3
  40cc0c:	mov	x21, x2
  40cc10:	mov	x20, x1
  40cc14:	blr	x8
  40cc18:	ldr	w9, [x19, #4]
  40cc1c:	cmp	w0, #0x2
  40cc20:	mov	w10, #0x2                   	// #2
  40cc24:	ldr	x8, [x19, #32]
  40cc28:	csel	w24, w0, w10, hi  // hi = pmore
  40cc2c:	udiv	w10, w24, w9
  40cc30:	msub	w23, w10, w9, w24
  40cc34:	ldr	w9, [x8, w23, uxtw #2]
  40cc38:	cbz	w9, 40ccec <ferror@plt+0x8d0c>
  40cc3c:	mov	w26, wzr
  40cc40:	mov	w25, wzr
  40cc44:	mov	w27, #0x1                   	// #1
  40cc48:	b	40cc84 <ferror@plt+0x8ca4>
  40cc4c:	cmp	w9, #0x1
  40cc50:	cset	w9, ne  // ne = any
  40cc54:	cmp	w26, #0x0
  40cc58:	cset	w10, ne  // ne = any
  40cc5c:	orr	w9, w9, w10
  40cc60:	cmp	w9, #0x0
  40cc64:	csel	w25, w25, w23, ne  // ne = any
  40cc68:	csinc	w26, w26, wzr, ne  // ne = any
  40cc6c:	ldr	w9, [x19, #8]
  40cc70:	add	w10, w23, w27
  40cc74:	add	w27, w27, #0x1
  40cc78:	and	w23, w9, w10
  40cc7c:	ldr	w9, [x8, w23, uxtw #2]
  40cc80:	cbz	w9, 40ccbc <ferror@plt+0x8cdc>
  40cc84:	cmp	w9, w24
  40cc88:	b.ne	40cc4c <ferror@plt+0x8c6c>  // b.any
  40cc8c:	ldr	x10, [x19, #24]
  40cc90:	ldr	x9, [x19, #56]
  40cc94:	ldr	x0, [x10, w23, uxtw #3]
  40cc98:	cbz	x9, 40ccb0 <ferror@plt+0x8cd0>
  40cc9c:	mov	x1, x20
  40cca0:	blr	x9
  40cca4:	ldr	x8, [x19, #32]
  40cca8:	cbz	w0, 40cc6c <ferror@plt+0x8c8c>
  40ccac:	b	40ccec <ferror@plt+0x8d0c>
  40ccb0:	cmp	x0, x20
  40ccb4:	b.ne	40cc6c <ferror@plt+0x8c8c>  // b.any
  40ccb8:	b	40ccec <ferror@plt+0x8d0c>
  40ccbc:	cbz	w26, 40ccec <ferror@plt+0x8d0c>
  40ccc0:	ldr	w26, [x8, w25, uxtw #2]
  40ccc4:	mov	w25, w25
  40ccc8:	cmp	w26, #0x2
  40cccc:	b.cc	40cd00 <ferror@plt+0x8d20>  // b.lo, b.ul, b.last
  40ccd0:	ldr	x8, [x19, #40]
  40ccd4:	ldr	x23, [x8, x25, lsl #3]
  40ccd8:	cbz	w22, 40cd1c <ferror@plt+0x8d3c>
  40ccdc:	ldr	x8, [x19, #24]
  40cce0:	add	x8, x8, x25, lsl #3
  40cce4:	ldr	x9, [x8]
  40cce8:	b	40cd14 <ferror@plt+0x8d34>
  40ccec:	mov	w25, w23
  40ccf0:	ldr	w26, [x8, w25, uxtw #2]
  40ccf4:	mov	w25, w25
  40ccf8:	cmp	w26, #0x2
  40ccfc:	b.cs	40ccd0 <ferror@plt+0x8cf0>  // b.hs, b.nlast
  40cd00:	str	w24, [x8, x25, lsl #2]
  40cd04:	ldr	x8, [x19, #24]
  40cd08:	mov	x23, xzr
  40cd0c:	mov	x9, xzr
  40cd10:	add	x8, x8, x25, lsl #3
  40cd14:	str	x20, [x8]
  40cd18:	mov	x20, x9
  40cd1c:	ldr	x0, [x19, #24]
  40cd20:	ldr	x8, [x19, #40]
  40cd24:	cmp	x0, x8
  40cd28:	b.ne	40cd3c <ferror@plt+0x8d5c>  // b.any
  40cd2c:	ldr	x8, [x0, x25, lsl #3]
  40cd30:	cmp	x8, x21
  40cd34:	b.ne	40cdb4 <ferror@plt+0x8dd4>  // b.any
  40cd38:	mov	x8, x0
  40cd3c:	cmp	w26, #0x1
  40cd40:	str	x21, [x8, x25, lsl #3]
  40cd44:	b.ls	40cdd4 <ferror@plt+0x8df4>  // b.plast
  40cd48:	ldr	x8, [x19, #72]
  40cd4c:	cbz	x8, 40cd58 <ferror@plt+0x8d78>
  40cd50:	mov	x0, x20
  40cd54:	blr	x8
  40cd58:	ldr	x1, [x19, #80]
  40cd5c:	cbz	x1, 40ce04 <ferror@plt+0x8e24>
  40cd60:	mov	x0, x23
  40cd64:	ldp	x20, x19, [sp, #80]
  40cd68:	ldp	x22, x21, [sp, #64]
  40cd6c:	ldp	x24, x23, [sp, #48]
  40cd70:	ldp	x26, x25, [sp, #32]
  40cd74:	ldr	x27, [sp, #16]
  40cd78:	ldp	x29, x30, [sp], #96
  40cd7c:	br	x1
  40cd80:	ldp	x20, x19, [sp, #80]
  40cd84:	ldp	x22, x21, [sp, #64]
  40cd88:	ldp	x24, x23, [sp, #48]
  40cd8c:	ldp	x26, x25, [sp, #32]
  40cd90:	ldr	x27, [sp, #16]
  40cd94:	adrp	x0, 447000 <ferror@plt+0x43020>
  40cd98:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40cd9c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40cda0:	add	x0, x0, #0xf7f
  40cda4:	add	x1, x1, #0x1dc
  40cda8:	add	x2, x2, #0xd24
  40cdac:	ldp	x29, x30, [sp], #96
  40cdb0:	b	415dcc <ferror@plt+0x11dec>
  40cdb4:	ldr	w8, [x19]
  40cdb8:	lsl	w1, w8, #3
  40cdbc:	bl	420a0c <ferror@plt+0x1ca2c>
  40cdc0:	mov	x8, x0
  40cdc4:	str	x0, [x19, #40]
  40cdc8:	cmp	w26, #0x1
  40cdcc:	str	x21, [x8, x25, lsl #3]
  40cdd0:	b.hi	40cd48 <ferror@plt+0x8d68>  // b.pmore
  40cdd4:	ldr	w8, [x19, #12]
  40cdd8:	add	w8, w8, #0x1
  40cddc:	str	w8, [x19, #12]
  40cde0:	cbnz	w26, 40cdf8 <ferror@plt+0x8e18>
  40cde4:	ldr	w8, [x19, #16]
  40cde8:	mov	x0, x19
  40cdec:	add	w8, w8, #0x1
  40cdf0:	str	w8, [x19, #16]
  40cdf4:	bl	40d10c <ferror@plt+0x912c>
  40cdf8:	ldr	w8, [x19, #68]
  40cdfc:	add	w8, w8, #0x1
  40ce00:	str	w8, [x19, #68]
  40ce04:	ldp	x20, x19, [sp, #80]
  40ce08:	ldp	x22, x21, [sp, #64]
  40ce0c:	ldp	x24, x23, [sp, #48]
  40ce10:	ldp	x26, x25, [sp, #32]
  40ce14:	ldr	x27, [sp, #16]
  40ce18:	ldp	x29, x30, [sp], #96
  40ce1c:	ret
  40ce20:	mov	w3, #0x1                   	// #1
  40ce24:	b	40cbdc <ferror@plt+0x8bfc>
  40ce28:	mov	w3, #0x1                   	// #1
  40ce2c:	mov	x2, x1
  40ce30:	b	40cbdc <ferror@plt+0x8bfc>
  40ce34:	stp	x29, x30, [sp, #-80]!
  40ce38:	str	x25, [sp, #16]
  40ce3c:	stp	x24, x23, [sp, #32]
  40ce40:	stp	x22, x21, [sp, #48]
  40ce44:	stp	x20, x19, [sp, #64]
  40ce48:	mov	x29, sp
  40ce4c:	cbz	x0, 40cf34 <ferror@plt+0x8f54>
  40ce50:	ldr	x8, [x0, #48]
  40ce54:	mov	x20, x0
  40ce58:	mov	x0, x1
  40ce5c:	mov	x19, x1
  40ce60:	blr	x8
  40ce64:	ldr	w9, [x20, #4]
  40ce68:	cmp	w0, #0x2
  40ce6c:	mov	w10, #0x2                   	// #2
  40ce70:	ldr	x8, [x20, #32]
  40ce74:	csel	w24, w0, w10, hi  // hi = pmore
  40ce78:	udiv	w10, w24, w9
  40ce7c:	msub	w21, w10, w9, w24
  40ce80:	ldr	w9, [x8, w21, uxtw #2]
  40ce84:	cbz	w9, 40cf0c <ferror@plt+0x8f2c>
  40ce88:	mov	w23, wzr
  40ce8c:	mov	w22, wzr
  40ce90:	mov	w25, #0x1                   	// #1
  40ce94:	b	40ced0 <ferror@plt+0x8ef0>
  40ce98:	cmp	w9, #0x1
  40ce9c:	cset	w9, ne  // ne = any
  40cea0:	cmp	w23, #0x0
  40cea4:	cset	w10, ne  // ne = any
  40cea8:	orr	w9, w9, w10
  40ceac:	cmp	w9, #0x0
  40ceb0:	csel	w22, w22, w21, ne  // ne = any
  40ceb4:	csinc	w23, w23, wzr, ne  // ne = any
  40ceb8:	ldr	w9, [x20, #8]
  40cebc:	add	w10, w21, w25
  40cec0:	add	w25, w25, #0x1
  40cec4:	and	w21, w9, w10
  40cec8:	ldr	w9, [x8, w21, uxtw #2]
  40cecc:	cbz	w9, 40cf08 <ferror@plt+0x8f28>
  40ced0:	cmp	w9, w24
  40ced4:	b.ne	40ce98 <ferror@plt+0x8eb8>  // b.any
  40ced8:	ldr	x10, [x20, #24]
  40cedc:	ldr	x9, [x20, #56]
  40cee0:	ldr	x0, [x10, w21, uxtw #3]
  40cee4:	cbz	x9, 40cefc <ferror@plt+0x8f1c>
  40cee8:	mov	x1, x19
  40ceec:	blr	x9
  40cef0:	ldr	x8, [x20, #32]
  40cef4:	cbz	w0, 40ceb8 <ferror@plt+0x8ed8>
  40cef8:	b	40cf0c <ferror@plt+0x8f2c>
  40cefc:	cmp	x0, x19
  40cf00:	b.ne	40ceb8 <ferror@plt+0x8ed8>  // b.any
  40cf04:	b	40cf0c <ferror@plt+0x8f2c>
  40cf08:	cbnz	w23, 40cf10 <ferror@plt+0x8f30>
  40cf0c:	mov	w22, w21
  40cf10:	ldr	w8, [x8, w22, uxtw #2]
  40cf14:	cmp	w8, #0x1
  40cf18:	cset	w0, hi  // hi = pmore
  40cf1c:	ldp	x20, x19, [sp, #64]
  40cf20:	ldp	x22, x21, [sp, #48]
  40cf24:	ldp	x24, x23, [sp, #32]
  40cf28:	ldr	x25, [sp, #16]
  40cf2c:	ldp	x29, x30, [sp], #80
  40cf30:	ret
  40cf34:	adrp	x0, 447000 <ferror@plt+0x43020>
  40cf38:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40cf3c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40cf40:	add	x0, x0, #0xf7f
  40cf44:	add	x1, x1, #0xf71
  40cf48:	add	x2, x2, #0xd24
  40cf4c:	bl	415dcc <ferror@plt+0x11dec>
  40cf50:	mov	w0, wzr
  40cf54:	b	40cf1c <ferror@plt+0x8f3c>
  40cf58:	mov	w2, #0x1                   	// #1
  40cf5c:	b	40cf60 <ferror@plt+0x8f80>
  40cf60:	stp	x29, x30, [sp, #-80]!
  40cf64:	stp	x26, x25, [sp, #16]
  40cf68:	stp	x24, x23, [sp, #32]
  40cf6c:	stp	x22, x21, [sp, #48]
  40cf70:	stp	x20, x19, [sp, #64]
  40cf74:	mov	x29, sp
  40cf78:	cbz	x0, 40d0cc <ferror@plt+0x90ec>
  40cf7c:	ldr	x8, [x0, #48]
  40cf80:	mov	x19, x0
  40cf84:	mov	x0, x1
  40cf88:	mov	w20, w2
  40cf8c:	mov	x21, x1
  40cf90:	blr	x8
  40cf94:	ldr	w9, [x19, #4]
  40cf98:	cmp	w0, #0x2
  40cf9c:	mov	w10, #0x2                   	// #2
  40cfa0:	ldr	x8, [x19, #32]
  40cfa4:	csel	w25, w0, w10, hi  // hi = pmore
  40cfa8:	udiv	w10, w25, w9
  40cfac:	msub	w23, w10, w9, w25
  40cfb0:	ldr	w9, [x8, w23, uxtw #2]
  40cfb4:	cbz	w9, 40d04c <ferror@plt+0x906c>
  40cfb8:	mov	w24, wzr
  40cfbc:	mov	w22, wzr
  40cfc0:	mov	w26, #0x1                   	// #1
  40cfc4:	b	40d000 <ferror@plt+0x9020>
  40cfc8:	cmp	w9, #0x1
  40cfcc:	cset	w9, ne  // ne = any
  40cfd0:	cmp	w24, #0x0
  40cfd4:	cset	w10, ne  // ne = any
  40cfd8:	orr	w9, w9, w10
  40cfdc:	cmp	w9, #0x0
  40cfe0:	csel	w22, w22, w23, ne  // ne = any
  40cfe4:	csinc	w24, w24, wzr, ne  // ne = any
  40cfe8:	ldr	w9, [x19, #8]
  40cfec:	add	w10, w23, w26
  40cff0:	add	w26, w26, #0x1
  40cff4:	and	w23, w9, w10
  40cff8:	ldr	w9, [x8, w23, uxtw #2]
  40cffc:	cbz	w9, 40d038 <ferror@plt+0x9058>
  40d000:	cmp	w9, w25
  40d004:	b.ne	40cfc8 <ferror@plt+0x8fe8>  // b.any
  40d008:	ldr	x10, [x19, #24]
  40d00c:	ldr	x9, [x19, #56]
  40d010:	ldr	x0, [x10, w23, uxtw #3]
  40d014:	cbz	x9, 40d02c <ferror@plt+0x904c>
  40d018:	mov	x1, x21
  40d01c:	blr	x9
  40d020:	ldr	x8, [x19, #32]
  40d024:	cbz	w0, 40cfe8 <ferror@plt+0x9008>
  40d028:	b	40d04c <ferror@plt+0x906c>
  40d02c:	cmp	x0, x21
  40d030:	b.ne	40cfe8 <ferror@plt+0x9008>  // b.any
  40d034:	b	40d04c <ferror@plt+0x906c>
  40d038:	cbz	w24, 40d04c <ferror@plt+0x906c>
  40d03c:	ldr	w9, [x8, w22, uxtw #2]
  40d040:	cmp	w9, #0x2
  40d044:	b.cc	40d0e8 <ferror@plt+0x9108>  // b.lo, b.ul, b.last
  40d048:	b	40d05c <ferror@plt+0x907c>
  40d04c:	mov	w22, w23
  40d050:	ldr	w9, [x8, w22, uxtw #2]
  40d054:	cmp	w9, #0x2
  40d058:	b.cc	40d0e8 <ferror@plt+0x9108>  // b.lo, b.ul, b.last
  40d05c:	ldr	x9, [x19, #24]
  40d060:	ldr	x10, [x19, #40]
  40d064:	sbfiz	x11, x22, #3, #32
  40d068:	mov	w12, #0x1                   	// #1
  40d06c:	ldr	x0, [x9, x11]
  40d070:	ldr	x21, [x10, x11]
  40d074:	str	w12, [x8, w22, sxtw #2]
  40d078:	str	xzr, [x9, x11]
  40d07c:	ldr	x8, [x19, #40]
  40d080:	str	xzr, [x8, x11]
  40d084:	ldr	w8, [x19, #12]
  40d088:	sub	w8, w8, #0x1
  40d08c:	str	w8, [x19, #12]
  40d090:	cbz	w20, 40d0b0 <ferror@plt+0x90d0>
  40d094:	ldr	x8, [x19, #72]
  40d098:	cbz	x8, 40d0a0 <ferror@plt+0x90c0>
  40d09c:	blr	x8
  40d0a0:	ldr	x8, [x19, #80]
  40d0a4:	cbz	x8, 40d0b0 <ferror@plt+0x90d0>
  40d0a8:	mov	x0, x21
  40d0ac:	blr	x8
  40d0b0:	mov	x0, x19
  40d0b4:	bl	40d10c <ferror@plt+0x912c>
  40d0b8:	ldr	w8, [x19, #68]
  40d0bc:	mov	w0, #0x1                   	// #1
  40d0c0:	add	w8, w8, #0x1
  40d0c4:	str	w8, [x19, #68]
  40d0c8:	b	40d0ec <ferror@plt+0x910c>
  40d0cc:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d0d0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d0d4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40d0d8:	add	x0, x0, #0xf7f
  40d0dc:	add	x1, x1, #0x22a
  40d0e0:	add	x2, x2, #0xd24
  40d0e4:	bl	415dcc <ferror@plt+0x11dec>
  40d0e8:	mov	w0, wzr
  40d0ec:	ldp	x20, x19, [sp, #64]
  40d0f0:	ldp	x22, x21, [sp, #48]
  40d0f4:	ldp	x24, x23, [sp, #32]
  40d0f8:	ldp	x26, x25, [sp, #16]
  40d0fc:	ldp	x29, x30, [sp], #80
  40d100:	ret
  40d104:	mov	w2, wzr
  40d108:	b	40cf60 <ferror@plt+0x8f80>
  40d10c:	stp	x29, x30, [sp, #-64]!
  40d110:	stp	x22, x21, [sp, #32]
  40d114:	stp	x20, x19, [sp, #48]
  40d118:	str	x23, [sp, #16]
  40d11c:	ldr	w23, [x0]
  40d120:	ldp	w8, w9, [x0, #12]
  40d124:	mov	x19, x0
  40d128:	mov	x29, sp
  40d12c:	cmp	w23, #0x9
  40d130:	b.lt	40d140 <ferror@plt+0x9160>  // b.tstop
  40d134:	lsl	w10, w8, #2
  40d138:	cmp	w23, w10
  40d13c:	b.gt	40d158 <ferror@plt+0x9178>
  40d140:	add	w10, w9, #0xf
  40d144:	cmp	w9, #0x0
  40d148:	csel	w10, w10, w9, lt  // lt = tstop
  40d14c:	add	w9, w9, w10, asr #4
  40d150:	cmp	w23, w9
  40d154:	b.gt	40d2cc <ferror@plt+0x92ec>
  40d158:	cbz	w8, 40d180 <ferror@plt+0x91a0>
  40d15c:	lsl	w9, w8, #1
  40d160:	mov	w8, #0xffffffff            	// #-1
  40d164:	asr	w9, w9, #1
  40d168:	add	w8, w8, #0x1
  40d16c:	cbnz	w9, 40d164 <ferror@plt+0x9184>
  40d170:	cmp	w8, #0x3
  40d174:	mov	w9, #0x3                   	// #3
  40d178:	csinc	w8, w9, w8, cc  // cc = lo, ul, last
  40d17c:	b	40d184 <ferror@plt+0x91a4>
  40d180:	mov	w8, #0x3                   	// #3
  40d184:	adrp	x10, 442000 <ferror@plt+0x3e020>
  40d188:	add	x10, x10, #0x2d0
  40d18c:	ldr	w11, [x10, w8, uxtw #2]
  40d190:	mov	w10, #0x1                   	// #1
  40d194:	mov	w9, wzr
  40d198:	lsl	w10, w10, w8
  40d19c:	stp	w10, w11, [x19]
  40d1a0:	mov	w11, w9
  40d1a4:	mov	w9, #0x1                   	// #1
  40d1a8:	subs	w8, w8, #0x1
  40d1ac:	bfi	w9, w11, #1, #31
  40d1b0:	b.ne	40d1a0 <ferror@plt+0x91c0>  // b.any
  40d1b4:	sxtw	x0, w10
  40d1b8:	mov	w1, #0x8                   	// #8
  40d1bc:	str	w9, [x19, #8]
  40d1c0:	bl	414e30 <ferror@plt+0x10e50>
  40d1c4:	ldr	x8, [x19, #24]
  40d1c8:	ldr	x9, [x19, #40]
  40d1cc:	mov	x20, x0
  40d1d0:	cmp	x8, x9
  40d1d4:	b.eq	40d1ec <ferror@plt+0x920c>  // b.none
  40d1d8:	ldrsw	x0, [x19]
  40d1dc:	mov	w1, #0x8                   	// #8
  40d1e0:	bl	414e30 <ferror@plt+0x10e50>
  40d1e4:	mov	x21, x0
  40d1e8:	b	40d1f0 <ferror@plt+0x9210>
  40d1ec:	mov	x21, x20
  40d1f0:	ldrsw	x0, [x19]
  40d1f4:	mov	w1, #0x4                   	// #4
  40d1f8:	bl	414e30 <ferror@plt+0x10e50>
  40d1fc:	cmp	w23, #0x1
  40d200:	mov	x22, x0
  40d204:	b.lt	40d294 <ferror@plt+0x92b4>  // b.tstop
  40d208:	ldr	x8, [x19, #32]
  40d20c:	mov	x9, xzr
  40d210:	b	40d244 <ferror@plt+0x9264>
  40d214:	str	w10, [x12]
  40d218:	ldr	x10, [x19, #24]
  40d21c:	lsl	x12, x9, #3
  40d220:	lsl	x11, x11, #3
  40d224:	ldr	x10, [x10, x12]
  40d228:	str	x10, [x20, x11]
  40d22c:	ldr	x10, [x19, #40]
  40d230:	ldr	x10, [x10, x12]
  40d234:	str	x10, [x21, x11]
  40d238:	add	x9, x9, #0x1
  40d23c:	cmp	x9, x23
  40d240:	b.eq	40d294 <ferror@plt+0x92b4>  // b.none
  40d244:	ldr	w10, [x8, x9, lsl #2]
  40d248:	cmp	w10, #0x2
  40d24c:	b.cc	40d238 <ferror@plt+0x9258>  // b.lo, b.ul, b.last
  40d250:	ldr	w11, [x19, #4]
  40d254:	udiv	w12, w10, w11
  40d258:	msub	w11, w12, w11, w10
  40d25c:	add	x12, x22, w11, uxtw #2
  40d260:	ldr	w13, [x12]
  40d264:	cbz	w13, 40d214 <ferror@plt+0x9234>
  40d268:	ldr	w12, [x19, #8]
  40d26c:	mov	w13, #0x1                   	// #1
  40d270:	add	w11, w11, w13
  40d274:	and	x11, x11, x12
  40d278:	ldr	w14, [x22, x11, lsl #2]
  40d27c:	add	w13, w13, #0x1
  40d280:	cbnz	w14, 40d270 <ferror@plt+0x9290>
  40d284:	mov	w13, w11
  40d288:	add	x12, x22, w11, uxtw #2
  40d28c:	mov	x11, x13
  40d290:	b	40d214 <ferror@plt+0x9234>
  40d294:	ldr	x0, [x19, #24]
  40d298:	ldr	x8, [x19, #40]
  40d29c:	cmp	x0, x8
  40d2a0:	b.eq	40d2b0 <ferror@plt+0x92d0>  // b.none
  40d2a4:	mov	x0, x8
  40d2a8:	bl	414cbc <ferror@plt+0x10cdc>
  40d2ac:	ldr	x0, [x19, #24]
  40d2b0:	bl	414cbc <ferror@plt+0x10cdc>
  40d2b4:	ldr	x0, [x19, #32]
  40d2b8:	bl	414cbc <ferror@plt+0x10cdc>
  40d2bc:	ldr	w8, [x19, #12]
  40d2c0:	stp	x22, x21, [x19, #32]
  40d2c4:	str	x20, [x19, #24]
  40d2c8:	str	w8, [x19, #16]
  40d2cc:	ldp	x20, x19, [sp, #48]
  40d2d0:	ldp	x22, x21, [sp, #32]
  40d2d4:	ldr	x23, [sp, #16]
  40d2d8:	ldp	x29, x30, [sp], #64
  40d2dc:	ret
  40d2e0:	cbz	x0, 40d358 <ferror@plt+0x9378>
  40d2e4:	stp	x29, x30, [sp, #-32]!
  40d2e8:	ldr	w8, [x0, #12]
  40d2ec:	str	x19, [sp, #16]
  40d2f0:	mov	x19, x0
  40d2f4:	mov	x29, sp
  40d2f8:	cbz	w8, 40d308 <ferror@plt+0x9328>
  40d2fc:	ldr	w8, [x19, #68]
  40d300:	add	w8, w8, #0x1
  40d304:	str	w8, [x19, #68]
  40d308:	ldrsw	x8, [x19]
  40d30c:	ldr	x0, [x19, #32]
  40d310:	mov	w1, wzr
  40d314:	stp	wzr, wzr, [x19, #12]
  40d318:	lsl	x2, x8, #2
  40d31c:	bl	4038d0 <memset@plt>
  40d320:	ldrsw	x8, [x19]
  40d324:	ldr	x0, [x19, #24]
  40d328:	mov	w1, wzr
  40d32c:	lsl	x2, x8, #3
  40d330:	bl	4038d0 <memset@plt>
  40d334:	ldrsw	x8, [x19]
  40d338:	ldr	x0, [x19, #40]
  40d33c:	mov	w1, wzr
  40d340:	lsl	x2, x8, #3
  40d344:	bl	4038d0 <memset@plt>
  40d348:	mov	x0, x19
  40d34c:	ldr	x19, [sp, #16]
  40d350:	ldp	x29, x30, [sp], #32
  40d354:	b	40d10c <ferror@plt+0x912c>
  40d358:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d35c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  40d360:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40d364:	add	x0, x0, #0xf7f
  40d368:	add	x1, x1, #0xfd8
  40d36c:	add	x2, x2, #0xd24
  40d370:	b	415dcc <ferror@plt+0x11dec>
  40d374:	stp	x29, x30, [sp, #-16]!
  40d378:	mov	x29, sp
  40d37c:	cbz	x0, 40d390 <ferror@plt+0x93b0>
  40d380:	cbz	x1, 40d3ac <ferror@plt+0x93cc>
  40d384:	mov	w3, #0x1                   	// #1
  40d388:	ldp	x29, x30, [sp], #16
  40d38c:	b	40d3d4 <ferror@plt+0x93f4>
  40d390:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d394:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d398:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40d39c:	add	x0, x0, #0xf7f
  40d3a0:	add	x1, x1, #0x2
  40d3a4:	add	x2, x2, #0xd24
  40d3a8:	b	40d3c4 <ferror@plt+0x93e4>
  40d3ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d3b0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d3b4:	adrp	x2, 444000 <ferror@plt+0x40020>
  40d3b8:	add	x0, x0, #0xf7f
  40d3bc:	add	x1, x1, #0x2
  40d3c0:	add	x2, x2, #0xf7b
  40d3c4:	bl	415dcc <ferror@plt+0x11dec>
  40d3c8:	mov	w0, wzr
  40d3cc:	ldp	x29, x30, [sp], #16
  40d3d0:	ret
  40d3d4:	stp	x29, x30, [sp, #-96]!
  40d3d8:	stp	x26, x25, [sp, #32]
  40d3dc:	stp	x24, x23, [sp, #48]
  40d3e0:	stp	x22, x21, [sp, #64]
  40d3e4:	stp	x20, x19, [sp, #80]
  40d3e8:	ldr	w8, [x0]
  40d3ec:	mov	x19, x0
  40d3f0:	str	x27, [sp, #16]
  40d3f4:	mov	x29, sp
  40d3f8:	cmp	w8, #0x0
  40d3fc:	b.le	40d4b8 <ferror@plt+0x94d8>
  40d400:	ldr	w24, [x19, #68]
  40d404:	mov	x21, x2
  40d408:	mov	x22, x1
  40d40c:	cbz	w3, 40d4c8 <ferror@plt+0x94e8>
  40d410:	mov	x25, xzr
  40d414:	mov	w20, wzr
  40d418:	mov	w26, #0x1                   	// #1
  40d41c:	ldr	x8, [x19, #32]
  40d420:	ldr	w8, [x8, x25, lsl #2]
  40d424:	cmp	w8, #0x2
  40d428:	b.cc	40d498 <ferror@plt+0x94b8>  // b.lo, b.ul, b.last
  40d42c:	ldr	x8, [x19, #40]
  40d430:	ldr	x9, [x19, #24]
  40d434:	lsl	x27, x25, #3
  40d438:	mov	x2, x21
  40d43c:	ldr	x1, [x8, x27]
  40d440:	ldr	x0, [x9, x27]
  40d444:	blr	x22
  40d448:	cbz	w0, 40d498 <ferror@plt+0x94b8>
  40d44c:	ldp	x8, x10, [x19, #24]
  40d450:	ldr	x9, [x19, #40]
  40d454:	ldr	x0, [x8, x27]
  40d458:	ldr	x23, [x9, x27]
  40d45c:	str	w26, [x10, x25, lsl #2]
  40d460:	str	xzr, [x8, x27]
  40d464:	ldr	x8, [x19, #40]
  40d468:	str	xzr, [x8, x27]
  40d46c:	ldr	w9, [x19, #12]
  40d470:	ldr	x8, [x19, #72]
  40d474:	sub	w9, w9, #0x1
  40d478:	str	w9, [x19, #12]
  40d47c:	cbz	x8, 40d484 <ferror@plt+0x94a4>
  40d480:	blr	x8
  40d484:	ldr	x8, [x19, #80]
  40d488:	cbz	x8, 40d494 <ferror@plt+0x94b4>
  40d48c:	mov	x0, x23
  40d490:	blr	x8
  40d494:	add	w20, w20, #0x1
  40d498:	ldr	w8, [x19, #68]
  40d49c:	cmp	w24, w8
  40d4a0:	b.ne	40d57c <ferror@plt+0x959c>  // b.any
  40d4a4:	ldrsw	x8, [x19]
  40d4a8:	add	x25, x25, #0x1
  40d4ac:	cmp	x25, x8
  40d4b0:	b.lt	40d41c <ferror@plt+0x943c>  // b.tstop
  40d4b4:	b	40d544 <ferror@plt+0x9564>
  40d4b8:	mov	x0, x19
  40d4bc:	bl	40d10c <ferror@plt+0x912c>
  40d4c0:	mov	w20, wzr
  40d4c4:	b	40d55c <ferror@plt+0x957c>
  40d4c8:	mov	x23, xzr
  40d4cc:	mov	w20, wzr
  40d4d0:	mov	w25, #0x1                   	// #1
  40d4d4:	ldr	x8, [x19, #32]
  40d4d8:	ldr	w8, [x8, x23, lsl #2]
  40d4dc:	cmp	w8, #0x1
  40d4e0:	b.ls	40d528 <ferror@plt+0x9548>  // b.plast
  40d4e4:	ldr	x8, [x19, #40]
  40d4e8:	ldr	x9, [x19, #24]
  40d4ec:	lsl	x26, x23, #3
  40d4f0:	mov	x2, x21
  40d4f4:	ldr	x1, [x8, x26]
  40d4f8:	ldr	x0, [x9, x26]
  40d4fc:	blr	x22
  40d500:	cbz	w0, 40d528 <ferror@plt+0x9548>
  40d504:	ldp	x9, x8, [x19, #24]
  40d508:	add	w20, w20, #0x1
  40d50c:	str	w25, [x8, x23, lsl #2]
  40d510:	str	xzr, [x9, x26]
  40d514:	ldr	x8, [x19, #40]
  40d518:	str	xzr, [x8, x26]
  40d51c:	ldr	w8, [x19, #12]
  40d520:	sub	w8, w8, #0x1
  40d524:	str	w8, [x19, #12]
  40d528:	ldr	w8, [x19, #68]
  40d52c:	cmp	w24, w8
  40d530:	b.ne	40d57c <ferror@plt+0x959c>  // b.any
  40d534:	ldrsw	x8, [x19]
  40d538:	add	x23, x23, #0x1
  40d53c:	cmp	x23, x8
  40d540:	b.lt	40d4d4 <ferror@plt+0x94f4>  // b.tstop
  40d544:	mov	x0, x19
  40d548:	bl	40d10c <ferror@plt+0x912c>
  40d54c:	cbz	w20, 40d55c <ferror@plt+0x957c>
  40d550:	ldr	w8, [x19, #68]
  40d554:	add	w8, w8, #0x1
  40d558:	str	w8, [x19, #68]
  40d55c:	mov	w0, w20
  40d560:	ldp	x20, x19, [sp, #80]
  40d564:	ldp	x22, x21, [sp, #64]
  40d568:	ldp	x24, x23, [sp, #48]
  40d56c:	ldp	x26, x25, [sp, #32]
  40d570:	ldr	x27, [sp, #16]
  40d574:	ldp	x29, x30, [sp], #96
  40d578:	ret
  40d57c:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d580:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d584:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40d588:	add	x0, x0, #0xf7f
  40d58c:	add	x1, x1, #0x277
  40d590:	add	x2, x2, #0xc1
  40d594:	bl	415dcc <ferror@plt+0x11dec>
  40d598:	b	40d4c0 <ferror@plt+0x94e0>
  40d59c:	stp	x29, x30, [sp, #-16]!
  40d5a0:	mov	x29, sp
  40d5a4:	cbz	x0, 40d5b8 <ferror@plt+0x95d8>
  40d5a8:	cbz	x1, 40d5d4 <ferror@plt+0x95f4>
  40d5ac:	mov	w3, wzr
  40d5b0:	ldp	x29, x30, [sp], #16
  40d5b4:	b	40d3d4 <ferror@plt+0x93f4>
  40d5b8:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d5bc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d5c0:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40d5c4:	add	x0, x0, #0xf7f
  40d5c8:	add	x1, x1, #0x45
  40d5cc:	add	x2, x2, #0xd24
  40d5d0:	b	40d5ec <ferror@plt+0x960c>
  40d5d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d5d8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d5dc:	adrp	x2, 444000 <ferror@plt+0x40020>
  40d5e0:	add	x0, x0, #0xf7f
  40d5e4:	add	x1, x1, #0x45
  40d5e8:	add	x2, x2, #0xf7b
  40d5ec:	bl	415dcc <ferror@plt+0x11dec>
  40d5f0:	mov	w0, wzr
  40d5f4:	ldp	x29, x30, [sp], #16
  40d5f8:	ret
  40d5fc:	stp	x29, x30, [sp, #-64]!
  40d600:	str	x23, [sp, #16]
  40d604:	stp	x22, x21, [sp, #32]
  40d608:	stp	x20, x19, [sp, #48]
  40d60c:	mov	x29, sp
  40d610:	cbz	x0, 40d6c4 <ferror@plt+0x96e4>
  40d614:	mov	x20, x1
  40d618:	cbz	x1, 40d6e0 <ferror@plt+0x9700>
  40d61c:	ldr	w8, [x0]
  40d620:	mov	x21, x0
  40d624:	cmp	w8, #0x1
  40d628:	b.lt	40d6b0 <ferror@plt+0x96d0>  // b.tstop
  40d62c:	ldr	w22, [x21, #68]
  40d630:	mov	x19, x2
  40d634:	mov	x23, xzr
  40d638:	b	40d64c <ferror@plt+0x966c>
  40d63c:	ldrsw	x8, [x21]
  40d640:	add	x23, x23, #0x1
  40d644:	cmp	x23, x8
  40d648:	b.ge	40d6b0 <ferror@plt+0x96d0>  // b.tcont
  40d64c:	ldr	x8, [x21, #32]
  40d650:	ldr	w8, [x8, x23, lsl #2]
  40d654:	cmp	w8, #0x2
  40d658:	b.cc	40d63c <ferror@plt+0x965c>  // b.lo, b.ul, b.last
  40d65c:	ldr	x8, [x21, #40]
  40d660:	ldr	x9, [x21, #24]
  40d664:	lsl	x10, x23, #3
  40d668:	mov	x2, x19
  40d66c:	ldr	x1, [x8, x10]
  40d670:	ldr	x0, [x9, x10]
  40d674:	blr	x20
  40d678:	ldr	w8, [x21, #68]
  40d67c:	cmp	w22, w8
  40d680:	b.eq	40d63c <ferror@plt+0x965c>  // b.none
  40d684:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d688:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d68c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40d690:	add	x0, x0, #0xf7f
  40d694:	add	x1, x1, #0x87
  40d698:	add	x2, x2, #0xc1
  40d69c:	ldp	x20, x19, [sp, #48]
  40d6a0:	ldp	x22, x21, [sp, #32]
  40d6a4:	ldr	x23, [sp, #16]
  40d6a8:	ldp	x29, x30, [sp], #64
  40d6ac:	b	415dcc <ferror@plt+0x11dec>
  40d6b0:	ldp	x20, x19, [sp, #48]
  40d6b4:	ldp	x22, x21, [sp, #32]
  40d6b8:	ldr	x23, [sp, #16]
  40d6bc:	ldp	x29, x30, [sp], #64
  40d6c0:	ret
  40d6c4:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d6c8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d6cc:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40d6d0:	add	x0, x0, #0xf7f
  40d6d4:	add	x1, x1, #0x87
  40d6d8:	add	x2, x2, #0xd24
  40d6dc:	b	40d69c <ferror@plt+0x96bc>
  40d6e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d6e4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d6e8:	adrp	x2, 444000 <ferror@plt+0x40020>
  40d6ec:	add	x0, x0, #0xf7f
  40d6f0:	add	x1, x1, #0x87
  40d6f4:	add	x2, x2, #0xf7b
  40d6f8:	b	40d69c <ferror@plt+0x96bc>
  40d6fc:	stp	x29, x30, [sp, #-64]!
  40d700:	stp	x24, x23, [sp, #16]
  40d704:	stp	x22, x21, [sp, #32]
  40d708:	stp	x20, x19, [sp, #48]
  40d70c:	mov	x29, sp
  40d710:	cbz	x0, 40d7c4 <ferror@plt+0x97e4>
  40d714:	mov	x20, x1
  40d718:	cbz	x1, 40d7e0 <ferror@plt+0x9800>
  40d71c:	ldr	w8, [x0]
  40d720:	mov	x21, x0
  40d724:	cmp	w8, #0x1
  40d728:	b.lt	40d7a8 <ferror@plt+0x97c8>  // b.tstop
  40d72c:	ldr	w23, [x21, #68]
  40d730:	mov	x19, x2
  40d734:	mov	x24, xzr
  40d738:	b	40d74c <ferror@plt+0x976c>
  40d73c:	ldrsw	x8, [x21]
  40d740:	add	x24, x24, #0x1
  40d744:	cmp	x24, x8
  40d748:	b.ge	40d7a8 <ferror@plt+0x97c8>  // b.tcont
  40d74c:	ldr	x8, [x21, #32]
  40d750:	ldr	w8, [x8, x24, lsl #2]
  40d754:	cmp	w8, #0x2
  40d758:	b.cc	40d73c <ferror@plt+0x975c>  // b.lo, b.ul, b.last
  40d75c:	ldr	x8, [x21, #40]
  40d760:	ldr	x9, [x21, #24]
  40d764:	mov	x2, x19
  40d768:	ldr	x22, [x8, x24, lsl #3]
  40d76c:	ldr	x0, [x9, x24, lsl #3]
  40d770:	mov	x1, x22
  40d774:	blr	x20
  40d778:	ldr	w8, [x21, #68]
  40d77c:	cmp	w23, w8
  40d780:	b.ne	40d78c <ferror@plt+0x97ac>  // b.any
  40d784:	cbz	w0, 40d73c <ferror@plt+0x975c>
  40d788:	b	40d7ac <ferror@plt+0x97cc>
  40d78c:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d790:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d794:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40d798:	add	x0, x0, #0xf7f
  40d79c:	add	x1, x1, #0xe0
  40d7a0:	add	x2, x2, #0xc1
  40d7a4:	bl	415dcc <ferror@plt+0x11dec>
  40d7a8:	mov	x22, xzr
  40d7ac:	mov	x0, x22
  40d7b0:	ldp	x20, x19, [sp, #48]
  40d7b4:	ldp	x22, x21, [sp, #32]
  40d7b8:	ldp	x24, x23, [sp, #16]
  40d7bc:	ldp	x29, x30, [sp], #64
  40d7c0:	ret
  40d7c4:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d7c8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d7cc:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40d7d0:	add	x0, x0, #0xf7f
  40d7d4:	add	x1, x1, #0xe0
  40d7d8:	add	x2, x2, #0xd24
  40d7dc:	b	40d7a4 <ferror@plt+0x97c4>
  40d7e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d7e4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d7e8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40d7ec:	add	x0, x0, #0xf7f
  40d7f0:	add	x1, x1, #0xe0
  40d7f4:	add	x2, x2, #0x11c
  40d7f8:	b	40d7a4 <ferror@plt+0x97c4>
  40d7fc:	stp	x29, x30, [sp, #-16]!
  40d800:	mov	x29, sp
  40d804:	cbz	x0, 40d814 <ferror@plt+0x9834>
  40d808:	ldr	w0, [x0, #12]
  40d80c:	ldp	x29, x30, [sp], #16
  40d810:	ret
  40d814:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d818:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d81c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40d820:	add	x0, x0, #0xf7f
  40d824:	add	x1, x1, #0x12e
  40d828:	add	x2, x2, #0xd24
  40d82c:	bl	415dcc <ferror@plt+0x11dec>
  40d830:	mov	w0, wzr
  40d834:	ldp	x29, x30, [sp], #16
  40d838:	ret
  40d83c:	stp	x29, x30, [sp, #-32]!
  40d840:	stp	x20, x19, [sp, #16]
  40d844:	mov	x29, sp
  40d848:	cbz	x0, 40d8a8 <ferror@plt+0x98c8>
  40d84c:	ldr	w8, [x0]
  40d850:	mov	x19, x0
  40d854:	cmp	w8, #0x1
  40d858:	b.lt	40d898 <ferror@plt+0x98b8>  // b.tstop
  40d85c:	mov	x20, xzr
  40d860:	mov	x0, xzr
  40d864:	b	40d874 <ferror@plt+0x9894>
  40d868:	add	x20, x20, #0x1
  40d86c:	cmp	x20, w8, sxtw
  40d870:	b.ge	40d89c <ferror@plt+0x98bc>  // b.tcont
  40d874:	ldr	x9, [x19, #32]
  40d878:	ldr	w9, [x9, x20, lsl #2]
  40d87c:	cmp	w9, #0x2
  40d880:	b.cc	40d868 <ferror@plt+0x9888>  // b.lo, b.ul, b.last
  40d884:	ldr	x8, [x19, #24]
  40d888:	ldr	x1, [x8, x20, lsl #3]
  40d88c:	bl	40db44 <ferror@plt+0x9b64>
  40d890:	ldr	w8, [x19]
  40d894:	b	40d868 <ferror@plt+0x9888>
  40d898:	mov	x0, xzr
  40d89c:	ldp	x20, x19, [sp, #16]
  40d8a0:	ldp	x29, x30, [sp], #32
  40d8a4:	ret
  40d8a8:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d8ac:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d8b0:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40d8b4:	add	x0, x0, #0xf7f
  40d8b8:	add	x1, x1, #0x154
  40d8bc:	add	x2, x2, #0xd24
  40d8c0:	bl	415dcc <ferror@plt+0x11dec>
  40d8c4:	mov	x0, xzr
  40d8c8:	ldp	x20, x19, [sp, #16]
  40d8cc:	ldp	x29, x30, [sp], #32
  40d8d0:	ret
  40d8d4:	stp	x29, x30, [sp, #-32]!
  40d8d8:	stp	x20, x19, [sp, #16]
  40d8dc:	mov	x29, sp
  40d8e0:	cbz	x0, 40d940 <ferror@plt+0x9960>
  40d8e4:	ldr	w8, [x0]
  40d8e8:	mov	x19, x0
  40d8ec:	cmp	w8, #0x1
  40d8f0:	b.lt	40d930 <ferror@plt+0x9950>  // b.tstop
  40d8f4:	mov	x20, xzr
  40d8f8:	mov	x0, xzr
  40d8fc:	b	40d90c <ferror@plt+0x992c>
  40d900:	add	x20, x20, #0x1
  40d904:	cmp	x20, w8, sxtw
  40d908:	b.ge	40d934 <ferror@plt+0x9954>  // b.tcont
  40d90c:	ldr	x9, [x19, #32]
  40d910:	ldr	w9, [x9, x20, lsl #2]
  40d914:	cmp	w9, #0x2
  40d918:	b.cc	40d900 <ferror@plt+0x9920>  // b.lo, b.ul, b.last
  40d91c:	ldr	x8, [x19, #40]
  40d920:	ldr	x1, [x8, x20, lsl #3]
  40d924:	bl	40db44 <ferror@plt+0x9b64>
  40d928:	ldr	w8, [x19]
  40d92c:	b	40d900 <ferror@plt+0x9920>
  40d930:	mov	x0, xzr
  40d934:	ldp	x20, x19, [sp, #16]
  40d938:	ldp	x29, x30, [sp], #32
  40d93c:	ret
  40d940:	adrp	x0, 447000 <ferror@plt+0x43020>
  40d944:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40d948:	adrp	x2, 441000 <ferror@plt+0x3d020>
  40d94c:	add	x0, x0, #0xf7f
  40d950:	add	x1, x1, #0x17f
  40d954:	add	x2, x2, #0xd24
  40d958:	bl	415dcc <ferror@plt+0x11dec>
  40d95c:	mov	x0, xzr
  40d960:	ldp	x20, x19, [sp, #16]
  40d964:	ldp	x29, x30, [sp], #32
  40d968:	ret
  40d96c:	stp	x29, x30, [sp, #-16]!
  40d970:	mov	x29, sp
  40d974:	bl	403b30 <strcmp@plt>
  40d978:	cmp	w0, #0x0
  40d97c:	cset	w0, eq  // eq = none
  40d980:	ldp	x29, x30, [sp], #16
  40d984:	ret
  40d988:	ldrb	w8, [x0]
  40d98c:	cbz	w8, 40d9ac <ferror@plt+0x99cc>
  40d990:	add	x9, x0, #0x1
  40d994:	mov	w0, #0x1505                	// #5381
  40d998:	add	w10, w0, w0, lsl #5
  40d99c:	add	w0, w10, w8, sxtb
  40d9a0:	ldrb	w8, [x9], #1
  40d9a4:	cbnz	w8, 40d998 <ferror@plt+0x99b8>
  40d9a8:	ret
  40d9ac:	mov	w0, #0x1505                	// #5381
  40d9b0:	ret
  40d9b4:	cmp	x0, x1
  40d9b8:	cset	w0, eq  // eq = none
  40d9bc:	ret
  40d9c0:	ldr	w8, [x0]
  40d9c4:	ldr	w9, [x1]
  40d9c8:	cmp	w8, w9
  40d9cc:	cset	w0, eq  // eq = none
  40d9d0:	ret
  40d9d4:	ldr	w0, [x0]
  40d9d8:	ret
  40d9dc:	ldr	x8, [x0]
  40d9e0:	ldr	x9, [x1]
  40d9e4:	cmp	x8, x9
  40d9e8:	cset	w0, eq  // eq = none
  40d9ec:	ret
  40d9f0:	ldr	w0, [x0]
  40d9f4:	ret
  40d9f8:	ldr	d0, [x0]
  40d9fc:	ldr	d1, [x1]
  40da00:	fcmp	d0, d1
  40da04:	cset	w0, eq  // eq = none
  40da08:	ret
  40da0c:	ldr	d0, [x0]
  40da10:	fcvtzu	w0, d0
  40da14:	ret
  40da18:	mov	w0, #0x18                  	// #24
  40da1c:	b	41ef2c <ferror@plt+0x1af4c>
  40da20:	mov	x1, x0
  40da24:	mov	w0, #0x18                  	// #24
  40da28:	mov	w2, #0x8                   	// #8
  40da2c:	b	41f640 <ferror@plt+0x1b660>
  40da30:	mov	x1, x0
  40da34:	mov	w0, #0x18                  	// #24
  40da38:	b	41efb0 <ferror@plt+0x1afd0>
  40da3c:	stp	x29, x30, [sp, #-48]!
  40da40:	stp	x20, x19, [sp, #32]
  40da44:	mov	x19, x0
  40da48:	str	x21, [sp, #16]
  40da4c:	mov	x29, sp
  40da50:	cbz	x0, 40da70 <ferror@plt+0x9a90>
  40da54:	mov	x20, x1
  40da58:	mov	x8, x19
  40da5c:	ldp	x0, x21, [x8]
  40da60:	mov	x1, xzr
  40da64:	blr	x20
  40da68:	mov	x8, x21
  40da6c:	cbnz	x21, 40da5c <ferror@plt+0x9a7c>
  40da70:	mov	x1, x19
  40da74:	ldp	x20, x19, [sp, #32]
  40da78:	ldr	x21, [sp, #16]
  40da7c:	mov	w0, #0x18                  	// #24
  40da80:	mov	w2, #0x8                   	// #8
  40da84:	ldp	x29, x30, [sp], #48
  40da88:	b	41f640 <ferror@plt+0x1b660>
  40da8c:	stp	x29, x30, [sp, #-48]!
  40da90:	str	x21, [sp, #16]
  40da94:	stp	x20, x19, [sp, #32]
  40da98:	mov	x29, sp
  40da9c:	cbz	x0, 40dabc <ferror@plt+0x9adc>
  40daa0:	mov	x19, x2
  40daa4:	mov	x20, x1
  40daa8:	ldp	x0, x21, [x0]
  40daac:	mov	x1, x19
  40dab0:	blr	x20
  40dab4:	mov	x0, x21
  40dab8:	cbnz	x21, 40daa8 <ferror@plt+0x9ac8>
  40dabc:	ldp	x20, x19, [sp, #32]
  40dac0:	ldr	x21, [sp, #16]
  40dac4:	ldp	x29, x30, [sp], #48
  40dac8:	ret
  40dacc:	stp	x29, x30, [sp, #-32]!
  40dad0:	stp	x20, x19, [sp, #16]
  40dad4:	mov	x19, x0
  40dad8:	mov	w0, #0x18                  	// #24
  40dadc:	mov	x29, sp
  40dae0:	mov	x20, x1
  40dae4:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40dae8:	stp	x20, xzr, [x0]
  40daec:	cbz	x19, 40db08 <ferror@plt+0x9b28>
  40daf0:	mov	x9, x19
  40daf4:	mov	x8, x9
  40daf8:	ldr	x9, [x9, #8]
  40dafc:	cbnz	x9, 40daf4 <ferror@plt+0x9b14>
  40db00:	str	x0, [x8, #8]
  40db04:	b	40db10 <ferror@plt+0x9b30>
  40db08:	mov	x8, xzr
  40db0c:	mov	x19, x0
  40db10:	str	x8, [x0, #16]
  40db14:	mov	x0, x19
  40db18:	ldp	x20, x19, [sp, #16]
  40db1c:	ldp	x29, x30, [sp], #32
  40db20:	ret
  40db24:	cbz	x0, 40db3c <ferror@plt+0x9b5c>
  40db28:	mov	x8, x0
  40db2c:	ldr	x0, [x0, #8]
  40db30:	cbnz	x0, 40db28 <ferror@plt+0x9b48>
  40db34:	mov	x0, x8
  40db38:	ret
  40db3c:	mov	x0, xzr
  40db40:	ret
  40db44:	stp	x29, x30, [sp, #-32]!
  40db48:	stp	x20, x19, [sp, #16]
  40db4c:	mov	x19, x0
  40db50:	mov	w0, #0x18                  	// #24
  40db54:	mov	x29, sp
  40db58:	mov	x20, x1
  40db5c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40db60:	stp	x20, x19, [x0]
  40db64:	cbz	x19, 40db88 <ferror@plt+0x9ba8>
  40db68:	ldr	x8, [x19, #16]
  40db6c:	str	x8, [x0, #16]
  40db70:	cbz	x8, 40db78 <ferror@plt+0x9b98>
  40db74:	str	x0, [x8, #8]
  40db78:	str	x0, [x19, #16]
  40db7c:	ldp	x20, x19, [sp, #16]
  40db80:	ldp	x29, x30, [sp], #32
  40db84:	ret
  40db88:	str	xzr, [x0, #16]
  40db8c:	ldp	x20, x19, [sp, #16]
  40db90:	ldp	x29, x30, [sp], #32
  40db94:	ret
  40db98:	stp	x29, x30, [sp, #-48]!
  40db9c:	stp	x20, x19, [sp, #32]
  40dba0:	mov	x20, x1
  40dba4:	mov	x19, x0
  40dba8:	str	x21, [sp, #16]
  40dbac:	mov	x29, sp
  40dbb0:	tbnz	w2, #31, 40dc00 <ferror@plt+0x9c20>
  40dbb4:	cbz	w2, 40dc24 <ferror@plt+0x9c44>
  40dbb8:	cbz	x19, 40dc4c <ferror@plt+0x9c6c>
  40dbbc:	sub	w8, w2, #0x1
  40dbc0:	mov	x21, x19
  40dbc4:	ldr	x21, [x21, #8]
  40dbc8:	subs	w8, w8, #0x1
  40dbcc:	b.cc	40dbd4 <ferror@plt+0x9bf4>  // b.lo, b.ul, b.last
  40dbd0:	cbnz	x21, 40dbc4 <ferror@plt+0x9be4>
  40dbd4:	cbz	x21, 40dc4c <ferror@plt+0x9c6c>
  40dbd8:	mov	w0, #0x18                  	// #24
  40dbdc:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40dbe0:	str	x20, [x0]
  40dbe4:	ldr	x8, [x21, #16]
  40dbe8:	str	x8, [x0, #16]
  40dbec:	ldr	x8, [x21, #16]
  40dbf0:	str	x0, [x8, #8]
  40dbf4:	str	x21, [x0, #8]
  40dbf8:	str	x0, [x21, #16]
  40dbfc:	b	40dc80 <ferror@plt+0x9ca0>
  40dc00:	mov	w0, #0x18                  	// #24
  40dc04:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40dc08:	stp	x20, xzr, [x0]
  40dc0c:	cbz	x19, 40dc78 <ferror@plt+0x9c98>
  40dc10:	mov	x9, x19
  40dc14:	mov	x8, x9
  40dc18:	ldr	x9, [x9, #8]
  40dc1c:	cbnz	x9, 40dc14 <ferror@plt+0x9c34>
  40dc20:	b	40dc6c <ferror@plt+0x9c8c>
  40dc24:	mov	w0, #0x18                  	// #24
  40dc28:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40dc2c:	stp	x20, x19, [x0]
  40dc30:	cbz	x19, 40dc78 <ferror@plt+0x9c98>
  40dc34:	ldr	x8, [x19, #16]
  40dc38:	str	x8, [x0, #16]
  40dc3c:	cbz	x8, 40dc44 <ferror@plt+0x9c64>
  40dc40:	str	x0, [x8, #8]
  40dc44:	str	x0, [x19, #16]
  40dc48:	b	40dc7c <ferror@plt+0x9c9c>
  40dc4c:	mov	w0, #0x18                  	// #24
  40dc50:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40dc54:	stp	x20, xzr, [x0]
  40dc58:	cbz	x19, 40dc78 <ferror@plt+0x9c98>
  40dc5c:	mov	x9, x19
  40dc60:	mov	x8, x9
  40dc64:	ldr	x9, [x9, #8]
  40dc68:	cbnz	x9, 40dc60 <ferror@plt+0x9c80>
  40dc6c:	str	x0, [x8, #8]
  40dc70:	str	x8, [x0, #16]
  40dc74:	b	40dc80 <ferror@plt+0x9ca0>
  40dc78:	str	xzr, [x0, #16]
  40dc7c:	mov	x19, x0
  40dc80:	mov	x0, x19
  40dc84:	ldp	x20, x19, [sp, #32]
  40dc88:	ldr	x21, [sp, #16]
  40dc8c:	ldp	x29, x30, [sp], #48
  40dc90:	ret
  40dc94:	cbz	x0, 40dcb4 <ferror@plt+0x9cd4>
  40dc98:	cbz	w1, 40dcb4 <ferror@plt+0x9cd4>
  40dc9c:	sub	w8, w1, #0x1
  40dca0:	ldr	x0, [x0, #8]
  40dca4:	subs	w8, w8, #0x1
  40dca8:	cset	w9, cs  // cs = hs, nlast
  40dcac:	cbz	x0, 40dcb4 <ferror@plt+0x9cd4>
  40dcb0:	tbnz	w9, #0, 40dca0 <ferror@plt+0x9cc0>
  40dcb4:	ret
  40dcb8:	stp	x29, x30, [sp, #-48]!
  40dcbc:	str	x21, [sp, #16]
  40dcc0:	stp	x20, x19, [sp, #32]
  40dcc4:	mov	x20, x2
  40dcc8:	mov	x21, x1
  40dccc:	mov	x29, sp
  40dcd0:	cbz	x0, 40dd00 <ferror@plt+0x9d20>
  40dcd4:	mov	x19, x0
  40dcd8:	cbz	x21, 40dd30 <ferror@plt+0x9d50>
  40dcdc:	mov	w0, #0x18                  	// #24
  40dce0:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40dce4:	stp	x20, x21, [x0]
  40dce8:	ldr	x8, [x21, #16]
  40dcec:	str	x8, [x0, #16]
  40dcf0:	str	x0, [x21, #16]
  40dcf4:	cbz	x8, 40dd58 <ferror@plt+0x9d78>
  40dcf8:	str	x0, [x8, #8]
  40dcfc:	b	40dd64 <ferror@plt+0x9d84>
  40dd00:	mov	w0, #0x18                  	// #24
  40dd04:	bl	41ef2c <ferror@plt+0x1af4c>
  40dd08:	mov	x19, x0
  40dd0c:	str	x20, [x0]
  40dd10:	cbz	x21, 40dd64 <ferror@plt+0x9d84>
  40dd14:	adrp	x0, 447000 <ferror@plt+0x43020>
  40dd18:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40dd1c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40dd20:	add	x0, x0, #0xf7f
  40dd24:	add	x1, x1, #0x350
  40dd28:	add	x2, x2, #0x388
  40dd2c:	b	40dd98 <ferror@plt+0x9db8>
  40dd30:	mov	x8, x19
  40dd34:	mov	x21, x8
  40dd38:	ldr	x8, [x8, #8]
  40dd3c:	cbnz	x8, 40dd34 <ferror@plt+0x9d54>
  40dd40:	mov	w0, #0x18                  	// #24
  40dd44:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40dd48:	str	x0, [x21, #8]
  40dd4c:	stp	xzr, x21, [x0, #8]
  40dd50:	str	x20, [x0]
  40dd54:	b	40dd64 <ferror@plt+0x9d84>
  40dd58:	cmp	x21, x19
  40dd5c:	mov	x19, x0
  40dd60:	b.ne	40dd78 <ferror@plt+0x9d98>  // b.any
  40dd64:	mov	x0, x19
  40dd68:	ldp	x20, x19, [sp, #32]
  40dd6c:	ldr	x21, [sp, #16]
  40dd70:	ldp	x29, x30, [sp], #48
  40dd74:	ret
  40dd78:	adrp	x8, 447000 <ferror@plt+0x43020>
  40dd7c:	add	x8, x8, #0xf7f
  40dd80:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40dd84:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40dd88:	add	x1, x1, #0x350
  40dd8c:	add	x2, x2, #0x398
  40dd90:	mov	x19, x0
  40dd94:	mov	x0, x8
  40dd98:	bl	415dcc <ferror@plt+0x11dec>
  40dd9c:	b	40dd64 <ferror@plt+0x9d84>
  40dda0:	cbz	x1, 40ddcc <ferror@plt+0x9dec>
  40dda4:	cbz	x0, 40ddc0 <ferror@plt+0x9de0>
  40dda8:	mov	x9, x0
  40ddac:	mov	x8, x9
  40ddb0:	ldr	x9, [x9, #8]
  40ddb4:	cbnz	x9, 40ddac <ferror@plt+0x9dcc>
  40ddb8:	str	x1, [x8, #8]
  40ddbc:	b	40ddc8 <ferror@plt+0x9de8>
  40ddc0:	mov	x8, xzr
  40ddc4:	mov	x0, x1
  40ddc8:	str	x8, [x1, #16]
  40ddcc:	ret
  40ddd0:	stp	x29, x30, [sp, #-48]!
  40ddd4:	stp	x20, x19, [sp, #32]
  40ddd8:	mov	x19, x0
  40dddc:	str	x21, [sp, #16]
  40dde0:	mov	x29, sp
  40dde4:	cbz	x0, 40de78 <ferror@plt+0x9e98>
  40dde8:	mov	x20, x19
  40ddec:	ldr	x8, [x20]
  40ddf0:	cmp	x8, x1
  40ddf4:	b.eq	40de04 <ferror@plt+0x9e24>  // b.none
  40ddf8:	ldr	x20, [x20, #8]
  40ddfc:	cbnz	x20, 40ddec <ferror@plt+0x9e0c>
  40de00:	b	40de78 <ferror@plt+0x9e98>
  40de04:	ldr	x8, [x20, #16]
  40de08:	cbz	x8, 40de1c <ferror@plt+0x9e3c>
  40de0c:	ldr	x9, [x8, #8]
  40de10:	cmp	x9, x20
  40de14:	b.eq	40de3c <ferror@plt+0x9e5c>  // b.none
  40de18:	bl	40e5c8 <ferror@plt+0xa5e8>
  40de1c:	mov	x21, x20
  40de20:	ldr	x8, [x21, #8]!
  40de24:	cbz	x8, 40de5c <ferror@plt+0x9e7c>
  40de28:	ldr	x9, [x8, #16]
  40de2c:	cmp	x9, x20
  40de30:	b.eq	40de54 <ferror@plt+0x9e74>  // b.none
  40de34:	bl	40e5c8 <ferror@plt+0xa5e8>
  40de38:	b	40de5c <ferror@plt+0x9e7c>
  40de3c:	ldr	x9, [x20, #8]
  40de40:	str	x9, [x8, #8]
  40de44:	mov	x21, x20
  40de48:	ldr	x8, [x21, #8]!
  40de4c:	cbnz	x8, 40de28 <ferror@plt+0x9e48>
  40de50:	b	40de5c <ferror@plt+0x9e7c>
  40de54:	ldr	x9, [x20, #16]
  40de58:	str	x9, [x8, #16]
  40de5c:	cmp	x20, x19
  40de60:	b.ne	40de68 <ferror@plt+0x9e88>  // b.any
  40de64:	ldr	x19, [x21]
  40de68:	mov	w0, #0x18                  	// #24
  40de6c:	mov	x1, x20
  40de70:	stp	xzr, xzr, [x21]
  40de74:	bl	41efb0 <ferror@plt+0x1afd0>
  40de78:	mov	x0, x19
  40de7c:	ldp	x20, x19, [sp, #32]
  40de80:	ldr	x21, [sp, #16]
  40de84:	ldp	x29, x30, [sp], #48
  40de88:	ret
  40de8c:	stp	x29, x30, [sp, #-48]!
  40de90:	str	x21, [sp, #16]
  40de94:	stp	x20, x19, [sp, #32]
  40de98:	mov	x29, sp
  40de9c:	cbz	x0, 40def8 <ferror@plt+0x9f18>
  40dea0:	mov	x19, x1
  40dea4:	mov	x1, x0
  40dea8:	b	40deb8 <ferror@plt+0x9ed8>
  40deac:	mov	x20, x0
  40deb0:	mov	x1, x21
  40deb4:	cbz	x21, 40defc <ferror@plt+0x9f1c>
  40deb8:	ldp	x8, x21, [x1]
  40debc:	cmp	x8, x19
  40dec0:	b.ne	40deac <ferror@plt+0x9ecc>  // b.any
  40dec4:	ldr	x8, [x1, #16]
  40dec8:	mov	x20, x21
  40decc:	cbz	x8, 40ded8 <ferror@plt+0x9ef8>
  40ded0:	mov	x20, x0
  40ded4:	str	x21, [x8, #8]
  40ded8:	cbz	x21, 40dee0 <ferror@plt+0x9f00>
  40dedc:	str	x8, [x21, #16]
  40dee0:	mov	w0, #0x18                  	// #24
  40dee4:	bl	41efb0 <ferror@plt+0x1afd0>
  40dee8:	mov	x0, x20
  40deec:	mov	x1, x21
  40def0:	cbnz	x21, 40deb8 <ferror@plt+0x9ed8>
  40def4:	b	40defc <ferror@plt+0x9f1c>
  40def8:	mov	x20, xzr
  40defc:	mov	x0, x20
  40df00:	ldp	x20, x19, [sp, #32]
  40df04:	ldr	x21, [sp, #16]
  40df08:	ldp	x29, x30, [sp], #48
  40df0c:	ret
  40df10:	stp	x29, x30, [sp, #-48]!
  40df14:	stp	x20, x19, [sp, #32]
  40df18:	mov	x19, x0
  40df1c:	str	x21, [sp, #16]
  40df20:	mov	x29, sp
  40df24:	cbz	x1, 40df94 <ferror@plt+0x9fb4>
  40df28:	ldr	x8, [x1, #16]
  40df2c:	mov	x20, x1
  40df30:	cbz	x8, 40df44 <ferror@plt+0x9f64>
  40df34:	ldr	x9, [x8, #8]
  40df38:	cmp	x9, x20
  40df3c:	b.eq	40df64 <ferror@plt+0x9f84>  // b.none
  40df40:	bl	40e5c8 <ferror@plt+0xa5e8>
  40df44:	mov	x21, x20
  40df48:	ldr	x8, [x21, #8]!
  40df4c:	cbz	x8, 40df84 <ferror@plt+0x9fa4>
  40df50:	ldr	x9, [x8, #16]
  40df54:	cmp	x9, x20
  40df58:	b.eq	40df7c <ferror@plt+0x9f9c>  // b.none
  40df5c:	bl	40e5c8 <ferror@plt+0xa5e8>
  40df60:	b	40df84 <ferror@plt+0x9fa4>
  40df64:	ldr	x9, [x20, #8]
  40df68:	str	x9, [x8, #8]
  40df6c:	mov	x21, x20
  40df70:	ldr	x8, [x21, #8]!
  40df74:	cbnz	x8, 40df50 <ferror@plt+0x9f70>
  40df78:	b	40df84 <ferror@plt+0x9fa4>
  40df7c:	ldr	x9, [x20, #16]
  40df80:	str	x9, [x8, #16]
  40df84:	cmp	x20, x19
  40df88:	b.ne	40df90 <ferror@plt+0x9fb0>  // b.any
  40df8c:	ldr	x19, [x21]
  40df90:	stp	xzr, xzr, [x21]
  40df94:	mov	x0, x19
  40df98:	ldp	x20, x19, [sp, #32]
  40df9c:	ldr	x21, [sp, #16]
  40dfa0:	ldp	x29, x30, [sp], #48
  40dfa4:	ret
  40dfa8:	stp	x29, x30, [sp, #-48]!
  40dfac:	stp	x20, x19, [sp, #32]
  40dfb0:	mov	x20, x1
  40dfb4:	mov	x19, x0
  40dfb8:	str	x21, [sp, #16]
  40dfbc:	mov	x29, sp
  40dfc0:	cbz	x1, 40e02c <ferror@plt+0xa04c>
  40dfc4:	ldr	x8, [x20, #16]
  40dfc8:	cbz	x8, 40dfdc <ferror@plt+0x9ffc>
  40dfcc:	ldr	x9, [x8, #8]
  40dfd0:	cmp	x9, x20
  40dfd4:	b.eq	40dffc <ferror@plt+0xa01c>  // b.none
  40dfd8:	bl	40e5c8 <ferror@plt+0xa5e8>
  40dfdc:	mov	x21, x20
  40dfe0:	ldr	x8, [x21, #8]!
  40dfe4:	cbz	x8, 40e01c <ferror@plt+0xa03c>
  40dfe8:	ldr	x9, [x8, #16]
  40dfec:	cmp	x9, x20
  40dff0:	b.eq	40e014 <ferror@plt+0xa034>  // b.none
  40dff4:	bl	40e5c8 <ferror@plt+0xa5e8>
  40dff8:	b	40e01c <ferror@plt+0xa03c>
  40dffc:	ldr	x9, [x20, #8]
  40e000:	str	x9, [x8, #8]
  40e004:	mov	x21, x20
  40e008:	ldr	x8, [x21, #8]!
  40e00c:	cbnz	x8, 40dfe8 <ferror@plt+0xa008>
  40e010:	b	40e01c <ferror@plt+0xa03c>
  40e014:	ldr	x9, [x20, #16]
  40e018:	str	x9, [x8, #16]
  40e01c:	cmp	x20, x19
  40e020:	b.ne	40e028 <ferror@plt+0xa048>  // b.any
  40e024:	ldr	x19, [x21]
  40e028:	stp	xzr, xzr, [x21]
  40e02c:	mov	w0, #0x18                  	// #24
  40e030:	mov	x1, x20
  40e034:	bl	41efb0 <ferror@plt+0x1afd0>
  40e038:	mov	x0, x19
  40e03c:	ldp	x20, x19, [sp, #32]
  40e040:	ldr	x21, [sp, #16]
  40e044:	ldp	x29, x30, [sp], #48
  40e048:	ret
  40e04c:	stp	x29, x30, [sp, #-48]!
  40e050:	str	x21, [sp, #16]
  40e054:	stp	x20, x19, [sp, #32]
  40e058:	mov	x29, sp
  40e05c:	cbz	x0, 40e0ac <ferror@plt+0xa0cc>
  40e060:	mov	x20, x0
  40e064:	mov	w0, #0x18                  	// #24
  40e068:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40e06c:	ldp	x8, x20, [x20]
  40e070:	mov	x19, x0
  40e074:	str	xzr, [x0, #16]
  40e078:	str	x8, [x0]
  40e07c:	cbz	x20, 40e0b4 <ferror@plt+0xa0d4>
  40e080:	mov	x21, x19
  40e084:	mov	w0, #0x18                  	// #24
  40e088:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40e08c:	str	x0, [x21, #8]
  40e090:	str	x21, [x0, #16]
  40e094:	ldr	x8, [x20]
  40e098:	mov	x21, x0
  40e09c:	str	x8, [x0]
  40e0a0:	ldr	x20, [x20, #8]
  40e0a4:	cbnz	x20, 40e084 <ferror@plt+0xa0a4>
  40e0a8:	b	40e0b8 <ferror@plt+0xa0d8>
  40e0ac:	mov	x19, xzr
  40e0b0:	b	40e0bc <ferror@plt+0xa0dc>
  40e0b4:	mov	x0, x19
  40e0b8:	str	xzr, [x0, #8]
  40e0bc:	mov	x0, x19
  40e0c0:	ldp	x20, x19, [sp, #32]
  40e0c4:	ldr	x21, [sp, #16]
  40e0c8:	ldp	x29, x30, [sp], #48
  40e0cc:	ret
  40e0d0:	stp	x29, x30, [sp, #-64]!
  40e0d4:	stp	x24, x23, [sp, #16]
  40e0d8:	stp	x22, x21, [sp, #32]
  40e0dc:	stp	x20, x19, [sp, #48]
  40e0e0:	mov	x29, sp
  40e0e4:	cbz	x0, 40e15c <ferror@plt+0xa17c>
  40e0e8:	mov	x22, x0
  40e0ec:	mov	w0, #0x18                  	// #24
  40e0f0:	mov	x20, x2
  40e0f4:	mov	x21, x1
  40e0f8:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40e0fc:	mov	x19, x0
  40e100:	cbz	x21, 40e164 <ferror@plt+0xa184>
  40e104:	ldr	x0, [x22]
  40e108:	mov	x1, x20
  40e10c:	blr	x21
  40e110:	str	x0, [x19]
  40e114:	str	xzr, [x19, #16]
  40e118:	ldr	x23, [x22, #8]
  40e11c:	cbz	x23, 40e174 <ferror@plt+0xa194>
  40e120:	cbz	x21, 40e17c <ferror@plt+0xa19c>
  40e124:	mov	x24, x19
  40e128:	mov	w0, #0x18                  	// #24
  40e12c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40e130:	str	x0, [x24, #8]
  40e134:	str	x24, [x0, #16]
  40e138:	mov	x22, x0
  40e13c:	ldr	x0, [x23]
  40e140:	mov	x1, x20
  40e144:	blr	x21
  40e148:	str	x0, [x22]
  40e14c:	ldr	x23, [x23, #8]
  40e150:	mov	x24, x22
  40e154:	cbnz	x23, 40e128 <ferror@plt+0xa148>
  40e158:	b	40e1a8 <ferror@plt+0xa1c8>
  40e15c:	mov	x19, xzr
  40e160:	b	40e1ac <ferror@plt+0xa1cc>
  40e164:	ldp	x8, x23, [x22]
  40e168:	str	x8, [x19]
  40e16c:	str	xzr, [x19, #16]
  40e170:	cbnz	x23, 40e120 <ferror@plt+0xa140>
  40e174:	mov	x22, x19
  40e178:	b	40e1a8 <ferror@plt+0xa1c8>
  40e17c:	mov	x20, x19
  40e180:	mov	w0, #0x18                  	// #24
  40e184:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40e188:	str	x0, [x20, #8]
  40e18c:	str	x20, [x0, #16]
  40e190:	ldr	x8, [x23]
  40e194:	mov	x20, x0
  40e198:	str	x8, [x0]
  40e19c:	ldr	x23, [x23, #8]
  40e1a0:	cbnz	x23, 40e180 <ferror@plt+0xa1a0>
  40e1a4:	mov	x22, x0
  40e1a8:	str	xzr, [x22, #8]
  40e1ac:	mov	x0, x19
  40e1b0:	ldp	x20, x19, [sp, #48]
  40e1b4:	ldp	x22, x21, [sp, #32]
  40e1b8:	ldp	x24, x23, [sp, #16]
  40e1bc:	ldp	x29, x30, [sp], #64
  40e1c0:	ret
  40e1c4:	cbz	x0, 40e1dc <ferror@plt+0xa1fc>
  40e1c8:	mov	x8, x0
  40e1cc:	mov	x0, x8
  40e1d0:	ldp	x8, x9, [x8, #8]
  40e1d4:	stp	x9, x8, [x0, #8]
  40e1d8:	cbnz	x8, 40e1cc <ferror@plt+0xa1ec>
  40e1dc:	ret
  40e1e0:	cbz	x0, 40e200 <ferror@plt+0xa220>
  40e1e4:	cbz	w1, 40e200 <ferror@plt+0xa220>
  40e1e8:	sub	w8, w1, #0x1
  40e1ec:	ldr	x0, [x0, #16]
  40e1f0:	subs	w8, w8, #0x1
  40e1f4:	cset	w9, cs  // cs = hs, nlast
  40e1f8:	cbz	x0, 40e200 <ferror@plt+0xa220>
  40e1fc:	tbnz	w9, #0, 40e1ec <ferror@plt+0xa20c>
  40e200:	ret
  40e204:	cmp	x0, #0x0
  40e208:	cset	w8, ne  // ne = any
  40e20c:	cbz	x0, 40e234 <ferror@plt+0xa254>
  40e210:	cbz	w1, 40e234 <ferror@plt+0xa254>
  40e214:	sub	w9, w1, #0x1
  40e218:	ldr	x0, [x0, #8]
  40e21c:	subs	w9, w9, #0x1
  40e220:	cset	w10, cs  // cs = hs, nlast
  40e224:	cmp	x0, #0x0
  40e228:	cset	w8, ne  // ne = any
  40e22c:	cbz	x0, 40e234 <ferror@plt+0xa254>
  40e230:	tbnz	w10, #0, 40e218 <ferror@plt+0xa238>
  40e234:	cbz	w8, 40e240 <ferror@plt+0xa260>
  40e238:	ldr	x0, [x0]
  40e23c:	ret
  40e240:	mov	x0, xzr
  40e244:	ret
  40e248:	cbz	x0, 40e260 <ferror@plt+0xa280>
  40e24c:	ldr	x8, [x0]
  40e250:	cmp	x8, x1
  40e254:	b.eq	40e260 <ferror@plt+0xa280>  // b.none
  40e258:	ldr	x0, [x0, #8]
  40e25c:	cbnz	x0, 40e24c <ferror@plt+0xa26c>
  40e260:	ret
  40e264:	stp	x29, x30, [sp, #-48]!
  40e268:	stp	x20, x19, [sp, #32]
  40e26c:	mov	x19, x0
  40e270:	str	x21, [sp, #16]
  40e274:	mov	x29, sp
  40e278:	cbz	x2, 40e2b4 <ferror@plt+0xa2d4>
  40e27c:	cbz	x19, 40e2a0 <ferror@plt+0xa2c0>
  40e280:	mov	x20, x2
  40e284:	mov	x21, x1
  40e288:	ldr	x0, [x19]
  40e28c:	mov	x1, x21
  40e290:	blr	x20
  40e294:	cbz	w0, 40e2a0 <ferror@plt+0xa2c0>
  40e298:	ldr	x19, [x19, #8]
  40e29c:	cbnz	x19, 40e288 <ferror@plt+0xa2a8>
  40e2a0:	mov	x0, x19
  40e2a4:	ldp	x20, x19, [sp, #32]
  40e2a8:	ldr	x21, [sp, #16]
  40e2ac:	ldp	x29, x30, [sp], #48
  40e2b0:	ret
  40e2b4:	adrp	x0, 447000 <ferror@plt+0x43020>
  40e2b8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40e2bc:	adrp	x2, 444000 <ferror@plt+0x40020>
  40e2c0:	add	x0, x0, #0xf7f
  40e2c4:	add	x1, x1, #0x3a8
  40e2c8:	add	x2, x2, #0xf7b
  40e2cc:	bl	415dcc <ferror@plt+0x11dec>
  40e2d0:	b	40e2a0 <ferror@plt+0xa2c0>
  40e2d4:	cbz	x0, 40e2f4 <ferror@plt+0xa314>
  40e2d8:	mov	x8, x0
  40e2dc:	mov	w0, wzr
  40e2e0:	cmp	x8, x1
  40e2e4:	b.eq	40e2f8 <ferror@plt+0xa318>  // b.none
  40e2e8:	ldr	x8, [x8, #8]
  40e2ec:	add	w0, w0, #0x1
  40e2f0:	cbnz	x8, 40e2e0 <ferror@plt+0xa300>
  40e2f4:	mov	w0, #0xffffffff            	// #-1
  40e2f8:	ret
  40e2fc:	cbz	x0, 40e320 <ferror@plt+0xa340>
  40e300:	mov	x8, x0
  40e304:	mov	w0, wzr
  40e308:	ldr	x9, [x8]
  40e30c:	cmp	x9, x1
  40e310:	b.eq	40e324 <ferror@plt+0xa344>  // b.none
  40e314:	ldr	x8, [x8, #8]
  40e318:	add	w0, w0, #0x1
  40e31c:	cbnz	x8, 40e308 <ferror@plt+0xa328>
  40e320:	mov	w0, #0xffffffff            	// #-1
  40e324:	ret
  40e328:	cbz	x0, 40e340 <ferror@plt+0xa360>
  40e32c:	mov	x8, x0
  40e330:	ldr	x0, [x0, #16]
  40e334:	cbnz	x0, 40e32c <ferror@plt+0xa34c>
  40e338:	mov	x0, x8
  40e33c:	ret
  40e340:	mov	x0, xzr
  40e344:	ret
  40e348:	mov	w8, wzr
  40e34c:	cbz	x0, 40e35c <ferror@plt+0xa37c>
  40e350:	ldr	x0, [x0, #8]
  40e354:	add	w8, w8, #0x1
  40e358:	cbnz	x0, 40e350 <ferror@plt+0xa370>
  40e35c:	mov	w0, w8
  40e360:	ret
  40e364:	mov	x3, xzr
  40e368:	b	40e36c <ferror@plt+0xa38c>
  40e36c:	stp	x29, x30, [sp, #-80]!
  40e370:	stp	x20, x19, [sp, #64]
  40e374:	mov	x19, x0
  40e378:	str	x25, [sp, #16]
  40e37c:	stp	x24, x23, [sp, #32]
  40e380:	stp	x22, x21, [sp, #48]
  40e384:	mov	x29, sp
  40e388:	cbz	x2, 40e470 <ferror@plt+0xa490>
  40e38c:	mov	x20, x1
  40e390:	cbz	x19, 40e420 <ferror@plt+0xa440>
  40e394:	ldr	x1, [x19]
  40e398:	mov	x22, x2
  40e39c:	mov	x0, x20
  40e3a0:	mov	x2, x3
  40e3a4:	mov	x21, x3
  40e3a8:	blr	x22
  40e3ac:	mov	x24, x19
  40e3b0:	ldr	x8, [x24, #8]!
  40e3b4:	cmp	w0, #0x0
  40e3b8:	cset	w25, gt
  40e3bc:	mov	x23, x19
  40e3c0:	cmp	w0, #0x1
  40e3c4:	b.lt	40e3fc <ferror@plt+0xa41c>  // b.tstop
  40e3c8:	cbz	x8, 40e3fc <ferror@plt+0xa41c>
  40e3cc:	ldr	x1, [x8]
  40e3d0:	mov	x0, x20
  40e3d4:	mov	x2, x21
  40e3d8:	mov	x23, x8
  40e3dc:	blr	x22
  40e3e0:	cmp	w0, #0x0
  40e3e4:	cset	w25, gt
  40e3e8:	cmp	w0, #0x1
  40e3ec:	b.lt	40e3f8 <ferror@plt+0xa418>  // b.tstop
  40e3f0:	ldr	x8, [x23, #8]
  40e3f4:	cbnz	x8, 40e3cc <ferror@plt+0xa3ec>
  40e3f8:	add	x24, x23, #0x8
  40e3fc:	mov	w0, #0x18                  	// #24
  40e400:	bl	41ef2c <ferror@plt+0x1af4c>
  40e404:	str	x20, [x0]
  40e408:	cbz	w25, 40e434 <ferror@plt+0xa454>
  40e40c:	ldr	x8, [x23, #8]
  40e410:	cbnz	x8, 40e434 <ferror@plt+0xa454>
  40e414:	str	x0, [x24]
  40e418:	str	x23, [x0, #16]
  40e41c:	b	40e454 <ferror@plt+0xa474>
  40e420:	mov	w0, #0x18                  	// #24
  40e424:	bl	41ef2c <ferror@plt+0x1af4c>
  40e428:	mov	x19, x0
  40e42c:	str	x20, [x0]
  40e430:	b	40e454 <ferror@plt+0xa474>
  40e434:	ldr	x8, [x23, #16]
  40e438:	cbz	x8, 40e444 <ferror@plt+0xa464>
  40e43c:	str	x0, [x8, #8]
  40e440:	str	x8, [x0, #16]
  40e444:	cmp	x23, x19
  40e448:	csel	x19, x0, x19, eq  // eq = none
  40e44c:	str	x23, [x0, #8]
  40e450:	str	x0, [x23, #16]
  40e454:	mov	x0, x19
  40e458:	ldp	x20, x19, [sp, #64]
  40e45c:	ldp	x22, x21, [sp, #48]
  40e460:	ldp	x24, x23, [sp, #32]
  40e464:	ldr	x25, [sp, #16]
  40e468:	ldp	x29, x30, [sp], #80
  40e46c:	ret
  40e470:	adrp	x0, 447000 <ferror@plt+0x43020>
  40e474:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40e478:	adrp	x2, 444000 <ferror@plt+0x40020>
  40e47c:	add	x0, x0, #0xf7f
  40e480:	add	x1, x1, #0x40e
  40e484:	add	x2, x2, #0xf7b
  40e488:	bl	415dcc <ferror@plt+0x11dec>
  40e48c:	b	40e454 <ferror@plt+0xa474>
  40e490:	b	40e36c <ferror@plt+0xa38c>
  40e494:	mov	x2, xzr
  40e498:	b	40e49c <ferror@plt+0xa4bc>
  40e49c:	sub	sp, sp, #0x60
  40e4a0:	stp	x29, x30, [sp, #32]
  40e4a4:	stp	x24, x23, [sp, #48]
  40e4a8:	stp	x22, x21, [sp, #64]
  40e4ac:	stp	x20, x19, [sp, #80]
  40e4b0:	add	x29, sp, #0x20
  40e4b4:	cbz	x0, 40e5ac <ferror@plt+0xa5cc>
  40e4b8:	ldr	x22, [x0, #8]
  40e4bc:	cbz	x22, 40e5ac <ferror@plt+0xa5cc>
  40e4c0:	ldr	x9, [x22, #8]
  40e4c4:	mov	x19, x2
  40e4c8:	mov	x20, x1
  40e4cc:	mov	x8, x0
  40e4d0:	cbz	x9, 40e4f0 <ferror@plt+0xa510>
  40e4d4:	mov	x8, x0
  40e4d8:	ldr	x9, [x9, #8]
  40e4dc:	cbz	x9, 40e4ec <ferror@plt+0xa50c>
  40e4e0:	ldr	x9, [x9, #8]
  40e4e4:	ldr	x8, [x8, #8]
  40e4e8:	cbnz	x9, 40e4d8 <ferror@plt+0xa4f8>
  40e4ec:	ldr	x22, [x8, #8]
  40e4f0:	mov	x1, x20
  40e4f4:	mov	x2, x19
  40e4f8:	str	xzr, [x8, #8]
  40e4fc:	bl	40e49c <ferror@plt+0xa4bc>
  40e500:	mov	x21, x0
  40e504:	mov	x0, x22
  40e508:	mov	x1, x20
  40e50c:	mov	x2, x19
  40e510:	bl	40e49c <ferror@plt+0xa4bc>
  40e514:	cmp	x21, #0x0
  40e518:	mov	x22, x0
  40e51c:	cset	w8, ne  // ne = any
  40e520:	add	x23, sp, #0x8
  40e524:	cbz	x21, 40e598 <ferror@plt+0xa5b8>
  40e528:	cbz	x22, 40e598 <ferror@plt+0xa5b8>
  40e52c:	mov	x24, xzr
  40e530:	add	x23, sp, #0x8
  40e534:	ldr	x0, [x21]
  40e538:	ldr	x1, [x22]
  40e53c:	mov	x2, x19
  40e540:	blr	x20
  40e544:	cmp	w0, #0x0
  40e548:	b.le	40e570 <ferror@plt+0xa590>
  40e54c:	str	x22, [x23, #8]
  40e550:	ldr	x8, [x22, #8]
  40e554:	mov	x23, x22
  40e558:	mov	x22, x8
  40e55c:	cmp	x21, #0x0
  40e560:	cset	w8, ne  // ne = any
  40e564:	str	x24, [x23, #16]
  40e568:	cbnz	x22, 40e590 <ferror@plt+0xa5b0>
  40e56c:	b	40e598 <ferror@plt+0xa5b8>
  40e570:	str	x21, [x23, #8]
  40e574:	ldr	x8, [x21, #8]
  40e578:	mov	x23, x21
  40e57c:	mov	x21, x8
  40e580:	cmp	x21, #0x0
  40e584:	cset	w8, ne  // ne = any
  40e588:	str	x24, [x23, #16]
  40e58c:	cbz	x22, 40e598 <ferror@plt+0xa5b8>
  40e590:	mov	x24, x23
  40e594:	cbnz	x21, 40e534 <ferror@plt+0xa554>
  40e598:	cmp	w8, #0x0
  40e59c:	csel	x8, x21, x22, ne  // ne = any
  40e5a0:	str	x8, [x23, #8]
  40e5a4:	str	x23, [x8, #16]
  40e5a8:	ldr	x0, [sp, #16]
  40e5ac:	ldp	x20, x19, [sp, #80]
  40e5b0:	ldp	x22, x21, [sp, #64]
  40e5b4:	ldp	x24, x23, [sp, #48]
  40e5b8:	ldp	x29, x30, [sp, #32]
  40e5bc:	add	sp, sp, #0x60
  40e5c0:	ret
  40e5c4:	b	40e49c <ferror@plt+0xa4bc>
  40e5c8:	sub	sp, sp, #0x120
  40e5cc:	stp	x29, x30, [sp, #256]
  40e5d0:	add	x29, sp, #0x100
  40e5d4:	mov	x8, #0xffffffffffffffc8    	// #-56
  40e5d8:	mov	x9, sp
  40e5dc:	sub	x10, x29, #0x78
  40e5e0:	movk	x8, #0xff80, lsl #32
  40e5e4:	add	x11, x29, #0x20
  40e5e8:	add	x9, x9, #0x80
  40e5ec:	add	x10, x10, #0x38
  40e5f0:	stp	x9, x8, [x29, #-16]
  40e5f4:	stp	x11, x10, [x29, #-32]
  40e5f8:	stp	x1, x2, [x29, #-120]
  40e5fc:	stp	x3, x4, [x29, #-104]
  40e600:	stp	x5, x6, [x29, #-88]
  40e604:	stur	x7, [x29, #-72]
  40e608:	stp	q0, q1, [sp]
  40e60c:	ldp	q0, q1, [x29, #-32]
  40e610:	adrp	x0, 447000 <ferror@plt+0x43020>
  40e614:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40e618:	add	x0, x0, #0xf7f
  40e61c:	add	x2, x2, #0x3e8
  40e620:	sub	x3, x29, #0x40
  40e624:	mov	w1, #0x10                  	// #16
  40e628:	str	x28, [sp, #272]
  40e62c:	stp	q2, q3, [sp, #32]
  40e630:	stp	q4, q5, [sp, #64]
  40e634:	stp	q6, q7, [sp, #96]
  40e638:	stp	q0, q1, [x29, #-64]
  40e63c:	bl	4160a0 <ferror@plt+0x120c0>
  40e640:	ldr	x28, [sp, #272]
  40e644:	ldp	x29, x30, [sp, #256]
  40e648:	add	sp, sp, #0x120
  40e64c:	ret
  40e650:	ldr	w0, [x0, #100]
  40e654:	ret
  40e658:	ldr	w0, [x0, #100]
  40e65c:	ret
  40e660:	stp	x29, x30, [sp, #-32]!
  40e664:	str	x19, [sp, #16]
  40e668:	mov	x29, sp
  40e66c:	cbz	x1, 40e68c <ferror@plt+0xa6ac>
  40e670:	mov	x19, x0
  40e674:	mov	x0, x2
  40e678:	blr	x1
  40e67c:	str	wzr, [x19, #100]
  40e680:	ldr	x19, [sp, #16]
  40e684:	ldp	x29, x30, [sp], #32
  40e688:	ret
  40e68c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  40e690:	add	x0, x0, #0x6fa
  40e694:	bl	411d0c <ferror@plt+0xdd2c>
  40e698:	mov	w0, wzr
  40e69c:	ldr	x19, [sp, #16]
  40e6a0:	ldp	x29, x30, [sp], #32
  40e6a4:	ret
  40e6a8:	sub	sp, sp, #0xd0
  40e6ac:	str	x21, [sp, #176]
  40e6b0:	adrp	x21, 491000 <ferror@plt+0x8d020>
  40e6b4:	add	x21, x21, #0x9f0
  40e6b8:	stp	x20, x19, [sp, #192]
  40e6bc:	mov	x19, x0
  40e6c0:	add	x0, x21, #0x30
  40e6c4:	stp	x29, x30, [sp, #160]
  40e6c8:	add	x29, sp, #0xa0
  40e6cc:	bl	432588 <ferror@plt+0x2e5a8>
  40e6d0:	ldrsw	x20, [x19, #96]
  40e6d4:	add	x8, x21, x20, lsl #2
  40e6d8:	ldr	w9, [x8, #348]
  40e6dc:	sub	w9, w9, #0x1
  40e6e0:	str	w9, [x8, #348]
  40e6e4:	ldr	w8, [x8, #348]
  40e6e8:	cbnz	w8, 40e70c <ferror@plt+0xa72c>
  40e6ec:	add	x8, sp, #0x8
  40e6f0:	add	x0, x8, #0x8
  40e6f4:	str	xzr, [sp, #8]
  40e6f8:	bl	403860 <sigemptyset@plt>
  40e6fc:	add	x1, sp, #0x8
  40e700:	mov	w0, w20
  40e704:	mov	x2, xzr
  40e708:	bl	403a30 <sigaction@plt>
  40e70c:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40e710:	add	x20, x20, #0xa20
  40e714:	ldr	x0, [x20, #8]
  40e718:	mov	x1, x19
  40e71c:	bl	42019c <ferror@plt+0x1c1bc>
  40e720:	str	x0, [x20, #8]
  40e724:	mov	x0, x20
  40e728:	bl	432634 <ferror@plt+0x2e654>
  40e72c:	ldp	x20, x19, [sp, #192]
  40e730:	ldr	x21, [sp, #176]
  40e734:	ldp	x29, x30, [sp, #160]
  40e738:	add	sp, sp, #0xd0
  40e73c:	ret
  40e740:	stp	x29, x30, [sp, #-32]!
  40e744:	stp	x20, x19, [sp, #16]
  40e748:	mov	x29, sp
  40e74c:	cbz	x1, 40e788 <ferror@plt+0xa7a8>
  40e750:	mov	x20, x0
  40e754:	mov	x0, x2
  40e758:	blr	x1
  40e75c:	mov	w19, w0
  40e760:	cbz	w0, 40e778 <ferror@plt+0xa798>
  40e764:	mov	x0, x20
  40e768:	bl	412f78 <ferror@plt+0xef98>
  40e76c:	mov	x1, x0
  40e770:	mov	x0, x20
  40e774:	bl	413354 <ferror@plt+0xf374>
  40e778:	mov	w0, w19
  40e77c:	ldp	x20, x19, [sp, #16]
  40e780:	ldp	x29, x30, [sp], #32
  40e784:	ret
  40e788:	adrp	x0, 443000 <ferror@plt+0x3f020>
  40e78c:	add	x0, x0, #0x686
  40e790:	bl	411d0c <ferror@plt+0xdd2c>
  40e794:	mov	w19, wzr
  40e798:	mov	w0, w19
  40e79c:	ldp	x20, x19, [sp, #16]
  40e7a0:	ldp	x29, x30, [sp], #32
  40e7a4:	ret
  40e7a8:	ldr	w0, [x0, #104]
  40e7ac:	ret
  40e7b0:	ldr	w0, [x0, #104]
  40e7b4:	ret
  40e7b8:	stp	x29, x30, [sp, #-16]!
  40e7bc:	mov	x29, sp
  40e7c0:	cbz	x1, 40e7e0 <ferror@plt+0xa800>
  40e7c4:	mov	x8, x1
  40e7c8:	ldp	w9, w1, [x0, #96]
  40e7cc:	mov	w0, w9
  40e7d0:	blr	x8
  40e7d4:	mov	w0, wzr
  40e7d8:	ldp	x29, x30, [sp], #16
  40e7dc:	ret
  40e7e0:	adrp	x0, 443000 <ferror@plt+0x3f020>
  40e7e4:	add	x0, x0, #0x750
  40e7e8:	bl	411d0c <ferror@plt+0xdd2c>
  40e7ec:	mov	w0, wzr
  40e7f0:	ldp	x29, x30, [sp], #16
  40e7f4:	ret
  40e7f8:	sub	sp, sp, #0xc0
  40e7fc:	stp	x20, x19, [sp, #176]
  40e800:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40e804:	add	x20, x20, #0xa20
  40e808:	mov	x19, x0
  40e80c:	mov	x0, x20
  40e810:	stp	x29, x30, [sp, #160]
  40e814:	add	x29, sp, #0xa0
  40e818:	bl	432588 <ferror@plt+0x2e5a8>
  40e81c:	ldr	x0, [x20, #16]
  40e820:	mov	x1, x19
  40e824:	bl	42019c <ferror@plt+0x1c1bc>
  40e828:	str	x0, [x20, #16]
  40e82c:	ldr	w8, [x20, #368]
  40e830:	sub	w8, w8, #0x1
  40e834:	str	w8, [x20, #368]
  40e838:	ldr	w8, [x20, #368]
  40e83c:	cbnz	w8, 40e860 <ferror@plt+0xa880>
  40e840:	add	x8, sp, #0x8
  40e844:	add	x0, x8, #0x8
  40e848:	str	xzr, [sp, #8]
  40e84c:	bl	403860 <sigemptyset@plt>
  40e850:	add	x1, sp, #0x8
  40e854:	mov	w0, #0x11                  	// #17
  40e858:	mov	x2, xzr
  40e85c:	bl	403a30 <sigaction@plt>
  40e860:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40e864:	add	x0, x0, #0xa20
  40e868:	bl	432634 <ferror@plt+0x2e654>
  40e86c:	ldp	x20, x19, [sp, #176]
  40e870:	ldp	x29, x30, [sp, #160]
  40e874:	add	sp, sp, #0xc0
  40e878:	ret
  40e87c:	mov	w0, #0x1                   	// #1
  40e880:	str	wzr, [x1]
  40e884:	ret
  40e888:	mov	w0, #0x1                   	// #1
  40e88c:	ret
  40e890:	cbz	x1, 40e89c <ferror@plt+0xa8bc>
  40e894:	mov	x0, x2
  40e898:	br	x1
  40e89c:	stp	x29, x30, [sp, #-16]!
  40e8a0:	adrp	x0, 443000 <ferror@plt+0x3f020>
  40e8a4:	add	x0, x0, #0x7a6
  40e8a8:	mov	x29, sp
  40e8ac:	bl	411d0c <ferror@plt+0xdd2c>
  40e8b0:	mov	w0, wzr
  40e8b4:	ldp	x29, x30, [sp], #16
  40e8b8:	ret
  40e8bc:	stp	x29, x30, [sp, #-16]!
  40e8c0:	mov	x29, sp
  40e8c4:	cbz	x0, 40e8f4 <ferror@plt+0xa914>
  40e8c8:	dmb	ish
  40e8cc:	mov	x8, x0
  40e8d0:	ldr	w9, [x8, #48]!
  40e8d4:	cmp	w9, #0x1
  40e8d8:	b.lt	40e900 <ferror@plt+0xa920>  // b.tstop
  40e8dc:	ldaxr	w9, [x8]
  40e8e0:	add	w9, w9, #0x1
  40e8e4:	stlxr	w10, w9, [x8]
  40e8e8:	cbnz	w10, 40e8dc <ferror@plt+0xa8fc>
  40e8ec:	ldp	x29, x30, [sp], #16
  40e8f0:	ret
  40e8f4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40e8f8:	add	x2, x2, #0x668
  40e8fc:	b	40e908 <ferror@plt+0xa928>
  40e900:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40e904:	add	x2, x2, #0x491
  40e908:	adrp	x0, 447000 <ferror@plt+0x43020>
  40e90c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40e910:	add	x0, x0, #0xf7f
  40e914:	add	x1, x1, #0x460
  40e918:	bl	415dcc <ferror@plt+0x11dec>
  40e91c:	mov	x0, xzr
  40e920:	ldp	x29, x30, [sp], #16
  40e924:	ret
  40e928:	stp	x29, x30, [sp, #-48]!
  40e92c:	stp	x22, x21, [sp, #16]
  40e930:	stp	x20, x19, [sp, #32]
  40e934:	mov	x29, sp
  40e938:	cbz	x0, 40eae0 <ferror@plt+0xab00>
  40e93c:	dmb	ish
  40e940:	mov	x8, x0
  40e944:	ldr	w9, [x8, #48]!
  40e948:	mov	x19, x0
  40e94c:	cmp	w9, #0x1
  40e950:	b.lt	40eafc <ferror@plt+0xab1c>  // b.tstop
  40e954:	ldaxr	w9, [x8]
  40e958:	subs	w9, w9, #0x1
  40e95c:	stlxr	w10, w9, [x8]
  40e960:	cbnz	w10, 40e954 <ferror@plt+0xa974>
  40e964:	b.ne	40ea34 <ferror@plt+0xaa54>  // b.any
  40e968:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40e96c:	add	x20, x20, #0x9f8
  40e970:	mov	x0, x20
  40e974:	bl	432588 <ferror@plt+0x2e5a8>
  40e978:	ldr	x0, [x20, #8]
  40e97c:	mov	x1, x19
  40e980:	bl	42019c <ferror@plt+0x1c1bc>
  40e984:	str	x0, [x20, #8]
  40e988:	mov	x0, x20
  40e98c:	bl	432634 <ferror@plt+0x2e654>
  40e990:	mov	x0, x19
  40e994:	bl	432588 <ferror@plt+0x2e5a8>
  40e998:	mov	x0, xzr
  40e99c:	mov	x22, xzr
  40e9a0:	add	x21, x19, #0x50
  40e9a4:	cbz	x0, 40e9b0 <ferror@plt+0xa9d0>
  40e9a8:	ldr	x20, [x0, #72]
  40e9ac:	cbnz	x20, 40e9dc <ferror@plt+0xa9fc>
  40e9b0:	add	x8, x22, #0x8
  40e9b4:	cmp	x22, #0x0
  40e9b8:	csel	x8, x21, x8, eq  // eq = none
  40e9bc:	ldr	x22, [x8]
  40e9c0:	cbz	x22, 40e9d4 <ferror@plt+0xa9f4>
  40e9c4:	ldr	x8, [x22]
  40e9c8:	ldr	x20, [x8]
  40e9cc:	cbnz	x0, 40e9dc <ferror@plt+0xa9fc>
  40e9d0:	b	40e9f0 <ferror@plt+0xaa10>
  40e9d4:	mov	x20, xzr
  40e9d8:	cbz	x0, 40e9f0 <ferror@plt+0xaa10>
  40e9dc:	ldr	w8, [x0, #24]
  40e9e0:	cmp	w8, #0x2
  40e9e4:	b.cc	40e9f8 <ferror@plt+0xaa18>  // b.lo, b.ul, b.last
  40e9e8:	sub	w8, w8, #0x1
  40e9ec:	str	w8, [x0, #24]
  40e9f0:	cbnz	x20, 40ea08 <ferror@plt+0xaa28>
  40e9f4:	b	40ea44 <ferror@plt+0xaa64>
  40e9f8:	mov	w2, #0x1                   	// #1
  40e9fc:	mov	x1, x19
  40ea00:	bl	410bf8 <ferror@plt+0xcc18>
  40ea04:	cbz	x20, 40ea44 <ferror@plt+0xaa64>
  40ea08:	ldr	w8, [x20, #24]
  40ea0c:	mov	w2, #0x1                   	// #1
  40ea10:	mov	x0, x20
  40ea14:	mov	x1, x19
  40ea18:	add	w8, w8, #0x1
  40ea1c:	str	w8, [x20, #24]
  40ea20:	str	xzr, [x20, #32]
  40ea24:	bl	40eb24 <ferror@plt+0xab44>
  40ea28:	mov	x0, x20
  40ea2c:	cbnz	x0, 40e9a8 <ferror@plt+0xa9c8>
  40ea30:	b	40e9b0 <ferror@plt+0xa9d0>
  40ea34:	ldp	x20, x19, [sp, #32]
  40ea38:	ldp	x22, x21, [sp, #16]
  40ea3c:	ldp	x29, x30, [sp], #48
  40ea40:	ret
  40ea44:	mov	x0, x19
  40ea48:	bl	432634 <ferror@plt+0x2e654>
  40ea4c:	ldr	x20, [x19, #80]
  40ea50:	cbz	x20, 40eacc <ferror@plt+0xaaec>
  40ea54:	ldr	x1, [x20]
  40ea58:	mov	w0, #0x18                  	// #24
  40ea5c:	bl	41efb0 <ferror@plt+0x1afd0>
  40ea60:	ldr	x20, [x20, #8]
  40ea64:	cbnz	x20, 40ea54 <ferror@plt+0xaa74>
  40ea68:	ldr	x0, [x21]
  40ea6c:	bl	40da20 <ferror@plt+0x9a40>
  40ea70:	ldr	x0, [x19, #72]
  40ea74:	cbz	x0, 40ea7c <ferror@plt+0xaa9c>
  40ea78:	bl	40c7b0 <ferror@plt+0x87d0>
  40ea7c:	mov	x0, x19
  40ea80:	bl	432560 <ferror@plt+0x2e580>
  40ea84:	ldr	x0, [x19, #56]
  40ea88:	mov	w1, #0x1                   	// #1
  40ea8c:	bl	436aa8 <ferror@plt+0x32ac8>
  40ea90:	ldr	x0, [x19, #120]
  40ea94:	bl	414cbc <ferror@plt+0x10cdc>
  40ea98:	ldr	x1, [x19, #96]
  40ea9c:	mov	w0, #0x20                  	// #32
  40eaa0:	mov	w2, #0x10                  	// #16
  40eaa4:	bl	41f640 <ferror@plt+0x1b660>
  40eaa8:	ldr	x0, [x19, #136]
  40eaac:	bl	431794 <ferror@plt+0x2d7b4>
  40eab0:	add	x0, x19, #0x8
  40eab4:	bl	432ae8 <ferror@plt+0x2eb08>
  40eab8:	mov	x0, x19
  40eabc:	ldp	x20, x19, [sp, #32]
  40eac0:	ldp	x22, x21, [sp, #16]
  40eac4:	ldp	x29, x30, [sp], #48
  40eac8:	b	414cbc <ferror@plt+0x10cdc>
  40eacc:	mov	x0, xzr
  40ead0:	bl	40da20 <ferror@plt+0x9a40>
  40ead4:	ldr	x0, [x19, #72]
  40ead8:	cbnz	x0, 40ea78 <ferror@plt+0xaa98>
  40eadc:	b	40ea7c <ferror@plt+0xaa9c>
  40eae0:	adrp	x0, 447000 <ferror@plt+0x43020>
  40eae4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40eae8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40eaec:	add	x0, x0, #0xf7f
  40eaf0:	add	x1, x1, #0x4bc
  40eaf4:	add	x2, x2, #0x668
  40eaf8:	b	40eb14 <ferror@plt+0xab34>
  40eafc:	adrp	x0, 447000 <ferror@plt+0x43020>
  40eb00:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40eb04:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40eb08:	add	x0, x0, #0xf7f
  40eb0c:	add	x1, x1, #0x4bc
  40eb10:	add	x2, x2, #0x491
  40eb14:	ldp	x20, x19, [sp, #32]
  40eb18:	ldp	x22, x21, [sp, #16]
  40eb1c:	ldp	x29, x30, [sp], #48
  40eb20:	b	415dcc <ferror@plt+0x11dec>
  40eb24:	stp	x29, x30, [sp, #-80]!
  40eb28:	stp	x22, x21, [sp, #48]
  40eb2c:	stp	x20, x19, [sp, #64]
  40eb30:	mov	w20, w2
  40eb34:	mov	x19, x1
  40eb38:	mov	x21, x0
  40eb3c:	str	x25, [sp, #16]
  40eb40:	stp	x24, x23, [sp, #32]
  40eb44:	mov	x29, sp
  40eb48:	cbz	w2, 40eb70 <ferror@plt+0xab90>
  40eb4c:	ldr	w8, [x21, #44]
  40eb50:	tbnz	w8, #0, 40eb80 <ferror@plt+0xaba0>
  40eb54:	cbz	w20, 40ed90 <ferror@plt+0xadb0>
  40eb58:	ldp	x20, x19, [sp, #64]
  40eb5c:	ldp	x22, x21, [sp, #48]
  40eb60:	ldp	x24, x23, [sp, #32]
  40eb64:	ldr	x25, [sp, #16]
  40eb68:	ldp	x29, x30, [sp], #80
  40eb6c:	ret
  40eb70:	mov	x0, x19
  40eb74:	bl	432588 <ferror@plt+0x2e5a8>
  40eb78:	ldr	w8, [x21, #44]
  40eb7c:	tbz	w8, #0, 40eb54 <ferror@plt+0xab74>
  40eb80:	ldp	x22, x23, [x21]
  40eb84:	and	w8, w8, #0xfffffffe
  40eb88:	str	w8, [x21, #44]
  40eb8c:	stp	xzr, xzr, [x21]
  40eb90:	cbz	x23, 40ebb4 <ferror@plt+0xabd4>
  40eb94:	mov	x0, x19
  40eb98:	bl	432634 <ferror@plt+0x2e654>
  40eb9c:	ldr	x8, [x23, #8]
  40eba0:	mov	x0, x22
  40eba4:	blr	x8
  40eba8:	mov	x0, x19
  40ebac:	bl	432588 <ferror@plt+0x2e5a8>
  40ebb0:	ldr	w8, [x21, #44]
  40ebb4:	tbnz	w8, #6, 40ed28 <ferror@plt+0xad48>
  40ebb8:	ldr	x22, [x21, #56]
  40ebbc:	cbz	x22, 40ec48 <ferror@plt+0xac68>
  40ebc0:	add	x23, x19, #0x60
  40ebc4:	add	x24, x19, #0x68
  40ebc8:	mov	w25, #0x1                   	// #1
  40ebcc:	b	40ebe4 <ferror@plt+0xac04>
  40ebd0:	ldr	x0, [x19, #136]
  40ebd4:	str	w25, [x19, #152]
  40ebd8:	bl	4316e4 <ferror@plt+0x2d704>
  40ebdc:	ldr	x22, [x22, #8]
  40ebe0:	cbz	x22, 40ec48 <ferror@plt+0xac68>
  40ebe4:	ldr	x8, [x22]
  40ebe8:	ldr	x10, [x23]
  40ebec:	mov	x11, xzr
  40ebf0:	cbz	x10, 40ebd0 <ferror@plt+0xabf0>
  40ebf4:	mov	x9, x11
  40ebf8:	ldr	x11, [x10]
  40ebfc:	mov	x1, x10
  40ec00:	ldr	x10, [x10, #16]
  40ec04:	cmp	x11, x8
  40ec08:	mov	x11, x1
  40ec0c:	b.ne	40ebf0 <ferror@plt+0xac10>  // b.any
  40ec10:	add	x8, x9, #0x10
  40ec14:	cmp	x9, #0x0
  40ec18:	add	x11, x10, #0x8
  40ec1c:	csel	x8, x23, x8, eq  // eq = none
  40ec20:	cmp	x10, #0x0
  40ec24:	str	x10, [x8]
  40ec28:	csel	x8, x24, x11, eq  // eq = none
  40ec2c:	mov	w0, #0x20                  	// #32
  40ec30:	str	x9, [x8]
  40ec34:	bl	41efb0 <ferror@plt+0x1afd0>
  40ec38:	ldr	w8, [x19, #112]
  40ec3c:	sub	w8, w8, #0x1
  40ec40:	str	w8, [x19, #112]
  40ec44:	b	40ebd0 <ferror@plt+0xabf0>
  40ec48:	ldr	x8, [x21, #88]
  40ec4c:	ldr	x22, [x8, #24]
  40ec50:	cbz	x22, 40ed28 <ferror@plt+0xad48>
  40ec54:	add	x23, x19, #0x60
  40ec58:	add	x24, x19, #0x68
  40ec5c:	mov	w25, #0x1                   	// #1
  40ec60:	b	40ec78 <ferror@plt+0xac98>
  40ec64:	ldr	x0, [x19, #136]
  40ec68:	str	w25, [x19, #152]
  40ec6c:	bl	4316e4 <ferror@plt+0x2d704>
  40ec70:	ldr	x22, [x22, #8]
  40ec74:	cbz	x22, 40ed28 <ferror@plt+0xad48>
  40ec78:	ldr	x8, [x22]
  40ec7c:	ldr	x10, [x23]
  40ec80:	mov	x11, xzr
  40ec84:	cbz	x10, 40ec64 <ferror@plt+0xac84>
  40ec88:	mov	x9, x11
  40ec8c:	ldr	x11, [x10]
  40ec90:	mov	x1, x10
  40ec94:	ldr	x10, [x10, #16]
  40ec98:	cmp	x11, x8
  40ec9c:	mov	x11, x1
  40eca0:	b.ne	40ec84 <ferror@plt+0xaca4>  // b.any
  40eca4:	add	x8, x9, #0x10
  40eca8:	cmp	x9, #0x0
  40ecac:	add	x11, x10, #0x8
  40ecb0:	csel	x8, x23, x8, eq  // eq = none
  40ecb4:	cmp	x10, #0x0
  40ecb8:	str	x10, [x8]
  40ecbc:	csel	x8, x24, x11, eq  // eq = none
  40ecc0:	mov	w0, #0x20                  	// #32
  40ecc4:	str	x9, [x8]
  40ecc8:	bl	41efb0 <ferror@plt+0x1afd0>
  40eccc:	ldr	w8, [x19, #112]
  40ecd0:	sub	w8, w8, #0x1
  40ecd4:	str	w8, [x19, #112]
  40ecd8:	b	40ec64 <ferror@plt+0xac84>
  40ecdc:	ldr	x22, [x9]
  40ece0:	ldr	x8, [x22, #88]
  40ece4:	mov	x1, x22
  40ece8:	ldr	x23, [x8, #8]
  40ecec:	ldr	x8, [x23, #88]
  40ecf0:	ldr	x0, [x8]
  40ecf4:	bl	42019c <ferror@plt+0x1c1bc>
  40ecf8:	ldr	x8, [x23, #88]
  40ecfc:	mov	w2, #0x1                   	// #1
  40ed00:	mov	x1, x19
  40ed04:	str	x0, [x8]
  40ed08:	ldr	x8, [x22, #88]
  40ed0c:	mov	x0, x22
  40ed10:	str	xzr, [x8, #8]
  40ed14:	bl	40eb24 <ferror@plt+0xab44>
  40ed18:	mov	w2, #0x1                   	// #1
  40ed1c:	mov	x0, x22
  40ed20:	mov	x1, x19
  40ed24:	bl	410bf8 <ferror@plt+0xcc18>
  40ed28:	ldr	x8, [x21, #88]
  40ed2c:	ldr	x9, [x8]
  40ed30:	cbnz	x9, 40ecdc <ferror@plt+0xacfc>
  40ed34:	ldr	x22, [x8, #8]
  40ed38:	cbz	x22, 40ed7c <ferror@plt+0xad9c>
  40ed3c:	ldr	x8, [x22, #88]
  40ed40:	mov	x1, x21
  40ed44:	ldr	x0, [x8]
  40ed48:	bl	42019c <ferror@plt+0x1c1bc>
  40ed4c:	ldr	x8, [x22, #88]
  40ed50:	mov	w2, #0x1                   	// #1
  40ed54:	mov	x1, x19
  40ed58:	str	x0, [x8]
  40ed5c:	ldr	x8, [x21, #88]
  40ed60:	mov	x0, x21
  40ed64:	str	xzr, [x8, #8]
  40ed68:	bl	40eb24 <ferror@plt+0xab44>
  40ed6c:	mov	w2, #0x1                   	// #1
  40ed70:	mov	x0, x21
  40ed74:	mov	x1, x19
  40ed78:	bl	410bf8 <ferror@plt+0xcc18>
  40ed7c:	mov	w2, #0x1                   	// #1
  40ed80:	mov	x0, x21
  40ed84:	mov	x1, x19
  40ed88:	bl	410bf8 <ferror@plt+0xcc18>
  40ed8c:	cbnz	w20, 40eb58 <ferror@plt+0xab78>
  40ed90:	mov	x0, x19
  40ed94:	ldp	x20, x19, [sp, #64]
  40ed98:	ldp	x22, x21, [sp, #48]
  40ed9c:	ldp	x24, x23, [sp, #32]
  40eda0:	ldr	x25, [sp, #16]
  40eda4:	ldp	x29, x30, [sp], #80
  40eda8:	b	432634 <ferror@plt+0x2e654>
  40edac:	stp	x29, x30, [sp, #-32]!
  40edb0:	str	x19, [sp, #16]
  40edb4:	mov	x29, sp
  40edb8:	mov	w19, w0
  40edbc:	bl	40edd0 <ferror@plt+0xadf0>
  40edc0:	str	w19, [x0, #68]
  40edc4:	ldr	x19, [sp, #16]
  40edc8:	ldp	x29, x30, [sp], #32
  40edcc:	ret
  40edd0:	stp	x29, x30, [sp, #-32]!
  40edd4:	stp	x20, x19, [sp, #16]
  40edd8:	dmb	ish
  40eddc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40ede0:	ldr	x8, [x8, #2568]
  40ede4:	mov	x29, sp
  40ede8:	cbnz	x8, 40ee0c <ferror@plt+0xae2c>
  40edec:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40edf0:	add	x0, x0, #0xa08
  40edf4:	bl	429208 <ferror@plt+0x25228>
  40edf8:	cbz	w0, 40ee0c <ferror@plt+0xae2c>
  40edfc:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40ee00:	add	x0, x0, #0xa08
  40ee04:	mov	w1, #0x1                   	// #1
  40ee08:	bl	4292a4 <ferror@plt+0x252c4>
  40ee0c:	mov	w0, #0xb8                  	// #184
  40ee10:	bl	414c04 <ferror@plt+0x10c24>
  40ee14:	mov	x19, x0
  40ee18:	bl	4324cc <ferror@plt+0x2e4ec>
  40ee1c:	add	x0, x19, #0x8
  40ee20:	bl	432a50 <ferror@plt+0x2ea70>
  40ee24:	adrp	x9, 41b000 <ferror@plt+0x17020>
  40ee28:	mov	w8, #0x1                   	// #1
  40ee2c:	add	x9, x9, #0x104
  40ee30:	str	xzr, [x19, #24]
  40ee34:	str	xzr, [x19, #40]
  40ee38:	str	xzr, [x19, #80]
  40ee3c:	str	xzr, [x19, #120]
  40ee40:	str	w8, [x19, #48]
  40ee44:	str	w8, [x19, #68]
  40ee48:	str	x9, [x19, #160]
  40ee4c:	str	wzr, [x19, #128]
  40ee50:	bl	436740 <ferror@plt+0x32760>
  40ee54:	str	x0, [x19, #56]
  40ee58:	str	wzr, [x19, #176]
  40ee5c:	bl	43158c <ferror@plt+0x2d5ac>
  40ee60:	add	x20, x19, #0x90
  40ee64:	mov	x1, x20
  40ee68:	str	x0, [x19, #136]
  40ee6c:	bl	431694 <ferror@plt+0x2d6b4>
  40ee70:	mov	w0, #0x20                  	// #32
  40ee74:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40ee78:	strh	wzr, [x19, #150]
  40ee7c:	str	x20, [x0]
  40ee80:	str	wzr, [x0, #24]
  40ee84:	mov	x8, x19
  40ee88:	ldr	x9, [x8, #104]!
  40ee8c:	cbz	x9, 40eeb8 <ferror@plt+0xaed8>
  40ee90:	ldr	w10, [x9, #24]
  40ee94:	cmp	w10, #0x1
  40ee98:	b.lt	40eec8 <ferror@plt+0xaee8>  // b.tstop
  40ee9c:	mov	x10, x9
  40eea0:	ldr	x9, [x9, #8]
  40eea4:	cbz	x9, 40eebc <ferror@plt+0xaedc>
  40eea8:	ldr	w11, [x9, #24]
  40eeac:	cmp	w11, #0x1
  40eeb0:	b.ge	40ee9c <ferror@plt+0xaebc>  // b.tcont
  40eeb4:	b	40eecc <ferror@plt+0xaeec>
  40eeb8:	mov	x10, xzr
  40eebc:	mov	x9, xzr
  40eec0:	add	x11, x19, #0x60
  40eec4:	b	40eed0 <ferror@plt+0xaef0>
  40eec8:	mov	x10, xzr
  40eecc:	add	x11, x9, #0x10
  40eed0:	str	x0, [x11]
  40eed4:	stp	x9, x10, [x0, #8]
  40eed8:	add	x9, x10, #0x8
  40eedc:	cmp	x10, #0x0
  40eee0:	csel	x8, x8, x9, eq  // eq = none
  40eee4:	str	x0, [x8]
  40eee8:	ldr	w8, [x19, #112]
  40eeec:	ldr	x0, [x19, #136]
  40eef0:	mov	w9, #0x1                   	// #1
  40eef4:	str	w9, [x19, #152]
  40eef8:	add	w8, w8, #0x1
  40eefc:	str	w8, [x19, #112]
  40ef00:	bl	4316e4 <ferror@plt+0x2d704>
  40ef04:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40ef08:	add	x20, x20, #0x9f8
  40ef0c:	mov	x0, x20
  40ef10:	bl	432588 <ferror@plt+0x2e5a8>
  40ef14:	ldr	x0, [x20, #8]
  40ef18:	mov	x1, x19
  40ef1c:	bl	41ff70 <ferror@plt+0x1bf90>
  40ef20:	str	x0, [x20, #8]
  40ef24:	mov	x0, x20
  40ef28:	bl	432634 <ferror@plt+0x2e654>
  40ef2c:	mov	x0, x19
  40ef30:	ldp	x20, x19, [sp, #16]
  40ef34:	ldp	x29, x30, [sp], #32
  40ef38:	ret
  40ef3c:	stp	x29, x30, [sp, #-32]!
  40ef40:	str	x19, [sp, #16]
  40ef44:	adrp	x19, 491000 <ferror@plt+0x8d020>
  40ef48:	add	x19, x19, #0xa10
  40ef4c:	mov	x0, x19
  40ef50:	mov	x29, sp
  40ef54:	bl	432588 <ferror@plt+0x2e5a8>
  40ef58:	ldr	x8, [x19, #8]
  40ef5c:	cbnz	x8, 40ef6c <ferror@plt+0xaf8c>
  40ef60:	bl	40edd0 <ferror@plt+0xadf0>
  40ef64:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40ef68:	str	x0, [x8, #2584]
  40ef6c:	mov	x0, x19
  40ef70:	bl	432634 <ferror@plt+0x2e654>
  40ef74:	ldr	x0, [x19, #8]
  40ef78:	ldr	x19, [sp, #16]
  40ef7c:	ldp	x29, x30, [sp], #32
  40ef80:	ret
  40ef84:	stp	x29, x30, [sp, #-48]!
  40ef88:	str	x21, [sp, #16]
  40ef8c:	stp	x20, x19, [sp, #32]
  40ef90:	mov	x29, sp
  40ef94:	mov	x19, x0
  40ef98:	bl	40f094 <ferror@plt+0xb0b4>
  40ef9c:	cbz	w0, 40f04c <ferror@plt+0xb06c>
  40efa0:	adrp	x21, 491000 <ferror@plt+0x8d020>
  40efa4:	add	x21, x21, #0xa10
  40efa8:	mov	x0, x21
  40efac:	bl	432588 <ferror@plt+0x2e5a8>
  40efb0:	ldr	x8, [x21, #8]
  40efb4:	cbnz	x8, 40efc4 <ferror@plt+0xafe4>
  40efb8:	bl	40edd0 <ferror@plt+0xadf0>
  40efbc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40efc0:	str	x0, [x8, #2584]
  40efc4:	mov	x0, x21
  40efc8:	bl	432634 <ferror@plt+0x2e654>
  40efcc:	mov	x20, xzr
  40efd0:	cbz	x19, 40f008 <ferror@plt+0xb028>
  40efd4:	ldr	x8, [x21, #8]
  40efd8:	cmp	x8, x19
  40efdc:	b.eq	40f008 <ferror@plt+0xb028>  // b.none
  40efe0:	dmb	ish
  40efe4:	mov	x8, x19
  40efe8:	ldr	w9, [x8, #48]!
  40efec:	cmp	w9, #0x1
  40eff0:	b.lt	40f074 <ferror@plt+0xb094>  // b.tstop
  40eff4:	ldaxr	w9, [x8]
  40eff8:	add	w9, w9, #0x1
  40effc:	stlxr	w10, w9, [x8]
  40f000:	cbnz	w10, 40eff4 <ferror@plt+0xb014>
  40f004:	mov	x20, x19
  40f008:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40f00c:	add	x0, x0, #0x6d0
  40f010:	bl	432e00 <ferror@plt+0x2ee20>
  40f014:	mov	x19, x0
  40f018:	cbnz	x0, 40f034 <ferror@plt+0xb054>
  40f01c:	bl	41b4cc <ferror@plt+0x174ec>
  40f020:	mov	x19, x0
  40f024:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40f028:	add	x0, x0, #0x6d0
  40f02c:	mov	x1, x19
  40f030:	bl	432ecc <ferror@plt+0x2eeec>
  40f034:	mov	x0, x19
  40f038:	mov	x1, x20
  40f03c:	ldp	x20, x19, [sp, #32]
  40f040:	ldr	x21, [sp, #16]
  40f044:	ldp	x29, x30, [sp], #48
  40f048:	b	41ba14 <ferror@plt+0x17a34>
  40f04c:	ldp	x20, x19, [sp, #32]
  40f050:	ldr	x21, [sp, #16]
  40f054:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f058:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f05c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f060:	add	x0, x0, #0xf7f
  40f064:	add	x1, x1, #0x4e6
  40f068:	add	x2, x2, #0x51e
  40f06c:	ldp	x29, x30, [sp], #48
  40f070:	b	415dcc <ferror@plt+0x11dec>
  40f074:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f078:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f07c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f080:	add	x0, x0, #0xf7f
  40f084:	add	x1, x1, #0x460
  40f088:	add	x2, x2, #0x491
  40f08c:	bl	415dcc <ferror@plt+0x11dec>
  40f090:	b	40f004 <ferror@plt+0xb024>
  40f094:	stp	x29, x30, [sp, #-32]!
  40f098:	stp	x20, x19, [sp, #16]
  40f09c:	mov	x29, sp
  40f0a0:	mov	x19, x0
  40f0a4:	bl	429794 <ferror@plt+0x257b4>
  40f0a8:	mov	x20, x0
  40f0ac:	cbz	x19, 40f0d0 <ferror@plt+0xb0f0>
  40f0b0:	mov	x0, x19
  40f0b4:	bl	432588 <ferror@plt+0x2e5a8>
  40f0b8:	ldr	x8, [x19, #24]
  40f0bc:	cbz	x8, 40f110 <ferror@plt+0xb130>
  40f0c0:	cmp	x8, x20
  40f0c4:	b.eq	40f11c <ferror@plt+0xb13c>  // b.none
  40f0c8:	mov	w20, wzr
  40f0cc:	b	40f12c <ferror@plt+0xb14c>
  40f0d0:	adrp	x19, 491000 <ferror@plt+0x8d020>
  40f0d4:	add	x19, x19, #0xa10
  40f0d8:	mov	x0, x19
  40f0dc:	bl	432588 <ferror@plt+0x2e5a8>
  40f0e0:	ldr	x8, [x19, #8]
  40f0e4:	cbnz	x8, 40f0f4 <ferror@plt+0xb114>
  40f0e8:	bl	40edd0 <ferror@plt+0xadf0>
  40f0ec:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40f0f0:	str	x0, [x8, #2584]
  40f0f4:	mov	x0, x19
  40f0f8:	bl	432634 <ferror@plt+0x2e654>
  40f0fc:	ldr	x19, [x19, #8]
  40f100:	mov	x0, x19
  40f104:	bl	432588 <ferror@plt+0x2e5a8>
  40f108:	ldr	x8, [x19, #24]
  40f10c:	cbnz	x8, 40f0c0 <ferror@plt+0xb0e0>
  40f110:	ldr	w8, [x19, #32]
  40f114:	str	x20, [x19, #24]
  40f118:	cbnz	w8, 40f144 <ferror@plt+0xb164>
  40f11c:	ldr	w8, [x19, #32]
  40f120:	mov	w20, #0x1                   	// #1
  40f124:	add	w8, w8, #0x1
  40f128:	str	w8, [x19, #32]
  40f12c:	mov	x0, x19
  40f130:	bl	432634 <ferror@plt+0x2e654>
  40f134:	mov	w0, w20
  40f138:	ldp	x20, x19, [sp, #16]
  40f13c:	ldp	x29, x30, [sp], #32
  40f140:	ret
  40f144:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f148:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f14c:	adrp	x3, 442000 <ferror@plt+0x3e020>
  40f150:	adrp	x4, 442000 <ferror@plt+0x3e020>
  40f154:	add	x0, x0, #0xf7f
  40f158:	add	x1, x1, #0xda8
  40f15c:	add	x3, x3, #0xe2f
  40f160:	add	x4, x4, #0xe46
  40f164:	mov	w2, #0xc3c                 	// #3132
  40f168:	bl	427628 <ferror@plt+0x23648>
  40f16c:	stp	x29, x30, [sp, #-32]!
  40f170:	stp	x20, x19, [sp, #16]
  40f174:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40f178:	add	x20, x20, #0xa10
  40f17c:	mov	x19, x0
  40f180:	mov	x0, x20
  40f184:	mov	x29, sp
  40f188:	bl	432588 <ferror@plt+0x2e5a8>
  40f18c:	ldr	x8, [x20, #8]
  40f190:	cbnz	x8, 40f1a0 <ferror@plt+0xb1c0>
  40f194:	bl	40edd0 <ferror@plt+0xadf0>
  40f198:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40f19c:	str	x0, [x8, #2584]
  40f1a0:	mov	x0, x20
  40f1a4:	bl	432634 <ferror@plt+0x2e654>
  40f1a8:	ldr	x8, [x20, #8]
  40f1ac:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40f1b0:	add	x0, x0, #0x6d0
  40f1b4:	cmp	x8, x19
  40f1b8:	csel	x19, xzr, x19, eq  // eq = none
  40f1bc:	bl	432e00 <ferror@plt+0x2ee20>
  40f1c0:	cbz	x0, 40f204 <ferror@plt+0xb224>
  40f1c4:	mov	x20, x0
  40f1c8:	bl	41c570 <ferror@plt+0x18590>
  40f1cc:	cmp	x0, x19
  40f1d0:	b.ne	40f220 <ferror@plt+0xb240>  // b.any
  40f1d4:	mov	x0, x20
  40f1d8:	bl	41bf98 <ferror@plt+0x17fb8>
  40f1dc:	mov	x0, x19
  40f1e0:	bl	40f244 <ferror@plt+0xb264>
  40f1e4:	cbz	x19, 40f1f8 <ferror@plt+0xb218>
  40f1e8:	mov	x0, x19
  40f1ec:	ldp	x20, x19, [sp, #16]
  40f1f0:	ldp	x29, x30, [sp], #32
  40f1f4:	b	40e928 <ferror@plt+0xa948>
  40f1f8:	ldp	x20, x19, [sp, #16]
  40f1fc:	ldp	x29, x30, [sp], #32
  40f200:	ret
  40f204:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f208:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f20c:	adrp	x2, 446000 <ferror@plt+0x42020>
  40f210:	add	x0, x0, #0xf7f
  40f214:	add	x1, x1, #0x52f
  40f218:	add	x2, x2, #0x47e
  40f21c:	b	40f238 <ferror@plt+0xb258>
  40f220:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f224:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f228:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f22c:	add	x0, x0, #0xf7f
  40f230:	add	x1, x1, #0x52f
  40f234:	add	x2, x2, #0x566
  40f238:	ldp	x20, x19, [sp, #16]
  40f23c:	ldp	x29, x30, [sp], #32
  40f240:	b	415dcc <ferror@plt+0x11dec>
  40f244:	stp	x29, x30, [sp, #-48]!
  40f248:	stp	x20, x19, [sp, #32]
  40f24c:	mov	x19, x0
  40f250:	str	x21, [sp, #16]
  40f254:	mov	x29, sp
  40f258:	cbnz	x0, 40f28c <ferror@plt+0xb2ac>
  40f25c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  40f260:	add	x19, x19, #0xa10
  40f264:	mov	x0, x19
  40f268:	bl	432588 <ferror@plt+0x2e5a8>
  40f26c:	ldr	x8, [x19, #8]
  40f270:	cbnz	x8, 40f280 <ferror@plt+0xb2a0>
  40f274:	bl	40edd0 <ferror@plt+0xadf0>
  40f278:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40f27c:	str	x0, [x8, #2584]
  40f280:	mov	x0, x19
  40f284:	bl	432634 <ferror@plt+0x2e654>
  40f288:	ldr	x19, [x19, #8]
  40f28c:	mov	x0, x19
  40f290:	bl	432588 <ferror@plt+0x2e5a8>
  40f294:	ldr	w8, [x19, #32]
  40f298:	subs	w8, w8, #0x1
  40f29c:	str	w8, [x19, #32]
  40f2a0:	b.eq	40f2b8 <ferror@plt+0xb2d8>  // b.none
  40f2a4:	mov	x0, x19
  40f2a8:	ldp	x20, x19, [sp, #32]
  40f2ac:	ldr	x21, [sp, #16]
  40f2b0:	ldp	x29, x30, [sp], #48
  40f2b4:	b	432634 <ferror@plt+0x2e654>
  40f2b8:	ldr	x0, [x19, #40]
  40f2bc:	str	xzr, [x19, #24]
  40f2c0:	cbz	x0, 40f2a4 <ferror@plt+0xb2c4>
  40f2c4:	ldr	x20, [x0]
  40f2c8:	mov	x1, x0
  40f2cc:	ldr	x21, [x20, #8]
  40f2d0:	bl	4202cc <ferror@plt+0x1c2ec>
  40f2d4:	cmp	x21, x19
  40f2d8:	str	x0, [x19, #40]
  40f2dc:	b.eq	40f2fc <ferror@plt+0xb31c>  // b.none
  40f2e0:	ldr	x0, [x20, #8]
  40f2e4:	bl	432588 <ferror@plt+0x2e5a8>
  40f2e8:	ldr	x0, [x20]
  40f2ec:	bl	432be8 <ferror@plt+0x2ec08>
  40f2f0:	ldr	x0, [x20, #8]
  40f2f4:	bl	432634 <ferror@plt+0x2e654>
  40f2f8:	b	40f2a4 <ferror@plt+0xb2c4>
  40f2fc:	ldr	x0, [x20]
  40f300:	bl	432be8 <ferror@plt+0x2ec08>
  40f304:	b	40f2a4 <ferror@plt+0xb2c4>
  40f308:	stp	x29, x30, [sp, #-16]!
  40f30c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40f310:	add	x0, x0, #0x6d0
  40f314:	mov	x29, sp
  40f318:	bl	432e00 <ferror@plt+0x2ee20>
  40f31c:	cbz	x0, 40f328 <ferror@plt+0xb348>
  40f320:	ldp	x29, x30, [sp], #16
  40f324:	b	41c570 <ferror@plt+0x18590>
  40f328:	ldp	x29, x30, [sp], #16
  40f32c:	ret
  40f330:	stp	x29, x30, [sp, #-32]!
  40f334:	adrp	x0, 491000 <ferror@plt+0x8d020>
  40f338:	add	x0, x0, #0x6d0
  40f33c:	str	x19, [sp, #16]
  40f340:	mov	x29, sp
  40f344:	bl	432e00 <ferror@plt+0x2ee20>
  40f348:	cbz	x0, 40f354 <ferror@plt+0xb374>
  40f34c:	bl	41c570 <ferror@plt+0x18590>
  40f350:	cbnz	x0, 40f388 <ferror@plt+0xb3a8>
  40f354:	adrp	x19, 491000 <ferror@plt+0x8d020>
  40f358:	add	x19, x19, #0xa10
  40f35c:	mov	x0, x19
  40f360:	bl	432588 <ferror@plt+0x2e5a8>
  40f364:	ldr	x8, [x19, #8]
  40f368:	cbnz	x8, 40f378 <ferror@plt+0xb398>
  40f36c:	bl	40edd0 <ferror@plt+0xadf0>
  40f370:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40f374:	str	x0, [x8, #2584]
  40f378:	mov	x0, x19
  40f37c:	bl	432634 <ferror@plt+0x2e654>
  40f380:	ldr	x0, [x19, #8]
  40f384:	cbz	x0, 40f3c4 <ferror@plt+0xb3e4>
  40f388:	dmb	ish
  40f38c:	mov	x8, x0
  40f390:	ldr	w9, [x8, #48]!
  40f394:	cmp	w9, #0x1
  40f398:	b.lt	40f3b8 <ferror@plt+0xb3d8>  // b.tstop
  40f39c:	ldaxr	w9, [x8]
  40f3a0:	add	w9, w9, #0x1
  40f3a4:	stlxr	w10, w9, [x8]
  40f3a8:	cbnz	w10, 40f39c <ferror@plt+0xb3bc>
  40f3ac:	ldr	x19, [sp, #16]
  40f3b0:	ldp	x29, x30, [sp], #32
  40f3b4:	ret
  40f3b8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f3bc:	add	x2, x2, #0x491
  40f3c0:	b	40f3cc <ferror@plt+0xb3ec>
  40f3c4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f3c8:	add	x2, x2, #0x668
  40f3cc:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f3d0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f3d4:	add	x0, x0, #0xf7f
  40f3d8:	add	x1, x1, #0x460
  40f3dc:	bl	415dcc <ferror@plt+0x11dec>
  40f3e0:	mov	x0, xzr
  40f3e4:	ldr	x19, [sp, #16]
  40f3e8:	ldp	x29, x30, [sp], #32
  40f3ec:	ret
  40f3f0:	stp	x29, x30, [sp, #-32]!
  40f3f4:	stp	x20, x19, [sp, #16]
  40f3f8:	mov	x29, sp
  40f3fc:	cbz	x0, 40f454 <ferror@plt+0xb474>
  40f400:	cmp	w1, #0x5f
  40f404:	b.ls	40f470 <ferror@plt+0xb490>  // b.plast
  40f408:	mov	x20, x0
  40f40c:	mov	w0, w1
  40f410:	bl	414c04 <ferror@plt+0x10c24>
  40f414:	mov	x19, x0
  40f418:	mov	w0, #0x20                  	// #32
  40f41c:	bl	41ef2c <ferror@plt+0x1af4c>
  40f420:	adrp	x8, 442000 <ferror@plt+0x3e020>
  40f424:	ldr	d0, [x8, #1112]
  40f428:	mov	w8, #0x1                   	// #1
  40f42c:	mov	x9, #0xffffffffffffffff    	// #-1
  40f430:	str	x0, [x19, #88]
  40f434:	str	x20, [x19, #16]
  40f438:	str	w8, [x19, #24]
  40f43c:	str	d0, [x19, #40]
  40f440:	str	x9, [x0, #16]
  40f444:	mov	x0, x19
  40f448:	ldp	x20, x19, [sp, #16]
  40f44c:	ldp	x29, x30, [sp], #32
  40f450:	ret
  40f454:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f458:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f45c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f460:	add	x0, x0, #0xf7f
  40f464:	add	x1, x1, #0x58b
  40f468:	add	x2, x2, #0x5b8
  40f46c:	b	40f488 <ferror@plt+0xb4a8>
  40f470:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f474:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f478:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f47c:	add	x0, x0, #0xf7f
  40f480:	add	x1, x1, #0x58b
  40f484:	add	x2, x2, #0x5cd
  40f488:	bl	415dcc <ferror@plt+0x11dec>
  40f48c:	mov	x19, xzr
  40f490:	mov	x0, x19
  40f494:	ldp	x20, x19, [sp, #16]
  40f498:	ldp	x29, x30, [sp], #32
  40f49c:	ret
  40f4a0:	stp	x29, x30, [sp, #-32]!
  40f4a4:	stp	x20, x19, [sp, #16]
  40f4a8:	ldr	x8, [x0, #32]
  40f4ac:	mov	x29, sp
  40f4b0:	cbnz	x8, 40f52c <ferror@plt+0xb54c>
  40f4b4:	ldrb	w8, [x0, #44]
  40f4b8:	mov	x19, x0
  40f4bc:	tbz	w8, #0, 40f548 <ferror@plt+0xb568>
  40f4c0:	mov	x20, x1
  40f4c4:	cbnz	x1, 40f4f8 <ferror@plt+0xb518>
  40f4c8:	adrp	x20, 491000 <ferror@plt+0x8d020>
  40f4cc:	add	x20, x20, #0xa10
  40f4d0:	mov	x0, x20
  40f4d4:	bl	432588 <ferror@plt+0x2e5a8>
  40f4d8:	ldr	x8, [x20, #8]
  40f4dc:	cbnz	x8, 40f4ec <ferror@plt+0xb50c>
  40f4e0:	bl	40edd0 <ferror@plt+0xadf0>
  40f4e4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  40f4e8:	str	x0, [x8, #2584]
  40f4ec:	mov	x0, x20
  40f4f0:	bl	432634 <ferror@plt+0x2e654>
  40f4f4:	ldr	x20, [x20, #8]
  40f4f8:	mov	x0, x20
  40f4fc:	bl	432588 <ferror@plt+0x2e5a8>
  40f500:	mov	w2, #0x1                   	// #1
  40f504:	mov	x0, x19
  40f508:	mov	x1, x20
  40f50c:	bl	40f574 <ferror@plt+0xb594>
  40f510:	mov	w19, w0
  40f514:	mov	x0, x20
  40f518:	bl	432634 <ferror@plt+0x2e654>
  40f51c:	mov	w0, w19
  40f520:	ldp	x20, x19, [sp, #16]
  40f524:	ldp	x29, x30, [sp], #32
  40f528:	ret
  40f52c:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f530:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f534:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f538:	add	x0, x0, #0xf7f
  40f53c:	add	x1, x1, #0x5ed
  40f540:	add	x2, x2, #0x7b5
  40f544:	b	40f560 <ferror@plt+0xb580>
  40f548:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f54c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f550:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f554:	add	x0, x0, #0xf7f
  40f558:	add	x1, x1, #0x5ed
  40f55c:	add	x2, x2, #0x6c1
  40f560:	bl	415dcc <ferror@plt+0x11dec>
  40f564:	mov	w0, wzr
  40f568:	ldp	x20, x19, [sp, #16]
  40f56c:	ldp	x29, x30, [sp], #32
  40f570:	ret
  40f574:	stp	x29, x30, [sp, #-96]!
  40f578:	stp	x26, x25, [sp, #32]
  40f57c:	stp	x24, x23, [sp, #48]
  40f580:	stp	x22, x21, [sp, #64]
  40f584:	stp	x20, x19, [sp, #80]
  40f588:	str	x1, [x0, #32]
  40f58c:	ldr	w22, [x1, #68]
  40f590:	ldr	x8, [x1, #72]
  40f594:	mov	x20, x1
  40f598:	mov	x19, x0
  40f59c:	cmn	w22, #0x1
  40f5a0:	mov	w21, w2
  40f5a4:	str	x27, [sp, #16]
  40f5a8:	mov	x29, sp
  40f5ac:	b.eq	40f5c0 <ferror@plt+0xb5e0>  // b.none
  40f5b0:	cbnz	x8, 40f5c4 <ferror@plt+0xb5e4>
  40f5b4:	add	w8, w22, #0x1
  40f5b8:	str	w8, [x20, #68]
  40f5bc:	b	40f5f0 <ferror@plt+0xb610>
  40f5c0:	cbz	x8, 40f7dc <ferror@plt+0xb7fc>
  40f5c4:	bl	41d3c0 <ferror@plt+0x193e0>
  40f5c8:	cbz	w0, 40f5c4 <ferror@plt+0xb5e4>
  40f5cc:	mov	w22, w0
  40f5d0:	ldr	x0, [x20, #72]
  40f5d4:	mov	w23, w22
  40f5d8:	mov	x1, x23
  40f5dc:	bl	40ce34 <ferror@plt+0x8e54>
  40f5e0:	cbnz	w0, 40f5c4 <ferror@plt+0xb5e4>
  40f5e4:	ldr	x0, [x20, #72]
  40f5e8:	mov	x1, x23
  40f5ec:	bl	40ce28 <ferror@plt+0x8e48>
  40f5f0:	ldr	w8, [x19, #24]
  40f5f4:	mov	x0, x19
  40f5f8:	mov	x1, x20
  40f5fc:	str	w22, [x19, #48]
  40f600:	add	w8, w8, #0x1
  40f604:	str	w8, [x19, #24]
  40f608:	bl	414650 <ferror@plt+0x10670>
  40f60c:	ldrb	w8, [x19, #44]
  40f610:	tbnz	w8, #6, 40f778 <ferror@plt+0xb798>
  40f614:	ldr	x22, [x19, #56]
  40f618:	cbz	x22, 40f6c4 <ferror@plt+0xb6e4>
  40f61c:	add	x23, x20, #0x68
  40f620:	add	x24, x20, #0x60
  40f624:	mov	w25, #0x1                   	// #1
  40f628:	b	40f66c <ferror@plt+0xb68c>
  40f62c:	mov	x9, xzr
  40f630:	mov	x10, x24
  40f634:	str	x0, [x10]
  40f638:	stp	x8, x9, [x0, #8]
  40f63c:	add	x8, x9, #0x8
  40f640:	cmp	x9, #0x0
  40f644:	csel	x8, x23, x8, eq  // eq = none
  40f648:	str	x0, [x8]
  40f64c:	ldr	w8, [x20, #112]
  40f650:	ldr	x0, [x20, #136]
  40f654:	str	w25, [x20, #152]
  40f658:	add	w8, w8, #0x1
  40f65c:	str	w8, [x20, #112]
  40f660:	bl	4316e4 <ferror@plt+0x2d704>
  40f664:	ldr	x22, [x22, #8]
  40f668:	cbz	x22, 40f6c4 <ferror@plt+0xb6e4>
  40f66c:	ldr	w26, [x19, #40]
  40f670:	ldr	x27, [x22]
  40f674:	mov	w0, #0x20                  	// #32
  40f678:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40f67c:	strh	wzr, [x27, #6]
  40f680:	str	x27, [x0]
  40f684:	str	w26, [x0, #24]
  40f688:	ldr	x8, [x23]
  40f68c:	cbz	x8, 40f62c <ferror@plt+0xb64c>
  40f690:	ldr	w9, [x8, #24]
  40f694:	cmp	w9, w26
  40f698:	b.le	40f6b8 <ferror@plt+0xb6d8>
  40f69c:	mov	x9, x8
  40f6a0:	ldr	x8, [x8, #8]
  40f6a4:	cbz	x8, 40f630 <ferror@plt+0xb650>
  40f6a8:	ldr	w10, [x8, #24]
  40f6ac:	cmp	w10, w26
  40f6b0:	b.gt	40f69c <ferror@plt+0xb6bc>
  40f6b4:	b	40f6bc <ferror@plt+0xb6dc>
  40f6b8:	mov	x9, xzr
  40f6bc:	add	x10, x8, #0x10
  40f6c0:	b	40f634 <ferror@plt+0xb654>
  40f6c4:	ldr	x8, [x19, #88]
  40f6c8:	ldr	x22, [x8, #24]
  40f6cc:	cbz	x22, 40f778 <ferror@plt+0xb798>
  40f6d0:	add	x23, x20, #0x68
  40f6d4:	add	x24, x20, #0x60
  40f6d8:	mov	w25, #0x1                   	// #1
  40f6dc:	b	40f720 <ferror@plt+0xb740>
  40f6e0:	mov	x9, xzr
  40f6e4:	mov	x10, x24
  40f6e8:	str	x0, [x10]
  40f6ec:	stp	x8, x9, [x0, #8]
  40f6f0:	add	x8, x9, #0x8
  40f6f4:	cmp	x9, #0x0
  40f6f8:	csel	x8, x23, x8, eq  // eq = none
  40f6fc:	str	x0, [x8]
  40f700:	ldr	w8, [x20, #112]
  40f704:	ldr	x0, [x20, #136]
  40f708:	str	w25, [x20, #152]
  40f70c:	add	w8, w8, #0x1
  40f710:	str	w8, [x20, #112]
  40f714:	bl	4316e4 <ferror@plt+0x2d704>
  40f718:	ldr	x22, [x22, #8]
  40f71c:	cbz	x22, 40f778 <ferror@plt+0xb798>
  40f720:	ldr	w26, [x19, #40]
  40f724:	ldr	x27, [x22]
  40f728:	mov	w0, #0x20                  	// #32
  40f72c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40f730:	strh	wzr, [x27, #6]
  40f734:	str	x27, [x0]
  40f738:	str	w26, [x0, #24]
  40f73c:	ldr	x8, [x23]
  40f740:	cbz	x8, 40f6e0 <ferror@plt+0xb700>
  40f744:	ldr	w9, [x8, #24]
  40f748:	cmp	w9, w26
  40f74c:	b.le	40f76c <ferror@plt+0xb78c>
  40f750:	mov	x9, x8
  40f754:	ldr	x8, [x8, #8]
  40f758:	cbz	x8, 40f6e4 <ferror@plt+0xb704>
  40f75c:	ldr	w10, [x8, #24]
  40f760:	cmp	w10, w26
  40f764:	b.gt	40f750 <ferror@plt+0xb770>
  40f768:	b	40f770 <ferror@plt+0xb790>
  40f76c:	mov	x9, xzr
  40f770:	add	x10, x8, #0x10
  40f774:	b	40f6e8 <ferror@plt+0xb708>
  40f778:	ldr	x8, [x19, #88]
  40f77c:	ldr	x22, [x8]
  40f780:	cbz	x22, 40f79c <ferror@plt+0xb7bc>
  40f784:	ldr	x0, [x22]
  40f788:	mov	x1, x20
  40f78c:	mov	w2, wzr
  40f790:	bl	40f574 <ferror@plt+0xb594>
  40f794:	ldr	x22, [x22, #8]
  40f798:	cbnz	x22, 40f784 <ferror@plt+0xb7a4>
  40f79c:	cbz	w21, 40f7bc <ferror@plt+0xb7dc>
  40f7a0:	ldr	x21, [x20, #24]
  40f7a4:	cbz	x21, 40f7bc <ferror@plt+0xb7dc>
  40f7a8:	bl	429794 <ferror@plt+0x257b4>
  40f7ac:	cmp	x21, x0
  40f7b0:	b.eq	40f7bc <ferror@plt+0xb7dc>  // b.none
  40f7b4:	ldr	x0, [x20, #136]
  40f7b8:	bl	4316e4 <ferror@plt+0x2d704>
  40f7bc:	ldr	w0, [x19, #48]
  40f7c0:	ldp	x20, x19, [sp, #80]
  40f7c4:	ldp	x22, x21, [sp, #64]
  40f7c8:	ldp	x24, x23, [sp, #48]
  40f7cc:	ldp	x26, x25, [sp, #32]
  40f7d0:	ldr	x27, [sp, #16]
  40f7d4:	ldp	x29, x30, [sp], #96
  40f7d8:	ret
  40f7dc:	mov	x0, xzr
  40f7e0:	mov	x1, xzr
  40f7e4:	bl	40bffc <ferror@plt+0x801c>
  40f7e8:	mov	x24, xzr
  40f7ec:	mov	x23, xzr
  40f7f0:	add	x22, x20, #0x50
  40f7f4:	str	x0, [x20, #72]
  40f7f8:	b	40f808 <ferror@plt+0xb828>
  40f7fc:	ldr	x0, [x20, #72]
  40f800:	ldr	w1, [x24, #48]
  40f804:	bl	40ce28 <ferror@plt+0x8e48>
  40f808:	cbz	x24, 40f814 <ferror@plt+0xb834>
  40f80c:	ldr	x24, [x24, #72]
  40f810:	cbnz	x24, 40f7fc <ferror@plt+0xb81c>
  40f814:	add	x8, x23, #0x8
  40f818:	cmp	x23, #0x0
  40f81c:	csel	x8, x22, x8, eq  // eq = none
  40f820:	ldr	x23, [x8]
  40f824:	cbz	x23, 40f834 <ferror@plt+0xb854>
  40f828:	ldr	x8, [x23]
  40f82c:	ldr	x24, [x8]
  40f830:	cbnz	x24, 40f7fc <ferror@plt+0xb81c>
  40f834:	mov	w22, #0xffffffff            	// #-1
  40f838:	b	40f5f0 <ferror@plt+0xb610>
  40f83c:	cbz	x0, 40f860 <ferror@plt+0xb880>
  40f840:	ldr	x1, [x0, #32]
  40f844:	cbz	x1, 40f850 <ferror@plt+0xb870>
  40f848:	mov	w2, wzr
  40f84c:	b	40eb24 <ferror@plt+0xab44>
  40f850:	ldr	w8, [x0, #44]
  40f854:	and	w8, w8, #0xfffffffe
  40f858:	str	w8, [x0, #44]
  40f85c:	ret
  40f860:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f864:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f868:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f86c:	add	x0, x0, #0xf7f
  40f870:	add	x1, x1, #0x61e
  40f874:	add	x2, x2, #0x77f
  40f878:	b	415dcc <ferror@plt+0x11dec>
  40f87c:	stp	x29, x30, [sp, #-32]!
  40f880:	stp	x20, x19, [sp, #16]
  40f884:	mov	x29, sp
  40f888:	cbz	x0, 40f8b8 <ferror@plt+0xb8d8>
  40f88c:	mov	x19, x0
  40f890:	ldr	x0, [x0, #32]
  40f894:	cbz	x0, 40f8d4 <ferror@plt+0xb8f4>
  40f898:	bl	432588 <ferror@plt+0x2e5a8>
  40f89c:	ldr	x0, [x19, #32]
  40f8a0:	ldr	w20, [x19, #48]
  40f8a4:	bl	432634 <ferror@plt+0x2e654>
  40f8a8:	mov	w0, w20
  40f8ac:	ldp	x20, x19, [sp, #16]
  40f8b0:	ldp	x29, x30, [sp], #32
  40f8b4:	ret
  40f8b8:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f8bc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f8c0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f8c4:	add	x0, x0, #0xf7f
  40f8c8:	add	x1, x1, #0x63f
  40f8cc:	add	x2, x2, #0x77f
  40f8d0:	b	40f8ec <ferror@plt+0xb90c>
  40f8d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f8d8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f8dc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f8e0:	add	x0, x0, #0xf7f
  40f8e4:	add	x1, x1, #0x63f
  40f8e8:	add	x2, x2, #0x660
  40f8ec:	bl	415dcc <ferror@plt+0x11dec>
  40f8f0:	mov	w20, wzr
  40f8f4:	mov	w0, w20
  40f8f8:	ldp	x20, x19, [sp, #16]
  40f8fc:	ldp	x29, x30, [sp], #32
  40f900:	ret
  40f904:	stp	x29, x30, [sp, #-32]!
  40f908:	str	x19, [sp, #16]
  40f90c:	ldr	x19, [x0, #32]
  40f910:	mov	x29, sp
  40f914:	cbz	x19, 40f928 <ferror@plt+0xb948>
  40f918:	mov	x0, x19
  40f91c:	ldr	x19, [sp, #16]
  40f920:	ldp	x29, x30, [sp], #32
  40f924:	ret
  40f928:	ldrb	w8, [x0, #44]
  40f92c:	tbnz	w8, #0, 40f918 <ferror@plt+0xb938>
  40f930:	adrp	x0, 447000 <ferror@plt+0x43020>
  40f934:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40f938:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40f93c:	add	x0, x0, #0xf7f
  40f940:	add	x1, x1, #0x678
  40f944:	add	x2, x2, #0x6a6
  40f948:	bl	415dcc <ferror@plt+0x11dec>
  40f94c:	mov	x0, x19
  40f950:	ldr	x19, [sp, #16]
  40f954:	ldp	x29, x30, [sp], #32
  40f958:	ret
  40f95c:	stp	x29, x30, [sp, #-48]!
  40f960:	str	x21, [sp, #16]
  40f964:	stp	x20, x19, [sp, #32]
  40f968:	mov	x29, sp
  40f96c:	cbz	x0, 40fa78 <ferror@plt+0xba98>
  40f970:	mov	x20, x1
  40f974:	cbz	x1, 40fa94 <ferror@plt+0xbab4>
  40f978:	ldrb	w8, [x0, #44]
  40f97c:	mov	x21, x0
  40f980:	tbz	w8, #0, 40fab0 <ferror@plt+0xbad0>
  40f984:	ldr	x19, [x21, #32]
  40f988:	cbz	x19, 40f9f8 <ferror@plt+0xba18>
  40f98c:	mov	x0, x19
  40f990:	bl	432588 <ferror@plt+0x2e5a8>
  40f994:	ldr	x0, [x21, #56]
  40f998:	mov	x1, x20
  40f99c:	bl	41ffec <ferror@plt+0x1c00c>
  40f9a0:	ldrb	w8, [x21, #44]
  40f9a4:	str	x0, [x21, #56]
  40f9a8:	tbnz	w8, #6, 40fa64 <ferror@plt+0xba84>
  40f9ac:	ldr	w21, [x21, #40]
  40f9b0:	mov	w0, #0x20                  	// #32
  40f9b4:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40f9b8:	strh	wzr, [x20, #6]
  40f9bc:	str	x20, [x0]
  40f9c0:	str	w21, [x0, #24]
  40f9c4:	mov	x8, x19
  40f9c8:	ldr	x9, [x8, #104]!
  40f9cc:	cbz	x9, 40fa18 <ferror@plt+0xba38>
  40f9d0:	ldr	w10, [x9, #24]
  40f9d4:	cmp	w10, w21
  40f9d8:	b.le	40fa28 <ferror@plt+0xba48>
  40f9dc:	mov	x10, x9
  40f9e0:	ldr	x9, [x9, #8]
  40f9e4:	cbz	x9, 40fa1c <ferror@plt+0xba3c>
  40f9e8:	ldr	w11, [x9, #24]
  40f9ec:	cmp	w11, w21
  40f9f0:	b.gt	40f9dc <ferror@plt+0xb9fc>
  40f9f4:	b	40fa2c <ferror@plt+0xba4c>
  40f9f8:	ldr	x0, [x21, #56]
  40f9fc:	mov	x1, x20
  40fa00:	bl	41ffec <ferror@plt+0x1c00c>
  40fa04:	str	x0, [x21, #56]
  40fa08:	ldp	x20, x19, [sp, #32]
  40fa0c:	ldr	x21, [sp, #16]
  40fa10:	ldp	x29, x30, [sp], #48
  40fa14:	ret
  40fa18:	mov	x10, xzr
  40fa1c:	mov	x9, xzr
  40fa20:	add	x11, x19, #0x60
  40fa24:	b	40fa30 <ferror@plt+0xba50>
  40fa28:	mov	x10, xzr
  40fa2c:	add	x11, x9, #0x10
  40fa30:	str	x0, [x11]
  40fa34:	stp	x9, x10, [x0, #8]
  40fa38:	add	x9, x10, #0x8
  40fa3c:	cmp	x10, #0x0
  40fa40:	csel	x8, x8, x9, eq  // eq = none
  40fa44:	str	x0, [x8]
  40fa48:	ldr	w8, [x19, #112]
  40fa4c:	ldr	x0, [x19, #136]
  40fa50:	mov	w9, #0x1                   	// #1
  40fa54:	str	w9, [x19, #152]
  40fa58:	add	w8, w8, #0x1
  40fa5c:	str	w8, [x19, #112]
  40fa60:	bl	4316e4 <ferror@plt+0x2d704>
  40fa64:	mov	x0, x19
  40fa68:	ldp	x20, x19, [sp, #32]
  40fa6c:	ldr	x21, [sp, #16]
  40fa70:	ldp	x29, x30, [sp], #48
  40fa74:	b	432634 <ferror@plt+0x2e654>
  40fa78:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fa7c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fa80:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fa84:	add	x0, x0, #0xf7f
  40fa88:	add	x1, x1, #0x6dc
  40fa8c:	add	x2, x2, #0x77f
  40fa90:	b	40fac8 <ferror@plt+0xbae8>
  40fa94:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fa98:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fa9c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40faa0:	add	x0, x0, #0xf7f
  40faa4:	add	x1, x1, #0x6dc
  40faa8:	add	x2, x2, #0x709
  40faac:	b	40fac8 <ferror@plt+0xbae8>
  40fab0:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fab4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fab8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fabc:	add	x0, x0, #0xf7f
  40fac0:	add	x1, x1, #0x6dc
  40fac4:	add	x2, x2, #0x6c1
  40fac8:	ldp	x20, x19, [sp, #32]
  40facc:	ldr	x21, [sp, #16]
  40fad0:	ldp	x29, x30, [sp], #48
  40fad4:	b	415dcc <ferror@plt+0x11dec>
  40fad8:	stp	x29, x30, [sp, #-48]!
  40fadc:	str	x21, [sp, #16]
  40fae0:	stp	x20, x19, [sp, #32]
  40fae4:	mov	x29, sp
  40fae8:	cbz	x0, 40fbd0 <ferror@plt+0xbbf0>
  40faec:	mov	x20, x1
  40faf0:	cbz	x1, 40fbec <ferror@plt+0xbc0c>
  40faf4:	ldrb	w8, [x0, #44]
  40faf8:	mov	x21, x0
  40fafc:	tbz	w8, #0, 40fc08 <ferror@plt+0xbc28>
  40fb00:	ldr	x19, [x21, #32]
  40fb04:	cbz	x19, 40fbb0 <ferror@plt+0xbbd0>
  40fb08:	mov	x0, x19
  40fb0c:	bl	432588 <ferror@plt+0x2e5a8>
  40fb10:	ldr	x0, [x21, #56]
  40fb14:	mov	x1, x20
  40fb18:	bl	42019c <ferror@plt+0x1c1bc>
  40fb1c:	ldrb	w8, [x21, #44]
  40fb20:	str	x0, [x21, #56]
  40fb24:	tbnz	w8, #6, 40fb9c <ferror@plt+0xbbbc>
  40fb28:	mov	x8, x19
  40fb2c:	ldr	x10, [x8, #96]!
  40fb30:	mov	x11, xzr
  40fb34:	cbz	x10, 40fb8c <ferror@plt+0xbbac>
  40fb38:	mov	x9, x11
  40fb3c:	ldr	x11, [x10]
  40fb40:	mov	x1, x10
  40fb44:	ldr	x10, [x10, #16]
  40fb48:	cmp	x11, x20
  40fb4c:	mov	x11, x1
  40fb50:	b.ne	40fb34 <ferror@plt+0xbb54>  // b.any
  40fb54:	add	x11, x9, #0x10
  40fb58:	cmp	x9, #0x0
  40fb5c:	add	x12, x19, #0x68
  40fb60:	add	x13, x10, #0x8
  40fb64:	csel	x8, x8, x11, eq  // eq = none
  40fb68:	cmp	x10, #0x0
  40fb6c:	str	x10, [x8]
  40fb70:	csel	x8, x12, x13, eq  // eq = none
  40fb74:	mov	w0, #0x20                  	// #32
  40fb78:	str	x9, [x8]
  40fb7c:	bl	41efb0 <ferror@plt+0x1afd0>
  40fb80:	ldr	w8, [x19, #112]
  40fb84:	sub	w8, w8, #0x1
  40fb88:	str	w8, [x19, #112]
  40fb8c:	ldr	x0, [x19, #136]
  40fb90:	mov	w8, #0x1                   	// #1
  40fb94:	str	w8, [x19, #152]
  40fb98:	bl	4316e4 <ferror@plt+0x2d704>
  40fb9c:	mov	x0, x19
  40fba0:	ldp	x20, x19, [sp, #32]
  40fba4:	ldr	x21, [sp, #16]
  40fba8:	ldp	x29, x30, [sp], #48
  40fbac:	b	432634 <ferror@plt+0x2e654>
  40fbb0:	ldr	x0, [x21, #56]
  40fbb4:	mov	x1, x20
  40fbb8:	bl	42019c <ferror@plt+0x1c1bc>
  40fbbc:	str	x0, [x21, #56]
  40fbc0:	ldp	x20, x19, [sp, #32]
  40fbc4:	ldr	x21, [sp, #16]
  40fbc8:	ldp	x29, x30, [sp], #48
  40fbcc:	ret
  40fbd0:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fbd4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fbd8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fbdc:	add	x0, x0, #0xf7f
  40fbe0:	add	x1, x1, #0x714
  40fbe4:	add	x2, x2, #0x77f
  40fbe8:	b	40fc20 <ferror@plt+0xbc40>
  40fbec:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fbf0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fbf4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fbf8:	add	x0, x0, #0xf7f
  40fbfc:	add	x1, x1, #0x714
  40fc00:	add	x2, x2, #0x709
  40fc04:	b	40fc20 <ferror@plt+0xbc40>
  40fc08:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fc0c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fc10:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fc14:	add	x0, x0, #0xf7f
  40fc18:	add	x1, x1, #0x714
  40fc1c:	add	x2, x2, #0x6c1
  40fc20:	ldp	x20, x19, [sp, #32]
  40fc24:	ldr	x21, [sp, #16]
  40fc28:	ldp	x29, x30, [sp], #48
  40fc2c:	b	415dcc <ferror@plt+0x11dec>
  40fc30:	stp	x29, x30, [sp, #-64]!
  40fc34:	str	x23, [sp, #16]
  40fc38:	stp	x22, x21, [sp, #32]
  40fc3c:	stp	x20, x19, [sp, #48]
  40fc40:	mov	x29, sp
  40fc44:	cbz	x0, 40fd48 <ferror@plt+0xbd68>
  40fc48:	mov	x19, x1
  40fc4c:	cbz	x1, 40fd64 <ferror@plt+0xbd84>
  40fc50:	ldrb	w8, [x0, #44]
  40fc54:	mov	x20, x0
  40fc58:	tbz	w8, #0, 40fd80 <ferror@plt+0xbda0>
  40fc5c:	ldrb	w8, [x19, #44]
  40fc60:	tbz	w8, #0, 40fd9c <ferror@plt+0xbdbc>
  40fc64:	ldr	x8, [x19, #32]
  40fc68:	cbnz	x8, 40fdb8 <ferror@plt+0xbdd8>
  40fc6c:	ldr	x8, [x19, #88]
  40fc70:	ldr	x8, [x8, #8]
  40fc74:	cbnz	x8, 40fdd4 <ferror@plt+0xbdf4>
  40fc78:	ldr	x21, [x20, #32]
  40fc7c:	cbz	x21, 40fcb8 <ferror@plt+0xbcd8>
  40fc80:	mov	x0, x21
  40fc84:	bl	432588 <ferror@plt+0x2e5a8>
  40fc88:	ldr	x8, [x20, #88]
  40fc8c:	ldr	x23, [x19, #32]
  40fc90:	ldr	x22, [x8]
  40fc94:	cbz	x23, 40fcc0 <ferror@plt+0xbce0>
  40fc98:	mov	x0, x23
  40fc9c:	bl	432588 <ferror@plt+0x2e5a8>
  40fca0:	ldr	w8, [x19, #24]
  40fca4:	mov	x0, x23
  40fca8:	add	w8, w8, #0x1
  40fcac:	str	w8, [x19, #24]
  40fcb0:	bl	432634 <ferror@plt+0x2e654>
  40fcb4:	b	40fccc <ferror@plt+0xbcec>
  40fcb8:	ldr	x8, [x20, #88]
  40fcbc:	ldr	x22, [x8]
  40fcc0:	ldr	w8, [x19, #24]
  40fcc4:	add	w8, w8, #0x1
  40fcc8:	str	w8, [x19, #24]
  40fccc:	mov	x0, x22
  40fcd0:	mov	x1, x19
  40fcd4:	bl	41ffec <ferror@plt+0x1c00c>
  40fcd8:	ldr	x8, [x20, #88]
  40fcdc:	mov	x1, xzr
  40fce0:	str	x0, [x8]
  40fce4:	ldr	x8, [x19, #88]
  40fce8:	mov	x0, x19
  40fcec:	str	x20, [x8, #8]
  40fcf0:	ldr	w2, [x20, #40]
  40fcf4:	bl	40fe90 <ferror@plt+0xbeb0>
  40fcf8:	ldrb	w8, [x20, #44]
  40fcfc:	tbz	w8, #6, 40fd08 <ferror@plt+0xbd28>
  40fd00:	mov	x0, x19
  40fd04:	bl	41019c <ferror@plt+0xc1bc>
  40fd08:	cbz	x21, 40fd34 <ferror@plt+0xbd54>
  40fd0c:	mov	w2, #0x1                   	// #1
  40fd10:	mov	x0, x19
  40fd14:	mov	x1, x21
  40fd18:	bl	40f574 <ferror@plt+0xb594>
  40fd1c:	mov	x0, x21
  40fd20:	ldp	x20, x19, [sp, #48]
  40fd24:	ldp	x22, x21, [sp, #32]
  40fd28:	ldr	x23, [sp, #16]
  40fd2c:	ldp	x29, x30, [sp], #64
  40fd30:	b	432634 <ferror@plt+0x2e654>
  40fd34:	ldp	x20, x19, [sp, #48]
  40fd38:	ldp	x22, x21, [sp, #32]
  40fd3c:	ldr	x23, [sp, #16]
  40fd40:	ldp	x29, x30, [sp], #64
  40fd44:	ret
  40fd48:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fd4c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fd50:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fd54:	add	x0, x0, #0xf7f
  40fd58:	add	x1, x1, #0x744
  40fd5c:	add	x2, x2, #0x77f
  40fd60:	b	40fdec <ferror@plt+0xbe0c>
  40fd64:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fd68:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fd6c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fd70:	add	x0, x0, #0xf7f
  40fd74:	add	x1, x1, #0x744
  40fd78:	add	x2, x2, #0x779
  40fd7c:	b	40fdec <ferror@plt+0xbe0c>
  40fd80:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fd84:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fd88:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fd8c:	add	x0, x0, #0xf7f
  40fd90:	add	x1, x1, #0x744
  40fd94:	add	x2, x2, #0x6c1
  40fd98:	b	40fdec <ferror@plt+0xbe0c>
  40fd9c:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fda0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fda4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fda8:	add	x0, x0, #0xf7f
  40fdac:	add	x1, x1, #0x744
  40fdb0:	add	x2, x2, #0x78e
  40fdb4:	b	40fdec <ferror@plt+0xbe0c>
  40fdb8:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fdbc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fdc0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fdc4:	add	x0, x0, #0xf7f
  40fdc8:	add	x1, x1, #0x744
  40fdcc:	add	x2, x2, #0x7af
  40fdd0:	b	40fdec <ferror@plt+0xbe0c>
  40fdd4:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fdd8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fddc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fde0:	add	x0, x0, #0xf7f
  40fde4:	add	x1, x1, #0x744
  40fde8:	add	x2, x2, #0x7cd
  40fdec:	ldp	x20, x19, [sp, #48]
  40fdf0:	ldp	x22, x21, [sp, #32]
  40fdf4:	ldr	x23, [sp, #16]
  40fdf8:	ldp	x29, x30, [sp], #64
  40fdfc:	b	415dcc <ferror@plt+0x11dec>
  40fe00:	stp	x29, x30, [sp, #-32]!
  40fe04:	stp	x20, x19, [sp, #16]
  40fe08:	mov	x19, x0
  40fe0c:	mov	x29, sp
  40fe10:	cbz	x0, 40fe64 <ferror@plt+0xbe84>
  40fe14:	ldr	x20, [x19, #32]
  40fe18:	cbz	x20, 40fe48 <ferror@plt+0xbe68>
  40fe1c:	mov	x0, x20
  40fe20:	bl	432588 <ferror@plt+0x2e5a8>
  40fe24:	ldr	w8, [x19, #24]
  40fe28:	mov	x0, x20
  40fe2c:	add	w8, w8, #0x1
  40fe30:	str	w8, [x19, #24]
  40fe34:	bl	432634 <ferror@plt+0x2e654>
  40fe38:	mov	x0, x19
  40fe3c:	ldp	x20, x19, [sp, #16]
  40fe40:	ldp	x29, x30, [sp], #32
  40fe44:	ret
  40fe48:	ldr	w8, [x19, #24]
  40fe4c:	add	w8, w8, #0x1
  40fe50:	str	w8, [x19, #24]
  40fe54:	mov	x0, x19
  40fe58:	ldp	x20, x19, [sp, #16]
  40fe5c:	ldp	x29, x30, [sp], #32
  40fe60:	ret
  40fe64:	adrp	x0, 447000 <ferror@plt+0x43020>
  40fe68:	adrp	x1, 442000 <ferror@plt+0x3e020>
  40fe6c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40fe70:	add	x0, x0, #0xf7f
  40fe74:	add	x1, x1, #0xb11
  40fe78:	add	x2, x2, #0x77f
  40fe7c:	bl	415dcc <ferror@plt+0x11dec>
  40fe80:	mov	x0, x19
  40fe84:	ldp	x20, x19, [sp, #16]
  40fe88:	ldp	x29, x30, [sp], #32
  40fe8c:	ret
  40fe90:	stp	x29, x30, [sp, #-80]!
  40fe94:	stp	x26, x25, [sp, #16]
  40fe98:	stp	x24, x23, [sp, #32]
  40fe9c:	stp	x22, x21, [sp, #48]
  40fea0:	stp	x20, x19, [sp, #64]
  40fea4:	ldr	x8, [x0, #88]
  40fea8:	mov	w19, w2
  40feac:	mov	x21, x0
  40feb0:	mov	x20, x1
  40feb4:	ldr	x8, [x8, #8]
  40feb8:	mov	x29, sp
  40febc:	cbz	x8, 40fecc <ferror@plt+0xbeec>
  40fec0:	ldr	w8, [x8, #40]
  40fec4:	cmp	w8, w19
  40fec8:	b.ne	41016c <ferror@plt+0xc18c>  // b.any
  40fecc:	cbz	x20, 41000c <ferror@plt+0xc02c>
  40fed0:	ldr	x1, [x21, #32]
  40fed4:	mov	x0, x21
  40fed8:	bl	4147fc <ferror@plt+0x1081c>
  40fedc:	ldr	x1, [x21, #32]
  40fee0:	mov	x0, x21
  40fee4:	str	w19, [x21, #40]
  40fee8:	bl	414650 <ferror@plt+0x10670>
  40feec:	ldrb	w8, [x21, #44]
  40fef0:	tbnz	w8, #6, 410130 <ferror@plt+0xc150>
  40fef4:	ldr	x22, [x21, #56]
  40fef8:	cbz	x22, 410014 <ferror@plt+0xc034>
  40fefc:	add	x23, x20, #0x60
  40ff00:	add	x24, x20, #0x68
  40ff04:	mov	w25, #0x1                   	// #1
  40ff08:	b	40ff4c <ferror@plt+0xbf6c>
  40ff0c:	mov	x9, xzr
  40ff10:	mov	x10, x23
  40ff14:	str	x0, [x10]
  40ff18:	stp	x8, x9, [x0, #8]
  40ff1c:	add	x8, x9, #0x8
  40ff20:	cmp	x9, #0x0
  40ff24:	csel	x8, x24, x8, eq  // eq = none
  40ff28:	str	x0, [x8]
  40ff2c:	ldr	w8, [x20, #112]
  40ff30:	ldr	x0, [x20, #136]
  40ff34:	str	w25, [x20, #152]
  40ff38:	add	w8, w8, #0x1
  40ff3c:	str	w8, [x20, #112]
  40ff40:	bl	4316e4 <ferror@plt+0x2d704>
  40ff44:	ldr	x22, [x22, #8]
  40ff48:	cbz	x22, 410014 <ferror@plt+0xc034>
  40ff4c:	ldr	x8, [x22]
  40ff50:	ldr	x10, [x23]
  40ff54:	mov	x11, xzr
  40ff58:	cbz	x10, 40ffac <ferror@plt+0xbfcc>
  40ff5c:	mov	x9, x11
  40ff60:	ldr	x11, [x10]
  40ff64:	mov	x1, x10
  40ff68:	ldr	x10, [x10, #16]
  40ff6c:	cmp	x11, x8
  40ff70:	mov	x11, x1
  40ff74:	b.ne	40ff58 <ferror@plt+0xbf78>  // b.any
  40ff78:	add	x8, x9, #0x10
  40ff7c:	cmp	x9, #0x0
  40ff80:	add	x11, x10, #0x8
  40ff84:	csel	x8, x23, x8, eq  // eq = none
  40ff88:	cmp	x10, #0x0
  40ff8c:	str	x10, [x8]
  40ff90:	csel	x8, x24, x11, eq  // eq = none
  40ff94:	mov	w0, #0x20                  	// #32
  40ff98:	str	x9, [x8]
  40ff9c:	bl	41efb0 <ferror@plt+0x1afd0>
  40ffa0:	ldr	w8, [x20, #112]
  40ffa4:	sub	w8, w8, #0x1
  40ffa8:	str	w8, [x20, #112]
  40ffac:	ldr	x0, [x20, #136]
  40ffb0:	str	w25, [x20, #152]
  40ffb4:	bl	4316e4 <ferror@plt+0x2d704>
  40ffb8:	ldr	x26, [x22]
  40ffbc:	mov	w0, #0x20                  	// #32
  40ffc0:	bl	41e5d4 <ferror@plt+0x1a5f4>
  40ffc4:	strh	wzr, [x26, #6]
  40ffc8:	str	x26, [x0]
  40ffcc:	str	w19, [x0, #24]
  40ffd0:	ldr	x8, [x20, #104]
  40ffd4:	cbz	x8, 40ff0c <ferror@plt+0xbf2c>
  40ffd8:	ldr	w9, [x8, #24]
  40ffdc:	cmp	w9, w19
  40ffe0:	b.le	410000 <ferror@plt+0xc020>
  40ffe4:	mov	x9, x8
  40ffe8:	ldr	x8, [x8, #8]
  40ffec:	cbz	x8, 40ff10 <ferror@plt+0xbf30>
  40fff0:	ldr	w10, [x8, #24]
  40fff4:	cmp	w10, w19
  40fff8:	b.gt	40ffe4 <ferror@plt+0xc004>
  40fffc:	b	410004 <ferror@plt+0xc024>
  410000:	mov	x9, xzr
  410004:	add	x10, x8, #0x10
  410008:	b	40ff14 <ferror@plt+0xbf34>
  41000c:	str	w19, [x21, #40]
  410010:	b	410130 <ferror@plt+0xc150>
  410014:	ldr	x8, [x21, #88]
  410018:	ldr	x22, [x8, #24]
  41001c:	cbz	x22, 410130 <ferror@plt+0xc150>
  410020:	add	x23, x20, #0x60
  410024:	add	x24, x20, #0x68
  410028:	mov	w25, #0x1                   	// #1
  41002c:	b	410070 <ferror@plt+0xc090>
  410030:	mov	x9, xzr
  410034:	mov	x10, x23
  410038:	str	x0, [x10]
  41003c:	stp	x8, x9, [x0, #8]
  410040:	add	x8, x9, #0x8
  410044:	cmp	x9, #0x0
  410048:	csel	x8, x24, x8, eq  // eq = none
  41004c:	str	x0, [x8]
  410050:	ldr	w8, [x20, #112]
  410054:	ldr	x0, [x20, #136]
  410058:	str	w25, [x20, #152]
  41005c:	add	w8, w8, #0x1
  410060:	str	w8, [x20, #112]
  410064:	bl	4316e4 <ferror@plt+0x2d704>
  410068:	ldr	x22, [x22, #8]
  41006c:	cbz	x22, 410130 <ferror@plt+0xc150>
  410070:	ldr	x8, [x22]
  410074:	ldr	x10, [x23]
  410078:	mov	x11, xzr
  41007c:	cbz	x10, 4100d0 <ferror@plt+0xc0f0>
  410080:	mov	x9, x11
  410084:	ldr	x11, [x10]
  410088:	mov	x1, x10
  41008c:	ldr	x10, [x10, #16]
  410090:	cmp	x11, x8
  410094:	mov	x11, x1
  410098:	b.ne	41007c <ferror@plt+0xc09c>  // b.any
  41009c:	add	x8, x9, #0x10
  4100a0:	cmp	x9, #0x0
  4100a4:	add	x11, x10, #0x8
  4100a8:	csel	x8, x23, x8, eq  // eq = none
  4100ac:	cmp	x10, #0x0
  4100b0:	str	x10, [x8]
  4100b4:	csel	x8, x24, x11, eq  // eq = none
  4100b8:	mov	w0, #0x20                  	// #32
  4100bc:	str	x9, [x8]
  4100c0:	bl	41efb0 <ferror@plt+0x1afd0>
  4100c4:	ldr	w8, [x20, #112]
  4100c8:	sub	w8, w8, #0x1
  4100cc:	str	w8, [x20, #112]
  4100d0:	ldr	x0, [x20, #136]
  4100d4:	str	w25, [x20, #152]
  4100d8:	bl	4316e4 <ferror@plt+0x2d704>
  4100dc:	ldr	x26, [x22]
  4100e0:	mov	w0, #0x20                  	// #32
  4100e4:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4100e8:	strh	wzr, [x26, #6]
  4100ec:	str	x26, [x0]
  4100f0:	str	w19, [x0, #24]
  4100f4:	ldr	x8, [x20, #104]
  4100f8:	cbz	x8, 410030 <ferror@plt+0xc050>
  4100fc:	ldr	w9, [x8, #24]
  410100:	cmp	w9, w19
  410104:	b.le	410124 <ferror@plt+0xc144>
  410108:	mov	x9, x8
  41010c:	ldr	x8, [x8, #8]
  410110:	cbz	x8, 410034 <ferror@plt+0xc054>
  410114:	ldr	w10, [x8, #24]
  410118:	cmp	w10, w19
  41011c:	b.gt	410108 <ferror@plt+0xc128>
  410120:	b	410128 <ferror@plt+0xc148>
  410124:	mov	x9, xzr
  410128:	add	x10, x8, #0x10
  41012c:	b	410038 <ferror@plt+0xc058>
  410130:	ldr	x8, [x21, #88]
  410134:	ldr	x21, [x8]
  410138:	cbz	x21, 410154 <ferror@plt+0xc174>
  41013c:	ldr	x0, [x21]
  410140:	mov	x1, x20
  410144:	mov	w2, w19
  410148:	bl	40fe90 <ferror@plt+0xbeb0>
  41014c:	ldr	x21, [x21, #8]
  410150:	cbnz	x21, 41013c <ferror@plt+0xc15c>
  410154:	ldp	x20, x19, [sp, #64]
  410158:	ldp	x22, x21, [sp, #48]
  41015c:	ldp	x24, x23, [sp, #32]
  410160:	ldp	x26, x25, [sp, #16]
  410164:	ldp	x29, x30, [sp], #80
  410168:	ret
  41016c:	ldp	x20, x19, [sp, #64]
  410170:	ldp	x22, x21, [sp, #48]
  410174:	ldp	x24, x23, [sp, #32]
  410178:	ldp	x26, x25, [sp, #16]
  41017c:	adrp	x0, 447000 <ferror@plt+0x43020>
  410180:	adrp	x1, 443000 <ferror@plt+0x3f020>
  410184:	adrp	x2, 443000 <ferror@plt+0x3f020>
  410188:	add	x0, x0, #0xf7f
  41018c:	add	x1, x1, #0x43d
  410190:	add	x2, x2, #0x482
  410194:	ldp	x29, x30, [sp], #80
  410198:	b	415dcc <ferror@plt+0x11dec>
  41019c:	stp	x29, x30, [sp, #-48]!
  4101a0:	stp	x22, x21, [sp, #16]
  4101a4:	stp	x20, x19, [sp, #32]
  4101a8:	ldr	w8, [x0, #44]
  4101ac:	mov	x29, sp
  4101b0:	tbnz	w8, #6, 410320 <ferror@plt+0xc340>
  4101b4:	ldr	x21, [x0, #32]
  4101b8:	mov	x19, x0
  4101bc:	orr	w8, w8, #0x40
  4101c0:	str	w8, [x0, #44]
  4101c4:	cbz	x21, 4102f0 <ferror@plt+0xc310>
  4101c8:	ldr	x20, [x19, #56]
  4101cc:	cbz	x20, 410258 <ferror@plt+0xc278>
  4101d0:	mov	w22, #0x1                   	// #1
  4101d4:	mov	x8, x21
  4101d8:	ldr	x9, [x20]
  4101dc:	ldr	x11, [x8, #96]!
  4101e0:	mov	x12, xzr
  4101e4:	cbz	x11, 41023c <ferror@plt+0xc25c>
  4101e8:	mov	x10, x12
  4101ec:	ldr	x12, [x11]
  4101f0:	mov	x1, x11
  4101f4:	ldr	x11, [x11, #16]
  4101f8:	cmp	x12, x9
  4101fc:	mov	x12, x1
  410200:	b.ne	4101e4 <ferror@plt+0xc204>  // b.any
  410204:	add	x9, x10, #0x10
  410208:	cmp	x10, #0x0
  41020c:	add	x12, x21, #0x68
  410210:	add	x13, x11, #0x8
  410214:	csel	x8, x8, x9, eq  // eq = none
  410218:	cmp	x11, #0x0
  41021c:	str	x11, [x8]
  410220:	csel	x8, x12, x13, eq  // eq = none
  410224:	mov	w0, #0x20                  	// #32
  410228:	str	x10, [x8]
  41022c:	bl	41efb0 <ferror@plt+0x1afd0>
  410230:	ldr	w8, [x21, #112]
  410234:	sub	w8, w8, #0x1
  410238:	str	w8, [x21, #112]
  41023c:	ldr	x0, [x21, #136]
  410240:	str	w22, [x21, #152]
  410244:	bl	4316e4 <ferror@plt+0x2d704>
  410248:	ldr	x20, [x20, #8]
  41024c:	cbz	x20, 410258 <ferror@plt+0xc278>
  410250:	ldr	x21, [x19, #32]
  410254:	b	4101d4 <ferror@plt+0xc1f4>
  410258:	ldr	x8, [x19, #88]
  41025c:	ldr	x20, [x8, #24]
  410260:	cbz	x20, 4102f0 <ferror@plt+0xc310>
  410264:	mov	w21, #0x1                   	// #1
  410268:	b	410280 <ferror@plt+0xc2a0>
  41026c:	ldr	x0, [x22, #136]
  410270:	str	w21, [x22, #152]
  410274:	bl	4316e4 <ferror@plt+0x2d704>
  410278:	ldr	x20, [x20, #8]
  41027c:	cbz	x20, 4102f0 <ferror@plt+0xc310>
  410280:	ldr	x22, [x19, #32]
  410284:	ldr	x9, [x20]
  410288:	mov	x12, xzr
  41028c:	mov	x8, x22
  410290:	ldr	x11, [x8, #96]!
  410294:	cbz	x11, 41026c <ferror@plt+0xc28c>
  410298:	mov	x10, x12
  41029c:	ldr	x12, [x11]
  4102a0:	mov	x1, x11
  4102a4:	ldr	x11, [x11, #16]
  4102a8:	cmp	x12, x9
  4102ac:	mov	x12, x1
  4102b0:	b.ne	410294 <ferror@plt+0xc2b4>  // b.any
  4102b4:	add	x9, x10, #0x10
  4102b8:	cmp	x10, #0x0
  4102bc:	add	x12, x22, #0x68
  4102c0:	add	x13, x11, #0x8
  4102c4:	csel	x8, x8, x9, eq  // eq = none
  4102c8:	cmp	x11, #0x0
  4102cc:	str	x11, [x8]
  4102d0:	csel	x8, x12, x13, eq  // eq = none
  4102d4:	mov	w0, #0x20                  	// #32
  4102d8:	str	x10, [x8]
  4102dc:	bl	41efb0 <ferror@plt+0x1afd0>
  4102e0:	ldr	w8, [x22, #112]
  4102e4:	sub	w8, w8, #0x1
  4102e8:	str	w8, [x22, #112]
  4102ec:	b	41026c <ferror@plt+0xc28c>
  4102f0:	ldr	x8, [x19, #88]
  4102f4:	cbz	x8, 410310 <ferror@plt+0xc330>
  4102f8:	ldr	x19, [x8]
  4102fc:	cbz	x19, 410310 <ferror@plt+0xc330>
  410300:	ldr	x0, [x19]
  410304:	bl	41019c <ferror@plt+0xc1bc>
  410308:	ldr	x19, [x19, #8]
  41030c:	cbnz	x19, 410300 <ferror@plt+0xc320>
  410310:	ldp	x20, x19, [sp, #32]
  410314:	ldp	x22, x21, [sp, #16]
  410318:	ldp	x29, x30, [sp], #48
  41031c:	ret
  410320:	ldp	x20, x19, [sp, #32]
  410324:	ldp	x22, x21, [sp, #16]
  410328:	adrp	x0, 447000 <ferror@plt+0x43020>
  41032c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  410330:	adrp	x2, 443000 <ferror@plt+0x3f020>
  410334:	add	x0, x0, #0xf7f
  410338:	add	x1, x1, #0x5b6
  41033c:	add	x2, x2, #0x5d3
  410340:	ldp	x29, x30, [sp], #48
  410344:	b	415dcc <ferror@plt+0x11dec>
  410348:	stp	x29, x30, [sp, #-48]!
  41034c:	str	x21, [sp, #16]
  410350:	stp	x20, x19, [sp, #32]
  410354:	mov	x29, sp
  410358:	cbz	x0, 410440 <ferror@plt+0xc460>
  41035c:	mov	x19, x1
  410360:	cbz	x1, 41045c <ferror@plt+0xc47c>
  410364:	ldr	x8, [x19, #88]
  410368:	mov	x21, x0
  41036c:	ldr	x8, [x8, #8]
  410370:	cmp	x8, x0
  410374:	b.ne	410478 <ferror@plt+0xc498>  // b.any
  410378:	ldrb	w8, [x21, #44]
  41037c:	tbz	w8, #0, 410494 <ferror@plt+0xc4b4>
  410380:	ldrb	w8, [x19, #44]
  410384:	tbz	w8, #0, 4104b0 <ferror@plt+0xc4d0>
  410388:	ldr	x20, [x21, #32]
  41038c:	cbz	x20, 4103f4 <ferror@plt+0xc414>
  410390:	mov	x0, x20
  410394:	bl	432588 <ferror@plt+0x2e5a8>
  410398:	ldr	x8, [x19, #88]
  41039c:	mov	x1, x19
  4103a0:	ldr	x21, [x8, #8]
  4103a4:	ldr	x8, [x21, #88]
  4103a8:	ldr	x0, [x8]
  4103ac:	bl	42019c <ferror@plt+0x1c1bc>
  4103b0:	ldr	x8, [x21, #88]
  4103b4:	mov	w2, #0x1                   	// #1
  4103b8:	mov	x1, x20
  4103bc:	str	x0, [x8]
  4103c0:	ldr	x8, [x19, #88]
  4103c4:	mov	x0, x19
  4103c8:	str	xzr, [x8, #8]
  4103cc:	bl	40eb24 <ferror@plt+0xab44>
  4103d0:	mov	w2, #0x1                   	// #1
  4103d4:	mov	x0, x19
  4103d8:	mov	x1, x20
  4103dc:	bl	410bf8 <ferror@plt+0xcc18>
  4103e0:	mov	x0, x20
  4103e4:	ldp	x20, x19, [sp, #32]
  4103e8:	ldr	x21, [sp, #16]
  4103ec:	ldp	x29, x30, [sp], #48
  4103f0:	b	432634 <ferror@plt+0x2e654>
  4103f4:	ldr	x8, [x21, #88]
  4103f8:	mov	x1, x19
  4103fc:	ldr	x0, [x8]
  410400:	bl	42019c <ferror@plt+0x1c1bc>
  410404:	ldr	x8, [x21, #88]
  410408:	mov	w2, #0x1                   	// #1
  41040c:	mov	x1, xzr
  410410:	str	x0, [x8]
  410414:	ldr	x8, [x19, #88]
  410418:	mov	x0, x19
  41041c:	str	xzr, [x8, #8]
  410420:	bl	40eb24 <ferror@plt+0xab44>
  410424:	mov	x0, x19
  410428:	ldp	x20, x19, [sp, #32]
  41042c:	ldr	x21, [sp, #16]
  410430:	mov	w2, #0x1                   	// #1
  410434:	mov	x1, xzr
  410438:	ldp	x29, x30, [sp], #48
  41043c:	b	410bf8 <ferror@plt+0xcc18>
  410440:	adrp	x0, 447000 <ferror@plt+0x43020>
  410444:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410448:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41044c:	add	x0, x0, #0xf7f
  410450:	add	x1, x1, #0x7f7
  410454:	add	x2, x2, #0x77f
  410458:	b	4104c8 <ferror@plt+0xc4e8>
  41045c:	adrp	x0, 447000 <ferror@plt+0x43020>
  410460:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410464:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410468:	add	x0, x0, #0xf7f
  41046c:	add	x1, x1, #0x7f7
  410470:	add	x2, x2, #0x779
  410474:	b	4104c8 <ferror@plt+0xc4e8>
  410478:	adrp	x0, 447000 <ferror@plt+0x43020>
  41047c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410480:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410484:	add	x0, x0, #0xf7f
  410488:	add	x1, x1, #0x7f7
  41048c:	add	x2, x2, #0x82f
  410490:	b	4104c8 <ferror@plt+0xc4e8>
  410494:	adrp	x0, 447000 <ferror@plt+0x43020>
  410498:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41049c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4104a0:	add	x0, x0, #0xf7f
  4104a4:	add	x1, x1, #0x7f7
  4104a8:	add	x2, x2, #0x6c1
  4104ac:	b	4104c8 <ferror@plt+0xc4e8>
  4104b0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4104b4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4104b8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4104bc:	add	x0, x0, #0xf7f
  4104c0:	add	x1, x1, #0x7f7
  4104c4:	add	x2, x2, #0x78e
  4104c8:	ldp	x20, x19, [sp, #32]
  4104cc:	ldr	x21, [sp, #16]
  4104d0:	ldp	x29, x30, [sp], #48
  4104d4:	b	415dcc <ferror@plt+0x11dec>
  4104d8:	stp	x29, x30, [sp, #-64]!
  4104dc:	stp	x24, x23, [sp, #16]
  4104e0:	stp	x22, x21, [sp, #32]
  4104e4:	stp	x20, x19, [sp, #48]
  4104e8:	mov	x29, sp
  4104ec:	cbz	x0, 410564 <ferror@plt+0xc584>
  4104f0:	mov	x19, x2
  4104f4:	mov	x21, x1
  4104f8:	mov	x20, x0
  4104fc:	cbz	x1, 410504 <ferror@plt+0xc524>
  410500:	cbz	x19, 410580 <ferror@plt+0xc5a0>
  410504:	ldr	x23, [x20, #32]
  410508:	cbz	x23, 410544 <ferror@plt+0xc564>
  41050c:	mov	x0, x23
  410510:	bl	432588 <ferror@plt+0x2e5a8>
  410514:	ldp	x22, x24, [x20]
  410518:	mov	x0, x23
  41051c:	stp	x21, x19, [x20]
  410520:	bl	432634 <ferror@plt+0x2e654>
  410524:	cbz	x24, 410550 <ferror@plt+0xc570>
  410528:	ldr	x1, [x24, #8]
  41052c:	mov	x0, x22
  410530:	ldp	x20, x19, [sp, #48]
  410534:	ldp	x22, x21, [sp, #32]
  410538:	ldp	x24, x23, [sp, #16]
  41053c:	ldp	x29, x30, [sp], #64
  410540:	br	x1
  410544:	ldp	x22, x24, [x20]
  410548:	stp	x21, x19, [x20]
  41054c:	cbnz	x24, 410528 <ferror@plt+0xc548>
  410550:	ldp	x20, x19, [sp, #48]
  410554:	ldp	x22, x21, [sp, #32]
  410558:	ldp	x24, x23, [sp, #16]
  41055c:	ldp	x29, x30, [sp], #64
  410560:	ret
  410564:	adrp	x0, 447000 <ferror@plt+0x43020>
  410568:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41056c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410570:	add	x0, x0, #0xf7f
  410574:	add	x1, x1, #0x85b
  410578:	add	x2, x2, #0x77f
  41057c:	b	410598 <ferror@plt+0xc5b8>
  410580:	adrp	x0, 447000 <ferror@plt+0x43020>
  410584:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410588:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41058c:	add	x0, x0, #0xf7f
  410590:	add	x1, x1, #0x85b
  410594:	add	x2, x2, #0x8ac
  410598:	ldp	x20, x19, [sp, #48]
  41059c:	ldp	x22, x21, [sp, #32]
  4105a0:	ldp	x24, x23, [sp, #16]
  4105a4:	ldp	x29, x30, [sp], #64
  4105a8:	b	415dcc <ferror@plt+0x11dec>
  4105ac:	stp	x29, x30, [sp, #-64]!
  4105b0:	str	x23, [sp, #16]
  4105b4:	stp	x22, x21, [sp, #32]
  4105b8:	stp	x20, x19, [sp, #48]
  4105bc:	mov	x29, sp
  4105c0:	cbz	x0, 410660 <ferror@plt+0xc680>
  4105c4:	mov	x19, x0
  4105c8:	mov	w0, #0x20                  	// #32
  4105cc:	mov	x20, x3
  4105d0:	mov	x22, x2
  4105d4:	mov	x23, x1
  4105d8:	bl	414b40 <ferror@plt+0x10b60>
  4105dc:	mov	w8, #0x1                   	// #1
  4105e0:	stp	x23, x22, [x0, #8]
  4105e4:	str	w8, [x0]
  4105e8:	str	x20, [x0, #24]
  4105ec:	ldr	x22, [x19, #32]
  4105f0:	mov	x21, x0
  4105f4:	cbz	x22, 410638 <ferror@plt+0xc658>
  4105f8:	mov	x0, x22
  4105fc:	bl	432588 <ferror@plt+0x2e5a8>
  410600:	ldp	x20, x23, [x19]
  410604:	adrp	x8, 491000 <ferror@plt+0x8d020>
  410608:	add	x8, x8, #0x6b8
  41060c:	mov	x0, x22
  410610:	stp	x21, x8, [x19]
  410614:	bl	432634 <ferror@plt+0x2e654>
  410618:	cbz	x23, 41064c <ferror@plt+0xc66c>
  41061c:	ldr	x1, [x23, #8]
  410620:	mov	x0, x20
  410624:	ldp	x20, x19, [sp, #48]
  410628:	ldp	x22, x21, [sp, #32]
  41062c:	ldr	x23, [sp, #16]
  410630:	ldp	x29, x30, [sp], #64
  410634:	br	x1
  410638:	ldp	x20, x23, [x19]
  41063c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  410640:	add	x8, x8, #0x6b8
  410644:	stp	x21, x8, [x19]
  410648:	cbnz	x23, 41061c <ferror@plt+0xc63c>
  41064c:	ldp	x20, x19, [sp, #48]
  410650:	ldp	x22, x21, [sp, #32]
  410654:	ldr	x23, [sp, #16]
  410658:	ldp	x29, x30, [sp], #64
  41065c:	ret
  410660:	ldp	x20, x19, [sp, #48]
  410664:	ldp	x22, x21, [sp, #32]
  410668:	ldr	x23, [sp, #16]
  41066c:	adrp	x0, 447000 <ferror@plt+0x43020>
  410670:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410674:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410678:	add	x0, x0, #0xf7f
  41067c:	add	x1, x1, #0x8dc
  410680:	add	x2, x2, #0x77f
  410684:	ldp	x29, x30, [sp], #64
  410688:	b	415dcc <ferror@plt+0x11dec>
  41068c:	cbz	x0, 4106ac <ferror@plt+0xc6cc>
  410690:	ldr	x8, [x0, #32]
  410694:	cbnz	x8, 4106c8 <ferror@plt+0xc6e8>
  410698:	ldr	w8, [x0, #24]
  41069c:	cbz	w8, 4106e4 <ferror@plt+0xc704>
  4106a0:	cbz	x1, 410700 <ferror@plt+0xc720>
  4106a4:	str	x1, [x0, #16]
  4106a8:	ret
  4106ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  4106b0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4106b4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4106b8:	add	x0, x0, #0xf7f
  4106bc:	add	x1, x1, #0x929
  4106c0:	add	x2, x2, #0x77f
  4106c4:	b	415dcc <ferror@plt+0x11dec>
  4106c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4106cc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4106d0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4106d4:	add	x0, x0, #0xf7f
  4106d8:	add	x1, x1, #0x929
  4106dc:	add	x2, x2, #0x7b5
  4106e0:	b	415dcc <ferror@plt+0x11dec>
  4106e4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4106e8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4106ec:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4106f0:	add	x0, x0, #0xf7f
  4106f4:	add	x1, x1, #0x929
  4106f8:	add	x2, x2, #0x95c
  4106fc:	b	415dcc <ferror@plt+0x11dec>
  410700:	adrp	x0, 447000 <ferror@plt+0x43020>
  410704:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410708:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41070c:	add	x0, x0, #0xf7f
  410710:	add	x1, x1, #0x929
  410714:	add	x2, x2, #0x5bf
  410718:	b	415dcc <ferror@plt+0x11dec>
  41071c:	stp	x29, x30, [sp, #-48]!
  410720:	str	x21, [sp, #16]
  410724:	stp	x20, x19, [sp, #32]
  410728:	mov	x29, sp
  41072c:	cbz	x0, 410788 <ferror@plt+0xc7a8>
  410730:	ldr	x21, [x0, #32]
  410734:	mov	w20, w1
  410738:	mov	x19, x0
  41073c:	cbz	x21, 41076c <ferror@plt+0xc78c>
  410740:	mov	x0, x21
  410744:	bl	432588 <ferror@plt+0x2e5a8>
  410748:	mov	x0, x19
  41074c:	mov	x1, x21
  410750:	mov	w2, w20
  410754:	bl	40fe90 <ferror@plt+0xbeb0>
  410758:	ldr	x0, [x19, #32]
  41075c:	ldp	x20, x19, [sp, #32]
  410760:	ldr	x21, [sp, #16]
  410764:	ldp	x29, x30, [sp], #48
  410768:	b	432634 <ferror@plt+0x2e654>
  41076c:	mov	x0, x19
  410770:	mov	w2, w20
  410774:	ldp	x20, x19, [sp, #32]
  410778:	ldr	x21, [sp, #16]
  41077c:	mov	x1, xzr
  410780:	ldp	x29, x30, [sp], #48
  410784:	b	40fe90 <ferror@plt+0xbeb0>
  410788:	ldp	x20, x19, [sp, #32]
  41078c:	ldr	x21, [sp, #16]
  410790:	adrp	x0, 447000 <ferror@plt+0x43020>
  410794:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410798:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41079c:	add	x0, x0, #0xf7f
  4107a0:	add	x1, x1, #0x972
  4107a4:	add	x2, x2, #0x77f
  4107a8:	ldp	x29, x30, [sp], #48
  4107ac:	b	415dcc <ferror@plt+0x11dec>
  4107b0:	stp	x29, x30, [sp, #-16]!
  4107b4:	mov	x29, sp
  4107b8:	cbz	x0, 4107c8 <ferror@plt+0xc7e8>
  4107bc:	ldr	w0, [x0, #40]
  4107c0:	ldp	x29, x30, [sp], #16
  4107c4:	ret
  4107c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4107cc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4107d0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4107d4:	add	x0, x0, #0xf7f
  4107d8:	add	x1, x1, #0x99e
  4107dc:	add	x2, x2, #0x77f
  4107e0:	bl	415dcc <ferror@plt+0x11dec>
  4107e4:	mov	w0, wzr
  4107e8:	ldp	x29, x30, [sp], #16
  4107ec:	ret
  4107f0:	stp	x29, x30, [sp, #-48]!
  4107f4:	str	x21, [sp, #16]
  4107f8:	stp	x20, x19, [sp, #32]
  4107fc:	mov	x29, sp
  410800:	cbz	x0, 410874 <ferror@plt+0xc894>
  410804:	ldr	w8, [x0, #24]
  410808:	mov	x20, x0
  41080c:	cbz	w8, 410890 <ferror@plt+0xc8b0>
  410810:	ldr	x8, [x20, #88]
  410814:	mov	x19, x1
  410818:	ldr	x9, [x8, #16]
  41081c:	cmp	x9, x1
  410820:	b.eq	410864 <ferror@plt+0xc884>  // b.none
  410824:	ldr	x21, [x20, #32]
  410828:	cbz	x21, 410860 <ferror@plt+0xc880>
  41082c:	mov	x0, x21
  410830:	bl	432588 <ferror@plt+0x2e5a8>
  410834:	ldr	x8, [x20, #88]
  410838:	str	x19, [x8, #16]
  41083c:	ldrb	w8, [x20, #44]
  410840:	tbnz	w8, #6, 41084c <ferror@plt+0xc86c>
  410844:	ldr	x0, [x21, #136]
  410848:	bl	4316e4 <ferror@plt+0x2d704>
  41084c:	mov	x0, x21
  410850:	ldp	x20, x19, [sp, #32]
  410854:	ldr	x21, [sp, #16]
  410858:	ldp	x29, x30, [sp], #48
  41085c:	b	432634 <ferror@plt+0x2e654>
  410860:	str	x19, [x8, #16]
  410864:	ldp	x20, x19, [sp, #32]
  410868:	ldr	x21, [sp, #16]
  41086c:	ldp	x29, x30, [sp], #48
  410870:	ret
  410874:	adrp	x0, 447000 <ferror@plt+0x43020>
  410878:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41087c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410880:	add	x0, x0, #0xf7f
  410884:	add	x1, x1, #0x9c4
  410888:	add	x2, x2, #0x77f
  41088c:	b	4108a8 <ferror@plt+0xc8c8>
  410890:	adrp	x0, 447000 <ferror@plt+0x43020>
  410894:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410898:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41089c:	add	x0, x0, #0xf7f
  4108a0:	add	x1, x1, #0x9c4
  4108a4:	add	x2, x2, #0x95c
  4108a8:	ldp	x20, x19, [sp, #32]
  4108ac:	ldr	x21, [sp, #16]
  4108b0:	ldp	x29, x30, [sp], #48
  4108b4:	b	415dcc <ferror@plt+0x11dec>
  4108b8:	stp	x29, x30, [sp, #-16]!
  4108bc:	mov	x29, sp
  4108c0:	cbz	x0, 4108d4 <ferror@plt+0xc8f4>
  4108c4:	ldr	x8, [x0, #88]
  4108c8:	ldr	x0, [x8, #16]
  4108cc:	ldp	x29, x30, [sp], #16
  4108d0:	ret
  4108d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4108d8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4108dc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4108e0:	add	x0, x0, #0xf7f
  4108e4:	add	x1, x1, #0x9f4
  4108e8:	add	x2, x2, #0x77f
  4108ec:	bl	415dcc <ferror@plt+0x11dec>
  4108f0:	mov	x0, #0xffffffffffffffff    	// #-1
  4108f4:	ldp	x29, x30, [sp], #16
  4108f8:	ret
  4108fc:	stp	x29, x30, [sp, #-48]!
  410900:	str	x21, [sp, #16]
  410904:	stp	x20, x19, [sp, #32]
  410908:	mov	x29, sp
  41090c:	cbz	x0, 41097c <ferror@plt+0xc99c>
  410910:	ldr	x21, [x0, #32]
  410914:	mov	w20, w1
  410918:	mov	x19, x0
  41091c:	cbz	x21, 410954 <ferror@plt+0xc974>
  410920:	mov	x0, x21
  410924:	bl	432588 <ferror@plt+0x2e5a8>
  410928:	ldr	w8, [x19, #44]
  41092c:	cmp	w20, #0x0
  410930:	mov	x0, x21
  410934:	ldr	x21, [sp, #16]
  410938:	and	w9, w8, #0xffffffdf
  41093c:	orr	w8, w8, #0x20
  410940:	csel	w8, w9, w8, eq  // eq = none
  410944:	str	w8, [x19, #44]
  410948:	ldp	x20, x19, [sp, #32]
  41094c:	ldp	x29, x30, [sp], #48
  410950:	b	432634 <ferror@plt+0x2e654>
  410954:	ldr	w8, [x19, #44]
  410958:	cmp	w20, #0x0
  41095c:	ldr	x21, [sp, #16]
  410960:	and	w9, w8, #0xffffffdf
  410964:	orr	w8, w8, #0x20
  410968:	csel	w8, w9, w8, eq  // eq = none
  41096c:	str	w8, [x19, #44]
  410970:	ldp	x20, x19, [sp, #32]
  410974:	ldp	x29, x30, [sp], #48
  410978:	ret
  41097c:	ldp	x20, x19, [sp, #32]
  410980:	ldr	x21, [sp, #16]
  410984:	adrp	x0, 447000 <ferror@plt+0x43020>
  410988:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41098c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410990:	add	x0, x0, #0xf7f
  410994:	add	x1, x1, #0xa1e
  410998:	add	x2, x2, #0x77f
  41099c:	ldp	x29, x30, [sp], #48
  4109a0:	b	415dcc <ferror@plt+0x11dec>
  4109a4:	stp	x29, x30, [sp, #-16]!
  4109a8:	mov	x29, sp
  4109ac:	cbz	x0, 4109c0 <ferror@plt+0xc9e0>
  4109b0:	ldr	w8, [x0, #44]
  4109b4:	ubfx	w0, w8, #5, #1
  4109b8:	ldp	x29, x30, [sp], #16
  4109bc:	ret
  4109c0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4109c4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4109c8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4109cc:	add	x0, x0, #0xf7f
  4109d0:	add	x1, x1, #0xa51
  4109d4:	add	x2, x2, #0x77f
  4109d8:	bl	415dcc <ferror@plt+0x11dec>
  4109dc:	mov	w0, wzr
  4109e0:	ldp	x29, x30, [sp], #16
  4109e4:	ret
  4109e8:	cbz	x0, 410a20 <ferror@plt+0xca40>
  4109ec:	stp	x29, x30, [sp, #-32]!
  4109f0:	stp	x20, x19, [sp, #16]
  4109f4:	mov	x19, x0
  4109f8:	ldr	x0, [x0, #80]
  4109fc:	mov	x29, sp
  410a00:	mov	x20, x1
  410a04:	bl	414cbc <ferror@plt+0x10cdc>
  410a08:	mov	x0, x20
  410a0c:	bl	4209b8 <ferror@plt+0x1c9d8>
  410a10:	str	x0, [x19, #80]
  410a14:	ldp	x20, x19, [sp, #16]
  410a18:	ldp	x29, x30, [sp], #32
  410a1c:	ret
  410a20:	adrp	x0, 447000 <ferror@plt+0x43020>
  410a24:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410a28:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410a2c:	add	x0, x0, #0xf7f
  410a30:	add	x1, x1, #0xa7e
  410a34:	add	x2, x2, #0x77f
  410a38:	b	415dcc <ferror@plt+0x11dec>
  410a3c:	stp	x29, x30, [sp, #-16]!
  410a40:	mov	x29, sp
  410a44:	cbz	x0, 410a54 <ferror@plt+0xca74>
  410a48:	ldr	x0, [x0, #80]
  410a4c:	ldp	x29, x30, [sp], #16
  410a50:	ret
  410a54:	adrp	x0, 447000 <ferror@plt+0x43020>
  410a58:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410a5c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410a60:	add	x0, x0, #0xf7f
  410a64:	add	x1, x1, #0xaae
  410a68:	add	x2, x2, #0x77f
  410a6c:	bl	415dcc <ferror@plt+0x11dec>
  410a70:	mov	x0, xzr
  410a74:	ldp	x29, x30, [sp], #16
  410a78:	ret
  410a7c:	cbz	w0, 410ac4 <ferror@plt+0xcae4>
  410a80:	stp	x29, x30, [sp, #-32]!
  410a84:	stp	x20, x19, [sp, #16]
  410a88:	mov	x19, x1
  410a8c:	mov	w1, w0
  410a90:	mov	x0, xzr
  410a94:	mov	x29, sp
  410a98:	bl	410ae0 <ferror@plt+0xcb00>
  410a9c:	cbz	x0, 410ab8 <ferror@plt+0xcad8>
  410aa0:	mov	x20, x0
  410aa4:	ldr	x0, [x0, #80]
  410aa8:	bl	414cbc <ferror@plt+0x10cdc>
  410aac:	mov	x0, x19
  410ab0:	bl	4209b8 <ferror@plt+0x1c9d8>
  410ab4:	str	x0, [x20, #80]
  410ab8:	ldp	x20, x19, [sp, #16]
  410abc:	ldp	x29, x30, [sp], #32
  410ac0:	ret
  410ac4:	adrp	x0, 447000 <ferror@plt+0x43020>
  410ac8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410acc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410ad0:	add	x0, x0, #0xf7f
  410ad4:	add	x1, x1, #0xad7
  410ad8:	add	x2, x2, #0xb09
  410adc:	b	415dcc <ferror@plt+0x11dec>
  410ae0:	stp	x29, x30, [sp, #-48]!
  410ae4:	str	x21, [sp, #16]
  410ae8:	stp	x20, x19, [sp, #32]
  410aec:	mov	x29, sp
  410af0:	cbz	w1, 410ba8 <ferror@plt+0xcbc8>
  410af4:	mov	w19, w1
  410af8:	mov	x20, x0
  410afc:	cbnz	x0, 410b30 <ferror@plt+0xcb50>
  410b00:	adrp	x20, 491000 <ferror@plt+0x8d020>
  410b04:	add	x20, x20, #0xa10
  410b08:	mov	x0, x20
  410b0c:	bl	432588 <ferror@plt+0x2e5a8>
  410b10:	ldr	x8, [x20, #8]
  410b14:	cbnz	x8, 410b24 <ferror@plt+0xcb44>
  410b18:	bl	40edd0 <ferror@plt+0xadf0>
  410b1c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  410b20:	str	x0, [x8, #2584]
  410b24:	mov	x0, x20
  410b28:	bl	432634 <ferror@plt+0x2e654>
  410b2c:	ldr	x20, [x20, #8]
  410b30:	mov	x0, x20
  410b34:	bl	432588 <ferror@plt+0x2e5a8>
  410b38:	mov	x21, xzr
  410b3c:	mov	x9, xzr
  410b40:	add	x8, x20, #0x50
  410b44:	cbz	x21, 410b50 <ferror@plt+0xcb70>
  410b48:	ldr	x21, [x21, #72]
  410b4c:	cbnz	x21, 410b70 <ferror@plt+0xcb90>
  410b50:	add	x10, x9, #0x8
  410b54:	cmp	x9, #0x0
  410b58:	csel	x9, x8, x10, eq  // eq = none
  410b5c:	ldr	x9, [x9]
  410b60:	cbz	x9, 410b88 <ferror@plt+0xcba8>
  410b64:	ldr	x10, [x9]
  410b68:	ldr	x21, [x10]
  410b6c:	cbz	x21, 410b8c <ferror@plt+0xcbac>
  410b70:	ldrb	w10, [x21, #44]
  410b74:	tbz	w10, #0, 410b44 <ferror@plt+0xcb64>
  410b78:	ldr	w10, [x21, #48]
  410b7c:	cmp	w10, w19
  410b80:	b.ne	410b44 <ferror@plt+0xcb64>  // b.any
  410b84:	b	410b8c <ferror@plt+0xcbac>
  410b88:	mov	x21, xzr
  410b8c:	mov	x0, x20
  410b90:	bl	432634 <ferror@plt+0x2e654>
  410b94:	mov	x0, x21
  410b98:	ldp	x20, x19, [sp, #32]
  410b9c:	ldr	x21, [sp, #16]
  410ba0:	ldp	x29, x30, [sp], #48
  410ba4:	ret
  410ba8:	adrp	x0, 447000 <ferror@plt+0x43020>
  410bac:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410bb0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410bb4:	add	x0, x0, #0xf7f
  410bb8:	add	x1, x1, #0xb51
  410bbc:	add	x2, x2, #0xb92
  410bc0:	bl	415dcc <ferror@plt+0x11dec>
  410bc4:	mov	x21, xzr
  410bc8:	b	410b94 <ferror@plt+0xcbb4>
  410bcc:	cbz	x0, 410bdc <ferror@plt+0xcbfc>
  410bd0:	ldr	x1, [x0, #32]
  410bd4:	mov	w2, wzr
  410bd8:	b	410bf8 <ferror@plt+0xcc18>
  410bdc:	adrp	x0, 447000 <ferror@plt+0x43020>
  410be0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410be4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410be8:	add	x0, x0, #0xf7f
  410bec:	add	x1, x1, #0xb32
  410bf0:	add	x2, x2, #0x77f
  410bf4:	b	415dcc <ferror@plt+0x11dec>
  410bf8:	stp	x29, x30, [sp, #-80]!
  410bfc:	str	x25, [sp, #16]
  410c00:	stp	x24, x23, [sp, #32]
  410c04:	stp	x22, x21, [sp, #48]
  410c08:	stp	x20, x19, [sp, #64]
  410c0c:	mov	x29, sp
  410c10:	cbz	x0, 410d90 <ferror@plt+0xcdb0>
  410c14:	cmp	w2, #0x0
  410c18:	cset	w8, eq  // eq = none
  410c1c:	cmp	x1, #0x0
  410c20:	cset	w9, ne  // ne = any
  410c24:	and	w24, w9, w8
  410c28:	mov	w20, w2
  410c2c:	mov	x19, x1
  410c30:	mov	x22, x0
  410c34:	cmp	w24, #0x1
  410c38:	b.ne	410c44 <ferror@plt+0xcc64>  // b.any
  410c3c:	mov	x0, x19
  410c40:	bl	432588 <ferror@plt+0x2e5a8>
  410c44:	ldr	w8, [x22, #24]
  410c48:	subs	w8, w8, #0x1
  410c4c:	str	w8, [x22, #24]
  410c50:	b.eq	410ca0 <ferror@plt+0xccc0>  // b.none
  410c54:	mov	x25, xzr
  410c58:	mov	x21, xzr
  410c5c:	cbz	w24, 410c68 <ferror@plt+0xcc88>
  410c60:	mov	x0, x19
  410c64:	bl	432634 <ferror@plt+0x2e654>
  410c68:	cbz	x25, 410d00 <ferror@plt+0xcd20>
  410c6c:	cbz	w20, 410d18 <ferror@plt+0xcd38>
  410c70:	mov	x0, x19
  410c74:	bl	432634 <ferror@plt+0x2e654>
  410c78:	ldr	x8, [x25, #8]
  410c7c:	mov	x0, x21
  410c80:	blr	x8
  410c84:	mov	x0, x19
  410c88:	ldp	x20, x19, [sp, #64]
  410c8c:	ldp	x22, x21, [sp, #48]
  410c90:	ldp	x24, x23, [sp, #32]
  410c94:	ldr	x25, [sp, #16]
  410c98:	ldp	x29, x30, [sp], #80
  410c9c:	b	432588 <ferror@plt+0x2e5a8>
  410ca0:	ldp	x21, x25, [x22]
  410ca4:	stp	xzr, xzr, [x22]
  410ca8:	cbz	x19, 410ccc <ferror@plt+0xccec>
  410cac:	ldrb	w8, [x22, #44]
  410cb0:	tbz	w8, #0, 410cc0 <ferror@plt+0xcce0>
  410cb4:	adrp	x0, 443000 <ferror@plt+0x3f020>
  410cb8:	add	x0, x0, #0x56c
  410cbc:	bl	411d0c <ferror@plt+0xdd2c>
  410cc0:	mov	x0, x22
  410cc4:	mov	x1, x19
  410cc8:	bl	4147fc <ferror@plt+0x1081c>
  410ccc:	ldr	x8, [x22, #16]
  410cd0:	ldr	x8, [x8, #24]
  410cd4:	cbz	x8, 410d40 <ferror@plt+0xcd60>
  410cd8:	cbz	x19, 410d38 <ferror@plt+0xcd58>
  410cdc:	mov	x0, x19
  410ce0:	bl	432634 <ferror@plt+0x2e654>
  410ce4:	ldr	x8, [x22, #16]
  410ce8:	mov	x0, x22
  410cec:	ldr	x8, [x8, #24]
  410cf0:	blr	x8
  410cf4:	mov	x0, x19
  410cf8:	bl	432588 <ferror@plt+0x2e5a8>
  410cfc:	b	410d40 <ferror@plt+0xcd60>
  410d00:	ldp	x20, x19, [sp, #64]
  410d04:	ldp	x22, x21, [sp, #48]
  410d08:	ldp	x24, x23, [sp, #32]
  410d0c:	ldr	x25, [sp, #16]
  410d10:	ldp	x29, x30, [sp], #80
  410d14:	ret
  410d18:	ldr	x1, [x25, #8]
  410d1c:	mov	x0, x21
  410d20:	ldp	x20, x19, [sp, #64]
  410d24:	ldp	x22, x21, [sp, #48]
  410d28:	ldp	x24, x23, [sp, #32]
  410d2c:	ldr	x25, [sp, #16]
  410d30:	ldp	x29, x30, [sp], #80
  410d34:	br	x1
  410d38:	mov	x0, x22
  410d3c:	blr	x8
  410d40:	ldr	x0, [x22, #80]
  410d44:	bl	414cbc <ferror@plt+0x10cdc>
  410d48:	ldr	x0, [x22, #56]
  410d4c:	adrp	x23, 414000 <ferror@plt+0x10020>
  410d50:	add	x23, x23, #0xcbc
  410d54:	str	xzr, [x22, #80]
  410d58:	bl	41fec4 <ferror@plt+0x1bee4>
  410d5c:	ldr	x8, [x22, #88]
  410d60:	str	xzr, [x22, #56]
  410d64:	mov	x1, x23
  410d68:	ldr	x0, [x8, #24]
  410d6c:	bl	41fee0 <ferror@plt+0x1bf00>
  410d70:	ldr	x1, [x22, #88]
  410d74:	mov	w0, #0x20                  	// #32
  410d78:	bl	41efb0 <ferror@plt+0x1afd0>
  410d7c:	mov	x0, x22
  410d80:	str	xzr, [x22, #88]
  410d84:	bl	414cbc <ferror@plt+0x10cdc>
  410d88:	cbnz	w24, 410c60 <ferror@plt+0xcc80>
  410d8c:	b	410c68 <ferror@plt+0xcc88>
  410d90:	ldp	x20, x19, [sp, #64]
  410d94:	ldp	x22, x21, [sp, #48]
  410d98:	ldp	x24, x23, [sp, #32]
  410d9c:	ldr	x25, [sp, #16]
  410da0:	adrp	x0, 447000 <ferror@plt+0x43020>
  410da4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  410da8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410dac:	add	x0, x0, #0xf7f
  410db0:	add	x1, x1, #0x52a
  410db4:	add	x2, x2, #0x77f
  410db8:	ldp	x29, x30, [sp], #80
  410dbc:	b	415dcc <ferror@plt+0x11dec>
  410dc0:	sub	sp, sp, #0x50
  410dc4:	stp	x29, x30, [sp, #16]
  410dc8:	stp	x24, x23, [sp, #32]
  410dcc:	stp	x22, x21, [sp, #48]
  410dd0:	stp	x20, x19, [sp, #64]
  410dd4:	add	x29, sp, #0x10
  410dd8:	cbz	x1, 410ec8 <ferror@plt+0xcee8>
  410ddc:	mov	x19, x2
  410de0:	mov	x20, x1
  410de4:	mov	x21, x0
  410de8:	cbnz	x0, 410e1c <ferror@plt+0xce3c>
  410dec:	adrp	x21, 491000 <ferror@plt+0x8d020>
  410df0:	add	x21, x21, #0xa10
  410df4:	mov	x0, x21
  410df8:	bl	432588 <ferror@plt+0x2e5a8>
  410dfc:	ldr	x8, [x21, #8]
  410e00:	cbnz	x8, 410e10 <ferror@plt+0xce30>
  410e04:	bl	40edd0 <ferror@plt+0xadf0>
  410e08:	adrp	x8, 491000 <ferror@plt+0x8d020>
  410e0c:	str	x0, [x8, #2584]
  410e10:	mov	x0, x21
  410e14:	bl	432634 <ferror@plt+0x2e654>
  410e18:	ldr	x21, [x21, #8]
  410e1c:	mov	x0, x21
  410e20:	bl	432588 <ferror@plt+0x2e5a8>
  410e24:	mov	x22, xzr
  410e28:	mov	x24, xzr
  410e2c:	add	x23, x21, #0x50
  410e30:	cbz	x22, 410e3c <ferror@plt+0xce5c>
  410e34:	ldr	x22, [x22, #72]
  410e38:	cbnz	x22, 410e5c <ferror@plt+0xce7c>
  410e3c:	add	x8, x24, #0x8
  410e40:	cmp	x24, #0x0
  410e44:	csel	x8, x23, x8, eq  // eq = none
  410e48:	ldr	x24, [x8]
  410e4c:	cbz	x24, 410ea0 <ferror@plt+0xcec0>
  410e50:	ldr	x8, [x24]
  410e54:	ldr	x22, [x8]
  410e58:	cbz	x22, 410ea4 <ferror@plt+0xcec4>
  410e5c:	ldrb	w8, [x22, #44]
  410e60:	tbz	w8, #0, 410e30 <ferror@plt+0xce50>
  410e64:	ldr	x8, [x22, #16]
  410e68:	cmp	x8, x20
  410e6c:	b.ne	410e30 <ferror@plt+0xce50>  // b.any
  410e70:	ldr	x8, [x22, #8]
  410e74:	cbz	x8, 410e30 <ferror@plt+0xce50>
  410e78:	ldr	x8, [x8, #16]
  410e7c:	ldr	x0, [x22]
  410e80:	add	x2, sp, #0x8
  410e84:	mov	x3, sp
  410e88:	mov	x1, x22
  410e8c:	blr	x8
  410e90:	ldr	x8, [sp]
  410e94:	cmp	x8, x19
  410e98:	b.ne	410e30 <ferror@plt+0xce50>  // b.any
  410e9c:	b	410ea4 <ferror@plt+0xcec4>
  410ea0:	mov	x22, xzr
  410ea4:	mov	x0, x21
  410ea8:	bl	432634 <ferror@plt+0x2e654>
  410eac:	mov	x0, x22
  410eb0:	ldp	x20, x19, [sp, #64]
  410eb4:	ldp	x22, x21, [sp, #48]
  410eb8:	ldp	x24, x23, [sp, #32]
  410ebc:	ldp	x29, x30, [sp, #16]
  410ec0:	add	sp, sp, #0x50
  410ec4:	ret
  410ec8:	adrp	x0, 447000 <ferror@plt+0x43020>
  410ecc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  410ed0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  410ed4:	add	x0, x0, #0xf7f
  410ed8:	add	x1, x1, #0xba0
  410edc:	add	x2, x2, #0x5bf
  410ee0:	bl	415dcc <ferror@plt+0x11dec>
  410ee4:	mov	x22, xzr
  410ee8:	b	410eac <ferror@plt+0xcecc>
  410eec:	sub	sp, sp, #0x50
  410ef0:	stp	x20, x19, [sp, #64]
  410ef4:	mov	x19, x1
  410ef8:	mov	x20, x0
  410efc:	stp	x29, x30, [sp, #16]
  410f00:	str	x23, [sp, #32]
  410f04:	stp	x22, x21, [sp, #48]
  410f08:	add	x29, sp, #0x10
  410f0c:	cbnz	x0, 410f40 <ferror@plt+0xcf60>
  410f10:	adrp	x20, 491000 <ferror@plt+0x8d020>
  410f14:	add	x20, x20, #0xa10
  410f18:	mov	x0, x20
  410f1c:	bl	432588 <ferror@plt+0x2e5a8>
  410f20:	ldr	x8, [x20, #8]
  410f24:	cbnz	x8, 410f34 <ferror@plt+0xcf54>
  410f28:	bl	40edd0 <ferror@plt+0xadf0>
  410f2c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  410f30:	str	x0, [x8, #2584]
  410f34:	mov	x0, x20
  410f38:	bl	432634 <ferror@plt+0x2e654>
  410f3c:	ldr	x20, [x20, #8]
  410f40:	mov	x0, x20
  410f44:	bl	432588 <ferror@plt+0x2e5a8>
  410f48:	mov	x21, xzr
  410f4c:	mov	x23, xzr
  410f50:	add	x22, x20, #0x50
  410f54:	cbz	x21, 410f60 <ferror@plt+0xcf80>
  410f58:	ldr	x21, [x21, #72]
  410f5c:	cbnz	x21, 410f80 <ferror@plt+0xcfa0>
  410f60:	add	x8, x23, #0x8
  410f64:	cmp	x23, #0x0
  410f68:	csel	x8, x22, x8, eq  // eq = none
  410f6c:	ldr	x23, [x8]
  410f70:	cbz	x23, 410fbc <ferror@plt+0xcfdc>
  410f74:	ldr	x8, [x23]
  410f78:	ldr	x21, [x8]
  410f7c:	cbz	x21, 410fc0 <ferror@plt+0xcfe0>
  410f80:	ldrb	w8, [x21, #44]
  410f84:	tbz	w8, #0, 410f54 <ferror@plt+0xcf74>
  410f88:	ldr	x8, [x21, #8]
  410f8c:	cbz	x8, 410f54 <ferror@plt+0xcf74>
  410f90:	str	xzr, [sp, #8]
  410f94:	ldr	x8, [x8, #16]
  410f98:	ldr	x0, [x21]
  410f9c:	add	x2, x29, #0x18
  410fa0:	add	x3, sp, #0x8
  410fa4:	mov	x1, x21
  410fa8:	blr	x8
  410fac:	ldr	x8, [sp, #8]
  410fb0:	cmp	x8, x19
  410fb4:	b.ne	410f54 <ferror@plt+0xcf74>  // b.any
  410fb8:	b	410fc0 <ferror@plt+0xcfe0>
  410fbc:	mov	x21, xzr
  410fc0:	mov	x0, x20
  410fc4:	bl	432634 <ferror@plt+0x2e654>
  410fc8:	mov	x0, x21
  410fcc:	ldp	x20, x19, [sp, #64]
  410fd0:	ldp	x22, x21, [sp, #48]
  410fd4:	ldr	x23, [sp, #32]
  410fd8:	ldp	x29, x30, [sp, #16]
  410fdc:	add	sp, sp, #0x50
  410fe0:	ret
  410fe4:	stp	x29, x30, [sp, #-32]!
  410fe8:	str	x19, [sp, #16]
  410fec:	mov	x29, sp
  410ff0:	cbz	w0, 411040 <ferror@plt+0xd060>
  410ff4:	mov	w1, w0
  410ff8:	mov	x0, xzr
  410ffc:	bl	410ae0 <ferror@plt+0xcb00>
  411000:	mov	x19, x0
  411004:	cbz	x0, 41102c <ferror@plt+0xd04c>
  411008:	ldr	x1, [x19, #32]
  41100c:	cbz	x1, 411020 <ferror@plt+0xd040>
  411010:	mov	x0, x19
  411014:	mov	w2, wzr
  411018:	bl	40eb24 <ferror@plt+0xab44>
  41101c:	b	41102c <ferror@plt+0xd04c>
  411020:	ldr	w8, [x19, #44]
  411024:	and	w8, w8, #0xfffffffe
  411028:	str	w8, [x19, #44]
  41102c:	cmp	x19, #0x0
  411030:	cset	w0, ne  // ne = any
  411034:	ldr	x19, [sp, #16]
  411038:	ldp	x29, x30, [sp], #32
  41103c:	ret
  411040:	adrp	x0, 447000 <ferror@plt+0x43020>
  411044:	adrp	x1, 442000 <ferror@plt+0x3e020>
  411048:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41104c:	add	x0, x0, #0xf7f
  411050:	add	x1, x1, #0xc01
  411054:	add	x2, x2, #0xb09
  411058:	bl	415dcc <ferror@plt+0x11dec>
  41105c:	mov	w0, wzr
  411060:	ldr	x19, [sp, #16]
  411064:	ldp	x29, x30, [sp], #32
  411068:	ret
  41106c:	stp	x29, x30, [sp, #-16]!
  411070:	mov	x1, x0
  411074:	mov	x0, xzr
  411078:	mov	x29, sp
  41107c:	bl	410eec <ferror@plt+0xcf0c>
  411080:	cbz	x0, 4110a8 <ferror@plt+0xd0c8>
  411084:	ldr	x1, [x0, #32]
  411088:	cbz	x1, 411098 <ferror@plt+0xd0b8>
  41108c:	mov	w2, wzr
  411090:	bl	40eb24 <ferror@plt+0xab44>
  411094:	b	4110a4 <ferror@plt+0xd0c4>
  411098:	ldr	w8, [x0, #44]
  41109c:	and	w8, w8, #0xfffffffe
  4110a0:	str	w8, [x0, #44]
  4110a4:	mov	w0, #0x1                   	// #1
  4110a8:	ldp	x29, x30, [sp], #16
  4110ac:	ret
  4110b0:	stp	x29, x30, [sp, #-16]!
  4110b4:	mov	x29, sp
  4110b8:	cbz	x0, 4110fc <ferror@plt+0xd11c>
  4110bc:	mov	x2, x1
  4110c0:	mov	x1, x0
  4110c4:	mov	x0, xzr
  4110c8:	bl	410dc0 <ferror@plt+0xcde0>
  4110cc:	cbz	x0, 4110f4 <ferror@plt+0xd114>
  4110d0:	ldr	x1, [x0, #32]
  4110d4:	cbz	x1, 4110e4 <ferror@plt+0xd104>
  4110d8:	mov	w2, wzr
  4110dc:	bl	40eb24 <ferror@plt+0xab44>
  4110e0:	b	4110f0 <ferror@plt+0xd110>
  4110e4:	ldr	w8, [x0, #44]
  4110e8:	and	w8, w8, #0xfffffffe
  4110ec:	str	w8, [x0, #44]
  4110f0:	mov	w0, #0x1                   	// #1
  4110f4:	ldp	x29, x30, [sp], #16
  4110f8:	ret
  4110fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  411100:	adrp	x1, 442000 <ferror@plt+0x3e020>
  411104:	adrp	x2, 442000 <ferror@plt+0x3e020>
  411108:	add	x0, x0, #0xf7f
  41110c:	add	x1, x1, #0xc21
  411110:	add	x2, x2, #0x5bf
  411114:	bl	415dcc <ferror@plt+0x11dec>
  411118:	mov	w0, wzr
  41111c:	ldp	x29, x30, [sp], #16
  411120:	ret
  411124:	stp	x29, x30, [sp, #-48]!
  411128:	stp	x22, x21, [sp, #16]
  41112c:	stp	x20, x19, [sp, #32]
  411130:	mov	x29, sp
  411134:	cbz	x0, 411264 <ferror@plt+0xd284>
  411138:	ldrb	w8, [x0, #44]
  41113c:	mov	x21, x0
  411140:	tbz	w8, #0, 411280 <ferror@plt+0xd2a0>
  411144:	mov	w0, #0x8                   	// #8
  411148:	mov	w20, w2
  41114c:	mov	w22, w1
  411150:	bl	414b40 <ferror@plt+0x10b60>
  411154:	str	w22, [x0]
  411158:	strh	w20, [x0, #4]
  41115c:	strh	wzr, [x0, #6]
  411160:	ldr	x20, [x21, #32]
  411164:	mov	x19, x0
  411168:	cbz	x20, 4111e0 <ferror@plt+0xd200>
  41116c:	mov	x0, x20
  411170:	bl	432588 <ferror@plt+0x2e5a8>
  411174:	ldr	x8, [x21, #88]
  411178:	mov	x1, x19
  41117c:	ldr	x0, [x8, #24]
  411180:	bl	41ffec <ferror@plt+0x1c00c>
  411184:	ldr	x8, [x21, #88]
  411188:	str	x0, [x8, #24]
  41118c:	ldrb	w8, [x21, #44]
  411190:	tbnz	w8, #6, 411248 <ferror@plt+0xd268>
  411194:	ldr	w21, [x21, #40]
  411198:	mov	w0, #0x20                  	// #32
  41119c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4111a0:	strh	wzr, [x19, #6]
  4111a4:	str	x19, [x0]
  4111a8:	str	w21, [x0, #24]
  4111ac:	mov	x8, x20
  4111b0:	ldr	x9, [x8, #104]!
  4111b4:	cbz	x9, 4111fc <ferror@plt+0xd21c>
  4111b8:	ldr	w10, [x9, #24]
  4111bc:	cmp	w10, w21
  4111c0:	b.le	41120c <ferror@plt+0xd22c>
  4111c4:	mov	x10, x9
  4111c8:	ldr	x9, [x9, #8]
  4111cc:	cbz	x9, 411200 <ferror@plt+0xd220>
  4111d0:	ldr	w11, [x9, #24]
  4111d4:	cmp	w11, w21
  4111d8:	b.gt	4111c4 <ferror@plt+0xd1e4>
  4111dc:	b	411210 <ferror@plt+0xd230>
  4111e0:	ldr	x8, [x21, #88]
  4111e4:	mov	x1, x19
  4111e8:	ldr	x0, [x8, #24]
  4111ec:	bl	41ffec <ferror@plt+0x1c00c>
  4111f0:	ldr	x8, [x21, #88]
  4111f4:	str	x0, [x8, #24]
  4111f8:	b	411250 <ferror@plt+0xd270>
  4111fc:	mov	x10, xzr
  411200:	mov	x9, xzr
  411204:	add	x11, x20, #0x60
  411208:	b	411214 <ferror@plt+0xd234>
  41120c:	mov	x10, xzr
  411210:	add	x11, x9, #0x10
  411214:	str	x0, [x11]
  411218:	stp	x9, x10, [x0, #8]
  41121c:	add	x9, x10, #0x8
  411220:	cmp	x10, #0x0
  411224:	csel	x8, x8, x9, eq  // eq = none
  411228:	str	x0, [x8]
  41122c:	ldr	w8, [x20, #112]
  411230:	ldr	x0, [x20, #136]
  411234:	mov	w9, #0x1                   	// #1
  411238:	str	w9, [x20, #152]
  41123c:	add	w8, w8, #0x1
  411240:	str	w8, [x20, #112]
  411244:	bl	4316e4 <ferror@plt+0x2d704>
  411248:	mov	x0, x20
  41124c:	bl	432634 <ferror@plt+0x2e654>
  411250:	mov	x0, x19
  411254:	ldp	x20, x19, [sp, #32]
  411258:	ldp	x22, x21, [sp, #16]
  41125c:	ldp	x29, x30, [sp], #48
  411260:	ret
  411264:	adrp	x0, 447000 <ferror@plt+0x43020>
  411268:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41126c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  411270:	add	x0, x0, #0xf7f
  411274:	add	x1, x1, #0xc67
  411278:	add	x2, x2, #0x77f
  41127c:	b	411298 <ferror@plt+0xd2b8>
  411280:	adrp	x0, 447000 <ferror@plt+0x43020>
  411284:	adrp	x1, 442000 <ferror@plt+0x3e020>
  411288:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41128c:	add	x0, x0, #0xf7f
  411290:	add	x1, x1, #0xc67
  411294:	add	x2, x2, #0x6c1
  411298:	bl	415dcc <ferror@plt+0x11dec>
  41129c:	mov	x19, xzr
  4112a0:	b	411250 <ferror@plt+0xd270>
  4112a4:	stp	x29, x30, [sp, #-48]!
  4112a8:	str	x21, [sp, #16]
  4112ac:	stp	x20, x19, [sp, #32]
  4112b0:	mov	x29, sp
  4112b4:	cbz	x0, 411314 <ferror@plt+0xd334>
  4112b8:	ldr	x8, [x0, #88]
  4112bc:	mov	x21, x0
  4112c0:	mov	w19, w2
  4112c4:	mov	x20, x1
  4112c8:	ldr	x0, [x8, #24]
  4112cc:	bl	420524 <ferror@plt+0x1c544>
  4112d0:	cbz	x0, 411330 <ferror@plt+0xd350>
  4112d4:	ldr	x8, [x21, #32]
  4112d8:	strh	w19, [x20, #4]
  4112dc:	cbz	x8, 411304 <ferror@plt+0xd324>
  4112e0:	dmb	ish
  4112e4:	ldr	w9, [x8, #48]
  4112e8:	cmp	w9, #0x0
  4112ec:	b.le	41134c <ferror@plt+0xd36c>
  4112f0:	ldr	x0, [x8, #136]
  4112f4:	ldp	x20, x19, [sp, #32]
  4112f8:	ldr	x21, [sp, #16]
  4112fc:	ldp	x29, x30, [sp], #48
  411300:	b	4316e4 <ferror@plt+0x2d704>
  411304:	ldp	x20, x19, [sp, #32]
  411308:	ldr	x21, [sp, #16]
  41130c:	ldp	x29, x30, [sp], #48
  411310:	ret
  411314:	adrp	x0, 447000 <ferror@plt+0x43020>
  411318:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41131c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  411320:	add	x0, x0, #0xf7f
  411324:	add	x1, x1, #0xca4
  411328:	add	x2, x2, #0x77f
  41132c:	b	411364 <ferror@plt+0xd384>
  411330:	adrp	x0, 447000 <ferror@plt+0x43020>
  411334:	adrp	x1, 442000 <ferror@plt+0x3e020>
  411338:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41133c:	add	x0, x0, #0xf7f
  411340:	add	x1, x1, #0xca4
  411344:	add	x2, x2, #0xce4
  411348:	b	411364 <ferror@plt+0xd384>
  41134c:	adrp	x0, 447000 <ferror@plt+0x43020>
  411350:	adrp	x1, 443000 <ferror@plt+0x3f020>
  411354:	adrp	x2, 442000 <ferror@plt+0x3e020>
  411358:	add	x0, x0, #0xf7f
  41135c:	add	x1, x1, #0x1f9
  411360:	add	x2, x2, #0x491
  411364:	ldp	x20, x19, [sp, #32]
  411368:	ldr	x21, [sp, #16]
  41136c:	ldp	x29, x30, [sp], #48
  411370:	b	415dcc <ferror@plt+0x11dec>
  411374:	stp	x29, x30, [sp, #-32]!
  411378:	str	x19, [sp, #16]
  41137c:	mov	x29, sp
  411380:	cbnz	x0, 4113b4 <ferror@plt+0xd3d4>
  411384:	adrp	x19, 491000 <ferror@plt+0x8d020>
  411388:	add	x19, x19, #0xa10
  41138c:	mov	x0, x19
  411390:	bl	432588 <ferror@plt+0x2e5a8>
  411394:	ldr	x8, [x19, #8]
  411398:	cbnz	x8, 4113a8 <ferror@plt+0xd3c8>
  41139c:	bl	40edd0 <ferror@plt+0xadf0>
  4113a0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4113a4:	str	x0, [x8, #2584]
  4113a8:	mov	x0, x19
  4113ac:	bl	432634 <ferror@plt+0x2e654>
  4113b0:	ldr	x0, [x19, #8]
  4113b4:	dmb	ish
  4113b8:	ldr	w8, [x0, #48]
  4113bc:	cmp	w8, #0x0
  4113c0:	b.le	4113d4 <ferror@plt+0xd3f4>
  4113c4:	ldr	x0, [x0, #136]
  4113c8:	ldr	x19, [sp, #16]
  4113cc:	ldp	x29, x30, [sp], #32
  4113d0:	b	4316e4 <ferror@plt+0x2d704>
  4113d4:	ldr	x19, [sp, #16]
  4113d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4113dc:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4113e0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4113e4:	add	x0, x0, #0xf7f
  4113e8:	add	x1, x1, #0x1f9
  4113ec:	add	x2, x2, #0x491
  4113f0:	ldp	x29, x30, [sp], #32
  4113f4:	b	415dcc <ferror@plt+0x11dec>
  4113f8:	stp	x29, x30, [sp, #-48]!
  4113fc:	str	x21, [sp, #16]
  411400:	stp	x20, x19, [sp, #32]
  411404:	mov	x29, sp
  411408:	cbz	x0, 411500 <ferror@plt+0xd520>
  41140c:	ldr	x8, [x0, #88]
  411410:	mov	x21, x0
  411414:	mov	x19, x1
  411418:	ldr	x0, [x8, #24]
  41141c:	bl	420524 <ferror@plt+0x1c544>
  411420:	cbz	x0, 41151c <ferror@plt+0xd53c>
  411424:	ldr	x20, [x21, #32]
  411428:	cbz	x20, 4114d4 <ferror@plt+0xd4f4>
  41142c:	mov	x0, x20
  411430:	bl	432588 <ferror@plt+0x2e5a8>
  411434:	ldr	x8, [x21, #88]
  411438:	mov	x1, x19
  41143c:	ldr	x0, [x8, #24]
  411440:	bl	42019c <ferror@plt+0x1c1bc>
  411444:	ldr	x8, [x21, #88]
  411448:	str	x0, [x8, #24]
  41144c:	ldrb	w8, [x21, #44]
  411450:	tbnz	w8, #6, 4114c8 <ferror@plt+0xd4e8>
  411454:	mov	x8, x20
  411458:	ldr	x10, [x8, #96]!
  41145c:	mov	x11, xzr
  411460:	cbz	x10, 4114b8 <ferror@plt+0xd4d8>
  411464:	mov	x9, x11
  411468:	ldr	x11, [x10]
  41146c:	mov	x1, x10
  411470:	ldr	x10, [x10, #16]
  411474:	cmp	x11, x19
  411478:	mov	x11, x1
  41147c:	b.ne	411460 <ferror@plt+0xd480>  // b.any
  411480:	add	x11, x9, #0x10
  411484:	cmp	x9, #0x0
  411488:	add	x12, x20, #0x68
  41148c:	add	x13, x10, #0x8
  411490:	csel	x8, x8, x11, eq  // eq = none
  411494:	cmp	x10, #0x0
  411498:	str	x10, [x8]
  41149c:	csel	x8, x12, x13, eq  // eq = none
  4114a0:	mov	w0, #0x20                  	// #32
  4114a4:	str	x9, [x8]
  4114a8:	bl	41efb0 <ferror@plt+0x1afd0>
  4114ac:	ldr	w8, [x20, #112]
  4114b0:	sub	w8, w8, #0x1
  4114b4:	str	w8, [x20, #112]
  4114b8:	ldr	x0, [x20, #136]
  4114bc:	mov	w8, #0x1                   	// #1
  4114c0:	str	w8, [x20, #152]
  4114c4:	bl	4316e4 <ferror@plt+0x2d704>
  4114c8:	mov	x0, x20
  4114cc:	bl	432634 <ferror@plt+0x2e654>
  4114d0:	b	4114ec <ferror@plt+0xd50c>
  4114d4:	ldr	x8, [x21, #88]
  4114d8:	mov	x1, x19
  4114dc:	ldr	x0, [x8, #24]
  4114e0:	bl	42019c <ferror@plt+0x1c1bc>
  4114e4:	ldr	x8, [x21, #88]
  4114e8:	str	x0, [x8, #24]
  4114ec:	mov	x0, x19
  4114f0:	ldp	x20, x19, [sp, #32]
  4114f4:	ldr	x21, [sp, #16]
  4114f8:	ldp	x29, x30, [sp], #48
  4114fc:	b	414cbc <ferror@plt+0x10cdc>
  411500:	adrp	x0, 447000 <ferror@plt+0x43020>
  411504:	adrp	x1, 442000 <ferror@plt+0x3e020>
  411508:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41150c:	add	x0, x0, #0xf7f
  411510:	add	x1, x1, #0xd0a
  411514:	add	x2, x2, #0x77f
  411518:	b	411534 <ferror@plt+0xd554>
  41151c:	adrp	x0, 447000 <ferror@plt+0x43020>
  411520:	adrp	x1, 442000 <ferror@plt+0x3e020>
  411524:	adrp	x2, 442000 <ferror@plt+0x3e020>
  411528:	add	x0, x0, #0xf7f
  41152c:	add	x1, x1, #0xd0a
  411530:	add	x2, x2, #0xce4
  411534:	ldp	x20, x19, [sp, #32]
  411538:	ldr	x21, [sp, #16]
  41153c:	ldp	x29, x30, [sp], #48
  411540:	b	415dcc <ferror@plt+0x11dec>
  411544:	stp	x29, x30, [sp, #-32]!
  411548:	str	x19, [sp, #16]
  41154c:	mov	x29, sp
  411550:	cbz	x0, 411578 <ferror@plt+0xd598>
  411554:	ldr	x8, [x0, #88]
  411558:	mov	x19, x1
  41155c:	ldr	x0, [x8, #24]
  411560:	bl	420524 <ferror@plt+0x1c544>
  411564:	cbz	x0, 411594 <ferror@plt+0xd5b4>
  411568:	ldrh	w0, [x19, #6]
  41156c:	ldr	x19, [sp, #16]
  411570:	ldp	x29, x30, [sp], #32
  411574:	ret
  411578:	adrp	x0, 447000 <ferror@plt+0x43020>
  41157c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  411580:	adrp	x2, 442000 <ferror@plt+0x3e020>
  411584:	add	x0, x0, #0xf7f
  411588:	add	x1, x1, #0xd3c
  41158c:	add	x2, x2, #0x77f
  411590:	b	4115ac <ferror@plt+0xd5cc>
  411594:	adrp	x0, 447000 <ferror@plt+0x43020>
  411598:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41159c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4115a0:	add	x0, x0, #0xf7f
  4115a4:	add	x1, x1, #0xd3c
  4115a8:	add	x2, x2, #0xce4
  4115ac:	bl	415dcc <ferror@plt+0x11dec>
  4115b0:	mov	w0, wzr
  4115b4:	ldr	x19, [sp, #16]
  4115b8:	ldp	x29, x30, [sp], #32
  4115bc:	ret
  4115c0:	sub	sp, sp, #0x30
  4115c4:	stp	x29, x30, [sp, #16]
  4115c8:	str	x19, [sp, #32]
  4115cc:	add	x29, sp, #0x10
  4115d0:	cbz	x0, 4115fc <ferror@plt+0xd61c>
  4115d4:	mov	x19, x0
  4115d8:	mov	x0, sp
  4115dc:	mov	x1, xzr
  4115e0:	bl	403900 <gettimeofday@plt>
  4115e4:	ldr	q0, [sp]
  4115e8:	str	q0, [x19]
  4115ec:	ldr	x19, [sp, #32]
  4115f0:	ldp	x29, x30, [sp, #16]
  4115f4:	add	sp, sp, #0x30
  4115f8:	ret
  4115fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  411600:	adrp	x1, 442000 <ferror@plt+0x3e020>
  411604:	adrp	x2, 442000 <ferror@plt+0x3e020>
  411608:	add	x0, x0, #0xf7f
  41160c:	add	x1, x1, #0xd75
  411610:	add	x2, x2, #0xd99
  411614:	bl	415dcc <ferror@plt+0x11dec>
  411618:	ldr	x19, [sp, #32]
  41161c:	ldp	x29, x30, [sp, #16]
  411620:	add	sp, sp, #0x30
  411624:	ret
  411628:	sub	sp, sp, #0x20
  41162c:	mov	x0, sp
  411630:	mov	x1, xzr
  411634:	stp	x29, x30, [sp, #16]
  411638:	add	x29, sp, #0x10
  41163c:	bl	403900 <gettimeofday@plt>
  411640:	ldp	x8, x9, [sp]
  411644:	ldp	x29, x30, [sp, #16]
  411648:	mov	w10, #0x4240                	// #16960
  41164c:	movk	w10, #0xf, lsl #16
  411650:	madd	x0, x8, x10, x9
  411654:	add	sp, sp, #0x20
  411658:	ret
  41165c:	sub	sp, sp, #0x20
  411660:	mov	x1, sp
  411664:	mov	w0, #0x1                   	// #1
  411668:	stp	x29, x30, [sp, #16]
  41166c:	add	x29, sp, #0x10
  411670:	bl	4036a0 <clock_gettime@plt>
  411674:	ldr	x8, [sp]
  411678:	mov	x9, #0x5fff                	// #24575
  41167c:	movk	x9, #0x758a, lsl #16
  411680:	mov	x10, #0xbfff                	// #49151
  411684:	movk	x9, #0x20ce, lsl #32
  411688:	movk	x10, #0xeb14, lsl #16
  41168c:	movk	x9, #0x461, lsl #48
  411690:	movk	x10, #0x419c, lsl #32
  411694:	add	x9, x8, x9
  411698:	movk	x10, #0x8c2, lsl #48
  41169c:	cmp	x9, x10
  4116a0:	b.cs	4116dc <ferror@plt+0xd6fc>  // b.hs, b.nlast
  4116a4:	ldr	x9, [sp, #8]
  4116a8:	mov	x11, #0xf7cf                	// #63439
  4116ac:	movk	x11, #0xe353, lsl #16
  4116b0:	movk	x11, #0x9ba5, lsl #32
  4116b4:	movk	x11, #0x20c4, lsl #48
  4116b8:	smulh	x9, x9, x11
  4116bc:	ldp	x29, x30, [sp, #16]
  4116c0:	mov	w10, #0x4240                	// #16960
  4116c4:	asr	x11, x9, #7
  4116c8:	movk	w10, #0xf, lsl #16
  4116cc:	add	x9, x11, x9, lsr #63
  4116d0:	madd	x0, x8, x10, x9
  4116d4:	add	sp, sp, #0x20
  4116d8:	ret
  4116dc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4116e0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4116e4:	adrp	x3, 442000 <ferror@plt+0x3e020>
  4116e8:	adrp	x4, 442000 <ferror@plt+0x3e020>
  4116ec:	add	x0, x0, #0xf7f
  4116f0:	add	x1, x1, #0xda8
  4116f4:	add	x3, x3, #0xdb0
  4116f8:	add	x4, x4, #0xdc5
  4116fc:	mov	w2, #0xa0d                 	// #2573
  411700:	bl	427628 <ferror@plt+0x23648>
  411704:	stp	x29, x30, [sp, #-32]!
  411708:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41170c:	add	x0, x0, #0x690
  411710:	str	x19, [sp, #16]
  411714:	mov	x29, sp
  411718:	bl	432e00 <ferror@plt+0x2ee20>
  41171c:	mov	x19, x0
  411720:	cbz	x0, 411734 <ferror@plt+0xd754>
  411724:	ldr	w0, [x19]
  411728:	ldr	x19, [sp, #16]
  41172c:	ldp	x29, x30, [sp], #32
  411730:	ret
  411734:	mov	w0, #0x10                  	// #16
  411738:	bl	41ef2c <ferror@plt+0x1af4c>
  41173c:	mov	x19, x0
  411740:	adrp	x0, 491000 <ferror@plt+0x8d020>
  411744:	add	x0, x0, #0x690
  411748:	mov	x1, x19
  41174c:	bl	432ecc <ferror@plt+0x2eeec>
  411750:	ldr	w0, [x19]
  411754:	ldr	x19, [sp, #16]
  411758:	ldp	x29, x30, [sp], #32
  41175c:	ret
  411760:	stp	x29, x30, [sp, #-32]!
  411764:	adrp	x0, 491000 <ferror@plt+0x8d020>
  411768:	add	x0, x0, #0x690
  41176c:	str	x19, [sp, #16]
  411770:	mov	x29, sp
  411774:	bl	432e00 <ferror@plt+0x2ee20>
  411778:	mov	x19, x0
  41177c:	cbz	x0, 411798 <ferror@plt+0xd7b8>
  411780:	ldr	x8, [x19, #8]
  411784:	cbz	x8, 4117bc <ferror@plt+0xd7dc>
  411788:	ldr	x0, [x8]
  41178c:	ldr	x19, [sp, #16]
  411790:	ldp	x29, x30, [sp], #32
  411794:	ret
  411798:	mov	w0, #0x10                  	// #16
  41179c:	bl	41ef2c <ferror@plt+0x1af4c>
  4117a0:	mov	x19, x0
  4117a4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4117a8:	add	x0, x0, #0x690
  4117ac:	mov	x1, x19
  4117b0:	bl	432ecc <ferror@plt+0x2eeec>
  4117b4:	ldr	x8, [x19, #8]
  4117b8:	cbnz	x8, 411788 <ferror@plt+0xd7a8>
  4117bc:	mov	x0, xzr
  4117c0:	ldr	x19, [sp, #16]
  4117c4:	ldp	x29, x30, [sp], #32
  4117c8:	ret
  4117cc:	ldr	w8, [x0, #44]
  4117d0:	mvn	w8, w8
  4117d4:	and	w0, w8, #0x1
  4117d8:	ret
  4117dc:	sub	sp, sp, #0x40
  4117e0:	stp	x29, x30, [sp, #16]
  4117e4:	stp	x22, x21, [sp, #32]
  4117e8:	stp	x20, x19, [sp, #48]
  4117ec:	add	x29, sp, #0x10
  4117f0:	mov	x19, x2
  4117f4:	mov	x22, x1
  4117f8:	mov	x20, x0
  4117fc:	bl	429794 <ferror@plt+0x257b4>
  411800:	mov	x21, x0
  411804:	cbnz	x20, 411838 <ferror@plt+0xd858>
  411808:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41180c:	add	x20, x20, #0xa10
  411810:	mov	x0, x20
  411814:	bl	432588 <ferror@plt+0x2e5a8>
  411818:	ldr	x8, [x20, #8]
  41181c:	cbnz	x8, 41182c <ferror@plt+0xd84c>
  411820:	bl	40edd0 <ferror@plt+0xadf0>
  411824:	adrp	x8, 491000 <ferror@plt+0x8d020>
  411828:	str	x0, [x8, #2584]
  41182c:	mov	x0, x20
  411830:	bl	432634 <ferror@plt+0x2e654>
  411834:	ldr	x20, [x20, #8]
  411838:	cmp	x20, x19
  41183c:	b.eq	411848 <ferror@plt+0xd868>  // b.none
  411840:	mov	x0, x20
  411844:	bl	432588 <ferror@plt+0x2e5a8>
  411848:	ldr	x8, [x20, #24]
  41184c:	cbz	x8, 4118b4 <ferror@plt+0xd8d4>
  411850:	cmp	x8, x21
  411854:	b.eq	4118b4 <ferror@plt+0xd8d4>  // b.none
  411858:	stp	x22, x19, [sp]
  41185c:	ldr	x0, [x20, #40]
  411860:	mov	x1, sp
  411864:	bl	41ff70 <ferror@plt+0x1bf90>
  411868:	cmp	x20, x19
  41186c:	str	x0, [x20, #40]
  411870:	b.eq	411894 <ferror@plt+0xd8b4>  // b.none
  411874:	mov	x0, x20
  411878:	bl	432634 <ferror@plt+0x2e654>
  41187c:	mov	x0, x22
  411880:	mov	x1, x19
  411884:	bl	432b10 <ferror@plt+0x2eb30>
  411888:	mov	x0, x20
  41188c:	bl	432588 <ferror@plt+0x2e5a8>
  411890:	b	4118a0 <ferror@plt+0xd8c0>
  411894:	mov	x0, x22
  411898:	mov	x1, x19
  41189c:	bl	432b10 <ferror@plt+0x2eb30>
  4118a0:	ldr	x0, [x20, #40]
  4118a4:	mov	x1, sp
  4118a8:	bl	42019c <ferror@plt+0x1c1bc>
  4118ac:	ldr	x8, [x20, #24]
  4118b0:	str	x0, [x20, #40]
  4118b4:	cbz	x8, 4118d0 <ferror@plt+0xd8f0>
  4118b8:	cmp	x8, x21
  4118bc:	b.eq	4118dc <ferror@plt+0xd8fc>  // b.none
  4118c0:	mov	w21, wzr
  4118c4:	cmp	x20, x19
  4118c8:	b.ne	4118f4 <ferror@plt+0xd914>  // b.any
  4118cc:	b	4118fc <ferror@plt+0xd91c>
  4118d0:	ldr	w8, [x20, #32]
  4118d4:	str	x21, [x20, #24]
  4118d8:	cbnz	w8, 411914 <ferror@plt+0xd934>
  4118dc:	ldr	w8, [x20, #32]
  4118e0:	mov	w21, #0x1                   	// #1
  4118e4:	add	w8, w8, #0x1
  4118e8:	str	w8, [x20, #32]
  4118ec:	cmp	x20, x19
  4118f0:	b.eq	4118fc <ferror@plt+0xd91c>  // b.none
  4118f4:	mov	x0, x20
  4118f8:	bl	432634 <ferror@plt+0x2e654>
  4118fc:	mov	w0, w21
  411900:	ldp	x20, x19, [sp, #48]
  411904:	ldp	x22, x21, [sp, #32]
  411908:	ldp	x29, x30, [sp, #16]
  41190c:	add	sp, sp, #0x40
  411910:	ret
  411914:	adrp	x0, 447000 <ferror@plt+0x43020>
  411918:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41191c:	adrp	x3, 442000 <ferror@plt+0x3e020>
  411920:	adrp	x4, 442000 <ferror@plt+0x3e020>
  411924:	add	x0, x0, #0xf7f
  411928:	add	x1, x1, #0xda8
  41192c:	add	x3, x3, #0xe60
  411930:	add	x4, x4, #0xe46
  411934:	mov	w2, #0xca8                 	// #3240
  411938:	bl	427628 <ferror@plt+0x23648>
  41193c:	sub	sp, sp, #0x80
  411940:	stp	x20, x19, [sp, #112]
  411944:	mov	x19, x1
  411948:	mov	x20, x0
  41194c:	stp	x29, x30, [sp, #32]
  411950:	stp	x28, x27, [sp, #48]
  411954:	stp	x26, x25, [sp, #64]
  411958:	stp	x24, x23, [sp, #80]
  41195c:	stp	x22, x21, [sp, #96]
  411960:	add	x29, sp, #0x20
  411964:	cbnz	x0, 411998 <ferror@plt+0xd9b8>
  411968:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41196c:	add	x20, x20, #0xa10
  411970:	mov	x0, x20
  411974:	bl	432588 <ferror@plt+0x2e5a8>
  411978:	ldr	x8, [x20, #8]
  41197c:	cbnz	x8, 41198c <ferror@plt+0xd9ac>
  411980:	bl	40edd0 <ferror@plt+0xadf0>
  411984:	adrp	x8, 491000 <ferror@plt+0x8d020>
  411988:	str	x0, [x8, #2584]
  41198c:	mov	x0, x20
  411990:	bl	432634 <ferror@plt+0x2e654>
  411994:	ldr	x20, [x20, #8]
  411998:	mov	x0, x20
  41199c:	bl	432588 <ferror@plt+0x2e5a8>
  4119a0:	ldr	w8, [x20, #88]
  4119a4:	str	wzr, [x20, #176]
  4119a8:	cbz	w8, 4119c8 <ferror@plt+0xd9e8>
  4119ac:	adrp	x0, 442000 <ferror@plt+0x3e020>
  4119b0:	add	x0, x0, #0xe74
  4119b4:	bl	411d0c <ferror@plt+0xdd2c>
  4119b8:	mov	x0, x20
  4119bc:	bl	432634 <ferror@plt+0x2e654>
  4119c0:	mov	w0, wzr
  4119c4:	b	411cc4 <ferror@plt+0xdce4>
  4119c8:	ldr	x0, [x20, #56]
  4119cc:	ldr	w8, [x0, #8]
  4119d0:	cbz	w8, 411a24 <ferror@plt+0xda44>
  4119d4:	mov	x21, xzr
  4119d8:	b	411a00 <ferror@plt+0xda20>
  4119dc:	mov	w2, #0x1                   	// #1
  4119e0:	mov	x0, x8
  4119e4:	mov	x1, x20
  4119e8:	bl	410bf8 <ferror@plt+0xcc18>
  4119ec:	ldr	x0, [x20, #56]
  4119f0:	ldr	w8, [x0, #8]
  4119f4:	add	x21, x21, #0x1
  4119f8:	cmp	x21, x8
  4119fc:	b.cs	411a24 <ferror@plt+0xda44>  // b.hs, b.nlast
  411a00:	ldr	x8, [x0]
  411a04:	ldr	x8, [x8, x21, lsl #3]
  411a08:	cbz	x8, 4119f0 <ferror@plt+0xda10>
  411a0c:	ldr	w9, [x8, #24]
  411a10:	cmp	w9, #0x2
  411a14:	b.cc	4119dc <ferror@plt+0xd9fc>  // b.lo, b.ul, b.last
  411a18:	sub	w9, w9, #0x1
  411a1c:	str	w9, [x8, #24]
  411a20:	b	4119f0 <ferror@plt+0xda10>
  411a24:	mov	w1, wzr
  411a28:	bl	436b80 <ferror@plt+0x32ba0>
  411a2c:	mov	x21, xzr
  411a30:	mov	x26, xzr
  411a34:	mov	w23, wzr
  411a38:	mov	w25, #0xffffffff            	// #-1
  411a3c:	add	x27, x20, #0x50
  411a40:	mov	w24, #0x7fffffff            	// #2147483647
  411a44:	mov	w28, #0x41                  	// #65
  411a48:	str	w25, [x20, #64]
  411a4c:	b	411a54 <ferror@plt+0xda74>
  411a50:	str	w8, [x20, #64]
  411a54:	mov	x0, x21
  411a58:	cbz	x21, 411a64 <ferror@plt+0xda84>
  411a5c:	ldr	x21, [x0, #72]
  411a60:	cbnz	x21, 411a90 <ferror@plt+0xdab0>
  411a64:	add	x8, x26, #0x8
  411a68:	cmp	x26, #0x0
  411a6c:	csel	x8, x27, x8, eq  // eq = none
  411a70:	ldr	x26, [x8]
  411a74:	cbz	x26, 411a88 <ferror@plt+0xdaa8>
  411a78:	ldr	x8, [x26]
  411a7c:	ldr	x21, [x8]
  411a80:	cbnz	x0, 411a90 <ferror@plt+0xdab0>
  411a84:	b	411aa4 <ferror@plt+0xdac4>
  411a88:	mov	x21, xzr
  411a8c:	cbz	x0, 411aa4 <ferror@plt+0xdac4>
  411a90:	ldr	w8, [x0, #24]
  411a94:	cmp	w8, #0x2
  411a98:	b.cc	411aac <ferror@plt+0xdacc>  // b.lo, b.ul, b.last
  411a9c:	sub	w8, w8, #0x1
  411aa0:	str	w8, [x0, #24]
  411aa4:	cbnz	x21, 411abc <ferror@plt+0xdadc>
  411aa8:	b	411cac <ferror@plt+0xdccc>
  411aac:	mov	w2, #0x1                   	// #1
  411ab0:	mov	x1, x20
  411ab4:	bl	410bf8 <ferror@plt+0xcc18>
  411ab8:	cbz	x21, 411cac <ferror@plt+0xdccc>
  411abc:	ldr	w8, [x21, #24]
  411ac0:	add	w9, w8, #0x1
  411ac4:	str	w9, [x21, #24]
  411ac8:	str	w25, [sp, #12]
  411acc:	ldr	w10, [x21, #44]
  411ad0:	and	w11, w10, w28
  411ad4:	cmp	w11, #0x1
  411ad8:	b.ne	411a54 <ferror@plt+0xda74>  // b.any
  411adc:	cmp	w23, #0x1
  411ae0:	b.lt	411af0 <ferror@plt+0xdb10>  // b.tstop
  411ae4:	ldr	w11, [x21, #40]
  411ae8:	cmp	w11, w24
  411aec:	b.gt	411c8c <ferror@plt+0xdcac>
  411af0:	tbnz	w10, #4, 411c5c <ferror@plt+0xdc7c>
  411af4:	ldr	x8, [x21, #16]
  411af8:	ldr	x22, [x8]
  411afc:	cbz	x22, 411b54 <ferror@plt+0xdb74>
  411b00:	ldr	w8, [x20, #88]
  411b04:	mov	x0, x20
  411b08:	add	w8, w8, #0x1
  411b0c:	str	w8, [x20, #88]
  411b10:	bl	432634 <ferror@plt+0x2e654>
  411b14:	add	x1, sp, #0xc
  411b18:	mov	x0, x21
  411b1c:	blr	x22
  411b20:	mov	w22, w0
  411b24:	mov	x0, x20
  411b28:	bl	432588 <ferror@plt+0x2e5a8>
  411b2c:	ldr	w8, [x20, #88]
  411b30:	sub	w8, w8, #0x1
  411b34:	str	w8, [x20, #88]
  411b38:	mov	x8, x21
  411b3c:	cbnz	w22, 411c44 <ferror@plt+0xdc64>
  411b40:	ldr	x8, [x21, #88]
  411b44:	ldr	x8, [x8, #16]
  411b48:	cmn	x8, #0x1
  411b4c:	b.ne	411b68 <ferror@plt+0xdb88>  // b.any
  411b50:	b	411c5c <ferror@plt+0xdc7c>
  411b54:	str	w25, [sp, #12]
  411b58:	ldr	x8, [x21, #88]
  411b5c:	ldr	x8, [x8, #16]
  411b60:	cmn	x8, #0x1
  411b64:	b.eq	411c5c <ferror@plt+0xdc7c>  // b.none
  411b68:	ldr	w9, [x20, #176]
  411b6c:	cbz	w9, 411bb8 <ferror@plt+0xdbd8>
  411b70:	ldr	x9, [x20, #168]
  411b74:	subs	x8, x8, x9
  411b78:	b.le	411c3c <ferror@plt+0xdc5c>
  411b7c:	mov	x10, #0xf7cf                	// #63439
  411b80:	movk	x10, #0xe353, lsl #16
  411b84:	movk	x10, #0x9ba5, lsl #32
  411b88:	add	x8, x8, #0x3e7
  411b8c:	ldr	w9, [sp, #12]
  411b90:	movk	x10, #0x20c4, lsl #48
  411b94:	smulh	x8, x8, x10
  411b98:	lsr	x10, x8, #63
  411b9c:	lsr	x8, x8, #7
  411ba0:	add	w8, w8, w10
  411ba4:	tbnz	w9, #31, 411bb0 <ferror@plt+0xdbd0>
  411ba8:	cmp	w9, w8
  411bac:	b.le	411c5c <ferror@plt+0xdc7c>
  411bb0:	str	w8, [sp, #12]
  411bb4:	b	411c5c <ferror@plt+0xdc7c>
  411bb8:	add	x1, sp, #0x10
  411bbc:	mov	w0, #0x1                   	// #1
  411bc0:	bl	4036a0 <clock_gettime@plt>
  411bc4:	ldr	x8, [sp, #16]
  411bc8:	mov	x9, #0x5fff                	// #24575
  411bcc:	movk	x9, #0x758a, lsl #16
  411bd0:	mov	x10, #0xbfff                	// #49151
  411bd4:	movk	x9, #0x20ce, lsl #32
  411bd8:	movk	x10, #0xeb14, lsl #16
  411bdc:	movk	x9, #0x461, lsl #48
  411be0:	movk	x10, #0x419c, lsl #32
  411be4:	add	x9, x8, x9
  411be8:	movk	x10, #0x8c2, lsl #48
  411bec:	cmp	x9, x10
  411bf0:	b.cs	411ce4 <ferror@plt+0xdd04>  // b.hs, b.nlast
  411bf4:	mov	w10, #0x1                   	// #1
  411bf8:	ldr	x9, [sp, #24]
  411bfc:	str	w10, [x20, #176]
  411c00:	mov	x10, #0xf7cf                	// #63439
  411c04:	movk	x10, #0xe353, lsl #16
  411c08:	movk	x10, #0x9ba5, lsl #32
  411c0c:	movk	x10, #0x20c4, lsl #48
  411c10:	smulh	x9, x9, x10
  411c14:	asr	x10, x9, #7
  411c18:	add	x9, x10, x9, lsr #63
  411c1c:	mov	w10, #0x4240                	// #16960
  411c20:	movk	w10, #0xf, lsl #16
  411c24:	madd	x9, x8, x10, x9
  411c28:	str	x9, [x20, #168]
  411c2c:	ldr	x8, [x21, #88]
  411c30:	ldr	x8, [x8, #16]
  411c34:	subs	x8, x8, x9
  411c38:	b.gt	411b7c <ferror@plt+0xdb9c>
  411c3c:	mov	x8, x21
  411c40:	str	wzr, [sp, #12]
  411c44:	ldr	w9, [x8, #44]
  411c48:	ldr	x10, [x8, #88]
  411c4c:	orr	w9, w9, #0x10
  411c50:	str	w9, [x8, #44]
  411c54:	ldr	x8, [x10, #8]
  411c58:	cbnz	x8, 411c44 <ferror@plt+0xdc64>
  411c5c:	ldrb	w8, [x21, #44]
  411c60:	tbz	w8, #4, 411c70 <ferror@plt+0xdc90>
  411c64:	ldr	w24, [x21, #40]
  411c68:	add	w23, w23, #0x1
  411c6c:	str	wzr, [x20, #64]
  411c70:	ldr	w8, [sp, #12]
  411c74:	tbnz	w8, #31, 411a54 <ferror@plt+0xda74>
  411c78:	ldr	w9, [x20, #64]
  411c7c:	tbnz	w9, #31, 411a50 <ferror@plt+0xda70>
  411c80:	cmp	w9, w8
  411c84:	csel	w8, w9, w8, lt  // lt = tstop
  411c88:	b	411a50 <ferror@plt+0xda70>
  411c8c:	cmp	w9, #0x2
  411c90:	b.cc	411c9c <ferror@plt+0xdcbc>  // b.lo, b.ul, b.last
  411c94:	str	w8, [x21, #24]
  411c98:	b	411cac <ferror@plt+0xdccc>
  411c9c:	mov	w2, #0x1                   	// #1
  411ca0:	mov	x0, x21
  411ca4:	mov	x1, x20
  411ca8:	bl	410bf8 <ferror@plt+0xcc18>
  411cac:	mov	x0, x20
  411cb0:	bl	432634 <ferror@plt+0x2e654>
  411cb4:	cbz	x19, 411cbc <ferror@plt+0xdcdc>
  411cb8:	str	w24, [x19]
  411cbc:	cmp	w23, #0x0
  411cc0:	cset	w0, gt
  411cc4:	ldp	x20, x19, [sp, #112]
  411cc8:	ldp	x22, x21, [sp, #96]
  411ccc:	ldp	x24, x23, [sp, #80]
  411cd0:	ldp	x26, x25, [sp, #64]
  411cd4:	ldp	x28, x27, [sp, #48]
  411cd8:	ldp	x29, x30, [sp, #32]
  411cdc:	add	sp, sp, #0x80
  411ce0:	ret
  411ce4:	adrp	x0, 447000 <ferror@plt+0x43020>
  411ce8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  411cec:	adrp	x3, 442000 <ferror@plt+0x3e020>
  411cf0:	adrp	x4, 442000 <ferror@plt+0x3e020>
  411cf4:	add	x0, x0, #0xf7f
  411cf8:	add	x1, x1, #0xda8
  411cfc:	add	x3, x3, #0xdb0
  411d00:	add	x4, x4, #0xdc5
  411d04:	mov	w2, #0xa0d                 	// #2573
  411d08:	bl	427628 <ferror@plt+0x23648>
  411d0c:	sub	sp, sp, #0x120
  411d10:	stp	x29, x30, [sp, #256]
  411d14:	add	x29, sp, #0x100
  411d18:	mov	x9, #0xffffffffffffffc8    	// #-56
  411d1c:	mov	x10, sp
  411d20:	sub	x11, x29, #0x78
  411d24:	movk	x9, #0xff80, lsl #32
  411d28:	add	x12, x29, #0x20
  411d2c:	add	x10, x10, #0x80
  411d30:	add	x11, x11, #0x38
  411d34:	stp	x10, x9, [x29, #-16]
  411d38:	stp	x12, x11, [x29, #-32]
  411d3c:	stp	x1, x2, [x29, #-120]
  411d40:	stp	x3, x4, [x29, #-104]
  411d44:	stp	x5, x6, [x29, #-88]
  411d48:	stur	x7, [x29, #-72]
  411d4c:	stp	q0, q1, [sp]
  411d50:	ldp	q0, q1, [x29, #-32]
  411d54:	mov	x8, x0
  411d58:	adrp	x0, 447000 <ferror@plt+0x43020>
  411d5c:	add	x0, x0, #0xf7f
  411d60:	sub	x3, x29, #0x40
  411d64:	mov	w1, #0x10                  	// #16
  411d68:	mov	x2, x8
  411d6c:	str	x28, [sp, #272]
  411d70:	stp	q2, q3, [sp, #32]
  411d74:	stp	q4, q5, [sp, #64]
  411d78:	stp	q6, q7, [sp, #96]
  411d7c:	stp	q0, q1, [x29, #-64]
  411d80:	bl	4160a0 <ferror@plt+0x120c0>
  411d84:	ldr	x28, [sp, #272]
  411d88:	ldp	x29, x30, [sp, #256]
  411d8c:	add	sp, sp, #0x120
  411d90:	ret
  411d94:	stp	x29, x30, [sp, #-64]!
  411d98:	stp	x24, x23, [sp, #16]
  411d9c:	stp	x22, x21, [sp, #32]
  411da0:	stp	x20, x19, [sp, #48]
  411da4:	mov	x29, sp
  411da8:	mov	w24, w4
  411dac:	mov	x23, x3
  411db0:	mov	x20, x2
  411db4:	mov	w22, w1
  411db8:	mov	x19, x0
  411dbc:	bl	432588 <ferror@plt+0x2e5a8>
  411dc0:	ldr	x8, [x19, #96]
  411dc4:	cbz	x8, 411e1c <ferror@plt+0xde3c>
  411dc8:	mov	x21, xzr
  411dcc:	sxtw	x9, w24
  411dd0:	add	x10, x23, #0x4
  411dd4:	b	411de8 <ferror@plt+0xde08>
  411dd8:	ldr	x8, [x8, #16]
  411ddc:	add	x21, x21, #0x1
  411de0:	add	x10, x10, #0x8
  411de4:	cbz	x8, 411e20 <ferror@plt+0xde40>
  411de8:	ldr	w11, [x8, #24]
  411dec:	cmp	w11, w22
  411df0:	b.gt	411e20 <ferror@plt+0xde40>
  411df4:	cmp	x21, x9
  411df8:	b.ge	411dd8 <ferror@plt+0xddf8>  // b.tcont
  411dfc:	ldr	x11, [x8]
  411e00:	ldr	w12, [x11]
  411e04:	stur	w12, [x10, #-4]
  411e08:	ldrh	w11, [x11, #4]
  411e0c:	strh	wzr, [x10, #2]
  411e10:	and	w11, w11, #0xffffffc7
  411e14:	strh	w11, [x10]
  411e18:	b	411dd8 <ferror@plt+0xddf8>
  411e1c:	mov	w21, wzr
  411e20:	str	wzr, [x19, #152]
  411e24:	cbz	x20, 411e38 <ferror@plt+0xde58>
  411e28:	ldr	w8, [x19, #64]
  411e2c:	str	w8, [x20]
  411e30:	cbz	w8, 411e38 <ferror@plt+0xde58>
  411e34:	str	wzr, [x19, #176]
  411e38:	mov	x0, x19
  411e3c:	bl	432634 <ferror@plt+0x2e654>
  411e40:	mov	w0, w21
  411e44:	ldp	x20, x19, [sp, #48]
  411e48:	ldp	x22, x21, [sp, #32]
  411e4c:	ldp	x24, x23, [sp, #16]
  411e50:	ldp	x29, x30, [sp], #64
  411e54:	ret
  411e58:	sub	sp, sp, #0x70
  411e5c:	stp	x29, x30, [sp, #16]
  411e60:	stp	x28, x27, [sp, #32]
  411e64:	stp	x26, x25, [sp, #48]
  411e68:	stp	x24, x23, [sp, #64]
  411e6c:	stp	x22, x21, [sp, #80]
  411e70:	stp	x20, x19, [sp, #96]
  411e74:	add	x29, sp, #0x10
  411e78:	mov	w22, w3
  411e7c:	mov	x21, x2
  411e80:	mov	w20, w1
  411e84:	mov	x19, x0
  411e88:	bl	432588 <ferror@plt+0x2e5a8>
  411e8c:	ldr	w8, [x19, #88]
  411e90:	cbz	w8, 411ea4 <ferror@plt+0xdec4>
  411e94:	adrp	x0, 442000 <ferror@plt+0x3e020>
  411e98:	add	x0, x0, #0xed4
  411e9c:	bl	411d0c <ferror@plt+0xdd2c>
  411ea0:	b	411ebc <ferror@plt+0xdedc>
  411ea4:	ldrh	w8, [x19, #150]
  411ea8:	cbz	w8, 411eb4 <ferror@plt+0xded4>
  411eac:	ldr	x0, [x19, #136]
  411eb0:	bl	4316a8 <ferror@plt+0x2d6c8>
  411eb4:	ldr	w8, [x19, #152]
  411eb8:	cbz	w8, 411ee8 <ferror@plt+0xdf08>
  411ebc:	mov	x0, x19
  411ec0:	bl	432634 <ferror@plt+0x2e654>
  411ec4:	mov	w0, wzr
  411ec8:	ldp	x20, x19, [sp, #96]
  411ecc:	ldp	x22, x21, [sp, #80]
  411ed0:	ldp	x24, x23, [sp, #64]
  411ed4:	ldp	x26, x25, [sp, #48]
  411ed8:	ldp	x28, x27, [sp, #32]
  411edc:	ldp	x29, x30, [sp, #16]
  411ee0:	add	sp, sp, #0x70
  411ee4:	ret
  411ee8:	cmp	w22, #0x1
  411eec:	b.lt	411f2c <ferror@plt+0xdf4c>  // b.tstop
  411ef0:	add	x10, x19, #0x60
  411ef4:	mov	w8, w22
  411ef8:	add	x9, x21, #0x6
  411efc:	b	411f10 <ferror@plt+0xdf30>
  411f00:	add	x10, x10, #0x10
  411f04:	subs	x8, x8, #0x1
  411f08:	add	x9, x9, #0x8
  411f0c:	b.eq	411f2c <ferror@plt+0xdf4c>  // b.none
  411f10:	ldr	x10, [x10]
  411f14:	ldr	x11, [x10]
  411f18:	ldrh	w12, [x11, #4]
  411f1c:	cbz	w12, 411f00 <ferror@plt+0xdf20>
  411f20:	ldrh	w12, [x9]
  411f24:	strh	w12, [x11, #6]
  411f28:	b	411f00 <ferror@plt+0xdf20>
  411f2c:	mov	x27, #0xf7cf                	// #63439
  411f30:	movk	x27, #0xe353, lsl #16
  411f34:	mov	w28, #0x4240                	// #16960
  411f38:	movk	x27, #0x9ba5, lsl #32
  411f3c:	mov	w23, wzr
  411f40:	mov	x21, xzr
  411f44:	mov	x25, xzr
  411f48:	add	x24, x19, #0x50
  411f4c:	mov	w26, #0x41                  	// #65
  411f50:	movk	w28, #0xf, lsl #16
  411f54:	movk	x27, #0x20c4, lsl #48
  411f58:	b	411f64 <ferror@plt+0xdf84>
  411f5c:	ldrb	w8, [x21, #44]
  411f60:	tbnz	w8, #4, 412114 <ferror@plt+0xe134>
  411f64:	cbz	x21, 411f70 <ferror@plt+0xdf90>
  411f68:	ldr	x22, [x21, #72]
  411f6c:	cbnz	x22, 411f9c <ferror@plt+0xdfbc>
  411f70:	add	x8, x25, #0x8
  411f74:	cmp	x25, #0x0
  411f78:	csel	x8, x24, x8, eq  // eq = none
  411f7c:	ldr	x25, [x8]
  411f80:	cbz	x25, 411f94 <ferror@plt+0xdfb4>
  411f84:	ldr	x8, [x25]
  411f88:	ldr	x22, [x8]
  411f8c:	cbnz	x21, 411f9c <ferror@plt+0xdfbc>
  411f90:	b	411fb0 <ferror@plt+0xdfd0>
  411f94:	mov	x22, xzr
  411f98:	cbz	x21, 411fb0 <ferror@plt+0xdfd0>
  411f9c:	ldr	w8, [x21, #24]
  411fa0:	cmp	w8, #0x2
  411fa4:	b.cc	411fb8 <ferror@plt+0xdfd8>  // b.lo, b.ul, b.last
  411fa8:	sub	w8, w8, #0x1
  411fac:	str	w8, [x21, #24]
  411fb0:	cbnz	x22, 411fcc <ferror@plt+0xdfec>
  411fb4:	b	412158 <ferror@plt+0xe178>
  411fb8:	mov	w2, #0x1                   	// #1
  411fbc:	mov	x0, x21
  411fc0:	mov	x1, x19
  411fc4:	bl	410bf8 <ferror@plt+0xcc18>
  411fc8:	cbz	x22, 412158 <ferror@plt+0xe178>
  411fcc:	ldr	w9, [x22, #44]
  411fd0:	ldr	w8, [x22, #24]
  411fd4:	mov	x21, x22
  411fd8:	and	w11, w9, w26
  411fdc:	add	w10, w8, #0x1
  411fe0:	cmp	w11, #0x1
  411fe4:	str	w10, [x22, #24]
  411fe8:	b.ne	411f64 <ferror@plt+0xdf84>  // b.any
  411fec:	cbz	w23, 411ffc <ferror@plt+0xe01c>
  411ff0:	ldr	w11, [x21, #40]
  411ff4:	cmp	w11, w20
  411ff8:	b.gt	412138 <ferror@plt+0xe158>
  411ffc:	tbnz	w9, #4, 411f5c <ferror@plt+0xdf7c>
  412000:	ldr	x8, [x21, #16]
  412004:	ldr	x22, [x8, #8]
  412008:	cbz	x22, 412044 <ferror@plt+0xe064>
  41200c:	ldr	w8, [x19, #88]
  412010:	mov	x0, x19
  412014:	add	w8, w8, #0x1
  412018:	str	w8, [x19, #88]
  41201c:	bl	432634 <ferror@plt+0x2e654>
  412020:	mov	x0, x21
  412024:	blr	x22
  412028:	mov	w22, w0
  41202c:	mov	x0, x19
  412030:	bl	432588 <ferror@plt+0x2e5a8>
  412034:	ldr	w8, [x19, #88]
  412038:	sub	w8, w8, #0x1
  41203c:	str	w8, [x19, #88]
  412040:	cbnz	w22, 4120f4 <ferror@plt+0xe114>
  412044:	ldr	x8, [x21, #88]
  412048:	ldr	x9, [x8, #24]
  41204c:	cbz	x9, 412064 <ferror@plt+0xe084>
  412050:	ldr	x10, [x9]
  412054:	ldrh	w10, [x10, #6]
  412058:	cbnz	w10, 4120f4 <ferror@plt+0xe114>
  41205c:	ldr	x9, [x9, #8]
  412060:	cbnz	x9, 412050 <ferror@plt+0xe070>
  412064:	ldr	x8, [x8, #16]
  412068:	cmn	x8, #0x1
  41206c:	b.eq	411f5c <ferror@plt+0xdf7c>  // b.none
  412070:	ldr	w9, [x19, #176]
  412074:	cbz	w9, 412088 <ferror@plt+0xe0a8>
  412078:	ldr	x9, [x19, #168]
  41207c:	cmp	x8, x9
  412080:	b.gt	411f5c <ferror@plt+0xdf7c>
  412084:	b	4120f4 <ferror@plt+0xe114>
  412088:	mov	x1, sp
  41208c:	mov	w0, #0x1                   	// #1
  412090:	bl	4036a0 <clock_gettime@plt>
  412094:	ldr	x8, [sp]
  412098:	mov	x9, #0x5fff                	// #24575
  41209c:	movk	x9, #0x758a, lsl #16
  4120a0:	mov	x10, #0xbfff                	// #49151
  4120a4:	movk	x9, #0x20ce, lsl #32
  4120a8:	movk	x10, #0xeb14, lsl #16
  4120ac:	movk	x9, #0x461, lsl #48
  4120b0:	movk	x10, #0x419c, lsl #32
  4120b4:	add	x9, x8, x9
  4120b8:	movk	x10, #0x8c2, lsl #48
  4120bc:	cmp	x9, x10
  4120c0:	b.cs	41216c <ferror@plt+0xe18c>  // b.hs, b.nlast
  4120c4:	ldr	x9, [sp, #8]
  4120c8:	mov	w10, #0x1                   	// #1
  4120cc:	str	w10, [x19, #176]
  4120d0:	smulh	x9, x9, x27
  4120d4:	asr	x10, x9, #7
  4120d8:	add	x9, x10, x9, lsr #63
  4120dc:	madd	x9, x8, x28, x9
  4120e0:	str	x9, [x19, #168]
  4120e4:	ldr	x8, [x21, #88]
  4120e8:	ldr	x8, [x8, #16]
  4120ec:	cmp	x8, x9
  4120f0:	b.gt	411f5c <ferror@plt+0xdf7c>
  4120f4:	mov	x8, x21
  4120f8:	ldr	w9, [x8, #44]
  4120fc:	ldr	x10, [x8, #88]
  412100:	orr	w9, w9, #0x10
  412104:	str	w9, [x8, #44]
  412108:	ldr	x8, [x10, #8]
  41210c:	cbnz	x8, 4120f8 <ferror@plt+0xe118>
  412110:	b	411f5c <ferror@plt+0xdf7c>
  412114:	ldr	w8, [x21, #24]
  412118:	mov	x1, x21
  41211c:	add	w8, w8, #0x1
  412120:	str	w8, [x21, #24]
  412124:	ldr	x0, [x19, #56]
  412128:	bl	437188 <ferror@plt+0x331a8>
  41212c:	ldr	w20, [x21, #40]
  412130:	add	w23, w23, #0x1
  412134:	b	411f64 <ferror@plt+0xdf84>
  412138:	cmp	w10, #0x2
  41213c:	b.cc	412148 <ferror@plt+0xe168>  // b.lo, b.ul, b.last
  412140:	str	w8, [x21, #24]
  412144:	b	412158 <ferror@plt+0xe178>
  412148:	mov	w2, #0x1                   	// #1
  41214c:	mov	x0, x21
  412150:	mov	x1, x19
  412154:	bl	410bf8 <ferror@plt+0xcc18>
  412158:	mov	x0, x19
  41215c:	bl	432634 <ferror@plt+0x2e654>
  412160:	cmp	w23, #0x0
  412164:	cset	w0, ne  // ne = any
  412168:	b	411ec8 <ferror@plt+0xdee8>
  41216c:	adrp	x0, 447000 <ferror@plt+0x43020>
  412170:	adrp	x1, 442000 <ferror@plt+0x3e020>
  412174:	adrp	x3, 442000 <ferror@plt+0x3e020>
  412178:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41217c:	add	x0, x0, #0xf7f
  412180:	add	x1, x1, #0xda8
  412184:	add	x3, x3, #0xdb0
  412188:	add	x4, x4, #0xdc5
  41218c:	mov	w2, #0xa0d                 	// #2573
  412190:	bl	427628 <ferror@plt+0x23648>
  412194:	sub	sp, sp, #0x80
  412198:	stp	x29, x30, [sp, #32]
  41219c:	stp	x28, x27, [sp, #48]
  4121a0:	stp	x26, x25, [sp, #64]
  4121a4:	stp	x24, x23, [sp, #80]
  4121a8:	stp	x22, x21, [sp, #96]
  4121ac:	stp	x20, x19, [sp, #112]
  4121b0:	add	x29, sp, #0x20
  4121b4:	mov	x19, x0
  4121b8:	bl	432588 <ferror@plt+0x2e5a8>
  4121bc:	ldr	x8, [x19, #56]
  4121c0:	ldr	w8, [x8, #8]
  4121c4:	cbz	w8, 4123ac <ferror@plt+0xe3cc>
  4121c8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4121cc:	add	x0, x0, #0x690
  4121d0:	bl	432e00 <ferror@plt+0x2ee20>
  4121d4:	mov	x20, x0
  4121d8:	cbz	x0, 4121ec <ferror@plt+0xe20c>
  4121dc:	ldr	x0, [x19, #56]
  4121e0:	ldr	w8, [x0, #8]
  4121e4:	cbnz	w8, 412214 <ferror@plt+0xe234>
  4121e8:	b	4123a4 <ferror@plt+0xe3c4>
  4121ec:	mov	w0, #0x10                  	// #16
  4121f0:	bl	41ef2c <ferror@plt+0x1af4c>
  4121f4:	mov	x20, x0
  4121f8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4121fc:	add	x0, x0, #0x690
  412200:	mov	x1, x20
  412204:	bl	432ecc <ferror@plt+0x2eeec>
  412208:	ldr	x0, [x19, #56]
  41220c:	ldr	w8, [x0, #8]
  412210:	cbz	w8, 4123a4 <ferror@plt+0xe3c4>
  412214:	mov	x24, xzr
  412218:	mov	x25, sp
  41221c:	mov	w26, #0x41                  	// #65
  412220:	b	412248 <ferror@plt+0xe268>
  412224:	mov	w2, #0x1                   	// #1
  412228:	mov	x0, x21
  41222c:	mov	x1, x19
  412230:	bl	410bf8 <ferror@plt+0xcc18>
  412234:	ldr	x0, [x19, #56]
  412238:	add	x24, x24, #0x1
  41223c:	ldr	w8, [x0, #8]
  412240:	cmp	x24, x8
  412244:	b.cs	4123a4 <ferror@plt+0xe3c4>  // b.hs, b.nlast
  412248:	ldr	x8, [x0]
  41224c:	lsl	x9, x24, #3
  412250:	ldr	x21, [x8, x9]
  412254:	str	xzr, [x8, x9]
  412258:	cbz	x21, 4123d4 <ferror@plt+0xe3f4>
  41225c:	ldr	w8, [x21, #44]
  412260:	and	w27, w8, #0xffffffef
  412264:	str	w27, [x21, #44]
  412268:	tbz	w8, #0, 41238c <ferror@plt+0xe3ac>
  41226c:	stur	xzr, [x29, #-8]
  412270:	str	xzr, [sp, #16]
  412274:	ldp	x28, x8, [x21, #8]
  412278:	ldr	x22, [x21]
  41227c:	ldr	x23, [x8, #16]
  412280:	cbz	x28, 412294 <ferror@plt+0xe2b4>
  412284:	ldr	x8, [x28]
  412288:	mov	x0, x22
  41228c:	blr	x8
  412290:	ldr	w27, [x21, #44]
  412294:	tbnz	w27, #5, 4122a4 <ferror@plt+0xe2c4>
  412298:	mov	x0, x21
  41229c:	bl	41019c <ferror@plt+0xc1bc>
  4122a0:	ldr	w27, [x21, #44]
  4122a4:	orr	w8, w27, #0x2
  4122a8:	str	w8, [x21, #44]
  4122ac:	cbz	x28, 4122c8 <ferror@plt+0xe2e8>
  4122b0:	ldr	x8, [x28, #16]
  4122b4:	add	x2, sp, #0x10
  4122b8:	sub	x3, x29, #0x8
  4122bc:	mov	x0, x22
  4122c0:	mov	x1, x21
  4122c4:	blr	x8
  4122c8:	mov	x0, x19
  4122cc:	bl	432634 <ferror@plt+0x2e654>
  4122d0:	ldr	w8, [x20]
  4122d4:	mov	x0, x21
  4122d8:	add	w8, w8, #0x1
  4122dc:	str	w8, [x20]
  4122e0:	ldr	x8, [x20, #8]
  4122e4:	stp	x21, x8, [sp]
  4122e8:	str	x25, [x20, #8]
  4122ec:	ldr	x1, [sp, #16]
  4122f0:	ldur	x2, [x29, #-8]
  4122f4:	blr	x23
  4122f8:	ldr	x8, [x20, #8]
  4122fc:	cmp	x8, x25
  412300:	b.ne	4123fc <ferror@plt+0xe41c>  // b.any
  412304:	ldr	x8, [sp, #8]
  412308:	ldr	w9, [x20]
  41230c:	mov	w23, w0
  412310:	str	x8, [x20, #8]
  412314:	sub	w8, w9, #0x1
  412318:	str	w8, [x20]
  41231c:	cbz	x28, 41232c <ferror@plt+0xe34c>
  412320:	ldr	x8, [x28, #8]
  412324:	mov	x0, x22
  412328:	blr	x8
  41232c:	mov	x0, x19
  412330:	bl	432588 <ferror@plt+0x2e5a8>
  412334:	ldr	w8, [x21, #44]
  412338:	tbz	w27, #1, 41234c <ferror@plt+0xe36c>
  41233c:	bics	wzr, w26, w8
  412340:	b.eq	41235c <ferror@plt+0xe37c>  // b.none
  412344:	cbnz	w23, 41238c <ferror@plt+0xe3ac>
  412348:	b	412368 <ferror@plt+0xe388>
  41234c:	and	w8, w8, #0xfffffffd
  412350:	str	w8, [x21, #44]
  412354:	bics	wzr, w26, w8
  412358:	b.ne	412344 <ferror@plt+0xe364>  // b.any
  41235c:	mov	x0, x21
  412360:	bl	414908 <ferror@plt+0x10928>
  412364:	cbnz	w23, 41238c <ferror@plt+0xe3ac>
  412368:	ldrb	w8, [x21, #44]
  41236c:	tbz	w8, #0, 41238c <ferror@plt+0xe3ac>
  412370:	ldr	x8, [x21, #32]
  412374:	cmp	x8, x19
  412378:	b.ne	412424 <ferror@plt+0xe444>  // b.any
  41237c:	mov	w2, #0x1                   	// #1
  412380:	mov	x0, x21
  412384:	mov	x1, x19
  412388:	bl	40eb24 <ferror@plt+0xab44>
  41238c:	ldr	w8, [x21, #24]
  412390:	cmp	w8, #0x2
  412394:	b.cc	412224 <ferror@plt+0xe244>  // b.lo, b.ul, b.last
  412398:	sub	w8, w8, #0x1
  41239c:	str	w8, [x21, #24]
  4123a0:	b	412234 <ferror@plt+0xe254>
  4123a4:	mov	w1, wzr
  4123a8:	bl	436b80 <ferror@plt+0x32ba0>
  4123ac:	mov	x0, x19
  4123b0:	bl	432634 <ferror@plt+0x2e654>
  4123b4:	ldp	x20, x19, [sp, #112]
  4123b8:	ldp	x22, x21, [sp, #96]
  4123bc:	ldp	x24, x23, [sp, #80]
  4123c0:	ldp	x26, x25, [sp, #64]
  4123c4:	ldp	x28, x27, [sp, #48]
  4123c8:	ldp	x29, x30, [sp, #32]
  4123cc:	add	sp, sp, #0x80
  4123d0:	ret
  4123d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4123d8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4123dc:	adrp	x3, 443000 <ferror@plt+0x3f020>
  4123e0:	adrp	x4, 442000 <ferror@plt+0x3e020>
  4123e4:	add	x0, x0, #0xf7f
  4123e8:	add	x1, x1, #0xda8
  4123ec:	add	x3, x3, #0x5ec
  4123f0:	add	x4, x4, #0x854
  4123f4:	mov	w2, #0xbc9                 	// #3017
  4123f8:	bl	427628 <ferror@plt+0x23648>
  4123fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  412400:	adrp	x1, 442000 <ferror@plt+0x3e020>
  412404:	adrp	x3, 443000 <ferror@plt+0x3f020>
  412408:	adrp	x4, 443000 <ferror@plt+0x3f020>
  41240c:	add	x0, x0, #0xf7f
  412410:	add	x1, x1, #0xda8
  412414:	add	x3, x3, #0x5ec
  412418:	add	x4, x4, #0x5fc
  41241c:	mov	w2, #0xbfd                 	// #3069
  412420:	bl	427628 <ferror@plt+0x23648>
  412424:	adrp	x0, 447000 <ferror@plt+0x43020>
  412428:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41242c:	adrp	x3, 443000 <ferror@plt+0x3f020>
  412430:	adrp	x4, 443000 <ferror@plt+0x3f020>
  412434:	add	x0, x0, #0xf7f
  412438:	add	x1, x1, #0xda8
  41243c:	add	x3, x3, #0x5ec
  412440:	add	x4, x4, #0x631
  412444:	mov	w2, #0xc11                 	// #3089
  412448:	bl	427628 <ferror@plt+0x23648>
  41244c:	stp	x29, x30, [sp, #-32]!
  412450:	stp	x20, x19, [sp, #16]
  412454:	mov	x19, x0
  412458:	mov	x29, sp
  41245c:	cbnz	x0, 412490 <ferror@plt+0xe4b0>
  412460:	adrp	x19, 491000 <ferror@plt+0x8d020>
  412464:	add	x19, x19, #0xa10
  412468:	mov	x0, x19
  41246c:	bl	432588 <ferror@plt+0x2e5a8>
  412470:	ldr	x8, [x19, #8]
  412474:	cbnz	x8, 412484 <ferror@plt+0xe4a4>
  412478:	bl	40edd0 <ferror@plt+0xadf0>
  41247c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  412480:	str	x0, [x8, #2584]
  412484:	mov	x0, x19
  412488:	bl	432634 <ferror@plt+0x2e654>
  41248c:	ldr	x19, [x19, #8]
  412490:	mov	x0, x19
  412494:	bl	432588 <ferror@plt+0x2e5a8>
  412498:	bl	429794 <ferror@plt+0x257b4>
  41249c:	mov	x0, x19
  4124a0:	mov	w1, wzr
  4124a4:	mov	w2, wzr
  4124a8:	bl	4124c8 <ferror@plt+0xe4e8>
  4124ac:	mov	w20, w0
  4124b0:	mov	x0, x19
  4124b4:	bl	432634 <ferror@plt+0x2e654>
  4124b8:	mov	w0, w20
  4124bc:	ldp	x20, x19, [sp, #16]
  4124c0:	ldp	x29, x30, [sp], #32
  4124c4:	ret
  4124c8:	stp	x29, x30, [sp, #-80]!
  4124cc:	str	x25, [sp, #16]
  4124d0:	stp	x24, x23, [sp, #32]
  4124d4:	stp	x22, x21, [sp, #48]
  4124d8:	stp	x20, x19, [sp, #64]
  4124dc:	mov	x29, sp
  4124e0:	mov	w20, w2
  4124e4:	mov	w21, w1
  4124e8:	mov	x19, x0
  4124ec:	bl	432634 <ferror@plt+0x2e654>
  4124f0:	mov	x0, x19
  4124f4:	bl	40f094 <ferror@plt+0xb0b4>
  4124f8:	mov	w22, w0
  4124fc:	mov	x0, x19
  412500:	bl	432588 <ferror@plt+0x2e5a8>
  412504:	cbz	w22, 4126b0 <ferror@plt+0xe6d0>
  412508:	ldr	x22, [x19, #120]
  41250c:	cbnz	x22, 412528 <ferror@plt+0xe548>
  412510:	ldr	w0, [x19, #112]
  412514:	mov	w1, #0x8                   	// #8
  412518:	str	w0, [x19, #128]
  41251c:	bl	414dac <ferror@plt+0x10dcc>
  412520:	mov	x22, x0
  412524:	str	x0, [x19, #120]
  412528:	ldr	w24, [x19, #128]
  41252c:	mov	x0, x19
  412530:	bl	432634 <ferror@plt+0x2e654>
  412534:	add	x1, x29, #0x1c
  412538:	mov	x0, x19
  41253c:	bl	41193c <ferror@plt+0xd95c>
  412540:	ldr	w25, [x29, #28]
  412544:	mov	x0, x19
  412548:	bl	432588 <ferror@plt+0x2e5a8>
  41254c:	ldr	x8, [x19, #96]
  412550:	cbz	x8, 4125a8 <ferror@plt+0xe5c8>
  412554:	mov	x23, xzr
  412558:	sxtw	x9, w24
  41255c:	add	x10, x22, #0x6
  412560:	b	412574 <ferror@plt+0xe594>
  412564:	ldr	x8, [x8, #16]
  412568:	add	x23, x23, #0x1
  41256c:	add	x10, x10, #0x8
  412570:	cbz	x8, 4125ac <ferror@plt+0xe5cc>
  412574:	ldr	w11, [x8, #24]
  412578:	cmp	w11, w25
  41257c:	b.gt	4125ac <ferror@plt+0xe5cc>
  412580:	cmp	x23, x9
  412584:	b.ge	412564 <ferror@plt+0xe584>  // b.tcont
  412588:	ldr	x11, [x8]
  41258c:	ldr	w12, [x11]
  412590:	stur	w12, [x10, #-6]
  412594:	ldrh	w11, [x11, #4]
  412598:	strh	wzr, [x10]
  41259c:	and	w11, w11, #0xffffffc7
  4125a0:	sturh	w11, [x10, #-2]
  4125a4:	b	412564 <ferror@plt+0xe584>
  4125a8:	mov	w23, wzr
  4125ac:	ldr	w25, [x19, #64]
  4125b0:	str	wzr, [x19, #152]
  4125b4:	cbz	w25, 4125bc <ferror@plt+0xe5dc>
  4125b8:	str	wzr, [x19, #176]
  4125bc:	mov	x0, x19
  4125c0:	bl	432634 <ferror@plt+0x2e654>
  4125c4:	cmp	w23, w24
  4125c8:	b.le	412604 <ferror@plt+0xe624>
  4125cc:	mov	x0, x19
  4125d0:	bl	432588 <ferror@plt+0x2e5a8>
  4125d4:	mov	x0, x22
  4125d8:	bl	414cbc <ferror@plt+0x10cdc>
  4125dc:	sxtw	x0, w23
  4125e0:	mov	w1, #0x8                   	// #8
  4125e4:	str	w23, [x19, #128]
  4125e8:	bl	414dac <ferror@plt+0x10dcc>
  4125ec:	mov	x22, x0
  4125f0:	str	x0, [x19, #120]
  4125f4:	mov	x0, x19
  4125f8:	bl	432634 <ferror@plt+0x2e654>
  4125fc:	mov	w24, w23
  412600:	b	412540 <ferror@plt+0xe560>
  412604:	cmp	w21, #0x0
  412608:	csel	w21, wzr, w25, eq  // eq = none
  41260c:	orr	w8, w21, w23
  412610:	cbz	w8, 412660 <ferror@plt+0xe680>
  412614:	mov	x0, x19
  412618:	bl	432588 <ferror@plt+0x2e5a8>
  41261c:	ldr	x24, [x19, #160]
  412620:	mov	x0, x19
  412624:	bl	432634 <ferror@plt+0x2e654>
  412628:	mov	x0, x22
  41262c:	mov	w1, w23
  412630:	mov	w2, w21
  412634:	blr	x24
  412638:	tbz	w0, #31, 412660 <ferror@plt+0xe680>
  41263c:	bl	403ee0 <__errno_location@plt>
  412640:	ldr	w0, [x0]
  412644:	cmp	w0, #0x4
  412648:	b.eq	412660 <ferror@plt+0xe680>  // b.none
  41264c:	bl	421238 <ferror@plt+0x1d258>
  412650:	mov	x1, x0
  412654:	adrp	x0, 443000 <ferror@plt+0x3f020>
  412658:	add	x0, x0, #0x66b
  41265c:	bl	411d0c <ferror@plt+0xdd2c>
  412660:	ldr	w1, [x29, #28]
  412664:	mov	x0, x19
  412668:	mov	x2, x22
  41266c:	mov	w3, w23
  412670:	bl	411e58 <ferror@plt+0xde78>
  412674:	mov	w21, w0
  412678:	cbz	w20, 412684 <ferror@plt+0xe6a4>
  41267c:	mov	x0, x19
  412680:	bl	412194 <ferror@plt+0xe1b4>
  412684:	mov	x0, x19
  412688:	bl	40f244 <ferror@plt+0xb264>
  41268c:	mov	x0, x19
  412690:	bl	432588 <ferror@plt+0x2e5a8>
  412694:	mov	w0, w21
  412698:	ldp	x20, x19, [sp, #64]
  41269c:	ldp	x22, x21, [sp, #48]
  4126a0:	ldp	x24, x23, [sp, #32]
  4126a4:	ldr	x25, [sp, #16]
  4126a8:	ldp	x29, x30, [sp], #80
  4126ac:	ret
  4126b0:	cbz	w21, 412694 <ferror@plt+0xe6b4>
  4126b4:	add	x1, x19, #0x8
  4126b8:	mov	x0, x19
  4126bc:	mov	x2, x19
  4126c0:	bl	4117dc <ferror@plt+0xd7fc>
  4126c4:	cbnz	w0, 412508 <ferror@plt+0xe528>
  4126c8:	mov	w21, wzr
  4126cc:	b	412694 <ferror@plt+0xe6b4>
  4126d0:	stp	x29, x30, [sp, #-32]!
  4126d4:	stp	x20, x19, [sp, #16]
  4126d8:	mov	w19, w1
  4126dc:	mov	x20, x0
  4126e0:	mov	x29, sp
  4126e4:	cbnz	x0, 412718 <ferror@plt+0xe738>
  4126e8:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4126ec:	add	x20, x20, #0xa10
  4126f0:	mov	x0, x20
  4126f4:	bl	432588 <ferror@plt+0x2e5a8>
  4126f8:	ldr	x8, [x20, #8]
  4126fc:	cbnz	x8, 41270c <ferror@plt+0xe72c>
  412700:	bl	40edd0 <ferror@plt+0xadf0>
  412704:	adrp	x8, 491000 <ferror@plt+0x8d020>
  412708:	str	x0, [x8, #2584]
  41270c:	mov	x0, x20
  412710:	bl	432634 <ferror@plt+0x2e654>
  412714:	ldr	x20, [x20, #8]
  412718:	mov	x0, x20
  41271c:	bl	432588 <ferror@plt+0x2e5a8>
  412720:	bl	429794 <ferror@plt+0x257b4>
  412724:	mov	w2, #0x1                   	// #1
  412728:	mov	x0, x20
  41272c:	mov	w1, w19
  412730:	bl	4124c8 <ferror@plt+0xe4e8>
  412734:	mov	w19, w0
  412738:	mov	x0, x20
  41273c:	bl	432634 <ferror@plt+0x2e654>
  412740:	mov	w0, w19
  412744:	ldp	x20, x19, [sp, #16]
  412748:	ldp	x29, x30, [sp], #32
  41274c:	ret
  412750:	stp	x29, x30, [sp, #-32]!
  412754:	stp	x20, x19, [sp, #16]
  412758:	mov	w19, w1
  41275c:	mov	x20, x0
  412760:	mov	x29, sp
  412764:	cbnz	x0, 41279c <ferror@plt+0xe7bc>
  412768:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41276c:	add	x20, x20, #0xa10
  412770:	mov	x0, x20
  412774:	bl	432588 <ferror@plt+0x2e5a8>
  412778:	ldr	x8, [x20, #8]
  41277c:	cbnz	x8, 41278c <ferror@plt+0xe7ac>
  412780:	bl	40edd0 <ferror@plt+0xadf0>
  412784:	adrp	x8, 491000 <ferror@plt+0x8d020>
  412788:	str	x0, [x8, #2584]
  41278c:	mov	x0, x20
  412790:	bl	432634 <ferror@plt+0x2e654>
  412794:	ldr	x20, [x20, #8]
  412798:	cbz	x20, 4127f4 <ferror@plt+0xe814>
  41279c:	dmb	ish
  4127a0:	mov	x8, x20
  4127a4:	ldr	w9, [x8, #48]!
  4127a8:	cmp	w9, #0x1
  4127ac:	b.lt	4127e8 <ferror@plt+0xe808>  // b.tstop
  4127b0:	ldaxr	w9, [x8]
  4127b4:	add	w9, w9, #0x1
  4127b8:	stlxr	w10, w9, [x8]
  4127bc:	cbnz	w10, 4127b0 <ferror@plt+0xe7d0>
  4127c0:	mov	w0, #0x10                  	// #16
  4127c4:	bl	414c04 <ferror@plt+0x10c24>
  4127c8:	str	x20, [x0]
  4127cc:	cmp	w19, #0x0
  4127d0:	ldp	x20, x19, [sp, #16]
  4127d4:	mov	w8, #0x1                   	// #1
  4127d8:	cset	w9, ne  // ne = any
  4127dc:	stp	w9, w8, [x0, #8]
  4127e0:	ldp	x29, x30, [sp], #32
  4127e4:	ret
  4127e8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4127ec:	add	x2, x2, #0x491
  4127f0:	b	4127fc <ferror@plt+0xe81c>
  4127f4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4127f8:	add	x2, x2, #0x668
  4127fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  412800:	adrp	x1, 442000 <ferror@plt+0x3e020>
  412804:	add	x0, x0, #0xf7f
  412808:	add	x1, x1, #0x460
  41280c:	bl	415dcc <ferror@plt+0x11dec>
  412810:	b	4127c0 <ferror@plt+0xe7e0>
  412814:	stp	x29, x30, [sp, #-16]!
  412818:	mov	x29, sp
  41281c:	cbz	x0, 41284c <ferror@plt+0xe86c>
  412820:	dmb	ish
  412824:	mov	x8, x0
  412828:	ldr	w9, [x8, #12]!
  41282c:	cmp	w9, #0x1
  412830:	b.lt	412858 <ferror@plt+0xe878>  // b.tstop
  412834:	ldaxr	w9, [x8]
  412838:	add	w9, w9, #0x1
  41283c:	stlxr	w10, w9, [x8]
  412840:	cbnz	w10, 412834 <ferror@plt+0xe854>
  412844:	ldp	x29, x30, [sp], #16
  412848:	ret
  41284c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412850:	add	x2, x2, #0xf5a
  412854:	b	412860 <ferror@plt+0xe880>
  412858:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41285c:	add	x2, x2, #0xf67
  412860:	adrp	x0, 447000 <ferror@plt+0x43020>
  412864:	adrp	x1, 442000 <ferror@plt+0x3e020>
  412868:	add	x0, x0, #0xf7f
  41286c:	add	x1, x1, #0xf32
  412870:	bl	415dcc <ferror@plt+0x11dec>
  412874:	mov	x0, xzr
  412878:	ldp	x29, x30, [sp], #16
  41287c:	ret
  412880:	stp	x29, x30, [sp, #-32]!
  412884:	str	x19, [sp, #16]
  412888:	mov	x29, sp
  41288c:	cbz	x0, 4128e0 <ferror@plt+0xe900>
  412890:	dmb	ish
  412894:	mov	x8, x0
  412898:	ldr	w9, [x8, #12]!
  41289c:	mov	x19, x0
  4128a0:	cmp	w9, #0x1
  4128a4:	b.lt	4128fc <ferror@plt+0xe91c>  // b.tstop
  4128a8:	ldaxr	w9, [x8]
  4128ac:	subs	w9, w9, #0x1
  4128b0:	stlxr	w10, w9, [x8]
  4128b4:	cbnz	w10, 4128a8 <ferror@plt+0xe8c8>
  4128b8:	b.ne	4128d4 <ferror@plt+0xe8f4>  // b.any
  4128bc:	ldr	x0, [x19]
  4128c0:	bl	40e928 <ferror@plt+0xa948>
  4128c4:	mov	x0, x19
  4128c8:	ldr	x19, [sp, #16]
  4128cc:	ldp	x29, x30, [sp], #32
  4128d0:	b	414cbc <ferror@plt+0x10cdc>
  4128d4:	ldr	x19, [sp, #16]
  4128d8:	ldp	x29, x30, [sp], #32
  4128dc:	ret
  4128e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4128e4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4128e8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4128ec:	add	x0, x0, #0xf7f
  4128f0:	add	x1, x1, #0xf8f
  4128f4:	add	x2, x2, #0xf5a
  4128f8:	b	412914 <ferror@plt+0xe934>
  4128fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  412900:	adrp	x1, 442000 <ferror@plt+0x3e020>
  412904:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412908:	add	x0, x0, #0xf7f
  41290c:	add	x1, x1, #0xf8f
  412910:	add	x2, x2, #0xf67
  412914:	ldr	x19, [sp, #16]
  412918:	ldp	x29, x30, [sp], #32
  41291c:	b	415dcc <ferror@plt+0x11dec>
  412920:	stp	x29, x30, [sp, #-48]!
  412924:	str	x21, [sp, #16]
  412928:	stp	x20, x19, [sp, #32]
  41292c:	mov	x29, sp
  412930:	mov	x19, x0
  412934:	bl	429794 <ferror@plt+0x257b4>
  412938:	cbz	x19, 412aa0 <ferror@plt+0xeac0>
  41293c:	dmb	ish
  412940:	mov	x21, x19
  412944:	ldr	w8, [x21, #12]!
  412948:	cmp	w8, #0x0
  41294c:	b.le	412abc <ferror@plt+0xeadc>
  412950:	ldr	x0, [x19]
  412954:	bl	40f094 <ferror@plt+0xb0b4>
  412958:	ldr	x8, [x19]
  41295c:	mov	w20, w0
  412960:	mov	x0, x8
  412964:	bl	432588 <ferror@plt+0x2e5a8>
  412968:	cbnz	w20, 4129b4 <ferror@plt+0xe9d4>
  41296c:	ldaxr	w8, [x21]
  412970:	add	w8, w8, #0x1
  412974:	stlxr	w9, w8, [x21]
  412978:	cbnz	w9, 41296c <ferror@plt+0xe98c>
  41297c:	ldr	w8, [x19, #8]
  412980:	cbnz	w8, 41298c <ferror@plt+0xe9ac>
  412984:	mov	w8, #0x1                   	// #1
  412988:	str	w8, [x19, #8]
  41298c:	ldr	x0, [x19]
  412990:	add	x1, x0, #0x8
  412994:	mov	x2, x0
  412998:	bl	4117dc <ferror@plt+0xd7fc>
  41299c:	ldr	w8, [x19, #8]
  4129a0:	mov	w20, w0
  4129a4:	cbz	w8, 4129ac <ferror@plt+0xe9cc>
  4129a8:	cbz	w20, 41298c <ferror@plt+0xe9ac>
  4129ac:	cbz	w8, 412a58 <ferror@plt+0xea78>
  4129b0:	cbz	w20, 412af8 <ferror@plt+0xeb18>
  4129b4:	ldr	x8, [x19]
  4129b8:	ldr	w8, [x8, #88]
  4129bc:	cbz	w8, 4129d8 <ferror@plt+0xe9f8>
  4129c0:	ldp	x20, x19, [sp, #32]
  4129c4:	ldr	x21, [sp, #16]
  4129c8:	adrp	x0, 442000 <ferror@plt+0x3e020>
  4129cc:	add	x0, x0, #0xff3
  4129d0:	ldp	x29, x30, [sp], #48
  4129d4:	b	411d0c <ferror@plt+0xdd2c>
  4129d8:	ldaxr	w8, [x21]
  4129dc:	add	w8, w8, #0x1
  4129e0:	stlxr	w9, w8, [x21]
  4129e4:	cbnz	w9, 4129d8 <ferror@plt+0xe9f8>
  4129e8:	ldr	x0, [x19]
  4129ec:	mov	w8, #0x1                   	// #1
  4129f0:	str	w8, [x19, #8]
  4129f4:	mov	w1, #0x1                   	// #1
  4129f8:	mov	w2, #0x1                   	// #1
  4129fc:	bl	4124c8 <ferror@plt+0xe4e8>
  412a00:	ldr	w8, [x19, #8]
  412a04:	ldr	x0, [x19]
  412a08:	cbnz	w8, 4129f4 <ferror@plt+0xea14>
  412a0c:	bl	432634 <ferror@plt+0x2e654>
  412a10:	ldr	x0, [x19]
  412a14:	bl	40f244 <ferror@plt+0xb264>
  412a18:	dmb	ish
  412a1c:	ldr	w8, [x19, #12]
  412a20:	cmp	w8, #0x1
  412a24:	b.lt	412ad0 <ferror@plt+0xeaf0>  // b.tstop
  412a28:	ldaxr	w8, [x21]
  412a2c:	subs	w8, w8, #0x1
  412a30:	stlxr	w9, w8, [x21]
  412a34:	cbnz	w9, 412a28 <ferror@plt+0xea48>
  412a38:	b.ne	412a90 <ferror@plt+0xeab0>  // b.any
  412a3c:	ldr	x0, [x19]
  412a40:	bl	40e928 <ferror@plt+0xa948>
  412a44:	mov	x0, x19
  412a48:	ldp	x20, x19, [sp, #32]
  412a4c:	ldr	x21, [sp, #16]
  412a50:	ldp	x29, x30, [sp], #48
  412a54:	b	414cbc <ferror@plt+0x10cdc>
  412a58:	ldr	x0, [x19]
  412a5c:	bl	432634 <ferror@plt+0x2e654>
  412a60:	cbz	w20, 412a6c <ferror@plt+0xea8c>
  412a64:	ldr	x0, [x19]
  412a68:	bl	40f244 <ferror@plt+0xb264>
  412a6c:	dmb	ish
  412a70:	ldr	w8, [x21]
  412a74:	cmp	w8, #0x1
  412a78:	b.lt	412ad0 <ferror@plt+0xeaf0>  // b.tstop
  412a7c:	ldaxr	w8, [x21]
  412a80:	subs	w8, w8, #0x1
  412a84:	stlxr	w9, w8, [x21]
  412a88:	cbnz	w9, 412a7c <ferror@plt+0xea9c>
  412a8c:	b.eq	412a3c <ferror@plt+0xea5c>  // b.none
  412a90:	ldp	x20, x19, [sp, #32]
  412a94:	ldr	x21, [sp, #16]
  412a98:	ldp	x29, x30, [sp], #48
  412a9c:	ret
  412aa0:	adrp	x0, 447000 <ferror@plt+0x43020>
  412aa4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  412aa8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412aac:	add	x0, x0, #0xf7f
  412ab0:	add	x1, x1, #0xfb3
  412ab4:	add	x2, x2, #0xf5a
  412ab8:	b	412ae8 <ferror@plt+0xeb08>
  412abc:	adrp	x0, 447000 <ferror@plt+0x43020>
  412ac0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  412ac4:	add	x0, x0, #0xf7f
  412ac8:	add	x1, x1, #0xfb3
  412acc:	b	412ae0 <ferror@plt+0xeb00>
  412ad0:	adrp	x0, 447000 <ferror@plt+0x43020>
  412ad4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  412ad8:	add	x0, x0, #0xf7f
  412adc:	add	x1, x1, #0xf8f
  412ae0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412ae4:	add	x2, x2, #0xf67
  412ae8:	ldp	x20, x19, [sp, #32]
  412aec:	ldr	x21, [sp, #16]
  412af0:	ldp	x29, x30, [sp], #48
  412af4:	b	415dcc <ferror@plt+0x11dec>
  412af8:	adrp	x0, 447000 <ferror@plt+0x43020>
  412afc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  412b00:	adrp	x3, 442000 <ferror@plt+0x3e020>
  412b04:	adrp	x4, 442000 <ferror@plt+0x3e020>
  412b08:	add	x0, x0, #0xf7f
  412b0c:	add	x1, x1, #0xda8
  412b10:	add	x3, x3, #0xfd5
  412b14:	add	x4, x4, #0xfe5
  412b18:	mov	w2, #0xf34                 	// #3892
  412b1c:	bl	427628 <ferror@plt+0x23648>
  412b20:	stp	x29, x30, [sp, #-32]!
  412b24:	str	x19, [sp, #16]
  412b28:	mov	x29, sp
  412b2c:	cbz	x0, 412b78 <ferror@plt+0xeb98>
  412b30:	dmb	ish
  412b34:	ldr	w8, [x0, #12]
  412b38:	mov	x19, x0
  412b3c:	cmp	w8, #0x0
  412b40:	b.le	412b94 <ferror@plt+0xebb4>
  412b44:	ldr	x0, [x19]
  412b48:	bl	432588 <ferror@plt+0x2e5a8>
  412b4c:	ldr	x8, [x19]
  412b50:	str	wzr, [x19, #8]
  412b54:	ldr	x0, [x8, #136]
  412b58:	bl	4316e4 <ferror@plt+0x2d704>
  412b5c:	ldr	x8, [x19]
  412b60:	add	x0, x8, #0x8
  412b64:	bl	432c5c <ferror@plt+0x2ec7c>
  412b68:	ldr	x0, [x19]
  412b6c:	ldr	x19, [sp, #16]
  412b70:	ldp	x29, x30, [sp], #32
  412b74:	b	432634 <ferror@plt+0x2e654>
  412b78:	adrp	x0, 447000 <ferror@plt+0x43020>
  412b7c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  412b80:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412b84:	add	x0, x0, #0xf7f
  412b88:	add	x1, x1, #0x65
  412b8c:	add	x2, x2, #0xf5a
  412b90:	b	412bac <ferror@plt+0xebcc>
  412b94:	adrp	x0, 447000 <ferror@plt+0x43020>
  412b98:	adrp	x1, 443000 <ferror@plt+0x3f020>
  412b9c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412ba0:	add	x0, x0, #0xf7f
  412ba4:	add	x1, x1, #0x65
  412ba8:	add	x2, x2, #0xf67
  412bac:	ldr	x19, [sp, #16]
  412bb0:	ldp	x29, x30, [sp], #32
  412bb4:	b	415dcc <ferror@plt+0x11dec>
  412bb8:	stp	x29, x30, [sp, #-16]!
  412bbc:	mov	x29, sp
  412bc0:	cbz	x0, 412be0 <ferror@plt+0xec00>
  412bc4:	dmb	ish
  412bc8:	ldr	w8, [x0, #12]
  412bcc:	cmp	w8, #0x0
  412bd0:	b.le	412bfc <ferror@plt+0xec1c>
  412bd4:	ldr	w0, [x0, #8]
  412bd8:	ldp	x29, x30, [sp], #16
  412bdc:	ret
  412be0:	adrp	x0, 447000 <ferror@plt+0x43020>
  412be4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  412be8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412bec:	add	x0, x0, #0xf7f
  412bf0:	add	x1, x1, #0x88
  412bf4:	add	x2, x2, #0xf5a
  412bf8:	b	412c14 <ferror@plt+0xec34>
  412bfc:	adrp	x0, 447000 <ferror@plt+0x43020>
  412c00:	adrp	x1, 443000 <ferror@plt+0x3f020>
  412c04:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412c08:	add	x0, x0, #0xf7f
  412c0c:	add	x1, x1, #0x88
  412c10:	add	x2, x2, #0xf67
  412c14:	bl	415dcc <ferror@plt+0x11dec>
  412c18:	mov	w0, wzr
  412c1c:	ldp	x29, x30, [sp], #16
  412c20:	ret
  412c24:	stp	x29, x30, [sp, #-16]!
  412c28:	mov	x29, sp
  412c2c:	cbz	x0, 412c4c <ferror@plt+0xec6c>
  412c30:	dmb	ish
  412c34:	ldr	w8, [x0, #12]
  412c38:	cmp	w8, #0x0
  412c3c:	b.le	412c68 <ferror@plt+0xec88>
  412c40:	ldr	x0, [x0]
  412c44:	ldp	x29, x30, [sp], #16
  412c48:	ret
  412c4c:	adrp	x0, 447000 <ferror@plt+0x43020>
  412c50:	adrp	x1, 443000 <ferror@plt+0x3f020>
  412c54:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412c58:	add	x0, x0, #0xf7f
  412c5c:	add	x1, x1, #0xb5
  412c60:	add	x2, x2, #0xf5a
  412c64:	b	412c80 <ferror@plt+0xeca0>
  412c68:	adrp	x0, 447000 <ferror@plt+0x43020>
  412c6c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  412c70:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412c74:	add	x0, x0, #0xf7f
  412c78:	add	x1, x1, #0xb5
  412c7c:	add	x2, x2, #0xf67
  412c80:	bl	415dcc <ferror@plt+0x11dec>
  412c84:	mov	x0, xzr
  412c88:	ldp	x29, x30, [sp], #16
  412c8c:	ret
  412c90:	stp	x29, x30, [sp, #-48]!
  412c94:	str	x21, [sp, #16]
  412c98:	stp	x20, x19, [sp, #32]
  412c9c:	mov	w20, w2
  412ca0:	mov	x21, x1
  412ca4:	mov	x19, x0
  412ca8:	mov	x29, sp
  412cac:	cbnz	x0, 412ce0 <ferror@plt+0xed00>
  412cb0:	adrp	x19, 491000 <ferror@plt+0x8d020>
  412cb4:	add	x19, x19, #0xa10
  412cb8:	mov	x0, x19
  412cbc:	bl	432588 <ferror@plt+0x2e5a8>
  412cc0:	ldr	x8, [x19, #8]
  412cc4:	cbnz	x8, 412cd4 <ferror@plt+0xecf4>
  412cc8:	bl	40edd0 <ferror@plt+0xadf0>
  412ccc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  412cd0:	str	x0, [x8, #2584]
  412cd4:	mov	x0, x19
  412cd8:	bl	432634 <ferror@plt+0x2e654>
  412cdc:	ldr	x19, [x19, #8]
  412ce0:	dmb	ish
  412ce4:	ldr	w8, [x19, #48]
  412ce8:	cmp	w8, #0x0
  412cec:	b.le	412da4 <ferror@plt+0xedc4>
  412cf0:	cbz	x21, 412dc0 <ferror@plt+0xede0>
  412cf4:	mov	x0, x19
  412cf8:	bl	432588 <ferror@plt+0x2e5a8>
  412cfc:	mov	w0, #0x20                  	// #32
  412d00:	bl	41e5d4 <ferror@plt+0x1a5f4>
  412d04:	strh	wzr, [x21, #6]
  412d08:	str	x21, [x0]
  412d0c:	str	w20, [x0, #24]
  412d10:	mov	x8, x19
  412d14:	ldr	x9, [x8, #104]!
  412d18:	cbz	x9, 412d44 <ferror@plt+0xed64>
  412d1c:	ldr	w10, [x9, #24]
  412d20:	cmp	w10, w20
  412d24:	b.le	412d54 <ferror@plt+0xed74>
  412d28:	mov	x10, x9
  412d2c:	ldr	x9, [x9, #8]
  412d30:	cbz	x9, 412d48 <ferror@plt+0xed68>
  412d34:	ldr	w11, [x9, #24]
  412d38:	cmp	w11, w20
  412d3c:	b.gt	412d28 <ferror@plt+0xed48>
  412d40:	b	412d58 <ferror@plt+0xed78>
  412d44:	mov	x10, xzr
  412d48:	mov	x9, xzr
  412d4c:	add	x11, x19, #0x60
  412d50:	b	412d5c <ferror@plt+0xed7c>
  412d54:	mov	x10, xzr
  412d58:	add	x11, x9, #0x10
  412d5c:	str	x0, [x11]
  412d60:	stp	x9, x10, [x0, #8]
  412d64:	add	x9, x10, #0x8
  412d68:	cmp	x10, #0x0
  412d6c:	csel	x8, x8, x9, eq  // eq = none
  412d70:	str	x0, [x8]
  412d74:	ldr	w8, [x19, #112]
  412d78:	ldr	x0, [x19, #136]
  412d7c:	mov	w9, #0x1                   	// #1
  412d80:	str	w9, [x19, #152]
  412d84:	add	w8, w8, #0x1
  412d88:	str	w8, [x19, #112]
  412d8c:	bl	4316e4 <ferror@plt+0x2d704>
  412d90:	mov	x0, x19
  412d94:	ldp	x20, x19, [sp, #32]
  412d98:	ldr	x21, [sp, #16]
  412d9c:	ldp	x29, x30, [sp], #48
  412da0:	b	432634 <ferror@plt+0x2e654>
  412da4:	adrp	x0, 447000 <ferror@plt+0x43020>
  412da8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  412dac:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412db0:	add	x0, x0, #0xf7f
  412db4:	add	x1, x1, #0xe8
  412db8:	add	x2, x2, #0x491
  412dbc:	b	412dd8 <ferror@plt+0xedf8>
  412dc0:	adrp	x0, 447000 <ferror@plt+0x43020>
  412dc4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  412dc8:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  412dcc:	add	x0, x0, #0xf7f
  412dd0:	add	x1, x1, #0xe8
  412dd4:	add	x2, x2, #0x37e
  412dd8:	ldp	x20, x19, [sp, #32]
  412ddc:	ldr	x21, [sp, #16]
  412de0:	ldp	x29, x30, [sp], #48
  412de4:	b	415dcc <ferror@plt+0x11dec>
  412de8:	stp	x29, x30, [sp, #-32]!
  412dec:	stp	x20, x19, [sp, #16]
  412df0:	mov	x20, x1
  412df4:	mov	x19, x0
  412df8:	mov	x29, sp
  412dfc:	cbnz	x0, 412e30 <ferror@plt+0xee50>
  412e00:	adrp	x19, 491000 <ferror@plt+0x8d020>
  412e04:	add	x19, x19, #0xa10
  412e08:	mov	x0, x19
  412e0c:	bl	432588 <ferror@plt+0x2e5a8>
  412e10:	ldr	x8, [x19, #8]
  412e14:	cbnz	x8, 412e24 <ferror@plt+0xee44>
  412e18:	bl	40edd0 <ferror@plt+0xadf0>
  412e1c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  412e20:	str	x0, [x8, #2584]
  412e24:	mov	x0, x19
  412e28:	bl	432634 <ferror@plt+0x2e654>
  412e2c:	ldr	x19, [x19, #8]
  412e30:	dmb	ish
  412e34:	ldr	w8, [x19, #48]
  412e38:	cmp	w8, #0x0
  412e3c:	b.le	412ed0 <ferror@plt+0xeef0>
  412e40:	cbz	x20, 412eec <ferror@plt+0xef0c>
  412e44:	mov	x0, x19
  412e48:	bl	432588 <ferror@plt+0x2e5a8>
  412e4c:	mov	x8, x19
  412e50:	ldr	x10, [x8, #96]!
  412e54:	mov	x11, xzr
  412e58:	cbz	x10, 412eb0 <ferror@plt+0xeed0>
  412e5c:	mov	x9, x11
  412e60:	ldr	x11, [x10]
  412e64:	mov	x1, x10
  412e68:	ldr	x10, [x10, #16]
  412e6c:	cmp	x11, x20
  412e70:	mov	x11, x1
  412e74:	b.ne	412e58 <ferror@plt+0xee78>  // b.any
  412e78:	add	x11, x9, #0x10
  412e7c:	cmp	x9, #0x0
  412e80:	add	x12, x19, #0x68
  412e84:	add	x13, x10, #0x8
  412e88:	csel	x8, x8, x11, eq  // eq = none
  412e8c:	cmp	x10, #0x0
  412e90:	str	x10, [x8]
  412e94:	csel	x8, x12, x13, eq  // eq = none
  412e98:	mov	w0, #0x20                  	// #32
  412e9c:	str	x9, [x8]
  412ea0:	bl	41efb0 <ferror@plt+0x1afd0>
  412ea4:	ldr	w8, [x19, #112]
  412ea8:	sub	w8, w8, #0x1
  412eac:	str	w8, [x19, #112]
  412eb0:	ldr	x0, [x19, #136]
  412eb4:	mov	w8, #0x1                   	// #1
  412eb8:	str	w8, [x19, #152]
  412ebc:	bl	4316e4 <ferror@plt+0x2d704>
  412ec0:	mov	x0, x19
  412ec4:	ldp	x20, x19, [sp, #16]
  412ec8:	ldp	x29, x30, [sp], #32
  412ecc:	b	432634 <ferror@plt+0x2e654>
  412ed0:	adrp	x0, 447000 <ferror@plt+0x43020>
  412ed4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  412ed8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412edc:	add	x0, x0, #0xf7f
  412ee0:	add	x1, x1, #0x126
  412ee4:	add	x2, x2, #0x491
  412ee8:	b	412f04 <ferror@plt+0xef24>
  412eec:	adrp	x0, 447000 <ferror@plt+0x43020>
  412ef0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  412ef4:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  412ef8:	add	x0, x0, #0xf7f
  412efc:	add	x1, x1, #0x126
  412f00:	add	x2, x2, #0x37e
  412f04:	ldp	x20, x19, [sp, #16]
  412f08:	ldp	x29, x30, [sp], #32
  412f0c:	b	415dcc <ferror@plt+0x11dec>
  412f10:	sub	sp, sp, #0x30
  412f14:	stp	x29, x30, [sp, #16]
  412f18:	str	x19, [sp, #32]
  412f1c:	add	x29, sp, #0x10
  412f20:	cbz	x1, 412f4c <ferror@plt+0xef6c>
  412f24:	mov	x19, x1
  412f28:	mov	x0, sp
  412f2c:	mov	x1, xzr
  412f30:	bl	403900 <gettimeofday@plt>
  412f34:	ldr	q0, [sp]
  412f38:	str	q0, [x19]
  412f3c:	ldr	x19, [sp, #32]
  412f40:	ldp	x29, x30, [sp, #16]
  412f44:	add	sp, sp, #0x30
  412f48:	ret
  412f4c:	adrp	x0, 447000 <ferror@plt+0x43020>
  412f50:	adrp	x1, 442000 <ferror@plt+0x3e020>
  412f54:	adrp	x2, 442000 <ferror@plt+0x3e020>
  412f58:	add	x0, x0, #0xf7f
  412f5c:	add	x1, x1, #0xd75
  412f60:	add	x2, x2, #0xd99
  412f64:	bl	415dcc <ferror@plt+0x11dec>
  412f68:	ldr	x19, [sp, #32]
  412f6c:	ldp	x29, x30, [sp, #16]
  412f70:	add	sp, sp, #0x30
  412f74:	ret
  412f78:	sub	sp, sp, #0x40
  412f7c:	stp	x29, x30, [sp, #16]
  412f80:	stp	x20, x19, [sp, #48]
  412f84:	ldr	x19, [x0, #32]
  412f88:	str	x21, [sp, #32]
  412f8c:	add	x29, sp, #0x10
  412f90:	cbz	x19, 413040 <ferror@plt+0xf060>
  412f94:	mov	x0, x19
  412f98:	bl	432588 <ferror@plt+0x2e5a8>
  412f9c:	ldr	w8, [x19, #176]
  412fa0:	cbz	w8, 412fac <ferror@plt+0xefcc>
  412fa4:	ldr	x20, [x19, #168]
  412fa8:	b	413020 <ferror@plt+0xf040>
  412fac:	mov	x1, sp
  412fb0:	mov	w0, #0x1                   	// #1
  412fb4:	mov	w21, #0x1                   	// #1
  412fb8:	bl	4036a0 <clock_gettime@plt>
  412fbc:	ldr	x8, [sp]
  412fc0:	mov	x9, #0x5fff                	// #24575
  412fc4:	movk	x9, #0x758a, lsl #16
  412fc8:	mov	x10, #0xbfff                	// #49151
  412fcc:	movk	x9, #0x20ce, lsl #32
  412fd0:	movk	x10, #0xeb14, lsl #16
  412fd4:	movk	x9, #0x461, lsl #48
  412fd8:	movk	x10, #0x419c, lsl #32
  412fdc:	add	x9, x8, x9
  412fe0:	movk	x10, #0x8c2, lsl #48
  412fe4:	cmp	x9, x10
  412fe8:	b.cs	413064 <ferror@plt+0xf084>  // b.hs, b.nlast
  412fec:	ldr	x9, [sp, #8]
  412ff0:	mov	x11, #0xf7cf                	// #63439
  412ff4:	movk	x11, #0xe353, lsl #16
  412ff8:	movk	x11, #0x9ba5, lsl #32
  412ffc:	movk	x11, #0x20c4, lsl #48
  413000:	smulh	x9, x9, x11
  413004:	mov	w10, #0x4240                	// #16960
  413008:	asr	x11, x9, #7
  41300c:	movk	w10, #0xf, lsl #16
  413010:	add	x9, x11, x9, lsr #63
  413014:	madd	x20, x8, x10, x9
  413018:	str	x20, [x19, #168]
  41301c:	str	w21, [x19, #176]
  413020:	mov	x0, x19
  413024:	bl	432634 <ferror@plt+0x2e654>
  413028:	mov	x0, x20
  41302c:	ldp	x20, x19, [sp, #48]
  413030:	ldr	x21, [sp, #32]
  413034:	ldp	x29, x30, [sp, #16]
  413038:	add	sp, sp, #0x40
  41303c:	ret
  413040:	adrp	x0, 447000 <ferror@plt+0x43020>
  413044:	adrp	x1, 443000 <ferror@plt+0x3f020>
  413048:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41304c:	add	x0, x0, #0xf7f
  413050:	add	x1, x1, #0x161
  413054:	add	x2, x2, #0x660
  413058:	bl	415dcc <ferror@plt+0x11dec>
  41305c:	mov	x20, xzr
  413060:	b	413028 <ferror@plt+0xf048>
  413064:	adrp	x0, 447000 <ferror@plt+0x43020>
  413068:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41306c:	adrp	x3, 442000 <ferror@plt+0x3e020>
  413070:	adrp	x4, 442000 <ferror@plt+0x3e020>
  413074:	add	x0, x0, #0xf7f
  413078:	add	x1, x1, #0xda8
  41307c:	add	x3, x3, #0xdb0
  413080:	add	x4, x4, #0xdc5
  413084:	mov	w2, #0xa0d                 	// #2573
  413088:	bl	427628 <ferror@plt+0x23648>
  41308c:	stp	x29, x30, [sp, #-32]!
  413090:	stp	x20, x19, [sp, #16]
  413094:	mov	x19, x1
  413098:	mov	x20, x0
  41309c:	mov	x29, sp
  4130a0:	cbnz	x0, 4130d4 <ferror@plt+0xf0f4>
  4130a4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4130a8:	add	x20, x20, #0xa10
  4130ac:	mov	x0, x20
  4130b0:	bl	432588 <ferror@plt+0x2e5a8>
  4130b4:	ldr	x8, [x20, #8]
  4130b8:	cbnz	x8, 4130c8 <ferror@plt+0xf0e8>
  4130bc:	bl	40edd0 <ferror@plt+0xadf0>
  4130c0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4130c4:	str	x0, [x8, #2584]
  4130c8:	mov	x0, x20
  4130cc:	bl	432634 <ferror@plt+0x2e654>
  4130d0:	ldr	x20, [x20, #8]
  4130d4:	dmb	ish
  4130d8:	ldr	w8, [x20, #48]
  4130dc:	cmp	w8, #0x0
  4130e0:	b.le	413110 <ferror@plt+0xf130>
  4130e4:	mov	x0, x20
  4130e8:	bl	432588 <ferror@plt+0x2e5a8>
  4130ec:	adrp	x8, 41b000 <ferror@plt+0x17020>
  4130f0:	add	x8, x8, #0x104
  4130f4:	cmp	x19, #0x0
  4130f8:	csel	x8, x8, x19, eq  // eq = none
  4130fc:	str	x8, [x20, #160]
  413100:	mov	x0, x20
  413104:	ldp	x20, x19, [sp, #16]
  413108:	ldp	x29, x30, [sp], #32
  41310c:	b	432634 <ferror@plt+0x2e654>
  413110:	ldp	x20, x19, [sp, #16]
  413114:	adrp	x0, 447000 <ferror@plt+0x43020>
  413118:	adrp	x1, 443000 <ferror@plt+0x3f020>
  41311c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  413120:	add	x0, x0, #0xf7f
  413124:	add	x1, x1, #0x185
  413128:	add	x2, x2, #0x491
  41312c:	ldp	x29, x30, [sp], #32
  413130:	b	415dcc <ferror@plt+0x11dec>
  413134:	stp	x29, x30, [sp, #-32]!
  413138:	stp	x20, x19, [sp, #16]
  41313c:	mov	x19, x0
  413140:	mov	x29, sp
  413144:	cbnz	x0, 413178 <ferror@plt+0xf198>
  413148:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41314c:	add	x19, x19, #0xa10
  413150:	mov	x0, x19
  413154:	bl	432588 <ferror@plt+0x2e5a8>
  413158:	ldr	x8, [x19, #8]
  41315c:	cbnz	x8, 41316c <ferror@plt+0xf18c>
  413160:	bl	40edd0 <ferror@plt+0xadf0>
  413164:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413168:	str	x0, [x8, #2584]
  41316c:	mov	x0, x19
  413170:	bl	432634 <ferror@plt+0x2e654>
  413174:	ldr	x19, [x19, #8]
  413178:	dmb	ish
  41317c:	ldr	w8, [x19, #48]
  413180:	cmp	w8, #0x0
  413184:	b.le	4131ac <ferror@plt+0xf1cc>
  413188:	mov	x0, x19
  41318c:	bl	432588 <ferror@plt+0x2e5a8>
  413190:	ldr	x20, [x19, #160]
  413194:	mov	x0, x19
  413198:	bl	432634 <ferror@plt+0x2e654>
  41319c:	mov	x0, x20
  4131a0:	ldp	x20, x19, [sp, #16]
  4131a4:	ldp	x29, x30, [sp], #32
  4131a8:	ret
  4131ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  4131b0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4131b4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4131b8:	add	x0, x0, #0xf7f
  4131bc:	add	x1, x1, #0x1c2
  4131c0:	add	x2, x2, #0x491
  4131c4:	bl	415dcc <ferror@plt+0x11dec>
  4131c8:	mov	x20, xzr
  4131cc:	mov	x0, x20
  4131d0:	ldp	x20, x19, [sp, #16]
  4131d4:	ldp	x29, x30, [sp], #32
  4131d8:	ret
  4131dc:	stp	x29, x30, [sp, #-32]!
  4131e0:	stp	x20, x19, [sp, #16]
  4131e4:	mov	x19, x0
  4131e8:	mov	x29, sp
  4131ec:	cbnz	x0, 413220 <ferror@plt+0xf240>
  4131f0:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4131f4:	add	x19, x19, #0xa10
  4131f8:	mov	x0, x19
  4131fc:	bl	432588 <ferror@plt+0x2e5a8>
  413200:	ldr	x8, [x19, #8]
  413204:	cbnz	x8, 413214 <ferror@plt+0xf234>
  413208:	bl	40edd0 <ferror@plt+0xadf0>
  41320c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413210:	str	x0, [x8, #2584]
  413214:	mov	x0, x19
  413218:	bl	432634 <ferror@plt+0x2e654>
  41321c:	ldr	x19, [x19, #8]
  413220:	mov	x0, x19
  413224:	bl	432588 <ferror@plt+0x2e5a8>
  413228:	ldr	x20, [x19, #24]
  41322c:	bl	429794 <ferror@plt+0x257b4>
  413230:	cmp	x20, x0
  413234:	mov	x0, x19
  413238:	cset	w20, eq  // eq = none
  41323c:	bl	432634 <ferror@plt+0x2e654>
  413240:	mov	w0, w20
  413244:	ldp	x20, x19, [sp, #16]
  413248:	ldp	x29, x30, [sp], #32
  41324c:	ret
  413250:	sub	sp, sp, #0x30
  413254:	stp	x20, x19, [sp, #32]
  413258:	mov	w20, w0
  41325c:	mov	w0, #0x68                  	// #104
  413260:	stp	x29, x30, [sp, #16]
  413264:	add	x29, sp, #0x10
  413268:	bl	414c04 <ferror@plt+0x10c24>
  41326c:	mov	x19, x0
  413270:	mov	w0, #0x20                  	// #32
  413274:	bl	41ef2c <ferror@plt+0x1af4c>
  413278:	adrp	x10, 442000 <ferror@plt+0x3e020>
  41327c:	ldr	d0, [x10, #1112]
  413280:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413284:	mov	x11, #0xffffffffffffffff    	// #-1
  413288:	str	x0, [x19, #88]
  41328c:	add	x8, x8, #0x600
  413290:	mov	w9, #0x1                   	// #1
  413294:	str	x11, [x0, #16]
  413298:	mov	x1, sp
  41329c:	mov	w0, #0x1                   	// #1
  4132a0:	str	x8, [x19, #16]
  4132a4:	str	w9, [x19, #24]
  4132a8:	str	d0, [x19, #40]
  4132ac:	str	w20, [x19, #96]
  4132b0:	bl	4036a0 <clock_gettime@plt>
  4132b4:	ldr	x8, [sp]
  4132b8:	mov	x9, #0x5fff                	// #24575
  4132bc:	movk	x9, #0x758a, lsl #16
  4132c0:	mov	x10, #0xbfff                	// #49151
  4132c4:	movk	x9, #0x20ce, lsl #32
  4132c8:	movk	x10, #0xeb14, lsl #16
  4132cc:	movk	x9, #0x461, lsl #48
  4132d0:	movk	x10, #0x419c, lsl #32
  4132d4:	add	x9, x8, x9
  4132d8:	movk	x10, #0x8c2, lsl #48
  4132dc:	cmp	x9, x10
  4132e0:	b.cs	41332c <ferror@plt+0xf34c>  // b.hs, b.nlast
  4132e4:	ldr	x9, [sp, #8]
  4132e8:	mov	x11, #0xf7cf                	// #63439
  4132ec:	movk	x11, #0xe353, lsl #16
  4132f0:	movk	x11, #0x9ba5, lsl #32
  4132f4:	movk	x11, #0x20c4, lsl #48
  4132f8:	smulh	x9, x9, x11
  4132fc:	mov	w10, #0x4240                	// #16960
  413300:	asr	x11, x9, #7
  413304:	movk	w10, #0xf, lsl #16
  413308:	add	x9, x11, x9, lsr #63
  41330c:	madd	x1, x8, x10, x9
  413310:	mov	x0, x19
  413314:	bl	413354 <ferror@plt+0xf374>
  413318:	mov	x0, x19
  41331c:	ldp	x20, x19, [sp, #32]
  413320:	ldp	x29, x30, [sp, #16]
  413324:	add	sp, sp, #0x30
  413328:	ret
  41332c:	adrp	x0, 447000 <ferror@plt+0x43020>
  413330:	adrp	x1, 442000 <ferror@plt+0x3e020>
  413334:	adrp	x3, 442000 <ferror@plt+0x3e020>
  413338:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41333c:	add	x0, x0, #0xf7f
  413340:	add	x1, x1, #0xda8
  413344:	add	x3, x3, #0xdb0
  413348:	add	x4, x4, #0xdc5
  41334c:	mov	w2, #0xa0d                 	// #2573
  413350:	bl	427628 <ferror@plt+0x23648>
  413354:	stp	x29, x30, [sp, #-64]!
  413358:	str	x23, [sp, #16]
  41335c:	stp	x22, x21, [sp, #32]
  413360:	stp	x20, x19, [sp, #48]
  413364:	ldp	w8, w9, [x0, #96]
  413368:	mov	w10, #0x3e8                 	// #1000
  41336c:	mov	x19, x0
  413370:	mov	x29, sp
  413374:	madd	x20, x8, x10, x1
  413378:	cbz	w9, 413444 <ferror@plt+0xf464>
  41337c:	adrp	x23, 491000 <ferror@plt+0x8d020>
  413380:	ldr	w8, [x23, #1712]
  413384:	cmn	w8, #0x1
  413388:	b.ne	4133f8 <ferror@plt+0xf418>  // b.any
  41338c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  413390:	add	x0, x0, #0x6d8
  413394:	bl	4093d4 <ferror@plt+0x53f4>
  413398:	mov	x21, x0
  41339c:	cbnz	x0, 4133b4 <ferror@plt+0xf3d4>
  4133a0:	adrp	x0, 443000 <ferror@plt+0x3f020>
  4133a4:	add	x0, x0, #0x6f1
  4133a8:	bl	4093d4 <ferror@plt+0x53f4>
  4133ac:	mov	x21, x0
  4133b0:	cbz	x0, 413460 <ferror@plt+0xf480>
  4133b4:	mov	x0, x21
  4133b8:	bl	40d988 <ferror@plt+0x99a8>
  4133bc:	mov	w22, w0
  4133c0:	mov	x0, x21
  4133c4:	bl	40d988 <ferror@plt+0x99a8>
  4133c8:	cmp	w22, #0x0
  4133cc:	mov	w8, #0xde83                	// #56963
  4133d0:	movk	w8, #0x431b, lsl #16
  4133d4:	cneg	w9, w0, lt  // lt = tstop
  4133d8:	smull	x8, w9, w8
  4133dc:	lsr	x10, x8, #63
  4133e0:	asr	x8, x8, #50
  4133e4:	add	w8, w8, w10
  4133e8:	mov	w10, #0x4240                	// #16960
  4133ec:	movk	w10, #0xf, lsl #16
  4133f0:	msub	w8, w8, w10, w9
  4133f4:	str	w8, [x23, #1712]
  4133f8:	mov	x9, #0x34db                	// #13531
  4133fc:	movk	x9, #0xd7b6, lsl #16
  413400:	sxtw	x8, w8
  413404:	movk	x9, #0xde82, lsl #32
  413408:	movk	x9, #0x431b, lsl #48
  41340c:	sub	x12, x20, x8
  413410:	smulh	x9, x12, x9
  413414:	mov	w10, #0x4240                	// #16960
  413418:	asr	x14, x9, #18
  41341c:	movk	w10, #0xf, lsl #16
  413420:	mov	w11, #0xd08f                	// #53391
  413424:	add	x9, x14, x9, lsr #63
  413428:	movk	w11, #0x3, lsl #16
  41342c:	msub	x9, x9, x10, x12
  413430:	add	x13, x12, x10
  413434:	cmp	x9, x11
  413438:	csel	x10, x13, x12, gt
  41343c:	sub	x8, x8, x9
  413440:	add	x20, x8, x10
  413444:	mov	x0, x19
  413448:	mov	x1, x20
  41344c:	ldp	x20, x19, [sp, #48]
  413450:	ldp	x22, x21, [sp, #32]
  413454:	ldr	x23, [sp, #16]
  413458:	ldp	x29, x30, [sp], #64
  41345c:	b	4107f0 <ferror@plt+0xc810>
  413460:	mov	w8, wzr
  413464:	b	4133f4 <ferror@plt+0xf414>
  413468:	sub	sp, sp, #0x30
  41346c:	stp	x20, x19, [sp, #32]
  413470:	mov	w20, w0
  413474:	mov	w0, #0x68                  	// #104
  413478:	stp	x29, x30, [sp, #16]
  41347c:	add	x29, sp, #0x10
  413480:	bl	414c04 <ferror@plt+0x10c24>
  413484:	mov	x19, x0
  413488:	mov	w0, #0x20                  	// #32
  41348c:	bl	41ef2c <ferror@plt+0x1af4c>
  413490:	adrp	x10, 442000 <ferror@plt+0x3e020>
  413494:	ldr	d0, [x10, #1112]
  413498:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41349c:	add	x8, x8, #0x600
  4134a0:	mov	x11, #0xffffffffffffffff    	// #-1
  4134a4:	mov	w12, #0x3e8                 	// #1000
  4134a8:	str	x0, [x19, #88]
  4134ac:	mov	w9, #0x1                   	// #1
  4134b0:	str	x8, [x19, #16]
  4134b4:	str	x11, [x0, #16]
  4134b8:	mul	w8, w20, w12
  4134bc:	mov	x1, sp
  4134c0:	mov	w0, #0x1                   	// #1
  4134c4:	str	w9, [x19, #24]
  4134c8:	str	d0, [x19, #40]
  4134cc:	stp	w8, w9, [x19, #96]
  4134d0:	bl	4036a0 <clock_gettime@plt>
  4134d4:	ldr	x8, [sp]
  4134d8:	mov	x9, #0x5fff                	// #24575
  4134dc:	movk	x9, #0x758a, lsl #16
  4134e0:	mov	x10, #0xbfff                	// #49151
  4134e4:	movk	x9, #0x20ce, lsl #32
  4134e8:	movk	x10, #0xeb14, lsl #16
  4134ec:	movk	x9, #0x461, lsl #48
  4134f0:	movk	x10, #0x419c, lsl #32
  4134f4:	add	x9, x8, x9
  4134f8:	movk	x10, #0x8c2, lsl #48
  4134fc:	cmp	x9, x10
  413500:	b.cs	41354c <ferror@plt+0xf56c>  // b.hs, b.nlast
  413504:	ldr	x9, [sp, #8]
  413508:	mov	x11, #0xf7cf                	// #63439
  41350c:	movk	x11, #0xe353, lsl #16
  413510:	movk	x11, #0x9ba5, lsl #32
  413514:	movk	x11, #0x20c4, lsl #48
  413518:	smulh	x9, x9, x11
  41351c:	mov	w10, #0x4240                	// #16960
  413520:	asr	x11, x9, #7
  413524:	movk	w10, #0xf, lsl #16
  413528:	add	x9, x11, x9, lsr #63
  41352c:	madd	x1, x8, x10, x9
  413530:	mov	x0, x19
  413534:	bl	413354 <ferror@plt+0xf374>
  413538:	mov	x0, x19
  41353c:	ldp	x20, x19, [sp, #32]
  413540:	ldp	x29, x30, [sp, #16]
  413544:	add	sp, sp, #0x30
  413548:	ret
  41354c:	adrp	x0, 447000 <ferror@plt+0x43020>
  413550:	adrp	x1, 442000 <ferror@plt+0x3e020>
  413554:	adrp	x3, 442000 <ferror@plt+0x3e020>
  413558:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41355c:	add	x0, x0, #0xf7f
  413560:	add	x1, x1, #0xda8
  413564:	add	x3, x3, #0xdb0
  413568:	add	x4, x4, #0xdc5
  41356c:	mov	w2, #0xa0d                 	// #2573
  413570:	bl	427628 <ferror@plt+0x23648>
  413574:	stp	x29, x30, [sp, #-64]!
  413578:	stp	x24, x23, [sp, #16]
  41357c:	stp	x22, x21, [sp, #32]
  413580:	stp	x20, x19, [sp, #48]
  413584:	mov	x29, sp
  413588:	cbz	x2, 413698 <ferror@plt+0xf6b8>
  41358c:	mov	w23, w0
  413590:	mov	w0, w1
  413594:	mov	x20, x4
  413598:	mov	x21, x3
  41359c:	mov	x22, x2
  4135a0:	bl	413250 <ferror@plt+0xf270>
  4135a4:	mov	x19, x0
  4135a8:	cbz	w23, 4135dc <ferror@plt+0xf5fc>
  4135ac:	cbz	x19, 4136bc <ferror@plt+0xf6dc>
  4135b0:	ldr	x24, [x19, #32]
  4135b4:	cbz	x24, 4135e4 <ferror@plt+0xf604>
  4135b8:	mov	x0, x24
  4135bc:	bl	432588 <ferror@plt+0x2e5a8>
  4135c0:	mov	x0, x19
  4135c4:	mov	x1, x24
  4135c8:	mov	w2, w23
  4135cc:	bl	40fe90 <ferror@plt+0xbeb0>
  4135d0:	ldr	x0, [x19, #32]
  4135d4:	bl	432634 <ferror@plt+0x2e654>
  4135d8:	b	4135f4 <ferror@plt+0xf614>
  4135dc:	cbnz	x19, 4135f4 <ferror@plt+0xf614>
  4135e0:	b	4136d8 <ferror@plt+0xf6f8>
  4135e4:	mov	x0, x19
  4135e8:	mov	x1, xzr
  4135ec:	mov	w2, w23
  4135f0:	bl	40fe90 <ferror@plt+0xbeb0>
  4135f4:	mov	w0, #0x20                  	// #32
  4135f8:	bl	414b40 <ferror@plt+0x10b60>
  4135fc:	mov	w8, #0x1                   	// #1
  413600:	stp	x22, x21, [x0, #8]
  413604:	str	w8, [x0]
  413608:	str	x20, [x0, #24]
  41360c:	ldr	x21, [x19, #32]
  413610:	mov	x23, x0
  413614:	cbz	x21, 413680 <ferror@plt+0xf6a0>
  413618:	mov	x0, x21
  41361c:	bl	432588 <ferror@plt+0x2e5a8>
  413620:	ldp	x20, x22, [x19]
  413624:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413628:	add	x8, x8, #0x6b8
  41362c:	mov	x0, x21
  413630:	stp	x23, x8, [x19]
  413634:	bl	432634 <ferror@plt+0x2e654>
  413638:	cbz	x22, 413648 <ferror@plt+0xf668>
  41363c:	ldr	x8, [x22, #8]
  413640:	mov	x0, x20
  413644:	blr	x8
  413648:	mov	x0, x19
  41364c:	mov	x1, xzr
  413650:	bl	40f4a0 <ferror@plt+0xb4c0>
  413654:	ldr	x1, [x19, #32]
  413658:	mov	w20, w0
  41365c:	mov	x0, x19
  413660:	mov	w2, wzr
  413664:	bl	410bf8 <ferror@plt+0xcc18>
  413668:	mov	w0, w20
  41366c:	ldp	x20, x19, [sp, #48]
  413670:	ldp	x22, x21, [sp, #32]
  413674:	ldp	x24, x23, [sp, #16]
  413678:	ldp	x29, x30, [sp], #64
  41367c:	ret
  413680:	ldp	x20, x22, [x19]
  413684:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413688:	add	x8, x8, #0x6b8
  41368c:	stp	x23, x8, [x19]
  413690:	cbnz	x22, 41363c <ferror@plt+0xf65c>
  413694:	b	413648 <ferror@plt+0xf668>
  413698:	adrp	x0, 447000 <ferror@plt+0x43020>
  41369c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4136a0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4136a4:	add	x0, x0, #0xf7f
  4136a8:	add	x1, x1, #0x224
  4136ac:	add	x2, x2, #0x271
  4136b0:	bl	415dcc <ferror@plt+0x11dec>
  4136b4:	mov	w0, wzr
  4136b8:	b	41366c <ferror@plt+0xf68c>
  4136bc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4136c0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4136c4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4136c8:	add	x0, x0, #0xf7f
  4136cc:	add	x1, x1, #0x972
  4136d0:	add	x2, x2, #0x77f
  4136d4:	bl	415dcc <ferror@plt+0x11dec>
  4136d8:	adrp	x20, 447000 <ferror@plt+0x43020>
  4136dc:	adrp	x21, 442000 <ferror@plt+0x3e020>
  4136e0:	add	x20, x20, #0xf7f
  4136e4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4136e8:	add	x21, x21, #0x77f
  4136ec:	add	x1, x1, #0x8dc
  4136f0:	mov	x0, x20
  4136f4:	mov	x2, x21
  4136f8:	bl	415dcc <ferror@plt+0x11dec>
  4136fc:	mov	x0, x19
  413700:	mov	x1, xzr
  413704:	bl	40f4a0 <ferror@plt+0xb4c0>
  413708:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41370c:	mov	w19, w0
  413710:	add	x1, x1, #0xb32
  413714:	mov	x0, x20
  413718:	mov	x2, x21
  41371c:	bl	415dcc <ferror@plt+0x11dec>
  413720:	mov	w0, w19
  413724:	b	41366c <ferror@plt+0xf68c>
  413728:	mov	x3, x2
  41372c:	mov	x2, x1
  413730:	mov	w1, w0
  413734:	mov	w0, wzr
  413738:	mov	x4, xzr
  41373c:	b	413574 <ferror@plt+0xf594>
  413740:	stp	x29, x30, [sp, #-64]!
  413744:	stp	x24, x23, [sp, #16]
  413748:	stp	x22, x21, [sp, #32]
  41374c:	stp	x20, x19, [sp, #48]
  413750:	mov	x29, sp
  413754:	cbz	x2, 413864 <ferror@plt+0xf884>
  413758:	mov	w23, w0
  41375c:	mov	w0, w1
  413760:	mov	x20, x4
  413764:	mov	x21, x3
  413768:	mov	x22, x2
  41376c:	bl	413468 <ferror@plt+0xf488>
  413770:	mov	x19, x0
  413774:	cbz	w23, 4137a8 <ferror@plt+0xf7c8>
  413778:	cbz	x19, 413888 <ferror@plt+0xf8a8>
  41377c:	ldr	x24, [x19, #32]
  413780:	cbz	x24, 4137b0 <ferror@plt+0xf7d0>
  413784:	mov	x0, x24
  413788:	bl	432588 <ferror@plt+0x2e5a8>
  41378c:	mov	x0, x19
  413790:	mov	x1, x24
  413794:	mov	w2, w23
  413798:	bl	40fe90 <ferror@plt+0xbeb0>
  41379c:	ldr	x0, [x19, #32]
  4137a0:	bl	432634 <ferror@plt+0x2e654>
  4137a4:	b	4137c0 <ferror@plt+0xf7e0>
  4137a8:	cbnz	x19, 4137c0 <ferror@plt+0xf7e0>
  4137ac:	b	4138a4 <ferror@plt+0xf8c4>
  4137b0:	mov	x0, x19
  4137b4:	mov	x1, xzr
  4137b8:	mov	w2, w23
  4137bc:	bl	40fe90 <ferror@plt+0xbeb0>
  4137c0:	mov	w0, #0x20                  	// #32
  4137c4:	bl	414b40 <ferror@plt+0x10b60>
  4137c8:	mov	w8, #0x1                   	// #1
  4137cc:	stp	x22, x21, [x0, #8]
  4137d0:	str	w8, [x0]
  4137d4:	str	x20, [x0, #24]
  4137d8:	ldr	x21, [x19, #32]
  4137dc:	mov	x23, x0
  4137e0:	cbz	x21, 41384c <ferror@plt+0xf86c>
  4137e4:	mov	x0, x21
  4137e8:	bl	432588 <ferror@plt+0x2e5a8>
  4137ec:	ldp	x20, x22, [x19]
  4137f0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4137f4:	add	x8, x8, #0x6b8
  4137f8:	mov	x0, x21
  4137fc:	stp	x23, x8, [x19]
  413800:	bl	432634 <ferror@plt+0x2e654>
  413804:	cbz	x22, 413814 <ferror@plt+0xf834>
  413808:	ldr	x8, [x22, #8]
  41380c:	mov	x0, x20
  413810:	blr	x8
  413814:	mov	x0, x19
  413818:	mov	x1, xzr
  41381c:	bl	40f4a0 <ferror@plt+0xb4c0>
  413820:	ldr	x1, [x19, #32]
  413824:	mov	w20, w0
  413828:	mov	x0, x19
  41382c:	mov	w2, wzr
  413830:	bl	410bf8 <ferror@plt+0xcc18>
  413834:	mov	w0, w20
  413838:	ldp	x20, x19, [sp, #48]
  41383c:	ldp	x22, x21, [sp, #32]
  413840:	ldp	x24, x23, [sp, #16]
  413844:	ldp	x29, x30, [sp], #64
  413848:	ret
  41384c:	ldp	x20, x22, [x19]
  413850:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413854:	add	x8, x8, #0x6b8
  413858:	stp	x23, x8, [x19]
  41385c:	cbnz	x22, 413808 <ferror@plt+0xf828>
  413860:	b	413814 <ferror@plt+0xf834>
  413864:	adrp	x0, 447000 <ferror@plt+0x43020>
  413868:	adrp	x1, 443000 <ferror@plt+0x3f020>
  41386c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  413870:	add	x0, x0, #0xf7f
  413874:	add	x1, x1, #0x282
  413878:	add	x2, x2, #0x271
  41387c:	bl	415dcc <ferror@plt+0x11dec>
  413880:	mov	w0, wzr
  413884:	b	413838 <ferror@plt+0xf858>
  413888:	adrp	x0, 447000 <ferror@plt+0x43020>
  41388c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  413890:	adrp	x2, 442000 <ferror@plt+0x3e020>
  413894:	add	x0, x0, #0xf7f
  413898:	add	x1, x1, #0x972
  41389c:	add	x2, x2, #0x77f
  4138a0:	bl	415dcc <ferror@plt+0x11dec>
  4138a4:	adrp	x20, 447000 <ferror@plt+0x43020>
  4138a8:	adrp	x21, 442000 <ferror@plt+0x3e020>
  4138ac:	add	x20, x20, #0xf7f
  4138b0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4138b4:	add	x21, x21, #0x77f
  4138b8:	add	x1, x1, #0x8dc
  4138bc:	mov	x0, x20
  4138c0:	mov	x2, x21
  4138c4:	bl	415dcc <ferror@plt+0x11dec>
  4138c8:	mov	x0, x19
  4138cc:	mov	x1, xzr
  4138d0:	bl	40f4a0 <ferror@plt+0xb4c0>
  4138d4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4138d8:	mov	w19, w0
  4138dc:	add	x1, x1, #0xb32
  4138e0:	mov	x0, x20
  4138e4:	mov	x2, x21
  4138e8:	bl	415dcc <ferror@plt+0x11dec>
  4138ec:	mov	w0, w19
  4138f0:	b	413838 <ferror@plt+0xf858>
  4138f4:	mov	x3, x2
  4138f8:	mov	x2, x1
  4138fc:	cbz	x1, 413910 <ferror@plt+0xf930>
  413900:	mov	w1, w0
  413904:	mov	w0, wzr
  413908:	mov	x4, xzr
  41390c:	b	413740 <ferror@plt+0xf760>
  413910:	stp	x29, x30, [sp, #-16]!
  413914:	adrp	x0, 447000 <ferror@plt+0x43020>
  413918:	adrp	x1, 443000 <ferror@plt+0x3f020>
  41391c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  413920:	add	x0, x0, #0xf7f
  413924:	add	x1, x1, #0x2d9
  413928:	add	x2, x2, #0x271
  41392c:	mov	x29, sp
  413930:	bl	415dcc <ferror@plt+0x11dec>
  413934:	mov	w0, wzr
  413938:	ldp	x29, x30, [sp], #16
  41393c:	ret
  413940:	sub	sp, sp, #0xd0
  413944:	stp	x20, x19, [sp, #192]
  413948:	mov	w20, w0
  41394c:	mov	w0, #0x68                  	// #104
  413950:	stp	x29, x30, [sp, #160]
  413954:	stp	x22, x21, [sp, #176]
  413958:	add	x29, sp, #0xa0
  41395c:	bl	414c04 <ferror@plt+0x10c24>
  413960:	mov	x19, x0
  413964:	mov	w0, #0x20                  	// #32
  413968:	bl	41ef2c <ferror@plt+0x1af4c>
  41396c:	adrp	x10, 442000 <ferror@plt+0x3e020>
  413970:	ldr	d0, [x10, #1112]
  413974:	adrp	x21, 491000 <ferror@plt+0x8d020>
  413978:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41397c:	mov	x11, #0xffffffffffffffff    	// #-1
  413980:	add	x21, x21, #0x9f0
  413984:	str	x0, [x19, #88]
  413988:	add	x8, x8, #0x5d0
  41398c:	mov	w9, #0x1                   	// #1
  413990:	str	x11, [x0, #16]
  413994:	add	x0, x21, #0x30
  413998:	str	x8, [x19, #16]
  41399c:	str	w9, [x19, #24]
  4139a0:	str	d0, [x19, #40]
  4139a4:	stp	w20, wzr, [x19, #96]
  4139a8:	bl	432588 <ferror@plt+0x2e5a8>
  4139ac:	bl	414328 <ferror@plt+0x10348>
  4139b0:	add	x8, x21, w20, sxtw #2
  4139b4:	ldr	w9, [x8, #348]
  4139b8:	sxtw	x22, w20
  4139bc:	add	w9, w9, #0x1
  4139c0:	str	w9, [x8, #348]
  4139c4:	ldr	w8, [x8, #348]
  4139c8:	cmp	w8, #0x1
  4139cc:	b.ne	413a04 <ferror@plt+0xfa24>  // b.any
  4139d0:	adrp	x8, 414000 <ferror@plt+0x10020>
  4139d4:	add	x9, sp, #0x8
  4139d8:	add	x8, x8, #0xb1c
  4139dc:	add	x0, x9, #0x8
  4139e0:	str	x8, [sp, #8]
  4139e4:	bl	403860 <sigemptyset@plt>
  4139e8:	mov	w8, #0x1                   	// #1
  4139ec:	movk	w8, #0x1000, lsl #16
  4139f0:	add	x1, sp, #0x8
  4139f4:	mov	w0, w20
  4139f8:	mov	x2, xzr
  4139fc:	str	w8, [sp, #144]
  413a00:	bl	403a30 <sigaction@plt>
  413a04:	ldr	x0, [x21, #56]
  413a08:	mov	x1, x19
  413a0c:	bl	41ffec <ferror@plt+0x1c00c>
  413a10:	str	x0, [x21, #56]
  413a14:	add	x8, x21, x22, lsl #2
  413a18:	ldr	w8, [x8, #88]
  413a1c:	cbz	w8, 413a28 <ferror@plt+0xfa48>
  413a20:	mov	w8, #0x1                   	// #1
  413a24:	str	w8, [x19, #100]
  413a28:	adrp	x0, 491000 <ferror@plt+0x8d020>
  413a2c:	add	x0, x0, #0xa20
  413a30:	bl	432634 <ferror@plt+0x2e654>
  413a34:	mov	x0, x19
  413a38:	ldp	x20, x19, [sp, #192]
  413a3c:	ldp	x22, x21, [sp, #176]
  413a40:	ldp	x29, x30, [sp, #160]
  413a44:	add	sp, sp, #0xd0
  413a48:	ret
  413a4c:	sub	sp, sp, #0xd0
  413a50:	stp	x20, x19, [sp, #192]
  413a54:	mov	w20, w0
  413a58:	mov	w0, #0x70                  	// #112
  413a5c:	stp	x29, x30, [sp, #160]
  413a60:	str	x21, [sp, #176]
  413a64:	add	x29, sp, #0xa0
  413a68:	bl	414c04 <ferror@plt+0x10c24>
  413a6c:	mov	x19, x0
  413a70:	mov	w0, #0x20                  	// #32
  413a74:	bl	41ef2c <ferror@plt+0x1af4c>
  413a78:	adrp	x10, 442000 <ferror@plt+0x3e020>
  413a7c:	ldr	d0, [x10, #1112]
  413a80:	adrp	x21, 491000 <ferror@plt+0x8d020>
  413a84:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413a88:	mov	x11, #0xffffffffffffffff    	// #-1
  413a8c:	add	x21, x21, #0xa20
  413a90:	str	x0, [x19, #88]
  413a94:	add	x8, x8, #0x630
  413a98:	mov	w9, #0x1                   	// #1
  413a9c:	str	x11, [x0, #16]
  413aa0:	mov	x0, x21
  413aa4:	str	x8, [x19, #16]
  413aa8:	str	w9, [x19, #24]
  413aac:	str	d0, [x19, #40]
  413ab0:	str	w20, [x19, #96]
  413ab4:	bl	432588 <ferror@plt+0x2e5a8>
  413ab8:	bl	414328 <ferror@plt+0x10348>
  413abc:	ldr	w8, [x21, #368]
  413ac0:	add	w8, w8, #0x1
  413ac4:	str	w8, [x21, #368]
  413ac8:	ldr	w8, [x21, #368]
  413acc:	cmp	w8, #0x1
  413ad0:	b.ne	413b08 <ferror@plt+0xfb28>  // b.any
  413ad4:	adrp	x8, 414000 <ferror@plt+0x10020>
  413ad8:	add	x9, sp, #0x8
  413adc:	add	x8, x8, #0xb1c
  413ae0:	add	x0, x9, #0x8
  413ae4:	str	x8, [sp, #8]
  413ae8:	bl	403860 <sigemptyset@plt>
  413aec:	mov	w8, #0x1                   	// #1
  413af0:	movk	w8, #0x1000, lsl #16
  413af4:	add	x1, sp, #0x8
  413af8:	mov	w0, #0x11                  	// #17
  413afc:	mov	x2, xzr
  413b00:	str	w8, [sp, #144]
  413b04:	bl	403a30 <sigaction@plt>
  413b08:	adrp	x21, 491000 <ferror@plt+0x8d020>
  413b0c:	ldr	x0, [x21, #2608]
  413b10:	mov	x1, x19
  413b14:	bl	41ffec <ferror@plt+0x1c00c>
  413b18:	str	x0, [x21, #2608]
  413b1c:	add	x1, x19, #0x64
  413b20:	mov	w2, #0x1                   	// #1
  413b24:	mov	w0, w20
  413b28:	mov	w21, #0x1                   	// #1
  413b2c:	bl	403f60 <waitpid@plt>
  413b30:	cmp	w0, #0x1
  413b34:	b.lt	413b3c <ferror@plt+0xfb5c>  // b.tstop
  413b38:	str	w21, [x19, #104]
  413b3c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  413b40:	add	x0, x0, #0xa20
  413b44:	bl	432634 <ferror@plt+0x2e654>
  413b48:	mov	x0, x19
  413b4c:	ldp	x20, x19, [sp, #192]
  413b50:	ldr	x21, [sp, #176]
  413b54:	ldp	x29, x30, [sp, #160]
  413b58:	add	sp, sp, #0xd0
  413b5c:	ret
  413b60:	stp	x29, x30, [sp, #-64]!
  413b64:	stp	x24, x23, [sp, #16]
  413b68:	stp	x22, x21, [sp, #32]
  413b6c:	stp	x20, x19, [sp, #48]
  413b70:	mov	x29, sp
  413b74:	cbz	x2, 413c84 <ferror@plt+0xfca4>
  413b78:	mov	w23, w0
  413b7c:	mov	w0, w1
  413b80:	mov	x20, x4
  413b84:	mov	x21, x3
  413b88:	mov	x22, x2
  413b8c:	bl	413a4c <ferror@plt+0xfa6c>
  413b90:	mov	x19, x0
  413b94:	cbz	w23, 413bc8 <ferror@plt+0xfbe8>
  413b98:	cbz	x19, 413ca8 <ferror@plt+0xfcc8>
  413b9c:	ldr	x24, [x19, #32]
  413ba0:	cbz	x24, 413bd0 <ferror@plt+0xfbf0>
  413ba4:	mov	x0, x24
  413ba8:	bl	432588 <ferror@plt+0x2e5a8>
  413bac:	mov	x0, x19
  413bb0:	mov	x1, x24
  413bb4:	mov	w2, w23
  413bb8:	bl	40fe90 <ferror@plt+0xbeb0>
  413bbc:	ldr	x0, [x19, #32]
  413bc0:	bl	432634 <ferror@plt+0x2e654>
  413bc4:	b	413be0 <ferror@plt+0xfc00>
  413bc8:	cbnz	x19, 413be0 <ferror@plt+0xfc00>
  413bcc:	b	413cc4 <ferror@plt+0xfce4>
  413bd0:	mov	x0, x19
  413bd4:	mov	x1, xzr
  413bd8:	mov	w2, w23
  413bdc:	bl	40fe90 <ferror@plt+0xbeb0>
  413be0:	mov	w0, #0x20                  	// #32
  413be4:	bl	414b40 <ferror@plt+0x10b60>
  413be8:	mov	w8, #0x1                   	// #1
  413bec:	stp	x22, x21, [x0, #8]
  413bf0:	str	w8, [x0]
  413bf4:	str	x20, [x0, #24]
  413bf8:	ldr	x21, [x19, #32]
  413bfc:	mov	x23, x0
  413c00:	cbz	x21, 413c6c <ferror@plt+0xfc8c>
  413c04:	mov	x0, x21
  413c08:	bl	432588 <ferror@plt+0x2e5a8>
  413c0c:	ldp	x20, x22, [x19]
  413c10:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413c14:	add	x8, x8, #0x6b8
  413c18:	mov	x0, x21
  413c1c:	stp	x23, x8, [x19]
  413c20:	bl	432634 <ferror@plt+0x2e654>
  413c24:	cbz	x22, 413c34 <ferror@plt+0xfc54>
  413c28:	ldr	x8, [x22, #8]
  413c2c:	mov	x0, x20
  413c30:	blr	x8
  413c34:	mov	x0, x19
  413c38:	mov	x1, xzr
  413c3c:	bl	40f4a0 <ferror@plt+0xb4c0>
  413c40:	ldr	x1, [x19, #32]
  413c44:	mov	w20, w0
  413c48:	mov	x0, x19
  413c4c:	mov	w2, wzr
  413c50:	bl	410bf8 <ferror@plt+0xcc18>
  413c54:	mov	w0, w20
  413c58:	ldp	x20, x19, [sp, #48]
  413c5c:	ldp	x22, x21, [sp, #32]
  413c60:	ldp	x24, x23, [sp, #16]
  413c64:	ldp	x29, x30, [sp], #64
  413c68:	ret
  413c6c:	ldp	x20, x22, [x19]
  413c70:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413c74:	add	x8, x8, #0x6b8
  413c78:	stp	x23, x8, [x19]
  413c7c:	cbnz	x22, 413c28 <ferror@plt+0xfc48>
  413c80:	b	413c34 <ferror@plt+0xfc54>
  413c84:	adrp	x0, 447000 <ferror@plt+0x43020>
  413c88:	adrp	x1, 443000 <ferror@plt+0x3f020>
  413c8c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  413c90:	add	x0, x0, #0xf7f
  413c94:	add	x1, x1, #0x313
  413c98:	add	x2, x2, #0x271
  413c9c:	bl	415dcc <ferror@plt+0x11dec>
  413ca0:	mov	w0, wzr
  413ca4:	b	413c58 <ferror@plt+0xfc78>
  413ca8:	adrp	x0, 447000 <ferror@plt+0x43020>
  413cac:	adrp	x1, 442000 <ferror@plt+0x3e020>
  413cb0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  413cb4:	add	x0, x0, #0xf7f
  413cb8:	add	x1, x1, #0x972
  413cbc:	add	x2, x2, #0x77f
  413cc0:	bl	415dcc <ferror@plt+0x11dec>
  413cc4:	adrp	x20, 447000 <ferror@plt+0x43020>
  413cc8:	adrp	x21, 442000 <ferror@plt+0x3e020>
  413ccc:	add	x20, x20, #0xf7f
  413cd0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  413cd4:	add	x21, x21, #0x77f
  413cd8:	add	x1, x1, #0x8dc
  413cdc:	mov	x0, x20
  413ce0:	mov	x2, x21
  413ce4:	bl	415dcc <ferror@plt+0x11dec>
  413ce8:	mov	x0, x19
  413cec:	mov	x1, xzr
  413cf0:	bl	40f4a0 <ferror@plt+0xb4c0>
  413cf4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  413cf8:	mov	w19, w0
  413cfc:	add	x1, x1, #0xb32
  413d00:	mov	x0, x20
  413d04:	mov	x2, x21
  413d08:	bl	415dcc <ferror@plt+0x11dec>
  413d0c:	mov	w0, w19
  413d10:	b	413c58 <ferror@plt+0xfc78>
  413d14:	mov	x3, x2
  413d18:	mov	x2, x1
  413d1c:	mov	w1, w0
  413d20:	mov	w0, wzr
  413d24:	mov	x4, xzr
  413d28:	b	413b60 <ferror@plt+0xfb80>
  413d2c:	stp	x29, x30, [sp, #-32]!
  413d30:	mov	w0, #0x60                  	// #96
  413d34:	stp	x20, x19, [sp, #16]
  413d38:	mov	x29, sp
  413d3c:	bl	414c04 <ferror@plt+0x10c24>
  413d40:	mov	x19, x0
  413d44:	mov	w0, #0x20                  	// #32
  413d48:	bl	41ef2c <ferror@plt+0x1af4c>
  413d4c:	adrp	x10, 442000 <ferror@plt+0x3e020>
  413d50:	ldr	d0, [x10, #1112]
  413d54:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413d58:	add	x8, x8, #0x660
  413d5c:	mov	w9, #0x1                   	// #1
  413d60:	mov	x10, #0xffffffffffffffff    	// #-1
  413d64:	str	x0, [x19, #88]
  413d68:	str	x8, [x19, #16]
  413d6c:	str	w9, [x19, #24]
  413d70:	str	d0, [x19, #40]
  413d74:	str	x10, [x0, #16]
  413d78:	cbz	x19, 413dd4 <ferror@plt+0xfdf4>
  413d7c:	ldr	x20, [x19, #32]
  413d80:	cbz	x20, 413db4 <ferror@plt+0xfdd4>
  413d84:	mov	x0, x20
  413d88:	bl	432588 <ferror@plt+0x2e5a8>
  413d8c:	mov	w2, #0xc8                  	// #200
  413d90:	mov	x0, x19
  413d94:	mov	x1, x20
  413d98:	bl	40fe90 <ferror@plt+0xbeb0>
  413d9c:	ldr	x0, [x19, #32]
  413da0:	bl	432634 <ferror@plt+0x2e654>
  413da4:	mov	x0, x19
  413da8:	ldp	x20, x19, [sp, #16]
  413dac:	ldp	x29, x30, [sp], #32
  413db0:	ret
  413db4:	mov	w2, #0xc8                  	// #200
  413db8:	mov	x0, x19
  413dbc:	mov	x1, xzr
  413dc0:	bl	40fe90 <ferror@plt+0xbeb0>
  413dc4:	mov	x0, x19
  413dc8:	ldp	x20, x19, [sp, #16]
  413dcc:	ldp	x29, x30, [sp], #32
  413dd0:	ret
  413dd4:	adrp	x0, 447000 <ferror@plt+0x43020>
  413dd8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  413ddc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  413de0:	add	x0, x0, #0xf7f
  413de4:	add	x1, x1, #0x972
  413de8:	add	x2, x2, #0x77f
  413dec:	bl	415dcc <ferror@plt+0x11dec>
  413df0:	mov	x0, x19
  413df4:	ldp	x20, x19, [sp, #16]
  413df8:	ldp	x29, x30, [sp], #32
  413dfc:	ret
  413e00:	stp	x29, x30, [sp, #-64]!
  413e04:	stp	x24, x23, [sp, #16]
  413e08:	stp	x22, x21, [sp, #32]
  413e0c:	stp	x20, x19, [sp, #48]
  413e10:	mov	x29, sp
  413e14:	cbz	x1, 413f24 <ferror@plt+0xff44>
  413e18:	mov	x20, x3
  413e1c:	mov	x21, x2
  413e20:	mov	x22, x1
  413e24:	mov	w23, w0
  413e28:	bl	413d2c <ferror@plt+0xfd4c>
  413e2c:	cmp	w23, #0xc8
  413e30:	mov	x19, x0
  413e34:	b.ne	413e40 <ferror@plt+0xfe60>  // b.any
  413e38:	cbnz	x19, 413e80 <ferror@plt+0xfea0>
  413e3c:	b	413f64 <ferror@plt+0xff84>
  413e40:	cbz	x19, 413f48 <ferror@plt+0xff68>
  413e44:	ldr	x24, [x19, #32]
  413e48:	cbz	x24, 413e70 <ferror@plt+0xfe90>
  413e4c:	mov	x0, x24
  413e50:	bl	432588 <ferror@plt+0x2e5a8>
  413e54:	mov	x0, x19
  413e58:	mov	x1, x24
  413e5c:	mov	w2, w23
  413e60:	bl	40fe90 <ferror@plt+0xbeb0>
  413e64:	ldr	x0, [x19, #32]
  413e68:	bl	432634 <ferror@plt+0x2e654>
  413e6c:	b	413e80 <ferror@plt+0xfea0>
  413e70:	mov	x0, x19
  413e74:	mov	x1, xzr
  413e78:	mov	w2, w23
  413e7c:	bl	40fe90 <ferror@plt+0xbeb0>
  413e80:	mov	w0, #0x20                  	// #32
  413e84:	bl	414b40 <ferror@plt+0x10b60>
  413e88:	mov	w8, #0x1                   	// #1
  413e8c:	stp	x22, x21, [x0, #8]
  413e90:	str	w8, [x0]
  413e94:	str	x20, [x0, #24]
  413e98:	ldr	x21, [x19, #32]
  413e9c:	mov	x23, x0
  413ea0:	cbz	x21, 413f0c <ferror@plt+0xff2c>
  413ea4:	mov	x0, x21
  413ea8:	bl	432588 <ferror@plt+0x2e5a8>
  413eac:	ldp	x20, x22, [x19]
  413eb0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413eb4:	add	x8, x8, #0x6b8
  413eb8:	mov	x0, x21
  413ebc:	stp	x23, x8, [x19]
  413ec0:	bl	432634 <ferror@plt+0x2e654>
  413ec4:	cbz	x22, 413ed4 <ferror@plt+0xfef4>
  413ec8:	ldr	x8, [x22, #8]
  413ecc:	mov	x0, x20
  413ed0:	blr	x8
  413ed4:	mov	x0, x19
  413ed8:	mov	x1, xzr
  413edc:	bl	40f4a0 <ferror@plt+0xb4c0>
  413ee0:	ldr	x1, [x19, #32]
  413ee4:	mov	w20, w0
  413ee8:	mov	x0, x19
  413eec:	mov	w2, wzr
  413ef0:	bl	410bf8 <ferror@plt+0xcc18>
  413ef4:	mov	w0, w20
  413ef8:	ldp	x20, x19, [sp, #48]
  413efc:	ldp	x22, x21, [sp, #32]
  413f00:	ldp	x24, x23, [sp, #16]
  413f04:	ldp	x29, x30, [sp], #64
  413f08:	ret
  413f0c:	ldp	x20, x22, [x19]
  413f10:	adrp	x8, 491000 <ferror@plt+0x8d020>
  413f14:	add	x8, x8, #0x6b8
  413f18:	stp	x23, x8, [x19]
  413f1c:	cbnz	x22, 413ec8 <ferror@plt+0xfee8>
  413f20:	b	413ed4 <ferror@plt+0xfef4>
  413f24:	adrp	x0, 447000 <ferror@plt+0x43020>
  413f28:	adrp	x1, 443000 <ferror@plt+0x3f020>
  413f2c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  413f30:	add	x0, x0, #0xf7f
  413f34:	add	x1, x1, #0x367
  413f38:	add	x2, x2, #0x271
  413f3c:	bl	415dcc <ferror@plt+0x11dec>
  413f40:	mov	w0, wzr
  413f44:	b	413ef8 <ferror@plt+0xff18>
  413f48:	adrp	x0, 447000 <ferror@plt+0x43020>
  413f4c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  413f50:	adrp	x2, 442000 <ferror@plt+0x3e020>
  413f54:	add	x0, x0, #0xf7f
  413f58:	add	x1, x1, #0x972
  413f5c:	add	x2, x2, #0x77f
  413f60:	bl	415dcc <ferror@plt+0x11dec>
  413f64:	adrp	x20, 447000 <ferror@plt+0x43020>
  413f68:	adrp	x21, 442000 <ferror@plt+0x3e020>
  413f6c:	add	x20, x20, #0xf7f
  413f70:	adrp	x1, 442000 <ferror@plt+0x3e020>
  413f74:	add	x21, x21, #0x77f
  413f78:	add	x1, x1, #0x8dc
  413f7c:	mov	x0, x20
  413f80:	mov	x2, x21
  413f84:	bl	415dcc <ferror@plt+0x11dec>
  413f88:	mov	x0, x19
  413f8c:	mov	x1, xzr
  413f90:	bl	40f4a0 <ferror@plt+0xb4c0>
  413f94:	adrp	x1, 442000 <ferror@plt+0x3e020>
  413f98:	mov	w19, w0
  413f9c:	add	x1, x1, #0xb32
  413fa0:	mov	x0, x20
  413fa4:	mov	x2, x21
  413fa8:	bl	415dcc <ferror@plt+0x11dec>
  413fac:	mov	w0, w19
  413fb0:	b	413ef8 <ferror@plt+0xff18>
  413fb4:	mov	x8, x0
  413fb8:	mov	w0, #0xc8                  	// #200
  413fbc:	mov	x2, x1
  413fc0:	mov	x1, x8
  413fc4:	mov	x3, xzr
  413fc8:	b	413e00 <ferror@plt+0xfe20>
  413fcc:	stp	x29, x30, [sp, #-16]!
  413fd0:	adrp	x1, 491000 <ferror@plt+0x8d020>
  413fd4:	mov	x2, x0
  413fd8:	add	x1, x1, #0x660
  413fdc:	mov	x0, xzr
  413fe0:	mov	x29, sp
  413fe4:	bl	410dc0 <ferror@plt+0xcde0>
  413fe8:	cbz	x0, 414010 <ferror@plt+0x10030>
  413fec:	ldr	x1, [x0, #32]
  413ff0:	cbz	x1, 414000 <ferror@plt+0x10020>
  413ff4:	mov	w2, wzr
  413ff8:	bl	40eb24 <ferror@plt+0xab44>
  413ffc:	b	41400c <ferror@plt+0x1002c>
  414000:	ldr	w8, [x0, #44]
  414004:	and	w8, w8, #0xfffffffe
  414008:	str	w8, [x0, #44]
  41400c:	mov	w0, #0x1                   	// #1
  414010:	ldp	x29, x30, [sp], #16
  414014:	ret
  414018:	mov	x3, x2
  41401c:	mov	x2, x1
  414020:	mov	w1, wzr
  414024:	mov	x4, xzr
  414028:	b	41402c <ferror@plt+0x1004c>
  41402c:	stp	x29, x30, [sp, #-80]!
  414030:	str	x25, [sp, #16]
  414034:	stp	x24, x23, [sp, #32]
  414038:	stp	x22, x21, [sp, #48]
  41403c:	stp	x20, x19, [sp, #64]
  414040:	mov	x29, sp
  414044:	cbz	x2, 4142a0 <ferror@plt+0x102c0>
  414048:	mov	x20, x3
  41404c:	mov	x21, x2
  414050:	mov	w22, w1
  414054:	mov	x19, x0
  414058:	mov	x24, x0
  41405c:	str	x4, [x29, #24]
  414060:	cbnz	x0, 4140c8 <ferror@plt+0x100e8>
  414064:	adrp	x23, 491000 <ferror@plt+0x8d020>
  414068:	add	x23, x23, #0xa10
  41406c:	mov	x0, x23
  414070:	bl	432588 <ferror@plt+0x2e5a8>
  414074:	ldr	x8, [x23, #8]
  414078:	cbnz	x8, 414088 <ferror@plt+0x100a8>
  41407c:	bl	40edd0 <ferror@plt+0xadf0>
  414080:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414084:	str	x0, [x8, #2584]
  414088:	mov	x0, x23
  41408c:	bl	432634 <ferror@plt+0x2e654>
  414090:	ldr	x19, [x23, #8]
  414094:	mov	x24, x19
  414098:	cbnz	x19, 4140c8 <ferror@plt+0x100e8>
  41409c:	mov	x0, x23
  4140a0:	bl	432588 <ferror@plt+0x2e5a8>
  4140a4:	ldr	x8, [x23, #8]
  4140a8:	cbnz	x8, 4140b8 <ferror@plt+0x100d8>
  4140ac:	bl	40edd0 <ferror@plt+0xadf0>
  4140b0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4140b4:	str	x0, [x8, #2584]
  4140b8:	mov	x0, x23
  4140bc:	bl	432634 <ferror@plt+0x2e654>
  4140c0:	ldr	x24, [x23, #8]
  4140c4:	mov	x19, xzr
  4140c8:	mov	x0, x24
  4140cc:	bl	432588 <ferror@plt+0x2e5a8>
  4140d0:	ldr	x25, [x24, #24]
  4140d4:	bl	429794 <ferror@plt+0x257b4>
  4140d8:	mov	x23, x0
  4140dc:	mov	x0, x24
  4140e0:	bl	432634 <ferror@plt+0x2e654>
  4140e4:	cmp	x25, x23
  4140e8:	b.eq	414110 <ferror@plt+0x10130>  // b.none
  4140ec:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4140f0:	add	x0, x0, #0x6d0
  4140f4:	bl	432e00 <ferror@plt+0x2ee20>
  4140f8:	cbz	x0, 414140 <ferror@plt+0x10160>
  4140fc:	bl	41c570 <ferror@plt+0x18590>
  414100:	cbz	x0, 414140 <ferror@plt+0x10160>
  414104:	cmp	x0, x19
  414108:	b.ne	4141b8 <ferror@plt+0x101d8>  // b.any
  41410c:	b	414178 <ferror@plt+0x10198>
  414110:	mov	x0, x20
  414114:	blr	x21
  414118:	cbnz	w0, 414110 <ferror@plt+0x10130>
  41411c:	ldr	x1, [x29, #24]
  414120:	cbz	x1, 4141a0 <ferror@plt+0x101c0>
  414124:	mov	x0, x20
  414128:	ldp	x20, x19, [sp, #64]
  41412c:	ldp	x22, x21, [sp, #48]
  414130:	ldp	x24, x23, [sp, #32]
  414134:	ldr	x25, [sp, #16]
  414138:	ldp	x29, x30, [sp], #80
  41413c:	br	x1
  414140:	adrp	x23, 491000 <ferror@plt+0x8d020>
  414144:	add	x23, x23, #0xa10
  414148:	mov	x0, x23
  41414c:	bl	432588 <ferror@plt+0x2e5a8>
  414150:	ldr	x8, [x23, #8]
  414154:	cbnz	x8, 414164 <ferror@plt+0x10184>
  414158:	bl	40edd0 <ferror@plt+0xadf0>
  41415c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414160:	str	x0, [x8, #2584]
  414164:	mov	x0, x23
  414168:	bl	432634 <ferror@plt+0x2e654>
  41416c:	ldr	x0, [x23, #8]
  414170:	cmp	x0, x19
  414174:	b.ne	4141b8 <ferror@plt+0x101d8>  // b.any
  414178:	mov	x0, x19
  41417c:	bl	40f094 <ferror@plt+0xb0b4>
  414180:	cbz	w0, 4141b8 <ferror@plt+0x101d8>
  414184:	mov	x0, x20
  414188:	blr	x21
  41418c:	cbnz	w0, 414184 <ferror@plt+0x101a4>
  414190:	mov	x0, x19
  414194:	bl	40f244 <ferror@plt+0xb264>
  414198:	ldr	x1, [x29, #24]
  41419c:	cbnz	x1, 414124 <ferror@plt+0x10144>
  4141a0:	ldp	x20, x19, [sp, #64]
  4141a4:	ldp	x22, x21, [sp, #48]
  4141a8:	ldp	x24, x23, [sp, #32]
  4141ac:	ldr	x25, [sp, #16]
  4141b0:	ldp	x29, x30, [sp], #80
  4141b4:	ret
  4141b8:	bl	413d2c <ferror@plt+0xfd4c>
  4141bc:	cbz	x0, 4142bc <ferror@plt+0x102dc>
  4141c0:	ldr	x24, [x0, #32]
  4141c4:	mov	x23, x0
  4141c8:	cbz	x24, 4141f0 <ferror@plt+0x10210>
  4141cc:	mov	x0, x24
  4141d0:	bl	432588 <ferror@plt+0x2e5a8>
  4141d4:	mov	x0, x23
  4141d8:	mov	x1, x24
  4141dc:	mov	w2, w22
  4141e0:	bl	40fe90 <ferror@plt+0xbeb0>
  4141e4:	ldr	x0, [x23, #32]
  4141e8:	bl	432634 <ferror@plt+0x2e654>
  4141ec:	b	414200 <ferror@plt+0x10220>
  4141f0:	mov	x0, x23
  4141f4:	mov	x1, xzr
  4141f8:	mov	w2, w22
  4141fc:	bl	40fe90 <ferror@plt+0xbeb0>
  414200:	mov	w0, #0x20                  	// #32
  414204:	bl	414b40 <ferror@plt+0x10b60>
  414208:	mov	w8, #0x1                   	// #1
  41420c:	stp	x21, x20, [x0, #8]
  414210:	mov	x22, x0
  414214:	str	w8, [x0]
  414218:	ldr	x0, [x29, #24]
  41421c:	str	x0, [x22, #24]
  414220:	ldr	x21, [x23, #32]
  414224:	cbz	x21, 414288 <ferror@plt+0x102a8>
  414228:	mov	x0, x21
  41422c:	bl	432588 <ferror@plt+0x2e5a8>
  414230:	ldp	x20, x24, [x23]
  414234:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414238:	add	x8, x8, #0x6b8
  41423c:	mov	x0, x21
  414240:	stp	x22, x8, [x23]
  414244:	bl	432634 <ferror@plt+0x2e654>
  414248:	cbz	x24, 414258 <ferror@plt+0x10278>
  41424c:	ldr	x8, [x24, #8]
  414250:	mov	x0, x20
  414254:	blr	x8
  414258:	mov	x0, x23
  41425c:	mov	x1, x19
  414260:	bl	40f4a0 <ferror@plt+0xb4c0>
  414264:	ldr	x1, [x23, #32]
  414268:	mov	x0, x23
  41426c:	ldp	x20, x19, [sp, #64]
  414270:	ldp	x22, x21, [sp, #48]
  414274:	ldp	x24, x23, [sp, #32]
  414278:	ldr	x25, [sp, #16]
  41427c:	mov	w2, wzr
  414280:	ldp	x29, x30, [sp], #80
  414284:	b	410bf8 <ferror@plt+0xcc18>
  414288:	ldp	x20, x24, [x23]
  41428c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414290:	add	x8, x8, #0x6b8
  414294:	stp	x22, x8, [x23]
  414298:	cbnz	x24, 41424c <ferror@plt+0x1026c>
  41429c:	b	414258 <ferror@plt+0x10278>
  4142a0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4142a4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4142a8:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4142ac:	add	x0, x0, #0xf7f
  4142b0:	add	x1, x1, #0x3aa
  4142b4:	add	x2, x2, #0x271
  4142b8:	b	414310 <ferror@plt+0x10330>
  4142bc:	adrp	x20, 447000 <ferror@plt+0x43020>
  4142c0:	adrp	x21, 442000 <ferror@plt+0x3e020>
  4142c4:	add	x20, x20, #0xf7f
  4142c8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4142cc:	add	x21, x21, #0x77f
  4142d0:	add	x1, x1, #0x972
  4142d4:	mov	x0, x20
  4142d8:	mov	x2, x21
  4142dc:	bl	415dcc <ferror@plt+0x11dec>
  4142e0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4142e4:	add	x1, x1, #0x8dc
  4142e8:	mov	x0, x20
  4142ec:	mov	x2, x21
  4142f0:	bl	415dcc <ferror@plt+0x11dec>
  4142f4:	mov	x0, xzr
  4142f8:	mov	x1, x19
  4142fc:	bl	40f4a0 <ferror@plt+0xb4c0>
  414300:	adrp	x1, 442000 <ferror@plt+0x3e020>
  414304:	add	x1, x1, #0xb32
  414308:	mov	x0, x20
  41430c:	mov	x2, x21
  414310:	ldp	x20, x19, [sp, #64]
  414314:	ldp	x22, x21, [sp, #48]
  414318:	ldp	x24, x23, [sp, #32]
  41431c:	ldr	x25, [sp, #16]
  414320:	ldp	x29, x30, [sp], #80
  414324:	b	415dcc <ferror@plt+0x11dec>
  414328:	sub	sp, sp, #0x120
  41432c:	stp	x29, x30, [sp, #256]
  414330:	stp	x28, x19, [sp, #272]
  414334:	dmb	ish
  414338:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41433c:	ldr	x8, [x8, #2616]
  414340:	add	x29, sp, #0x100
  414344:	cbnz	x8, 4143b0 <ferror@plt+0x103d0>
  414348:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41434c:	add	x19, x19, #0xa38
  414350:	mov	x0, x19
  414354:	bl	429208 <ferror@plt+0x25228>
  414358:	cbz	w0, 4143b0 <ferror@plt+0x103d0>
  41435c:	mov	x0, sp
  414360:	bl	403730 <sigfillset@plt>
  414364:	mov	x1, sp
  414368:	add	x2, sp, #0x80
  41436c:	mov	w0, #0x2                   	// #2
  414370:	bl	4034d0 <pthread_sigmask@plt>
  414374:	bl	40edd0 <ferror@plt+0xadf0>
  414378:	str	x0, [x19, #8]
  41437c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  414380:	adrp	x1, 414000 <ferror@plt+0x10020>
  414384:	add	x0, x0, #0x407
  414388:	add	x1, x1, #0x3c8
  41438c:	mov	x2, xzr
  414390:	bl	429454 <ferror@plt+0x25474>
  414394:	add	x1, sp, #0x80
  414398:	mov	w0, #0x2                   	// #2
  41439c:	mov	x2, xzr
  4143a0:	bl	4034d0 <pthread_sigmask@plt>
  4143a4:	mov	w1, #0x1                   	// #1
  4143a8:	mov	x0, x19
  4143ac:	bl	4292a4 <ferror@plt+0x252c4>
  4143b0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4143b4:	ldr	x0, [x8, #2624]
  4143b8:	ldp	x28, x19, [sp, #272]
  4143bc:	ldp	x29, x30, [sp, #256]
  4143c0:	add	sp, sp, #0x120
  4143c4:	ret
  4143c8:	str	d8, [sp, #-112]!
  4143cc:	adrp	x8, 442000 <ferror@plt+0x3e020>
  4143d0:	ldr	d8, [x8, #1112]
  4143d4:	stp	x26, x25, [sp, #48]
  4143d8:	stp	x22, x21, [sp, #80]
  4143dc:	stp	x20, x19, [sp, #96]
  4143e0:	adrp	x26, 491000 <ferror@plt+0x8d020>
  4143e4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4143e8:	adrp	x21, 491000 <ferror@plt+0x8d020>
  4143ec:	adrp	x22, 443000 <ferror@plt+0x3f020>
  4143f0:	stp	x28, x27, [sp, #32]
  4143f4:	adrp	x25, 491000 <ferror@plt+0x8d020>
  4143f8:	adrp	x27, 491000 <ferror@plt+0x8d020>
  4143fc:	add	x26, x26, #0x9f0
  414400:	add	x20, x20, #0xa20
  414404:	add	x21, x21, #0x9f8
  414408:	add	x22, x22, #0x7f5
  41440c:	stp	x29, x30, [sp, #16]
  414410:	stp	x24, x23, [sp, #64]
  414414:	mov	x29, sp
  414418:	b	41446c <ferror@plt+0x1048c>
  41441c:	movi	v0.2d, #0x0
  414420:	mov	x8, x20
  414424:	str	q0, [x8, #40]!
  414428:	mov	x0, x20
  41442c:	stur	q0, [x20, #248]
  414430:	stur	q0, [x20, #232]
  414434:	stur	q0, [x20, #216]
  414438:	stur	q0, [x20, #200]
  41443c:	stur	q0, [x20, #184]
  414440:	stur	q0, [x20, #168]
  414444:	stur	q0, [x20, #152]
  414448:	stur	q0, [x20, #136]
  41444c:	stur	q0, [x20, #120]
  414450:	stur	q0, [x20, #104]
  414454:	stur	q0, [x20, #88]
  414458:	stur	q0, [x20, #72]
  41445c:	stur	q0, [x20, #56]
  414460:	str	wzr, [x8, #256]
  414464:	stp	q0, q0, [x8, #224]
  414468:	bl	432634 <ferror@plt+0x2e654>
  41446c:	ldr	x23, [x25, #2624]
  414470:	cbnz	x23, 4144a4 <ferror@plt+0x104c4>
  414474:	adrp	x19, 491000 <ferror@plt+0x8d020>
  414478:	add	x19, x19, #0xa10
  41447c:	mov	x0, x19
  414480:	bl	432588 <ferror@plt+0x2e5a8>
  414484:	ldr	x8, [x19, #8]
  414488:	cbnz	x8, 414498 <ferror@plt+0x104b8>
  41448c:	bl	40edd0 <ferror@plt+0xadf0>
  414490:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414494:	str	x0, [x8, #2584]
  414498:	mov	x0, x19
  41449c:	bl	432634 <ferror@plt+0x2e654>
  4144a0:	ldr	x23, [x19, #8]
  4144a4:	mov	x0, x23
  4144a8:	bl	432588 <ferror@plt+0x2e5a8>
  4144ac:	bl	429794 <ferror@plt+0x257b4>
  4144b0:	mov	w1, #0x1                   	// #1
  4144b4:	mov	w2, #0x1                   	// #1
  4144b8:	mov	x0, x23
  4144bc:	bl	4124c8 <ferror@plt+0xe4e8>
  4144c0:	mov	x0, x23
  4144c4:	bl	432634 <ferror@plt+0x2e654>
  4144c8:	ldr	w8, [x27, #2544]
  4144cc:	cbz	w8, 41446c <ferror@plt+0x1048c>
  4144d0:	add	x0, x26, #0x30
  4144d4:	mov	x19, x25
  4144d8:	str	wzr, [x26]
  4144dc:	bl	432588 <ferror@plt+0x2e5a8>
  4144e0:	ldr	w8, [x26, #156]
  4144e4:	cbz	w8, 4144f4 <ferror@plt+0x10514>
  4144e8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4144ec:	ldr	x25, [x8, #2608]
  4144f0:	cbnz	x25, 414568 <ferror@plt+0x10588>
  4144f4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4144f8:	ldr	x23, [x8, #2600]
  4144fc:	mov	x25, x19
  414500:	mov	w19, #0x1                   	// #1
  414504:	cbnz	x23, 41451c <ferror@plt+0x1053c>
  414508:	b	41441c <ferror@plt+0x1043c>
  41450c:	mov	x0, x21
  414510:	bl	432634 <ferror@plt+0x2e654>
  414514:	ldr	x23, [x23, #8]
  414518:	cbz	x23, 41441c <ferror@plt+0x1043c>
  41451c:	ldr	x24, [x23]
  414520:	ldr	w8, [x24, #100]
  414524:	cbnz	w8, 414514 <ferror@plt+0x10534>
  414528:	ldrsw	x8, [x24, #96]
  41452c:	add	x8, x26, x8, lsl #2
  414530:	ldr	w8, [x8, #88]
  414534:	cbz	w8, 414514 <ferror@plt+0x10534>
  414538:	mov	x0, x21
  41453c:	str	w19, [x24, #100]
  414540:	bl	432588 <ferror@plt+0x2e5a8>
  414544:	ldr	x8, [x24, #32]
  414548:	cbz	x8, 41450c <ferror@plt+0x1052c>
  41454c:	ldr	x0, [x8, #136]
  414550:	bl	4316e4 <ferror@plt+0x2d704>
  414554:	b	41450c <ferror@plt+0x1052c>
  414558:	mov	x0, x21
  41455c:	bl	432634 <ferror@plt+0x2e654>
  414560:	ldr	x25, [x25, #8]
  414564:	cbz	x25, 4144f4 <ferror@plt+0x10514>
  414568:	ldr	x28, [x25]
  41456c:	ldr	w8, [x28, #104]
  414570:	cbnz	w8, 414560 <ferror@plt+0x10580>
  414574:	add	x23, x28, #0x64
  414578:	b	414590 <ferror@plt+0x105b0>
  41457c:	mov	x0, x21
  414580:	bl	432634 <ferror@plt+0x2e654>
  414584:	ldr	w8, [x24]
  414588:	cmp	w8, #0x4
  41458c:	b.ne	414560 <ferror@plt+0x10580>  // b.any
  414590:	ldr	w0, [x28, #96]
  414594:	mov	w2, #0x1                   	// #1
  414598:	mov	x1, x23
  41459c:	bl	403f60 <waitpid@plt>
  4145a0:	cmp	w0, #0x1
  4145a4:	b.ge	4145ec <ferror@plt+0x1060c>  // b.tcont
  4145a8:	cmn	w0, #0x1
  4145ac:	b.ne	414560 <ferror@plt+0x10580>  // b.any
  4145b0:	bl	403ee0 <__errno_location@plt>
  4145b4:	ldr	w8, [x0]
  4145b8:	cmp	w8, #0xa
  4145bc:	b.ne	414588 <ferror@plt+0x105a8>  // b.any
  4145c0:	mov	x24, x0
  4145c4:	mov	x0, x22
  4145c8:	bl	411d0c <ferror@plt+0xdd2c>
  4145cc:	mov	x0, x21
  4145d0:	stur	d8, [x28, #100]
  4145d4:	bl	432588 <ferror@plt+0x2e5a8>
  4145d8:	ldr	x8, [x28, #32]
  4145dc:	cbz	x8, 41457c <ferror@plt+0x1059c>
  4145e0:	ldr	x0, [x8, #136]
  4145e4:	bl	4316e4 <ferror@plt+0x2d704>
  4145e8:	b	41457c <ferror@plt+0x1059c>
  4145ec:	mov	w8, #0x1                   	// #1
  4145f0:	mov	x0, x21
  4145f4:	str	w8, [x28, #104]
  4145f8:	bl	432588 <ferror@plt+0x2e5a8>
  4145fc:	ldr	x8, [x28, #32]
  414600:	cbz	x8, 414558 <ferror@plt+0x10578>
  414604:	ldr	x0, [x8, #136]
  414608:	bl	4316e4 <ferror@plt+0x2d704>
  41460c:	b	414558 <ferror@plt+0x10578>
  414610:	adrp	x1, 414000 <ferror@plt+0x10020>
  414614:	add	x1, x1, #0x61c
  414618:	b	41b520 <ferror@plt+0x17540>
  41461c:	stp	x29, x30, [sp, #-32]!
  414620:	str	x19, [sp, #16]
  414624:	mov	x29, sp
  414628:	mov	x19, x0
  41462c:	bl	40f244 <ferror@plt+0xb264>
  414630:	cbz	x19, 414644 <ferror@plt+0x10664>
  414634:	mov	x0, x19
  414638:	ldr	x19, [sp, #16]
  41463c:	ldp	x29, x30, [sp], #32
  414640:	b	40e928 <ferror@plt+0xa948>
  414644:	ldr	x19, [sp, #16]
  414648:	ldp	x29, x30, [sp], #32
  41464c:	ret
  414650:	stp	x29, x30, [sp, #-64]!
  414654:	stp	x22, x21, [sp, #32]
  414658:	stp	x20, x19, [sp, #48]
  41465c:	str	x23, [sp, #16]
  414660:	ldr	x8, [x1, #80]
  414664:	ldr	w23, [x0, #40]
  414668:	mov	x21, x1
  41466c:	mov	x19, x0
  414670:	mov	x29, sp
  414674:	cbz	x8, 41469c <ferror@plt+0x106bc>
  414678:	ldr	x20, [x8]
  41467c:	mov	x22, x8
  414680:	ldr	w8, [x20, #16]
  414684:	cmp	w8, w23
  414688:	b.eq	4146e0 <ferror@plt+0x10700>  // b.none
  41468c:	b.gt	4146fc <ferror@plt+0x1071c>
  414690:	ldr	x8, [x22, #8]
  414694:	cbnz	x8, 414678 <ferror@plt+0x10698>
  414698:	b	4146a0 <ferror@plt+0x106c0>
  41469c:	mov	x22, xzr
  4146a0:	mov	w0, #0x18                  	// #24
  4146a4:	bl	41ef2c <ferror@plt+0x1af4c>
  4146a8:	mov	x20, x0
  4146ac:	str	w23, [x0, #16]
  4146b0:	cbz	x22, 4146d0 <ferror@plt+0x106f0>
  4146b4:	mov	x0, x22
  4146b8:	mov	x1, x20
  4146bc:	bl	40dacc <ferror@plt+0x9aec>
  4146c0:	ldr	x8, [x19, #88]
  4146c4:	ldr	x8, [x8, #8]
  4146c8:	cbnz	x8, 4146ec <ferror@plt+0x1070c>
  4146cc:	b	41472c <ferror@plt+0x1074c>
  4146d0:	mov	x0, xzr
  4146d4:	mov	x1, x20
  4146d8:	bl	40dacc <ferror@plt+0x9aec>
  4146dc:	str	x0, [x21, #80]
  4146e0:	ldr	x8, [x19, #88]
  4146e4:	ldr	x8, [x8, #8]
  4146e8:	cbz	x8, 41472c <ferror@plt+0x1074c>
  4146ec:	ldr	x9, [x20]
  4146f0:	cbz	x9, 414764 <ferror@plt+0x10784>
  4146f4:	add	x9, x8, #0x40
  4146f8:	b	414730 <ferror@plt+0x10750>
  4146fc:	mov	w0, #0x18                  	// #24
  414700:	bl	41ef2c <ferror@plt+0x1af4c>
  414704:	str	w23, [x0, #16]
  414708:	mov	x20, x0
  41470c:	ldr	x0, [x21, #80]
  414710:	mov	x1, x22
  414714:	mov	x2, x20
  414718:	bl	40dcb8 <ferror@plt+0x9cd8>
  41471c:	str	x0, [x21, #80]
  414720:	ldr	x8, [x19, #88]
  414724:	ldr	x8, [x8, #8]
  414728:	cbnz	x8, 4146ec <ferror@plt+0x1070c>
  41472c:	add	x9, x20, #0x8
  414730:	ldr	x10, [x9]
  414734:	str	x8, [x19, #72]
  414738:	str	x19, [x9]
  41473c:	ldr	x23, [sp, #16]
  414740:	add	x8, x10, #0x48
  414744:	cmp	x10, #0x0
  414748:	csel	x8, x20, x8, eq  // eq = none
  41474c:	str	x10, [x19, #64]
  414750:	str	x19, [x8]
  414754:	ldp	x20, x19, [sp, #48]
  414758:	ldp	x22, x21, [sp, #32]
  41475c:	ldp	x29, x30, [sp], #64
  414760:	ret
  414764:	adrp	x0, 447000 <ferror@plt+0x43020>
  414768:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41476c:	adrp	x3, 443000 <ferror@plt+0x3f020>
  414770:	adrp	x4, 443000 <ferror@plt+0x3f020>
  414774:	add	x0, x0, #0xf7f
  414778:	add	x1, x1, #0xda8
  41477c:	add	x3, x3, #0x40d
  414780:	add	x4, x4, #0x423
  414784:	mov	w2, #0x3e9                 	// #1001
  414788:	bl	427628 <ferror@plt+0x23648>
  41478c:	ldr	w8, [x0]
  414790:	add	w8, w8, #0x1
  414794:	str	w8, [x0]
  414798:	ret
  41479c:	stp	x29, x30, [sp, #-32]!
  4147a0:	ldr	w8, [x0]
  4147a4:	str	x19, [sp, #16]
  4147a8:	mov	x29, sp
  4147ac:	subs	w8, w8, #0x1
  4147b0:	str	w8, [x0]
  4147b4:	b.eq	4147c4 <ferror@plt+0x107e4>  // b.none
  4147b8:	ldr	x19, [sp, #16]
  4147bc:	ldp	x29, x30, [sp], #32
  4147c0:	ret
  4147c4:	ldr	x8, [x0, #24]
  4147c8:	mov	x19, x0
  4147cc:	cbz	x8, 4147d8 <ferror@plt+0x107f8>
  4147d0:	ldr	x0, [x19, #16]
  4147d4:	blr	x8
  4147d8:	mov	x0, x19
  4147dc:	ldr	x19, [sp, #16]
  4147e0:	ldp	x29, x30, [sp], #32
  4147e4:	b	414cbc <ferror@plt+0x10cdc>
  4147e8:	ldr	x8, [x0, #8]
  4147ec:	str	x8, [x2]
  4147f0:	ldr	x8, [x0, #16]
  4147f4:	str	x8, [x3]
  4147f8:	ret
  4147fc:	stp	x29, x30, [sp, #-48]!
  414800:	stp	x20, x19, [sp, #32]
  414804:	ldr	x8, [x1, #80]
  414808:	str	x21, [sp, #16]
  41480c:	mov	x29, sp
  414810:	cbz	x8, 414840 <ferror@plt+0x10860>
  414814:	ldr	w9, [x0, #40]
  414818:	mov	x20, x1
  41481c:	mov	x19, x0
  414820:	mov	x10, x8
  414824:	ldr	x21, [x10]
  414828:	ldr	w11, [x21, #16]
  41482c:	cmp	w11, w9
  414830:	b.eq	414868 <ferror@plt+0x10888>  // b.none
  414834:	b.gt	414840 <ferror@plt+0x10860>
  414838:	ldr	x10, [x10, #8]
  41483c:	cbnz	x10, 414824 <ferror@plt+0x10844>
  414840:	ldp	x20, x19, [sp, #32]
  414844:	ldr	x21, [sp, #16]
  414848:	adrp	x0, 447000 <ferror@plt+0x43020>
  41484c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414850:	adrp	x2, 443000 <ferror@plt+0x3f020>
  414854:	add	x0, x0, #0xf7f
  414858:	add	x1, x1, #0x4db
  41485c:	add	x2, x2, #0x516
  414860:	ldp	x29, x30, [sp], #48
  414864:	b	415dcc <ferror@plt+0x11dec>
  414868:	cbz	x21, 414840 <ferror@plt+0x10860>
  41486c:	mov	x9, x19
  414870:	ldr	x10, [x9, #64]!
  414874:	ldr	x11, [x9, #8]
  414878:	cbz	x10, 414888 <ferror@plt+0x108a8>
  41487c:	str	x11, [x10, #72]
  414880:	ldr	x11, [x19, #72]
  414884:	b	41488c <ferror@plt+0x108ac>
  414888:	str	x11, [x21]
  41488c:	add	x12, x21, #0x8
  414890:	add	x13, x11, #0x40
  414894:	cmp	x11, #0x0
  414898:	csel	x11, x12, x13, eq  // eq = none
  41489c:	str	x10, [x11]
  4148a0:	stp	xzr, xzr, [x9]
  4148a4:	ldr	x9, [x21]
  4148a8:	cbz	x9, 4148c8 <ferror@plt+0x108e8>
  4148ac:	ldr	x0, [x20, #72]
  4148b0:	cbz	x0, 4148ec <ferror@plt+0x1090c>
  4148b4:	ldr	w1, [x19, #48]
  4148b8:	ldp	x20, x19, [sp, #32]
  4148bc:	ldr	x21, [sp, #16]
  4148c0:	ldp	x29, x30, [sp], #48
  4148c4:	b	40cf58 <ferror@plt+0x8f78>
  4148c8:	mov	x0, x8
  4148cc:	mov	x1, x21
  4148d0:	bl	40ddd0 <ferror@plt+0x9df0>
  4148d4:	str	x0, [x20, #80]
  4148d8:	mov	w0, #0x18                  	// #24
  4148dc:	mov	x1, x21
  4148e0:	bl	41efb0 <ferror@plt+0x1afd0>
  4148e4:	ldr	x0, [x20, #72]
  4148e8:	cbnz	x0, 4148b4 <ferror@plt+0x108d4>
  4148ec:	ldp	x20, x19, [sp, #32]
  4148f0:	ldr	x21, [sp, #16]
  4148f4:	ldp	x29, x30, [sp], #48
  4148f8:	ret
  4148fc:	mov	x1, x0
  414900:	mov	w0, #0x10                  	// #16
  414904:	b	41efb0 <ferror@plt+0x1afd0>
  414908:	stp	x29, x30, [sp, #-64]!
  41490c:	stp	x24, x23, [sp, #16]
  414910:	stp	x22, x21, [sp, #32]
  414914:	stp	x20, x19, [sp, #48]
  414918:	ldr	w8, [x0, #44]
  41491c:	mov	x29, sp
  414920:	tbz	w8, #6, 414ad4 <ferror@plt+0x10af4>
  414924:	tbz	w8, #0, 414af0 <ferror@plt+0x10b10>
  414928:	ldr	x20, [x0, #56]
  41492c:	mov	x19, x0
  414930:	and	w8, w8, #0xffffffbf
  414934:	str	w8, [x0, #44]
  414938:	cbz	x20, 4149e8 <ferror@plt+0x10a08>
  41493c:	mov	w21, #0x1                   	// #1
  414940:	b	414988 <ferror@plt+0x109a8>
  414944:	mov	x10, xzr
  414948:	mov	x9, xzr
  41494c:	add	x11, x22, #0x60
  414950:	str	x0, [x11]
  414954:	stp	x9, x10, [x0, #8]
  414958:	add	x9, x10, #0x8
  41495c:	cmp	x10, #0x0
  414960:	csel	x8, x8, x9, eq  // eq = none
  414964:	str	x0, [x8]
  414968:	ldr	w8, [x22, #112]
  41496c:	ldr	x0, [x22, #136]
  414970:	str	w21, [x22, #152]
  414974:	add	w8, w8, #0x1
  414978:	str	w8, [x22, #112]
  41497c:	bl	4316e4 <ferror@plt+0x2d704>
  414980:	ldr	x20, [x20, #8]
  414984:	cbz	x20, 4149e8 <ferror@plt+0x10a08>
  414988:	ldr	x22, [x19, #32]
  41498c:	ldr	w23, [x19, #40]
  414990:	ldr	x24, [x20]
  414994:	mov	w0, #0x20                  	// #32
  414998:	bl	41e5d4 <ferror@plt+0x1a5f4>
  41499c:	strh	wzr, [x24, #6]
  4149a0:	str	x24, [x0]
  4149a4:	str	w23, [x0, #24]
  4149a8:	mov	x8, x22
  4149ac:	ldr	x9, [x8, #104]!
  4149b0:	cbz	x9, 414944 <ferror@plt+0x10964>
  4149b4:	ldr	w10, [x9, #24]
  4149b8:	cmp	w10, w23
  4149bc:	b.le	4149dc <ferror@plt+0x109fc>
  4149c0:	mov	x10, x9
  4149c4:	ldr	x9, [x9, #8]
  4149c8:	cbz	x9, 414948 <ferror@plt+0x10968>
  4149cc:	ldr	w11, [x9, #24]
  4149d0:	cmp	w11, w23
  4149d4:	b.gt	4149c0 <ferror@plt+0x109e0>
  4149d8:	b	4149e0 <ferror@plt+0x10a00>
  4149dc:	mov	x10, xzr
  4149e0:	add	x11, x9, #0x10
  4149e4:	b	414950 <ferror@plt+0x10970>
  4149e8:	ldr	x8, [x19, #88]
  4149ec:	ldr	x20, [x8, #24]
  4149f0:	cbz	x20, 414aa4 <ferror@plt+0x10ac4>
  4149f4:	mov	w21, #0x1                   	// #1
  4149f8:	b	414a40 <ferror@plt+0x10a60>
  4149fc:	mov	x10, xzr
  414a00:	mov	x9, xzr
  414a04:	add	x11, x22, #0x60
  414a08:	str	x0, [x11]
  414a0c:	stp	x9, x10, [x0, #8]
  414a10:	add	x9, x10, #0x8
  414a14:	cmp	x10, #0x0
  414a18:	csel	x8, x8, x9, eq  // eq = none
  414a1c:	str	x0, [x8]
  414a20:	ldr	w8, [x22, #112]
  414a24:	ldr	x0, [x22, #136]
  414a28:	str	w21, [x22, #152]
  414a2c:	add	w8, w8, #0x1
  414a30:	str	w8, [x22, #112]
  414a34:	bl	4316e4 <ferror@plt+0x2d704>
  414a38:	ldr	x20, [x20, #8]
  414a3c:	cbz	x20, 414aa0 <ferror@plt+0x10ac0>
  414a40:	ldr	x22, [x19, #32]
  414a44:	ldr	w23, [x19, #40]
  414a48:	ldr	x24, [x20]
  414a4c:	mov	w0, #0x20                  	// #32
  414a50:	bl	41e5d4 <ferror@plt+0x1a5f4>
  414a54:	strh	wzr, [x24, #6]
  414a58:	str	x24, [x0]
  414a5c:	str	w23, [x0, #24]
  414a60:	mov	x8, x22
  414a64:	ldr	x9, [x8, #104]!
  414a68:	cbz	x9, 4149fc <ferror@plt+0x10a1c>
  414a6c:	ldr	w10, [x9, #24]
  414a70:	cmp	w10, w23
  414a74:	b.le	414a94 <ferror@plt+0x10ab4>
  414a78:	mov	x10, x9
  414a7c:	ldr	x9, [x9, #8]
  414a80:	cbz	x9, 414a00 <ferror@plt+0x10a20>
  414a84:	ldr	w11, [x9, #24]
  414a88:	cmp	w11, w23
  414a8c:	b.gt	414a78 <ferror@plt+0x10a98>
  414a90:	b	414a98 <ferror@plt+0x10ab8>
  414a94:	mov	x10, xzr
  414a98:	add	x11, x9, #0x10
  414a9c:	b	414a08 <ferror@plt+0x10a28>
  414aa0:	ldr	x8, [x19, #88]
  414aa4:	cbz	x8, 414ac0 <ferror@plt+0x10ae0>
  414aa8:	ldr	x19, [x8]
  414aac:	cbz	x19, 414ac0 <ferror@plt+0x10ae0>
  414ab0:	ldr	x0, [x19]
  414ab4:	bl	414908 <ferror@plt+0x10928>
  414ab8:	ldr	x19, [x19, #8]
  414abc:	cbnz	x19, 414ab0 <ferror@plt+0x10ad0>
  414ac0:	ldp	x20, x19, [sp, #48]
  414ac4:	ldp	x22, x21, [sp, #32]
  414ac8:	ldp	x24, x23, [sp, #16]
  414acc:	ldp	x29, x30, [sp], #64
  414ad0:	ret
  414ad4:	adrp	x0, 447000 <ferror@plt+0x43020>
  414ad8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414adc:	adrp	x2, 443000 <ferror@plt+0x3f020>
  414ae0:	add	x0, x0, #0xf7f
  414ae4:	add	x1, x1, #0x64c
  414ae8:	add	x2, x2, #0x5d4
  414aec:	b	414b08 <ferror@plt+0x10b28>
  414af0:	adrp	x0, 447000 <ferror@plt+0x43020>
  414af4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414af8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  414afc:	add	x0, x0, #0xf7f
  414b00:	add	x1, x1, #0x64c
  414b04:	add	x2, x2, #0x6c1
  414b08:	ldp	x20, x19, [sp, #48]
  414b0c:	ldp	x22, x21, [sp, #32]
  414b10:	ldp	x24, x23, [sp, #16]
  414b14:	ldp	x29, x30, [sp], #64
  414b18:	b	415dcc <ferror@plt+0x11dec>
  414b1c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414b20:	add	x8, x8, #0x9f0
  414b24:	mov	w9, #0x1                   	// #1
  414b28:	add	x10, x8, w0, sxtw #2
  414b2c:	str	w9, [x10, #88]
  414b30:	str	w9, [x8]
  414b34:	ldr	x8, [x8, #80]
  414b38:	ldr	x0, [x8, #136]
  414b3c:	b	4316e4 <ferror@plt+0x2d704>
  414b40:	stp	x29, x30, [sp, #-32]!
  414b44:	str	x19, [sp, #16]
  414b48:	mov	x29, sp
  414b4c:	cbz	x0, 414b64 <ferror@plt+0x10b84>
  414b50:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414b54:	ldr	x8, [x8, #1832]
  414b58:	mov	x19, x0
  414b5c:	blr	x8
  414b60:	cbz	x0, 414b70 <ferror@plt+0x10b90>
  414b64:	ldr	x19, [sp, #16]
  414b68:	ldp	x29, x30, [sp], #32
  414b6c:	ret
  414b70:	adrp	x0, 443000 <ferror@plt+0x3f020>
  414b74:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414b78:	add	x0, x0, #0x948
  414b7c:	add	x1, x1, #0x969
  414b80:	mov	x2, x19
  414b84:	bl	414b88 <ferror@plt+0x10ba8>
  414b88:	sub	sp, sp, #0x120
  414b8c:	stp	x29, x30, [sp, #256]
  414b90:	add	x29, sp, #0x100
  414b94:	mov	x9, #0xffffffffffffffc8    	// #-56
  414b98:	mov	x10, sp
  414b9c:	sub	x11, x29, #0x78
  414ba0:	movk	x9, #0xff80, lsl #32
  414ba4:	add	x12, x29, #0x20
  414ba8:	add	x10, x10, #0x80
  414bac:	add	x11, x11, #0x38
  414bb0:	stp	x10, x9, [x29, #-16]
  414bb4:	stp	x12, x11, [x29, #-32]
  414bb8:	stp	x1, x2, [x29, #-120]
  414bbc:	stp	x3, x4, [x29, #-104]
  414bc0:	stp	x5, x6, [x29, #-88]
  414bc4:	stur	x7, [x29, #-72]
  414bc8:	stp	q0, q1, [sp]
  414bcc:	ldp	q0, q1, [x29, #-32]
  414bd0:	mov	x8, x0
  414bd4:	adrp	x0, 447000 <ferror@plt+0x43020>
  414bd8:	add	x0, x0, #0xf7f
  414bdc:	sub	x3, x29, #0x40
  414be0:	mov	w1, #0x4                   	// #4
  414be4:	mov	x2, x8
  414be8:	str	x28, [sp, #272]
  414bec:	stp	q2, q3, [sp, #32]
  414bf0:	stp	q4, q5, [sp, #64]
  414bf4:	stp	q6, q7, [sp, #96]
  414bf8:	stp	q0, q1, [x29, #-64]
  414bfc:	bl	4160a0 <ferror@plt+0x120c0>
  414c00:	b	414c00 <ferror@plt+0x10c20>
  414c04:	stp	x29, x30, [sp, #-32]!
  414c08:	str	x19, [sp, #16]
  414c0c:	mov	x29, sp
  414c10:	cbz	x0, 414c30 <ferror@plt+0x10c50>
  414c14:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414c18:	ldr	x8, [x8, #1856]
  414c1c:	mov	x19, x0
  414c20:	mov	w0, #0x1                   	// #1
  414c24:	mov	x1, x19
  414c28:	blr	x8
  414c2c:	cbz	x0, 414c3c <ferror@plt+0x10c5c>
  414c30:	ldr	x19, [sp, #16]
  414c34:	ldp	x29, x30, [sp], #32
  414c38:	ret
  414c3c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  414c40:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414c44:	add	x0, x0, #0x948
  414c48:	add	x1, x1, #0x974
  414c4c:	mov	x2, x19
  414c50:	bl	414b88 <ferror@plt+0x10ba8>
  414c54:	stp	x29, x30, [sp, #-32]!
  414c58:	str	x19, [sp, #16]
  414c5c:	mov	x29, sp
  414c60:	cbz	x1, 414c84 <ferror@plt+0x10ca4>
  414c64:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414c68:	ldr	x8, [x8, #1840]
  414c6c:	mov	x19, x1
  414c70:	blr	x8
  414c74:	cbz	x0, 414ca4 <ferror@plt+0x10cc4>
  414c78:	ldr	x19, [sp, #16]
  414c7c:	ldp	x29, x30, [sp], #32
  414c80:	ret
  414c84:	cbz	x0, 414c78 <ferror@plt+0x10c98>
  414c88:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414c8c:	ldr	x8, [x8, #1848]
  414c90:	blr	x8
  414c94:	mov	x0, xzr
  414c98:	ldr	x19, [sp, #16]
  414c9c:	ldp	x29, x30, [sp], #32
  414ca0:	ret
  414ca4:	adrp	x0, 443000 <ferror@plt+0x3f020>
  414ca8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414cac:	add	x0, x0, #0x948
  414cb0:	add	x1, x1, #0x97f
  414cb4:	mov	x2, x19
  414cb8:	bl	414b88 <ferror@plt+0x10ba8>
  414cbc:	cbz	x0, 414ccc <ferror@plt+0x10cec>
  414cc0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414cc4:	ldr	x1, [x8, #1848]
  414cc8:	br	x1
  414ccc:	ret
  414cd0:	b	414cd8 <ferror@plt+0x10cf8>
  414cd4:	clrex
  414cd8:	dmb	ish
  414cdc:	ldr	x8, [x0]
  414ce0:	ldaxr	x9, [x0]
  414ce4:	cmp	x9, x8
  414ce8:	b.ne	414cd4 <ferror@plt+0x10cf4>  // b.any
  414cec:	stlxr	w9, xzr, [x0]
  414cf0:	cbnz	w9, 414ce0 <ferror@plt+0x10d00>
  414cf4:	cbz	x8, 414d00 <ferror@plt+0x10d20>
  414cf8:	mov	x0, x8
  414cfc:	br	x1
  414d00:	ret
  414d04:	cbz	x0, 414d14 <ferror@plt+0x10d34>
  414d08:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414d0c:	ldr	x1, [x8, #1864]
  414d10:	br	x1
  414d14:	ret
  414d18:	stp	x29, x30, [sp, #-32]!
  414d1c:	stp	x20, x19, [sp, #16]
  414d20:	mov	x29, sp
  414d24:	cbz	x0, 414d60 <ferror@plt+0x10d80>
  414d28:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414d2c:	ldr	x8, [x8, #1864]
  414d30:	mov	x20, x0
  414d34:	blr	x8
  414d38:	mov	x19, x0
  414d3c:	cbz	x0, 414d50 <ferror@plt+0x10d70>
  414d40:	mov	x0, x19
  414d44:	mov	w1, wzr
  414d48:	mov	x2, x20
  414d4c:	bl	4038d0 <memset@plt>
  414d50:	mov	x0, x19
  414d54:	ldp	x20, x19, [sp, #16]
  414d58:	ldp	x29, x30, [sp], #32
  414d5c:	ret
  414d60:	mov	x19, xzr
  414d64:	mov	x0, x19
  414d68:	ldp	x20, x19, [sp, #16]
  414d6c:	ldp	x29, x30, [sp], #32
  414d70:	ret
  414d74:	stp	x29, x30, [sp, #-16]!
  414d78:	mov	x29, sp
  414d7c:	cbz	x1, 414d90 <ferror@plt+0x10db0>
  414d80:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414d84:	ldr	x2, [x8, #1872]
  414d88:	ldp	x29, x30, [sp], #16
  414d8c:	br	x2
  414d90:	cbz	x0, 414da0 <ferror@plt+0x10dc0>
  414d94:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414d98:	ldr	x8, [x8, #1848]
  414d9c:	blr	x8
  414da0:	mov	x0, xzr
  414da4:	ldp	x29, x30, [sp], #16
  414da8:	ret
  414dac:	stp	x29, x30, [sp, #-32]!
  414db0:	mov	x3, x1
  414db4:	mov	x2, x0
  414db8:	str	x19, [sp, #16]
  414dbc:	mov	x29, sp
  414dc0:	cbz	x1, 414dcc <ferror@plt+0x10dec>
  414dc4:	umulh	x8, x3, x2
  414dc8:	cbnz	x8, 414e1c <ferror@plt+0x10e3c>
  414dcc:	mul	x19, x3, x2
  414dd0:	cbz	x19, 414df4 <ferror@plt+0x10e14>
  414dd4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414dd8:	ldr	x8, [x8, #1832]
  414ddc:	mov	x0, x19
  414de0:	blr	x8
  414de4:	cbz	x0, 414e04 <ferror@plt+0x10e24>
  414de8:	ldr	x19, [sp, #16]
  414dec:	ldp	x29, x30, [sp], #32
  414df0:	ret
  414df4:	mov	x0, xzr
  414df8:	ldr	x19, [sp, #16]
  414dfc:	ldp	x29, x30, [sp], #32
  414e00:	ret
  414e04:	adrp	x0, 443000 <ferror@plt+0x3f020>
  414e08:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414e0c:	add	x0, x0, #0x948
  414e10:	add	x1, x1, #0x969
  414e14:	mov	x2, x19
  414e18:	bl	414b88 <ferror@plt+0x10ba8>
  414e1c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  414e20:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414e24:	add	x0, x0, #0x98a
  414e28:	add	x1, x1, #0x9b0
  414e2c:	bl	414b88 <ferror@plt+0x10ba8>
  414e30:	stp	x29, x30, [sp, #-32]!
  414e34:	mov	x3, x1
  414e38:	mov	x2, x0
  414e3c:	str	x19, [sp, #16]
  414e40:	mov	x29, sp
  414e44:	cbz	x1, 414e50 <ferror@plt+0x10e70>
  414e48:	umulh	x8, x3, x2
  414e4c:	cbnz	x8, 414ea4 <ferror@plt+0x10ec4>
  414e50:	mul	x19, x3, x2
  414e54:	cbz	x19, 414e7c <ferror@plt+0x10e9c>
  414e58:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414e5c:	ldr	x8, [x8, #1856]
  414e60:	mov	w0, #0x1                   	// #1
  414e64:	mov	x1, x19
  414e68:	blr	x8
  414e6c:	cbz	x0, 414e8c <ferror@plt+0x10eac>
  414e70:	ldr	x19, [sp, #16]
  414e74:	ldp	x29, x30, [sp], #32
  414e78:	ret
  414e7c:	mov	x0, xzr
  414e80:	ldr	x19, [sp, #16]
  414e84:	ldp	x29, x30, [sp], #32
  414e88:	ret
  414e8c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  414e90:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414e94:	add	x0, x0, #0x948
  414e98:	add	x1, x1, #0x974
  414e9c:	mov	x2, x19
  414ea0:	bl	414b88 <ferror@plt+0x10ba8>
  414ea4:	adrp	x0, 443000 <ferror@plt+0x3f020>
  414ea8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414eac:	add	x0, x0, #0x98a
  414eb0:	add	x1, x1, #0x9bb
  414eb4:	bl	414b88 <ferror@plt+0x10ba8>
  414eb8:	stp	x29, x30, [sp, #-32]!
  414ebc:	mov	x3, x2
  414ec0:	mov	x2, x1
  414ec4:	str	x19, [sp, #16]
  414ec8:	mov	x29, sp
  414ecc:	cbz	x3, 414ed8 <ferror@plt+0x10ef8>
  414ed0:	umulh	x8, x3, x2
  414ed4:	cbnz	x8, 414f38 <ferror@plt+0x10f58>
  414ed8:	mul	x19, x3, x2
  414edc:	cbz	x19, 414f00 <ferror@plt+0x10f20>
  414ee0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414ee4:	ldr	x8, [x8, #1840]
  414ee8:	mov	x1, x19
  414eec:	blr	x8
  414ef0:	cbz	x0, 414f20 <ferror@plt+0x10f40>
  414ef4:	ldr	x19, [sp, #16]
  414ef8:	ldp	x29, x30, [sp], #32
  414efc:	ret
  414f00:	cbz	x0, 414ef4 <ferror@plt+0x10f14>
  414f04:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414f08:	ldr	x8, [x8, #1848]
  414f0c:	blr	x8
  414f10:	mov	x0, xzr
  414f14:	ldr	x19, [sp, #16]
  414f18:	ldp	x29, x30, [sp], #32
  414f1c:	ret
  414f20:	adrp	x0, 443000 <ferror@plt+0x3f020>
  414f24:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414f28:	add	x0, x0, #0x948
  414f2c:	add	x1, x1, #0x97f
  414f30:	mov	x2, x19
  414f34:	bl	414b88 <ferror@plt+0x10ba8>
  414f38:	adrp	x0, 443000 <ferror@plt+0x3f020>
  414f3c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  414f40:	add	x0, x0, #0x98a
  414f44:	add	x1, x1, #0x9c6
  414f48:	bl	414b88 <ferror@plt+0x10ba8>
  414f4c:	cbz	x1, 414f5c <ferror@plt+0x10f7c>
  414f50:	umulh	x8, x1, x0
  414f54:	cmp	xzr, x8
  414f58:	b.ne	414f70 <ferror@plt+0x10f90>  // b.any
  414f5c:	mul	x0, x1, x0
  414f60:	cbz	x0, 414f70 <ferror@plt+0x10f90>
  414f64:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414f68:	ldr	x1, [x8, #1864]
  414f6c:	br	x1
  414f70:	mov	x0, xzr
  414f74:	ret
  414f78:	stp	x29, x30, [sp, #-32]!
  414f7c:	stp	x20, x19, [sp, #16]
  414f80:	mov	x29, sp
  414f84:	cbz	x1, 414f94 <ferror@plt+0x10fb4>
  414f88:	umulh	x8, x1, x0
  414f8c:	cmp	xzr, x8
  414f90:	b.ne	414fd4 <ferror@plt+0x10ff4>  // b.any
  414f94:	mul	x20, x1, x0
  414f98:	cbz	x20, 414fd4 <ferror@plt+0x10ff4>
  414f9c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  414fa0:	ldr	x8, [x8, #1864]
  414fa4:	mov	x0, x20
  414fa8:	blr	x8
  414fac:	mov	x19, x0
  414fb0:	cbz	x0, 414fc4 <ferror@plt+0x10fe4>
  414fb4:	mov	x0, x19
  414fb8:	mov	w1, wzr
  414fbc:	mov	x2, x20
  414fc0:	bl	4038d0 <memset@plt>
  414fc4:	mov	x0, x19
  414fc8:	ldp	x20, x19, [sp, #16]
  414fcc:	ldp	x29, x30, [sp], #32
  414fd0:	ret
  414fd4:	mov	x19, xzr
  414fd8:	mov	x0, x19
  414fdc:	ldp	x20, x19, [sp, #16]
  414fe0:	ldp	x29, x30, [sp], #32
  414fe4:	ret
  414fe8:	stp	x29, x30, [sp, #-16]!
  414fec:	mov	x29, sp
  414ff0:	cbz	x2, 415000 <ferror@plt+0x11020>
  414ff4:	umulh	x8, x2, x1
  414ff8:	cmp	xzr, x8
  414ffc:	b.ne	415028 <ferror@plt+0x11048>  // b.any
  415000:	mul	x1, x2, x1
  415004:	cbz	x1, 415018 <ferror@plt+0x11038>
  415008:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41500c:	ldr	x2, [x8, #1872]
  415010:	ldp	x29, x30, [sp], #16
  415014:	br	x2
  415018:	cbz	x0, 415028 <ferror@plt+0x11048>
  41501c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415020:	ldr	x8, [x8, #1848]
  415024:	blr	x8
  415028:	mov	x0, xzr
  41502c:	ldp	x29, x30, [sp], #16
  415030:	ret
  415034:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415038:	ldrb	w8, [x8, #3152]
  41503c:	mvn	w8, w8
  415040:	and	w0, w8, #0x1
  415044:	ret
  415048:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41504c:	ldrb	w9, [x8, #3152]
  415050:	tbz	w9, #0, 415060 <ferror@plt+0x11080>
  415054:	adrp	x0, 443000 <ferror@plt+0x3f020>
  415058:	add	x0, x0, #0xa21
  41505c:	b	415120 <ferror@plt+0x11140>
  415060:	ldr	x10, [x0]
  415064:	cbz	x10, 4150cc <ferror@plt+0x110ec>
  415068:	ldr	x9, [x0, #8]
  41506c:	cbz	x9, 4150cc <ferror@plt+0x110ec>
  415070:	ldr	x11, [x0, #16]
  415074:	cbz	x11, 4150cc <ferror@plt+0x110ec>
  415078:	adrp	x12, 491000 <ferror@plt+0x8d020>
  41507c:	add	x12, x12, #0x728
  415080:	stp	x10, x9, [x12]
  415084:	str	x11, [x12, #16]
  415088:	ldr	x11, [x0, #24]
  41508c:	adrp	x13, 415000 <ferror@plt+0x11020>
  415090:	add	x13, x13, #0xd8
  415094:	cmp	x11, #0x0
  415098:	csel	x11, x13, x11, eq  // eq = none
  41509c:	str	x11, [x12, #24]
  4150a0:	ldr	x11, [x0, #32]
  4150a4:	cmp	x11, #0x0
  4150a8:	csel	x10, x10, x11, eq  // eq = none
  4150ac:	str	x10, [x12, #32]
  4150b0:	ldr	x10, [x0, #40]
  4150b4:	mov	w11, #0x1                   	// #1
  4150b8:	strb	w11, [x8, #3152]
  4150bc:	cmp	x10, #0x0
  4150c0:	csel	x9, x9, x10, eq  // eq = none
  4150c4:	str	x9, [x12, #40]
  4150c8:	ret
  4150cc:	adrp	x0, 443000 <ferror@plt+0x3f020>
  4150d0:	add	x0, x0, #0x9d1
  4150d4:	b	415120 <ferror@plt+0x11140>
  4150d8:	stp	x29, x30, [sp, #-32]!
  4150dc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4150e0:	ldr	x8, [x8, #1832]
  4150e4:	stp	x20, x19, [sp, #16]
  4150e8:	mul	x19, x1, x0
  4150ec:	mov	x0, x19
  4150f0:	mov	x29, sp
  4150f4:	blr	x8
  4150f8:	mov	x20, x0
  4150fc:	cbz	x0, 415110 <ferror@plt+0x11130>
  415100:	mov	x0, x20
  415104:	mov	w1, wzr
  415108:	mov	x2, x19
  41510c:	bl	4038d0 <memset@plt>
  415110:	mov	x0, x20
  415114:	ldp	x20, x19, [sp, #16]
  415118:	ldp	x29, x30, [sp], #32
  41511c:	ret
  415120:	sub	sp, sp, #0x120
  415124:	stp	x29, x30, [sp, #256]
  415128:	add	x29, sp, #0x100
  41512c:	mov	x9, #0xffffffffffffffc8    	// #-56
  415130:	mov	x10, sp
  415134:	sub	x11, x29, #0x78
  415138:	movk	x9, #0xff80, lsl #32
  41513c:	add	x12, x29, #0x20
  415140:	add	x10, x10, #0x80
  415144:	add	x11, x11, #0x38
  415148:	stp	x10, x9, [x29, #-16]
  41514c:	stp	x12, x11, [x29, #-32]
  415150:	stp	x1, x2, [x29, #-120]
  415154:	stp	x3, x4, [x29, #-104]
  415158:	stp	x5, x6, [x29, #-88]
  41515c:	stur	x7, [x29, #-72]
  415160:	stp	q0, q1, [sp]
  415164:	ldp	q0, q1, [x29, #-32]
  415168:	mov	x8, x0
  41516c:	adrp	x0, 447000 <ferror@plt+0x43020>
  415170:	add	x0, x0, #0xf7f
  415174:	sub	x3, x29, #0x40
  415178:	mov	w1, #0x10                  	// #16
  41517c:	mov	x2, x8
  415180:	str	x28, [sp, #272]
  415184:	stp	q2, q3, [sp, #32]
  415188:	stp	q4, q5, [sp, #64]
  41518c:	stp	q6, q7, [sp, #96]
  415190:	stp	q0, q1, [x29, #-64]
  415194:	bl	4160a0 <ferror@plt+0x120c0>
  415198:	ldr	x28, [sp, #272]
  41519c:	ldp	x29, x30, [sp, #256]
  4151a0:	add	sp, sp, #0x120
  4151a4:	ret
  4151a8:	stp	x29, x30, [sp, #-48]!
  4151ac:	stp	x28, x21, [sp, #16]
  4151b0:	stp	x20, x19, [sp, #32]
  4151b4:	mov	x29, sp
  4151b8:	sub	sp, sp, #0x20, lsl #12
  4151bc:	sub	sp, sp, #0x20
  4151c0:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4151c4:	add	x19, x19, #0xc58
  4151c8:	mov	x0, x19
  4151cc:	bl	432588 <ferror@plt+0x2e5a8>
  4151d0:	ldr	x1, [x19, #32]
  4151d4:	cbz	x1, 415270 <ferror@plt+0x11290>
  4151d8:	ldp	x20, x21, [x19, #8]
  4151dc:	ldr	x19, [x19, #24]
  4151e0:	mov	w2, #0x20                  	// #32
  4151e4:	mov	x0, sp
  4151e8:	movk	w2, #0x2, lsl #16
  4151ec:	bl	4034a0 <memcpy@plt>
  4151f0:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4151f4:	add	x0, x0, #0xc58
  4151f8:	bl	432634 <ferror@plt+0x2e654>
  4151fc:	adrp	x0, 443000 <ferror@plt+0x3f020>
  415200:	add	x0, x0, #0xa66
  415204:	bl	41718c <ferror@plt+0x131ac>
  415208:	mov	x0, sp
  41520c:	mov	w1, #0x1                   	// #1
  415210:	bl	415294 <ferror@plt+0x112b4>
  415214:	adrp	x0, 443000 <ferror@plt+0x3f020>
  415218:	add	x0, x0, #0xa97
  41521c:	bl	41718c <ferror@plt+0x131ac>
  415220:	mov	x0, sp
  415224:	mov	w1, wzr
  415228:	bl	415294 <ferror@plt+0x112b4>
  41522c:	ucvtf	d0, x21
  415230:	ucvtf	d1, x20
  415234:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  415238:	ucvtf	d2, x19
  41523c:	fdiv	d0, d0, d1
  415240:	fmov	d3, x8
  415244:	fdiv	d1, d2, d1
  415248:	adrp	x0, 443000 <ferror@plt+0x3f020>
  41524c:	fmul	d0, d0, d3
  415250:	fmul	d1, d1, d3
  415254:	sub	x4, x20, x19
  415258:	add	x0, x0, #0xac5
  41525c:	mov	x1, x20
  415260:	mov	x2, x21
  415264:	mov	x3, x19
  415268:	bl	41718c <ferror@plt+0x131ac>
  41526c:	b	41527c <ferror@plt+0x1129c>
  415270:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415274:	add	x0, x0, #0xc58
  415278:	bl	432634 <ferror@plt+0x2e654>
  41527c:	add	sp, sp, #0x20, lsl #12
  415280:	add	sp, sp, #0x20
  415284:	ldp	x20, x19, [sp, #32]
  415288:	ldp	x28, x21, [sp, #16]
  41528c:	ldp	x29, x30, [sp], #48
  415290:	ret
  415294:	stp	x29, x30, [sp, #-96]!
  415298:	add	w9, w1, w1, lsl #12
  41529c:	stp	x24, x23, [sp, #48]
  4152a0:	lsl	w24, w9, #2
  4152a4:	mov	w10, #0x3003                	// #12291
  4152a8:	mov	w11, #0x1001                	// #4097
  4152ac:	add	w9, w24, #0x2, lsl #12
  4152b0:	stp	x26, x25, [sp, #32]
  4152b4:	stp	x20, x19, [sp, #80]
  4152b8:	mov	x19, x0
  4152bc:	mov	x20, xzr
  4152c0:	mov	w8, #0x1                   	// #1
  4152c4:	add	x25, x24, x10
  4152c8:	add	x26, x24, x11
  4152cc:	orr	x23, x9, #0x2
  4152d0:	stp	x28, x27, [sp, #16]
  4152d4:	stp	x22, x21, [sp, #64]
  4152d8:	mov	x29, sp
  4152dc:	b	415314 <ferror@plt+0x11334>
  4152e0:	adrp	x0, 443000 <ferror@plt+0x3f020>
  4152e4:	add	x0, x0, #0xc85
  4152e8:	mov	w1, w20
  4152ec:	mov	x2, x22
  4152f0:	mov	x3, x28
  4152f4:	mov	x4, x27
  4152f8:	mov	x5, x21
  4152fc:	bl	41718c <ferror@plt+0x131ac>
  415300:	mov	w8, wzr
  415304:	add	x20, x20, #0x1
  415308:	mov	w9, #0x1001                	// #4097
  41530c:	cmp	x20, x9
  415310:	b.eq	4153b4 <ferror@plt+0x113d4>  // b.none
  415314:	add	w9, w26, w20
  415318:	add	w10, w25, w20
  41531c:	add	w11, w24, w20
  415320:	ldr	w22, [x19, w9, uxtw #2]
  415324:	ldr	w27, [x19, w10, uxtw #2]
  415328:	ldr	w28, [x19, w11, uxtw #2]
  41532c:	add	w9, w23, w20
  415330:	ldr	w21, [x19, w9, uxtw #2]
  415334:	orr	w9, w27, w22
  415338:	orr	w9, w9, w28
  41533c:	orr	w9, w9, w21
  415340:	cbz	w9, 415304 <ferror@plt+0x11324>
  415344:	cbz	w8, 415378 <ferror@plt+0x11398>
  415348:	adrp	x0, 443000 <ferror@plt+0x3f020>
  41534c:	add	x0, x0, #0xb23
  415350:	bl	41718c <ferror@plt+0x131ac>
  415354:	adrp	x0, 443000 <ferror@plt+0x3f020>
  415358:	add	x0, x0, #0xb70
  41535c:	bl	41718c <ferror@plt+0x131ac>
  415360:	adrp	x0, 443000 <ferror@plt+0x3f020>
  415364:	add	x0, x0, #0xbbd
  415368:	bl	41718c <ferror@plt+0x131ac>
  41536c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  415370:	add	x0, x0, #0xc0a
  415374:	bl	41718c <ferror@plt+0x131ac>
  415378:	cmp	x20, #0xfff
  41537c:	b.hi	4152e0 <ferror@plt+0x11300>  // b.pmore
  415380:	add	x8, x27, x22
  415384:	sub	x8, x8, x28
  415388:	sub	x8, x8, x21
  41538c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  415390:	mul	x6, x8, x20
  415394:	add	x0, x0, #0xc57
  415398:	mov	w1, w20
  41539c:	mov	x2, x22
  4153a0:	mov	x3, x28
  4153a4:	mov	x4, x27
  4153a8:	mov	x5, x21
  4153ac:	bl	41718c <ferror@plt+0x131ac>
  4153b0:	b	415300 <ferror@plt+0x11320>
  4153b4:	cbz	w8, 4153dc <ferror@plt+0x113fc>
  4153b8:	ldp	x20, x19, [sp, #80]
  4153bc:	ldp	x22, x21, [sp, #64]
  4153c0:	ldp	x24, x23, [sp, #48]
  4153c4:	ldp	x26, x25, [sp, #32]
  4153c8:	ldp	x28, x27, [sp, #16]
  4153cc:	adrp	x0, 443000 <ferror@plt+0x3f020>
  4153d0:	add	x0, x0, #0xcbb
  4153d4:	ldp	x29, x30, [sp], #96
  4153d8:	b	41718c <ferror@plt+0x131ac>
  4153dc:	ldp	x20, x19, [sp, #80]
  4153e0:	ldp	x22, x21, [sp, #64]
  4153e4:	ldp	x24, x23, [sp, #48]
  4153e8:	ldp	x26, x25, [sp, #32]
  4153ec:	ldp	x28, x27, [sp, #16]
  4153f0:	ldp	x29, x30, [sp], #96
  4153f4:	ret
  4153f8:	stp	x29, x30, [sp, #-48]!
  4153fc:	stp	x20, x19, [sp, #32]
  415400:	mov	x19, x0
  415404:	add	x0, x0, #0x10
  415408:	str	x21, [sp, #16]
  41540c:	mov	x29, sp
  415410:	bl	4037e0 <malloc@plt>
  415414:	cbz	x0, 4154b0 <ferror@plt+0x114d0>
  415418:	adrp	x21, 491000 <ferror@plt+0x8d020>
  41541c:	add	x21, x21, #0xc58
  415420:	mov	x20, x0
  415424:	stp	xzr, x19, [x0]
  415428:	mov	x0, x21
  41542c:	bl	432588 <ferror@plt+0x2e5a8>
  415430:	ldr	x0, [x21, #32]
  415434:	cbnz	x0, 415450 <ferror@plt+0x11470>
  415438:	mov	w0, #0x8008                	// #32776
  41543c:	mov	w1, #0x4                   	// #4
  415440:	bl	403940 <calloc@plt>
  415444:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415448:	str	x0, [x8, #3192]
  41544c:	cbz	x0, 415490 <ferror@plt+0x114b0>
  415450:	mov	w8, #0x8014                	// #32788
  415454:	mov	w10, #0x4014                	// #16404
  415458:	movk	w8, #0x1, lsl #16
  41545c:	add	x9, x0, x19, lsl #2
  415460:	movk	w10, #0x1, lsl #16
  415464:	cmp	x19, #0x1, lsl #12
  415468:	add	x8, x0, x8
  41546c:	add	x9, x9, x10
  415470:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  415474:	ldr	w9, [x8]
  415478:	add	w9, w9, #0x1
  41547c:	str	w9, [x8]
  415480:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415484:	ldr	x9, [x8, #3168]
  415488:	add	x9, x9, x19
  41548c:	str	x9, [x8, #3168]
  415490:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415494:	add	x0, x0, #0xc58
  415498:	bl	432634 <ferror@plt+0x2e654>
  41549c:	add	x0, x20, #0x10
  4154a0:	ldp	x20, x19, [sp, #32]
  4154a4:	ldr	x21, [sp, #16]
  4154a8:	ldp	x29, x30, [sp], #48
  4154ac:	ret
  4154b0:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4154b4:	add	x20, x20, #0xc58
  4154b8:	mov	x0, x20
  4154bc:	bl	432588 <ferror@plt+0x2e5a8>
  4154c0:	ldr	x0, [x20, #32]
  4154c4:	cbnz	x0, 4154e0 <ferror@plt+0x11500>
  4154c8:	mov	w0, #0x8008                	// #32776
  4154cc:	mov	w1, #0x4                   	// #4
  4154d0:	bl	403940 <calloc@plt>
  4154d4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4154d8:	str	x0, [x8, #3192]
  4154dc:	cbz	x0, 415508 <ferror@plt+0x11528>
  4154e0:	mov	w8, #0x8004                	// #32772
  4154e4:	add	x9, x0, x19, lsl #2
  4154e8:	mov	w10, #0x4004                	// #16388
  4154ec:	add	x8, x0, x8
  4154f0:	add	x9, x9, x10
  4154f4:	cmp	x19, #0x1, lsl #12
  4154f8:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  4154fc:	ldr	w9, [x8]
  415500:	add	w9, w9, #0x1
  415504:	str	w9, [x8]
  415508:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41550c:	add	x0, x0, #0xc58
  415510:	bl	432634 <ferror@plt+0x2e654>
  415514:	bl	4151a8 <ferror@plt+0x111c8>
  415518:	mov	x0, xzr
  41551c:	ldp	x20, x19, [sp, #32]
  415520:	ldr	x21, [sp, #16]
  415524:	ldp	x29, x30, [sp], #48
  415528:	ret
  41552c:	stp	x29, x30, [sp, #-32]!
  415530:	str	x19, [sp, #16]
  415534:	mov	x29, sp
  415538:	bl	415844 <ferror@plt+0x11864>
  41553c:	mov	x19, x0
  415540:	cbz	x0, 415554 <ferror@plt+0x11574>
  415544:	mov	x0, x19
  415548:	ldr	x19, [sp, #16]
  41554c:	ldp	x29, x30, [sp], #32
  415550:	ret
  415554:	bl	4151a8 <ferror@plt+0x111c8>
  415558:	mov	x0, x19
  41555c:	ldr	x19, [sp, #16]
  415560:	ldp	x29, x30, [sp], #32
  415564:	ret
  415568:	stp	x29, x30, [sp, #-48]!
  41556c:	stp	x20, x19, [sp, #32]
  415570:	ldur	x2, [x0, #-16]
  415574:	mov	x19, x0
  415578:	str	x21, [sp, #16]
  41557c:	mov	x29, sp
  415580:	cbz	x2, 4155f4 <ferror@plt+0x11614>
  415584:	adrp	x0, 443000 <ferror@plt+0x3f020>
  415588:	add	x0, x0, #0xcca
  41558c:	mov	x1, x19
  415590:	bl	415120 <ferror@plt+0x11140>
  415594:	ldur	x21, [x19, #-8]
  415598:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41559c:	add	x20, x20, #0xc58
  4155a0:	mov	x0, x20
  4155a4:	bl	432588 <ferror@plt+0x2e5a8>
  4155a8:	ldr	x0, [x20, #32]
  4155ac:	cbnz	x0, 4155c8 <ferror@plt+0x115e8>
  4155b0:	mov	w0, #0x8008                	// #32776
  4155b4:	mov	w1, #0x4                   	// #4
  4155b8:	bl	403940 <calloc@plt>
  4155bc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4155c0:	str	x0, [x8, #3192]
  4155c4:	cbz	x0, 4155e4 <ferror@plt+0x11604>
  4155c8:	add	x8, x0, #0x4, lsl #12
  4155cc:	add	x9, x0, x21, lsl #2
  4155d0:	cmp	x21, #0x1, lsl #12
  4155d4:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  4155d8:	ldr	w9, [x8]
  4155dc:	add	w9, w9, #0x1
  4155e0:	str	w9, [x8]
  4155e4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4155e8:	add	x0, x0, #0xc58
  4155ec:	bl	432634 <ferror@plt+0x2e654>
  4155f0:	b	415684 <ferror@plt+0x116a4>
  4155f4:	ldur	x21, [x19, #-8]
  4155f8:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4155fc:	add	x20, x20, #0xc58
  415600:	mov	x0, x20
  415604:	bl	432588 <ferror@plt+0x2e5a8>
  415608:	ldr	x0, [x20, #32]
  41560c:	cbnz	x0, 415628 <ferror@plt+0x11648>
  415610:	mov	w0, #0x8008                	// #32776
  415614:	mov	w1, #0x4                   	// #4
  415618:	bl	403940 <calloc@plt>
  41561c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415620:	str	x0, [x8, #3192]
  415624:	cbz	x0, 415668 <ferror@plt+0x11688>
  415628:	mov	w8, #0x4010                	// #16400
  41562c:	mov	w10, #0x10                  	// #16
  415630:	movk	w8, #0x1, lsl #16
  415634:	add	x9, x0, x21, lsl #2
  415638:	movk	w10, #0x1, lsl #16
  41563c:	cmp	x21, #0x1, lsl #12
  415640:	add	x8, x0, x8
  415644:	add	x9, x9, x10
  415648:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  41564c:	ldr	w9, [x8]
  415650:	add	w9, w9, #0x1
  415654:	str	w9, [x8]
  415658:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41565c:	ldr	x9, [x8, #3184]
  415660:	add	x9, x9, x21
  415664:	str	x9, [x8, #3184]
  415668:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41566c:	add	x0, x0, #0xc58
  415670:	bl	432634 <ferror@plt+0x2e654>
  415674:	ldur	x2, [x19, #-8]
  415678:	mov	w1, #0xaa                  	// #170
  41567c:	mov	x0, x19
  415680:	bl	4038d0 <memset@plt>
  415684:	ldur	x8, [x19, #-16]
  415688:	ldr	x21, [sp, #16]
  41568c:	add	x8, x8, #0x1
  415690:	stur	x8, [x19, #-16]
  415694:	ldp	x20, x19, [sp, #32]
  415698:	ldp	x29, x30, [sp], #48
  41569c:	ret
  4156a0:	stp	x29, x30, [sp, #-48]!
  4156a4:	str	x21, [sp, #16]
  4156a8:	mul	x21, x1, x0
  4156ac:	add	x1, x21, #0x10
  4156b0:	mov	w0, #0x1                   	// #1
  4156b4:	stp	x20, x19, [sp, #32]
  4156b8:	mov	x29, sp
  4156bc:	bl	403940 <calloc@plt>
  4156c0:	cbz	x0, 415764 <ferror@plt+0x11784>
  4156c4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4156c8:	add	x20, x20, #0xc58
  4156cc:	mov	x19, x0
  4156d0:	str	x21, [x0, #8]
  4156d4:	mov	x0, x20
  4156d8:	bl	432588 <ferror@plt+0x2e5a8>
  4156dc:	ldr	x0, [x20, #32]
  4156e0:	cbnz	x0, 4156fc <ferror@plt+0x1171c>
  4156e4:	mov	w0, #0x8008                	// #32776
  4156e8:	mov	w1, #0x4                   	// #4
  4156ec:	bl	403940 <calloc@plt>
  4156f0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4156f4:	str	x0, [x8, #3192]
  4156f8:	cbz	x0, 415744 <ferror@plt+0x11764>
  4156fc:	mov	w8, #0x8014                	// #32788
  415700:	mov	w10, #0x4014                	// #16404
  415704:	movk	w8, #0x1, lsl #16
  415708:	add	x9, x0, x21, lsl #2
  41570c:	movk	w10, #0x1, lsl #16
  415710:	add	x8, x0, x8
  415714:	cmp	x21, #0x1, lsl #12
  415718:	add	x9, x9, x10
  41571c:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  415720:	ldr	w9, [x8]
  415724:	adrp	x10, 491000 <ferror@plt+0x8d020>
  415728:	add	x10, x10, #0xc60
  41572c:	add	w9, w9, #0x1
  415730:	str	w9, [x8]
  415734:	ldp	x8, x9, [x10]
  415738:	add	x8, x8, x21
  41573c:	add	x9, x9, x21
  415740:	stp	x8, x9, [x10]
  415744:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415748:	add	x0, x0, #0xc58
  41574c:	bl	432634 <ferror@plt+0x2e654>
  415750:	add	x0, x19, #0x10
  415754:	ldp	x20, x19, [sp, #32]
  415758:	ldr	x21, [sp, #16]
  41575c:	ldp	x29, x30, [sp], #48
  415760:	ret
  415764:	adrp	x19, 491000 <ferror@plt+0x8d020>
  415768:	add	x19, x19, #0xc58
  41576c:	mov	x0, x19
  415770:	bl	432588 <ferror@plt+0x2e5a8>
  415774:	ldr	x0, [x19, #32]
  415778:	cbnz	x0, 415794 <ferror@plt+0x117b4>
  41577c:	mov	w0, #0x8008                	// #32776
  415780:	mov	w1, #0x4                   	// #4
  415784:	bl	403940 <calloc@plt>
  415788:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41578c:	str	x0, [x8, #3192]
  415790:	cbz	x0, 4157bc <ferror@plt+0x117dc>
  415794:	mov	w8, #0x8004                	// #32772
  415798:	add	x9, x0, x21, lsl #2
  41579c:	mov	w10, #0x4004                	// #16388
  4157a0:	add	x8, x0, x8
  4157a4:	add	x9, x9, x10
  4157a8:	cmp	x21, #0x1, lsl #12
  4157ac:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  4157b0:	ldr	w9, [x8]
  4157b4:	add	w9, w9, #0x1
  4157b8:	str	w9, [x8]
  4157bc:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4157c0:	add	x0, x0, #0xc58
  4157c4:	bl	432634 <ferror@plt+0x2e654>
  4157c8:	bl	4151a8 <ferror@plt+0x111c8>
  4157cc:	mov	x0, xzr
  4157d0:	ldp	x20, x19, [sp, #32]
  4157d4:	ldr	x21, [sp, #16]
  4157d8:	ldp	x29, x30, [sp], #48
  4157dc:	ret
  4157e0:	stp	x29, x30, [sp, #-32]!
  4157e4:	stp	x20, x19, [sp, #16]
  4157e8:	mov	x19, x0
  4157ec:	add	x0, x0, #0x10
  4157f0:	mov	x29, sp
  4157f4:	bl	4037e0 <malloc@plt>
  4157f8:	cbz	x0, 415824 <ferror@plt+0x11844>
  4157fc:	mov	x20, x0
  415800:	stp	xzr, x19, [x0]
  415804:	mov	w0, #0x1                   	// #1
  415808:	mov	w2, #0x1                   	// #1
  41580c:	mov	x1, x19
  415810:	bl	415a28 <ferror@plt+0x11a48>
  415814:	add	x0, x20, #0x10
  415818:	ldp	x20, x19, [sp, #16]
  41581c:	ldp	x29, x30, [sp], #32
  415820:	ret
  415824:	mov	w0, #0x1                   	// #1
  415828:	mov	x1, x19
  41582c:	mov	w2, wzr
  415830:	bl	415a28 <ferror@plt+0x11a48>
  415834:	mov	x0, xzr
  415838:	ldp	x20, x19, [sp, #16]
  41583c:	ldp	x29, x30, [sp], #32
  415840:	ret
  415844:	stp	x29, x30, [sp, #-48]!
  415848:	stp	x22, x21, [sp, #16]
  41584c:	stp	x20, x19, [sp, #32]
  415850:	mov	x19, x1
  415854:	mov	x22, x0
  415858:	sub	x8, x0, #0x10
  41585c:	mov	x29, sp
  415860:	cbz	x0, 415884 <ferror@plt+0x118a4>
  415864:	ldr	x3, [x8]
  415868:	cbz	x3, 415884 <ferror@plt+0x118a4>
  41586c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  415870:	add	x0, x0, #0xcfc
  415874:	mov	x1, x22
  415878:	mov	x2, x19
  41587c:	bl	415120 <ferror@plt+0x11140>
  415880:	b	4159ac <ferror@plt+0x119cc>
  415884:	cmp	x22, #0x0
  415888:	csel	x0, x8, xzr, ne  // ne = any
  41588c:	add	x1, x19, #0x10
  415890:	bl	4039c0 <realloc@plt>
  415894:	cbz	x0, 4159ac <ferror@plt+0x119cc>
  415898:	adrp	x21, 491000 <ferror@plt+0x8d020>
  41589c:	mov	x20, x0
  4158a0:	add	x21, x21, #0xc58
  4158a4:	cbz	x22, 415920 <ferror@plt+0x11940>
  4158a8:	ldr	x22, [x20, #8]
  4158ac:	mov	x0, x21
  4158b0:	bl	432588 <ferror@plt+0x2e5a8>
  4158b4:	ldr	x0, [x21, #32]
  4158b8:	cbnz	x0, 4158d4 <ferror@plt+0x118f4>
  4158bc:	mov	w0, #0x8008                	// #32776
  4158c0:	mov	w1, #0x4                   	// #4
  4158c4:	bl	403940 <calloc@plt>
  4158c8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4158cc:	str	x0, [x8, #3192]
  4158d0:	cbz	x0, 415914 <ferror@plt+0x11934>
  4158d4:	mov	w8, #0xc018                	// #49176
  4158d8:	mov	w10, #0x8018                	// #32792
  4158dc:	movk	w8, #0x1, lsl #16
  4158e0:	add	x9, x0, x22, lsl #2
  4158e4:	movk	w10, #0x1, lsl #16
  4158e8:	cmp	x22, #0x1, lsl #12
  4158ec:	add	x8, x0, x8
  4158f0:	add	x9, x9, x10
  4158f4:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  4158f8:	ldr	w9, [x8]
  4158fc:	add	w9, w9, #0x1
  415900:	str	w9, [x8]
  415904:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415908:	ldr	x9, [x8, #3184]
  41590c:	add	x9, x9, x22
  415910:	str	x9, [x8, #3184]
  415914:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415918:	add	x0, x0, #0xc58
  41591c:	bl	432634 <ferror@plt+0x2e654>
  415920:	mov	x0, x21
  415924:	stp	xzr, x19, [x20]
  415928:	bl	432588 <ferror@plt+0x2e5a8>
  41592c:	ldr	x0, [x21, #32]
  415930:	cbnz	x0, 41594c <ferror@plt+0x1196c>
  415934:	mov	w0, #0x8008                	// #32776
  415938:	mov	w1, #0x4                   	// #4
  41593c:	bl	403940 <calloc@plt>
  415940:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415944:	str	x0, [x8, #3192]
  415948:	cbz	x0, 41598c <ferror@plt+0x119ac>
  41594c:	mov	w8, #0x1c                  	// #28
  415950:	mov	w10, #0xc01c                	// #49180
  415954:	movk	w8, #0x2, lsl #16
  415958:	add	x9, x0, x19, lsl #2
  41595c:	movk	w10, #0x1, lsl #16
  415960:	cmp	x19, #0x1, lsl #12
  415964:	add	x8, x0, x8
  415968:	add	x9, x9, x10
  41596c:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  415970:	ldr	w9, [x8]
  415974:	add	w9, w9, #0x1
  415978:	str	w9, [x8]
  41597c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415980:	ldr	x9, [x8, #3168]
  415984:	add	x9, x9, x19
  415988:	str	x9, [x8, #3168]
  41598c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415990:	add	x0, x0, #0xc58
  415994:	bl	432634 <ferror@plt+0x2e654>
  415998:	add	x0, x20, #0x10
  41599c:	ldp	x20, x19, [sp, #32]
  4159a0:	ldp	x22, x21, [sp, #16]
  4159a4:	ldp	x29, x30, [sp], #48
  4159a8:	ret
  4159ac:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4159b0:	add	x20, x20, #0xc58
  4159b4:	mov	x0, x20
  4159b8:	bl	432588 <ferror@plt+0x2e5a8>
  4159bc:	ldr	x0, [x20, #32]
  4159c0:	cbnz	x0, 4159dc <ferror@plt+0x119fc>
  4159c4:	mov	w0, #0x8008                	// #32776
  4159c8:	mov	w1, #0x4                   	// #4
  4159cc:	bl	403940 <calloc@plt>
  4159d0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4159d4:	str	x0, [x8, #3192]
  4159d8:	cbz	x0, 415a08 <ferror@plt+0x11a28>
  4159dc:	mov	w8, #0xc                   	// #12
  4159e0:	movk	w8, #0x1, lsl #16
  4159e4:	add	x9, x0, x19, lsl #2
  4159e8:	mov	w10, #0xc00c                	// #49164
  4159ec:	add	x8, x0, x8
  4159f0:	add	x9, x9, x10
  4159f4:	cmp	x19, #0x1, lsl #12
  4159f8:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  4159fc:	ldr	w9, [x8]
  415a00:	add	w9, w9, #0x1
  415a04:	str	w9, [x8]
  415a08:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415a0c:	add	x0, x0, #0xc58
  415a10:	bl	432634 <ferror@plt+0x2e654>
  415a14:	mov	x0, xzr
  415a18:	ldp	x20, x19, [sp, #32]
  415a1c:	ldp	x22, x21, [sp, #16]
  415a20:	ldp	x29, x30, [sp], #48
  415a24:	ret
  415a28:	stp	x29, x30, [sp, #-48]!
  415a2c:	stp	x22, x21, [sp, #16]
  415a30:	adrp	x22, 491000 <ferror@plt+0x8d020>
  415a34:	add	x22, x22, #0xc58
  415a38:	stp	x20, x19, [sp, #32]
  415a3c:	mov	w20, w0
  415a40:	mov	x0, x22
  415a44:	mov	x29, sp
  415a48:	mov	w21, w2
  415a4c:	mov	x19, x1
  415a50:	bl	432588 <ferror@plt+0x2e5a8>
  415a54:	ldr	x0, [x22, #32]
  415a58:	cbnz	x0, 415a74 <ferror@plt+0x11a94>
  415a5c:	mov	w0, #0x8008                	// #32776
  415a60:	mov	w1, #0x4                   	// #4
  415a64:	bl	403940 <calloc@plt>
  415a68:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415a6c:	str	x0, [x8, #3192]
  415a70:	cbz	x0, 415ae8 <ferror@plt+0x11b08>
  415a74:	cmp	w21, #0x0
  415a78:	and	w8, w20, #0x3
  415a7c:	cset	w9, ne  // ne = any
  415a80:	bfi	w8, w9, #2, #1
  415a84:	bfi	w8, w8, #12, #3
  415a88:	add	w9, w8, #0x1, lsl #12
  415a8c:	add	x8, x8, x19
  415a90:	cmp	x19, #0x1, lsl #12
  415a94:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  415a98:	lsl	x8, x8, #2
  415a9c:	ldr	w9, [x0, x8]
  415aa0:	add	w9, w9, #0x1
  415aa4:	str	w9, [x0, x8]
  415aa8:	cbz	w21, 415ae8 <ferror@plt+0x11b08>
  415aac:	tbnz	w20, #0, 415ac4 <ferror@plt+0x11ae4>
  415ab0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415ab4:	ldr	x9, [x8, #3184]
  415ab8:	add	x9, x9, x19
  415abc:	str	x9, [x8, #3184]
  415ac0:	b	415ae8 <ferror@plt+0x11b08>
  415ac4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415ac8:	ldr	x9, [x8, #3168]
  415acc:	add	x9, x9, x19
  415ad0:	str	x9, [x8, #3168]
  415ad4:	tbz	w20, #2, 415ae8 <ferror@plt+0x11b08>
  415ad8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415adc:	ldr	x9, [x8, #3176]
  415ae0:	add	x9, x9, x19
  415ae4:	str	x9, [x8, #3176]
  415ae8:	ldp	x20, x19, [sp, #32]
  415aec:	ldp	x22, x21, [sp, #16]
  415af0:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415af4:	add	x0, x0, #0xc58
  415af8:	ldp	x29, x30, [sp], #48
  415afc:	b	432634 <ferror@plt+0x2e654>
  415b00:	stp	x29, x30, [sp, #-16]!
  415b04:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415b08:	ldrb	w8, [x8, #3208]
  415b0c:	mov	x29, sp
  415b10:	cmp	w8, #0x1
  415b14:	b.ne	415b20 <ferror@plt+0x11b40>  // b.any
  415b18:	mov	w0, #0x1                   	// #1
  415b1c:	bl	4034e0 <_exit@plt>
  415b20:	bl	403aa0 <abort@plt>
  415b24:	stp	x29, x30, [sp, #-48]!
  415b28:	stp	x20, x19, [sp, #32]
  415b2c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  415b30:	mov	w8, #0xf9                  	// #249
  415b34:	add	x19, x19, #0xc90
  415b38:	and	w8, w0, w8
  415b3c:	mov	x0, x19
  415b40:	str	x21, [sp, #16]
  415b44:	mov	x29, sp
  415b48:	orr	w21, w8, #0x4
  415b4c:	bl	432588 <ferror@plt+0x2e5a8>
  415b50:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415b54:	ldr	w20, [x8, #2292]
  415b58:	mov	x0, x19
  415b5c:	str	w21, [x8, #2292]
  415b60:	bl	432634 <ferror@plt+0x2e654>
  415b64:	mov	w0, w20
  415b68:	ldp	x20, x19, [sp, #32]
  415b6c:	ldr	x21, [sp, #16]
  415b70:	ldp	x29, x30, [sp], #48
  415b74:	ret
  415b78:	stp	x29, x30, [sp, #-48]!
  415b7c:	stp	x20, x19, [sp, #32]
  415b80:	adrp	x8, 480000 <ferror@plt+0x7c020>
  415b84:	adrp	x19, 491000 <ferror@plt+0x8d020>
  415b88:	add	x8, x8, #0x5ef
  415b8c:	cmp	x0, #0x0
  415b90:	add	x19, x19, #0xc90
  415b94:	stp	x22, x21, [sp, #16]
  415b98:	and	w9, w1, #0xfffffff9
  415b9c:	csel	x21, x8, x0, eq  // eq = none
  415ba0:	mov	x0, x19
  415ba4:	mov	x29, sp
  415ba8:	orr	w22, w9, #0x4
  415bac:	bl	432588 <ferror@plt+0x2e5a8>
  415bb0:	ldr	x19, [x19, #56]
  415bb4:	cbz	x19, 415bd4 <ferror@plt+0x11bf4>
  415bb8:	mov	x20, x19
  415bbc:	ldr	x0, [x20]
  415bc0:	mov	x1, x21
  415bc4:	bl	403b30 <strcmp@plt>
  415bc8:	cbz	w0, 415c08 <ferror@plt+0x11c28>
  415bcc:	ldr	x20, [x20, #24]
  415bd0:	cbnz	x20, 415bbc <ferror@plt+0x11bdc>
  415bd4:	mov	w0, #0x20                  	// #32
  415bd8:	bl	414b40 <ferror@plt+0x10b60>
  415bdc:	mov	x19, x0
  415be0:	mov	x0, x21
  415be4:	bl	4209b8 <ferror@plt+0x1c9d8>
  415be8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415bec:	ldr	x9, [x8, #3272]
  415bf0:	mov	w10, #0x5                   	// #5
  415bf4:	mov	x20, x19
  415bf8:	str	x0, [x19]
  415bfc:	str	w10, [x19, #8]
  415c00:	stp	xzr, x9, [x19, #16]
  415c04:	str	x19, [x8, #3272]
  415c08:	ldr	w21, [x20, #8]
  415c0c:	cmp	w22, #0x5
  415c10:	str	w22, [x20, #8]
  415c14:	b.ne	415c68 <ferror@plt+0x11c88>  // b.any
  415c18:	ldr	x8, [x20, #16]
  415c1c:	cbnz	x8, 415c68 <ferror@plt+0x11c88>
  415c20:	cbz	x19, 415c68 <ferror@plt+0x11c88>
  415c24:	cmp	x19, x20
  415c28:	b.eq	415c4c <ferror@plt+0x11c6c>  // b.none
  415c2c:	mov	x8, x19
  415c30:	ldr	x19, [x19, #24]
  415c34:	cbz	x19, 415c68 <ferror@plt+0x11c88>
  415c38:	cmp	x19, x20
  415c3c:	b.ne	415c2c <ferror@plt+0x11c4c>  // b.any
  415c40:	ldr	x9, [x20, #24]
  415c44:	str	x9, [x8, #24]
  415c48:	b	415c58 <ferror@plt+0x11c78>
  415c4c:	ldr	x8, [x20, #24]
  415c50:	adrp	x9, 491000 <ferror@plt+0x8d020>
  415c54:	str	x8, [x9, #3272]
  415c58:	ldr	x0, [x20]
  415c5c:	bl	414cbc <ferror@plt+0x10cdc>
  415c60:	mov	x0, x20
  415c64:	bl	414cbc <ferror@plt+0x10cdc>
  415c68:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415c6c:	add	x0, x0, #0xc90
  415c70:	bl	432634 <ferror@plt+0x2e654>
  415c74:	mov	w0, w21
  415c78:	ldp	x20, x19, [sp, #32]
  415c7c:	ldp	x22, x21, [sp, #16]
  415c80:	ldp	x29, x30, [sp], #48
  415c84:	ret
  415c88:	stp	x29, x30, [sp, #-64]!
  415c8c:	cmp	w1, #0x3
  415c90:	stp	x24, x23, [sp, #16]
  415c94:	stp	x22, x21, [sp, #32]
  415c98:	stp	x20, x19, [sp, #48]
  415c9c:	mov	x29, sp
  415ca0:	b.ls	415d78 <ferror@plt+0x11d98>  // b.plast
  415ca4:	mov	x21, x2
  415ca8:	cbz	x2, 415d9c <ferror@plt+0x11dbc>
  415cac:	adrp	x8, 480000 <ferror@plt+0x7c020>
  415cb0:	add	x8, x8, #0x5ef
  415cb4:	cmp	x0, #0x0
  415cb8:	csel	x24, x8, x0, eq  // eq = none
  415cbc:	mov	w0, #0x20                  	// #32
  415cc0:	mov	x19, x3
  415cc4:	mov	w20, w1
  415cc8:	bl	414b40 <ferror@plt+0x10b60>
  415ccc:	adrp	x23, 491000 <ferror@plt+0x8d020>
  415cd0:	add	x23, x23, #0xc90
  415cd4:	mov	x22, x0
  415cd8:	mov	x0, x23
  415cdc:	bl	432588 <ferror@plt+0x2e5a8>
  415ce0:	ldr	x23, [x23, #56]
  415ce4:	cbz	x23, 415d00 <ferror@plt+0x11d20>
  415ce8:	ldr	x0, [x23]
  415cec:	mov	x1, x24
  415cf0:	bl	403b30 <strcmp@plt>
  415cf4:	cbz	w0, 415d30 <ferror@plt+0x11d50>
  415cf8:	ldr	x23, [x23, #24]
  415cfc:	cbnz	x23, 415ce8 <ferror@plt+0x11d08>
  415d00:	mov	w0, #0x20                  	// #32
  415d04:	bl	414b40 <ferror@plt+0x10b60>
  415d08:	mov	x23, x0
  415d0c:	mov	x0, x24
  415d10:	bl	4209b8 <ferror@plt+0x1c9d8>
  415d14:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415d18:	ldr	x9, [x8, #3272]
  415d1c:	mov	w10, #0x5                   	// #5
  415d20:	str	x0, [x23]
  415d24:	str	w10, [x23, #8]
  415d28:	stp	xzr, x9, [x23, #16]
  415d2c:	str	x23, [x8, #3272]
  415d30:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415d34:	add	x0, x0, #0xc8c
  415d38:	ldr	w8, [x0]
  415d3c:	stp	x21, x19, [x22, #8]
  415d40:	adrp	x19, 491000 <ferror@plt+0x8d020>
  415d44:	add	w8, w8, #0x1
  415d48:	str	w8, [x0], #4
  415d4c:	stp	w8, w20, [x22]
  415d50:	ldr	x8, [x23, #16]
  415d54:	str	x8, [x22, #24]
  415d58:	str	x22, [x23, #16]
  415d5c:	bl	432634 <ferror@plt+0x2e654>
  415d60:	ldr	w0, [x19, #3212]
  415d64:	ldp	x20, x19, [sp, #48]
  415d68:	ldp	x22, x21, [sp, #32]
  415d6c:	ldp	x24, x23, [sp, #16]
  415d70:	ldp	x29, x30, [sp], #64
  415d74:	ret
  415d78:	adrp	x0, 447000 <ferror@plt+0x43020>
  415d7c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  415d80:	adrp	x3, 443000 <ferror@plt+0x3f020>
  415d84:	adrp	x4, 443000 <ferror@plt+0x3f020>
  415d88:	add	x0, x0, #0xf7f
  415d8c:	add	x2, x2, #0xe7f
  415d90:	add	x3, x3, #0xd53
  415d94:	add	x4, x4, #0xd9e
  415d98:	b	415dbc <ferror@plt+0x11ddc>
  415d9c:	adrp	x0, 447000 <ferror@plt+0x43020>
  415da0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  415da4:	adrp	x3, 443000 <ferror@plt+0x3f020>
  415da8:	adrp	x4, 443000 <ferror@plt+0x3f020>
  415dac:	add	x0, x0, #0xf7f
  415db0:	add	x2, x2, #0xe7f
  415db4:	add	x3, x3, #0xd53
  415db8:	add	x4, x4, #0xdc3
  415dbc:	mov	w1, #0x8                   	// #8
  415dc0:	bl	416ca8 <ferror@plt+0x12cc8>
  415dc4:	mov	w0, wzr
  415dc8:	b	415d64 <ferror@plt+0x11d84>
  415dcc:	mov	x4, x2
  415dd0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  415dd4:	mov	x3, x1
  415dd8:	add	x2, x2, #0xe7f
  415ddc:	mov	w1, #0x8                   	// #8
  415de0:	b	416ca8 <ferror@plt+0x12cc8>
  415de4:	stp	x29, x30, [sp, #-48]!
  415de8:	stp	x22, x21, [sp, #16]
  415dec:	adrp	x21, 491000 <ferror@plt+0x8d020>
  415df0:	add	x21, x21, #0xc90
  415df4:	stp	x20, x19, [sp, #32]
  415df8:	mov	x20, x0
  415dfc:	mov	x0, x21
  415e00:	mov	x29, sp
  415e04:	mov	x19, x1
  415e08:	bl	432588 <ferror@plt+0x2e5a8>
  415e0c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  415e10:	ldr	x22, [x8, #1880]
  415e14:	mov	x0, x21
  415e18:	str	x20, [x8, #1880]
  415e1c:	str	x19, [x21, #8]
  415e20:	bl	432634 <ferror@plt+0x2e654>
  415e24:	mov	x0, x22
  415e28:	ldp	x20, x19, [sp, #32]
  415e2c:	ldp	x22, x21, [sp, #16]
  415e30:	ldp	x29, x30, [sp], #48
  415e34:	ret
  415e38:	stp	x29, x30, [sp, #-48]!
  415e3c:	str	x21, [sp, #16]
  415e40:	adrp	x21, 491000 <ferror@plt+0x8d020>
  415e44:	add	x21, x21, #0xc90
  415e48:	stp	x20, x19, [sp, #32]
  415e4c:	mov	x20, x0
  415e50:	mov	x0, x21
  415e54:	mov	x29, sp
  415e58:	mov	x19, x1
  415e5c:	bl	432588 <ferror@plt+0x2e5a8>
  415e60:	stp	x20, x19, [x21, #16]
  415e64:	mov	x0, x21
  415e68:	ldp	x20, x19, [sp, #32]
  415e6c:	ldr	x21, [sp, #16]
  415e70:	ldp	x29, x30, [sp], #48
  415e74:	b	432634 <ferror@plt+0x2e654>
  415e78:	stp	x29, x30, [sp, #-64]!
  415e7c:	str	x23, [sp, #16]
  415e80:	stp	x22, x21, [sp, #32]
  415e84:	stp	x20, x19, [sp, #48]
  415e88:	mov	x29, sp
  415e8c:	cbz	w1, 415fe0 <ferror@plt+0x12000>
  415e90:	adrp	x8, 480000 <ferror@plt+0x7c020>
  415e94:	adrp	x19, 491000 <ferror@plt+0x8d020>
  415e98:	add	x8, x8, #0x5ef
  415e9c:	cmp	x0, #0x0
  415ea0:	add	x19, x19, #0xc90
  415ea4:	csel	x22, x8, x0, eq  // eq = none
  415ea8:	mov	x0, x19
  415eac:	mov	w21, w1
  415eb0:	bl	432588 <ferror@plt+0x2e5a8>
  415eb4:	ldr	x23, [x19, #56]
  415eb8:	cbz	x23, 415f6c <ferror@plt+0x11f8c>
  415ebc:	mov	x19, x23
  415ec0:	ldr	x0, [x19]
  415ec4:	mov	x1, x22
  415ec8:	bl	403b30 <strcmp@plt>
  415ecc:	cbz	w0, 415edc <ferror@plt+0x11efc>
  415ed0:	ldr	x19, [x19, #24]
  415ed4:	cbnz	x19, 415ec0 <ferror@plt+0x11ee0>
  415ed8:	b	415f6c <ferror@plt+0x11f8c>
  415edc:	mov	x8, x19
  415ee0:	ldr	x20, [x8, #16]!
  415ee4:	cbz	x20, 415f6c <ferror@plt+0x11f8c>
  415ee8:	ldr	w9, [x20]
  415eec:	cmp	w9, w21
  415ef0:	b.ne	415efc <ferror@plt+0x11f1c>  // b.any
  415ef4:	mov	x10, xzr
  415ef8:	b	415f1c <ferror@plt+0x11f3c>
  415efc:	mov	x9, x20
  415f00:	ldr	x20, [x9, #24]
  415f04:	cbz	x20, 415f6c <ferror@plt+0x11f8c>
  415f08:	ldr	w10, [x20]
  415f0c:	cmp	w10, w21
  415f10:	mov	x10, x9
  415f14:	mov	x9, x20
  415f18:	b.ne	415f00 <ferror@plt+0x11f20>  // b.any
  415f1c:	ldr	x9, [x20, #24]
  415f20:	add	x11, x10, #0x18
  415f24:	cmp	x10, #0x0
  415f28:	csel	x10, x8, x11, eq  // eq = none
  415f2c:	str	x9, [x10]
  415f30:	ldr	w9, [x19, #8]
  415f34:	cmp	w9, #0x5
  415f38:	b.ne	415fbc <ferror@plt+0x11fdc>  // b.any
  415f3c:	ldr	x8, [x8]
  415f40:	cbnz	x8, 415fbc <ferror@plt+0x11fdc>
  415f44:	cmp	x23, x19
  415f48:	b.eq	415f9c <ferror@plt+0x11fbc>  // b.none
  415f4c:	mov	x8, x23
  415f50:	ldr	x23, [x23, #24]
  415f54:	cbz	x23, 415fbc <ferror@plt+0x11fdc>
  415f58:	cmp	x23, x19
  415f5c:	b.ne	415f4c <ferror@plt+0x11f6c>  // b.any
  415f60:	ldr	x9, [x19, #24]
  415f64:	str	x9, [x8, #24]
  415f68:	b	415fac <ferror@plt+0x11fcc>
  415f6c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415f70:	add	x0, x0, #0xc90
  415f74:	bl	432634 <ferror@plt+0x2e654>
  415f78:	mov	w2, w21
  415f7c:	mov	x3, x22
  415f80:	ldp	x20, x19, [sp, #48]
  415f84:	ldp	x22, x21, [sp, #32]
  415f88:	ldr	x23, [sp, #16]
  415f8c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  415f90:	add	x1, x1, #0xe4b
  415f94:	ldp	x29, x30, [sp], #64
  415f98:	b	416018 <ferror@plt+0x12038>
  415f9c:	ldr	x8, [x23, #24]
  415fa0:	adrp	x9, 491000 <ferror@plt+0x8d020>
  415fa4:	mov	x19, x23
  415fa8:	str	x8, [x9, #3272]
  415fac:	ldr	x0, [x19]
  415fb0:	bl	414cbc <ferror@plt+0x10cdc>
  415fb4:	mov	x0, x19
  415fb8:	bl	414cbc <ferror@plt+0x10cdc>
  415fbc:	adrp	x0, 491000 <ferror@plt+0x8d020>
  415fc0:	add	x0, x0, #0xc90
  415fc4:	bl	432634 <ferror@plt+0x2e654>
  415fc8:	mov	x0, x20
  415fcc:	ldp	x20, x19, [sp, #48]
  415fd0:	ldp	x22, x21, [sp, #32]
  415fd4:	ldr	x23, [sp, #16]
  415fd8:	ldp	x29, x30, [sp], #64
  415fdc:	b	414cbc <ferror@plt+0x10cdc>
  415fe0:	ldp	x20, x19, [sp, #48]
  415fe4:	ldp	x22, x21, [sp, #32]
  415fe8:	ldr	x23, [sp, #16]
  415fec:	adrp	x0, 447000 <ferror@plt+0x43020>
  415ff0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  415ff4:	adrp	x3, 443000 <ferror@plt+0x3f020>
  415ff8:	adrp	x4, 443000 <ferror@plt+0x3f020>
  415ffc:	add	x0, x0, #0xf7f
  416000:	add	x2, x2, #0xe7f
  416004:	add	x3, x3, #0xdd4
  416008:	add	x4, x4, #0xe04
  41600c:	mov	w1, #0x8                   	// #8
  416010:	ldp	x29, x30, [sp], #64
  416014:	b	416ca8 <ferror@plt+0x12cc8>
  416018:	sub	sp, sp, #0x120
  41601c:	stp	x29, x30, [sp, #256]
  416020:	add	x29, sp, #0x100
  416024:	mov	x8, #0xffffffffffffffc8    	// #-56
  416028:	mov	x9, sp
  41602c:	sub	x10, x29, #0x78
  416030:	movk	x8, #0xff80, lsl #32
  416034:	add	x11, x29, #0x20
  416038:	add	x9, x9, #0x80
  41603c:	add	x10, x10, #0x38
  416040:	stp	x9, x8, [x29, #-16]
  416044:	stp	x11, x10, [x29, #-32]
  416048:	stp	x1, x2, [x29, #-120]
  41604c:	stp	x3, x4, [x29, #-104]
  416050:	stp	x5, x6, [x29, #-88]
  416054:	stur	x7, [x29, #-72]
  416058:	stp	q0, q1, [sp]
  41605c:	ldp	q0, q1, [x29, #-32]
  416060:	adrp	x0, 447000 <ferror@plt+0x43020>
  416064:	adrp	x2, 443000 <ferror@plt+0x3f020>
  416068:	add	x0, x0, #0xf7f
  41606c:	add	x2, x2, #0xe13
  416070:	sub	x3, x29, #0x40
  416074:	mov	w1, #0x10                  	// #16
  416078:	str	x28, [sp, #272]
  41607c:	stp	q2, q3, [sp, #32]
  416080:	stp	q4, q5, [sp, #64]
  416084:	stp	q6, q7, [sp, #96]
  416088:	stp	q0, q1, [x29, #-64]
  41608c:	bl	4160a0 <ferror@plt+0x120c0>
  416090:	ldr	x28, [sp, #272]
  416094:	ldp	x29, x30, [sp, #256]
  416098:	add	sp, sp, #0x120
  41609c:	ret
  4160a0:	sub	sp, sp, #0xb0
  4160a4:	stp	x22, x21, [sp, #144]
  4160a8:	ands	w22, w1, #0xfffffffc
  4160ac:	stp	x29, x30, [sp, #80]
  4160b0:	stp	x28, x27, [sp, #96]
  4160b4:	stp	x26, x25, [sp, #112]
  4160b8:	stp	x24, x23, [sp, #128]
  4160bc:	stp	x20, x19, [sp, #160]
  4160c0:	add	x29, sp, #0x50
  4160c4:	b.eq	4163a0 <ferror@plt+0x123c0>  // b.none
  4160c8:	ldp	q1, q0, [x3]
  4160cc:	mov	w21, w1
  4160d0:	mov	x20, x0
  4160d4:	add	x1, sp, #0x10
  4160d8:	mov	x0, x2
  4160dc:	stp	q1, q0, [sp, #16]
  4160e0:	bl	420b3c <ferror@plt+0x1cb5c>
  4160e4:	adrp	x24, 491000 <ferror@plt+0x8d020>
  4160e8:	ldr	x1, [x24, #3248]
  4160ec:	mov	x27, x0
  4160f0:	cbz	x1, 416190 <ferror@plt+0x121b0>
  4160f4:	ldr	x23, [x1]
  4160f8:	mov	x0, x1
  4160fc:	bl	4202cc <ferror@plt+0x1c2ec>
  416100:	str	x0, [x24, #3248]
  416104:	ldr	x0, [x23]
  416108:	mov	x1, x20
  41610c:	bl	426a68 <ferror@plt+0x22a88>
  416110:	cbnz	w0, 41614c <ferror@plt+0x1216c>
  416114:	ldr	w8, [x23, #8]
  416118:	bics	wzr, w8, w22
  41611c:	b.ne	41614c <ferror@plt+0x1216c>  // b.any
  416120:	ldr	x0, [x23, #16]
  416124:	mov	x1, x27
  416128:	bl	41b028 <ferror@plt+0x17048>
  41612c:	cbz	w0, 41614c <ferror@plt+0x1216c>
  416130:	ldr	x0, [x23]
  416134:	bl	414cbc <ferror@plt+0x10cdc>
  416138:	ldr	x0, [x23, #16]
  41613c:	bl	414cbc <ferror@plt+0x10cdc>
  416140:	mov	x0, x23
  416144:	bl	414cbc <ferror@plt+0x10cdc>
  416148:	b	416398 <ferror@plt+0x123b8>
  41614c:	ldr	w1, [x23, #8]
  416150:	add	x0, sp, #0x10
  416154:	bl	4163c8 <ferror@plt+0x123e8>
  416158:	ldr	x2, [x23, #16]
  41615c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  416160:	add	x0, x0, #0xe5b
  416164:	add	x1, sp, #0x10
  416168:	bl	420b78 <ferror@plt+0x1cb98>
  41616c:	mov	x23, x0
  416170:	mov	x0, x20
  416174:	mov	w1, w22
  416178:	mov	x2, x23
  41617c:	mov	x3, xzr
  416180:	bl	416600 <ferror@plt+0x12620>
  416184:	mov	x0, x23
  416188:	bl	414cbc <ferror@plt+0x10cdc>
  41618c:	orr	w22, w22, #0x2
  416190:	and	w9, w21, #0x2
  416194:	and	w10, w21, #0x1
  416198:	sxtw	x22, w22
  41619c:	mov	w21, #0x40                  	// #64
  4161a0:	cbz	x21, 416398 <ferror@plt+0x123b8>
  4161a4:	sub	x21, x21, #0x1
  4161a8:	lsr	x8, x22, x21
  4161ac:	tbz	w8, #0, 4161a0 <ferror@plt+0x121c0>
  4161b0:	tbnz	w21, #31, 416398 <ferror@plt+0x123b8>
  4161b4:	adrp	x8, 480000 <ferror@plt+0x7c020>
  4161b8:	add	x8, x8, #0x5ef
  4161bc:	cmp	x20, #0x0
  4161c0:	mov	w11, #0x1                   	// #1
  4161c4:	mov	w12, #0x40                  	// #64
  4161c8:	csel	x23, x8, x20, eq  // eq = none
  4161cc:	stp	w10, w9, [sp, #8]
  4161d0:	str	x27, [sp]
  4161d4:	lsl	w8, w11, w21
  4161d8:	tst	w8, w22
  4161dc:	b.eq	41636c <ferror@plt+0x1238c>  // b.none
  4161e0:	adrp	x24, 491000 <ferror@plt+0x8d020>
  4161e4:	add	x24, x24, #0xc90
  4161e8:	orr	w8, w8, w9
  4161ec:	mov	x0, x24
  4161f0:	orr	w25, w8, #0x1
  4161f4:	orr	w27, w8, w10
  4161f8:	bl	432588 <ferror@plt+0x2e5a8>
  4161fc:	add	x0, x24, #0x40
  416200:	bl	432e00 <ferror@plt+0x2ee20>
  416204:	ldr	x26, [x24, #56]
  416208:	mov	x19, x0
  41620c:	cbz	x26, 416228 <ferror@plt+0x12248>
  416210:	ldr	x0, [x26]
  416214:	mov	x1, x23
  416218:	bl	403b30 <strcmp@plt>
  41621c:	cbz	w0, 41623c <ferror@plt+0x1225c>
  416220:	ldr	x26, [x26, #24]
  416224:	cbnz	x26, 416210 <ferror@plt+0x12230>
  416228:	cmp	w19, #0x0
  41622c:	mov	x26, xzr
  416230:	csel	w8, w27, w25, eq  // eq = none
  416234:	mov	w9, #0x5                   	// #5
  416238:	b	416248 <ferror@plt+0x12268>
  41623c:	ldr	w9, [x26, #8]
  416240:	cmp	w19, #0x0
  416244:	csel	w8, w27, w25, eq  // eq = none
  416248:	adrp	x10, 491000 <ferror@plt+0x8d020>
  41624c:	ldr	w10, [x10, #2292]
  416250:	add	x27, x19, #0x1
  416254:	orr	w9, w10, w9
  416258:	orr	w10, w8, #0x2
  41625c:	tst	w9, w8
  416260:	csel	w25, w8, w10, eq  // eq = none
  416264:	tbz	w25, #0, 416278 <ferror@plt+0x12298>
  416268:	adrp	x28, 416000 <ferror@plt+0x12020>
  41626c:	mov	x26, xzr
  416270:	add	x28, x28, #0x9dc
  416274:	b	4162b0 <ferror@plt+0x122d0>
  416278:	cbz	x26, 416298 <ferror@plt+0x122b8>
  41627c:	ldr	x8, [x26, #16]
  416280:	cbz	x8, 416298 <ferror@plt+0x122b8>
  416284:	ldr	w9, [x8, #4]
  416288:	bics	wzr, w25, w9
  41628c:	b.eq	41638c <ferror@plt+0x123ac>  // b.none
  416290:	ldr	x8, [x8, #24]
  416294:	cbnz	x8, 416284 <ferror@plt+0x122a4>
  416298:	adrp	x9, 491000 <ferror@plt+0x8d020>
  41629c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4162a0:	add	x9, x9, #0xc98
  4162a4:	add	x8, x8, #0x758
  4162a8:	ldr	x26, [x9]
  4162ac:	ldr	x28, [x8]
  4162b0:	adrp	x24, 491000 <ferror@plt+0x8d020>
  4162b4:	add	x24, x24, #0xc90
  4162b8:	mov	x0, x24
  4162bc:	bl	432634 <ferror@plt+0x2e654>
  4162c0:	and	x1, x27, #0xffffffff
  4162c4:	add	x0, x24, #0x40
  4162c8:	bl	432ecc <ferror@plt+0x2eeec>
  4162cc:	ldr	x27, [sp]
  4162d0:	mov	x0, x20
  4162d4:	mov	w1, w25
  4162d8:	mov	x3, x26
  4162dc:	mov	x2, x27
  4162e0:	blr	x28
  4162e4:	and	w8, w25, #0x6
  4162e8:	cmp	w8, #0x2
  4162ec:	b.ne	416324 <ferror@plt+0x12344>  // b.any
  4162f0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4162f4:	ldr	x8, [x8, #3232]
  4162f8:	cbz	x8, 41631c <ferror@plt+0x1233c>
  4162fc:	adrp	x9, 491000 <ferror@plt+0x8d020>
  416300:	ldr	x3, [x9, #3240]
  416304:	mov	x0, x20
  416308:	mov	w1, w25
  41630c:	mov	x2, x27
  416310:	blr	x8
  416314:	cmp	w0, #0x0
  416318:	cset	w8, eq  // eq = none
  41631c:	cbz	w8, 41632c <ferror@plt+0x1234c>
  416320:	b	41633c <ferror@plt+0x1235c>
  416324:	mov	w8, wzr
  416328:	cbnz	w8, 41633c <ferror@plt+0x1235c>
  41632c:	tbz	w25, #1, 41633c <ferror@plt+0x1235c>
  416330:	adrp	x9, 491000 <ferror@plt+0x8d020>
  416334:	ldrb	w9, [x9, #3208]
  416338:	cbnz	w9, 4163c0 <ferror@plt+0x123e0>
  41633c:	tbz	w25, #1, 416350 <ferror@plt+0x12370>
  416340:	cbnz	w8, 416350 <ferror@plt+0x12370>
  416344:	tbnz	w25, #0, 4163c4 <ferror@plt+0x123e4>
  416348:	mov	w0, #0x5                   	// #5
  41634c:	bl	403550 <raise@plt>
  416350:	adrp	x0, 491000 <ferror@plt+0x8d020>
  416354:	and	x1, x19, #0xffffffff
  416358:	add	x0, x0, #0xcd0
  41635c:	bl	432ecc <ferror@plt+0x2eeec>
  416360:	ldp	w10, w9, [sp, #8]
  416364:	mov	w11, #0x1                   	// #1
  416368:	mov	w12, #0x40                  	// #64
  41636c:	cmp	w21, #0x40
  416370:	csel	w21, w21, w12, cc  // cc = lo, ul, last
  416374:	subs	x21, x21, #0x1
  416378:	b.lt	416398 <ferror@plt+0x123b8>  // b.tstop
  41637c:	lsr	x8, x22, x21
  416380:	tbz	w8, #0, 416374 <ferror@plt+0x12394>
  416384:	tbz	w21, #31, 4161d4 <ferror@plt+0x121f4>
  416388:	b	416398 <ferror@plt+0x123b8>
  41638c:	add	x9, x8, #0x10
  416390:	add	x8, x8, #0x8
  416394:	b	4162a8 <ferror@plt+0x122c8>
  416398:	mov	x0, x27
  41639c:	bl	414cbc <ferror@plt+0x10cdc>
  4163a0:	ldp	x20, x19, [sp, #160]
  4163a4:	ldp	x22, x21, [sp, #144]
  4163a8:	ldp	x24, x23, [sp, #128]
  4163ac:	ldp	x26, x25, [sp, #112]
  4163b0:	ldp	x28, x27, [sp, #96]
  4163b4:	ldp	x29, x30, [sp, #80]
  4163b8:	add	sp, sp, #0xb0
  4163bc:	ret
  4163c0:	bl	415b00 <ferror@plt+0x11b20>
  4163c4:	bl	403aa0 <abort@plt>
  4163c8:	stp	x29, x30, [sp, #-48]!
  4163cc:	and	w8, w1, #0xfffffffc
  4163d0:	sub	w9, w8, #0x4
  4163d4:	stp	x20, x19, [sp, #32]
  4163d8:	mov	w20, w1
  4163dc:	cmp	w9, #0x1c
  4163e0:	mov	x19, x0
  4163e4:	str	x21, [sp, #16]
  4163e8:	mov	x29, sp
  4163ec:	b.hi	416428 <ferror@plt+0x12448>  // b.pmore
  4163f0:	adrp	x10, 443000 <ferror@plt+0x3f020>
  4163f4:	add	x10, x10, #0xd36
  4163f8:	adr	x11, 416408 <ferror@plt+0x12428>
  4163fc:	ldrb	w12, [x10, x9]
  416400:	add	x11, x11, x12, lsl #2
  416404:	br	x11
  416408:	mov	w9, #0x5245                	// #21061
  41640c:	mov	w21, wzr
  416410:	mov	w8, #0x52                  	// #82
  416414:	movk	w9, #0x4f52, lsl #16
  416418:	strh	w8, [x19, #4]
  41641c:	str	w9, [x19]
  416420:	tbnz	w20, #0, 4165a0 <ferror@plt+0x125c0>
  416424:	b	4165c8 <ferror@plt+0x125e8>
  416428:	cmp	w8, #0x40
  41642c:	b.eq	416518 <ferror@plt+0x12538>  // b.none
  416430:	cmp	w8, #0x80
  416434:	b.ne	416458 <ferror@plt+0x12478>  // b.any
  416438:	mov	w9, #0x4544                	// #17732
  41643c:	mov	w8, #0x47                  	// #71
  416440:	movk	w9, #0x5542, lsl #16
  416444:	strh	w8, [x19, #4]
  416448:	str	w9, [x19]
  41644c:	mov	w21, #0x1                   	// #1
  416450:	tbnz	w20, #0, 4165a0 <ferror@plt+0x125c0>
  416454:	b	4165c8 <ferror@plt+0x125e8>
  416458:	cbz	w20, 416534 <ferror@plt+0x12554>
  41645c:	mov	w9, #0x4f4c                	// #20300
  416460:	movk	w9, #0x2d47, lsl #16
  416464:	mov	w10, #0x30                  	// #48
  416468:	str	w9, [x19]
  41646c:	strb	w10, [x19, #4]
  416470:	cbz	w8, 416554 <ferror@plt+0x12574>
  416474:	sxtw	x9, w8
  416478:	mov	w10, #0x78                  	// #120
  41647c:	mov	x8, x19
  416480:	strb	w10, [x8, #5]!
  416484:	mov	w10, #0xffffffff            	// #-1
  416488:	mov	x11, x9
  41648c:	cmp	x11, #0xf
  416490:	lsr	x11, x11, #4
  416494:	add	x8, x8, #0x1
  416498:	add	w10, w10, #0x1
  41649c:	b.hi	41648c <ferror@plt+0x124ac>  // b.pmore
  4164a0:	cmp	w10, #0x17
  4164a4:	b.ls	416564 <ferror@plt+0x12584>  // b.plast
  4164a8:	strb	wzr, [x19, #6]
  4164ac:	mov	w21, #0x1                   	// #1
  4164b0:	tbnz	w20, #0, 4165a0 <ferror@plt+0x125c0>
  4164b4:	b	4165c8 <ferror@plt+0x125e8>
  4164b8:	adrp	x8, 444000 <ferror@plt+0x40020>
  4164bc:	add	x8, x8, #0x2b
  4164c0:	ldr	x8, [x8]
  4164c4:	mov	w21, wzr
  4164c8:	strb	wzr, [x19, #8]
  4164cc:	str	x8, [x19]
  4164d0:	tbnz	w20, #0, 4165a0 <ferror@plt+0x125c0>
  4164d4:	b	4165c8 <ferror@plt+0x125e8>
  4164d8:	mov	x8, #0x4157                	// #16727
  4164dc:	movk	x8, #0x4e52, lsl #16
  4164e0:	movk	x8, #0x4e49, lsl #32
  4164e4:	movk	x8, #0x47, lsl #48
  4164e8:	mov	w21, wzr
  4164ec:	str	x8, [x19]
  4164f0:	tbnz	w20, #0, 4165a0 <ferror@plt+0x125c0>
  4164f4:	b	4165c8 <ferror@plt+0x125e8>
  4164f8:	mov	x8, #0x654d                	// #25933
  4164fc:	movk	x8, #0x7373, lsl #16
  416500:	movk	x8, #0x6761, lsl #32
  416504:	movk	x8, #0x65, lsl #48
  416508:	mov	w21, wzr
  41650c:	str	x8, [x19]
  416510:	tbnz	w20, #0, 4165a0 <ferror@plt+0x125c0>
  416514:	b	4165c8 <ferror@plt+0x125e8>
  416518:	mov	w8, #0x4e49                	// #20041
  41651c:	movk	w8, #0x4f46, lsl #16
  416520:	strb	wzr, [x19, #4]
  416524:	str	w8, [x19]
  416528:	mov	w21, #0x1                   	// #1
  41652c:	tbnz	w20, #0, 4165a0 <ferror@plt+0x125c0>
  416530:	b	4165c8 <ferror@plt+0x125e8>
  416534:	mov	w8, #0x4f4c                	// #20300
  416538:	movk	w8, #0x47, lsl #16
  41653c:	mov	w0, #0x1                   	// #1
  416540:	str	w8, [x19]
  416544:	ldp	x20, x19, [sp, #32]
  416548:	ldr	x21, [sp, #16]
  41654c:	ldp	x29, x30, [sp], #48
  416550:	ret
  416554:	strb	wzr, [x19, #5]
  416558:	mov	w21, #0x1                   	// #1
  41655c:	tbnz	w20, #0, 4165a0 <ferror@plt+0x125c0>
  416560:	b	4165c8 <ferror@plt+0x125e8>
  416564:	mov	w10, #0x57                  	// #87
  416568:	mov	w11, #0x30                  	// #48
  41656c:	mov	x12, x8
  416570:	and	x13, x9, #0xe
  416574:	cmp	x13, #0xa
  416578:	and	w14, w9, #0xf
  41657c:	csel	w13, w11, w10, cc  // cc = lo, ul, last
  416580:	add	w13, w13, w14
  416584:	cmp	x9, #0xf
  416588:	lsr	x9, x9, #4
  41658c:	strb	w13, [x12], #-1
  416590:	b.hi	416570 <ferror@plt+0x12590>  // b.pmore
  416594:	strb	wzr, [x8, #1]
  416598:	mov	w21, #0x1                   	// #1
  41659c:	tbz	w20, #0, 4165c8 <ferror@plt+0x125e8>
  4165a0:	mov	x0, x19
  4165a4:	bl	403510 <strlen@plt>
  4165a8:	adrp	x8, 444000 <ferror@plt+0x40020>
  4165ac:	add	x8, x8, #0x39
  4165b0:	ldr	x8, [x8]
  4165b4:	mov	w10, #0x6465                	// #25701
  4165b8:	add	x9, x19, x0
  4165bc:	movk	w10, #0x29, lsl #16
  4165c0:	str	x8, [x9]
  4165c4:	str	w10, [x9, #8]
  4165c8:	tst	w20, #0x1c
  4165cc:	b.eq	4165e4 <ferror@plt+0x12604>  // b.none
  4165d0:	mov	x0, x19
  4165d4:	bl	403510 <strlen@plt>
  4165d8:	mov	w8, #0x2a20                	// #10784
  4165dc:	movk	w8, #0x2a, lsl #16
  4165e0:	str	w8, [x19, x0]
  4165e4:	cmp	w21, #0x0
  4165e8:	mov	w8, #0x1                   	// #1
  4165ec:	cinc	w0, w8, eq  // eq = none
  4165f0:	ldp	x20, x19, [sp, #32]
  4165f4:	ldr	x21, [sp, #16]
  4165f8:	ldp	x29, x30, [sp], #48
  4165fc:	ret
  416600:	sub	sp, sp, #0xa0
  416604:	mov	w8, #0xffffff3c            	// #-196
  416608:	stp	x24, x23, [sp, #112]
  41660c:	stp	x22, x21, [sp, #128]
  416610:	mov	x21, x2
  416614:	mov	w23, w1
  416618:	tst	w1, w8
  41661c:	mov	x22, x0
  416620:	stp	x29, x30, [sp, #64]
  416624:	str	x27, [sp, #80]
  416628:	stp	x26, x25, [sp, #96]
  41662c:	stp	x20, x19, [sp, #144]
  416630:	add	x29, sp, #0x40
  416634:	b.eq	4166fc <ferror@plt+0x1271c>  // b.none
  416638:	tbnz	w23, #0, 416744 <ferror@plt+0x12764>
  41663c:	add	x0, sp, #0x4
  416640:	mov	w1, w23
  416644:	bl	4163c8 <ferror@plt+0x123e8>
  416648:	mov	w19, w0
  41664c:	mov	x0, xzr
  416650:	bl	4230f0 <ferror@plt+0x1f110>
  416654:	tst	w23, #0x1c
  416658:	mov	x20, x0
  41665c:	b.eq	416670 <ferror@plt+0x12690>  // b.none
  416660:	adrp	x1, 444000 <ferror@plt+0x40020>
  416664:	add	x1, x1, #0x410
  416668:	mov	x0, x20
  41666c:	bl	423584 <ferror@plt+0x1f5a4>
  416670:	cbnz	x22, 416684 <ferror@plt+0x126a4>
  416674:	adrp	x1, 443000 <ferror@plt+0x3f020>
  416678:	add	x1, x1, #0xfa6
  41667c:	mov	x0, x20
  416680:	bl	423584 <ferror@plt+0x1f5a4>
  416684:	adrp	x8, 491000 <ferror@plt+0x8d020>
  416688:	ldr	w8, [x8, #2288]
  41668c:	bic	w8, w23, w8
  416690:	tst	w8, #0xfffffffc
  416694:	b.ne	4166c0 <ferror@plt+0x126e0>  // b.any
  416698:	bl	430234 <ferror@plt+0x2c254>
  41669c:	mov	x23, x0
  4166a0:	bl	4037b0 <getpid@plt>
  4166a4:	sxtw	x3, w0
  4166a8:	cbz	x23, 41676c <ferror@plt+0x1278c>
  4166ac:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4166b0:	add	x1, x1, #0xfd5
  4166b4:	mov	x0, x20
  4166b8:	mov	x2, x23
  4166bc:	bl	4249ac <ferror@plt+0x209cc>
  4166c0:	cbz	x22, 416784 <ferror@plt+0x127a4>
  4166c4:	mov	x0, x20
  4166c8:	mov	x1, x22
  4166cc:	bl	423584 <ferror@plt+0x1f5a4>
  4166d0:	ldp	x8, x10, [x20, #8]
  4166d4:	add	x9, x8, #0x1
  4166d8:	cmp	x9, x10
  4166dc:	b.cs	416758 <ferror@plt+0x12778>  // b.hs, b.nlast
  4166e0:	ldr	x10, [x20]
  4166e4:	str	x9, [x20, #8]
  4166e8:	mov	w9, #0x2d                  	// #45
  4166ec:	strb	w9, [x10, x8]
  4166f0:	ldp	x8, x9, [x20]
  4166f4:	strb	wzr, [x8, x9]
  4166f8:	b	416784 <ferror@plt+0x127a4>
  4166fc:	adrp	x0, 443000 <ferror@plt+0x3f020>
  416700:	add	x0, x0, #0xfb4
  416704:	bl	4093d4 <ferror@plt+0x53f4>
  416708:	tst	w23, #0xc0
  41670c:	b.eq	4169bc <ferror@plt+0x129dc>  // b.none
  416710:	mov	x19, x0
  416714:	cbz	x0, 4169bc <ferror@plt+0x129dc>
  416718:	adrp	x1, 444000 <ferror@plt+0x40020>
  41671c:	add	x1, x1, #0x42a
  416720:	mov	x0, x19
  416724:	bl	403b30 <strcmp@plt>
  416728:	cbz	w0, 416638 <ferror@plt+0x12658>
  41672c:	cbz	x22, 4169bc <ferror@plt+0x129dc>
  416730:	mov	x0, x19
  416734:	mov	x1, x22
  416738:	bl	403e30 <strstr@plt>
  41673c:	cbnz	x0, 416638 <ferror@plt+0x12658>
  416740:	b	4169bc <ferror@plt+0x129dc>
  416744:	mov	x0, x22
  416748:	mov	w1, w23
  41674c:	mov	x2, x21
  416750:	bl	4169dc <ferror@plt+0x129fc>
  416754:	b	4169bc <ferror@plt+0x129dc>
  416758:	mov	x1, #0xffffffffffffffff    	// #-1
  41675c:	mov	w2, #0x2d                  	// #45
  416760:	mov	x0, x20
  416764:	bl	423d18 <ferror@plt+0x1fd38>
  416768:	b	416784 <ferror@plt+0x127a4>
  41676c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  416770:	add	x1, x1, #0xfc5
  416774:	mov	x0, x20
  416778:	mov	x2, x3
  41677c:	bl	4249ac <ferror@plt+0x209cc>
  416780:	cbnz	x22, 4166c4 <ferror@plt+0x126e4>
  416784:	add	x1, sp, #0x4
  416788:	mov	x0, x20
  41678c:	bl	423584 <ferror@plt+0x1f5a4>
  416790:	adrp	x1, 447000 <ferror@plt+0x43020>
  416794:	add	x1, x1, #0x389
  416798:	mov	x0, x20
  41679c:	bl	423584 <ferror@plt+0x1f5a4>
  4167a0:	cbz	x21, 41691c <ferror@plt+0x1293c>
  4167a4:	mov	x0, x21
  4167a8:	bl	4230f0 <ferror@plt+0x1f110>
  4167ac:	ldr	x8, [x0, #8]
  4167b0:	mov	x21, x0
  4167b4:	cmp	x8, #0x1
  4167b8:	b.lt	416900 <ferror@plt+0x12920>  // b.tstop
  4167bc:	ldr	x25, [x21]
  4167c0:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  4167c4:	ldr	x26, [x8, #4064]
  4167c8:	adrp	x22, 444000 <ferror@plt+0x40020>
  4167cc:	adrp	x23, 444000 <ferror@plt+0x40020>
  4167d0:	add	x22, x22, #0x45
  4167d4:	add	x23, x23, #0x4c
  4167d8:	mov	x24, x25
  4167dc:	b	416840 <ferror@plt+0x12860>
  4167e0:	ldrb	w1, [x24]
  4167e4:	mov	x0, x22
  4167e8:	sub	x27, x24, x25
  4167ec:	bl	420b78 <ferror@plt+0x1cb98>
  4167f0:	and	x24, x27, #0xffffffff
  4167f4:	mov	x25, x0
  4167f8:	mov	w2, #0x1                   	// #1
  4167fc:	mov	x0, x21
  416800:	mov	x1, x24
  416804:	bl	424468 <ferror@plt+0x20488>
  416808:	mov	x0, x21
  41680c:	mov	x1, x24
  416810:	mov	x2, x25
  416814:	bl	424204 <ferror@plt+0x20224>
  416818:	ldr	x8, [x21]
  41681c:	add	w9, w27, #0x4
  416820:	mov	x0, x25
  416824:	add	x24, x8, x9
  416828:	bl	414cbc <ferror@plt+0x10cdc>
  41682c:	ldr	x25, [x21]
  416830:	ldr	x8, [x21, #8]
  416834:	add	x8, x25, x8
  416838:	cmp	x24, x8
  41683c:	b.cs	416900 <ferror@plt+0x12920>  // b.hs, b.nlast
  416840:	mov	x1, #0xffffffffffffffff    	// #-1
  416844:	mov	x0, x24
  416848:	bl	42ce0c <ferror@plt+0x28e2c>
  41684c:	cmn	w0, #0x2
  416850:	b.cs	4167e0 <ferror@plt+0x12800>  // b.hs, b.nlast
  416854:	mov	w1, w0
  416858:	cmp	w0, #0xd
  41685c:	b.ne	416870 <ferror@plt+0x12890>  // b.any
  416860:	ldrb	w8, [x24, #1]
  416864:	cmp	w8, #0xa
  416868:	b.eq	4168a0 <ferror@plt+0x128c0>  // b.none
  41686c:	b	4168b0 <ferror@plt+0x128d0>
  416870:	cmp	w1, #0x20
  416874:	sub	w9, w1, #0x9
  416878:	and	w10, w1, #0xffffffe0
  41687c:	cset	w8, cc  // cc = lo, ul, last
  416880:	cmp	w9, #0x1
  416884:	cset	w9, hi  // hi = pmore
  416888:	cmp	w10, #0x80
  41688c:	b.eq	4168b0 <ferror@plt+0x128d0>  // b.none
  416890:	cmp	w1, #0x7f
  416894:	b.eq	4168b0 <ferror@plt+0x128d0>  // b.none
  416898:	and	w8, w8, w9
  41689c:	cbnz	w8, 4168b0 <ferror@plt+0x128d0>
  4168a0:	ldrb	w8, [x24]
  4168a4:	ldrb	w8, [x26, x8]
  4168a8:	add	x24, x24, x8
  4168ac:	b	416830 <ferror@plt+0x12850>
  4168b0:	mov	x0, x23
  4168b4:	sub	x27, x24, x25
  4168b8:	bl	420b78 <ferror@plt+0x1cb98>
  4168bc:	ldrb	w8, [x24]
  4168c0:	and	x24, x27, #0xffffffff
  4168c4:	mov	x25, x0
  4168c8:	mov	x0, x21
  4168cc:	ldrb	w2, [x26, x8]
  4168d0:	mov	x1, x24
  4168d4:	bl	424468 <ferror@plt+0x20488>
  4168d8:	mov	x0, x21
  4168dc:	mov	x1, x24
  4168e0:	mov	x2, x25
  4168e4:	bl	424204 <ferror@plt+0x20224>
  4168e8:	mov	x0, x25
  4168ec:	bl	414cbc <ferror@plt+0x10cdc>
  4168f0:	ldr	x25, [x21]
  4168f4:	add	w8, w27, #0x6
  4168f8:	add	x24, x25, x8
  4168fc:	b	416830 <ferror@plt+0x12850>
  416900:	add	x0, x29, #0x18
  416904:	bl	437f04 <ferror@plt+0x33f24>
  416908:	ldr	x1, [x21]
  41690c:	cbz	w0, 416930 <ferror@plt+0x12950>
  416910:	mov	x0, x20
  416914:	bl	423584 <ferror@plt+0x1f5a4>
  416918:	b	416958 <ferror@plt+0x12978>
  41691c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  416920:	add	x1, x1, #0xf96
  416924:	mov	x0, x20
  416928:	bl	423584 <ferror@plt+0x1f5a4>
  41692c:	b	416964 <ferror@plt+0x12984>
  416930:	ldr	x8, [x29, #24]
  416934:	mov	x0, x1
  416938:	mov	x1, x8
  41693c:	bl	416fb8 <ferror@plt+0x12fd8>
  416940:	mov	x22, x0
  416944:	mov	x0, x20
  416948:	mov	x1, x22
  41694c:	bl	423584 <ferror@plt+0x1f5a4>
  416950:	mov	x0, x22
  416954:	bl	414cbc <ferror@plt+0x10cdc>
  416958:	mov	w1, #0x1                   	// #1
  41695c:	mov	x0, x21
  416960:	bl	423334 <ferror@plt+0x1f354>
  416964:	adrp	x1, 444000 <ferror@plt+0x40020>
  416968:	add	x1, x1, #0x410
  41696c:	mov	x0, x20
  416970:	bl	423584 <ferror@plt+0x1f5a4>
  416974:	mov	x0, x20
  416978:	mov	w1, wzr
  41697c:	bl	423334 <ferror@plt+0x1f354>
  416980:	mov	x20, x0
  416984:	mov	x0, x20
  416988:	bl	403510 <strlen@plt>
  41698c:	mov	x2, x0
  416990:	mov	w0, w19
  416994:	mov	x1, x20
  416998:	bl	403a80 <write@plt>
  41699c:	cmn	w0, #0x1
  4169a0:	b.ne	4169b4 <ferror@plt+0x129d4>  // b.any
  4169a4:	bl	403ee0 <__errno_location@plt>
  4169a8:	ldr	w8, [x0]
  4169ac:	cmp	w8, #0x4
  4169b0:	b.eq	416984 <ferror@plt+0x129a4>  // b.none
  4169b4:	mov	x0, x20
  4169b8:	bl	414cbc <ferror@plt+0x10cdc>
  4169bc:	ldp	x20, x19, [sp, #144]
  4169c0:	ldp	x22, x21, [sp, #128]
  4169c4:	ldp	x24, x23, [sp, #112]
  4169c8:	ldp	x26, x25, [sp, #96]
  4169cc:	ldr	x27, [sp, #80]
  4169d0:	ldp	x29, x30, [sp, #64]
  4169d4:	add	sp, sp, #0xa0
  4169d8:	ret
  4169dc:	sub	sp, sp, #0x90
  4169e0:	stp	x22, x21, [sp, #112]
  4169e4:	mov	x21, x0
  4169e8:	add	x0, sp, #0x24
  4169ec:	stp	x29, x30, [sp, #96]
  4169f0:	stp	x20, x19, [sp, #128]
  4169f4:	add	x29, sp, #0x60
  4169f8:	mov	x20, x2
  4169fc:	bl	4163c8 <ferror@plt+0x123e8>
  416a00:	adrp	x8, 443000 <ferror@plt+0x3f020>
  416a04:	add	x8, x8, #0xf96
  416a08:	cmp	x20, #0x0
  416a0c:	mov	w19, w0
  416a10:	csel	x20, x8, x20, eq  // eq = none
  416a14:	bl	4037b0 <getpid@plt>
  416a18:	cbz	w0, 416a5c <ferror@plt+0x12a7c>
  416a1c:	sxtw	x9, w0
  416a20:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  416a24:	mov	x8, xzr
  416a28:	movk	x10, #0xcccd
  416a2c:	mov	x11, x9
  416a30:	umulh	x12, x11, x10
  416a34:	cmp	x11, #0x9
  416a38:	lsr	x11, x12, #3
  416a3c:	add	x8, x8, #0x1
  416a40:	b.hi	416a30 <ferror@plt+0x12a50>  // b.pmore
  416a44:	sub	w10, w8, #0x1
  416a48:	cmp	w10, #0x17
  416a4c:	b.ls	416a9c <ferror@plt+0x12abc>  // b.plast
  416a50:	strb	wzr, [sp, #8]
  416a54:	cbnz	x21, 416ae0 <ferror@plt+0x12b00>
  416a58:	b	416a68 <ferror@plt+0x12a88>
  416a5c:	mov	w8, #0x30                  	// #48
  416a60:	strh	w8, [sp, #8]
  416a64:	cbnz	x21, 416ae0 <ferror@plt+0x12b00>
  416a68:	adrp	x22, 443000 <ferror@plt+0x3f020>
  416a6c:	add	x22, x22, #0xfa5
  416a70:	mov	w2, #0x4                   	// #4
  416a74:	mov	w0, w19
  416a78:	mov	x1, x22
  416a7c:	bl	403a80 <write@plt>
  416a80:	cmn	w0, #0x1
  416a84:	b.ne	416b10 <ferror@plt+0x12b30>  // b.any
  416a88:	bl	403ee0 <__errno_location@plt>
  416a8c:	ldr	w8, [x0]
  416a90:	cmp	w8, #0x4
  416a94:	b.ne	416b10 <ferror@plt+0x12b30>  // b.any
  416a98:	b	416a70 <ferror@plt+0x12a90>
  416a9c:	add	x11, sp, #0x8
  416aa0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  416aa4:	add	x11, x11, x8
  416aa8:	movk	x10, #0xcccd
  416aac:	sub	x11, x11, #0x1
  416ab0:	mov	w12, #0xa                   	// #10
  416ab4:	umulh	x13, x9, x10
  416ab8:	lsr	x13, x13, #3
  416abc:	msub	w14, w13, w12, w9
  416ac0:	orr	w14, w14, #0x30
  416ac4:	cmp	x9, #0x9
  416ac8:	strb	w14, [x11], #-1
  416acc:	mov	x9, x13
  416ad0:	b.hi	416ab4 <ferror@plt+0x12ad4>  // b.pmore
  416ad4:	add	x9, sp, #0x8
  416ad8:	strb	wzr, [x9, x8]
  416adc:	cbz	x21, 416a68 <ferror@plt+0x12a88>
  416ae0:	adrp	x22, 444000 <ferror@plt+0x40020>
  416ae4:	add	x22, x22, #0x410
  416ae8:	mov	w2, #0x1                   	// #1
  416aec:	mov	w0, w19
  416af0:	mov	x1, x22
  416af4:	bl	403a80 <write@plt>
  416af8:	cmn	w0, #0x1
  416afc:	b.ne	416b10 <ferror@plt+0x12b30>  // b.any
  416b00:	bl	403ee0 <__errno_location@plt>
  416b04:	ldr	w8, [x0]
  416b08:	cmp	w8, #0x4
  416b0c:	b.eq	416ae8 <ferror@plt+0x12b08>  // b.none
  416b10:	adrp	x22, 443000 <ferror@plt+0x3f020>
  416b14:	add	x22, x22, #0xfaa
  416b18:	mov	w2, #0x9                   	// #9
  416b1c:	mov	w0, w19
  416b20:	mov	x1, x22
  416b24:	bl	403a80 <write@plt>
  416b28:	cmn	w0, #0x1
  416b2c:	b.ne	416b40 <ferror@plt+0x12b60>  // b.any
  416b30:	bl	403ee0 <__errno_location@plt>
  416b34:	ldr	w8, [x0]
  416b38:	cmp	w8, #0x4
  416b3c:	b.eq	416b18 <ferror@plt+0x12b38>  // b.none
  416b40:	add	x0, sp, #0x8
  416b44:	bl	403510 <strlen@plt>
  416b48:	mov	x2, x0
  416b4c:	add	x1, sp, #0x8
  416b50:	mov	w0, w19
  416b54:	bl	403a80 <write@plt>
  416b58:	cmn	w0, #0x1
  416b5c:	b.ne	416b70 <ferror@plt+0x12b90>  // b.any
  416b60:	bl	403ee0 <__errno_location@plt>
  416b64:	ldr	w8, [x0]
  416b68:	cmp	w8, #0x4
  416b6c:	b.eq	416b40 <ferror@plt+0x12b60>  // b.none
  416b70:	adrp	x22, 447000 <ferror@plt+0x43020>
  416b74:	add	x22, x22, #0x388
  416b78:	mov	w2, #0x3                   	// #3
  416b7c:	mov	w0, w19
  416b80:	mov	x1, x22
  416b84:	bl	403a80 <write@plt>
  416b88:	cmn	w0, #0x1
  416b8c:	b.ne	416ba0 <ferror@plt+0x12bc0>  // b.any
  416b90:	bl	403ee0 <__errno_location@plt>
  416b94:	ldr	w8, [x0]
  416b98:	cmp	w8, #0x4
  416b9c:	b.eq	416b78 <ferror@plt+0x12b98>  // b.none
  416ba0:	cbz	x21, 416c04 <ferror@plt+0x12c24>
  416ba4:	mov	x0, x21
  416ba8:	bl	403510 <strlen@plt>
  416bac:	mov	x2, x0
  416bb0:	mov	w0, w19
  416bb4:	mov	x1, x21
  416bb8:	bl	403a80 <write@plt>
  416bbc:	cmn	w0, #0x1
  416bc0:	b.ne	416bd4 <ferror@plt+0x12bf4>  // b.any
  416bc4:	bl	403ee0 <__errno_location@plt>
  416bc8:	ldr	w8, [x0]
  416bcc:	cmp	w8, #0x4
  416bd0:	b.eq	416ba4 <ferror@plt+0x12bc4>  // b.none
  416bd4:	adrp	x21, 444000 <ferror@plt+0x40020>
  416bd8:	add	x21, x21, #0x9b6
  416bdc:	mov	w2, #0x1                   	// #1
  416be0:	mov	w0, w19
  416be4:	mov	x1, x21
  416be8:	bl	403a80 <write@plt>
  416bec:	cmn	w0, #0x1
  416bf0:	b.ne	416c04 <ferror@plt+0x12c24>  // b.any
  416bf4:	bl	403ee0 <__errno_location@plt>
  416bf8:	ldr	w8, [x0]
  416bfc:	cmp	w8, #0x4
  416c00:	b.eq	416bdc <ferror@plt+0x12bfc>  // b.none
  416c04:	add	x0, sp, #0x24
  416c08:	bl	403510 <strlen@plt>
  416c0c:	mov	x2, x0
  416c10:	add	x1, sp, #0x24
  416c14:	mov	w0, w19
  416c18:	bl	403a80 <write@plt>
  416c1c:	cmn	w0, #0x1
  416c20:	b.ne	416c34 <ferror@plt+0x12c54>  // b.any
  416c24:	bl	403ee0 <__errno_location@plt>
  416c28:	ldr	w8, [x0]
  416c2c:	cmp	w8, #0x4
  416c30:	b.eq	416c04 <ferror@plt+0x12c24>  // b.none
  416c34:	adrp	x21, 447000 <ferror@plt+0x43020>
  416c38:	add	x21, x21, #0x389
  416c3c:	mov	w2, #0x2                   	// #2
  416c40:	mov	w0, w19
  416c44:	mov	x1, x21
  416c48:	bl	403a80 <write@plt>
  416c4c:	cmn	w0, #0x1
  416c50:	b.ne	416c64 <ferror@plt+0x12c84>  // b.any
  416c54:	bl	403ee0 <__errno_location@plt>
  416c58:	ldr	w8, [x0]
  416c5c:	cmp	w8, #0x4
  416c60:	b.eq	416c3c <ferror@plt+0x12c5c>  // b.none
  416c64:	mov	x0, x20
  416c68:	bl	403510 <strlen@plt>
  416c6c:	mov	x2, x0
  416c70:	mov	w0, w19
  416c74:	mov	x1, x20
  416c78:	bl	403a80 <write@plt>
  416c7c:	cmn	w0, #0x1
  416c80:	b.ne	416c94 <ferror@plt+0x12cb4>  // b.any
  416c84:	bl	403ee0 <__errno_location@plt>
  416c88:	ldr	w8, [x0]
  416c8c:	cmp	w8, #0x4
  416c90:	b.eq	416c64 <ferror@plt+0x12c84>  // b.none
  416c94:	ldp	x20, x19, [sp, #128]
  416c98:	ldp	x22, x21, [sp, #112]
  416c9c:	ldp	x29, x30, [sp, #96]
  416ca0:	add	sp, sp, #0x90
  416ca4:	ret
  416ca8:	sub	sp, sp, #0x100
  416cac:	stp	x29, x30, [sp, #240]
  416cb0:	add	x29, sp, #0xf0
  416cb4:	mov	x8, #0xffffffffffffffd8    	// #-40
  416cb8:	mov	x9, sp
  416cbc:	sub	x10, x29, #0x68
  416cc0:	movk	x8, #0xff80, lsl #32
  416cc4:	add	x11, x29, #0x10
  416cc8:	add	x9, x9, #0x80
  416ccc:	add	x10, x10, #0x28
  416cd0:	stp	x9, x8, [x29, #-16]
  416cd4:	stp	x11, x10, [x29, #-32]
  416cd8:	stp	x3, x4, [x29, #-104]
  416cdc:	stp	x5, x6, [x29, #-88]
  416ce0:	stur	x7, [x29, #-72]
  416ce4:	stp	q1, q2, [sp, #16]
  416ce8:	str	q0, [sp]
  416cec:	ldp	q0, q1, [x29, #-32]
  416cf0:	sub	x3, x29, #0x40
  416cf4:	stp	q3, q4, [sp, #48]
  416cf8:	stp	q5, q6, [sp, #80]
  416cfc:	str	q7, [sp, #112]
  416d00:	stp	q0, q1, [x29, #-64]
  416d04:	bl	4160a0 <ferror@plt+0x120c0>
  416d08:	ldp	x29, x30, [sp, #240]
  416d0c:	add	sp, sp, #0x100
  416d10:	ret
  416d14:	sub	sp, sp, #0x70
  416d18:	stp	x20, x19, [sp, #96]
  416d1c:	mov	x20, x3
  416d20:	mov	w3, w2
  416d24:	adrp	x2, 443000 <ferror@plt+0x3f020>
  416d28:	stp	x22, x21, [sp, #80]
  416d2c:	mov	x21, x1
  416d30:	mov	x19, x0
  416d34:	add	x2, x2, #0xe99
  416d38:	add	x0, sp, #0x20
  416d3c:	mov	w1, #0x20                  	// #32
  416d40:	stp	x29, x30, [sp, #64]
  416d44:	add	x29, sp, #0x40
  416d48:	mov	x22, x4
  416d4c:	bl	431b4c <ferror@plt+0x2db6c>
  416d50:	ldrb	w8, [x20]
  416d54:	adrp	x9, 443000 <ferror@plt+0x3f020>
  416d58:	adrp	x10, 480000 <ferror@plt+0x7c020>
  416d5c:	add	x9, x9, #0xe9d
  416d60:	add	x10, x10, #0x5ef
  416d64:	cmp	w8, #0x0
  416d68:	csel	x6, x10, x9, eq  // eq = none
  416d6c:	cbz	x22, 416da8 <ferror@plt+0x12dc8>
  416d70:	adrp	x8, 445000 <ferror@plt+0x41020>
  416d74:	add	x8, x8, #0x941
  416d78:	adrp	x0, 443000 <ferror@plt+0x3f020>
  416d7c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  416d80:	adrp	x4, 443000 <ferror@plt+0x3f020>
  416d84:	adrp	x7, 443000 <ferror@plt+0x3f020>
  416d88:	add	x0, x0, #0xeb6
  416d8c:	add	x2, x2, #0xe9d
  416d90:	add	x4, x4, #0xe9c
  416d94:	add	x7, x7, #0xe9f
  416d98:	stp	x22, x8, [sp]
  416d9c:	add	x3, sp, #0x20
  416da0:	str	xzr, [sp, #16]
  416da4:	b	416dd8 <ferror@plt+0x12df8>
  416da8:	adrp	x8, 443000 <ferror@plt+0x3f020>
  416dac:	adrp	x0, 443000 <ferror@plt+0x3f020>
  416db0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  416db4:	adrp	x4, 443000 <ferror@plt+0x3f020>
  416db8:	adrp	x7, 443000 <ferror@plt+0x3f020>
  416dbc:	add	x8, x8, #0xeb8
  416dc0:	add	x0, x0, #0xeb6
  416dc4:	add	x2, x2, #0xe9d
  416dc8:	add	x4, x4, #0xe9c
  416dcc:	add	x7, x7, #0xfa8
  416dd0:	add	x3, sp, #0x20
  416dd4:	stp	x8, xzr, [sp]
  416dd8:	mov	x1, x21
  416ddc:	mov	x5, x20
  416de0:	bl	420c00 <ferror@plt+0x1cc20>
  416de4:	mov	x20, x0
  416de8:	adrp	x2, 447000 <ferror@plt+0x43020>
  416dec:	add	x2, x2, #0xee5
  416df0:	mov	w1, #0x10                  	// #16
  416df4:	mov	x0, x19
  416df8:	mov	x3, x20
  416dfc:	bl	416ca8 <ferror@plt+0x12cc8>
  416e00:	mov	x0, x20
  416e04:	bl	414cbc <ferror@plt+0x10cdc>
  416e08:	ldp	x20, x19, [sp, #96]
  416e0c:	ldp	x22, x21, [sp, #80]
  416e10:	ldp	x29, x30, [sp, #64]
  416e14:	add	sp, sp, #0x70
  416e18:	ret
  416e1c:	stp	x29, x30, [sp, #-16]!
  416e20:	mov	x6, x4
  416e24:	adrp	x8, 443000 <ferror@plt+0x3f020>
  416e28:	adrp	x9, 443000 <ferror@plt+0x3f020>
  416e2c:	add	x8, x8, #0xed3
  416e30:	add	x9, x9, #0xf01
  416e34:	cmp	x6, #0x0
  416e38:	mov	x5, x3
  416e3c:	mov	w4, w2
  416e40:	mov	x3, x1
  416e44:	csel	x2, x9, x8, eq  // eq = none
  416e48:	mov	w1, #0x4                   	// #4
  416e4c:	mov	x29, sp
  416e50:	bl	416ca8 <ferror@plt+0x12cc8>
  416e54:	bl	415b00 <ferror@plt+0x11b20>
  416e58:	stp	x29, x30, [sp, #-48]!
  416e5c:	stp	x22, x21, [sp, #16]
  416e60:	stp	x20, x19, [sp, #32]
  416e64:	mov	x29, sp
  416e68:	cbz	w1, 416ecc <ferror@plt+0x12eec>
  416e6c:	mov	x19, x2
  416e70:	cbz	x2, 416ef0 <ferror@plt+0x12f10>
  416e74:	mov	x21, x0
  416e78:	mov	w0, #0x18                  	// #24
  416e7c:	mov	w20, w1
  416e80:	bl	414b40 <ferror@plt+0x10b60>
  416e84:	mov	x22, x0
  416e88:	mov	x0, x21
  416e8c:	bl	4209b8 <ferror@plt+0x1c9d8>
  416e90:	str	x0, [x22]
  416e94:	mov	x0, x19
  416e98:	str	w20, [x22, #8]
  416e9c:	bl	4209b8 <ferror@plt+0x1c9d8>
  416ea0:	adrp	x19, 491000 <ferror@plt+0x8d020>
  416ea4:	ldr	x8, [x19, #3248]
  416ea8:	str	x0, [x22, #16]
  416eac:	mov	x1, x22
  416eb0:	mov	x0, x8
  416eb4:	bl	41ff70 <ferror@plt+0x1bf90>
  416eb8:	str	x0, [x19, #3248]
  416ebc:	ldp	x20, x19, [sp, #32]
  416ec0:	ldp	x22, x21, [sp, #16]
  416ec4:	ldp	x29, x30, [sp], #48
  416ec8:	ret
  416ecc:	adrp	x0, 447000 <ferror@plt+0x43020>
  416ed0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  416ed4:	adrp	x3, 443000 <ferror@plt+0x3f020>
  416ed8:	adrp	x4, 443000 <ferror@plt+0x3f020>
  416edc:	add	x0, x0, #0xf7f
  416ee0:	add	x2, x2, #0xe7f
  416ee4:	add	x3, x3, #0xf2e
  416ee8:	add	x4, x4, #0xf77
  416eec:	b	416f10 <ferror@plt+0x12f30>
  416ef0:	adrp	x0, 447000 <ferror@plt+0x43020>
  416ef4:	adrp	x2, 443000 <ferror@plt+0x3f020>
  416ef8:	adrp	x3, 443000 <ferror@plt+0x3f020>
  416efc:	adrp	x4, 443000 <ferror@plt+0x3f020>
  416f00:	add	x0, x0, #0xf7f
  416f04:	add	x2, x2, #0xe7f
  416f08:	add	x3, x3, #0xf2e
  416f0c:	add	x4, x4, #0xf86
  416f10:	ldp	x20, x19, [sp, #32]
  416f14:	ldp	x22, x21, [sp, #16]
  416f18:	mov	w1, #0x8                   	// #8
  416f1c:	ldp	x29, x30, [sp], #48
  416f20:	b	416ca8 <ferror@plt+0x12cc8>
  416f24:	sub	sp, sp, #0x80
  416f28:	adrp	x8, 491000 <ferror@plt+0x8d020>
  416f2c:	ldr	x8, [x8, #3248]
  416f30:	stp	x29, x30, [sp, #64]
  416f34:	str	x23, [sp, #80]
  416f38:	stp	x22, x21, [sp, #96]
  416f3c:	stp	x20, x19, [sp, #112]
  416f40:	add	x29, sp, #0x40
  416f44:	cbz	x8, 416fa0 <ferror@plt+0x12fc0>
  416f48:	ldr	x23, [x8]
  416f4c:	mov	x21, x1
  416f50:	mov	x22, x0
  416f54:	add	x0, sp, #0x4
  416f58:	ldr	w1, [x23, #8]
  416f5c:	mov	x19, x3
  416f60:	mov	w20, w2
  416f64:	bl	4163c8 <ferror@plt+0x123e8>
  416f68:	ldr	x2, [x23, #16]
  416f6c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  416f70:	add	x0, x0, #0xe5b
  416f74:	add	x1, sp, #0x4
  416f78:	bl	420b78 <ferror@plt+0x1cb98>
  416f7c:	mov	x23, x0
  416f80:	mov	x0, x22
  416f84:	mov	x1, x21
  416f88:	mov	w2, w20
  416f8c:	mov	x3, x19
  416f90:	mov	x4, x23
  416f94:	bl	427518 <ferror@plt+0x23538>
  416f98:	mov	x0, x23
  416f9c:	bl	414cbc <ferror@plt+0x10cdc>
  416fa0:	ldp	x20, x19, [sp, #112]
  416fa4:	ldp	x22, x21, [sp, #96]
  416fa8:	ldr	x23, [sp, #80]
  416fac:	ldp	x29, x30, [sp, #64]
  416fb0:	add	sp, sp, #0x80
  416fb4:	ret
  416fb8:	stp	x29, x30, [sp, #-48]!
  416fbc:	stp	x20, x19, [sp, #32]
  416fc0:	mov	x19, x1
  416fc4:	mov	x1, #0xffffffffffffffff    	// #-1
  416fc8:	mov	x2, xzr
  416fcc:	str	x21, [sp, #16]
  416fd0:	mov	x29, sp
  416fd4:	mov	x20, x0
  416fd8:	bl	42e2d0 <ferror@plt+0x2a2f0>
  416fdc:	cbz	w0, 417024 <ferror@plt+0x13044>
  416fe0:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  416fe4:	adrp	x4, 447000 <ferror@plt+0x43020>
  416fe8:	add	x3, x3, #0xd6
  416fec:	add	x4, x4, #0x8ac
  416ff0:	add	x7, x29, #0x18
  416ff4:	mov	x1, #0xffffffffffffffff    	// #-1
  416ff8:	mov	x0, x20
  416ffc:	mov	x2, x19
  417000:	mov	x5, xzr
  417004:	mov	x6, xzr
  417008:	str	xzr, [x29, #24]
  41700c:	bl	438ce8 <ferror@plt+0x34d08>
  417010:	cbz	x0, 4170f0 <ferror@plt+0x13110>
  417014:	ldp	x20, x19, [sp, #32]
  417018:	ldr	x21, [sp, #16]
  41701c:	ldp	x29, x30, [sp], #48
  417020:	ret
  417024:	adrp	x0, 444000 <ferror@plt+0x40020>
  417028:	add	x0, x0, #0x53
  41702c:	bl	4230f0 <ferror@plt+0x1f110>
  417030:	ldrb	w2, [x20]
  417034:	mov	x19, x0
  417038:	cbz	w2, 4170d8 <ferror@plt+0x130f8>
  41703c:	add	x21, x20, #0x1
  417040:	adrp	x20, 444000 <ferror@plt+0x40020>
  417044:	add	x20, x20, #0x45
  417048:	b	417064 <ferror@plt+0x13084>
  41704c:	and	w2, w2, #0xff
  417050:	mov	x0, x19
  417054:	mov	x1, x20
  417058:	bl	4249ac <ferror@plt+0x209cc>
  41705c:	ldrb	w2, [x21], #1
  417060:	cbz	w2, 4170d8 <ferror@plt+0x130f8>
  417064:	and	w8, w2, #0xff
  417068:	cmp	w8, #0x1f
  41706c:	b.ls	41707c <ferror@plt+0x1309c>  // b.plast
  417070:	cmp	w8, #0x7f
  417074:	b.cs	41704c <ferror@plt+0x1306c>  // b.hs, b.nlast
  417078:	b	417088 <ferror@plt+0x130a8>
  41707c:	sub	w9, w8, #0x9
  417080:	cmp	w9, #0x2
  417084:	b.cs	4170c0 <ferror@plt+0x130e0>  // b.hs, b.nlast
  417088:	ldp	x8, x10, [x19, #8]
  41708c:	add	x9, x8, #0x1
  417090:	cmp	x9, x10
  417094:	b.cs	4170b0 <ferror@plt+0x130d0>  // b.hs, b.nlast
  417098:	ldr	x10, [x19]
  41709c:	str	x9, [x19, #8]
  4170a0:	strb	w2, [x10, x8]
  4170a4:	ldp	x8, x9, [x19]
  4170a8:	strb	wzr, [x8, x9]
  4170ac:	b	41705c <ferror@plt+0x1307c>
  4170b0:	mov	x1, #0xffffffffffffffff    	// #-1
  4170b4:	mov	x0, x19
  4170b8:	bl	423d18 <ferror@plt+0x1fd38>
  4170bc:	b	41705c <ferror@plt+0x1307c>
  4170c0:	cmp	w8, #0xd
  4170c4:	b.ne	41704c <ferror@plt+0x1306c>  // b.any
  4170c8:	ldrb	w8, [x21]
  4170cc:	cmp	w8, #0xa
  4170d0:	b.ne	41704c <ferror@plt+0x1306c>  // b.any
  4170d4:	b	417088 <ferror@plt+0x130a8>
  4170d8:	mov	x0, x19
  4170dc:	ldp	x20, x19, [sp, #32]
  4170e0:	ldr	x21, [sp, #16]
  4170e4:	mov	w1, wzr
  4170e8:	ldp	x29, x30, [sp], #48
  4170ec:	b	423334 <ferror@plt+0x1f354>
  4170f0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4170f4:	ldrb	w9, [x8, #3200]
  4170f8:	tbz	w9, #0, 41711c <ferror@plt+0x1313c>
  4170fc:	ldr	x0, [x29, #24]
  417100:	bl	409838 <ferror@plt+0x5858>
  417104:	mov	x0, x20
  417108:	bl	4209b8 <ferror@plt+0x1c9d8>
  41710c:	ldp	x20, x19, [sp, #32]
  417110:	ldr	x21, [sp, #16]
  417114:	ldp	x29, x30, [sp], #48
  417118:	ret
  41711c:	ldr	x10, [x29, #24]
  417120:	mov	w9, #0x1                   	// #1
  417124:	strb	w9, [x8, #3200]
  417128:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41712c:	ldr	x0, [x8, #2296]
  417130:	ldr	x2, [x10, #8]
  417134:	adrp	x1, 444000 <ferror@plt+0x40020>
  417138:	add	x1, x1, #0x64
  41713c:	bl	403fa0 <fprintf@plt>
  417140:	b	4170fc <ferror@plt+0x1311c>
  417144:	stp	x29, x30, [sp, #-48]!
  417148:	stp	x20, x19, [sp, #32]
  41714c:	adrp	x20, 491000 <ferror@plt+0x8d020>
  417150:	add	x20, x20, #0xc90
  417154:	mov	x19, x0
  417158:	mov	x0, x20
  41715c:	str	x21, [sp, #16]
  417160:	mov	x29, sp
  417164:	bl	432588 <ferror@plt+0x2e5a8>
  417168:	ldr	x21, [x20, #40]
  41716c:	mov	x0, x20
  417170:	str	x19, [x20, #40]
  417174:	bl	432634 <ferror@plt+0x2e654>
  417178:	mov	x0, x21
  41717c:	ldp	x20, x19, [sp, #32]
  417180:	ldr	x21, [sp, #16]
  417184:	ldp	x29, x30, [sp], #48
  417188:	ret
  41718c:	sub	sp, sp, #0x130
  417190:	stp	x29, x30, [sp, #256]
  417194:	add	x29, sp, #0x100
  417198:	stp	x28, x21, [sp, #272]
  41719c:	stp	x20, x19, [sp, #288]
  4171a0:	stp	x1, x2, [x29, #-120]
  4171a4:	stp	x3, x4, [x29, #-104]
  4171a8:	stp	x5, x6, [x29, #-88]
  4171ac:	stur	x7, [x29, #-72]
  4171b0:	stp	q0, q1, [sp]
  4171b4:	stp	q2, q3, [sp, #32]
  4171b8:	stp	q4, q5, [sp, #64]
  4171bc:	stp	q6, q7, [sp, #96]
  4171c0:	cbz	x0, 41728c <ferror@plt+0x132ac>
  4171c4:	mov	x8, #0xffffffffffffffc8    	// #-56
  4171c8:	mov	x10, sp
  4171cc:	sub	x11, x29, #0x78
  4171d0:	movk	x8, #0xff80, lsl #32
  4171d4:	add	x9, x29, #0x30
  4171d8:	add	x10, x10, #0x80
  4171dc:	add	x11, x11, #0x38
  4171e0:	stp	x10, x8, [x29, #-16]
  4171e4:	stp	x9, x11, [x29, #-32]
  4171e8:	ldp	q0, q1, [x29, #-32]
  4171ec:	sub	x1, x29, #0x40
  4171f0:	stp	q0, q1, [x29, #-64]
  4171f4:	bl	420b3c <ferror@plt+0x1cb5c>
  4171f8:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4171fc:	add	x20, x20, #0xc90
  417200:	mov	x19, x0
  417204:	mov	x0, x20
  417208:	bl	432588 <ferror@plt+0x2e5a8>
  41720c:	ldr	x21, [x20, #40]
  417210:	mov	x0, x20
  417214:	bl	432634 <ferror@plt+0x2e654>
  417218:	cbz	x21, 417228 <ferror@plt+0x13248>
  41721c:	mov	x0, x19
  417220:	blr	x21
  417224:	b	417270 <ferror@plt+0x13290>
  417228:	sub	x0, x29, #0x40
  41722c:	bl	437f04 <ferror@plt+0x33f24>
  417230:	adrp	x21, 491000 <ferror@plt+0x8d020>
  417234:	cbz	w0, 417248 <ferror@plt+0x13268>
  417238:	ldr	x1, [x21, #2304]
  41723c:	mov	x0, x19
  417240:	bl	403530 <fputs@plt>
  417244:	b	417268 <ferror@plt+0x13288>
  417248:	ldur	x1, [x29, #-64]
  41724c:	mov	x0, x19
  417250:	bl	416fb8 <ferror@plt+0x12fd8>
  417254:	ldr	x1, [x21, #2304]
  417258:	mov	x20, x0
  41725c:	bl	403530 <fputs@plt>
  417260:	mov	x0, x20
  417264:	bl	414cbc <ferror@plt+0x10cdc>
  417268:	ldr	x0, [x21, #2304]
  41726c:	bl	403d10 <fflush@plt>
  417270:	mov	x0, x19
  417274:	bl	414cbc <ferror@plt+0x10cdc>
  417278:	ldp	x20, x19, [sp, #288]
  41727c:	ldp	x28, x21, [sp, #272]
  417280:	ldp	x29, x30, [sp, #256]
  417284:	add	sp, sp, #0x130
  417288:	ret
  41728c:	adrp	x0, 447000 <ferror@plt+0x43020>
  417290:	adrp	x2, 443000 <ferror@plt+0x3f020>
  417294:	adrp	x3, 443000 <ferror@plt+0x3f020>
  417298:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  41729c:	add	x0, x0, #0xf7f
  4172a0:	add	x2, x2, #0xe7f
  4172a4:	add	x3, x3, #0xfe0
  4172a8:	add	x4, x4, #0xfa2
  4172ac:	mov	w1, #0x8                   	// #8
  4172b0:	bl	416ca8 <ferror@plt+0x12cc8>
  4172b4:	b	417278 <ferror@plt+0x13298>
  4172b8:	stp	x29, x30, [sp, #-48]!
  4172bc:	stp	x20, x19, [sp, #32]
  4172c0:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4172c4:	add	x20, x20, #0xc90
  4172c8:	mov	x19, x0
  4172cc:	mov	x0, x20
  4172d0:	str	x21, [sp, #16]
  4172d4:	mov	x29, sp
  4172d8:	bl	432588 <ferror@plt+0x2e5a8>
  4172dc:	ldr	x21, [x20, #48]
  4172e0:	mov	x0, x20
  4172e4:	str	x19, [x20, #48]
  4172e8:	bl	432634 <ferror@plt+0x2e654>
  4172ec:	mov	x0, x21
  4172f0:	ldp	x20, x19, [sp, #32]
  4172f4:	ldr	x21, [sp, #16]
  4172f8:	ldp	x29, x30, [sp], #48
  4172fc:	ret
  417300:	sub	sp, sp, #0x130
  417304:	stp	x29, x30, [sp, #256]
  417308:	add	x29, sp, #0x100
  41730c:	stp	x28, x21, [sp, #272]
  417310:	stp	x20, x19, [sp, #288]
  417314:	stp	x1, x2, [x29, #-120]
  417318:	stp	x3, x4, [x29, #-104]
  41731c:	stp	x5, x6, [x29, #-88]
  417320:	stur	x7, [x29, #-72]
  417324:	stp	q0, q1, [sp]
  417328:	stp	q2, q3, [sp, #32]
  41732c:	stp	q4, q5, [sp, #64]
  417330:	stp	q6, q7, [sp, #96]
  417334:	cbz	x0, 417400 <ferror@plt+0x13420>
  417338:	mov	x8, #0xffffffffffffffc8    	// #-56
  41733c:	mov	x10, sp
  417340:	sub	x11, x29, #0x78
  417344:	movk	x8, #0xff80, lsl #32
  417348:	add	x9, x29, #0x30
  41734c:	add	x10, x10, #0x80
  417350:	add	x11, x11, #0x38
  417354:	stp	x10, x8, [x29, #-16]
  417358:	stp	x9, x11, [x29, #-32]
  41735c:	ldp	q0, q1, [x29, #-32]
  417360:	sub	x1, x29, #0x40
  417364:	stp	q0, q1, [x29, #-64]
  417368:	bl	420b3c <ferror@plt+0x1cb5c>
  41736c:	adrp	x20, 491000 <ferror@plt+0x8d020>
  417370:	add	x20, x20, #0xc90
  417374:	mov	x19, x0
  417378:	mov	x0, x20
  41737c:	bl	432588 <ferror@plt+0x2e5a8>
  417380:	ldr	x21, [x20, #48]
  417384:	mov	x0, x20
  417388:	bl	432634 <ferror@plt+0x2e654>
  41738c:	cbz	x21, 4173b4 <ferror@plt+0x133d4>
  417390:	mov	x0, x19
  417394:	blr	x21
  417398:	mov	x0, x19
  41739c:	bl	414cbc <ferror@plt+0x10cdc>
  4173a0:	ldp	x20, x19, [sp, #288]
  4173a4:	ldp	x28, x21, [sp, #272]
  4173a8:	ldp	x29, x30, [sp, #256]
  4173ac:	add	sp, sp, #0x130
  4173b0:	ret
  4173b4:	sub	x0, x29, #0x40
  4173b8:	bl	437f04 <ferror@plt+0x33f24>
  4173bc:	adrp	x21, 491000 <ferror@plt+0x8d020>
  4173c0:	cbnz	w0, 4173e8 <ferror@plt+0x13408>
  4173c4:	ldur	x1, [x29, #-64]
  4173c8:	mov	x0, x19
  4173cc:	bl	416fb8 <ferror@plt+0x12fd8>
  4173d0:	ldr	x1, [x21, #2296]
  4173d4:	mov	x20, x0
  4173d8:	bl	403530 <fputs@plt>
  4173dc:	mov	x0, x20
  4173e0:	bl	414cbc <ferror@plt+0x10cdc>
  4173e4:	b	4173f4 <ferror@plt+0x13414>
  4173e8:	ldr	x1, [x21, #2296]
  4173ec:	mov	x0, x19
  4173f0:	bl	403530 <fputs@plt>
  4173f4:	ldr	x0, [x21, #2296]
  4173f8:	bl	403d10 <fflush@plt>
  4173fc:	b	417398 <ferror@plt+0x133b8>
  417400:	adrp	x0, 447000 <ferror@plt+0x43020>
  417404:	adrp	x2, 443000 <ferror@plt+0x3f020>
  417408:	adrp	x3, 444000 <ferror@plt+0x40020>
  41740c:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  417410:	add	x0, x0, #0xf7f
  417414:	add	x2, x2, #0xe7f
  417418:	add	x3, x3, #0x1
  41741c:	add	x4, x4, #0xfa2
  417420:	mov	w1, #0x8                   	// #8
  417424:	bl	416ca8 <ferror@plt+0x12cc8>
  417428:	b	4173a0 <ferror@plt+0x133c0>
  41742c:	sub	sp, sp, #0x40
  417430:	stp	x29, x30, [sp, #48]
  417434:	ldp	q1, q0, [x1]
  417438:	add	x29, sp, #0x30
  41743c:	mov	x2, x0
  417440:	sub	x0, x29, #0x4
  417444:	mov	x3, sp
  417448:	mov	w1, #0x1                   	// #1
  41744c:	stp	q1, q0, [sp]
  417450:	bl	403e50 <vsnprintf@plt>
  417454:	ldp	x29, x30, [sp, #48]
  417458:	add	w8, w0, #0x1
  41745c:	sxtw	x0, w8
  417460:	add	sp, sp, #0x40
  417464:	ret
  417468:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41746c:	mov	w9, #0x1                   	// #1
  417470:	strb	w9, [x8, #3208]
  417474:	ret
  417478:	stp	x29, x30, [sp, #-32]!
  41747c:	str	x19, [sp, #16]
  417480:	adrp	x19, 491000 <ferror@plt+0x8d020>
  417484:	ldr	w0, [x19, #3312]
  417488:	mov	x29, sp
  41748c:	cbz	w0, 41749c <ferror@plt+0x134bc>
  417490:	ldr	x19, [sp, #16]
  417494:	ldp	x29, x30, [sp], #32
  417498:	ret
  41749c:	adrp	x0, 444000 <ferror@plt+0x40020>
  4174a0:	add	x0, x0, #0x98
  4174a4:	bl	41b3b0 <ferror@plt+0x173d0>
  4174a8:	str	w0, [x19, #3312]
  4174ac:	ldr	x19, [sp, #16]
  4174b0:	ldp	x29, x30, [sp], #32
  4174b4:	ret
  4174b8:	stp	x29, x30, [sp, #-32]!
  4174bc:	stp	x20, x19, [sp, #16]
  4174c0:	mov	x19, x0
  4174c4:	mov	w0, #0x58                  	// #88
  4174c8:	mov	x29, sp
  4174cc:	bl	414c04 <ferror@plt+0x10c24>
  4174d0:	mov	x20, x0
  4174d4:	mov	x0, x19
  4174d8:	bl	4209b8 <ferror@plt+0x1c9d8>
  4174dc:	ldrb	w8, [x20, #56]
  4174e0:	str	x0, [x20, #8]
  4174e4:	mov	x0, x20
  4174e8:	and	w8, w8, #0xfc
  4174ec:	orr	w8, w8, #0x1
  4174f0:	strb	w8, [x20, #56]
  4174f4:	ldp	x20, x19, [sp, #16]
  4174f8:	ldp	x29, x30, [sp], #32
  4174fc:	ret
  417500:	cbz	x0, 417628 <ferror@plt+0x13648>
  417504:	stp	x29, x30, [sp, #-48]!
  417508:	stp	x20, x19, [sp, #32]
  41750c:	mov	x19, x0
  417510:	ldr	x0, [x0]
  417514:	adrp	x1, 417000 <ferror@plt+0x13020>
  417518:	add	x1, x1, #0x644
  41751c:	str	x21, [sp, #16]
  417520:	mov	x29, sp
  417524:	bl	40da3c <ferror@plt+0x9a5c>
  417528:	ldr	x20, [x19, #64]
  41752c:	cbz	x20, 417578 <ferror@plt+0x13598>
  417530:	ldr	x0, [x20]
  417534:	bl	414cbc <ferror@plt+0x10cdc>
  417538:	ldr	x0, [x20, #8]
  41753c:	bl	414cbc <ferror@plt+0x10cdc>
  417540:	ldr	x0, [x20, #16]
  417544:	bl	414cbc <ferror@plt+0x10cdc>
  417548:	ldr	x0, [x20, #64]
  41754c:	bl	414cbc <ferror@plt+0x10cdc>
  417550:	ldr	x8, [x20, #24]
  417554:	cbz	x8, 417560 <ferror@plt+0x13580>
  417558:	ldr	x0, [x20, #32]
  41755c:	blr	x8
  417560:	ldr	x8, [x20, #48]
  417564:	cbz	x8, 417570 <ferror@plt+0x13590>
  417568:	ldr	x0, [x20, #56]
  41756c:	blr	x8
  417570:	mov	x0, x20
  417574:	bl	414cbc <ferror@plt+0x10cdc>
  417578:	ldr	x20, [x19, #72]
  41757c:	cbz	x20, 4175a8 <ferror@plt+0x135c8>
  417580:	ldr	x0, [x20]
  417584:	bl	414cbc <ferror@plt+0x10cdc>
  417588:	ldr	x20, [x20, #8]
  41758c:	cbnz	x20, 417580 <ferror@plt+0x135a0>
  417590:	ldr	x0, [x19, #72]
  417594:	bl	40da20 <ferror@plt+0x9a40>
  417598:	ldr	x21, [x19, #80]
  41759c:	str	xzr, [x19, #72]
  4175a0:	cbnz	x21, 4175bc <ferror@plt+0x135dc>
  4175a4:	b	4175e0 <ferror@plt+0x13600>
  4175a8:	mov	x0, xzr
  4175ac:	bl	40da20 <ferror@plt+0x9a40>
  4175b0:	ldr	x21, [x19, #80]
  4175b4:	str	xzr, [x19, #72]
  4175b8:	cbz	x21, 4175e0 <ferror@plt+0x13600>
  4175bc:	ldr	x20, [x21]
  4175c0:	ldr	x0, [x20, #8]
  4175c4:	bl	414cbc <ferror@plt+0x10cdc>
  4175c8:	mov	x0, x20
  4175cc:	bl	414cbc <ferror@plt+0x10cdc>
  4175d0:	ldr	x21, [x21, #8]
  4175d4:	cbnz	x21, 4175bc <ferror@plt+0x135dc>
  4175d8:	ldr	x0, [x19, #80]
  4175dc:	b	4175e4 <ferror@plt+0x13604>
  4175e0:	mov	x0, xzr
  4175e4:	bl	40da20 <ferror@plt+0x9a40>
  4175e8:	ldr	x0, [x19, #8]
  4175ec:	str	xzr, [x19, #80]
  4175f0:	bl	414cbc <ferror@plt+0x10cdc>
  4175f4:	ldr	x0, [x19, #16]
  4175f8:	bl	414cbc <ferror@plt+0x10cdc>
  4175fc:	ldr	x0, [x19, #24]
  417600:	bl	414cbc <ferror@plt+0x10cdc>
  417604:	ldr	x8, [x19, #40]
  417608:	cbz	x8, 417614 <ferror@plt+0x13634>
  41760c:	ldr	x0, [x19, #48]
  417610:	blr	x8
  417614:	mov	x0, x19
  417618:	ldp	x20, x19, [sp, #32]
  41761c:	ldr	x21, [sp, #16]
  417620:	ldp	x29, x30, [sp], #48
  417624:	b	414cbc <ferror@plt+0x10cdc>
  417628:	adrp	x0, 447000 <ferror@plt+0x43020>
  41762c:	adrp	x1, 444000 <ferror@plt+0x40020>
  417630:	adrp	x2, 442000 <ferror@plt+0x3e020>
  417634:	add	x0, x0, #0xf7f
  417638:	add	x1, x1, #0xb5
  41763c:	add	x2, x2, #0x668
  417640:	b	415dcc <ferror@plt+0x11dec>
  417644:	cbz	x0, 4176a8 <ferror@plt+0x136c8>
  417648:	stp	x29, x30, [sp, #-32]!
  41764c:	str	x19, [sp, #16]
  417650:	mov	x19, x0
  417654:	ldr	x0, [x0]
  417658:	mov	x29, sp
  41765c:	bl	414cbc <ferror@plt+0x10cdc>
  417660:	ldr	x0, [x19, #8]
  417664:	bl	414cbc <ferror@plt+0x10cdc>
  417668:	ldr	x0, [x19, #16]
  41766c:	bl	414cbc <ferror@plt+0x10cdc>
  417670:	ldr	x0, [x19, #64]
  417674:	bl	414cbc <ferror@plt+0x10cdc>
  417678:	ldr	x8, [x19, #24]
  41767c:	cbz	x8, 417688 <ferror@plt+0x136a8>
  417680:	ldr	x0, [x19, #32]
  417684:	blr	x8
  417688:	ldr	x8, [x19, #48]
  41768c:	cbz	x8, 417698 <ferror@plt+0x136b8>
  417690:	ldr	x0, [x19, #56]
  417694:	blr	x8
  417698:	mov	x0, x19
  41769c:	ldr	x19, [sp, #16]
  4176a0:	ldp	x29, x30, [sp], #32
  4176a4:	b	414cbc <ferror@plt+0x10cdc>
  4176a8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4176ac:	adrp	x1, 444000 <ferror@plt+0x40020>
  4176b0:	adrp	x2, 444000 <ferror@plt+0x40020>
  4176b4:	add	x0, x0, #0xf7f
  4176b8:	add	x1, x1, #0x4d1
  4176bc:	add	x2, x2, #0x238
  4176c0:	b	415dcc <ferror@plt+0x11dec>
  4176c4:	cbz	x0, 4176d8 <ferror@plt+0x136f8>
  4176c8:	ldrb	w8, [x0, #56]
  4176cc:	bfxil	w8, w1, #0, #1
  4176d0:	strb	w8, [x0, #56]
  4176d4:	ret
  4176d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4176dc:	adrp	x1, 444000 <ferror@plt+0x40020>
  4176e0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4176e4:	add	x0, x0, #0xf7f
  4176e8:	add	x1, x1, #0xe2
  4176ec:	add	x2, x2, #0x668
  4176f0:	b	415dcc <ferror@plt+0x11dec>
  4176f4:	stp	x29, x30, [sp, #-16]!
  4176f8:	mov	x29, sp
  4176fc:	cbz	x0, 417710 <ferror@plt+0x13730>
  417700:	ldrb	w8, [x0, #56]
  417704:	and	w0, w8, #0x1
  417708:	ldp	x29, x30, [sp], #16
  41770c:	ret
  417710:	adrp	x0, 447000 <ferror@plt+0x43020>
  417714:	adrp	x1, 444000 <ferror@plt+0x40020>
  417718:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41771c:	add	x0, x0, #0xf7f
  417720:	add	x1, x1, #0x125
  417724:	add	x2, x2, #0x668
  417728:	bl	415dcc <ferror@plt+0x11dec>
  41772c:	mov	w0, wzr
  417730:	ldp	x29, x30, [sp], #16
  417734:	ret
  417738:	cbz	x0, 417754 <ferror@plt+0x13774>
  41773c:	ldrb	w8, [x0, #56]
  417740:	ubfiz	w9, w1, #1, #1
  417744:	and	w8, w8, #0xfffffffd
  417748:	orr	w8, w8, w9
  41774c:	strb	w8, [x0, #56]
  417750:	ret
  417754:	adrp	x0, 447000 <ferror@plt+0x43020>
  417758:	adrp	x1, 444000 <ferror@plt+0x40020>
  41775c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  417760:	add	x0, x0, #0xf7f
  417764:	add	x1, x1, #0x162
  417768:	add	x2, x2, #0x668
  41776c:	b	415dcc <ferror@plt+0x11dec>
  417770:	stp	x29, x30, [sp, #-16]!
  417774:	mov	x29, sp
  417778:	cbz	x0, 41778c <ferror@plt+0x137ac>
  41777c:	ldrb	w8, [x0, #56]
  417780:	ubfx	w0, w8, #1, #1
  417784:	ldp	x29, x30, [sp], #16
  417788:	ret
  41778c:	adrp	x0, 447000 <ferror@plt+0x43020>
  417790:	adrp	x1, 444000 <ferror@plt+0x40020>
  417794:	adrp	x2, 442000 <ferror@plt+0x3e020>
  417798:	add	x0, x0, #0xf7f
  41779c:	add	x1, x1, #0x1af
  4177a0:	add	x2, x2, #0x668
  4177a4:	bl	415dcc <ferror@plt+0x11dec>
  4177a8:	mov	w0, wzr
  4177ac:	ldp	x29, x30, [sp], #16
  4177b0:	ret
  4177b4:	stp	x29, x30, [sp, #-64]!
  4177b8:	str	x23, [sp, #16]
  4177bc:	stp	x22, x21, [sp, #32]
  4177c0:	stp	x20, x19, [sp, #48]
  4177c4:	mov	x29, sp
  4177c8:	cbz	x0, 417874 <ferror@plt+0x13894>
  4177cc:	mov	x20, x1
  4177d0:	cbz	x1, 417890 <ferror@plt+0x138b0>
  4177d4:	ldr	x21, [x20]
  4177d8:	cbz	x21, 4178ac <ferror@plt+0x138cc>
  4177dc:	ldr	x8, [x20, #8]
  4177e0:	cbz	x8, 4178c8 <ferror@plt+0x138e8>
  4177e4:	ldr	x8, [x20, #16]
  4177e8:	cbz	x8, 4178e4 <ferror@plt+0x13904>
  4177ec:	ldr	x23, [x0]
  4177f0:	mov	x19, x0
  4177f4:	cbz	x23, 417850 <ferror@plt+0x13870>
  4177f8:	adrp	x22, 444000 <ferror@plt+0x40020>
  4177fc:	add	x22, x22, #0x295
  417800:	ldr	x8, [x23]
  417804:	ldr	x1, [x8]
  417808:	cbz	x21, 417840 <ferror@plt+0x13860>
  41780c:	cbz	x1, 417828 <ferror@plt+0x13848>
  417810:	mov	x0, x21
  417814:	bl	403b30 <strcmp@plt>
  417818:	cbnz	w0, 417828 <ferror@plt+0x13848>
  41781c:	mov	x0, x22
  417820:	mov	x1, x21
  417824:	bl	417910 <ferror@plt+0x13930>
  417828:	ldr	x23, [x23, #8]
  41782c:	cbz	x23, 417848 <ferror@plt+0x13868>
  417830:	ldr	x21, [x20]
  417834:	ldr	x8, [x23]
  417838:	ldr	x1, [x8]
  41783c:	cbnz	x21, 41780c <ferror@plt+0x1382c>
  417840:	cbnz	x1, 417828 <ferror@plt+0x13848>
  417844:	b	41781c <ferror@plt+0x1383c>
  417848:	ldr	x0, [x19]
  41784c:	b	417854 <ferror@plt+0x13874>
  417850:	mov	x0, xzr
  417854:	mov	x1, x20
  417858:	bl	40dacc <ferror@plt+0x9aec>
  41785c:	str	x0, [x19]
  417860:	ldp	x20, x19, [sp, #48]
  417864:	ldp	x22, x21, [sp, #32]
  417868:	ldr	x23, [sp, #16]
  41786c:	ldp	x29, x30, [sp], #64
  417870:	ret
  417874:	adrp	x0, 447000 <ferror@plt+0x43020>
  417878:	adrp	x1, 444000 <ferror@plt+0x40020>
  41787c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  417880:	add	x0, x0, #0xf7f
  417884:	add	x1, x1, #0x1f6
  417888:	add	x2, x2, #0x668
  41788c:	b	4178fc <ferror@plt+0x1391c>
  417890:	adrp	x0, 447000 <ferror@plt+0x43020>
  417894:	adrp	x1, 444000 <ferror@plt+0x40020>
  417898:	adrp	x2, 444000 <ferror@plt+0x40020>
  41789c:	add	x0, x0, #0xf7f
  4178a0:	add	x1, x1, #0x1f6
  4178a4:	add	x2, x2, #0x238
  4178a8:	b	4178fc <ferror@plt+0x1391c>
  4178ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  4178b0:	adrp	x1, 444000 <ferror@plt+0x40020>
  4178b4:	adrp	x2, 444000 <ferror@plt+0x40020>
  4178b8:	add	x0, x0, #0xf7f
  4178bc:	add	x1, x1, #0x1f6
  4178c0:	add	x2, x2, #0x246
  4178c4:	b	4178fc <ferror@plt+0x1391c>
  4178c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4178cc:	adrp	x1, 444000 <ferror@plt+0x40020>
  4178d0:	adrp	x2, 444000 <ferror@plt+0x40020>
  4178d4:	add	x0, x0, #0xf7f
  4178d8:	add	x1, x1, #0x1f6
  4178dc:	add	x2, x2, #0x25a
  4178e0:	b	4178fc <ferror@plt+0x1391c>
  4178e4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4178e8:	adrp	x1, 444000 <ferror@plt+0x40020>
  4178ec:	adrp	x2, 444000 <ferror@plt+0x40020>
  4178f0:	add	x0, x0, #0xf7f
  4178f4:	add	x1, x1, #0x1f6
  4178f8:	add	x2, x2, #0x275
  4178fc:	ldp	x20, x19, [sp, #48]
  417900:	ldp	x22, x21, [sp, #32]
  417904:	ldr	x23, [sp, #16]
  417908:	ldp	x29, x30, [sp], #64
  41790c:	b	415dcc <ferror@plt+0x11dec>
  417910:	sub	sp, sp, #0x120
  417914:	stp	x29, x30, [sp, #256]
  417918:	add	x29, sp, #0x100
  41791c:	mov	x9, #0xffffffffffffffc8    	// #-56
  417920:	mov	x10, sp
  417924:	sub	x11, x29, #0x78
  417928:	movk	x9, #0xff80, lsl #32
  41792c:	add	x12, x29, #0x20
  417930:	add	x10, x10, #0x80
  417934:	add	x11, x11, #0x38
  417938:	stp	x10, x9, [x29, #-16]
  41793c:	stp	x12, x11, [x29, #-32]
  417940:	stp	x1, x2, [x29, #-120]
  417944:	stp	x3, x4, [x29, #-104]
  417948:	stp	x5, x6, [x29, #-88]
  41794c:	stur	x7, [x29, #-72]
  417950:	stp	q0, q1, [sp]
  417954:	ldp	q0, q1, [x29, #-32]
  417958:	mov	x8, x0
  41795c:	adrp	x0, 447000 <ferror@plt+0x43020>
  417960:	add	x0, x0, #0xf7f
  417964:	sub	x3, x29, #0x40
  417968:	mov	w1, #0x10                  	// #16
  41796c:	mov	x2, x8
  417970:	str	x28, [sp, #272]
  417974:	stp	q2, q3, [sp, #32]
  417978:	stp	q4, q5, [sp, #64]
  41797c:	stp	q6, q7, [sp, #96]
  417980:	stp	q0, q1, [x29, #-64]
  417984:	bl	4160a0 <ferror@plt+0x120c0>
  417988:	ldr	x28, [sp, #272]
  41798c:	ldp	x29, x30, [sp, #256]
  417990:	add	sp, sp, #0x120
  417994:	ret
  417998:	cbz	x0, 4179bc <ferror@plt+0x139dc>
  41799c:	cbz	x1, 4179d8 <ferror@plt+0x139f8>
  4179a0:	ldr	x8, [x0, #64]
  4179a4:	cbz	x8, 4179b4 <ferror@plt+0x139d4>
  4179a8:	adrp	x0, 444000 <ferror@plt+0x40020>
  4179ac:	add	x0, x0, #0x316
  4179b0:	b	417910 <ferror@plt+0x13930>
  4179b4:	str	x1, [x0, #64]
  4179b8:	ret
  4179bc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4179c0:	adrp	x1, 444000 <ferror@plt+0x40020>
  4179c4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4179c8:	add	x0, x0, #0xf7f
  4179cc:	add	x1, x1, #0x2cf
  4179d0:	add	x2, x2, #0x668
  4179d4:	b	415dcc <ferror@plt+0x11dec>
  4179d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4179dc:	adrp	x1, 444000 <ferror@plt+0x40020>
  4179e0:	adrp	x2, 444000 <ferror@plt+0x40020>
  4179e4:	add	x0, x0, #0xf7f
  4179e8:	add	x1, x1, #0x2cf
  4179ec:	add	x2, x2, #0x238
  4179f0:	b	415dcc <ferror@plt+0x11dec>
  4179f4:	stp	x29, x30, [sp, #-16]!
  4179f8:	mov	x29, sp
  4179fc:	cbz	x0, 417a0c <ferror@plt+0x13a2c>
  417a00:	ldr	x0, [x0, #64]
  417a04:	ldp	x29, x30, [sp], #16
  417a08:	ret
  417a0c:	adrp	x0, 447000 <ferror@plt+0x43020>
  417a10:	adrp	x1, 444000 <ferror@plt+0x40020>
  417a14:	adrp	x2, 442000 <ferror@plt+0x3e020>
  417a18:	add	x0, x0, #0xf7f
  417a1c:	add	x1, x1, #0x343
  417a20:	add	x2, x2, #0x668
  417a24:	bl	415dcc <ferror@plt+0x11dec>
  417a28:	mov	x0, xzr
  417a2c:	ldp	x29, x30, [sp], #16
  417a30:	ret
  417a34:	stp	x29, x30, [sp, #-48]!
  417a38:	stp	x22, x21, [sp, #16]
  417a3c:	stp	x20, x19, [sp, #32]
  417a40:	mov	x29, sp
  417a44:	cbz	x1, 417aec <ferror@plt+0x13b0c>
  417a48:	ldr	x22, [x0, #64]
  417a4c:	mov	x19, x2
  417a50:	mov	x21, x1
  417a54:	mov	x20, x0
  417a58:	cbnz	x22, 417a94 <ferror@plt+0x13ab4>
  417a5c:	mov	w0, #0x68                  	// #104
  417a60:	bl	414c04 <ferror@plt+0x10c24>
  417a64:	mov	x22, x0
  417a68:	mov	x0, xzr
  417a6c:	bl	4209b8 <ferror@plt+0x1c9d8>
  417a70:	str	x0, [x22]
  417a74:	mov	x0, xzr
  417a78:	bl	4209b8 <ferror@plt+0x1c9d8>
  417a7c:	str	x0, [x22, #8]
  417a80:	mov	x0, xzr
  417a84:	bl	4209b8 <ferror@plt+0x1c9d8>
  417a88:	stp	xzr, xzr, [x22, #24]
  417a8c:	str	x0, [x22, #16]
  417a90:	str	x22, [x20, #64]
  417a94:	mov	x0, x22
  417a98:	mov	x1, x21
  417a9c:	bl	417ba4 <ferror@plt+0x13bc4>
  417aa0:	ldr	x20, [x20, #64]
  417aa4:	cbz	x20, 417b08 <ferror@plt+0x13b28>
  417aa8:	mov	x0, x19
  417aac:	bl	4209b8 <ferror@plt+0x1c9d8>
  417ab0:	ldr	x8, [x20, #48]
  417ab4:	mov	x19, x0
  417ab8:	cbz	x8, 417ac4 <ferror@plt+0x13ae4>
  417abc:	ldr	x0, [x20, #56]
  417ac0:	blr	x8
  417ac4:	adrp	x8, 41a000 <ferror@plt+0x16020>
  417ac8:	adrp	x9, 414000 <ferror@plt+0x10020>
  417acc:	add	x8, x8, #0x58
  417ad0:	add	x9, x9, #0xcbc
  417ad4:	str	x8, [x20, #40]
  417ad8:	stp	x9, x19, [x20, #48]
  417adc:	ldp	x20, x19, [sp, #32]
  417ae0:	ldp	x22, x21, [sp, #16]
  417ae4:	ldp	x29, x30, [sp], #48
  417ae8:	ret
  417aec:	adrp	x0, 447000 <ferror@plt+0x43020>
  417af0:	adrp	x1, 444000 <ferror@plt+0x40020>
  417af4:	adrp	x2, 444000 <ferror@plt+0x40020>
  417af8:	add	x0, x0, #0xf7f
  417afc:	add	x1, x1, #0x383
  417b00:	add	x2, x2, #0x3e1
  417b04:	b	417b20 <ferror@plt+0x13b40>
  417b08:	adrp	x0, 447000 <ferror@plt+0x43020>
  417b0c:	adrp	x1, 444000 <ferror@plt+0x40020>
  417b10:	adrp	x2, 444000 <ferror@plt+0x40020>
  417b14:	add	x0, x0, #0xf7f
  417b18:	add	x1, x1, #0x740
  417b1c:	add	x2, x2, #0x238
  417b20:	ldp	x20, x19, [sp, #32]
  417b24:	ldp	x22, x21, [sp, #16]
  417b28:	ldp	x29, x30, [sp], #48
  417b2c:	b	415dcc <ferror@plt+0x11dec>
  417b30:	stp	x29, x30, [sp, #-64]!
  417b34:	stp	x24, x23, [sp, #16]
  417b38:	mov	x23, x0
  417b3c:	mov	w0, #0x68                  	// #104
  417b40:	stp	x22, x21, [sp, #32]
  417b44:	stp	x20, x19, [sp, #48]
  417b48:	mov	x29, sp
  417b4c:	mov	x19, x4
  417b50:	mov	x20, x3
  417b54:	mov	x21, x2
  417b58:	mov	x22, x1
  417b5c:	bl	414c04 <ferror@plt+0x10c24>
  417b60:	mov	x24, x0
  417b64:	mov	x0, x23
  417b68:	bl	4209b8 <ferror@plt+0x1c9d8>
  417b6c:	str	x0, [x24]
  417b70:	mov	x0, x22
  417b74:	bl	4209b8 <ferror@plt+0x1c9d8>
  417b78:	str	x0, [x24, #8]
  417b7c:	mov	x0, x21
  417b80:	bl	4209b8 <ferror@plt+0x1c9d8>
  417b84:	stp	x19, x20, [x24, #24]
  417b88:	str	x0, [x24, #16]
  417b8c:	mov	x0, x24
  417b90:	ldp	x20, x19, [sp, #48]
  417b94:	ldp	x22, x21, [sp, #32]
  417b98:	ldp	x24, x23, [sp, #16]
  417b9c:	ldp	x29, x30, [sp], #64
  417ba0:	ret
  417ba4:	cbz	x1, 417d74 <ferror@plt+0x13d94>
  417ba8:	stp	x29, x30, [sp, #-96]!
  417bac:	stp	x24, x23, [sp, #48]
  417bb0:	stp	x20, x19, [sp, #80]
  417bb4:	mov	x20, x1
  417bb8:	mov	x19, x0
  417bbc:	mov	w23, #0x1                   	// #1
  417bc0:	mov	x8, x1
  417bc4:	str	x27, [sp, #16]
  417bc8:	stp	x26, x25, [sp, #32]
  417bcc:	stp	x22, x21, [sp, #64]
  417bd0:	mov	x29, sp
  417bd4:	ldr	x9, [x8], #48
  417bd8:	sub	x23, x23, #0x1
  417bdc:	cbnz	x9, 417bd4 <ferror@plt+0x13bf4>
  417be0:	ldr	w8, [x19, #72]
  417be4:	ldr	x0, [x19, #64]
  417be8:	mov	w2, #0x30                  	// #48
  417bec:	neg	w21, w23
  417bf0:	sub	w8, w8, w23
  417bf4:	sxtw	x1, w8
  417bf8:	mov	w22, #0x30                  	// #48
  417bfc:	bl	414eb8 <ferror@plt+0x10ed8>
  417c00:	ldrsw	x8, [x19, #72]
  417c04:	str	x0, [x19, #64]
  417c08:	umull	x2, w21, w22
  417c0c:	mov	x1, x20
  417c10:	madd	x0, x8, x22, x0
  417c14:	bl	4034a0 <memcpy@plt>
  417c18:	ldr	w8, [x19, #72]
  417c1c:	cbz	w23, 417d50 <ferror@plt+0x13d70>
  417c20:	adrp	x9, 445000 <ferror@plt+0x41020>
  417c24:	sxtw	x24, w8
  417c28:	ldr	x8, [x19, #64]
  417c2c:	ldr	x27, [x9, #3512]
  417c30:	mov	w25, #0x8                   	// #8
  417c34:	add	x9, x24, x24, lsl #1
  417c38:	adrp	x20, 444000 <ferror@plt+0x40020>
  417c3c:	adrp	x21, 444000 <ferror@plt+0x40020>
  417c40:	adrp	x22, 444000 <ferror@plt+0x40020>
  417c44:	neg	x26, x23
  417c48:	bfi	x25, x9, #4, #60
  417c4c:	add	x20, x20, #0x5d5
  417c50:	add	x21, x21, #0x587
  417c54:	add	x22, x22, #0x540
  417c58:	b	417c74 <ferror@plt+0x13c94>
  417c5c:	ldr	w9, [x19, #72]
  417c60:	add	x24, x24, #0x1
  417c64:	add	x25, x25, #0x30
  417c68:	add	w10, w26, w9
  417c6c:	cmp	x24, w10, sxtw
  417c70:	b.ge	417d48 <ferror@plt+0x13d68>  // b.tcont
  417c74:	ldrb	w1, [x8, x25]
  417c78:	cbz	w1, 417cc4 <ferror@plt+0x13ce4>
  417c7c:	cmp	w1, #0x2d
  417c80:	b.ne	417c9c <ferror@plt+0x13cbc>  // b.any
  417c84:	add	x8, x8, x25
  417c88:	ldr	x3, [x19]
  417c8c:	ldur	x4, [x8, #-8]
  417c90:	mov	w2, #0x2d                  	// #45
  417c94:	mov	x0, x22
  417c98:	b	417cb8 <ferror@plt+0x13cd8>
  417c9c:	ldrh	w9, [x27, w1, uxtw #1]
  417ca0:	tbnz	w9, #6, 417cc4 <ferror@plt+0x13ce4>
  417ca4:	add	x8, x8, x25
  417ca8:	ldr	x3, [x19]
  417cac:	ldur	x4, [x8, #-8]
  417cb0:	mov	x0, x22
  417cb4:	mov	w2, w1
  417cb8:	bl	417910 <ferror@plt+0x13930>
  417cbc:	ldr	x8, [x19, #64]
  417cc0:	strb	wzr, [x8, x25]
  417cc4:	add	x9, x8, x25
  417cc8:	ldr	w1, [x9, #8]
  417ccc:	cbz	w1, 417d00 <ferror@plt+0x13d20>
  417cd0:	ldrb	w9, [x9, #4]
  417cd4:	tbz	w9, #2, 417d00 <ferror@plt+0x13d20>
  417cd8:	add	x8, x8, x25
  417cdc:	ldr	x2, [x19]
  417ce0:	ldur	x3, [x8, #-8]
  417ce4:	mov	x0, x21
  417ce8:	bl	417910 <ferror@plt+0x13930>
  417cec:	ldr	x8, [x19, #64]
  417cf0:	add	x9, x8, x25
  417cf4:	ldr	w10, [x9, #4]
  417cf8:	and	w10, w10, #0xfffffffb
  417cfc:	str	w10, [x9, #4]
  417d00:	add	x9, x8, x25
  417d04:	ldr	w2, [x9, #8]
  417d08:	cmp	w2, #0x3
  417d0c:	b.eq	417c5c <ferror@plt+0x13c7c>  // b.none
  417d10:	ldr	w1, [x9, #4]
  417d14:	tst	w1, #0x38
  417d18:	b.eq	417c5c <ferror@plt+0x13c7c>  // b.none
  417d1c:	add	x8, x8, x25
  417d20:	ldr	x3, [x19]
  417d24:	ldur	x4, [x8, #-8]
  417d28:	mov	x0, x20
  417d2c:	bl	417910 <ferror@plt+0x13930>
  417d30:	ldr	x8, [x19, #64]
  417d34:	add	x9, x8, x25
  417d38:	ldr	w10, [x9, #4]
  417d3c:	and	w10, w10, #0xffffffc7
  417d40:	str	w10, [x9, #4]
  417d44:	b	417c5c <ferror@plt+0x13c7c>
  417d48:	sub	w8, w9, w23
  417d4c:	b	417d54 <ferror@plt+0x13d74>
  417d50:	sub	x8, x8, x23
  417d54:	str	w8, [x19, #72]
  417d58:	ldp	x20, x19, [sp, #80]
  417d5c:	ldp	x22, x21, [sp, #64]
  417d60:	ldp	x24, x23, [sp, #48]
  417d64:	ldp	x26, x25, [sp, #32]
  417d68:	ldr	x27, [sp, #16]
  417d6c:	ldp	x29, x30, [sp], #96
  417d70:	ret
  417d74:	adrp	x0, 447000 <ferror@plt+0x43020>
  417d78:	adrp	x1, 444000 <ferror@plt+0x40020>
  417d7c:	adrp	x2, 444000 <ferror@plt+0x40020>
  417d80:	add	x0, x0, #0xf7f
  417d84:	add	x1, x1, #0x4fa
  417d88:	add	x2, x2, #0x3e1
  417d8c:	b	415dcc <ferror@plt+0x11dec>
  417d90:	cbz	x0, 417de4 <ferror@plt+0x13e04>
  417d94:	stp	x29, x30, [sp, #-32]!
  417d98:	stp	x20, x19, [sp, #16]
  417d9c:	mov	x19, x0
  417da0:	mov	x0, x1
  417da4:	mov	x29, sp
  417da8:	bl	4209b8 <ferror@plt+0x1c9d8>
  417dac:	ldr	x8, [x19, #48]
  417db0:	mov	x20, x0
  417db4:	cbz	x8, 417dc0 <ferror@plt+0x13de0>
  417db8:	ldr	x0, [x19, #56]
  417dbc:	blr	x8
  417dc0:	adrp	x8, 41a000 <ferror@plt+0x16020>
  417dc4:	adrp	x9, 414000 <ferror@plt+0x10020>
  417dc8:	add	x8, x8, #0x58
  417dcc:	add	x9, x9, #0xcbc
  417dd0:	str	x8, [x19, #40]
  417dd4:	stp	x9, x20, [x19, #48]
  417dd8:	ldp	x20, x19, [sp, #16]
  417ddc:	ldp	x29, x30, [sp], #32
  417de0:	ret
  417de4:	adrp	x0, 447000 <ferror@plt+0x43020>
  417de8:	adrp	x1, 444000 <ferror@plt+0x40020>
  417dec:	adrp	x2, 444000 <ferror@plt+0x40020>
  417df0:	add	x0, x0, #0xf7f
  417df4:	add	x1, x1, #0x740
  417df8:	add	x2, x2, #0x238
  417dfc:	b	415dcc <ferror@plt+0x11dec>
  417e00:	stp	x29, x30, [sp, #-96]!
  417e04:	stp	x28, x27, [sp, #16]
  417e08:	stp	x26, x25, [sp, #32]
  417e0c:	stp	x24, x23, [sp, #48]
  417e10:	stp	x22, x21, [sp, #64]
  417e14:	stp	x20, x19, [sp, #80]
  417e18:	mov	x29, sp
  417e1c:	sub	sp, sp, #0x430
  417e20:	mov	x26, x0
  417e24:	mov	w0, #0x400                 	// #1024
  417e28:	mov	x19, x2
  417e2c:	str	w1, [sp, #4]
  417e30:	bl	423078 <ferror@plt+0x1f098>
  417e34:	ldr	x8, [x26, #64]
  417e38:	mov	x23, x0
  417e3c:	cbz	x8, 417e70 <ferror@plt+0x13e90>
  417e40:	ldrsw	x9, [x8, #72]
  417e44:	cmp	w9, #0x1
  417e48:	b.lt	417e70 <ferror@plt+0x13e90>  // b.tstop
  417e4c:	ldr	x10, [x8, #64]
  417e50:	mov	x11, xzr
  417e54:	ldr	x12, [x10]
  417e58:	ldrb	w12, [x12]
  417e5c:	cbz	w12, 4181e4 <ferror@plt+0x14204>
  417e60:	add	x11, x11, #0x1
  417e64:	cmp	x11, x9
  417e68:	add	x10, x10, #0x30
  417e6c:	b.lt	417e54 <ferror@plt+0x13e74>  // b.tstop
  417e70:	mov	x21, xzr
  417e74:	bl	430234 <ferror@plt+0x2c254>
  417e78:	adrp	x1, 444000 <ferror@plt+0x40020>
  417e7c:	adrp	x2, 444000 <ferror@plt+0x40020>
  417e80:	adrp	x4, 444000 <ferror@plt+0x40020>
  417e84:	mov	x3, x0
  417e88:	add	x1, x1, #0x3f1
  417e8c:	add	x2, x2, #0x3fc
  417e90:	add	x4, x4, #0x403
  417e94:	mov	x0, x23
  417e98:	bl	4249ac <ferror@plt+0x209cc>
  417e9c:	cbz	x21, 417ebc <ferror@plt+0x13edc>
  417ea0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  417ea4:	add	x1, x1, #0xfa8
  417ea8:	mov	x0, x23
  417eac:	bl	423584 <ferror@plt+0x1f5a4>
  417eb0:	mov	x0, x23
  417eb4:	mov	x1, x21
  417eb8:	bl	423584 <ferror@plt+0x1f5a4>
  417ebc:	ldr	x8, [x26, #8]
  417ec0:	cbz	x8, 417efc <ferror@plt+0x13f1c>
  417ec4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  417ec8:	add	x1, x1, #0xfa8
  417ecc:	mov	x0, x23
  417ed0:	bl	423584 <ferror@plt+0x1f5a4>
  417ed4:	ldr	x9, [x26, #32]
  417ed8:	ldr	x8, [x26, #8]
  417edc:	cbz	x9, 417ef0 <ferror@plt+0x13f10>
  417ee0:	ldr	x1, [x26, #48]
  417ee4:	mov	x0, x8
  417ee8:	blr	x9
  417eec:	mov	x8, x0
  417ef0:	mov	x0, x23
  417ef4:	mov	x1, x8
  417ef8:	bl	423584 <ferror@plt+0x1f5a4>
  417efc:	adrp	x1, 444000 <ferror@plt+0x40020>
  417f00:	add	x1, x1, #0x40f
  417f04:	mov	x0, x23
  417f08:	bl	423584 <ferror@plt+0x1f5a4>
  417f0c:	ldr	x8, [x26, #16]
  417f10:	cbz	x8, 417f48 <ferror@plt+0x13f68>
  417f14:	ldr	x9, [x26, #32]
  417f18:	cbz	x9, 417f2c <ferror@plt+0x13f4c>
  417f1c:	ldr	x1, [x26, #48]
  417f20:	mov	x0, x8
  417f24:	blr	x9
  417f28:	mov	x8, x0
  417f2c:	mov	x0, x23
  417f30:	mov	x1, x8
  417f34:	bl	423584 <ferror@plt+0x1f5a4>
  417f38:	adrp	x1, 444000 <ferror@plt+0x40020>
  417f3c:	add	x1, x1, #0x40f
  417f40:	mov	x0, x23
  417f44:	bl	423584 <ferror@plt+0x1f5a4>
  417f48:	add	x0, sp, #0x28
  417f4c:	mov	w2, #0x400                 	// #1024
  417f50:	mov	w1, wzr
  417f54:	str	x19, [sp, #8]
  417f58:	bl	4038d0 <memset@plt>
  417f5c:	adrp	x0, 40d000 <ferror@plt+0x9020>
  417f60:	adrp	x1, 40d000 <ferror@plt+0x9020>
  417f64:	add	x0, x0, #0x988
  417f68:	add	x1, x1, #0x96c
  417f6c:	bl	40bffc <ferror@plt+0x801c>
  417f70:	adrp	x3, 414000 <ferror@plt+0x10020>
  417f74:	mov	x24, x0
  417f78:	add	x3, x3, #0xcbc
  417f7c:	mov	x0, xzr
  417f80:	mov	x1, xzr
  417f84:	mov	x2, xzr
  417f88:	bl	40c088 <ferror@plt+0x80a8>
  417f8c:	ldr	x8, [x26, #64]
  417f90:	str	x0, [sp, #32]
  417f94:	cbz	x8, 418000 <ferror@plt+0x14020>
  417f98:	ldr	w9, [x8, #72]
  417f9c:	cmp	w9, #0x1
  417fa0:	b.lt	418000 <ferror@plt+0x14020>  // b.tstop
  417fa4:	mov	x19, xzr
  417fa8:	mov	x20, xzr
  417fac:	add	x21, sp, #0x28
  417fb0:	mov	w22, #0x1                   	// #1
  417fb4:	b	417fd4 <ferror@plt+0x13ff4>
  417fb8:	str	w22, [x21, x8, lsl #2]
  417fbc:	ldr	x8, [x26, #64]
  417fc0:	add	x20, x20, #0x1
  417fc4:	add	x19, x19, #0x30
  417fc8:	ldrsw	x9, [x8, #72]
  417fcc:	cmp	x20, x9
  417fd0:	b.ge	418000 <ferror@plt+0x14020>  // b.tcont
  417fd4:	ldr	x8, [x8, #64]
  417fd8:	mov	x0, x24
  417fdc:	add	x25, x8, x19
  417fe0:	ldr	x1, [x25]
  417fe4:	mov	x2, x25
  417fe8:	bl	40cbd4 <ferror@plt+0x8bf4>
  417fec:	ldrb	w8, [x25, #8]
  417ff0:	ldr	w9, [x21, x8, lsl #2]
  417ff4:	cbz	w9, 417fb8 <ferror@plt+0x13fd8>
  417ff8:	strb	wzr, [x25, #8]
  417ffc:	b	417fbc <ferror@plt+0x13fdc>
  418000:	stp	x23, x26, [sp, #16]
  418004:	ldr	x20, [x26]
  418008:	cbz	x20, 4180cc <ferror@plt+0x140ec>
  41800c:	adrp	x25, 444000 <ferror@plt+0x40020>
  418010:	add	x22, sp, #0x28
  418014:	mov	w23, #0x1                   	// #1
  418018:	add	x25, x25, #0x412
  41801c:	b	418028 <ferror@plt+0x14048>
  418020:	ldr	x20, [x20, #8]
  418024:	cbz	x20, 4180cc <ferror@plt+0x140ec>
  418028:	ldr	x27, [x20]
  41802c:	ldr	w8, [x27, #72]
  418030:	cmp	w8, #0x1
  418034:	b.lt	418020 <ferror@plt+0x14040>  // b.tstop
  418038:	mov	x28, xzr
  41803c:	mov	x19, xzr
  418040:	b	41805c <ferror@plt+0x1407c>
  418044:	str	w23, [x22, x9, lsl #2]
  418048:	ldrsw	x8, [x27, #72]
  41804c:	add	x19, x19, #0x1
  418050:	add	x28, x28, #0x30
  418054:	cmp	x19, x8
  418058:	b.ge	418020 <ferror@plt+0x14040>  // b.tcont
  41805c:	ldr	x21, [x27, #64]
  418060:	mov	x0, x24
  418064:	ldr	x1, [x21, x28]
  418068:	bl	40c928 <ferror@plt+0x8948>
  41806c:	cbz	x0, 41809c <ferror@plt+0x140bc>
  418070:	add	x26, x21, x28
  418074:	ldrb	w8, [x26, #12]
  418078:	tbnz	w8, #6, 41809c <ferror@plt+0x140bc>
  41807c:	ldr	x1, [x27]
  418080:	ldr	x2, [x26]
  418084:	mov	x0, x25
  418088:	bl	420b78 <ferror@plt+0x1cb98>
  41808c:	mov	x2, x0
  418090:	ldr	x0, [sp, #32]
  418094:	mov	x1, x26
  418098:	b	4180a8 <ferror@plt+0x140c8>
  41809c:	add	x2, x21, x28
  4180a0:	ldr	x1, [x2]
  4180a4:	mov	x0, x24
  4180a8:	bl	40cbd4 <ferror@plt+0x8bf4>
  4180ac:	add	x8, x21, x28
  4180b0:	ldrb	w9, [x8, #8]
  4180b4:	ldr	w10, [x22, x9, lsl #2]
  4180b8:	cbz	w10, 418044 <ferror@plt+0x14064>
  4180bc:	ldrb	w10, [x8, #12]
  4180c0:	tbnz	w10, #6, 418044 <ferror@plt+0x14064>
  4180c4:	strb	wzr, [x8, #8]
  4180c8:	b	418048 <ferror@plt+0x14068>
  4180cc:	mov	x0, x24
  4180d0:	bl	40c7b0 <ferror@plt+0x87d0>
  4180d4:	ldr	x28, [sp, #24]
  4180d8:	adrp	x22, 45e000 <ferror@plt+0x5a020>
  4180dc:	ldrb	w8, [x28, #56]
  4180e0:	ldr	x27, [x28]
  4180e4:	tbnz	w8, #0, 4180f0 <ferror@plt+0x14110>
  4180e8:	mov	w25, wzr
  4180ec:	b	4181b8 <ferror@plt+0x141d8>
  4180f0:	ldr	x20, [x22, #4064]
  4180f4:	adrp	x24, 444000 <ferror@plt+0x40020>
  4180f8:	mov	x25, xzr
  4180fc:	add	x24, x24, #0x418
  418100:	mov	w21, #0x2d                  	// #45
  418104:	mov	w19, #0x1                   	// #1
  418108:	mov	x0, x24
  41810c:	bl	42ca40 <ferror@plt+0x28a60>
  418110:	mov	w26, w0
  418114:	bl	42a9c0 <ferror@plt+0x269e0>
  418118:	cbnz	w0, 418148 <ferror@plt+0x14168>
  41811c:	mov	w0, w26
  418120:	bl	42aa80 <ferror@plt+0x26aa0>
  418124:	cmp	w0, #0x0
  418128:	cinc	x8, x19, ne  // ne = any
  41812c:	and	x9, x21, #0xff
  418130:	ldrb	w9, [x20, x9]
  418134:	add	x25, x8, x25
  418138:	add	x24, x24, x9
  41813c:	ldrb	w21, [x24]
  418140:	cbnz	w21, 418108 <ferror@plt+0x14128>
  418144:	b	418150 <ferror@plt+0x14170>
  418148:	mov	x8, xzr
  41814c:	b	41812c <ferror@plt+0x1414c>
  418150:	cbz	x27, 4181b8 <ferror@plt+0x141d8>
  418154:	adrp	x24, 444000 <ferror@plt+0x40020>
  418158:	mov	x19, xzr
  41815c:	add	x24, x24, #0x423
  418160:	mov	w23, #0x2d                  	// #45
  418164:	mov	w21, #0x1                   	// #1
  418168:	mov	x0, x24
  41816c:	bl	42ca40 <ferror@plt+0x28a60>
  418170:	mov	w26, w0
  418174:	bl	42a9c0 <ferror@plt+0x269e0>
  418178:	cbnz	w0, 4181a8 <ferror@plt+0x141c8>
  41817c:	mov	w0, w26
  418180:	bl	42aa80 <ferror@plt+0x26aa0>
  418184:	cmp	w0, #0x0
  418188:	cinc	x8, x21, ne  // ne = any
  41818c:	and	x9, x23, #0xff
  418190:	ldrb	w9, [x20, x9]
  418194:	add	x19, x8, x19
  418198:	add	x24, x24, x9
  41819c:	ldrb	w23, [x24]
  4181a0:	cbnz	w23, 418168 <ferror@plt+0x14188>
  4181a4:	b	4181b0 <ferror@plt+0x141d0>
  4181a8:	mov	x8, xzr
  4181ac:	b	41818c <ferror@plt+0x141ac>
  4181b0:	cmp	w25, w19
  4181b4:	csel	w25, w25, w19, gt
  4181b8:	ldr	x0, [x28, #64]
  4181bc:	ldr	x21, [sp, #32]
  4181c0:	cbz	x0, 4181d4 <ferror@plt+0x141f4>
  4181c4:	mov	x1, x21
  4181c8:	bl	4188b8 <ferror@plt+0x148d8>
  4181cc:	cmp	w25, w0
  4181d0:	csel	w25, w25, w0, gt
  4181d4:	cbz	x27, 418314 <ferror@plt+0x14334>
  4181d8:	ldr	x23, [x22, #4064]
  4181dc:	mov	w22, #0x1                   	// #1
  4181e0:	b	418254 <ferror@plt+0x14274>
  4181e4:	ldr	x9, [x8, #40]
  4181e8:	ldr	x21, [x10, #40]
  4181ec:	cbz	x9, 417e74 <ferror@plt+0x13e94>
  4181f0:	ldr	x1, [x8, #56]
  4181f4:	mov	x0, x21
  4181f8:	blr	x9
  4181fc:	mov	x21, x0
  418200:	b	417e74 <ferror@plt+0x13e94>
  418204:	adrp	x0, 447000 <ferror@plt+0x43020>
  418208:	adrp	x1, 444000 <ferror@plt+0x40020>
  41820c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  418210:	add	x0, x0, #0xf7f
  418214:	add	x1, x1, #0x943
  418218:	add	x2, x2, #0xf5d
  41821c:	bl	415dcc <ferror@plt+0x11dec>
  418220:	mov	x19, xzr
  418224:	ldr	x21, [sp, #32]
  418228:	add	w8, w19, w20
  41822c:	cmp	w25, w8
  418230:	csel	w25, w25, w8, gt
  418234:	mov	x0, x28
  418238:	mov	x1, x21
  41823c:	bl	4188b8 <ferror@plt+0x148d8>
  418240:	ldr	x27, [x27, #8]
  418244:	ldr	x28, [sp, #24]
  418248:	cmp	w25, w0
  41824c:	csel	w25, w25, w0, gt
  418250:	cbz	x27, 418314 <ferror@plt+0x14334>
  418254:	ldrb	w8, [x28, #56]
  418258:	ldr	x28, [x27]
  41825c:	tbz	w8, #0, 418234 <ferror@plt+0x14254>
  418260:	adrp	x24, 444000 <ferror@plt+0x40020>
  418264:	mov	x20, xzr
  418268:	mov	w19, #0x2d                  	// #45
  41826c:	add	x24, x24, #0x42e
  418270:	mov	x0, x24
  418274:	bl	42ca40 <ferror@plt+0x28a60>
  418278:	mov	w26, w0
  41827c:	bl	42a9c0 <ferror@plt+0x269e0>
  418280:	cbnz	w0, 4182b0 <ferror@plt+0x142d0>
  418284:	mov	w0, w26
  418288:	bl	42aa80 <ferror@plt+0x26aa0>
  41828c:	cmp	w0, #0x0
  418290:	cinc	x8, x22, ne  // ne = any
  418294:	and	x9, x19, #0xff
  418298:	ldrb	w9, [x23, x9]
  41829c:	add	x20, x8, x20
  4182a0:	add	x24, x24, x9
  4182a4:	ldrb	w19, [x24]
  4182a8:	cbnz	w19, 418270 <ferror@plt+0x14290>
  4182ac:	b	4182b8 <ferror@plt+0x142d8>
  4182b0:	mov	x8, xzr
  4182b4:	b	418294 <ferror@plt+0x142b4>
  4182b8:	ldr	x24, [x28]
  4182bc:	cbz	x24, 418204 <ferror@plt+0x14224>
  4182c0:	ldrb	w21, [x24]
  4182c4:	cbz	w21, 418220 <ferror@plt+0x14240>
  4182c8:	mov	x19, xzr
  4182cc:	mov	x0, x24
  4182d0:	bl	42ca40 <ferror@plt+0x28a60>
  4182d4:	mov	w26, w0
  4182d8:	bl	42a9c0 <ferror@plt+0x269e0>
  4182dc:	cbnz	w0, 41830c <ferror@plt+0x1432c>
  4182e0:	mov	w0, w26
  4182e4:	bl	42aa80 <ferror@plt+0x26aa0>
  4182e8:	cmp	w0, #0x0
  4182ec:	cinc	x8, x22, ne  // ne = any
  4182f0:	and	x9, x21, #0xff
  4182f4:	ldrb	w9, [x23, x9]
  4182f8:	add	x19, x8, x19
  4182fc:	add	x24, x24, x9
  418300:	ldrb	w21, [x24]
  418304:	cbnz	w21, 4182cc <ferror@plt+0x142ec>
  418308:	b	418224 <ferror@plt+0x14244>
  41830c:	mov	x8, xzr
  418310:	b	4182f0 <ferror@plt+0x14310>
  418314:	ldr	x22, [sp, #8]
  418318:	add	w24, w25, #0x4
  41831c:	cbz	x22, 4183f0 <ferror@plt+0x14410>
  418320:	ldr	w8, [x22, #72]
  418324:	ldr	x27, [sp, #16]
  418328:	ldr	w23, [sp, #4]
  41832c:	cmp	w8, #0x1
  418330:	b.lt	418694 <ferror@plt+0x146b4>  // b.tstop
  418334:	ldr	x9, [x22, #64]
  418338:	b	418348 <ferror@plt+0x14368>
  41833c:	subs	x8, x8, #0x1
  418340:	add	x9, x9, #0x30
  418344:	b.eq	418694 <ferror@plt+0x146b4>  // b.none
  418348:	ldr	x10, [x9]
  41834c:	ldrb	w10, [x10]
  418350:	cbz	w10, 41833c <ferror@plt+0x1435c>
  418354:	ldrb	w10, [x9, #12]
  418358:	tst	w10, #0x3
  41835c:	b.ne	41833c <ferror@plt+0x1435c>  // b.any
  418360:	ldr	x9, [x22, #40]
  418364:	ldr	x8, [x22, #8]
  418368:	cbz	x9, 41837c <ferror@plt+0x1439c>
  41836c:	ldr	x1, [x22, #56]
  418370:	mov	x0, x8
  418374:	blr	x9
  418378:	mov	x8, x0
  41837c:	mov	x0, x27
  418380:	mov	x1, x8
  418384:	bl	423584 <ferror@plt+0x1f5a4>
  418388:	adrp	x1, 444000 <ferror@plt+0x40020>
  41838c:	add	x1, x1, #0x410
  418390:	mov	x0, x27
  418394:	bl	423584 <ferror@plt+0x1f5a4>
  418398:	ldr	w8, [x22, #72]
  41839c:	cmp	w8, #0x1
  4183a0:	b.lt	4183dc <ferror@plt+0x143fc>  // b.tstop
  4183a4:	mov	x19, xzr
  4183a8:	mov	x20, xzr
  4183ac:	ldr	x8, [x22, #64]
  4183b0:	mov	x0, x22
  4183b4:	mov	w1, w24
  4183b8:	mov	x3, x27
  4183bc:	add	x2, x8, x19
  4183c0:	mov	x4, x21
  4183c4:	bl	418ac8 <ferror@plt+0x14ae8>
  4183c8:	ldrsw	x8, [x22, #72]
  4183cc:	add	x20, x20, #0x1
  4183d0:	add	x19, x19, #0x30
  4183d4:	cmp	x20, x8
  4183d8:	b.lt	4183ac <ferror@plt+0x143cc>  // b.tstop
  4183dc:	adrp	x1, 444000 <ferror@plt+0x40020>
  4183e0:	add	x1, x1, #0x410
  4183e4:	mov	x0, x27
  4183e8:	bl	423584 <ferror@plt+0x1f5a4>
  4183ec:	b	418694 <ferror@plt+0x146b4>
  4183f0:	ldrb	w8, [x28, #56]
  4183f4:	ldr	x27, [sp, #16]
  4183f8:	ldr	w23, [sp, #4]
  4183fc:	tbz	w8, #0, 4185b8 <ferror@plt+0x145d8>
  418400:	ldr	x10, [x28, #64]
  418404:	ldr	x28, [x28]
  418408:	cbz	x10, 41843c <ferror@plt+0x1445c>
  41840c:	ldrsw	x8, [x10, #72]
  418410:	cbz	w8, 41843c <ferror@plt+0x1445c>
  418414:	ldr	x10, [x10, #64]
  418418:	mov	x9, xzr
  41841c:	add	x10, x10, #0x8
  418420:	ldrb	w11, [x10]
  418424:	cmp	w11, #0x68
  418428:	b.eq	418488 <ferror@plt+0x144a8>  // b.none
  41842c:	add	x9, x9, #0x1
  418430:	cmp	x9, x8
  418434:	add	x10, x10, #0x30
  418438:	b.cc	418420 <ferror@plt+0x14440>  // b.lo, b.ul, b.last
  41843c:	cbz	x28, 418574 <ferror@plt+0x14594>
  418440:	mov	x8, x28
  418444:	b	418450 <ferror@plt+0x14470>
  418448:	ldr	x8, [x8, #8]
  41844c:	cbz	x8, 4188b0 <ferror@plt+0x148d0>
  418450:	ldr	x11, [x8]
  418454:	ldrsw	x9, [x11, #72]
  418458:	cbz	w9, 418448 <ferror@plt+0x14468>
  41845c:	ldr	x11, [x11, #64]
  418460:	mov	x10, xzr
  418464:	add	x11, x11, #0x8
  418468:	ldrb	w12, [x11]
  41846c:	cmp	w12, #0x68
  418470:	b.eq	418488 <ferror@plt+0x144a8>  // b.none
  418474:	add	x10, x10, #0x1
  418478:	cmp	x10, x9
  41847c:	add	x11, x11, #0x30
  418480:	b.cc	418468 <ferror@plt+0x14488>  // b.lo, b.ul, b.last
  418484:	b	418448 <ferror@plt+0x14468>
  418488:	mov	w3, #0x3f                  	// #63
  41848c:	adrp	x1, 444000 <ferror@plt+0x40020>
  418490:	adrp	x2, 444000 <ferror@plt+0x40020>
  418494:	adrp	x5, 444000 <ferror@plt+0x40020>
  418498:	adrp	x6, 444000 <ferror@plt+0x40020>
  41849c:	add	x1, x1, #0x436
  4184a0:	add	x2, x2, #0x44b
  4184a4:	add	x5, x5, #0x41e
  4184a8:	add	x6, x6, #0x459
  4184ac:	mov	x0, x27
  4184b0:	mov	w4, w25
  4184b4:	bl	4249ac <ferror@plt+0x209cc>
  4184b8:	cbz	x28, 4185a4 <ferror@plt+0x145c4>
  4184bc:	adrp	x1, 444000 <ferror@plt+0x40020>
  4184c0:	adrp	x3, 444000 <ferror@plt+0x40020>
  4184c4:	adrp	x4, 444000 <ferror@plt+0x40020>
  4184c8:	add	x1, x1, #0x46b
  4184cc:	add	x3, x3, #0x425
  4184d0:	add	x4, x4, #0x478
  4184d4:	mov	x0, x27
  4184d8:	mov	w2, w24
  4184dc:	bl	4249ac <ferror@plt+0x209cc>
  4184e0:	adrp	x26, 444000 <ferror@plt+0x40020>
  4184e4:	sub	w25, w25, #0x1
  4184e8:	add	x26, x26, #0x48e
  4184ec:	b	418510 <ferror@plt+0x14530>
  4184f0:	ldr	x0, [sp, #16]
  4184f4:	mov	x1, x26
  4184f8:	mov	w2, w25
  4184fc:	mov	x3, x27
  418500:	mov	x27, x0
  418504:	bl	4249ac <ferror@plt+0x209cc>
  418508:	ldr	x28, [x28, #8]
  41850c:	cbz	x28, 4185a4 <ferror@plt+0x145c4>
  418510:	ldr	x8, [x28]
  418514:	cbz	x8, 418508 <ferror@plt+0x14528>
  418518:	ldr	w9, [x8, #72]
  41851c:	cmp	w9, #0x1
  418520:	b.lt	418508 <ferror@plt+0x14528>  // b.tstop
  418524:	ldr	x10, [x8, #64]
  418528:	b	418538 <ferror@plt+0x14558>
  41852c:	subs	x9, x9, #0x1
  418530:	add	x10, x10, #0x30
  418534:	b.eq	418508 <ferror@plt+0x14528>  // b.none
  418538:	ldr	x11, [x10]
  41853c:	ldrb	w11, [x11]
  418540:	cbz	w11, 41852c <ferror@plt+0x1454c>
  418544:	ldrb	w11, [x10, #12]
  418548:	tst	w11, #0x3
  41854c:	b.ne	41852c <ferror@plt+0x1454c>  // b.any
  418550:	ldr	x27, [x8]
  418554:	ldr	x9, [x8, #40]
  418558:	ldr	x4, [x8, #16]
  41855c:	cbz	x9, 4184f0 <ferror@plt+0x14510>
  418560:	ldr	x1, [x8, #56]
  418564:	mov	x0, x4
  418568:	blr	x9
  41856c:	mov	x4, x0
  418570:	b	4184f0 <ferror@plt+0x14510>
  418574:	adrp	x1, 444000 <ferror@plt+0x40020>
  418578:	adrp	x2, 444000 <ferror@plt+0x40020>
  41857c:	adrp	x5, 444000 <ferror@plt+0x40020>
  418580:	adrp	x6, 444000 <ferror@plt+0x40020>
  418584:	add	x1, x1, #0x436
  418588:	add	x2, x2, #0x44b
  41858c:	add	x5, x5, #0x41e
  418590:	add	x6, x6, #0x459
  418594:	mov	w3, #0x68                  	// #104
  418598:	mov	x0, x27
  41859c:	mov	w4, w25
  4185a0:	bl	4249ac <ferror@plt+0x209cc>
  4185a4:	adrp	x1, 444000 <ferror@plt+0x40020>
  4185a8:	add	x1, x1, #0x410
  4185ac:	mov	x0, x27
  4185b0:	bl	423584 <ferror@plt+0x1f5a4>
  4185b4:	ldr	x28, [sp, #24]
  4185b8:	cbnz	w23, 41869c <ferror@plt+0x146bc>
  4185bc:	ldr	x20, [x28]
  4185c0:	cbz	x20, 418694 <ferror@plt+0x146b4>
  4185c4:	adrp	x25, 444000 <ferror@plt+0x40020>
  4185c8:	add	x25, x25, #0x410
  4185cc:	b	4185e8 <ferror@plt+0x14608>
  4185d0:	mov	x0, x27
  4185d4:	mov	x1, x25
  4185d8:	bl	423584 <ferror@plt+0x1f5a4>
  4185dc:	ldr	x21, [sp, #32]
  4185e0:	ldr	x20, [x20, #8]
  4185e4:	cbz	x20, 418694 <ferror@plt+0x146b4>
  4185e8:	ldr	x26, [x20]
  4185ec:	cbz	x26, 4185e0 <ferror@plt+0x14600>
  4185f0:	ldr	w8, [x26, #72]
  4185f4:	cmp	w8, #0x1
  4185f8:	b.lt	4185e0 <ferror@plt+0x14600>  // b.tstop
  4185fc:	ldr	x9, [x26, #64]
  418600:	b	418610 <ferror@plt+0x14630>
  418604:	subs	x8, x8, #0x1
  418608:	add	x9, x9, #0x30
  41860c:	b.eq	4185e0 <ferror@plt+0x14600>  // b.none
  418610:	ldr	x10, [x9]
  418614:	ldrb	w10, [x10]
  418618:	cbz	w10, 418604 <ferror@plt+0x14624>
  41861c:	ldrb	w10, [x9, #12]
  418620:	tst	w10, #0x3
  418624:	b.ne	418604 <ferror@plt+0x14624>  // b.any
  418628:	ldr	x1, [x26, #8]
  41862c:	mov	x0, x27
  418630:	bl	423584 <ferror@plt+0x1f5a4>
  418634:	mov	x0, x27
  418638:	mov	x1, x25
  41863c:	bl	423584 <ferror@plt+0x1f5a4>
  418640:	ldr	w8, [x26, #72]
  418644:	cmp	w8, #0x1
  418648:	b.lt	4185d0 <ferror@plt+0x145f0>  // b.tstop
  41864c:	mov	x19, xzr
  418650:	mov	x21, xzr
  418654:	b	418668 <ferror@plt+0x14688>
  418658:	add	x21, x21, #0x1
  41865c:	cmp	x21, w8, sxtw
  418660:	add	x19, x19, #0x30
  418664:	b.ge	4185d0 <ferror@plt+0x145f0>  // b.tcont
  418668:	ldr	x9, [x26, #64]
  41866c:	add	x2, x9, x19
  418670:	ldrb	w9, [x2, #12]
  418674:	tbnz	w9, #1, 418658 <ferror@plt+0x14678>
  418678:	ldr	x4, [sp, #32]
  41867c:	mov	x0, x26
  418680:	mov	w1, w24
  418684:	mov	x3, x27
  418688:	bl	418ac8 <ferror@plt+0x14ae8>
  41868c:	ldr	w8, [x26, #72]
  418690:	b	418658 <ferror@plt+0x14678>
  418694:	cbnz	w23, 41869c <ferror@plt+0x146bc>
  418698:	cbnz	x22, 4187e4 <ferror@plt+0x14804>
  41869c:	ldr	x8, [x28, #64]
  4186a0:	cbz	x8, 4186e0 <ferror@plt+0x14700>
  4186a4:	ldr	w9, [x8, #72]
  4186a8:	cmp	w9, #0x1
  4186ac:	b.lt	4186e0 <ferror@plt+0x14700>  // b.tstop
  4186b0:	ldr	x10, [x8, #64]
  4186b4:	b	4186c4 <ferror@plt+0x146e4>
  4186b8:	subs	x9, x9, #0x1
  4186bc:	add	x10, x10, #0x30
  4186c0:	b.eq	4186e0 <ferror@plt+0x14700>  // b.none
  4186c4:	ldr	x11, [x10]
  4186c8:	ldrb	w11, [x11]
  4186cc:	cbz	w11, 4186b8 <ferror@plt+0x146d8>
  4186d0:	ldrb	w11, [x10, #12]
  4186d4:	tbnz	w11, #0, 4186b8 <ferror@plt+0x146d8>
  4186d8:	ldr	x23, [x28]
  4186dc:	b	418764 <ferror@plt+0x14784>
  4186e0:	ldr	x23, [x28]
  4186e4:	cbz	x23, 4187e4 <ferror@plt+0x14804>
  4186e8:	mov	x9, x23
  4186ec:	b	4186f8 <ferror@plt+0x14718>
  4186f0:	ldr	x9, [x9, #8]
  4186f4:	cbz	x9, 4187e4 <ferror@plt+0x14804>
  4186f8:	ldr	x12, [x9]
  4186fc:	cbz	x12, 4186f0 <ferror@plt+0x14710>
  418700:	ldr	w10, [x12, #72]
  418704:	cmp	w10, #0x1
  418708:	b.lt	4186f0 <ferror@plt+0x14710>  // b.tstop
  41870c:	ldr	x11, [x12, #64]
  418710:	cmp	x8, x12
  418714:	b.ne	418728 <ferror@plt+0x14748>  // b.any
  418718:	b	418750 <ferror@plt+0x14770>
  41871c:	subs	x10, x10, #0x1
  418720:	add	x11, x11, #0x30
  418724:	b.eq	4186f0 <ferror@plt+0x14710>  // b.none
  418728:	ldr	w12, [x11, #12]
  41872c:	tbz	w12, #1, 41871c <ferror@plt+0x1473c>
  418730:	tbnz	w12, #0, 41871c <ferror@plt+0x1473c>
  418734:	ldr	x12, [x11]
  418738:	ldrb	w12, [x12]
  41873c:	cbz	w12, 41871c <ferror@plt+0x1473c>
  418740:	b	418764 <ferror@plt+0x14784>
  418744:	subs	x10, x10, #0x1
  418748:	add	x11, x11, #0x30
  41874c:	b.eq	4186f0 <ferror@plt+0x14710>  // b.none
  418750:	ldr	x12, [x11]
  418754:	ldrb	w12, [x12]
  418758:	cbz	w12, 418744 <ferror@plt+0x14764>
  41875c:	ldrb	w12, [x11, #12]
  418760:	tbnz	w12, #0, 418744 <ferror@plt+0x14764>
  418764:	adrp	x1, 444000 <ferror@plt+0x40020>
  418768:	add	x1, x1, #0x4a0
  41876c:	mov	x0, x27
  418770:	bl	423584 <ferror@plt+0x1f5a4>
  418774:	adrp	x1, 444000 <ferror@plt+0x40020>
  418778:	add	x1, x1, #0x410
  41877c:	mov	x0, x27
  418780:	bl	423584 <ferror@plt+0x1f5a4>
  418784:	ldr	x0, [x28, #64]
  418788:	cbz	x0, 4187d0 <ferror@plt+0x147f0>
  41878c:	ldr	w8, [x0, #72]
  418790:	cmp	w8, #0x1
  418794:	b.lt	4187d0 <ferror@plt+0x147f0>  // b.tstop
  418798:	mov	x19, xzr
  41879c:	mov	x20, xzr
  4187a0:	ldr	x8, [x0, #64]
  4187a4:	mov	w1, w24
  4187a8:	mov	x3, x27
  4187ac:	mov	x4, x21
  4187b0:	add	x2, x8, x19
  4187b4:	bl	418ac8 <ferror@plt+0x14ae8>
  4187b8:	ldr	x0, [x28, #64]
  4187bc:	add	x20, x20, #0x1
  4187c0:	add	x19, x19, #0x30
  4187c4:	ldrsw	x8, [x0, #72]
  4187c8:	cmp	x20, x8
  4187cc:	b.lt	4187a0 <ferror@plt+0x147c0>  // b.tstop
  4187d0:	cbnz	x23, 418858 <ferror@plt+0x14878>
  4187d4:	adrp	x1, 444000 <ferror@plt+0x40020>
  4187d8:	add	x1, x1, #0x410
  4187dc:	mov	x0, x27
  4187e0:	bl	423584 <ferror@plt+0x1f5a4>
  4187e4:	ldr	x8, [x28, #24]
  4187e8:	cbz	x8, 418820 <ferror@plt+0x14840>
  4187ec:	ldr	x9, [x28, #32]
  4187f0:	cbz	x9, 418804 <ferror@plt+0x14824>
  4187f4:	ldr	x1, [x28, #48]
  4187f8:	mov	x0, x8
  4187fc:	blr	x9
  418800:	mov	x8, x0
  418804:	mov	x0, x27
  418808:	mov	x1, x8
  41880c:	bl	423584 <ferror@plt+0x1f5a4>
  418810:	adrp	x1, 444000 <ferror@plt+0x40020>
  418814:	add	x1, x1, #0x410
  418818:	mov	x0, x27
  41881c:	bl	423584 <ferror@plt+0x1f5a4>
  418820:	mov	x0, x21
  418824:	bl	40c7b0 <ferror@plt+0x87d0>
  418828:	mov	x0, x27
  41882c:	mov	w1, wzr
  418830:	add	sp, sp, #0x430
  418834:	ldp	x20, x19, [sp, #80]
  418838:	ldp	x22, x21, [sp, #64]
  41883c:	ldp	x24, x23, [sp, #48]
  418840:	ldp	x26, x25, [sp, #32]
  418844:	ldp	x28, x27, [sp, #16]
  418848:	ldp	x29, x30, [sp], #96
  41884c:	b	423334 <ferror@plt+0x1f354>
  418850:	ldr	x23, [x23, #8]
  418854:	cbz	x23, 4187d4 <ferror@plt+0x147f4>
  418858:	ldr	x22, [x23]
  41885c:	ldr	w8, [x22, #72]
  418860:	cmp	w8, #0x1
  418864:	b.lt	418850 <ferror@plt+0x14870>  // b.tstop
  418868:	mov	x19, xzr
  41886c:	mov	x20, xzr
  418870:	b	418884 <ferror@plt+0x148a4>
  418874:	add	x20, x20, #0x1
  418878:	cmp	x20, w8, sxtw
  41887c:	add	x19, x19, #0x30
  418880:	b.ge	418850 <ferror@plt+0x14870>  // b.tcont
  418884:	ldr	x9, [x22, #64]
  418888:	add	x2, x9, x19
  41888c:	ldrb	w9, [x2, #12]
  418890:	tbz	w9, #1, 418874 <ferror@plt+0x14894>
  418894:	mov	x0, x22
  418898:	mov	w1, w24
  41889c:	mov	x3, x27
  4188a0:	mov	x4, x21
  4188a4:	bl	418ac8 <ferror@plt+0x14ae8>
  4188a8:	ldr	w8, [x22, #72]
  4188ac:	b	418874 <ferror@plt+0x14894>
  4188b0:	mov	w3, #0x68                  	// #104
  4188b4:	b	41848c <ferror@plt+0x144ac>
  4188b8:	sub	sp, sp, #0x70
  4188bc:	stp	x29, x30, [sp, #16]
  4188c0:	stp	x28, x27, [sp, #32]
  4188c4:	stp	x26, x25, [sp, #48]
  4188c8:	stp	x24, x23, [sp, #64]
  4188cc:	stp	x22, x21, [sp, #80]
  4188d0:	stp	x20, x19, [sp, #96]
  4188d4:	ldr	w8, [x0, #72]
  4188d8:	add	x29, sp, #0x10
  4188dc:	str	x1, [sp]
  4188e0:	cmp	w8, #0x1
  4188e4:	b.lt	418908 <ferror@plt+0x14928>  // b.tstop
  4188e8:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  4188ec:	ldr	x22, [x9, #4064]
  4188f0:	mov	x19, x0
  4188f4:	mov	x27, xzr
  4188f8:	mov	w0, wzr
  4188fc:	mov	w11, #0x30                  	// #48
  418900:	mov	w23, #0x1                   	// #1
  418904:	b	418974 <ferror@plt+0x14994>
  418908:	mov	w0, wzr
  41890c:	ldp	x20, x19, [sp, #96]
  418910:	ldp	x22, x21, [sp, #80]
  418914:	ldp	x24, x23, [sp, #64]
  418918:	ldp	x26, x25, [sp, #48]
  41891c:	ldp	x28, x27, [sp, #32]
  418920:	ldp	x29, x30, [sp, #16]
  418924:	add	sp, sp, #0x70
  418928:	ret
  41892c:	adrp	x0, 447000 <ferror@plt+0x43020>
  418930:	adrp	x1, 444000 <ferror@plt+0x40020>
  418934:	adrp	x2, 442000 <ferror@plt+0x3e020>
  418938:	add	x0, x0, #0xf7f
  41893c:	add	x1, x1, #0x943
  418940:	add	x2, x2, #0xf5d
  418944:	bl	415dcc <ferror@plt+0x11dec>
  418948:	mov	x21, xzr
  41894c:	add	w8, w24, w21
  418950:	add	w24, w8, #0x1
  418954:	mov	w11, #0x30                  	// #48
  418958:	ldur	w0, [x29, #-4]
  41895c:	ldr	w8, [x19, #72]
  418960:	cmp	w0, w24
  418964:	csel	w0, w0, w24, gt
  418968:	add	x27, x27, #0x1
  41896c:	cmp	x27, w8, sxtw
  418970:	b.ge	41890c <ferror@plt+0x1492c>  // b.tcont
  418974:	ldr	x21, [x19, #64]
  418978:	madd	x26, x27, x11, x21
  41897c:	mov	x28, x26
  418980:	ldrb	w9, [x28, #12]!
  418984:	tbnz	w9, #0, 418968 <ferror@plt+0x14988>
  418988:	stur	w0, [x29, #-4]
  41898c:	ldr	x0, [sp]
  418990:	mov	x1, x26
  418994:	bl	40c928 <ferror@plt+0x8948>
  418998:	mov	x25, x0
  41899c:	cbnz	x0, 4189a8 <ferror@plt+0x149c8>
  4189a0:	ldr	x25, [x26]
  4189a4:	cbz	x25, 4189fc <ferror@plt+0x14a1c>
  4189a8:	ldrb	w20, [x25]
  4189ac:	cbz	w20, 418a18 <ferror@plt+0x14a38>
  4189b0:	mov	x24, xzr
  4189b4:	mov	x0, x25
  4189b8:	bl	42ca40 <ferror@plt+0x28a60>
  4189bc:	mov	w26, w0
  4189c0:	bl	42a9c0 <ferror@plt+0x269e0>
  4189c4:	cbnz	w0, 4189f4 <ferror@plt+0x14a14>
  4189c8:	mov	w0, w26
  4189cc:	bl	42aa80 <ferror@plt+0x26aa0>
  4189d0:	cmp	w0, #0x0
  4189d4:	cinc	x8, x23, ne  // ne = any
  4189d8:	and	x9, x20, #0xff
  4189dc:	ldrb	w9, [x22, x9]
  4189e0:	add	x24, x8, x24
  4189e4:	add	x25, x25, x9
  4189e8:	ldrb	w20, [x25]
  4189ec:	cbnz	w20, 4189b4 <ferror@plt+0x149d4>
  4189f0:	b	418a1c <ferror@plt+0x14a3c>
  4189f4:	mov	x8, xzr
  4189f8:	b	4189d8 <ferror@plt+0x149f8>
  4189fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  418a00:	adrp	x1, 444000 <ferror@plt+0x40020>
  418a04:	adrp	x2, 442000 <ferror@plt+0x3e020>
  418a08:	add	x0, x0, #0xf7f
  418a0c:	add	x1, x1, #0x943
  418a10:	add	x2, x2, #0xf5d
  418a14:	bl	415dcc <ferror@plt+0x11dec>
  418a18:	mov	x24, xzr
  418a1c:	mov	w11, #0x30                  	// #48
  418a20:	madd	x8, x27, x11, x21
  418a24:	ldrb	w9, [x8, #8]
  418a28:	ldr	w8, [x8, #16]
  418a2c:	add	w10, w24, #0x4
  418a30:	cmp	w9, #0x0
  418a34:	csel	w24, w24, w10, eq  // eq = none
  418a38:	cbz	w8, 418958 <ferror@plt+0x14978>
  418a3c:	cmp	w8, #0x3
  418a40:	b.ne	418a4c <ferror@plt+0x14a6c>  // b.any
  418a44:	ldrb	w8, [x28]
  418a48:	tbnz	w8, #3, 418958 <ferror@plt+0x14978>
  418a4c:	madd	x8, x27, x11, x21
  418a50:	ldr	x25, [x8, #40]
  418a54:	cbz	x25, 418958 <ferror@plt+0x14978>
  418a58:	ldr	x8, [x19, #40]
  418a5c:	cbz	x8, 418a74 <ferror@plt+0x14a94>
  418a60:	ldr	x1, [x19, #56]
  418a64:	mov	x0, x25
  418a68:	blr	x8
  418a6c:	mov	x25, x0
  418a70:	cbz	x0, 41892c <ferror@plt+0x1494c>
  418a74:	ldrb	w20, [x25]
  418a78:	cbz	w20, 418948 <ferror@plt+0x14968>
  418a7c:	mov	x21, xzr
  418a80:	mov	x0, x25
  418a84:	bl	42ca40 <ferror@plt+0x28a60>
  418a88:	mov	w26, w0
  418a8c:	bl	42a9c0 <ferror@plt+0x269e0>
  418a90:	cbnz	w0, 418ac0 <ferror@plt+0x14ae0>
  418a94:	mov	w0, w26
  418a98:	bl	42aa80 <ferror@plt+0x26aa0>
  418a9c:	cmp	w0, #0x0
  418aa0:	cinc	x8, x23, ne  // ne = any
  418aa4:	and	x9, x20, #0xff
  418aa8:	ldrb	w9, [x22, x9]
  418aac:	add	x21, x8, x21
  418ab0:	add	x25, x25, x9
  418ab4:	ldrb	w20, [x25]
  418ab8:	cbnz	w20, 418a80 <ferror@plt+0x14aa0>
  418abc:	b	41894c <ferror@plt+0x1496c>
  418ac0:	mov	x8, xzr
  418ac4:	b	418aa4 <ferror@plt+0x14ac4>
  418ac8:	sub	sp, sp, #0x70
  418acc:	stp	x29, x30, [sp, #16]
  418ad0:	stp	x28, x27, [sp, #32]
  418ad4:	stp	x26, x25, [sp, #48]
  418ad8:	stp	x24, x23, [sp, #64]
  418adc:	stp	x22, x21, [sp, #80]
  418ae0:	stp	x20, x19, [sp, #96]
  418ae4:	ldrb	w8, [x2, #12]
  418ae8:	add	x29, sp, #0x10
  418aec:	tbnz	w8, #0, 418b58 <ferror@plt+0x14b78>
  418af0:	ldr	x8, [x2]
  418af4:	mov	x22, x2
  418af8:	ldrb	w8, [x8]
  418afc:	cbz	w8, 418b58 <ferror@plt+0x14b78>
  418b00:	mov	w24, w1
  418b04:	mov	x21, x0
  418b08:	mov	x0, x4
  418b0c:	mov	x1, x22
  418b10:	mov	x19, x3
  418b14:	bl	40c928 <ferror@plt+0x8948>
  418b18:	mov	x23, x0
  418b1c:	cbnz	x0, 418b24 <ferror@plt+0x14b44>
  418b20:	ldr	x23, [x22]
  418b24:	mov	x0, xzr
  418b28:	bl	4230f0 <ferror@plt+0x1f110>
  418b2c:	ldrb	w2, [x22, #8]
  418b30:	mov	x20, x0
  418b34:	cbz	w2, 418b78 <ferror@plt+0x14b98>
  418b38:	adrp	x1, 444000 <ferror@plt+0x40020>
  418b3c:	add	x1, x1, #0x969
  418b40:	mov	x0, x20
  418b44:	mov	x3, x23
  418b48:	bl	4249ac <ferror@plt+0x209cc>
  418b4c:	ldr	x2, [x22, #40]
  418b50:	cbnz	x2, 418b94 <ferror@plt+0x14bb4>
  418b54:	b	418bbc <ferror@plt+0x14bdc>
  418b58:	ldp	x20, x19, [sp, #96]
  418b5c:	ldp	x22, x21, [sp, #80]
  418b60:	ldp	x24, x23, [sp, #64]
  418b64:	ldp	x26, x25, [sp, #48]
  418b68:	ldp	x28, x27, [sp, #32]
  418b6c:	ldp	x29, x30, [sp, #16]
  418b70:	add	sp, sp, #0x70
  418b74:	ret
  418b78:	adrp	x1, 444000 <ferror@plt+0x40020>
  418b7c:	add	x1, x1, #0x975
  418b80:	mov	x0, x20
  418b84:	mov	x2, x23
  418b88:	bl	4249ac <ferror@plt+0x209cc>
  418b8c:	ldr	x2, [x22, #40]
  418b90:	cbz	x2, 418bbc <ferror@plt+0x14bdc>
  418b94:	ldr	x8, [x21, #40]
  418b98:	cbz	x8, 418bac <ferror@plt+0x14bcc>
  418b9c:	ldr	x1, [x21, #56]
  418ba0:	mov	x0, x2
  418ba4:	blr	x8
  418ba8:	mov	x2, x0
  418bac:	adrp	x1, 441000 <ferror@plt+0x3d020>
  418bb0:	add	x1, x1, #0x37f
  418bb4:	mov	x0, x20
  418bb8:	bl	4249ac <ferror@plt+0x209cc>
  418bbc:	ldr	x23, [x20]
  418bc0:	add	w24, w24, #0x4
  418bc4:	cbz	x23, 418c78 <ferror@plt+0x14c98>
  418bc8:	ldrb	w26, [x23]
  418bcc:	cbz	w26, 418c4c <ferror@plt+0x14c6c>
  418bd0:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  418bd4:	ldr	x28, [x8, #4064]
  418bd8:	str	w24, [sp, #4]
  418bdc:	str	x19, [sp, #8]
  418be0:	mov	x27, xzr
  418be4:	mov	w19, #0x1                   	// #1
  418be8:	mov	x24, x23
  418bec:	mov	x0, x24
  418bf0:	bl	42ca40 <ferror@plt+0x28a60>
  418bf4:	mov	w25, w0
  418bf8:	bl	42a9c0 <ferror@plt+0x269e0>
  418bfc:	cbnz	w0, 418c2c <ferror@plt+0x14c4c>
  418c00:	mov	w0, w25
  418c04:	bl	42aa80 <ferror@plt+0x26aa0>
  418c08:	cmp	w0, #0x0
  418c0c:	cinc	x8, x19, ne  // ne = any
  418c10:	and	x9, x26, #0xff
  418c14:	ldrb	w9, [x28, x9]
  418c18:	add	x27, x8, x27
  418c1c:	add	x24, x24, x9
  418c20:	ldrb	w26, [x24]
  418c24:	cbnz	w26, 418bec <ferror@plt+0x14c0c>
  418c28:	b	418c34 <ferror@plt+0x14c54>
  418c2c:	mov	x8, xzr
  418c30:	b	418c10 <ferror@plt+0x14c30>
  418c34:	ldr	x19, [sp, #8]
  418c38:	ldr	w24, [sp, #4]
  418c3c:	ldr	x5, [x22, #32]
  418c40:	sub	w22, w24, w27
  418c44:	cbnz	x5, 418c5c <ferror@plt+0x14c7c>
  418c48:	b	418ca4 <ferror@plt+0x14cc4>
  418c4c:	mov	w27, wzr
  418c50:	ldr	x5, [x22, #32]
  418c54:	sub	w22, w24, w27
  418c58:	cbz	x5, 418ca4 <ferror@plt+0x14cc4>
  418c5c:	ldr	x8, [x21, #40]
  418c60:	cbz	x8, 418cac <ferror@plt+0x14ccc>
  418c64:	ldr	x1, [x21, #56]
  418c68:	mov	x0, x5
  418c6c:	blr	x8
  418c70:	mov	x5, x0
  418c74:	b	418cac <ferror@plt+0x14ccc>
  418c78:	adrp	x0, 447000 <ferror@plt+0x43020>
  418c7c:	adrp	x1, 444000 <ferror@plt+0x40020>
  418c80:	adrp	x2, 442000 <ferror@plt+0x3e020>
  418c84:	add	x0, x0, #0xf7f
  418c88:	add	x1, x1, #0x943
  418c8c:	add	x2, x2, #0xf5d
  418c90:	bl	415dcc <ferror@plt+0x11dec>
  418c94:	mov	w27, wzr
  418c98:	ldr	x5, [x22, #32]
  418c9c:	sub	w22, w24, w27
  418ca0:	cbnz	x5, 418c5c <ferror@plt+0x14c7c>
  418ca4:	adrp	x5, 480000 <ferror@plt+0x7c020>
  418ca8:	add	x5, x5, #0x5ef
  418cac:	adrp	x1, 444000 <ferror@plt+0x40020>
  418cb0:	adrp	x4, 480000 <ferror@plt+0x7c020>
  418cb4:	add	x1, x1, #0x97c
  418cb8:	add	x4, x4, #0x5ef
  418cbc:	mov	x0, x19
  418cc0:	mov	x2, x23
  418cc4:	mov	w3, w22
  418cc8:	bl	4249ac <ferror@plt+0x209cc>
  418ccc:	mov	x0, x20
  418cd0:	ldp	x20, x19, [sp, #96]
  418cd4:	ldp	x22, x21, [sp, #80]
  418cd8:	ldp	x24, x23, [sp, #64]
  418cdc:	ldp	x26, x25, [sp, #48]
  418ce0:	ldp	x28, x27, [sp, #32]
  418ce4:	ldp	x29, x30, [sp, #16]
  418ce8:	mov	w1, #0x1                   	// #1
  418cec:	add	sp, sp, #0x70
  418cf0:	b	423334 <ferror@plt+0x1f354>
  418cf4:	stp	x29, x30, [sp, #-96]!
  418cf8:	stp	x28, x27, [sp, #16]
  418cfc:	stp	x26, x25, [sp, #32]
  418d00:	stp	x24, x23, [sp, #48]
  418d04:	stp	x22, x21, [sp, #64]
  418d08:	stp	x20, x19, [sp, #80]
  418d0c:	mov	x29, sp
  418d10:	sub	sp, sp, #0x50
  418d14:	mov	x22, x3
  418d18:	mov	x20, x2
  418d1c:	mov	x21, x1
  418d20:	mov	x19, x0
  418d24:	bl	430234 <ferror@plt+0x2c254>
  418d28:	cbz	x0, 418d38 <ferror@plt+0x14d58>
  418d2c:	ldr	x23, [x19]
  418d30:	cbnz	x23, 418e50 <ferror@plt+0x14e70>
  418d34:	b	418dd8 <ferror@plt+0x14df8>
  418d38:	cbz	x21, 418d68 <ferror@plt+0x14d88>
  418d3c:	cbz	x20, 418d68 <ferror@plt+0x14d88>
  418d40:	ldr	w8, [x21]
  418d44:	cbz	w8, 418d68 <ferror@plt+0x14d88>
  418d48:	ldr	x8, [x20]
  418d4c:	ldr	x0, [x8]
  418d50:	bl	40b824 <ferror@plt+0x7844>
  418d54:	mov	x23, x0
  418d58:	cbnz	x23, 418dc0 <ferror@plt+0x14de0>
  418d5c:	adrp	x0, 444000 <ferror@plt+0x40020>
  418d60:	add	x0, x0, #0x4b5
  418d64:	b	418dc4 <ferror@plt+0x14de4>
  418d68:	adrp	x0, 444000 <ferror@plt+0x40020>
  418d6c:	add	x0, x0, #0x9a2
  418d70:	sub	x1, x29, #0x8
  418d74:	sub	x2, x29, #0x10
  418d78:	mov	x3, xzr
  418d7c:	bl	40a230 <ferror@plt+0x6250>
  418d80:	cbz	w0, 418db8 <ferror@plt+0x14dd8>
  418d84:	ldp	x2, x23, [x29, #-16]
  418d88:	mov	w1, wzr
  418d8c:	mov	x0, x23
  418d90:	bl	403dc0 <memchr@plt>
  418d94:	cbz	x0, 418db8 <ferror@plt+0x14dd8>
  418d98:	mov	x0, x23
  418d9c:	bl	40b824 <ferror@plt+0x7844>
  418da0:	ldur	x8, [x29, #-8]
  418da4:	mov	x23, x0
  418da8:	mov	x0, x8
  418dac:	bl	414cbc <ferror@plt+0x10cdc>
  418db0:	cbnz	x23, 418dc0 <ferror@plt+0x14de0>
  418db4:	b	418d5c <ferror@plt+0x14d7c>
  418db8:	mov	x23, xzr
  418dbc:	cbz	x23, 418d5c <ferror@plt+0x14d7c>
  418dc0:	mov	x0, x23
  418dc4:	bl	43026c <ferror@plt+0x2c28c>
  418dc8:	mov	x0, x23
  418dcc:	bl	414cbc <ferror@plt+0x10cdc>
  418dd0:	ldr	x23, [x19]
  418dd4:	cbnz	x23, 418e50 <ferror@plt+0x14e70>
  418dd8:	ldr	x1, [x19, #64]
  418ddc:	cbz	x1, 418dfc <ferror@plt+0x14e1c>
  418de0:	ldr	x8, [x1, #80]
  418de4:	cbz	x8, 418dfc <ferror@plt+0x14e1c>
  418de8:	ldr	x2, [x1, #32]
  418dec:	mov	x0, x19
  418df0:	mov	x3, x22
  418df4:	blr	x8
  418df8:	cbz	w0, 419620 <ferror@plt+0x15640>
  418dfc:	cmp	x21, #0x0
  418e00:	cset	w8, ne  // ne = any
  418e04:	cmp	x20, #0x0
  418e08:	cset	w9, ne  // ne = any
  418e0c:	and	w24, w8, w9
  418e10:	cmp	w24, #0x1
  418e14:	b.ne	4195b8 <ferror@plt+0x155d8>  // b.any
  418e18:	mov	w8, #0x1                   	// #1
  418e1c:	stur	w8, [x29, #-8]
  418e20:	ldr	w8, [x21]
  418e24:	cmp	w8, #0x2
  418e28:	b.lt	4195b8 <ferror@plt+0x155d8>  // b.tstop
  418e2c:	mov	w15, wzr
  418e30:	mov	w13, wzr
  418e34:	mov	w12, wzr
  418e38:	mov	w28, #0x1                   	// #1
  418e3c:	stur	w24, [x29, #-68]
  418e40:	stur	x21, [x29, #-32]
  418e44:	b	418eac <ferror@plt+0x14ecc>
  418e48:	ldr	x23, [x23, #8]
  418e4c:	cbz	x23, 418dd8 <ferror@plt+0x14df8>
  418e50:	ldr	x1, [x23]
  418e54:	ldr	x8, [x1, #80]
  418e58:	cbz	x8, 418e48 <ferror@plt+0x14e68>
  418e5c:	ldr	x2, [x1, #32]
  418e60:	mov	x0, x19
  418e64:	mov	x3, x22
  418e68:	blr	x8
  418e6c:	cbnz	w0, 418e48 <ferror@plt+0x14e68>
  418e70:	b	419620 <ferror@plt+0x15640>
  418e74:	cmp	w8, #0x2d
  418e78:	cset	w8, eq  // eq = none
  418e7c:	cmp	w13, #0x0
  418e80:	cset	w9, ne  // ne = any
  418e84:	orr	w8, w9, w8
  418e88:	cmp	w8, #0x0
  418e8c:	csel	w12, wzr, w12, ne  // ne = any
  418e90:	csel	w13, w13, wzr, ne  // ne = any
  418e94:	ldur	w8, [x29, #-8]
  418e98:	add	w28, w8, #0x1
  418e9c:	stur	w28, [x29, #-8]
  418ea0:	ldr	w8, [x21]
  418ea4:	cmp	w28, w8
  418ea8:	b.ge	419588 <ferror@plt+0x155a8>  // b.tcont
  418eac:	stur	wzr, [x29, #-16]
  418eb0:	ldr	x8, [x20]
  418eb4:	sxtw	x25, w28
  418eb8:	add	x24, x8, w28, sxtw #3
  418ebc:	ldr	x27, [x24]
  418ec0:	ldrb	w8, [x27]
  418ec4:	cmp	w8, #0x2d
  418ec8:	b.ne	418fb4 <ferror@plt+0x14fd4>  // b.any
  418ecc:	mov	x26, x27
  418ed0:	ldrb	w9, [x26, #1]!
  418ed4:	cbnz	w15, 418fb4 <ferror@plt+0x14fd4>
  418ed8:	cbz	w9, 418fb4 <ferror@plt+0x14fd4>
  418edc:	cmp	w9, #0x2d
  418ee0:	b.ne	419080 <ferror@plt+0x150a0>  // b.any
  418ee4:	mov	x23, x27
  418ee8:	ldrb	w8, [x23, #2]!
  418eec:	cbz	w8, 419334 <ferror@plt+0x15354>
  418ef0:	stp	w13, w12, [x29, #-48]
  418ef4:	ldrb	w8, [x19, #56]
  418ef8:	tbz	w8, #0, 418f64 <ferror@plt+0x14f84>
  418efc:	adrp	x1, 444000 <ferror@plt+0x40020>
  418f00:	mov	x0, x23
  418f04:	add	x1, x1, #0x41e
  418f08:	bl	403b30 <strcmp@plt>
  418f0c:	cbz	w0, 419924 <ferror@plt+0x15944>
  418f10:	adrp	x1, 444000 <ferror@plt+0x40020>
  418f14:	mov	x0, x23
  418f18:	add	x1, x1, #0x425
  418f1c:	bl	403b30 <strcmp@plt>
  418f20:	cbz	w0, 419934 <ferror@plt+0x15954>
  418f24:	adrp	x1, 444000 <ferror@plt+0x40020>
  418f28:	mov	w2, #0x5                   	// #5
  418f2c:	mov	x0, x23
  418f30:	add	x1, x1, #0x430
  418f34:	bl	403880 <strncmp@plt>
  418f38:	cbnz	w0, 418f64 <ferror@plt+0x14f84>
  418f3c:	ldr	x26, [x19]
  418f40:	cbz	x26, 418f64 <ferror@plt+0x14f84>
  418f44:	add	x24, x27, #0x7
  418f48:	ldr	x25, [x26]
  418f4c:	mov	x0, x24
  418f50:	ldr	x1, [x25]
  418f54:	bl	403b30 <strcmp@plt>
  418f58:	cbz	w0, 419914 <ferror@plt+0x15934>
  418f5c:	ldr	x26, [x26, #8]
  418f60:	cbnz	x26, 418f48 <ferror@plt+0x14f68>
  418f64:	ldr	x1, [x19, #64]
  418f68:	cbz	x1, 41925c <ferror@plt+0x1527c>
  418f6c:	sub	x8, x29, #0x10
  418f70:	sub	x2, x29, #0x8
  418f74:	str	x8, [sp, #-16]!
  418f78:	mov	x0, x19
  418f7c:	mov	x3, x23
  418f80:	mov	w4, wzr
  418f84:	mov	x5, x21
  418f88:	mov	x6, x20
  418f8c:	mov	x7, x22
  418f90:	bl	419978 <ferror@plt+0x15998>
  418f94:	add	sp, sp, #0x10
  418f98:	cbz	w0, 419620 <ferror@plt+0x15640>
  418f9c:	ldur	w8, [x29, #-16]
  418fa0:	ldur	x21, [x29, #-32]
  418fa4:	cbz	w8, 41925c <ferror@plt+0x1527c>
  418fa8:	ldp	w13, w12, [x29, #-48]
  418fac:	mov	w15, wzr
  418fb0:	b	418e94 <ferror@plt+0x14eb4>
  418fb4:	ldr	x23, [x19, #64]
  418fb8:	cbz	x23, 418e74 <ferror@plt+0x14e94>
  418fbc:	ldr	w10, [x23, #72]
  418fc0:	cmp	w10, #0x1
  418fc4:	b.lt	418e74 <ferror@plt+0x14e94>  // b.tstop
  418fc8:	ldr	x9, [x23, #64]
  418fcc:	add	x10, x10, x10, lsl #1
  418fd0:	mov	x26, xzr
  418fd4:	lsl	x10, x10, #4
  418fd8:	ldr	x11, [x9, x26]
  418fdc:	ldrb	w11, [x11]
  418fe0:	cbz	w11, 418ff4 <ferror@plt+0x15014>
  418fe4:	add	x26, x26, #0x30
  418fe8:	cmp	x10, x26
  418fec:	b.ne	418fd8 <ferror@plt+0x14ff8>  // b.any
  418ff0:	b	418e74 <ferror@plt+0x14e94>
  418ff4:	add	x8, x9, x26
  418ff8:	ldr	w8, [x8, #16]
  418ffc:	mov	w21, w15
  419000:	mov	w28, w13
  419004:	mov	w27, w12
  419008:	sub	w9, w8, #0x5
  41900c:	cmp	w9, #0x2
  419010:	b.cc	41901c <ferror@plt+0x1503c>  // b.lo, b.ul, b.last
  419014:	cmp	w8, #0x3
  419018:	b.ne	4198b8 <ferror@plt+0x158d8>  // b.any
  41901c:	mov	w0, #0x10                  	// #16
  419020:	bl	414c04 <ferror@plt+0x10c24>
  419024:	stp	x24, xzr, [x0]
  419028:	mov	x1, x0
  41902c:	ldr	x0, [x19, #80]
  419030:	bl	40db44 <ferror@plt+0x9b64>
  419034:	str	x0, [x19, #80]
  419038:	ldr	x8, [x20]
  41903c:	ldr	x9, [x23, #64]
  419040:	adrp	x4, 480000 <ferror@plt+0x7c020>
  419044:	mov	x0, x19
  419048:	ldr	x3, [x8, x25, lsl #3]
  41904c:	add	x2, x9, x26
  419050:	mov	x1, x23
  419054:	add	x4, x4, #0x5ef
  419058:	mov	x5, x22
  41905c:	bl	41a268 <ferror@plt+0x16288>
  419060:	cbz	w0, 419620 <ferror@plt+0x15640>
  419064:	mov	w15, w21
  419068:	ldur	x21, [x29, #-32]
  41906c:	mov	w8, #0x1                   	// #1
  419070:	stur	w8, [x29, #-16]
  419074:	mov	w12, w27
  419078:	mov	w13, w28
  41907c:	b	418e94 <ferror@plt+0x14eb4>
  419080:	stur	w28, [x29, #-20]
  419084:	ldr	x10, [x19, #64]
  419088:	stp	w13, w12, [x29, #-48]
  41908c:	stur	x25, [x29, #-56]
  419090:	cbz	x10, 4190c4 <ferror@plt+0x150e4>
  419094:	ldrsw	x8, [x10, #72]
  419098:	cbz	w8, 4190c4 <ferror@plt+0x150e4>
  41909c:	ldr	x10, [x10, #64]
  4190a0:	mov	x9, xzr
  4190a4:	add	x10, x10, #0x8
  4190a8:	ldrb	w11, [x10]
  4190ac:	cmp	w11, #0x68
  4190b0:	b.eq	419114 <ferror@plt+0x15134>  // b.none
  4190b4:	add	x9, x9, #0x1
  4190b8:	cmp	x9, x8
  4190bc:	add	x10, x10, #0x30
  4190c0:	b.cc	4190a8 <ferror@plt+0x150c8>  // b.lo, b.ul, b.last
  4190c4:	ldr	x8, [x19]
  4190c8:	cbnz	x8, 4190dc <ferror@plt+0x150fc>
  4190cc:	mov	w24, wzr
  4190d0:	b	419118 <ferror@plt+0x15138>
  4190d4:	ldr	x8, [x8, #8]
  4190d8:	cbz	x8, 4190cc <ferror@plt+0x150ec>
  4190dc:	ldr	x11, [x8]
  4190e0:	ldrsw	x9, [x11, #72]
  4190e4:	cbz	w9, 4190d4 <ferror@plt+0x150f4>
  4190e8:	ldr	x11, [x11, #64]
  4190ec:	mov	x10, xzr
  4190f0:	add	x11, x11, #0x8
  4190f4:	ldrb	w12, [x11]
  4190f8:	cmp	w12, #0x68
  4190fc:	b.eq	419114 <ferror@plt+0x15134>  // b.none
  419100:	add	x10, x10, #0x1
  419104:	cmp	x10, x9
  419108:	add	x11, x11, #0x30
  41910c:	b.cc	4190f4 <ferror@plt+0x15114>  // b.lo, b.ul, b.last
  419110:	b	4190d4 <ferror@plt+0x150f4>
  419114:	mov	w24, #0x1                   	// #1
  419118:	mov	x0, x26
  41911c:	bl	403510 <strlen@plt>
  419120:	sbfiz	x2, x0, #2, #32
  419124:	add	x9, x2, #0xf
  419128:	mov	x8, sp
  41912c:	and	x9, x9, #0xfffffffffffffff0
  419130:	mov	x25, x0
  419134:	sub	x23, x8, x9
  419138:	mov	sp, x23
  41913c:	mov	x0, x23
  419140:	mov	w1, wzr
  419144:	bl	4038d0 <memset@plt>
  419148:	cmp	w25, #0x0
  41914c:	stur	x25, [x29, #-64]
  419150:	b.le	419340 <ferror@plt+0x15360>
  419154:	ldrb	w8, [x19, #56]
  419158:	and	x9, x25, #0xffffffff
  41915c:	stur	x9, [x29, #-40]
  419160:	cbz	w24, 4193f0 <ferror@plt+0x15410>
  419164:	mov	x24, xzr
  419168:	b	419184 <ferror@plt+0x151a4>
  41916c:	mov	w9, #0x1                   	// #1
  419170:	str	w9, [x23, x24, lsl #2]
  419174:	ldur	x9, [x29, #-40]
  419178:	add	x24, x24, #0x1
  41917c:	cmp	x24, x9
  419180:	b.eq	419348 <ferror@plt+0x15368>  // b.none
  419184:	tbz	w8, #0, 419194 <ferror@plt+0x151b4>
  419188:	ldrb	w8, [x26, x24]
  41918c:	cmp	w8, #0x3f
  419190:	b.eq	419924 <ferror@plt+0x15944>  // b.none
  419194:	stur	wzr, [x29, #-16]
  419198:	ldr	x1, [x19, #64]
  41919c:	cbz	x1, 4191f4 <ferror@plt+0x15214>
  4191a0:	ldrb	w4, [x26, x24]
  4191a4:	sub	x8, x29, #0x10
  4191a8:	sub	x3, x29, #0x14
  4191ac:	str	x8, [sp, #-16]!
  4191b0:	mov	x0, x19
  4191b4:	mov	w2, w28
  4191b8:	mov	x5, x21
  4191bc:	mov	x6, x20
  4191c0:	mov	x7, x22
  4191c4:	bl	419d00 <ferror@plt+0x15d20>
  4191c8:	add	sp, sp, #0x10
  4191cc:	cbz	w0, 419620 <ferror@plt+0x15640>
  4191d0:	ldur	w25, [x29, #-16]
  4191d4:	cbz	w25, 4191f4 <ferror@plt+0x15214>
  4191d8:	ldrb	w8, [x19, #56]
  4191dc:	cmp	w25, #0x0
  4191e0:	cset	w9, ne  // ne = any
  4191e4:	ubfx	w10, w8, #1, #1
  4191e8:	tbz	w8, #1, 419250 <ferror@plt+0x15270>
  4191ec:	cbnz	w25, 41916c <ferror@plt+0x1518c>
  4191f0:	b	419250 <ferror@plt+0x15270>
  4191f4:	ldr	x27, [x19]
  4191f8:	cbz	x27, 419240 <ferror@plt+0x15260>
  4191fc:	ldr	x1, [x27]
  419200:	ldrb	w4, [x26, x24]
  419204:	sub	x8, x29, #0x10
  419208:	sub	x3, x29, #0x14
  41920c:	str	x8, [sp, #-16]!
  419210:	mov	x0, x19
  419214:	mov	w2, w28
  419218:	mov	x5, x21
  41921c:	mov	x6, x20
  419220:	mov	x7, x22
  419224:	bl	419d00 <ferror@plt+0x15d20>
  419228:	add	sp, sp, #0x10
  41922c:	cbz	w0, 419620 <ferror@plt+0x15640>
  419230:	ldur	w25, [x29, #-16]
  419234:	cbnz	w25, 4191d8 <ferror@plt+0x151f8>
  419238:	ldr	x27, [x27, #8]
  41923c:	cbnz	x27, 4191fc <ferror@plt+0x1521c>
  419240:	ldrb	w8, [x19, #56]
  419244:	mov	w9, wzr
  419248:	mov	w25, wzr
  41924c:	ubfx	w10, w8, #1, #1
  419250:	tbnz	w10, #0, 419174 <ferror@plt+0x15194>
  419254:	tbnz	w9, #0, 419174 <ferror@plt+0x15194>
  419258:	b	419348 <ferror@plt+0x15368>
  41925c:	ldr	x24, [x19]
  419260:	cbz	x24, 4192ac <ferror@plt+0x152cc>
  419264:	ldr	x1, [x24]
  419268:	sub	x8, x29, #0x10
  41926c:	sub	x2, x29, #0x8
  419270:	str	x8, [sp, #-16]!
  419274:	mov	x0, x19
  419278:	mov	x3, x23
  41927c:	mov	w4, wzr
  419280:	mov	x5, x21
  419284:	mov	x6, x20
  419288:	mov	x7, x22
  41928c:	bl	419978 <ferror@plt+0x15998>
  419290:	add	sp, sp, #0x10
  419294:	cbz	w0, 419620 <ferror@plt+0x15640>
  419298:	ldur	w8, [x29, #-16]
  41929c:	cbnz	w8, 419578 <ferror@plt+0x15598>
  4192a0:	ldr	x24, [x24, #8]
  4192a4:	ldur	x21, [x29, #-32]
  4192a8:	cbnz	x24, 419264 <ferror@plt+0x15284>
  4192ac:	mov	w1, #0x2d                  	// #45
  4192b0:	mov	x0, x23
  4192b4:	bl	403ca0 <strchr@plt>
  4192b8:	cbz	x0, 4194f0 <ferror@plt+0x15510>
  4192bc:	ldr	x26, [x19]
  4192c0:	cbz	x26, 4194f0 <ferror@plt+0x15510>
  4192c4:	sub	x24, x0, x23
  4192c8:	add	x28, x0, #0x1
  4192cc:	b	4192d8 <ferror@plt+0x152f8>
  4192d0:	ldr	x26, [x26, #8]
  4192d4:	cbz	x26, 4194f0 <ferror@plt+0x15510>
  4192d8:	ldr	x27, [x26]
  4192dc:	mov	x1, x23
  4192e0:	mov	x2, x24
  4192e4:	ldr	x0, [x27]
  4192e8:	bl	403880 <strncmp@plt>
  4192ec:	cbnz	w0, 4192d0 <ferror@plt+0x152f0>
  4192f0:	sub	x8, x29, #0x10
  4192f4:	sub	x2, x29, #0x8
  4192f8:	mov	w4, #0x1                   	// #1
  4192fc:	str	x8, [sp, #-16]!
  419300:	mov	x0, x19
  419304:	mov	x1, x27
  419308:	mov	x3, x28
  41930c:	mov	x5, x21
  419310:	mov	x6, x20
  419314:	mov	x7, x22
  419318:	bl	419978 <ferror@plt+0x15998>
  41931c:	add	sp, sp, #0x10
  419320:	cbz	w0, 419620 <ferror@plt+0x15640>
  419324:	ldur	w25, [x29, #-16]
  419328:	ldur	x21, [x29, #-32]
  41932c:	cbz	w25, 4192d0 <ferror@plt+0x152f0>
  419330:	b	4194f4 <ferror@plt+0x15514>
  419334:	mov	w15, #0x1                   	// #1
  419338:	mov	w12, w28
  41933c:	b	418e94 <ferror@plt+0x14eb4>
  419340:	ldrb	w8, [x19, #56]
  419344:	mov	w25, wzr
  419348:	tbnz	w8, #1, 419384 <ferror@plt+0x153a4>
  41934c:	cbz	w25, 419554 <ferror@plt+0x15574>
  419350:	ldr	x8, [x20]
  419354:	ldur	x9, [x29, #-56]
  419358:	mov	w0, #0x10                  	// #16
  41935c:	add	x23, x8, x9, lsl #3
  419360:	bl	414c04 <ferror@plt+0x10c24>
  419364:	stp	x23, xzr, [x0]
  419368:	mov	x1, x0
  41936c:	ldr	x0, [x19, #80]
  419370:	bl	40db44 <ferror@plt+0x9b64>
  419374:	str	x0, [x19, #80]
  419378:	ldur	w8, [x29, #-20]
  41937c:	stur	w8, [x29, #-8]
  419380:	b	419554 <ferror@plt+0x15574>
  419384:	ldur	x10, [x29, #-64]
  419388:	cmp	w10, #0x1
  41938c:	b.lt	41952c <ferror@plt+0x1554c>  // b.tstop
  419390:	lsl	x8, x10, #32
  419394:	mov	x9, #0x100000000           	// #4294967296
  419398:	add	x8, x8, x9
  41939c:	mov	w24, wzr
  4193a0:	mov	x28, xzr
  4193a4:	asr	x8, x8, #32
  4193a8:	and	x27, x10, #0xffffffff
  4193ac:	stur	x8, [x29, #-40]
  4193b0:	b	4193d4 <ferror@plt+0x153f4>
  4193b4:	ldrb	w8, [x26]
  4193b8:	add	w9, w24, #0x1
  4193bc:	strb	w8, [x28, w24, sxtw]
  4193c0:	mov	w24, w9
  4193c4:	add	x26, x26, #0x1
  4193c8:	subs	x27, x27, #0x1
  4193cc:	add	x23, x23, #0x4
  4193d0:	b.eq	419504 <ferror@plt+0x15524>  // b.none
  4193d4:	ldr	w8, [x23]
  4193d8:	cbnz	w8, 4193c4 <ferror@plt+0x153e4>
  4193dc:	cbnz	x28, 4193b4 <ferror@plt+0x153d4>
  4193e0:	ldur	x0, [x29, #-40]
  4193e4:	bl	414b40 <ferror@plt+0x10b60>
  4193e8:	mov	x28, x0
  4193ec:	b	4193b4 <ferror@plt+0x153d4>
  4193f0:	mov	x24, xzr
  4193f4:	b	419410 <ferror@plt+0x15430>
  4193f8:	mov	w9, #0x1                   	// #1
  4193fc:	str	w9, [x23, x24, lsl #2]
  419400:	ldur	x9, [x29, #-40]
  419404:	add	x24, x24, #0x1
  419408:	cmp	x24, x9
  41940c:	b.eq	419348 <ferror@plt+0x15368>  // b.none
  419410:	tbz	w8, #0, 419428 <ferror@plt+0x15448>
  419414:	ldrb	w8, [x26, x24]
  419418:	cmp	w8, #0x68
  41941c:	b.eq	419924 <ferror@plt+0x15944>  // b.none
  419420:	cmp	w8, #0x3f
  419424:	b.eq	419924 <ferror@plt+0x15944>  // b.none
  419428:	stur	wzr, [x29, #-16]
  41942c:	ldr	x1, [x19, #64]
  419430:	cbz	x1, 419488 <ferror@plt+0x154a8>
  419434:	ldrb	w4, [x26, x24]
  419438:	sub	x8, x29, #0x10
  41943c:	sub	x3, x29, #0x14
  419440:	str	x8, [sp, #-16]!
  419444:	mov	x0, x19
  419448:	mov	w2, w28
  41944c:	mov	x5, x21
  419450:	mov	x6, x20
  419454:	mov	x7, x22
  419458:	bl	419d00 <ferror@plt+0x15d20>
  41945c:	add	sp, sp, #0x10
  419460:	cbz	w0, 419620 <ferror@plt+0x15640>
  419464:	ldur	w25, [x29, #-16]
  419468:	cbz	w25, 419488 <ferror@plt+0x154a8>
  41946c:	ldrb	w8, [x19, #56]
  419470:	cmp	w25, #0x0
  419474:	cset	w9, ne  // ne = any
  419478:	ubfx	w10, w8, #1, #1
  41947c:	tbz	w8, #1, 4194e4 <ferror@plt+0x15504>
  419480:	cbnz	w25, 4193f8 <ferror@plt+0x15418>
  419484:	b	4194e4 <ferror@plt+0x15504>
  419488:	ldr	x27, [x19]
  41948c:	cbz	x27, 4194d4 <ferror@plt+0x154f4>
  419490:	ldr	x1, [x27]
  419494:	ldrb	w4, [x26, x24]
  419498:	sub	x8, x29, #0x10
  41949c:	sub	x3, x29, #0x14
  4194a0:	str	x8, [sp, #-16]!
  4194a4:	mov	x0, x19
  4194a8:	mov	w2, w28
  4194ac:	mov	x5, x21
  4194b0:	mov	x6, x20
  4194b4:	mov	x7, x22
  4194b8:	bl	419d00 <ferror@plt+0x15d20>
  4194bc:	add	sp, sp, #0x10
  4194c0:	cbz	w0, 419620 <ferror@plt+0x15640>
  4194c4:	ldur	w25, [x29, #-16]
  4194c8:	cbnz	w25, 41946c <ferror@plt+0x1548c>
  4194cc:	ldr	x27, [x27, #8]
  4194d0:	cbnz	x27, 419490 <ferror@plt+0x154b0>
  4194d4:	ldrb	w8, [x19, #56]
  4194d8:	mov	w9, wzr
  4194dc:	mov	w25, wzr
  4194e0:	ubfx	w10, w8, #1, #1
  4194e4:	tbnz	w10, #0, 419400 <ferror@plt+0x15420>
  4194e8:	cbnz	w9, 419400 <ferror@plt+0x15420>
  4194ec:	b	419348 <ferror@plt+0x15368>
  4194f0:	mov	w25, wzr
  4194f4:	ldrb	w8, [x19, #56]
  4194f8:	ldp	w13, w12, [x29, #-48]
  4194fc:	tbz	w8, #1, 419558 <ferror@plt+0x15578>
  419500:	b	41955c <ferror@plt+0x1557c>
  419504:	cbz	x28, 41952c <ferror@plt+0x1554c>
  419508:	strb	wzr, [x28, w24, sxtw]
  41950c:	ldr	x8, [x20]
  419510:	ldur	x9, [x29, #-56]
  419514:	mov	w0, #0x10                  	// #16
  419518:	add	x23, x8, x9, lsl #3
  41951c:	bl	414c04 <ferror@plt+0x10c24>
  419520:	mov	x1, x0
  419524:	stp	x23, x28, [x0]
  419528:	b	419548 <ferror@plt+0x15568>
  41952c:	ldr	x8, [x20]
  419530:	ldur	x9, [x29, #-56]
  419534:	mov	w0, #0x10                  	// #16
  419538:	add	x23, x8, x9, lsl #3
  41953c:	bl	414c04 <ferror@plt+0x10c24>
  419540:	mov	x1, x0
  419544:	stp	x23, xzr, [x0]
  419548:	ldr	x0, [x19, #80]
  41954c:	bl	40db44 <ferror@plt+0x9b64>
  419550:	str	x0, [x19, #80]
  419554:	ldp	w13, w12, [x29, #-48]
  419558:	cbz	w25, 419564 <ferror@plt+0x15584>
  41955c:	mov	w15, wzr
  419560:	b	418e94 <ferror@plt+0x14eb4>
  419564:	ldrb	w8, [x19, #56]
  419568:	tbz	w8, #1, 419888 <ferror@plt+0x158a8>
  41956c:	mov	w15, wzr
  419570:	mov	w13, #0x1                   	// #1
  419574:	b	418e94 <ferror@plt+0x14eb4>
  419578:	ldp	w13, w12, [x29, #-48]
  41957c:	ldur	x21, [x29, #-32]
  419580:	mov	w15, wzr
  419584:	b	418e94 <ferror@plt+0x14eb4>
  419588:	ldur	w24, [x29, #-68]
  41958c:	cmp	w12, #0x1
  419590:	b.lt	4195b8 <ferror@plt+0x155d8>  // b.tstop
  419594:	ldr	x8, [x20]
  419598:	mov	w0, #0x10                  	// #16
  41959c:	add	x23, x8, w12, uxtw #3
  4195a0:	bl	414c04 <ferror@plt+0x10c24>
  4195a4:	stp	x23, xzr, [x0]
  4195a8:	mov	x1, x0
  4195ac:	ldr	x0, [x19, #80]
  4195b0:	bl	40db44 <ferror@plt+0x9b64>
  4195b4:	str	x0, [x19, #80]
  4195b8:	ldr	x23, [x19]
  4195bc:	cbnz	x23, 419600 <ferror@plt+0x15620>
  4195c0:	ldr	x1, [x19, #64]
  4195c4:	cbz	x1, 4195e4 <ferror@plt+0x15604>
  4195c8:	ldr	x8, [x1, #88]
  4195cc:	cbz	x8, 4195e4 <ferror@plt+0x15604>
  4195d0:	ldr	x2, [x1, #32]
  4195d4:	mov	x0, x19
  4195d8:	mov	x3, x22
  4195dc:	blr	x8
  4195e0:	cbz	w0, 419620 <ferror@plt+0x15640>
  4195e4:	cbz	w24, 419864 <ferror@plt+0x15884>
  4195e8:	ldr	x23, [x19, #80]
  4195ec:	cbz	x23, 41979c <ferror@plt+0x157bc>
  4195f0:	mov	w24, #0x2d                  	// #45
  4195f4:	b	419720 <ferror@plt+0x15740>
  4195f8:	ldr	x23, [x23, #8]
  4195fc:	cbz	x23, 4195c0 <ferror@plt+0x155e0>
  419600:	ldr	x1, [x23]
  419604:	ldr	x8, [x1, #88]
  419608:	cbz	x8, 4195f8 <ferror@plt+0x15618>
  41960c:	ldr	x2, [x1, #32]
  419610:	mov	x0, x19
  419614:	mov	x3, x22
  419618:	blr	x8
  41961c:	cbnz	w0, 4195f8 <ferror@plt+0x15618>
  419620:	ldr	x20, [x19]
  419624:	cbnz	x20, 419664 <ferror@plt+0x15684>
  419628:	ldr	x1, [x19, #64]
  41962c:	cbz	x1, 419648 <ferror@plt+0x15668>
  419630:	ldr	x8, [x1, #96]
  419634:	cbz	x8, 419648 <ferror@plt+0x15668>
  419638:	ldr	x2, [x1, #32]
  41963c:	mov	x0, x19
  419640:	mov	x3, x22
  419644:	blr	x8
  419648:	ldr	x21, [x19, #72]
  41964c:	cbz	x21, 419748 <ferror@plt+0x15768>
  419650:	adrp	x22, 444000 <ferror@plt+0x40020>
  419654:	add	x22, x22, #0x86
  419658:	b	4196a4 <ferror@plt+0x156c4>
  41965c:	ldr	x20, [x20, #8]
  419660:	cbz	x20, 419628 <ferror@plt+0x15648>
  419664:	ldr	x1, [x20]
  419668:	ldr	x8, [x1, #96]
  41966c:	cbz	x8, 41965c <ferror@plt+0x1567c>
  419670:	ldr	x2, [x1, #32]
  419674:	mov	x0, x19
  419678:	mov	x3, x22
  41967c:	blr	x8
  419680:	b	41965c <ferror@plt+0x1567c>
  419684:	ldr	x0, [x20, #32]
  419688:	bl	42251c <ferror@plt+0x1e53c>
  41968c:	ldp	x9, x8, [x20, #8]
  419690:	str	x8, [x9]
  419694:	mov	x0, x20
  419698:	bl	414cbc <ferror@plt+0x10cdc>
  41969c:	ldr	x21, [x21, #8]
  4196a0:	cbz	x21, 4196ec <ferror@plt+0x1570c>
  4196a4:	ldr	x20, [x21]
  4196a8:	ldr	w8, [x20]
  4196ac:	cmp	w8, #0x8
  4196b0:	b.hi	4198f0 <ferror@plt+0x15910>  // b.pmore
  4196b4:	adr	x9, 419684 <ferror@plt+0x156a4>
  4196b8:	ldrb	w10, [x22, x8]
  4196bc:	add	x9, x9, x10, lsl #2
  4196c0:	br	x9
  4196c4:	ldr	x0, [x20, #24]
  4196c8:	bl	414cbc <ferror@plt+0x10cdc>
  4196cc:	b	41968c <ferror@plt+0x156ac>
  4196d0:	ldr	w8, [x20, #16]
  4196d4:	ldr	x9, [x20, #8]
  4196d8:	str	w8, [x9]
  4196dc:	mov	x0, x20
  4196e0:	bl	414cbc <ferror@plt+0x10cdc>
  4196e4:	ldr	x21, [x21, #8]
  4196e8:	cbnz	x21, 4196a4 <ferror@plt+0x156c4>
  4196ec:	ldr	x0, [x19, #72]
  4196f0:	bl	40da20 <ferror@plt+0x9a40>
  4196f4:	ldr	x21, [x19, #80]
  4196f8:	str	xzr, [x19, #72]
  4196fc:	cbnz	x21, 41975c <ferror@plt+0x1577c>
  419700:	b	419780 <ferror@plt+0x157a0>
  419704:	str	xzr, [x8]
  419708:	ldr	x0, [x22, #8]
  41970c:	bl	414cbc <ferror@plt+0x10cdc>
  419710:	mov	x0, x22
  419714:	bl	414cbc <ferror@plt+0x10cdc>
  419718:	ldr	x23, [x23, #8]
  41971c:	cbz	x23, 419794 <ferror@plt+0x157b4>
  419720:	ldr	x22, [x23]
  419724:	ldp	x8, x9, [x22]
  419728:	cbz	x9, 419704 <ferror@plt+0x15724>
  41972c:	ldr	x8, [x8]
  419730:	strb	w24, [x8]
  419734:	ldp	x8, x1, [x22]
  419738:	ldr	x8, [x8]
  41973c:	add	x0, x8, #0x1
  419740:	bl	403d30 <strcpy@plt>
  419744:	b	419708 <ferror@plt+0x15728>
  419748:	mov	x0, xzr
  41974c:	bl	40da20 <ferror@plt+0x9a40>
  419750:	ldr	x21, [x19, #80]
  419754:	str	xzr, [x19, #72]
  419758:	cbz	x21, 419780 <ferror@plt+0x157a0>
  41975c:	ldr	x20, [x21]
  419760:	ldr	x0, [x20, #8]
  419764:	bl	414cbc <ferror@plt+0x10cdc>
  419768:	mov	x0, x20
  41976c:	bl	414cbc <ferror@plt+0x10cdc>
  419770:	ldr	x21, [x21, #8]
  419774:	cbnz	x21, 41975c <ferror@plt+0x1577c>
  419778:	ldr	x0, [x19, #80]
  41977c:	b	419784 <ferror@plt+0x157a4>
  419780:	mov	x0, xzr
  419784:	bl	40da20 <ferror@plt+0x9a40>
  419788:	mov	w0, wzr
  41978c:	str	xzr, [x19, #80]
  419790:	b	419868 <ferror@plt+0x15888>
  419794:	ldr	x0, [x19, #80]
  419798:	b	4197a0 <ferror@plt+0x157c0>
  41979c:	mov	x0, xzr
  4197a0:	bl	40da20 <ferror@plt+0x9a40>
  4197a4:	mov	w0, #0x1                   	// #1
  4197a8:	str	xzr, [x19, #80]
  4197ac:	stur	w0, [x29, #-8]
  4197b0:	ldr	w8, [x21]
  4197b4:	cmp	w8, #0x2
  4197b8:	b.lt	419868 <ferror@plt+0x15888>  // b.tstop
  4197bc:	mov	w9, #0xffffffff            	// #-1
  4197c0:	mov	w10, #0x1                   	// #1
  4197c4:	b	4197e0 <ferror@plt+0x15800>
  4197c8:	sub	w8, w8, w11
  4197cc:	str	w8, [x21]
  4197d0:	add	x10, x10, #0x1
  4197d4:	cmp	w10, w8
  4197d8:	sub	w9, w9, #0x1
  4197dc:	b.ge	419860 <ferror@plt+0x15880>  // b.tcont
  4197e0:	cmp	w10, w8
  4197e4:	b.ge	4197d0 <ferror@plt+0x157f0>  // b.tcont
  4197e8:	ldr	x13, [x20]
  4197ec:	mov	w11, w8
  4197f0:	mov	x12, x10
  4197f4:	ldr	x14, [x13, x12, lsl #3]
  4197f8:	cbnz	x14, 41980c <ferror@plt+0x1582c>
  4197fc:	add	x12, x12, #0x1
  419800:	cmp	x11, x12
  419804:	b.ne	4197f4 <ferror@plt+0x15814>  // b.any
  419808:	mov	w12, w11
  41980c:	subs	w11, w12, w10
  419810:	b.ls	4197d0 <ferror@plt+0x157f0>  // b.plast
  419814:	cmp	w12, w8
  419818:	b.ge	4197c8 <ferror@plt+0x157e8>  // b.tcont
  41981c:	mov	x13, xzr
  419820:	mov	w14, w12
  419824:	add	w15, w12, w9
  419828:	sxtw	x12, w12
  41982c:	sub	x13, x13, w15, sxtw #3
  419830:	lsl	x14, x14, #3
  419834:	ldr	x15, [x20]
  419838:	ldr	x16, [x15, x14]
  41983c:	add	x15, x15, x13
  419840:	str	x16, [x15, x12, lsl #3]
  419844:	ldr	x15, [x20]
  419848:	add	x12, x12, #0x1
  41984c:	cmp	w8, w12
  419850:	str	xzr, [x15, x14]
  419854:	add	x14, x14, #0x8
  419858:	b.gt	419834 <ferror@plt+0x15854>
  41985c:	b	4197c8 <ferror@plt+0x157e8>
  419860:	stur	w10, [x29, #-8]
  419864:	mov	w0, #0x1                   	// #1
  419868:	mov	sp, x29
  41986c:	ldp	x20, x19, [sp, #80]
  419870:	ldp	x22, x21, [sp, #64]
  419874:	ldp	x24, x23, [sp, #48]
  419878:	ldp	x26, x25, [sp, #32]
  41987c:	ldp	x28, x27, [sp, #16]
  419880:	ldp	x29, x30, [sp], #96
  419884:	ret
  419888:	adrp	x21, 491000 <ferror@plt+0x8d020>
  41988c:	ldr	w1, [x21, #3312]
  419890:	cbz	w1, 4198d8 <ferror@plt+0x158f8>
  419894:	ldr	x8, [x20]
  419898:	ldursw	x9, [x29, #-8]
  41989c:	adrp	x3, 444000 <ferror@plt+0x40020>
  4198a0:	add	x3, x3, #0x4bf
  4198a4:	mov	x0, x22
  4198a8:	ldr	x4, [x8, x9, lsl #3]
  4198ac:	mov	w2, wzr
  4198b0:	bl	40998c <ferror@plt+0x59ac>
  4198b4:	b	419620 <ferror@plt+0x15640>
  4198b8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4198bc:	adrp	x1, 444000 <ferror@plt+0x40020>
  4198c0:	adrp	x2, 444000 <ferror@plt+0x40020>
  4198c4:	add	x0, x0, #0xf7f
  4198c8:	add	x1, x1, #0xac0
  4198cc:	add	x2, x2, #0xb31
  4198d0:	bl	415dcc <ferror@plt+0x11dec>
  4198d4:	b	419620 <ferror@plt+0x15640>
  4198d8:	adrp	x0, 444000 <ferror@plt+0x40020>
  4198dc:	add	x0, x0, #0x98
  4198e0:	bl	41b3b0 <ferror@plt+0x173d0>
  4198e4:	mov	w1, w0
  4198e8:	str	w0, [x21, #3312]
  4198ec:	b	419894 <ferror@plt+0x158b4>
  4198f0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4198f4:	adrp	x1, 444000 <ferror@plt+0x40020>
  4198f8:	adrp	x3, 444000 <ferror@plt+0x40020>
  4198fc:	add	x0, x0, #0xf7f
  419900:	add	x1, x1, #0x986
  419904:	add	x3, x3, #0x990
  419908:	mov	w2, #0x659                 	// #1625
  41990c:	mov	x4, xzr
  419910:	bl	427628 <ferror@plt+0x23648>
  419914:	mov	x0, x19
  419918:	mov	w1, wzr
  41991c:	mov	x2, x25
  419920:	bl	419944 <ferror@plt+0x15964>
  419924:	mov	w1, #0x1                   	// #1
  419928:	mov	x0, x19
  41992c:	mov	x2, xzr
  419930:	bl	419944 <ferror@plt+0x15964>
  419934:	mov	x0, x19
  419938:	mov	w1, wzr
  41993c:	mov	x2, xzr
  419940:	bl	419944 <ferror@plt+0x15964>
  419944:	stp	x29, x30, [sp, #-32]!
  419948:	str	x19, [sp, #16]
  41994c:	mov	x29, sp
  419950:	bl	417e00 <ferror@plt+0x13e20>
  419954:	mov	x19, x0
  419958:	adrp	x0, 447000 <ferror@plt+0x43020>
  41995c:	add	x0, x0, #0xee5
  419960:	mov	x1, x19
  419964:	bl	41718c <ferror@plt+0x131ac>
  419968:	mov	x0, x19
  41996c:	bl	414cbc <ferror@plt+0x10cdc>
  419970:	mov	w0, wzr
  419974:	bl	403540 <exit@plt>
  419978:	sub	sp, sp, #0x90
  41997c:	stp	x29, x30, [sp, #48]
  419980:	stp	x28, x27, [sp, #64]
  419984:	stp	x26, x25, [sp, #80]
  419988:	stp	x24, x23, [sp, #96]
  41998c:	stp	x22, x21, [sp, #112]
  419990:	stp	x20, x19, [sp, #128]
  419994:	ldr	w20, [x1, #72]
  419998:	add	x29, sp, #0x30
  41999c:	mov	w8, #0x1                   	// #1
  4199a0:	str	x7, [sp, #24]
  4199a4:	cmp	w20, #0x1
  4199a8:	stur	x6, [x29, #-16]
  4199ac:	stur	w4, [x29, #-4]
  4199b0:	b.lt	419bb4 <ferror@plt+0x15bd4>  // b.tstop
  4199b4:	ldr	x8, [x29, #96]
  4199b8:	mov	x25, x5
  4199bc:	mov	x27, x3
  4199c0:	mov	x23, x2
  4199c4:	mov	x21, x1
  4199c8:	mov	x22, xzr
  4199cc:	mov	x24, xzr
  4199d0:	stp	x8, x0, [sp, #8]
  4199d4:	b	4199e8 <ferror@plt+0x15a08>
  4199d8:	add	x24, x24, #0x1
  4199dc:	cmp	x24, w20, sxtw
  4199e0:	add	x22, x22, #0x30
  4199e4:	b.ge	419bb0 <ferror@plt+0x15bd0>  // b.tcont
  4199e8:	ldrsw	x26, [x23]
  4199ec:	ldr	w8, [x25]
  4199f0:	cmp	w26, w8
  4199f4:	b.ge	419bb0 <ferror@plt+0x15bd0>  // b.tcont
  4199f8:	ldr	x28, [x21, #64]
  4199fc:	ldur	w8, [x29, #-4]
  419a00:	cbz	w8, 419a10 <ferror@plt+0x15a30>
  419a04:	add	x8, x28, x22
  419a08:	ldrb	w8, [x8, #12]
  419a0c:	tbnz	w8, #6, 4199d8 <ferror@plt+0x159f8>
  419a10:	add	x8, x28, x22
  419a14:	ldr	w8, [x8, #16]
  419a18:	cbz	w8, 419a30 <ferror@plt+0x15a50>
  419a1c:	cmp	w8, #0x3
  419a20:	b.ne	419a44 <ferror@plt+0x15a64>  // b.any
  419a24:	add	x8, x28, x22
  419a28:	ldrb	w8, [x8, #12]
  419a2c:	tbz	w8, #3, 419a44 <ferror@plt+0x15a64>
  419a30:	ldr	x19, [x28, x22]
  419a34:	mov	x0, x27
  419a38:	mov	x1, x19
  419a3c:	bl	403b30 <strcmp@plt>
  419a40:	cbz	w0, 419bd8 <ferror@plt+0x15bf8>
  419a44:	ldr	x28, [x28, x22]
  419a48:	mov	x0, x28
  419a4c:	bl	403510 <strlen@plt>
  419a50:	sxtw	x19, w0
  419a54:	mov	x0, x27
  419a58:	mov	x1, x28
  419a5c:	mov	x2, x19
  419a60:	bl	403880 <strncmp@plt>
  419a64:	cbnz	w0, 4199d8 <ferror@plt+0x159f8>
  419a68:	add	x19, x27, x19
  419a6c:	ldrb	w8, [x19]
  419a70:	cmp	w8, #0x3d
  419a74:	b.eq	419a7c <ferror@plt+0x15a9c>  // b.none
  419a78:	cbnz	w8, 4199d8 <ferror@plt+0x159f8>
  419a7c:	ldur	x8, [x29, #-16]
  419a80:	mov	w0, #0x10                  	// #16
  419a84:	ldr	x8, [x8]
  419a88:	add	x20, x8, x26, lsl #3
  419a8c:	bl	414c04 <ferror@plt+0x10c24>
  419a90:	ldr	x26, [sp, #16]
  419a94:	stp	x20, xzr, [x0]
  419a98:	mov	x1, x0
  419a9c:	ldr	x0, [x26, #80]
  419aa0:	bl	40db44 <ferror@plt+0x9b64>
  419aa4:	str	x0, [x26, #80]
  419aa8:	ldr	x8, [x21, #64]
  419aac:	adrp	x0, 444000 <ferror@plt+0x40020>
  419ab0:	add	x0, x0, #0x9b5
  419ab4:	mov	x2, xzr
  419ab8:	ldr	x1, [x8, x22]
  419abc:	bl	420c00 <ferror@plt+0x1cc20>
  419ac0:	ldrb	w8, [x19]
  419ac4:	mov	x28, x0
  419ac8:	cmp	w8, #0x3d
  419acc:	b.ne	419ad8 <ferror@plt+0x15af8>  // b.any
  419ad0:	add	x19, x19, #0x1
  419ad4:	b	419b6c <ferror@plt+0x15b8c>
  419ad8:	ldr	x8, [x21, #64]
  419adc:	ldr	w11, [x25]
  419ae0:	ldr	w9, [x23]
  419ae4:	add	x2, x8, x22
  419ae8:	ldr	w10, [x2, #16]
  419aec:	sub	w11, w11, #0x1
  419af0:	cmp	w9, w11
  419af4:	b.ge	419c64 <ferror@plt+0x15c84>  // b.tcont
  419af8:	cmp	w10, #0x3
  419afc:	b.ne	419b0c <ferror@plt+0x15b2c>  // b.any
  419b00:	add	x10, x8, x22
  419b04:	ldrb	w10, [x10, #12]
  419b08:	tbnz	w10, #5, 419b24 <ferror@plt+0x15b44>
  419b0c:	ldur	x8, [x29, #-16]
  419b10:	add	w9, w9, #0x1
  419b14:	ldr	x8, [x8]
  419b18:	add	x20, x8, w9, sxtw #3
  419b1c:	ldr	x19, [x20]
  419b20:	b	419b44 <ferror@plt+0x15b64>
  419b24:	ldur	x10, [x29, #-16]
  419b28:	add	w9, w9, #0x1
  419b2c:	ldr	x10, [x10]
  419b30:	add	x20, x10, w9, sxtw #3
  419b34:	ldr	x19, [x20]
  419b38:	ldrb	w9, [x19]
  419b3c:	cmp	w9, #0x2d
  419b40:	b.eq	419cac <ferror@plt+0x15ccc>  // b.none
  419b44:	mov	w0, #0x10                  	// #16
  419b48:	bl	414c04 <ferror@plt+0x10c24>
  419b4c:	stp	x20, xzr, [x0]
  419b50:	mov	x1, x0
  419b54:	ldr	x0, [x26, #80]
  419b58:	bl	40db44 <ferror@plt+0x9b64>
  419b5c:	str	x0, [x26, #80]
  419b60:	ldr	w8, [x23]
  419b64:	add	w8, w8, #0x1
  419b68:	str	w8, [x23]
  419b6c:	ldr	x8, [x21, #64]
  419b70:	ldr	x5, [sp, #24]
  419b74:	mov	x0, x26
  419b78:	mov	x1, x21
  419b7c:	add	x2, x8, x22
  419b80:	mov	x3, x19
  419b84:	mov	x4, x28
  419b88:	bl	41a268 <ferror@plt+0x16288>
  419b8c:	mov	w19, w0
  419b90:	mov	x0, x28
  419b94:	bl	414cbc <ferror@plt+0x10cdc>
  419b98:	cbz	w19, 419c5c <ferror@plt+0x15c7c>
  419b9c:	ldr	x8, [sp, #8]
  419ba0:	mov	w9, #0x1                   	// #1
  419ba4:	str	w9, [x8]
  419ba8:	ldr	w20, [x21, #72]
  419bac:	b	4199d8 <ferror@plt+0x159f8>
  419bb0:	mov	w8, #0x1                   	// #1
  419bb4:	mov	w0, w8
  419bb8:	ldp	x20, x19, [sp, #128]
  419bbc:	ldp	x22, x21, [sp, #112]
  419bc0:	ldp	x24, x23, [sp, #96]
  419bc4:	ldp	x26, x25, [sp, #80]
  419bc8:	ldp	x28, x27, [sp, #64]
  419bcc:	ldp	x29, x30, [sp, #48]
  419bd0:	add	sp, sp, #0x90
  419bd4:	ret
  419bd8:	adrp	x0, 444000 <ferror@plt+0x40020>
  419bdc:	add	x0, x0, #0x9b5
  419be0:	mov	x1, x19
  419be4:	mov	x2, xzr
  419be8:	bl	420c00 <ferror@plt+0x1cc20>
  419bec:	ldr	x8, [x21, #64]
  419bf0:	ldp	x20, x5, [sp, #16]
  419bf4:	mov	x19, x0
  419bf8:	mov	x1, x21
  419bfc:	add	x2, x8, x22
  419c00:	mov	x0, x20
  419c04:	mov	x3, xzr
  419c08:	mov	x4, x19
  419c0c:	bl	41a268 <ferror@plt+0x16288>
  419c10:	mov	w21, w0
  419c14:	mov	x0, x19
  419c18:	bl	414cbc <ferror@plt+0x10cdc>
  419c1c:	ldur	x8, [x29, #-16]
  419c20:	ldrsw	x9, [x23]
  419c24:	mov	w0, #0x10                  	// #16
  419c28:	ldr	x8, [x8]
  419c2c:	add	x19, x8, x9, lsl #3
  419c30:	bl	414c04 <ferror@plt+0x10c24>
  419c34:	stp	x19, xzr, [x0]
  419c38:	mov	x1, x0
  419c3c:	ldr	x0, [x20, #80]
  419c40:	bl	40db44 <ferror@plt+0x9b64>
  419c44:	ldr	x9, [sp, #8]
  419c48:	mov	w8, #0x1                   	// #1
  419c4c:	str	x0, [x20, #80]
  419c50:	mov	w0, w21
  419c54:	str	w8, [x9]
  419c58:	b	419bb8 <ferror@plt+0x15bd8>
  419c5c:	mov	w8, wzr
  419c60:	b	419bb4 <ferror@plt+0x15bd4>
  419c64:	cmp	w10, #0x3
  419c68:	b.ne	419c78 <ferror@plt+0x15c98>  // b.any
  419c6c:	add	x8, x8, x22
  419c70:	ldrb	w8, [x8, #12]
  419c74:	tbnz	w8, #5, 419cb0 <ferror@plt+0x15cd0>
  419c78:	adrp	x19, 491000 <ferror@plt+0x8d020>
  419c7c:	ldr	w1, [x19, #3312]
  419c80:	cbz	w1, 419ce8 <ferror@plt+0x15d08>
  419c84:	ldr	x0, [sp, #24]
  419c88:	adrp	x3, 444000 <ferror@plt+0x40020>
  419c8c:	add	x3, x3, #0x9b8
  419c90:	mov	w2, #0x1                   	// #1
  419c94:	mov	x4, x28
  419c98:	bl	40998c <ferror@plt+0x59ac>
  419c9c:	mov	x0, x28
  419ca0:	bl	414cbc <ferror@plt+0x10cdc>
  419ca4:	mov	w8, wzr
  419ca8:	b	419bb4 <ferror@plt+0x15bd4>
  419cac:	add	x2, x8, x22
  419cb0:	ldr	x5, [sp, #24]
  419cb4:	mov	x0, x26
  419cb8:	mov	x1, x21
  419cbc:	mov	x3, xzr
  419cc0:	mov	x4, x28
  419cc4:	bl	41a268 <ferror@plt+0x16288>
  419cc8:	ldr	x9, [sp, #8]
  419ccc:	mov	w19, w0
  419cd0:	mov	w8, #0x1                   	// #1
  419cd4:	mov	x0, x28
  419cd8:	str	w8, [x9]
  419cdc:	bl	414cbc <ferror@plt+0x10cdc>
  419ce0:	mov	w0, w19
  419ce4:	b	419bb8 <ferror@plt+0x15bd8>
  419ce8:	adrp	x0, 444000 <ferror@plt+0x40020>
  419cec:	add	x0, x0, #0x98
  419cf0:	bl	41b3b0 <ferror@plt+0x173d0>
  419cf4:	mov	w1, w0
  419cf8:	str	w0, [x19, #3312]
  419cfc:	b	419c84 <ferror@plt+0x15ca4>
  419d00:	sub	sp, sp, #0xa0
  419d04:	stp	x29, x30, [sp, #64]
  419d08:	stp	x28, x27, [sp, #80]
  419d0c:	stp	x26, x25, [sp, #96]
  419d10:	stp	x24, x23, [sp, #112]
  419d14:	stp	x22, x21, [sp, #128]
  419d18:	stp	x20, x19, [sp, #144]
  419d1c:	ldr	w8, [x1, #72]
  419d20:	add	x29, sp, #0x40
  419d24:	mov	w20, #0x1                   	// #1
  419d28:	str	x5, [sp, #32]
  419d2c:	cmp	w8, #0x1
  419d30:	stur	x3, [x29, #-24]
  419d34:	b.lt	419f4c <ferror@plt+0x15f6c>  // b.tstop
  419d38:	ldr	x9, [x29, #96]
  419d3c:	mov	x21, x7
  419d40:	mov	x25, x6
  419d44:	mov	w23, w4
  419d48:	stur	x9, [x29, #-16]
  419d4c:	add	w9, w2, #0x1
  419d50:	str	x9, [sp, #16]
  419d54:	sxtw	x9, w9
  419d58:	mov	w22, w2
  419d5c:	mov	x26, x1
  419d60:	mov	x27, x0
  419d64:	mov	x24, xzr
  419d68:	mov	x19, xzr
  419d6c:	str	x9, [sp, #24]
  419d70:	and	w9, w4, #0xff
  419d74:	stp	w2, w9, [x29, #-8]
  419d78:	b	419dd0 <ferror@plt+0x15df0>
  419d7c:	mov	x22, xzr
  419d80:	ldr	x8, [x26, #64]
  419d84:	mov	x0, x27
  419d88:	mov	x1, x26
  419d8c:	mov	x3, x22
  419d90:	add	x2, x8, x24
  419d94:	mov	x4, x28
  419d98:	mov	x5, x21
  419d9c:	bl	41a268 <ferror@plt+0x16288>
  419da0:	mov	w22, w0
  419da4:	mov	x0, x28
  419da8:	bl	414cbc <ferror@plt+0x10cdc>
  419dac:	cbz	w22, 419f48 <ferror@plt+0x15f68>
  419db0:	ldur	x8, [x29, #-16]
  419db4:	ldur	w22, [x29, #-8]
  419db8:	str	w20, [x8]
  419dbc:	ldr	w8, [x26, #72]
  419dc0:	add	x19, x19, #0x1
  419dc4:	cmp	x19, w8, sxtw
  419dc8:	add	x24, x24, #0x30
  419dcc:	b.ge	419ef8 <ferror@plt+0x15f18>  // b.tcont
  419dd0:	ldr	x9, [x26, #64]
  419dd4:	add	x9, x9, x24
  419dd8:	ldrb	w9, [x9, #8]
  419ddc:	cmp	w9, w23, uxtb
  419de0:	b.ne	419dc0 <ferror@plt+0x15de0>  // b.any
  419de4:	ldur	w1, [x29, #-4]
  419de8:	adrp	x0, 444000 <ferror@plt+0x40020>
  419dec:	add	x0, x0, #0xabc
  419df0:	bl	420b78 <ferror@plt+0x1cb98>
  419df4:	ldr	x8, [x26, #64]
  419df8:	mov	x28, x0
  419dfc:	add	x9, x8, x24
  419e00:	ldr	w9, [x9, #16]
  419e04:	cbz	w9, 419d7c <ferror@plt+0x15d9c>
  419e08:	cmp	w9, #0x3
  419e0c:	b.ne	419e1c <ferror@plt+0x15e3c>  // b.any
  419e10:	add	x10, x8, x24
  419e14:	ldrb	w10, [x10, #12]
  419e18:	tbnz	w10, #3, 419d7c <ferror@plt+0x15d9c>
  419e1c:	ldur	x10, [x29, #-24]
  419e20:	ldr	w10, [x10]
  419e24:	cmp	w10, w22
  419e28:	b.gt	419f00 <ferror@plt+0x15f20>
  419e2c:	ldr	x10, [sp, #32]
  419e30:	ldr	w10, [x10]
  419e34:	sub	w10, w10, #0x1
  419e38:	cmp	w10, w22
  419e3c:	b.le	419ea8 <ferror@plt+0x15ec8>
  419e40:	cmp	w9, #0x3
  419e44:	b.ne	419e54 <ferror@plt+0x15e74>  // b.any
  419e48:	add	x8, x8, x24
  419e4c:	ldrb	w8, [x8, #12]
  419e50:	tbnz	w8, #5, 419ec0 <ferror@plt+0x15ee0>
  419e54:	ldr	x8, [x25]
  419e58:	ldr	x9, [sp, #24]
  419e5c:	mov	x20, x25
  419e60:	mov	x25, x21
  419e64:	mov	w0, #0x10                  	// #16
  419e68:	add	x21, x8, x9, lsl #3
  419e6c:	ldr	x22, [x21]
  419e70:	bl	414c04 <ferror@plt+0x10c24>
  419e74:	mov	x1, x0
  419e78:	str	x21, [x0]
  419e7c:	mov	x21, x25
  419e80:	mov	x25, x20
  419e84:	mov	w20, #0x1                   	// #1
  419e88:	str	xzr, [x0, #8]
  419e8c:	ldr	x0, [x27, #80]
  419e90:	bl	40db44 <ferror@plt+0x9b64>
  419e94:	str	x0, [x27, #80]
  419e98:	ldur	x8, [x29, #-24]
  419e9c:	ldr	x9, [sp, #16]
  419ea0:	str	w9, [x8]
  419ea4:	b	419d80 <ferror@plt+0x15da0>
  419ea8:	cmp	w9, #0x3
  419eac:	b.ne	419f1c <ferror@plt+0x15f3c>  // b.any
  419eb0:	add	x8, x8, x24
  419eb4:	ldrb	w8, [x8, #12]
  419eb8:	tbnz	w8, #5, 419d7c <ferror@plt+0x15d9c>
  419ebc:	b	419f1c <ferror@plt+0x15f3c>
  419ec0:	ldr	x8, [x25]
  419ec4:	ldr	x9, [sp, #24]
  419ec8:	add	x9, x8, x9, lsl #3
  419ecc:	ldr	x22, [x9]
  419ed0:	ldrb	w8, [x22]
  419ed4:	cmp	w8, #0x2d
  419ed8:	b.eq	419d7c <ferror@plt+0x15d9c>  // b.none
  419edc:	mov	w0, #0x10                  	// #16
  419ee0:	str	x9, [sp, #8]
  419ee4:	bl	414c04 <ferror@plt+0x10c24>
  419ee8:	ldr	x8, [sp, #8]
  419eec:	mov	x1, x0
  419ef0:	str	x8, [x0]
  419ef4:	b	419e88 <ferror@plt+0x15ea8>
  419ef8:	mov	w20, #0x1                   	// #1
  419efc:	b	419f4c <ferror@plt+0x15f6c>
  419f00:	adrp	x19, 491000 <ferror@plt+0x8d020>
  419f04:	ldr	w1, [x19, #3312]
  419f08:	cbz	w1, 419f70 <ferror@plt+0x15f90>
  419f0c:	adrp	x3, 444000 <ferror@plt+0x40020>
  419f10:	add	x3, x3, #0xa0a
  419f14:	mov	w2, #0x2                   	// #2
  419f18:	b	419f34 <ferror@plt+0x15f54>
  419f1c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  419f20:	ldr	w1, [x19, #3312]
  419f24:	cbz	w1, 419f88 <ferror@plt+0x15fa8>
  419f28:	adrp	x3, 444000 <ferror@plt+0x40020>
  419f2c:	add	x3, x3, #0x9b8
  419f30:	mov	w2, #0x1                   	// #1
  419f34:	mov	x0, x21
  419f38:	mov	x4, x28
  419f3c:	bl	40998c <ferror@plt+0x59ac>
  419f40:	mov	x0, x28
  419f44:	bl	414cbc <ferror@plt+0x10cdc>
  419f48:	mov	w20, wzr
  419f4c:	mov	w0, w20
  419f50:	ldp	x20, x19, [sp, #144]
  419f54:	ldp	x22, x21, [sp, #128]
  419f58:	ldp	x24, x23, [sp, #112]
  419f5c:	ldp	x26, x25, [sp, #96]
  419f60:	ldp	x28, x27, [sp, #80]
  419f64:	ldp	x29, x30, [sp, #64]
  419f68:	add	sp, sp, #0xa0
  419f6c:	ret
  419f70:	adrp	x0, 444000 <ferror@plt+0x40020>
  419f74:	add	x0, x0, #0x98
  419f78:	bl	41b3b0 <ferror@plt+0x173d0>
  419f7c:	mov	w1, w0
  419f80:	str	w0, [x19, #3312]
  419f84:	b	419f0c <ferror@plt+0x15f2c>
  419f88:	adrp	x0, 444000 <ferror@plt+0x40020>
  419f8c:	add	x0, x0, #0x98
  419f90:	bl	41b3b0 <ferror@plt+0x173d0>
  419f94:	mov	w1, w0
  419f98:	str	w0, [x19, #3312]
  419f9c:	b	419f28 <ferror@plt+0x15f48>
  419fa0:	cbz	x0, 419fac <ferror@plt+0x15fcc>
  419fa4:	stp	x1, x2, [x0, #80]
  419fa8:	ret
  419fac:	adrp	x0, 447000 <ferror@plt+0x43020>
  419fb0:	adrp	x1, 444000 <ferror@plt+0x40020>
  419fb4:	adrp	x2, 444000 <ferror@plt+0x40020>
  419fb8:	add	x0, x0, #0xf7f
  419fbc:	add	x1, x1, #0x642
  419fc0:	add	x2, x2, #0x238
  419fc4:	b	415dcc <ferror@plt+0x11dec>
  419fc8:	cbz	x0, 419fd4 <ferror@plt+0x15ff4>
  419fcc:	str	x1, [x0, #96]
  419fd0:	ret
  419fd4:	adrp	x0, 447000 <ferror@plt+0x43020>
  419fd8:	adrp	x1, 444000 <ferror@plt+0x40020>
  419fdc:	adrp	x2, 444000 <ferror@plt+0x40020>
  419fe0:	add	x0, x0, #0xf7f
  419fe4:	add	x1, x1, #0x69a
  419fe8:	add	x2, x2, #0x238
  419fec:	b	415dcc <ferror@plt+0x11dec>
  419ff0:	cbz	x0, 41a03c <ferror@plt+0x1605c>
  419ff4:	stp	x29, x30, [sp, #-48]!
  419ff8:	stp	x22, x21, [sp, #16]
  419ffc:	stp	x20, x19, [sp, #32]
  41a000:	ldr	x8, [x0, #48]
  41a004:	mov	x19, x3
  41a008:	mov	x20, x2
  41a00c:	mov	x21, x1
  41a010:	mov	x22, x0
  41a014:	mov	x29, sp
  41a018:	cbz	x8, 41a024 <ferror@plt+0x16044>
  41a01c:	ldr	x0, [x22, #56]
  41a020:	blr	x8
  41a024:	stp	x19, x20, [x22, #48]
  41a028:	str	x21, [x22, #40]
  41a02c:	ldp	x20, x19, [sp, #32]
  41a030:	ldp	x22, x21, [sp, #16]
  41a034:	ldp	x29, x30, [sp], #48
  41a038:	ret
  41a03c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41a040:	adrp	x1, 444000 <ferror@plt+0x40020>
  41a044:	adrp	x2, 444000 <ferror@plt+0x40020>
  41a048:	add	x0, x0, #0xf7f
  41a04c:	add	x1, x1, #0x6df
  41a050:	add	x2, x2, #0x238
  41a054:	b	415dcc <ferror@plt+0x11dec>
  41a058:	mov	x8, x0
  41a05c:	mov	x0, x1
  41a060:	mov	x1, x8
  41a064:	b	40bbfc <ferror@plt+0x7c1c>
  41a068:	cbz	x0, 41a0b4 <ferror@plt+0x160d4>
  41a06c:	stp	x29, x30, [sp, #-48]!
  41a070:	stp	x22, x21, [sp, #16]
  41a074:	stp	x20, x19, [sp, #32]
  41a078:	ldr	x8, [x0, #40]
  41a07c:	mov	x19, x3
  41a080:	mov	x20, x2
  41a084:	mov	x21, x1
  41a088:	mov	x22, x0
  41a08c:	mov	x29, sp
  41a090:	cbz	x8, 41a09c <ferror@plt+0x160bc>
  41a094:	ldr	x0, [x22, #48]
  41a098:	blr	x8
  41a09c:	stp	x19, x20, [x22, #40]
  41a0a0:	str	x21, [x22, #32]
  41a0a4:	ldp	x20, x19, [sp, #32]
  41a0a8:	ldp	x22, x21, [sp, #16]
  41a0ac:	ldp	x29, x30, [sp], #48
  41a0b0:	ret
  41a0b4:	adrp	x0, 447000 <ferror@plt+0x43020>
  41a0b8:	adrp	x1, 444000 <ferror@plt+0x40020>
  41a0bc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41a0c0:	add	x0, x0, #0xf7f
  41a0c4:	add	x1, x1, #0x78a
  41a0c8:	add	x2, x2, #0x668
  41a0cc:	b	415dcc <ferror@plt+0x11dec>
  41a0d0:	cbz	x0, 41a124 <ferror@plt+0x16144>
  41a0d4:	stp	x29, x30, [sp, #-32]!
  41a0d8:	stp	x20, x19, [sp, #16]
  41a0dc:	mov	x19, x0
  41a0e0:	mov	x0, x1
  41a0e4:	mov	x29, sp
  41a0e8:	bl	4209b8 <ferror@plt+0x1c9d8>
  41a0ec:	ldr	x8, [x19, #40]
  41a0f0:	mov	x20, x0
  41a0f4:	cbz	x8, 41a100 <ferror@plt+0x16120>
  41a0f8:	ldr	x0, [x19, #48]
  41a0fc:	blr	x8
  41a100:	adrp	x8, 41a000 <ferror@plt+0x16020>
  41a104:	adrp	x9, 414000 <ferror@plt+0x10020>
  41a108:	add	x8, x8, #0x58
  41a10c:	add	x9, x9, #0xcbc
  41a110:	str	x8, [x19, #32]
  41a114:	stp	x9, x20, [x19, #40]
  41a118:	ldp	x20, x19, [sp, #16]
  41a11c:	ldp	x29, x30, [sp], #32
  41a120:	ret
  41a124:	adrp	x0, 447000 <ferror@plt+0x43020>
  41a128:	adrp	x1, 444000 <ferror@plt+0x40020>
  41a12c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41a130:	add	x0, x0, #0xf7f
  41a134:	add	x1, x1, #0x7ef
  41a138:	add	x2, x2, #0x668
  41a13c:	b	415dcc <ferror@plt+0x11dec>
  41a140:	cbz	x0, 41a178 <ferror@plt+0x16198>
  41a144:	stp	x29, x30, [sp, #-32]!
  41a148:	stp	x20, x19, [sp, #16]
  41a14c:	mov	x19, x0
  41a150:	ldr	x0, [x0, #16]
  41a154:	mov	x29, sp
  41a158:	mov	x20, x1
  41a15c:	bl	414cbc <ferror@plt+0x10cdc>
  41a160:	mov	x0, x20
  41a164:	bl	4209b8 <ferror@plt+0x1c9d8>
  41a168:	str	x0, [x19, #16]
  41a16c:	ldp	x20, x19, [sp, #16]
  41a170:	ldp	x29, x30, [sp], #32
  41a174:	ret
  41a178:	adrp	x0, 447000 <ferror@plt+0x43020>
  41a17c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41a180:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41a184:	add	x0, x0, #0xf7f
  41a188:	add	x1, x1, #0x83d
  41a18c:	add	x2, x2, #0x668
  41a190:	b	415dcc <ferror@plt+0x11dec>
  41a194:	stp	x29, x30, [sp, #-16]!
  41a198:	mov	x29, sp
  41a19c:	cbz	x0, 41a1ac <ferror@plt+0x161cc>
  41a1a0:	ldr	x0, [x0, #16]
  41a1a4:	ldp	x29, x30, [sp], #16
  41a1a8:	ret
  41a1ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  41a1b0:	adrp	x1, 444000 <ferror@plt+0x40020>
  41a1b4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41a1b8:	add	x0, x0, #0xf7f
  41a1bc:	add	x1, x1, #0x880
  41a1c0:	add	x2, x2, #0x668
  41a1c4:	bl	415dcc <ferror@plt+0x11dec>
  41a1c8:	mov	x0, xzr
  41a1cc:	ldp	x29, x30, [sp], #16
  41a1d0:	ret
  41a1d4:	cbz	x0, 41a20c <ferror@plt+0x1622c>
  41a1d8:	stp	x29, x30, [sp, #-32]!
  41a1dc:	stp	x20, x19, [sp, #16]
  41a1e0:	mov	x19, x0
  41a1e4:	ldr	x0, [x0, #24]
  41a1e8:	mov	x29, sp
  41a1ec:	mov	x20, x1
  41a1f0:	bl	414cbc <ferror@plt+0x10cdc>
  41a1f4:	mov	x0, x20
  41a1f8:	bl	4209b8 <ferror@plt+0x1c9d8>
  41a1fc:	str	x0, [x19, #24]
  41a200:	ldp	x20, x19, [sp, #16]
  41a204:	ldp	x29, x30, [sp], #32
  41a208:	ret
  41a20c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41a210:	adrp	x1, 444000 <ferror@plt+0x40020>
  41a214:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41a218:	add	x0, x0, #0xf7f
  41a21c:	add	x1, x1, #0x8bc
  41a220:	add	x2, x2, #0x668
  41a224:	b	415dcc <ferror@plt+0x11dec>
  41a228:	stp	x29, x30, [sp, #-16]!
  41a22c:	mov	x29, sp
  41a230:	cbz	x0, 41a240 <ferror@plt+0x16260>
  41a234:	ldr	x0, [x0, #24]
  41a238:	ldp	x29, x30, [sp], #16
  41a23c:	ret
  41a240:	adrp	x0, 447000 <ferror@plt+0x43020>
  41a244:	adrp	x1, 444000 <ferror@plt+0x40020>
  41a248:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41a24c:	add	x0, x0, #0xf7f
  41a250:	add	x1, x1, #0x903
  41a254:	add	x2, x2, #0x668
  41a258:	bl	415dcc <ferror@plt+0x11dec>
  41a25c:	mov	x0, xzr
  41a260:	ldp	x29, x30, [sp], #16
  41a264:	ret
  41a268:	sub	sp, sp, #0x60
  41a26c:	stp	x29, x30, [sp, #24]
  41a270:	stp	x24, x23, [sp, #48]
  41a274:	stp	x22, x21, [sp, #64]
  41a278:	stp	x20, x19, [sp, #80]
  41a27c:	ldr	w8, [x2, #16]
  41a280:	mov	x22, x5
  41a284:	mov	x21, x4
  41a288:	mov	x23, x3
  41a28c:	mov	x19, x2
  41a290:	mov	x24, x1
  41a294:	mov	x20, x0
  41a298:	str	d8, [sp, #16]
  41a29c:	str	x25, [sp, #40]
  41a2a0:	add	x29, sp, #0x10
  41a2a4:	cbz	x3, 41a324 <ferror@plt+0x16344>
  41a2a8:	cmp	w8, #0x8
  41a2ac:	b.hi	41a8f4 <ferror@plt+0x16914>  // b.pmore
  41a2b0:	adrp	x9, 444000 <ferror@plt+0x40020>
  41a2b4:	mov	w8, w8
  41a2b8:	add	x9, x9, #0x8f
  41a2bc:	adr	x10, 41a2cc <ferror@plt+0x162ec>
  41a2c0:	ldrb	w11, [x9, x8]
  41a2c4:	add	x10, x10, x11, lsl #2
  41a2c8:	br	x10
  41a2cc:	mov	x1, #0xffffffffffffffff    	// #-1
  41a2d0:	mov	x0, x23
  41a2d4:	mov	x2, xzr
  41a2d8:	mov	x3, xzr
  41a2dc:	mov	x4, x22
  41a2e0:	bl	4391b0 <ferror@plt+0x351d0>
  41a2e4:	cbz	x0, 41a4c8 <ferror@plt+0x164e8>
  41a2e8:	ldr	x8, [x20, #72]
  41a2ec:	ldr	x23, [x19, #24]
  41a2f0:	mov	x21, x0
  41a2f4:	cbz	x8, 41a310 <ferror@plt+0x16330>
  41a2f8:	ldr	x22, [x8]
  41a2fc:	ldr	x9, [x22, #8]
  41a300:	cmp	x9, x23
  41a304:	b.eq	41a428 <ferror@plt+0x16448>  // b.none
  41a308:	ldr	x8, [x8, #8]
  41a30c:	cbnz	x8, 41a2f8 <ferror@plt+0x16318>
  41a310:	mov	w0, #0x28                  	// #40
  41a314:	bl	414c04 <ferror@plt+0x10c24>
  41a318:	mov	x22, x0
  41a31c:	mov	w8, #0x1                   	// #1
  41a320:	b	41a410 <ferror@plt+0x16430>
  41a324:	cbz	w8, 41a374 <ferror@plt+0x16394>
  41a328:	cmp	w8, #0x3
  41a32c:	b.ne	41a918 <ferror@plt+0x16938>  // b.any
  41a330:	ldrb	w8, [x19, #12]
  41a334:	mov	w9, #0x28                  	// #40
  41a338:	tst	w8, w9
  41a33c:	b.eq	41a918 <ferror@plt+0x16938>  // b.none
  41a340:	ldr	w8, [x19, #12]
  41a344:	tbnz	w8, #5, 41a4b0 <ferror@plt+0x164d0>
  41a348:	tbnz	w8, #3, 41a4b0 <ferror@plt+0x164d0>
  41a34c:	tbnz	w8, #4, 41a680 <ferror@plt+0x166a0>
  41a350:	mov	x1, #0xffffffffffffffff    	// #-1
  41a354:	mov	x0, x23
  41a358:	mov	x2, xzr
  41a35c:	mov	x3, xzr
  41a360:	mov	x4, x22
  41a364:	bl	4391b0 <ferror@plt+0x351d0>
  41a368:	mov	x20, x0
  41a36c:	cbz	x20, 41a4b8 <ferror@plt+0x164d8>
  41a370:	b	41a690 <ferror@plt+0x166b0>
  41a374:	ldr	x8, [x20, #72]
  41a378:	ldr	x21, [x19, #24]
  41a37c:	cbz	x8, 41a398 <ferror@plt+0x163b8>
  41a380:	ldr	x9, [x8]
  41a384:	ldr	x9, [x9, #8]
  41a388:	cmp	x9, x21
  41a38c:	b.eq	41a3bc <ferror@plt+0x163dc>  // b.none
  41a390:	ldr	x8, [x8, #8]
  41a394:	cbnz	x8, 41a380 <ferror@plt+0x163a0>
  41a398:	mov	w0, #0x28                  	// #40
  41a39c:	bl	414c04 <ferror@plt+0x10c24>
  41a3a0:	str	wzr, [x0]
  41a3a4:	str	x21, [x0, #8]
  41a3a8:	mov	x1, x0
  41a3ac:	ldr	x0, [x20, #72]
  41a3b0:	bl	40db44 <ferror@plt+0x9b64>
  41a3b4:	str	x0, [x20, #72]
  41a3b8:	ldr	x21, [x19, #24]
  41a3bc:	ldr	w8, [x19, #12]
  41a3c0:	mov	w19, #0x1                   	// #1
  41a3c4:	bic	w8, w19, w8, lsr #2
  41a3c8:	str	w8, [x21]
  41a3cc:	b	41a6e8 <ferror@plt+0x16708>
  41a3d0:	mov	x0, x23
  41a3d4:	bl	4209b8 <ferror@plt+0x1c9d8>
  41a3d8:	ldr	x8, [x20, #72]
  41a3dc:	ldr	x23, [x19, #24]
  41a3e0:	mov	x21, x0
  41a3e4:	cbz	x8, 41a400 <ferror@plt+0x16420>
  41a3e8:	ldr	x22, [x8]
  41a3ec:	ldr	x9, [x22, #8]
  41a3f0:	cmp	x9, x23
  41a3f4:	b.eq	41a428 <ferror@plt+0x16448>  // b.none
  41a3f8:	ldr	x8, [x8, #8]
  41a3fc:	cbnz	x8, 41a3e8 <ferror@plt+0x16408>
  41a400:	mov	w0, #0x28                  	// #40
  41a404:	bl	414c04 <ferror@plt+0x10c24>
  41a408:	mov	x22, x0
  41a40c:	mov	w8, #0x4                   	// #4
  41a410:	str	w8, [x0]
  41a414:	str	x23, [x0, #8]
  41a418:	ldr	x0, [x20, #72]
  41a41c:	mov	x1, x22
  41a420:	bl	40db44 <ferror@plt+0x9b64>
  41a424:	str	x0, [x20, #72]
  41a428:	ldr	x0, [x22, #24]
  41a42c:	bl	414cbc <ferror@plt+0x10cdc>
  41a430:	ldr	x8, [x19, #24]
  41a434:	ldr	x8, [x8]
  41a438:	stp	x8, x21, [x22, #16]
  41a43c:	ldr	x8, [x19, #24]
  41a440:	str	x21, [x8]
  41a444:	b	41a678 <ferror@plt+0x16698>
  41a448:	bl	403ee0 <__errno_location@plt>
  41a44c:	mov	x25, x0
  41a450:	str	wzr, [x0]
  41a454:	add	x1, sp, #0x8
  41a458:	mov	x0, x23
  41a45c:	mov	w2, wzr
  41a460:	bl	403ba0 <strtol@plt>
  41a464:	ldrb	w8, [x23]
  41a468:	cbz	w8, 41a600 <ferror@plt+0x16620>
  41a46c:	ldr	x8, [sp, #8]
  41a470:	ldrb	w8, [x8]
  41a474:	cbnz	w8, 41a600 <ferror@plt+0x16620>
  41a478:	mov	x24, x0
  41a47c:	cmp	x0, w24, sxtw
  41a480:	b.ne	41a490 <ferror@plt+0x164b0>  // b.any
  41a484:	ldr	w8, [x25]
  41a488:	cmp	w8, #0x22
  41a48c:	b.ne	41a830 <ferror@plt+0x16850>  // b.any
  41a490:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41a494:	ldr	w1, [x19, #3312]
  41a498:	cbz	w1, 41a748 <ferror@plt+0x16768>
  41a49c:	adrp	x3, 444000 <ferror@plt+0x40020>
  41a4a0:	add	x3, x3, #0xa49
  41a4a4:	b	41a614 <ferror@plt+0x16634>
  41a4a8:	ldr	w8, [x19, #12]
  41a4ac:	tbz	w8, #3, 41a34c <ferror@plt+0x1636c>
  41a4b0:	mov	x20, xzr
  41a4b4:	cbnz	x20, 41a690 <ferror@plt+0x166b0>
  41a4b8:	ldr	w8, [x19, #12]
  41a4bc:	mov	w9, #0x28                  	// #40
  41a4c0:	and	w8, w8, w9
  41a4c4:	cbnz	w8, 41a690 <ferror@plt+0x166b0>
  41a4c8:	mov	w19, wzr
  41a4cc:	b	41a6e8 <ferror@plt+0x16708>
  41a4d0:	bl	403ee0 <__errno_location@plt>
  41a4d4:	mov	x24, x0
  41a4d8:	str	wzr, [x0]
  41a4dc:	add	x1, sp, #0x8
  41a4e0:	mov	x0, x23
  41a4e4:	bl	420e50 <ferror@plt+0x1ce70>
  41a4e8:	ldrb	w8, [x23]
  41a4ec:	cbz	w8, 41a4fc <ferror@plt+0x1651c>
  41a4f0:	ldr	x8, [sp, #8]
  41a4f4:	ldrb	w8, [x8]
  41a4f8:	cbz	w8, 41a70c <ferror@plt+0x1672c>
  41a4fc:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41a500:	ldr	w1, [x19, #3312]
  41a504:	cbz	w1, 41a8ac <ferror@plt+0x168cc>
  41a508:	adrp	x3, 444000 <ferror@plt+0x40020>
  41a50c:	add	x3, x3, #0xa70
  41a510:	b	41a614 <ferror@plt+0x16634>
  41a514:	mov	x1, #0xffffffffffffffff    	// #-1
  41a518:	mov	x0, x23
  41a51c:	mov	x2, xzr
  41a520:	mov	x3, xzr
  41a524:	mov	x4, x22
  41a528:	bl	4391b0 <ferror@plt+0x351d0>
  41a52c:	cbz	x0, 41a4c8 <ferror@plt+0x164e8>
  41a530:	ldr	x23, [x19, #24]!
  41a534:	ldr	x8, [x20, #72]
  41a538:	mov	x21, x0
  41a53c:	cbz	x8, 41a58c <ferror@plt+0x165ac>
  41a540:	ldr	x22, [x8]
  41a544:	ldr	x9, [x22, #8]
  41a548:	cmp	x9, x23
  41a54c:	b.eq	41a5b4 <ferror@plt+0x165d4>  // b.none
  41a550:	ldr	x8, [x8, #8]
  41a554:	cbnz	x8, 41a540 <ferror@plt+0x16560>
  41a558:	b	41a58c <ferror@plt+0x165ac>
  41a55c:	mov	x0, x23
  41a560:	bl	4209b8 <ferror@plt+0x1c9d8>
  41a564:	ldr	x23, [x19, #24]!
  41a568:	ldr	x8, [x20, #72]
  41a56c:	mov	x21, x0
  41a570:	cbz	x8, 41a58c <ferror@plt+0x165ac>
  41a574:	ldr	x22, [x8]
  41a578:	ldr	x9, [x22, #8]
  41a57c:	cmp	x9, x23
  41a580:	b.eq	41a5b4 <ferror@plt+0x165d4>  // b.none
  41a584:	ldr	x8, [x8, #8]
  41a588:	cbnz	x8, 41a574 <ferror@plt+0x16594>
  41a58c:	mov	w0, #0x28                  	// #40
  41a590:	bl	414c04 <ferror@plt+0x10c24>
  41a594:	mov	w8, #0x5                   	// #5
  41a598:	str	w8, [x0]
  41a59c:	str	x23, [x0, #8]
  41a5a0:	mov	x22, x0
  41a5a4:	ldr	x0, [x20, #72]
  41a5a8:	mov	x1, x22
  41a5ac:	bl	40db44 <ferror@plt+0x9b64>
  41a5b0:	str	x0, [x20, #72]
  41a5b4:	ldrsw	x8, [x22, #24]
  41a5b8:	cbz	w8, 41a630 <ferror@plt+0x16650>
  41a5bc:	ldr	x0, [x22, #32]
  41a5c0:	add	x1, x8, #0x2
  41a5c4:	mov	w2, #0x8                   	// #8
  41a5c8:	bl	414eb8 <ferror@plt+0x10ed8>
  41a5cc:	b	41a644 <ferror@plt+0x16664>
  41a5d0:	bl	403ee0 <__errno_location@plt>
  41a5d4:	mov	x25, x0
  41a5d8:	str	wzr, [x0]
  41a5dc:	add	x1, sp, #0x8
  41a5e0:	mov	x0, x23
  41a5e4:	mov	w2, wzr
  41a5e8:	bl	4211b0 <ferror@plt+0x1d1d0>
  41a5ec:	ldrb	w8, [x23]
  41a5f0:	cbz	w8, 41a600 <ferror@plt+0x16620>
  41a5f4:	ldr	x8, [sp, #8]
  41a5f8:	ldrb	w8, [x8]
  41a5fc:	cbz	w8, 41a730 <ferror@plt+0x16750>
  41a600:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41a604:	ldr	w1, [x19, #3312]
  41a608:	cbz	w1, 41a894 <ferror@plt+0x168b4>
  41a60c:	adrp	x3, 444000 <ferror@plt+0x40020>
  41a610:	add	x3, x3, #0xa22
  41a614:	mov	w2, #0x1                   	// #1
  41a618:	mov	x0, x22
  41a61c:	mov	x4, x23
  41a620:	mov	x5, x21
  41a624:	bl	40998c <ferror@plt+0x59ac>
  41a628:	mov	w19, wzr
  41a62c:	b	41a6e8 <ferror@plt+0x16708>
  41a630:	ldr	x8, [x19]
  41a634:	mov	w0, #0x10                  	// #16
  41a638:	ldr	x8, [x8]
  41a63c:	str	x8, [x22, #16]
  41a640:	bl	414b40 <ferror@plt+0x10b60>
  41a644:	ldrsw	x8, [x22, #24]
  41a648:	str	x0, [x22, #32]
  41a64c:	str	x21, [x0, x8, lsl #3]
  41a650:	ldr	x8, [x22, #32]
  41a654:	ldrsw	x9, [x22, #24]
  41a658:	add	x8, x8, x9, lsl #3
  41a65c:	str	xzr, [x8, #8]
  41a660:	ldr	w8, [x22, #24]
  41a664:	ldr	x9, [x22, #32]
  41a668:	add	w8, w8, #0x1
  41a66c:	str	w8, [x22, #24]
  41a670:	ldr	x8, [x19]
  41a674:	str	x9, [x8]
  41a678:	mov	w19, #0x1                   	// #1
  41a67c:	b	41a6e8 <ferror@plt+0x16708>
  41a680:	mov	x0, x23
  41a684:	bl	4209b8 <ferror@plt+0x1c9d8>
  41a688:	mov	x20, x0
  41a68c:	cbz	x20, 41a4b8 <ferror@plt+0x164d8>
  41a690:	ldr	x8, [x19, #24]
  41a694:	ldr	x2, [x24, #32]
  41a698:	mov	x0, x21
  41a69c:	mov	x1, x20
  41a6a0:	mov	x3, x22
  41a6a4:	blr	x8
  41a6a8:	mov	w19, w0
  41a6ac:	cbz	x22, 41a6e0 <ferror@plt+0x16700>
  41a6b0:	cbnz	w19, 41a6e0 <ferror@plt+0x16700>
  41a6b4:	ldr	x8, [x22]
  41a6b8:	cbnz	x8, 41a6e0 <ferror@plt+0x16700>
  41a6bc:	adrp	x23, 491000 <ferror@plt+0x8d020>
  41a6c0:	ldr	w1, [x23, #3312]
  41a6c4:	cbz	w1, 41a8c4 <ferror@plt+0x168e4>
  41a6c8:	adrp	x3, 444000 <ferror@plt+0x40020>
  41a6cc:	add	x3, x3, #0xa0a
  41a6d0:	mov	w2, #0x2                   	// #2
  41a6d4:	mov	x0, x22
  41a6d8:	mov	x4, x21
  41a6dc:	bl	40998c <ferror@plt+0x59ac>
  41a6e0:	mov	x0, x20
  41a6e4:	bl	414cbc <ferror@plt+0x10cdc>
  41a6e8:	mov	w0, w19
  41a6ec:	ldp	x20, x19, [sp, #80]
  41a6f0:	ldp	x22, x21, [sp, #64]
  41a6f4:	ldp	x24, x23, [sp, #48]
  41a6f8:	ldr	x25, [sp, #40]
  41a6fc:	ldp	x29, x30, [sp, #24]
  41a700:	ldr	d8, [sp, #16]
  41a704:	add	sp, sp, #0x60
  41a708:	ret
  41a70c:	ldr	w8, [x24]
  41a710:	cmp	w8, #0x22
  41a714:	b.ne	41a760 <ferror@plt+0x16780>  // b.any
  41a718:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41a71c:	ldr	w1, [x19, #3312]
  41a720:	cbz	w1, 41a8dc <ferror@plt+0x168fc>
  41a724:	adrp	x3, 444000 <ferror@plt+0x40020>
  41a728:	add	x3, x3, #0xa96
  41a72c:	b	41a614 <ferror@plt+0x16634>
  41a730:	ldr	w8, [x25]
  41a734:	cmp	w8, #0x22
  41a738:	b.ne	41a7c8 <ferror@plt+0x167e8>  // b.any
  41a73c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41a740:	ldr	w1, [x19, #3312]
  41a744:	cbnz	w1, 41a49c <ferror@plt+0x164bc>
  41a748:	adrp	x0, 444000 <ferror@plt+0x40020>
  41a74c:	add	x0, x0, #0x98
  41a750:	bl	41b3b0 <ferror@plt+0x173d0>
  41a754:	mov	w1, w0
  41a758:	str	w0, [x19, #3312]
  41a75c:	b	41a49c <ferror@plt+0x164bc>
  41a760:	ldr	x8, [x20, #72]
  41a764:	ldr	x22, [x19, #24]
  41a768:	mov	v8.16b, v0.16b
  41a76c:	cbz	x8, 41a788 <ferror@plt+0x167a8>
  41a770:	ldr	x21, [x8]
  41a774:	ldr	x9, [x21, #8]
  41a778:	cmp	x9, x22
  41a77c:	b.eq	41a7b4 <ferror@plt+0x167d4>  // b.none
  41a780:	ldr	x8, [x8, #8]
  41a784:	cbnz	x8, 41a770 <ferror@plt+0x16790>
  41a788:	mov	w0, #0x28                  	// #40
  41a78c:	bl	414c04 <ferror@plt+0x10c24>
  41a790:	mov	w8, #0x7                   	// #7
  41a794:	str	w8, [x0]
  41a798:	str	x22, [x0, #8]
  41a79c:	mov	x21, x0
  41a7a0:	ldr	x0, [x20, #72]
  41a7a4:	mov	x1, x21
  41a7a8:	bl	40db44 <ferror@plt+0x9b64>
  41a7ac:	str	x0, [x20, #72]
  41a7b0:	ldr	x22, [x19, #24]
  41a7b4:	ldr	x8, [x22]
  41a7b8:	str	x8, [x21, #16]
  41a7bc:	ldr	x8, [x19, #24]
  41a7c0:	str	d8, [x8]
  41a7c4:	b	41a678 <ferror@plt+0x16698>
  41a7c8:	ldr	x22, [x19, #24]!
  41a7cc:	ldr	x8, [x20, #72]
  41a7d0:	mov	x24, x0
  41a7d4:	cbz	x8, 41a7f0 <ferror@plt+0x16810>
  41a7d8:	ldr	x21, [x8]
  41a7dc:	ldr	x9, [x21, #8]
  41a7e0:	cmp	x9, x22
  41a7e4:	b.eq	41a81c <ferror@plt+0x1683c>  // b.none
  41a7e8:	ldr	x8, [x8, #8]
  41a7ec:	cbnz	x8, 41a7d8 <ferror@plt+0x167f8>
  41a7f0:	mov	w0, #0x28                  	// #40
  41a7f4:	bl	414c04 <ferror@plt+0x10c24>
  41a7f8:	mov	w8, #0x8                   	// #8
  41a7fc:	str	w8, [x0]
  41a800:	str	x22, [x0, #8]
  41a804:	mov	x21, x0
  41a808:	ldr	x0, [x20, #72]
  41a80c:	mov	x1, x21
  41a810:	bl	40db44 <ferror@plt+0x9b64>
  41a814:	str	x0, [x20, #72]
  41a818:	ldr	x22, [x19]
  41a81c:	ldr	x8, [x22]
  41a820:	str	x8, [x21, #16]
  41a824:	ldr	x8, [x19]
  41a828:	str	x24, [x8]
  41a82c:	b	41a678 <ferror@plt+0x16698>
  41a830:	ldr	x22, [x19, #24]!
  41a834:	ldr	x8, [x20, #72]
  41a838:	cbz	x8, 41a854 <ferror@plt+0x16874>
  41a83c:	ldr	x21, [x8]
  41a840:	ldr	x9, [x21, #8]
  41a844:	cmp	x9, x22
  41a848:	b.eq	41a880 <ferror@plt+0x168a0>  // b.none
  41a84c:	ldr	x8, [x8, #8]
  41a850:	cbnz	x8, 41a83c <ferror@plt+0x1685c>
  41a854:	mov	w0, #0x28                  	// #40
  41a858:	bl	414c04 <ferror@plt+0x10c24>
  41a85c:	mov	w8, #0x2                   	// #2
  41a860:	str	w8, [x0]
  41a864:	str	x22, [x0, #8]
  41a868:	mov	x21, x0
  41a86c:	ldr	x0, [x20, #72]
  41a870:	mov	x1, x21
  41a874:	bl	40db44 <ferror@plt+0x9b64>
  41a878:	str	x0, [x20, #72]
  41a87c:	ldr	x22, [x19]
  41a880:	ldr	w8, [x22]
  41a884:	str	w8, [x21, #16]
  41a888:	ldr	x8, [x19]
  41a88c:	str	w24, [x8]
  41a890:	b	41a678 <ferror@plt+0x16698>
  41a894:	adrp	x0, 444000 <ferror@plt+0x40020>
  41a898:	add	x0, x0, #0x98
  41a89c:	bl	41b3b0 <ferror@plt+0x173d0>
  41a8a0:	mov	w1, w0
  41a8a4:	str	w0, [x19, #3312]
  41a8a8:	b	41a60c <ferror@plt+0x1662c>
  41a8ac:	adrp	x0, 444000 <ferror@plt+0x40020>
  41a8b0:	add	x0, x0, #0x98
  41a8b4:	bl	41b3b0 <ferror@plt+0x173d0>
  41a8b8:	mov	w1, w0
  41a8bc:	str	w0, [x19, #3312]
  41a8c0:	b	41a508 <ferror@plt+0x16528>
  41a8c4:	adrp	x0, 444000 <ferror@plt+0x40020>
  41a8c8:	add	x0, x0, #0x98
  41a8cc:	bl	41b3b0 <ferror@plt+0x173d0>
  41a8d0:	mov	w1, w0
  41a8d4:	str	w0, [x23, #3312]
  41a8d8:	b	41a6c8 <ferror@plt+0x166e8>
  41a8dc:	adrp	x0, 444000 <ferror@plt+0x40020>
  41a8e0:	add	x0, x0, #0x98
  41a8e4:	bl	41b3b0 <ferror@plt+0x173d0>
  41a8e8:	mov	w1, w0
  41a8ec:	str	w0, [x19, #3312]
  41a8f0:	b	41a724 <ferror@plt+0x16744>
  41a8f4:	adrp	x0, 447000 <ferror@plt+0x43020>
  41a8f8:	adrp	x1, 444000 <ferror@plt+0x40020>
  41a8fc:	adrp	x3, 444000 <ferror@plt+0x40020>
  41a900:	add	x0, x0, #0xf7f
  41a904:	add	x1, x1, #0x986
  41a908:	add	x3, x3, #0x9d0
  41a90c:	mov	w2, #0x548                 	// #1352
  41a910:	mov	x4, xzr
  41a914:	bl	427628 <ferror@plt+0x23648>
  41a918:	adrp	x0, 447000 <ferror@plt+0x43020>
  41a91c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41a920:	adrp	x3, 444000 <ferror@plt+0x40020>
  41a924:	adrp	x4, 444000 <ferror@plt+0x40020>
  41a928:	add	x0, x0, #0xf7f
  41a92c:	add	x1, x1, #0x986
  41a930:	add	x3, x3, #0x9d0
  41a934:	add	x4, x4, #0x9da
  41a938:	mov	w2, #0x478                 	// #1144
  41a93c:	bl	427628 <ferror@plt+0x23648>
  41a940:	sub	sp, sp, #0x30
  41a944:	stp	x20, x19, [sp, #32]
  41a948:	mov	x19, x0
  41a94c:	stp	x29, x30, [sp, #16]
  41a950:	add	x29, sp, #0x10
  41a954:	cbz	x0, 41aa98 <ferror@plt+0x16ab8>
  41a958:	mov	x8, x2
  41a95c:	cbz	x2, 41aab8 <ferror@plt+0x16ad8>
  41a960:	ldr	w9, [x19, #8]
  41a964:	cmp	w9, w1
  41a968:	b.hi	41a978 <ferror@plt+0x16998>  // b.pmore
  41a96c:	ldr	w9, [x19, #12]
  41a970:	cmp	w9, w1
  41a974:	b.cs	41a990 <ferror@plt+0x169b0>  // b.hs, b.nlast
  41a978:	mov	w19, wzr
  41a97c:	mov	w0, w19
  41a980:	ldp	x20, x19, [sp, #32]
  41a984:	ldp	x29, x30, [sp, #16]
  41a988:	add	sp, sp, #0x30
  41a98c:	ret
  41a990:	ldr	w9, [x19]
  41a994:	cmp	w9, #0x4
  41a998:	b.hi	41a9c4 <ferror@plt+0x169e4>  // b.pmore
  41a99c:	adrp	x10, 444000 <ferror@plt+0x40020>
  41a9a0:	add	x10, x10, #0xbce
  41a9a4:	adr	x11, 41a9b4 <ferror@plt+0x169d4>
  41a9a8:	ldrb	w12, [x10, x9]
  41a9ac:	add	x11, x11, x12, lsl #2
  41a9b0:	br	x11
  41a9b4:	ldr	x0, [x19, #16]
  41a9b8:	sub	x2, x29, #0x4
  41a9bc:	mov	x1, x8
  41a9c0:	b	41a9f4 <ferror@plt+0x16a14>
  41a9c4:	adrp	x0, 447000 <ferror@plt+0x43020>
  41a9c8:	adrp	x1, 444000 <ferror@plt+0x40020>
  41a9cc:	adrp	x2, 444000 <ferror@plt+0x40020>
  41a9d0:	add	x0, x0, #0xf7f
  41a9d4:	add	x1, x1, #0xbe0
  41a9d8:	add	x2, x2, #0xc3c
  41a9dc:	bl	415dcc <ferror@plt+0x11dec>
  41a9e0:	b	41a978 <ferror@plt+0x16998>
  41a9e4:	cbz	x3, 41aa64 <ferror@plt+0x16a84>
  41a9e8:	ldr	x0, [x19, #16]
  41a9ec:	sub	x2, x29, #0x4
  41a9f0:	mov	x1, x3
  41a9f4:	bl	41aad4 <ferror@plt+0x16af4>
  41a9f8:	mov	w19, w0
  41a9fc:	b	41a97c <ferror@plt+0x1699c>
  41aa00:	ldr	w2, [x19, #4]
  41aa04:	cmp	w2, w1
  41aa08:	b.eq	41aa44 <ferror@plt+0x16a64>  // b.none
  41aa0c:	cbz	w2, 41aa5c <ferror@plt+0x16a7c>
  41aa10:	ldr	x0, [x19, #16]
  41aa14:	mov	x1, x8
  41aa18:	bl	403880 <strncmp@plt>
  41aa1c:	b	41aa50 <ferror@plt+0x16a70>
  41aa20:	ldr	w9, [x19, #4]
  41aa24:	cbz	w9, 41aa5c <ferror@plt+0x16a7c>
  41aa28:	ldr	x0, [x19, #16]
  41aa2c:	sub	w9, w1, w9
  41aa30:	add	x1, x8, x9
  41aa34:	b	41aa4c <ferror@plt+0x16a6c>
  41aa38:	ldr	w9, [x19, #4]
  41aa3c:	cmp	w9, w1
  41aa40:	b.ne	41a978 <ferror@plt+0x16998>  // b.any
  41aa44:	ldr	x0, [x19, #16]
  41aa48:	mov	x1, x8
  41aa4c:	bl	403b30 <strcmp@plt>
  41aa50:	cmp	w0, #0x0
  41aa54:	cset	w19, eq  // eq = none
  41aa58:	b	41a97c <ferror@plt+0x1699c>
  41aa5c:	mov	w19, #0x1                   	// #1
  41aa60:	b	41a97c <ferror@plt+0x1699c>
  41aa64:	mov	w1, w1
  41aa68:	mov	x0, x8
  41aa6c:	bl	42e564 <ferror@plt+0x2a584>
  41aa70:	ldr	x8, [x19, #16]
  41aa74:	mov	x20, x0
  41aa78:	sub	x2, x29, #0x4
  41aa7c:	mov	x1, x20
  41aa80:	mov	x0, x8
  41aa84:	bl	41aad4 <ferror@plt+0x16af4>
  41aa88:	mov	w19, w0
  41aa8c:	mov	x0, x20
  41aa90:	bl	414cbc <ferror@plt+0x10cdc>
  41aa94:	b	41a97c <ferror@plt+0x1699c>
  41aa98:	adrp	x0, 447000 <ferror@plt+0x43020>
  41aa9c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41aaa0:	adrp	x2, 444000 <ferror@plt+0x40020>
  41aaa4:	add	x0, x0, #0xf7f
  41aaa8:	add	x1, x1, #0xbe0
  41aaac:	add	x2, x2, #0xc2e
  41aab0:	bl	415dcc <ferror@plt+0x11dec>
  41aab4:	b	41a97c <ferror@plt+0x1699c>
  41aab8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41aabc:	adrp	x1, 444000 <ferror@plt+0x40020>
  41aac0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  41aac4:	add	x0, x0, #0xf7f
  41aac8:	add	x1, x1, #0xbe0
  41aacc:	add	x2, x2, #0x5d8
  41aad0:	b	41a9dc <ferror@plt+0x169fc>
  41aad4:	sub	sp, sp, #0x50
  41aad8:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  41aadc:	stp	x22, x21, [sp, #48]
  41aae0:	ldr	x22, [x8, #4064]
  41aae4:	stp	x24, x23, [sp, #32]
  41aae8:	stp	x20, x19, [sp, #64]
  41aaec:	mov	x20, x2
  41aaf0:	mov	x19, x1
  41aaf4:	mov	x21, x0
  41aaf8:	mov	w23, #0x1                   	// #1
  41aafc:	stp	x29, x30, [sp, #16]
  41ab00:	add	x29, sp, #0x10
  41ab04:	ldrb	w8, [x21], #1
  41ab08:	cmp	w8, #0x2a
  41ab0c:	b.eq	41ab30 <ferror@plt+0x16b50>  // b.none
  41ab10:	cmp	w8, #0x3f
  41ab14:	b.eq	41abbc <ferror@plt+0x16bdc>  // b.none
  41ab18:	cbz	w8, 41abf4 <ferror@plt+0x16c14>
  41ab1c:	ldrb	w9, [x19]
  41ab20:	cmp	w8, w9
  41ab24:	b.ne	41abd8 <ferror@plt+0x16bf8>  // b.any
  41ab28:	add	x19, x19, #0x1
  41ab2c:	b	41ab04 <ferror@plt+0x16b24>
  41ab30:	str	w23, [x20]
  41ab34:	ldrb	w24, [x21], #1
  41ab38:	cmp	w24, #0x2a
  41ab3c:	b.eq	41ab34 <ferror@plt+0x16b54>  // b.none
  41ab40:	cbz	w24, 41abd0 <ferror@plt+0x16bf0>
  41ab44:	cmp	w24, #0x3f
  41ab48:	b.ne	41ab60 <ferror@plt+0x16b80>  // b.any
  41ab4c:	ldrb	w8, [x19]
  41ab50:	cbz	x8, 41abd8 <ferror@plt+0x16bf8>
  41ab54:	ldrb	w8, [x22, x8]
  41ab58:	add	x19, x19, x8
  41ab5c:	b	41ab34 <ferror@plt+0x16b54>
  41ab60:	stur	wzr, [x29, #-4]
  41ab64:	ldrb	w8, [x19]
  41ab68:	cmp	w24, w8
  41ab6c:	b.eq	41ab90 <ferror@plt+0x16bb0>  // b.none
  41ab70:	tst	w8, #0xff
  41ab74:	b.eq	41abd8 <ferror@plt+0x16bf8>  // b.none
  41ab78:	and	x8, x8, #0xff
  41ab7c:	ldrb	w8, [x22, x8]
  41ab80:	add	x19, x19, x8
  41ab84:	ldrb	w8, [x19]
  41ab88:	cmp	w24, w8
  41ab8c:	b.ne	41ab70 <ferror@plt+0x16b90>  // b.any
  41ab90:	add	x19, x19, #0x1
  41ab94:	sub	x2, x29, #0x4
  41ab98:	mov	x0, x21
  41ab9c:	mov	x1, x19
  41aba0:	bl	41aad4 <ferror@plt+0x16af4>
  41aba4:	cbnz	w0, 41abd0 <ferror@plt+0x16bf0>
  41aba8:	ldur	w8, [x29, #-4]
  41abac:	cbnz	w8, 41abd8 <ferror@plt+0x16bf8>
  41abb0:	ldrb	w8, [x19]
  41abb4:	cbnz	w8, 41ab60 <ferror@plt+0x16b80>
  41abb8:	b	41ab04 <ferror@plt+0x16b24>
  41abbc:	ldrb	w8, [x19]
  41abc0:	cbz	x8, 41abd8 <ferror@plt+0x16bf8>
  41abc4:	ldrb	w8, [x22, x8]
  41abc8:	add	x19, x19, x8
  41abcc:	b	41ab04 <ferror@plt+0x16b24>
  41abd0:	mov	w0, #0x1                   	// #1
  41abd4:	b	41abdc <ferror@plt+0x16bfc>
  41abd8:	mov	w0, wzr
  41abdc:	ldp	x20, x19, [sp, #64]
  41abe0:	ldp	x22, x21, [sp, #48]
  41abe4:	ldp	x24, x23, [sp, #32]
  41abe8:	ldp	x29, x30, [sp, #16]
  41abec:	add	sp, sp, #0x50
  41abf0:	ret
  41abf4:	ldrb	w8, [x19]
  41abf8:	cmp	w8, #0x0
  41abfc:	cset	w0, eq  // eq = none
  41ac00:	b	41abdc <ferror@plt+0x16bfc>
  41ac04:	stp	d9, d8, [sp, #-112]!
  41ac08:	stp	x29, x30, [sp, #16]
  41ac0c:	str	x27, [sp, #32]
  41ac10:	stp	x26, x25, [sp, #48]
  41ac14:	stp	x24, x23, [sp, #64]
  41ac18:	stp	x22, x21, [sp, #80]
  41ac1c:	stp	x20, x19, [sp, #96]
  41ac20:	mov	x29, sp
  41ac24:	cbz	x0, 41ae98 <ferror@plt+0x16eb8>
  41ac28:	mov	x21, x0
  41ac2c:	mov	w0, #0x18                  	// #24
  41ac30:	bl	414b40 <ferror@plt+0x10b60>
  41ac34:	mov	x19, x0
  41ac38:	mov	x0, x21
  41ac3c:	bl	403510 <strlen@plt>
  41ac40:	str	w0, [x19, #4]
  41ac44:	add	w0, w0, #0x1
  41ac48:	str	xzr, [x19, #8]
  41ac4c:	bl	414b40 <ferror@plt+0x10b60>
  41ac50:	adrp	x9, 444000 <ferror@plt+0x40020>
  41ac54:	ldr	d8, [x9, #3032]
  41ac58:	mov	x20, x0
  41ac5c:	mov	w8, wzr
  41ac60:	mov	w27, wzr
  41ac64:	mov	w26, wzr
  41ac68:	mov	w25, #0xffffffff            	// #-1
  41ac6c:	movi	v9.2s, #0x1
  41ac70:	mov	w24, #0xffffffff            	// #-1
  41ac74:	mov	w23, #0xffffffff            	// #-1
  41ac78:	mov	w22, #0xffffffff            	// #-1
  41ac7c:	str	x0, [x19, #16]
  41ac80:	b	41ac98 <ferror@plt+0x16cb8>
  41ac84:	ldr	d0, [x19, #8]
  41ac88:	add	w27, w27, #0x1
  41ac8c:	add	x21, x21, #0x1
  41ac90:	add	v0.2s, v0.2s, v8.2s
  41ac94:	str	d0, [x19, #8]
  41ac98:	ldrb	w9, [x21]
  41ac9c:	cmp	w9, #0x2a
  41aca0:	b.eq	41ad0c <ferror@plt+0x16d2c>  // b.none
  41aca4:	cmp	w9, #0x3f
  41aca8:	b.eq	41ac84 <ferror@plt+0x16ca4>  // b.none
  41acac:	cbz	w9, 41ad48 <ferror@plt+0x16d68>
  41acb0:	cbz	w27, 41acf0 <ferror@plt+0x16d10>
  41acb4:	add	w8, w27, w26
  41acb8:	mov	w2, w27
  41acbc:	mov	w1, #0x3f                  	// #63
  41acc0:	mov	x0, x20
  41acc4:	sub	w25, w8, #0x1
  41acc8:	bl	4038d0 <memset@plt>
  41accc:	mov	w8, w26
  41acd0:	mov	w9, w27
  41acd4:	cmp	w24, #0x0
  41acd8:	add	x20, x20, #0x1
  41acdc:	csel	w24, w8, w24, lt  // lt = tstop
  41ace0:	subs	w9, w9, #0x1
  41ace4:	add	w8, w8, #0x1
  41ace8:	b.ne	41acd4 <ferror@plt+0x16cf4>  // b.any
  41acec:	add	w26, w27, w26
  41acf0:	ldr	d0, [x19, #8]
  41acf4:	mov	w8, wzr
  41acf8:	mov	w27, wzr
  41acfc:	add	v0.2s, v0.2s, v9.2s
  41ad00:	str	d0, [x19, #8]
  41ad04:	ldrb	w9, [x21]
  41ad08:	b	41ad38 <ferror@plt+0x16d58>
  41ad0c:	cbz	w8, 41ad24 <ferror@plt+0x16d44>
  41ad10:	ldr	w9, [x19, #4]
  41ad14:	add	x21, x21, #0x1
  41ad18:	sub	w9, w9, #0x1
  41ad1c:	str	w9, [x19, #4]
  41ad20:	b	41ac98 <ferror@plt+0x16cb8>
  41ad24:	cmp	w22, #0x0
  41ad28:	mov	w8, #0x1                   	// #1
  41ad2c:	csel	w22, w26, w22, lt  // lt = tstop
  41ad30:	mov	w9, #0x2a                  	// #42
  41ad34:	mov	w23, w26
  41ad38:	strb	w9, [x20], #1
  41ad3c:	add	w26, w26, #0x1
  41ad40:	add	x21, x21, #0x1
  41ad44:	b	41ac98 <ferror@plt+0x16cb8>
  41ad48:	cbz	w27, 41ad74 <ferror@plt+0x16d94>
  41ad4c:	mov	w2, w27
  41ad50:	mov	w1, #0x3f                  	// #63
  41ad54:	mov	x0, x20
  41ad58:	bl	4038d0 <memset@plt>
  41ad5c:	cmp	w24, #0x0
  41ad60:	csel	w24, w26, w24, lt  // lt = tstop
  41ad64:	subs	w27, w27, #0x1
  41ad68:	add	x20, x20, #0x1
  41ad6c:	b.ne	41ad5c <ferror@plt+0x16d7c>  // b.any
  41ad70:	mov	w25, w26
  41ad74:	cmp	w22, #0x0
  41ad78:	cset	w8, ge  // ge = tcont
  41ad7c:	cmp	w22, w23
  41ad80:	cset	w9, ne  // ne = any
  41ad84:	and	w8, w8, w9
  41ad88:	strb	wzr, [x20]
  41ad8c:	tbnz	w22, #31, 41ad98 <ferror@plt+0x16db8>
  41ad90:	mov	w9, #0xffffffff            	// #-1
  41ad94:	str	w9, [x19, #12]
  41ad98:	cmp	w24, #0x0
  41ad9c:	cset	w9, ge  // ge = tcont
  41ada0:	orr	w8, w8, w9
  41ada4:	tbz	w8, #0, 41add0 <ferror@plt+0x16df0>
  41ada8:	ldr	w8, [x19, #4]
  41adac:	sub	w9, w8, #0x1
  41adb0:	tbz	w22, #31, 41ae38 <ferror@plt+0x16e58>
  41adb4:	sub	w9, w9, w25
  41adb8:	mov	w22, w24
  41adbc:	cmp	w9, w22
  41adc0:	cset	w9, gt
  41adc4:	str	w9, [x19]
  41adc8:	b.gt	41ae4c <ferror@plt+0x16e6c>
  41adcc:	b	41ae68 <ferror@plt+0x16e88>
  41add0:	ldr	x20, [x19, #16]
  41add4:	ldrb	w8, [x20]
  41add8:	cmp	w8, #0x2a
  41addc:	b.ne	41ae08 <ferror@plt+0x16e28>  // b.any
  41ade0:	ldr	w8, [x19, #4]
  41ade4:	mov	w9, #0x3                   	// #3
  41ade8:	add	x1, x20, #0x1
  41adec:	mov	x0, x20
  41adf0:	sub	w21, w8, #0x1
  41adf4:	mov	x2, x21
  41adf8:	stp	w9, w21, [x19]
  41adfc:	bl	4034c0 <memmove@plt>
  41ae00:	strb	wzr, [x20, x21]
  41ae04:	b	41ae68 <ferror@plt+0x16e88>
  41ae08:	ldr	w8, [x19, #4]
  41ae0c:	cbz	w8, 41ae30 <ferror@plt+0x16e50>
  41ae10:	sub	w9, w8, #0x1
  41ae14:	ldrb	w10, [x20, x9]
  41ae18:	cmp	w10, #0x2a
  41ae1c:	b.ne	41ae30 <ferror@plt+0x16e50>  // b.any
  41ae20:	mov	w8, #0x2                   	// #2
  41ae24:	stp	w8, w9, [x19]
  41ae28:	strb	wzr, [x20, x9]
  41ae2c:	b	41ae68 <ferror@plt+0x16e88>
  41ae30:	tbnz	w22, #31, 41ae8c <ferror@plt+0x16eac>
  41ae34:	sub	w9, w8, #0x1
  41ae38:	sub	w9, w9, w23
  41ae3c:	cmp	w9, w22
  41ae40:	cset	w9, gt
  41ae44:	str	w9, [x19]
  41ae48:	b.le	41ae68 <ferror@plt+0x16e88>
  41ae4c:	ldr	x20, [x19, #16]
  41ae50:	mov	w1, w8
  41ae54:	mov	x0, x20
  41ae58:	bl	42e564 <ferror@plt+0x2a584>
  41ae5c:	str	x0, [x19, #16]
  41ae60:	mov	x0, x20
  41ae64:	bl	414cbc <ferror@plt+0x10cdc>
  41ae68:	mov	x0, x19
  41ae6c:	ldp	x20, x19, [sp, #96]
  41ae70:	ldp	x22, x21, [sp, #80]
  41ae74:	ldp	x24, x23, [sp, #64]
  41ae78:	ldp	x26, x25, [sp, #48]
  41ae7c:	ldr	x27, [sp, #32]
  41ae80:	ldp	x29, x30, [sp, #16]
  41ae84:	ldp	d9, d8, [sp], #112
  41ae88:	ret
  41ae8c:	mov	w8, #0x4                   	// #4
  41ae90:	str	w8, [x19]
  41ae94:	b	41ae68 <ferror@plt+0x16e88>
  41ae98:	adrp	x0, 447000 <ferror@plt+0x43020>
  41ae9c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41aea0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  41aea4:	add	x0, x0, #0xf7f
  41aea8:	add	x1, x1, #0xc5d
  41aeac:	add	x2, x2, #0xf86
  41aeb0:	bl	415dcc <ferror@plt+0x11dec>
  41aeb4:	mov	x19, xzr
  41aeb8:	b	41ae68 <ferror@plt+0x16e88>
  41aebc:	cbz	x0, 41aee8 <ferror@plt+0x16f08>
  41aec0:	stp	x29, x30, [sp, #-32]!
  41aec4:	str	x19, [sp, #16]
  41aec8:	mov	x19, x0
  41aecc:	ldr	x0, [x0, #16]
  41aed0:	mov	x29, sp
  41aed4:	bl	414cbc <ferror@plt+0x10cdc>
  41aed8:	mov	x0, x19
  41aedc:	ldr	x19, [sp, #16]
  41aee0:	ldp	x29, x30, [sp], #32
  41aee4:	b	414cbc <ferror@plt+0x10cdc>
  41aee8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41aeec:	adrp	x1, 444000 <ferror@plt+0x40020>
  41aef0:	adrp	x2, 444000 <ferror@plt+0x40020>
  41aef4:	add	x0, x0, #0xf7f
  41aef8:	add	x1, x1, #0xc8d
  41aefc:	add	x2, x2, #0xc2e
  41af00:	b	415dcc <ferror@plt+0x11dec>
  41af04:	stp	x29, x30, [sp, #-16]!
  41af08:	mov	x29, sp
  41af0c:	cbz	x0, 41af5c <ferror@plt+0x16f7c>
  41af10:	cbz	x1, 41af78 <ferror@plt+0x16f98>
  41af14:	ldr	w8, [x0, #4]
  41af18:	ldr	w9, [x1, #4]
  41af1c:	cmp	w8, w9
  41af20:	b.ne	41af50 <ferror@plt+0x16f70>  // b.any
  41af24:	ldr	w8, [x0]
  41af28:	ldr	w9, [x1]
  41af2c:	cmp	w8, w9
  41af30:	b.ne	41af50 <ferror@plt+0x16f70>  // b.any
  41af34:	ldr	x0, [x0, #16]
  41af38:	ldr	x1, [x1, #16]
  41af3c:	bl	403b30 <strcmp@plt>
  41af40:	cmp	w0, #0x0
  41af44:	cset	w0, eq  // eq = none
  41af48:	ldp	x29, x30, [sp], #16
  41af4c:	ret
  41af50:	mov	w0, wzr
  41af54:	ldp	x29, x30, [sp], #16
  41af58:	ret
  41af5c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41af60:	adrp	x1, 444000 <ferror@plt+0x40020>
  41af64:	adrp	x2, 444000 <ferror@plt+0x40020>
  41af68:	add	x0, x0, #0xf7f
  41af6c:	add	x1, x1, #0xcb6
  41af70:	add	x2, x2, #0xcf4
  41af74:	b	41af90 <ferror@plt+0x16fb0>
  41af78:	adrp	x0, 447000 <ferror@plt+0x43020>
  41af7c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41af80:	adrp	x2, 444000 <ferror@plt+0x40020>
  41af84:	add	x0, x0, #0xf7f
  41af88:	add	x1, x1, #0xcb6
  41af8c:	add	x2, x2, #0xd03
  41af90:	bl	415dcc <ferror@plt+0x11dec>
  41af94:	mov	w0, wzr
  41af98:	ldp	x29, x30, [sp], #16
  41af9c:	ret
  41afa0:	stp	x29, x30, [sp, #-32]!
  41afa4:	stp	x20, x19, [sp, #16]
  41afa8:	mov	x29, sp
  41afac:	cbz	x0, 41afe0 <ferror@plt+0x17000>
  41afb0:	mov	x19, x1
  41afb4:	cbz	x1, 41affc <ferror@plt+0x1701c>
  41afb8:	mov	x20, x0
  41afbc:	mov	x0, x19
  41afc0:	bl	403510 <strlen@plt>
  41afc4:	mov	x1, x0
  41afc8:	mov	x0, x20
  41afcc:	mov	x2, x19
  41afd0:	ldp	x20, x19, [sp, #16]
  41afd4:	mov	x3, xzr
  41afd8:	ldp	x29, x30, [sp], #32
  41afdc:	b	41a940 <ferror@plt+0x16960>
  41afe0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41afe4:	adrp	x1, 444000 <ferror@plt+0x40020>
  41afe8:	adrp	x2, 444000 <ferror@plt+0x40020>
  41afec:	add	x0, x0, #0xf7f
  41aff0:	add	x1, x1, #0xd12
  41aff4:	add	x2, x2, #0xc2e
  41aff8:	b	41b014 <ferror@plt+0x17034>
  41affc:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b000:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b004:	adrp	x2, 47d000 <ferror@plt+0x79020>
  41b008:	add	x0, x0, #0xf7f
  41b00c:	add	x1, x1, #0xd12
  41b010:	add	x2, x2, #0x5d8
  41b014:	bl	415dcc <ferror@plt+0x11dec>
  41b018:	ldp	x20, x19, [sp, #16]
  41b01c:	mov	w0, wzr
  41b020:	ldp	x29, x30, [sp], #32
  41b024:	ret
  41b028:	stp	x29, x30, [sp, #-32]!
  41b02c:	stp	x20, x19, [sp, #16]
  41b030:	mov	x29, sp
  41b034:	cbz	x0, 41b08c <ferror@plt+0x170ac>
  41b038:	mov	x19, x1
  41b03c:	cbz	x1, 41b0bc <ferror@plt+0x170dc>
  41b040:	bl	41ac04 <ferror@plt+0x16c24>
  41b044:	mov	x20, x0
  41b048:	mov	x0, x19
  41b04c:	bl	403510 <strlen@plt>
  41b050:	mov	x1, x0
  41b054:	mov	x0, x20
  41b058:	mov	x2, x19
  41b05c:	mov	x3, xzr
  41b060:	bl	41a940 <ferror@plt+0x16960>
  41b064:	mov	w19, w0
  41b068:	cbz	x20, 41b0d8 <ferror@plt+0x170f8>
  41b06c:	ldr	x0, [x20, #16]
  41b070:	bl	414cbc <ferror@plt+0x10cdc>
  41b074:	mov	x0, x20
  41b078:	bl	414cbc <ferror@plt+0x10cdc>
  41b07c:	mov	w0, w19
  41b080:	ldp	x20, x19, [sp, #16]
  41b084:	ldp	x29, x30, [sp], #32
  41b088:	ret
  41b08c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b090:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b094:	adrp	x2, 443000 <ferror@plt+0x3f020>
  41b098:	add	x0, x0, #0xf7f
  41b09c:	add	x1, x1, #0xd51
  41b0a0:	add	x2, x2, #0xf86
  41b0a4:	bl	415dcc <ferror@plt+0x11dec>
  41b0a8:	mov	w19, wzr
  41b0ac:	mov	w0, w19
  41b0b0:	ldp	x20, x19, [sp, #16]
  41b0b4:	ldp	x29, x30, [sp], #32
  41b0b8:	ret
  41b0bc:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b0c0:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b0c4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  41b0c8:	add	x0, x0, #0xf7f
  41b0cc:	add	x1, x1, #0xd51
  41b0d0:	add	x2, x2, #0x5d8
  41b0d4:	b	41b0f0 <ferror@plt+0x17110>
  41b0d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b0dc:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b0e0:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b0e4:	add	x0, x0, #0xf7f
  41b0e8:	add	x1, x1, #0xc8d
  41b0ec:	add	x2, x2, #0xc2e
  41b0f0:	bl	415dcc <ferror@plt+0x11dec>
  41b0f4:	mov	w0, w19
  41b0f8:	ldp	x20, x19, [sp, #16]
  41b0fc:	ldp	x29, x30, [sp], #32
  41b100:	ret
  41b104:	mov	w1, w1
  41b108:	b	403820 <poll@plt>
  41b10c:	stp	x29, x30, [sp, #-32]!
  41b110:	stp	x20, x19, [sp, #16]
  41b114:	mov	x19, x0
  41b118:	mov	x29, sp
  41b11c:	cbz	x0, 41b158 <ferror@plt+0x17178>
  41b120:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41b124:	add	x20, x20, #0xd00
  41b128:	mov	x0, x20
  41b12c:	bl	432588 <ferror@plt+0x2e5a8>
  41b130:	ldr	x0, [x20, #8]
  41b134:	cbz	x0, 41b148 <ferror@plt+0x17168>
  41b138:	mov	x1, x19
  41b13c:	bl	40c928 <ferror@plt+0x8948>
  41b140:	mov	x19, x0
  41b144:	b	41b14c <ferror@plt+0x1716c>
  41b148:	mov	w19, wzr
  41b14c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41b150:	add	x0, x0, #0xd00
  41b154:	bl	432634 <ferror@plt+0x2e654>
  41b158:	mov	w0, w19
  41b15c:	ldp	x20, x19, [sp, #16]
  41b160:	ldp	x29, x30, [sp], #32
  41b164:	ret
  41b168:	cbz	x0, 41b1b0 <ferror@plt+0x171d0>
  41b16c:	stp	x29, x30, [sp, #-32]!
  41b170:	stp	x20, x19, [sp, #16]
  41b174:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41b178:	add	x20, x20, #0xd00
  41b17c:	mov	x19, x0
  41b180:	mov	x0, x20
  41b184:	mov	x29, sp
  41b188:	bl	432588 <ferror@plt+0x2e5a8>
  41b18c:	mov	w1, #0x1                   	// #1
  41b190:	mov	x0, x19
  41b194:	bl	41b1b4 <ferror@plt+0x171d4>
  41b198:	mov	w19, w0
  41b19c:	mov	x0, x20
  41b1a0:	bl	432634 <ferror@plt+0x2e654>
  41b1a4:	mov	w0, w19
  41b1a8:	ldp	x20, x19, [sp, #16]
  41b1ac:	ldp	x29, x30, [sp], #32
  41b1b0:	ret
  41b1b4:	stp	x29, x30, [sp, #-64]!
  41b1b8:	stp	x22, x21, [sp, #32]
  41b1bc:	adrp	x22, 491000 <ferror@plt+0x8d020>
  41b1c0:	ldr	x8, [x22, #3336]
  41b1c4:	stp	x20, x19, [sp, #48]
  41b1c8:	mov	w21, w1
  41b1cc:	mov	x19, x0
  41b1d0:	stp	x24, x23, [sp, #16]
  41b1d4:	mov	x29, sp
  41b1d8:	cbz	x8, 41b1f0 <ferror@plt+0x17210>
  41b1dc:	mov	x0, x8
  41b1e0:	mov	x1, x19
  41b1e4:	bl	40c928 <ferror@plt+0x8948>
  41b1e8:	mov	x20, x0
  41b1ec:	cbnz	w20, 41b370 <ferror@plt+0x17390>
  41b1f0:	cbz	w21, 41b214 <ferror@plt+0x17234>
  41b1f4:	mov	x0, x19
  41b1f8:	bl	403510 <strlen@plt>
  41b1fc:	add	x20, x0, #0x1
  41b200:	cmp	x20, #0x7fd
  41b204:	b.cc	41b238 <ferror@plt+0x17258>  // b.lo, b.ul, b.last
  41b208:	mov	x0, x19
  41b20c:	bl	4209b8 <ferror@plt+0x1c9d8>
  41b210:	mov	x19, x0
  41b214:	adrp	x21, 491000 <ferror@plt+0x8d020>
  41b218:	ldrsw	x8, [x21, #3320]
  41b21c:	tst	w8, #0x7ff
  41b220:	b.eq	41b2a8 <ferror@plt+0x172c8>  // b.none
  41b224:	ldr	x8, [x22, #3336]
  41b228:	adrp	x22, 491000 <ferror@plt+0x8d020>
  41b22c:	add	x22, x22, #0xcf8
  41b230:	cbnz	x8, 41b340 <ferror@plt+0x17360>
  41b234:	b	41b304 <ferror@plt+0x17324>
  41b238:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41b23c:	ldr	x0, [x8, #3352]
  41b240:	adrp	x23, 491000 <ferror@plt+0x8d020>
  41b244:	cbz	x0, 41b25c <ferror@plt+0x1727c>
  41b248:	ldrsw	x24, [x23, #3324]
  41b24c:	mov	w8, #0xff8                 	// #4088
  41b250:	sub	x8, x8, x24
  41b254:	cmp	x8, x20
  41b258:	b.cs	41b278 <ferror@plt+0x17298>  // b.hs, b.nlast
  41b25c:	mov	w0, #0xff8                 	// #4088
  41b260:	bl	414b40 <ferror@plt+0x10b60>
  41b264:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41b268:	mov	w24, wzr
  41b26c:	add	x8, x8, #0xcfc
  41b270:	stur	x0, [x8, #28]
  41b274:	str	wzr, [x8]
  41b278:	add	x21, x0, w24, sxtw
  41b27c:	mov	x0, x21
  41b280:	mov	x1, x19
  41b284:	mov	x2, x20
  41b288:	bl	4034a0 <memcpy@plt>
  41b28c:	add	w8, w24, w20
  41b290:	mov	x19, x21
  41b294:	str	w8, [x23, #3324]
  41b298:	adrp	x21, 491000 <ferror@plt+0x8d020>
  41b29c:	ldrsw	x8, [x21, #3320]
  41b2a0:	tst	w8, #0x7ff
  41b2a4:	b.ne	41b224 <ferror@plt+0x17244>  // b.any
  41b2a8:	add	x0, x8, #0x800
  41b2ac:	mov	w1, #0x8                   	// #8
  41b2b0:	bl	414dac <ferror@plt+0x10dcc>
  41b2b4:	ldrsw	x24, [x21, #3320]
  41b2b8:	mov	x20, x0
  41b2bc:	adrp	x23, 491000 <ferror@plt+0x8d020>
  41b2c0:	cbz	w24, 41b2d8 <ferror@plt+0x172f8>
  41b2c4:	ldr	x1, [x23, #3344]
  41b2c8:	lsl	x2, x24, #3
  41b2cc:	mov	x0, x20
  41b2d0:	bl	4034a0 <memcpy@plt>
  41b2d4:	b	41b2dc <ferror@plt+0x172fc>
  41b2d8:	mov	x24, xzr
  41b2dc:	add	x0, x20, x24, lsl #3
  41b2e0:	mov	w2, #0x4000                	// #16384
  41b2e4:	mov	w1, wzr
  41b2e8:	bl	4038d0 <memset@plt>
  41b2ec:	str	x20, [x23, #3344]
  41b2f0:	dmb	ish
  41b2f4:	ldr	x8, [x22, #3336]
  41b2f8:	adrp	x22, 491000 <ferror@plt+0x8d020>
  41b2fc:	add	x22, x22, #0xcf8
  41b300:	cbnz	x8, 41b340 <ferror@plt+0x17360>
  41b304:	ldr	w8, [x21, #3320]
  41b308:	cbnz	w8, 41b388 <ferror@plt+0x173a8>
  41b30c:	adrp	x0, 40d000 <ferror@plt+0x9020>
  41b310:	adrp	x1, 40d000 <ferror@plt+0x9020>
  41b314:	add	x0, x0, #0x988
  41b318:	add	x1, x1, #0x96c
  41b31c:	bl	40bffc <ferror@plt+0x801c>
  41b320:	ldr	x8, [x22, #24]
  41b324:	ldrsw	x9, [x22]
  41b328:	str	x0, [x22, #16]
  41b32c:	str	xzr, [x8, x9, lsl #3]
  41b330:	ldaxr	w8, [x22]
  41b334:	add	w8, w8, #0x1
  41b338:	stlxr	w9, w8, [x22]
  41b33c:	cbnz	w9, 41b330 <ferror@plt+0x17350>
  41b340:	ldr	w20, [x22]
  41b344:	ldr	x8, [x22, #24]
  41b348:	mov	x1, x19
  41b34c:	mov	x2, x20
  41b350:	str	x19, [x8, w20, uxtw #3]
  41b354:	dmb	ish
  41b358:	ldr	x0, [x22, #16]
  41b35c:	bl	40cbd4 <ferror@plt+0x8bf4>
  41b360:	ldaxr	w8, [x22]
  41b364:	add	w8, w8, #0x1
  41b368:	stlxr	w9, w8, [x22]
  41b36c:	cbnz	w9, 41b360 <ferror@plt+0x17380>
  41b370:	mov	w0, w20
  41b374:	ldp	x20, x19, [sp, #48]
  41b378:	ldp	x22, x21, [sp, #32]
  41b37c:	ldp	x24, x23, [sp, #16]
  41b380:	ldp	x29, x30, [sp], #64
  41b384:	ret
  41b388:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b38c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b390:	adrp	x3, 444000 <ferror@plt+0x40020>
  41b394:	adrp	x4, 444000 <ferror@plt+0x40020>
  41b398:	add	x0, x0, #0xf7f
  41b39c:	add	x1, x1, #0xd8f
  41b3a0:	add	x3, x3, #0xd98
  41b3a4:	add	x4, x4, #0xda2
  41b3a8:	mov	w2, #0x122                 	// #290
  41b3ac:	bl	427628 <ferror@plt+0x23648>
  41b3b0:	cbz	x0, 41b3f8 <ferror@plt+0x17418>
  41b3b4:	stp	x29, x30, [sp, #-32]!
  41b3b8:	stp	x20, x19, [sp, #16]
  41b3bc:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41b3c0:	add	x20, x20, #0xd00
  41b3c4:	mov	x19, x0
  41b3c8:	mov	x0, x20
  41b3cc:	mov	x29, sp
  41b3d0:	bl	432588 <ferror@plt+0x2e5a8>
  41b3d4:	mov	x0, x19
  41b3d8:	mov	w1, wzr
  41b3dc:	bl	41b1b4 <ferror@plt+0x171d4>
  41b3e0:	mov	w19, w0
  41b3e4:	mov	x0, x20
  41b3e8:	bl	432634 <ferror@plt+0x2e654>
  41b3ec:	mov	w0, w19
  41b3f0:	ldp	x20, x19, [sp, #16]
  41b3f4:	ldp	x29, x30, [sp], #32
  41b3f8:	ret
  41b3fc:	dmb	ish
  41b400:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41b404:	ldr	w8, [x8, #3320]
  41b408:	dmb	ish
  41b40c:	cmp	w8, w0
  41b410:	b.ls	41b424 <ferror@plt+0x17444>  // b.plast
  41b414:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41b418:	ldr	x8, [x8, #3344]
  41b41c:	ldr	x0, [x8, w0, uxtw #3]
  41b420:	ret
  41b424:	mov	x0, xzr
  41b428:	ret
  41b42c:	stp	x29, x30, [sp, #-32]!
  41b430:	stp	x20, x19, [sp, #16]
  41b434:	mov	x19, x0
  41b438:	mov	x29, sp
  41b43c:	cbz	x0, 41b46c <ferror@plt+0x1748c>
  41b440:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41b444:	add	x20, x20, #0xd00
  41b448:	mov	x0, x20
  41b44c:	bl	432588 <ferror@plt+0x2e5a8>
  41b450:	mov	w1, #0x1                   	// #1
  41b454:	mov	x0, x19
  41b458:	bl	41b1b4 <ferror@plt+0x171d4>
  41b45c:	ldr	x8, [x20, #16]
  41b460:	ldr	x19, [x8, w0, uxtw #3]
  41b464:	mov	x0, x20
  41b468:	bl	432634 <ferror@plt+0x2e654>
  41b46c:	mov	x0, x19
  41b470:	ldp	x20, x19, [sp, #16]
  41b474:	ldp	x29, x30, [sp], #32
  41b478:	ret
  41b47c:	stp	x29, x30, [sp, #-32]!
  41b480:	stp	x20, x19, [sp, #16]
  41b484:	mov	x19, x0
  41b488:	mov	x29, sp
  41b48c:	cbz	x0, 41b4bc <ferror@plt+0x174dc>
  41b490:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41b494:	add	x20, x20, #0xd00
  41b498:	mov	x0, x20
  41b49c:	bl	432588 <ferror@plt+0x2e5a8>
  41b4a0:	mov	x0, x19
  41b4a4:	mov	w1, wzr
  41b4a8:	bl	41b1b4 <ferror@plt+0x171d4>
  41b4ac:	ldr	x8, [x20, #16]
  41b4b0:	ldr	x19, [x8, w0, uxtw #3]
  41b4b4:	mov	x0, x20
  41b4b8:	bl	432634 <ferror@plt+0x2e654>
  41b4bc:	mov	x0, x19
  41b4c0:	ldp	x20, x19, [sp, #16]
  41b4c4:	ldp	x29, x30, [sp], #32
  41b4c8:	ret
  41b4cc:	mov	w0, #0x18                  	// #24
  41b4d0:	b	41ef2c <ferror@plt+0x1af4c>
  41b4d4:	cbz	x0, 41b504 <ferror@plt+0x17524>
  41b4d8:	stp	x29, x30, [sp, #-32]!
  41b4dc:	str	x19, [sp, #16]
  41b4e0:	mov	x19, x0
  41b4e4:	ldr	x0, [x0]
  41b4e8:	mov	x29, sp
  41b4ec:	bl	40da20 <ferror@plt+0x9a40>
  41b4f0:	mov	x1, x19
  41b4f4:	ldr	x19, [sp, #16]
  41b4f8:	mov	w0, #0x18                  	// #24
  41b4fc:	ldp	x29, x30, [sp], #32
  41b500:	b	41efb0 <ferror@plt+0x1afd0>
  41b504:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b508:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b50c:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b510:	add	x0, x0, #0xf7f
  41b514:	add	x1, x1, #0xdb4
  41b518:	add	x2, x2, #0xdd0
  41b51c:	b	415dcc <ferror@plt+0x11dec>
  41b520:	stp	x29, x30, [sp, #-48]!
  41b524:	str	x21, [sp, #16]
  41b528:	stp	x20, x19, [sp, #32]
  41b52c:	mov	x29, sp
  41b530:	cbz	x0, 41b57c <ferror@plt+0x1759c>
  41b534:	mov	x20, x1
  41b538:	mov	x19, x0
  41b53c:	cbz	x1, 41b5c0 <ferror@plt+0x175e0>
  41b540:	ldr	x8, [x19]
  41b544:	cbz	x8, 41b55c <ferror@plt+0x1757c>
  41b548:	ldp	x0, x21, [x8]
  41b54c:	mov	x1, xzr
  41b550:	blr	x20
  41b554:	mov	x8, x21
  41b558:	cbnz	x21, 41b548 <ferror@plt+0x17568>
  41b55c:	ldr	x0, [x19]
  41b560:	bl	40da20 <ferror@plt+0x9a40>
  41b564:	mov	x1, x19
  41b568:	ldp	x20, x19, [sp, #32]
  41b56c:	ldr	x21, [sp, #16]
  41b570:	mov	w0, #0x18                  	// #24
  41b574:	ldp	x29, x30, [sp], #48
  41b578:	b	41efb0 <ferror@plt+0x1afd0>
  41b57c:	adrp	x19, 447000 <ferror@plt+0x43020>
  41b580:	adrp	x20, 444000 <ferror@plt+0x40020>
  41b584:	add	x19, x19, #0xf7f
  41b588:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b58c:	add	x20, x20, #0xdd0
  41b590:	add	x1, x1, #0xe9c
  41b594:	mov	x0, x19
  41b598:	mov	x2, x20
  41b59c:	bl	415dcc <ferror@plt+0x11dec>
  41b5a0:	mov	x0, x19
  41b5a4:	mov	x2, x20
  41b5a8:	ldp	x20, x19, [sp, #32]
  41b5ac:	ldr	x21, [sp, #16]
  41b5b0:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b5b4:	add	x1, x1, #0xdb4
  41b5b8:	ldp	x29, x30, [sp], #48
  41b5bc:	b	415dcc <ferror@plt+0x11dec>
  41b5c0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b5c4:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b5c8:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b5cc:	add	x0, x0, #0xf7f
  41b5d0:	add	x1, x1, #0xe9c
  41b5d4:	add	x2, x2, #0xf7b
  41b5d8:	bl	415dcc <ferror@plt+0x11dec>
  41b5dc:	b	41b55c <ferror@plt+0x1757c>
  41b5e0:	stp	x29, x30, [sp, #-48]!
  41b5e4:	str	x21, [sp, #16]
  41b5e8:	stp	x20, x19, [sp, #32]
  41b5ec:	mov	x29, sp
  41b5f0:	cbz	x0, 41b62c <ferror@plt+0x1764c>
  41b5f4:	mov	x20, x1
  41b5f8:	cbz	x1, 41b648 <ferror@plt+0x17668>
  41b5fc:	ldr	x8, [x0]
  41b600:	cbz	x8, 41b61c <ferror@plt+0x1763c>
  41b604:	mov	x19, x2
  41b608:	ldp	x0, x21, [x8]
  41b60c:	mov	x1, x19
  41b610:	blr	x20
  41b614:	mov	x8, x21
  41b618:	cbnz	x21, 41b608 <ferror@plt+0x17628>
  41b61c:	ldp	x20, x19, [sp, #32]
  41b620:	ldr	x21, [sp, #16]
  41b624:	ldp	x29, x30, [sp], #48
  41b628:	ret
  41b62c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b630:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b634:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b638:	add	x0, x0, #0xf7f
  41b63c:	add	x1, x1, #0xe9c
  41b640:	add	x2, x2, #0xdd0
  41b644:	b	41b660 <ferror@plt+0x17680>
  41b648:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b64c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b650:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b654:	add	x0, x0, #0xf7f
  41b658:	add	x1, x1, #0xe9c
  41b65c:	add	x2, x2, #0xf7b
  41b660:	ldp	x20, x19, [sp, #32]
  41b664:	ldr	x21, [sp, #16]
  41b668:	ldp	x29, x30, [sp], #48
  41b66c:	b	415dcc <ferror@plt+0x11dec>
  41b670:	cbz	x0, 41b680 <ferror@plt+0x176a0>
  41b674:	stp	xzr, xzr, [x0]
  41b678:	str	wzr, [x0, #16]
  41b67c:	ret
  41b680:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b684:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b688:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b68c:	add	x0, x0, #0xf7f
  41b690:	add	x1, x1, #0xdde
  41b694:	add	x2, x2, #0xdd0
  41b698:	b	415dcc <ferror@plt+0x11dec>
  41b69c:	cbz	x0, 41b6cc <ferror@plt+0x176ec>
  41b6a0:	stp	x29, x30, [sp, #-32]!
  41b6a4:	str	x19, [sp, #16]
  41b6a8:	mov	x19, x0
  41b6ac:	ldr	x0, [x0]
  41b6b0:	mov	x29, sp
  41b6b4:	bl	40da20 <ferror@plt+0x9a40>
  41b6b8:	stp	xzr, xzr, [x19]
  41b6bc:	str	wzr, [x19, #16]
  41b6c0:	ldr	x19, [sp, #16]
  41b6c4:	ldp	x29, x30, [sp], #32
  41b6c8:	ret
  41b6cc:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b6d0:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b6d4:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b6d8:	add	x0, x0, #0xf7f
  41b6dc:	add	x1, x1, #0xdfa
  41b6e0:	add	x2, x2, #0xdd0
  41b6e4:	b	415dcc <ferror@plt+0x11dec>
  41b6e8:	stp	x29, x30, [sp, #-16]!
  41b6ec:	mov	x29, sp
  41b6f0:	cbz	x0, 41b708 <ferror@plt+0x17728>
  41b6f4:	ldr	x8, [x0]
  41b6f8:	cmp	x8, #0x0
  41b6fc:	cset	w0, eq  // eq = none
  41b700:	ldp	x29, x30, [sp], #16
  41b704:	ret
  41b708:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b70c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b710:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b714:	add	x0, x0, #0xf7f
  41b718:	add	x1, x1, #0xe17
  41b71c:	add	x2, x2, #0xdd0
  41b720:	bl	415dcc <ferror@plt+0x11dec>
  41b724:	mov	w0, #0x1                   	// #1
  41b728:	ldp	x29, x30, [sp], #16
  41b72c:	ret
  41b730:	stp	x29, x30, [sp, #-16]!
  41b734:	mov	x29, sp
  41b738:	cbz	x0, 41b748 <ferror@plt+0x17768>
  41b73c:	ldr	w0, [x0, #16]
  41b740:	ldp	x29, x30, [sp], #16
  41b744:	ret
  41b748:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b74c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b750:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b754:	add	x0, x0, #0xf7f
  41b758:	add	x1, x1, #0xe3b
  41b75c:	add	x2, x2, #0xdd0
  41b760:	bl	415dcc <ferror@plt+0x11dec>
  41b764:	mov	w0, wzr
  41b768:	ldp	x29, x30, [sp], #16
  41b76c:	ret
  41b770:	cbz	x0, 41b7a0 <ferror@plt+0x177c0>
  41b774:	stp	x29, x30, [sp, #-32]!
  41b778:	str	x19, [sp, #16]
  41b77c:	mov	x19, x0
  41b780:	ldr	x0, [x0]
  41b784:	mov	x29, sp
  41b788:	str	x0, [x19, #8]
  41b78c:	bl	40e1c4 <ferror@plt+0xa1e4>
  41b790:	str	x0, [x19]
  41b794:	ldr	x19, [sp, #16]
  41b798:	ldp	x29, x30, [sp], #32
  41b79c:	ret
  41b7a0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b7a4:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b7a8:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b7ac:	add	x0, x0, #0xf7f
  41b7b0:	add	x1, x1, #0xe5e
  41b7b4:	add	x2, x2, #0xdd0
  41b7b8:	b	415dcc <ferror@plt+0x11dec>
  41b7bc:	stp	x29, x30, [sp, #-64]!
  41b7c0:	stp	x20, x19, [sp, #48]
  41b7c4:	mov	x19, x0
  41b7c8:	str	x23, [sp, #16]
  41b7cc:	stp	x22, x21, [sp, #32]
  41b7d0:	mov	x29, sp
  41b7d4:	cbz	x0, 41b834 <ferror@plt+0x17854>
  41b7d8:	mov	w0, #0x18                  	// #24
  41b7dc:	bl	41ef2c <ferror@plt+0x1af4c>
  41b7e0:	ldr	x23, [x19]
  41b7e4:	mov	x19, x0
  41b7e8:	cbz	x23, 41b884 <ferror@plt+0x178a4>
  41b7ec:	cbz	x19, 41b854 <ferror@plt+0x17874>
  41b7f0:	ldr	x0, [x19, #8]
  41b7f4:	b	41b814 <ferror@plt+0x17834>
  41b7f8:	mov	x0, x8
  41b7fc:	str	x8, [x19]
  41b800:	ldr	w8, [x19, #16]
  41b804:	add	w8, w8, #0x1
  41b808:	str	w8, [x19, #16]
  41b80c:	ldr	x23, [x23, #8]
  41b810:	cbz	x23, 41b884 <ferror@plt+0x178a4>
  41b814:	ldr	x1, [x23]
  41b818:	bl	40dacc <ferror@plt+0x9aec>
  41b81c:	str	x0, [x19, #8]
  41b820:	mov	x8, x0
  41b824:	ldr	x0, [x0, #8]
  41b828:	cbz	x0, 41b7f8 <ferror@plt+0x17818>
  41b82c:	str	x0, [x19, #8]
  41b830:	b	41b800 <ferror@plt+0x17820>
  41b834:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b838:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b83c:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b840:	add	x0, x0, #0xf7f
  41b844:	add	x1, x1, #0xe7d
  41b848:	add	x2, x2, #0xdd0
  41b84c:	bl	415dcc <ferror@plt+0x11dec>
  41b850:	b	41b884 <ferror@plt+0x178a4>
  41b854:	adrp	x20, 447000 <ferror@plt+0x43020>
  41b858:	adrp	x21, 445000 <ferror@plt+0x41020>
  41b85c:	adrp	x22, 444000 <ferror@plt+0x40020>
  41b860:	add	x20, x20, #0xf7f
  41b864:	add	x21, x21, #0x45
  41b868:	add	x22, x22, #0xdd0
  41b86c:	mov	x0, x20
  41b870:	mov	x1, x21
  41b874:	mov	x2, x22
  41b878:	bl	415dcc <ferror@plt+0x11dec>
  41b87c:	ldr	x23, [x23, #8]
  41b880:	cbnz	x23, 41b86c <ferror@plt+0x1788c>
  41b884:	mov	x0, x19
  41b888:	ldp	x20, x19, [sp, #48]
  41b88c:	ldp	x22, x21, [sp, #32]
  41b890:	ldr	x23, [sp, #16]
  41b894:	ldp	x29, x30, [sp], #64
  41b898:	ret
  41b89c:	cbz	x0, 41b8e8 <ferror@plt+0x17908>
  41b8a0:	stp	x29, x30, [sp, #-32]!
  41b8a4:	str	x19, [sp, #16]
  41b8a8:	mov	x19, x0
  41b8ac:	ldr	x0, [x0, #8]
  41b8b0:	mov	x29, sp
  41b8b4:	bl	40dacc <ferror@plt+0x9aec>
  41b8b8:	str	x0, [x19, #8]
  41b8bc:	ldr	x8, [x0, #8]
  41b8c0:	cbz	x8, 41b8cc <ferror@plt+0x178ec>
  41b8c4:	str	x8, [x19, #8]
  41b8c8:	b	41b8d0 <ferror@plt+0x178f0>
  41b8cc:	str	x0, [x19]
  41b8d0:	ldr	w8, [x19, #16]
  41b8d4:	add	w8, w8, #0x1
  41b8d8:	str	w8, [x19, #16]
  41b8dc:	ldr	x19, [sp, #16]
  41b8e0:	ldp	x29, x30, [sp], #32
  41b8e4:	ret
  41b8e8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b8ec:	adrp	x1, 445000 <ferror@plt+0x41020>
  41b8f0:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b8f4:	add	x0, x0, #0xf7f
  41b8f8:	add	x1, x1, #0x45
  41b8fc:	add	x2, x2, #0xdd0
  41b900:	b	415dcc <ferror@plt+0x11dec>
  41b904:	stp	x29, x30, [sp, #-16]!
  41b908:	mov	x29, sp
  41b90c:	cbz	x0, 41b91c <ferror@plt+0x1793c>
  41b910:	ldr	x0, [x0]
  41b914:	ldp	x29, x30, [sp], #16
  41b918:	b	40e248 <ferror@plt+0xa268>
  41b91c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b920:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b924:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b928:	add	x0, x0, #0xf7f
  41b92c:	add	x1, x1, #0xecc
  41b930:	add	x2, x2, #0xdd0
  41b934:	bl	415dcc <ferror@plt+0x11dec>
  41b938:	mov	x0, xzr
  41b93c:	ldp	x29, x30, [sp], #16
  41b940:	ret
  41b944:	stp	x29, x30, [sp, #-16]!
  41b948:	mov	x29, sp
  41b94c:	cbz	x0, 41b960 <ferror@plt+0x17980>
  41b950:	cbz	x2, 41b97c <ferror@plt+0x1799c>
  41b954:	ldr	x0, [x0]
  41b958:	ldp	x29, x30, [sp], #16
  41b95c:	b	40e264 <ferror@plt+0xa284>
  41b960:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b964:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b968:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b96c:	add	x0, x0, #0xf7f
  41b970:	add	x1, x1, #0xef9
  41b974:	add	x2, x2, #0xdd0
  41b978:	b	41b994 <ferror@plt+0x179b4>
  41b97c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b980:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b984:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b988:	add	x0, x0, #0xf7f
  41b98c:	add	x1, x1, #0xef9
  41b990:	add	x2, x2, #0xf7b
  41b994:	bl	415dcc <ferror@plt+0x11dec>
  41b998:	mov	x0, xzr
  41b99c:	ldp	x29, x30, [sp], #16
  41b9a0:	ret
  41b9a4:	cbz	x0, 41b9dc <ferror@plt+0x179fc>
  41b9a8:	cbz	x1, 41b9f8 <ferror@plt+0x17a18>
  41b9ac:	stp	x29, x30, [sp, #-32]!
  41b9b0:	str	x19, [sp, #16]
  41b9b4:	mov	x19, x0
  41b9b8:	ldr	x0, [x0]
  41b9bc:	mov	x29, sp
  41b9c0:	bl	40e5c4 <ferror@plt+0xa5e4>
  41b9c4:	str	x0, [x19]
  41b9c8:	bl	40db24 <ferror@plt+0x9b44>
  41b9cc:	str	x0, [x19, #8]
  41b9d0:	ldr	x19, [sp, #16]
  41b9d4:	ldp	x29, x30, [sp], #32
  41b9d8:	ret
  41b9dc:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b9e0:	adrp	x1, 444000 <ferror@plt+0x40020>
  41b9e4:	adrp	x2, 444000 <ferror@plt+0x40020>
  41b9e8:	add	x0, x0, #0xf7f
  41b9ec:	add	x1, x1, #0xf3b
  41b9f0:	add	x2, x2, #0xdd0
  41b9f4:	b	415dcc <ferror@plt+0x11dec>
  41b9f8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41b9fc:	adrp	x1, 444000 <ferror@plt+0x40020>
  41ba00:	adrp	x2, 444000 <ferror@plt+0x40020>
  41ba04:	add	x0, x0, #0xf7f
  41ba08:	add	x1, x1, #0xf3b
  41ba0c:	add	x2, x2, #0xf73
  41ba10:	b	415dcc <ferror@plt+0x11dec>
  41ba14:	cbz	x0, 41ba58 <ferror@plt+0x17a78>
  41ba18:	stp	x29, x30, [sp, #-32]!
  41ba1c:	str	x19, [sp, #16]
  41ba20:	mov	x19, x0
  41ba24:	ldr	x0, [x0]
  41ba28:	mov	x29, sp
  41ba2c:	bl	40db44 <ferror@plt+0x9b64>
  41ba30:	ldr	x8, [x19, #8]
  41ba34:	str	x0, [x19]
  41ba38:	cbnz	x8, 41ba40 <ferror@plt+0x17a60>
  41ba3c:	str	x0, [x19, #8]
  41ba40:	ldr	w8, [x19, #16]
  41ba44:	add	w8, w8, #0x1
  41ba48:	str	w8, [x19, #16]
  41ba4c:	ldr	x19, [sp, #16]
  41ba50:	ldp	x29, x30, [sp], #32
  41ba54:	ret
  41ba58:	adrp	x0, 447000 <ferror@plt+0x43020>
  41ba5c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41ba60:	adrp	x2, 444000 <ferror@plt+0x40020>
  41ba64:	add	x0, x0, #0xf7f
  41ba68:	add	x1, x1, #0xf88
  41ba6c:	add	x2, x2, #0xdd0
  41ba70:	b	415dcc <ferror@plt+0x11dec>
  41ba74:	stp	x29, x30, [sp, #-32]!
  41ba78:	str	x19, [sp, #16]
  41ba7c:	mov	x29, sp
  41ba80:	cbz	x0, 41bb28 <ferror@plt+0x17b48>
  41ba84:	mov	x8, x1
  41ba88:	mov	x19, x0
  41ba8c:	tbnz	w2, #31, 41bac4 <ferror@plt+0x17ae4>
  41ba90:	ldr	w9, [x19, #16]
  41ba94:	cmp	w9, w2
  41ba98:	b.ls	41bac4 <ferror@plt+0x17ae4>  // b.plast
  41ba9c:	cmp	w2, w9, lsr #1
  41baa0:	b.ls	41bae8 <ferror@plt+0x17b08>  // b.plast
  41baa4:	ldr	x1, [x19, #8]
  41baa8:	mvn	w10, w2
  41baac:	adds	w9, w9, w10
  41bab0:	b.eq	41bafc <ferror@plt+0x17b1c>  // b.none
  41bab4:	ldr	x1, [x1, #16]
  41bab8:	subs	w9, w9, #0x1
  41babc:	b.ne	41bab4 <ferror@plt+0x17ad4>  // b.any
  41bac0:	b	41bafc <ferror@plt+0x17b1c>
  41bac4:	ldr	x0, [x19, #8]
  41bac8:	mov	x1, x8
  41bacc:	bl	40dacc <ferror@plt+0x9aec>
  41bad0:	str	x0, [x19, #8]
  41bad4:	ldr	x8, [x0, #8]
  41bad8:	cbz	x8, 41bb0c <ferror@plt+0x17b2c>
  41badc:	str	x8, [x19, #8]
  41bae0:	ldr	w8, [x19, #16]
  41bae4:	b	41bb14 <ferror@plt+0x17b34>
  41bae8:	ldr	x1, [x19]
  41baec:	cbz	w2, 41bafc <ferror@plt+0x17b1c>
  41baf0:	ldr	x1, [x1, #8]
  41baf4:	subs	w2, w2, #0x1
  41baf8:	b.ne	41baf0 <ferror@plt+0x17b10>  // b.any
  41bafc:	cbz	x1, 41bb44 <ferror@plt+0x17b64>
  41bb00:	ldr	x0, [x19]
  41bb04:	mov	x2, x8
  41bb08:	bl	40dcb8 <ferror@plt+0x9cd8>
  41bb0c:	ldr	w8, [x19, #16]
  41bb10:	str	x0, [x19]
  41bb14:	add	w8, w8, #0x1
  41bb18:	str	w8, [x19, #16]
  41bb1c:	ldr	x19, [sp, #16]
  41bb20:	ldp	x29, x30, [sp], #32
  41bb24:	ret
  41bb28:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bb2c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41bb30:	adrp	x2, 444000 <ferror@plt+0x40020>
  41bb34:	add	x0, x0, #0xf7f
  41bb38:	add	x1, x1, #0xfb3
  41bb3c:	add	x2, x2, #0xdd0
  41bb40:	b	41bb5c <ferror@plt+0x17b7c>
  41bb44:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bb48:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bb4c:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bb50:	add	x0, x0, #0xf7f
  41bb54:	add	x1, x1, #0x405
  41bb58:	add	x2, x2, #0x43d
  41bb5c:	ldr	x19, [sp, #16]
  41bb60:	ldp	x29, x30, [sp], #32
  41bb64:	b	415dcc <ferror@plt+0x11dec>
  41bb68:	cbz	x0, 41bba4 <ferror@plt+0x17bc4>
  41bb6c:	cbz	x1, 41bbc0 <ferror@plt+0x17be0>
  41bb70:	stp	x29, x30, [sp, #-32]!
  41bb74:	str	x19, [sp, #16]
  41bb78:	mov	x19, x0
  41bb7c:	ldr	x0, [x0]
  41bb80:	mov	x29, sp
  41bb84:	bl	40dcb8 <ferror@plt+0x9cd8>
  41bb88:	ldr	w8, [x19, #16]
  41bb8c:	str	x0, [x19]
  41bb90:	add	w8, w8, #0x1
  41bb94:	str	w8, [x19, #16]
  41bb98:	ldr	x19, [sp, #16]
  41bb9c:	ldp	x29, x30, [sp], #32
  41bba0:	ret
  41bba4:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bba8:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bbac:	adrp	x2, 444000 <ferror@plt+0x40020>
  41bbb0:	add	x0, x0, #0xf7f
  41bbb4:	add	x1, x1, #0x405
  41bbb8:	add	x2, x2, #0xdd0
  41bbbc:	b	415dcc <ferror@plt+0x11dec>
  41bbc0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bbc4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bbc8:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bbcc:	add	x0, x0, #0xf7f
  41bbd0:	add	x1, x1, #0x405
  41bbd4:	add	x2, x2, #0x43d
  41bbd8:	b	415dcc <ferror@plt+0x11dec>
  41bbdc:	stp	x29, x30, [sp, #-16]!
  41bbe0:	mov	x29, sp
  41bbe4:	cbz	x0, 41bc44 <ferror@plt+0x17c64>
  41bbe8:	ldr	w8, [x0, #16]
  41bbec:	cmp	w8, w1
  41bbf0:	b.ls	41bc1c <ferror@plt+0x17c3c>  // b.plast
  41bbf4:	cmp	w1, w8, lsr #1
  41bbf8:	b.ls	41bc28 <ferror@plt+0x17c48>  // b.plast
  41bbfc:	ldr	x0, [x0, #8]
  41bc00:	mvn	w9, w1
  41bc04:	adds	w8, w8, w9
  41bc08:	b.eq	41bc3c <ferror@plt+0x17c5c>  // b.none
  41bc0c:	ldr	x0, [x0, #16]
  41bc10:	subs	w8, w8, #0x1
  41bc14:	b.ne	41bc0c <ferror@plt+0x17c2c>  // b.any
  41bc18:	b	41bc3c <ferror@plt+0x17c5c>
  41bc1c:	mov	x0, xzr
  41bc20:	ldp	x29, x30, [sp], #16
  41bc24:	ret
  41bc28:	ldr	x0, [x0]
  41bc2c:	cbz	w1, 41bc3c <ferror@plt+0x17c5c>
  41bc30:	ldr	x0, [x0, #8]
  41bc34:	subs	w1, w1, #0x1
  41bc38:	b.ne	41bc30 <ferror@plt+0x17c50>  // b.any
  41bc3c:	ldp	x29, x30, [sp], #16
  41bc40:	ret
  41bc44:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bc48:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bc4c:	adrp	x2, 444000 <ferror@plt+0x40020>
  41bc50:	add	x0, x0, #0xf7f
  41bc54:	add	x1, x1, #0x255
  41bc58:	add	x2, x2, #0xdd0
  41bc5c:	bl	415dcc <ferror@plt+0x11dec>
  41bc60:	mov	x0, xzr
  41bc64:	ldp	x29, x30, [sp], #16
  41bc68:	ret
  41bc6c:	cbz	x0, 41bcb4 <ferror@plt+0x17cd4>
  41bc70:	cbz	x1, 41bcd0 <ferror@plt+0x17cf0>
  41bc74:	ldr	x8, [x1, #16]
  41bc78:	cbnz	x8, 41bcec <ferror@plt+0x17d0c>
  41bc7c:	ldr	x8, [x1, #8]
  41bc80:	cbnz	x8, 41bd08 <ferror@plt+0x17d28>
  41bc84:	ldr	x8, [x0]
  41bc88:	add	x9, x0, #0x8
  41bc8c:	add	x10, x8, #0x10
  41bc90:	cmp	x8, #0x0
  41bc94:	str	x8, [x1, #8]
  41bc98:	csel	x8, x9, x10, eq  // eq = none
  41bc9c:	str	x1, [x8]
  41bca0:	ldr	w8, [x0, #16]
  41bca4:	str	x1, [x0]
  41bca8:	add	w8, w8, #0x1
  41bcac:	str	w8, [x0, #16]
  41bcb0:	ret
  41bcb4:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bcb8:	adrp	x1, 444000 <ferror@plt+0x40020>
  41bcbc:	adrp	x2, 444000 <ferror@plt+0x40020>
  41bcc0:	add	x0, x0, #0xf7f
  41bcc4:	add	x1, x1, #0xfe3
  41bcc8:	add	x2, x2, #0xdd0
  41bccc:	b	415dcc <ferror@plt+0x11dec>
  41bcd0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bcd4:	adrp	x1, 444000 <ferror@plt+0x40020>
  41bcd8:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bcdc:	add	x0, x0, #0xf7f
  41bce0:	add	x1, x1, #0xfe3
  41bce4:	add	x2, x2, #0x12
  41bce8:	b	415dcc <ferror@plt+0x11dec>
  41bcec:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bcf0:	adrp	x1, 444000 <ferror@plt+0x40020>
  41bcf4:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bcf8:	add	x0, x0, #0xf7f
  41bcfc:	add	x1, x1, #0xfe3
  41bd00:	add	x2, x2, #0x1f
  41bd04:	b	415dcc <ferror@plt+0x11dec>
  41bd08:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bd0c:	adrp	x1, 444000 <ferror@plt+0x40020>
  41bd10:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bd14:	add	x0, x0, #0xf7f
  41bd18:	add	x1, x1, #0xfe3
  41bd1c:	add	x2, x2, #0x32
  41bd20:	b	415dcc <ferror@plt+0x11dec>
  41bd24:	cbz	x0, 41bd68 <ferror@plt+0x17d88>
  41bd28:	cbz	x1, 41bd84 <ferror@plt+0x17da4>
  41bd2c:	ldr	x8, [x1, #16]
  41bd30:	cbnz	x8, 41bda0 <ferror@plt+0x17dc0>
  41bd34:	ldr	x8, [x1, #8]
  41bd38:	cbnz	x8, 41bdbc <ferror@plt+0x17ddc>
  41bd3c:	ldr	x8, [x0, #8]
  41bd40:	add	x9, x8, #0x8
  41bd44:	cmp	x8, #0x0
  41bd48:	str	x8, [x1, #16]
  41bd4c:	csel	x8, x0, x9, eq  // eq = none
  41bd50:	str	x1, [x8]
  41bd54:	ldr	w8, [x0, #16]
  41bd58:	str	x1, [x0, #8]
  41bd5c:	add	w8, w8, #0x1
  41bd60:	str	w8, [x0, #16]
  41bd64:	ret
  41bd68:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bd6c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bd70:	adrp	x2, 444000 <ferror@plt+0x40020>
  41bd74:	add	x0, x0, #0xf7f
  41bd78:	add	x1, x1, #0x70
  41bd7c:	add	x2, x2, #0xdd0
  41bd80:	b	415dcc <ferror@plt+0x11dec>
  41bd84:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bd88:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bd8c:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bd90:	add	x0, x0, #0xf7f
  41bd94:	add	x1, x1, #0x70
  41bd98:	add	x2, x2, #0x12
  41bd9c:	b	415dcc <ferror@plt+0x11dec>
  41bda0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bda4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bda8:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bdac:	add	x0, x0, #0xf7f
  41bdb0:	add	x1, x1, #0x70
  41bdb4:	add	x2, x2, #0x1f
  41bdb8:	b	415dcc <ferror@plt+0x11dec>
  41bdbc:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bdc0:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bdc4:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bdc8:	add	x0, x0, #0xf7f
  41bdcc:	add	x1, x1, #0x70
  41bdd0:	add	x2, x2, #0x32
  41bdd4:	b	415dcc <ferror@plt+0x11dec>
  41bdd8:	stp	x29, x30, [sp, #-16]!
  41bddc:	mov	x29, sp
  41bde0:	cbz	x0, 41bec8 <ferror@plt+0x17ee8>
  41bde4:	cbz	x2, 41bee8 <ferror@plt+0x17f08>
  41bde8:	tbnz	w1, #31, 41be34 <ferror@plt+0x17e54>
  41bdec:	ldr	w8, [x0, #16]
  41bdf0:	cmp	w8, w1
  41bdf4:	b.ls	41be34 <ferror@plt+0x17e54>  // b.plast
  41bdf8:	ldr	x10, [x0]
  41bdfc:	cbz	x10, 41bf48 <ferror@plt+0x17f68>
  41be00:	ldr	x9, [x0, #8]
  41be04:	cbz	x9, 41bf70 <ferror@plt+0x17f90>
  41be08:	cmp	w1, w8, lsr #1
  41be0c:	b.ls	41be74 <ferror@plt+0x17e94>  // b.plast
  41be10:	mvn	w11, w1
  41be14:	adds	w12, w8, w11
  41be18:	mov	x11, x9
  41be1c:	b.eq	41be8c <ferror@plt+0x17eac>  // b.none
  41be20:	mov	x11, x9
  41be24:	ldr	x11, [x11, #16]
  41be28:	subs	w12, w12, #0x1
  41be2c:	b.ne	41be24 <ferror@plt+0x17e44>  // b.any
  41be30:	b	41be8c <ferror@plt+0x17eac>
  41be34:	ldr	x8, [x2, #16]
  41be38:	cbnz	x8, 41bf08 <ferror@plt+0x17f28>
  41be3c:	ldr	x8, [x2, #8]
  41be40:	cbnz	x8, 41bf28 <ferror@plt+0x17f48>
  41be44:	ldr	x8, [x0, #8]
  41be48:	add	x9, x8, #0x8
  41be4c:	cmp	x8, #0x0
  41be50:	str	x8, [x2, #16]
  41be54:	csel	x8, x0, x9, eq  // eq = none
  41be58:	str	x2, [x8]
  41be5c:	ldr	w8, [x0, #16]
  41be60:	str	x2, [x0, #8]
  41be64:	add	w8, w8, #0x1
  41be68:	str	w8, [x0, #16]
  41be6c:	ldp	x29, x30, [sp], #16
  41be70:	ret
  41be74:	mov	x11, x10
  41be78:	cbz	w1, 41be8c <ferror@plt+0x17eac>
  41be7c:	mov	x11, x10
  41be80:	ldr	x11, [x11, #8]
  41be84:	subs	w1, w1, #0x1
  41be88:	b.ne	41be80 <ferror@plt+0x17ea0>  // b.any
  41be8c:	ldr	x12, [x11, #16]
  41be90:	cbz	x12, 41be98 <ferror@plt+0x17eb8>
  41be94:	str	x2, [x12, #8]
  41be98:	str	x2, [x11, #16]
  41be9c:	stp	x11, x12, [x2, #8]
  41bea0:	ldr	x10, [x10, #16]
  41bea4:	cbz	x10, 41beac <ferror@plt+0x17ecc>
  41bea8:	str	x10, [x0]
  41beac:	ldr	x9, [x9, #8]
  41beb0:	cbz	x9, 41be64 <ferror@plt+0x17e84>
  41beb4:	str	x9, [x0, #8]
  41beb8:	add	w8, w8, #0x1
  41bebc:	str	w8, [x0, #16]
  41bec0:	ldp	x29, x30, [sp], #16
  41bec4:	ret
  41bec8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41becc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bed0:	adrp	x2, 444000 <ferror@plt+0x40020>
  41bed4:	add	x0, x0, #0xf7f
  41bed8:	add	x1, x1, #0x9f
  41bedc:	add	x2, x2, #0xdd0
  41bee0:	ldp	x29, x30, [sp], #16
  41bee4:	b	415dcc <ferror@plt+0x11dec>
  41bee8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41beec:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bef0:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bef4:	add	x0, x0, #0xf7f
  41bef8:	add	x1, x1, #0x9f
  41befc:	add	x2, x2, #0xd3
  41bf00:	ldp	x29, x30, [sp], #16
  41bf04:	b	415dcc <ferror@plt+0x11dec>
  41bf08:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bf0c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bf10:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bf14:	add	x0, x0, #0xf7f
  41bf18:	add	x1, x1, #0x70
  41bf1c:	add	x2, x2, #0x1f
  41bf20:	ldp	x29, x30, [sp], #16
  41bf24:	b	415dcc <ferror@plt+0x11dec>
  41bf28:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bf2c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bf30:	adrp	x2, 445000 <ferror@plt+0x41020>
  41bf34:	add	x0, x0, #0xf7f
  41bf38:	add	x1, x1, #0x70
  41bf3c:	add	x2, x2, #0x32
  41bf40:	ldp	x29, x30, [sp], #16
  41bf44:	b	415dcc <ferror@plt+0x11dec>
  41bf48:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bf4c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bf50:	adrp	x3, 445000 <ferror@plt+0x41020>
  41bf54:	adrp	x4, 445000 <ferror@plt+0x41020>
  41bf58:	add	x0, x0, #0xf7f
  41bf5c:	add	x1, x1, #0xe1
  41bf60:	add	x3, x3, #0xea
  41bf64:	add	x4, x4, #0x100
  41bf68:	mov	w2, #0x1e2                 	// #482
  41bf6c:	bl	427628 <ferror@plt+0x23648>
  41bf70:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bf74:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bf78:	adrp	x3, 445000 <ferror@plt+0x41020>
  41bf7c:	adrp	x4, 445000 <ferror@plt+0x41020>
  41bf80:	add	x0, x0, #0xf7f
  41bf84:	add	x1, x1, #0xe1
  41bf88:	add	x3, x3, #0xea
  41bf8c:	add	x4, x4, #0x10c
  41bf90:	mov	w2, #0x1e3                 	// #483
  41bf94:	bl	427628 <ferror@plt+0x23648>
  41bf98:	stp	x29, x30, [sp, #-32]!
  41bf9c:	stp	x20, x19, [sp, #16]
  41bfa0:	mov	x29, sp
  41bfa4:	cbz	x0, 41bff0 <ferror@plt+0x18010>
  41bfa8:	mov	x19, x0
  41bfac:	ldr	x0, [x0]
  41bfb0:	cbz	x0, 41c00c <ferror@plt+0x1802c>
  41bfb4:	ldp	x20, x8, [x0]
  41bfb8:	add	x9, x19, #0x8
  41bfbc:	add	x10, x8, #0x10
  41bfc0:	cmp	x8, #0x0
  41bfc4:	str	x8, [x19]
  41bfc8:	csel	x8, x9, x10, eq  // eq = none
  41bfcc:	str	xzr, [x8]
  41bfd0:	bl	40da30 <ferror@plt+0x9a50>
  41bfd4:	ldr	w8, [x19, #16]
  41bfd8:	sub	w8, w8, #0x1
  41bfdc:	str	w8, [x19, #16]
  41bfe0:	mov	x0, x20
  41bfe4:	ldp	x20, x19, [sp, #16]
  41bfe8:	ldp	x29, x30, [sp], #32
  41bfec:	ret
  41bff0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41bff4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41bff8:	adrp	x2, 444000 <ferror@plt+0x40020>
  41bffc:	add	x0, x0, #0xf7f
  41c000:	add	x1, x1, #0x118
  41c004:	add	x2, x2, #0xdd0
  41c008:	bl	415dcc <ferror@plt+0x11dec>
  41c00c:	mov	x20, xzr
  41c010:	mov	x0, x20
  41c014:	ldp	x20, x19, [sp, #16]
  41c018:	ldp	x29, x30, [sp], #32
  41c01c:	ret
  41c020:	stp	x29, x30, [sp, #-16]!
  41c024:	mov	x29, sp
  41c028:	cbz	x0, 41c06c <ferror@plt+0x1808c>
  41c02c:	mov	x8, x0
  41c030:	ldr	x0, [x0]
  41c034:	cbz	x0, 41c064 <ferror@plt+0x18084>
  41c038:	mov	x9, x0
  41c03c:	ldr	x10, [x9, #8]!
  41c040:	str	x10, [x8]
  41c044:	cbz	x10, 41c050 <ferror@plt+0x18070>
  41c048:	str	xzr, [x10, #16]
  41c04c:	b	41c054 <ferror@plt+0x18074>
  41c050:	add	x9, x8, #0x8
  41c054:	str	xzr, [x9]
  41c058:	ldr	w9, [x8, #16]
  41c05c:	sub	w9, w9, #0x1
  41c060:	str	w9, [x8, #16]
  41c064:	ldp	x29, x30, [sp], #16
  41c068:	ret
  41c06c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c070:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c074:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c078:	add	x0, x0, #0xf7f
  41c07c:	add	x1, x1, #0x13c
  41c080:	add	x2, x2, #0xdd0
  41c084:	bl	415dcc <ferror@plt+0x11dec>
  41c088:	mov	x0, xzr
  41c08c:	ldp	x29, x30, [sp], #16
  41c090:	ret
  41c094:	stp	x29, x30, [sp, #-16]!
  41c098:	mov	x29, sp
  41c09c:	cbz	x0, 41c0ac <ferror@plt+0x180cc>
  41c0a0:	ldr	x0, [x0]
  41c0a4:	ldp	x29, x30, [sp], #16
  41c0a8:	ret
  41c0ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c0b0:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c0b4:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c0b8:	add	x0, x0, #0xf7f
  41c0bc:	add	x1, x1, #0x163
  41c0c0:	add	x2, x2, #0xdd0
  41c0c4:	bl	415dcc <ferror@plt+0x11dec>
  41c0c8:	mov	x0, xzr
  41c0cc:	ldp	x29, x30, [sp], #16
  41c0d0:	ret
  41c0d4:	stp	x29, x30, [sp, #-16]!
  41c0d8:	mov	x29, sp
  41c0dc:	cbz	x0, 41c0ec <ferror@plt+0x1810c>
  41c0e0:	ldr	x0, [x0, #8]
  41c0e4:	ldp	x29, x30, [sp], #16
  41c0e8:	ret
  41c0ec:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c0f0:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c0f4:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c0f8:	add	x0, x0, #0xf7f
  41c0fc:	add	x1, x1, #0x18b
  41c100:	add	x2, x2, #0xdd0
  41c104:	bl	415dcc <ferror@plt+0x11dec>
  41c108:	mov	x0, xzr
  41c10c:	ldp	x29, x30, [sp], #16
  41c110:	ret
  41c114:	stp	x29, x30, [sp, #-32]!
  41c118:	str	x19, [sp, #16]
  41c11c:	mov	x29, sp
  41c120:	cbz	x0, 41c16c <ferror@plt+0x1818c>
  41c124:	ldr	x8, [x0, #8]
  41c128:	cbz	x8, 41c188 <ferror@plt+0x181a8>
  41c12c:	ldr	x9, [x8, #16]
  41c130:	ldr	x19, [x8]
  41c134:	add	x10, x9, #0x8
  41c138:	cmp	x9, #0x0
  41c13c:	str	x9, [x0, #8]
  41c140:	csel	x9, x0, x10, eq  // eq = none
  41c144:	str	xzr, [x9]
  41c148:	ldr	w9, [x0, #16]
  41c14c:	sub	w9, w9, #0x1
  41c150:	str	w9, [x0, #16]
  41c154:	mov	x0, x8
  41c158:	bl	40da30 <ferror@plt+0x9a50>
  41c15c:	mov	x0, x19
  41c160:	ldr	x19, [sp, #16]
  41c164:	ldp	x29, x30, [sp], #32
  41c168:	ret
  41c16c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c170:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c174:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c178:	add	x0, x0, #0xf7f
  41c17c:	add	x1, x1, #0x1b3
  41c180:	add	x2, x2, #0xdd0
  41c184:	bl	415dcc <ferror@plt+0x11dec>
  41c188:	mov	x19, xzr
  41c18c:	mov	x0, x19
  41c190:	ldr	x19, [sp, #16]
  41c194:	ldp	x29, x30, [sp], #32
  41c198:	ret
  41c19c:	stp	x29, x30, [sp, #-48]!
  41c1a0:	str	x21, [sp, #16]
  41c1a4:	stp	x20, x19, [sp, #32]
  41c1a8:	mov	x29, sp
  41c1ac:	cbz	x0, 41c258 <ferror@plt+0x18278>
  41c1b0:	ldr	w8, [x0, #16]
  41c1b4:	mov	x19, x0
  41c1b8:	cmp	w8, w1
  41c1bc:	b.ls	41c1e8 <ferror@plt+0x18208>  // b.plast
  41c1c0:	cmp	w1, w8, lsr #1
  41c1c4:	b.ls	41c1f0 <ferror@plt+0x18210>  // b.plast
  41c1c8:	ldr	x20, [x19, #8]
  41c1cc:	mvn	w9, w1
  41c1d0:	adds	w8, w8, w9
  41c1d4:	b.eq	41c204 <ferror@plt+0x18224>  // b.none
  41c1d8:	ldr	x20, [x20, #16]
  41c1dc:	subs	w8, w8, #0x1
  41c1e0:	b.ne	41c1d8 <ferror@plt+0x181f8>  // b.any
  41c1e4:	b	41c204 <ferror@plt+0x18224>
  41c1e8:	mov	x21, xzr
  41c1ec:	b	41c244 <ferror@plt+0x18264>
  41c1f0:	ldr	x20, [x19]
  41c1f4:	cbz	w1, 41c204 <ferror@plt+0x18224>
  41c1f8:	ldr	x20, [x20, #8]
  41c1fc:	subs	w1, w1, #0x1
  41c200:	b.ne	41c1f8 <ferror@plt+0x18218>  // b.any
  41c204:	ldr	x21, [x20]
  41c208:	cbz	x20, 41c27c <ferror@plt+0x1829c>
  41c20c:	ldr	x8, [x19, #8]
  41c210:	cmp	x8, x20
  41c214:	b.ne	41c220 <ferror@plt+0x18240>  // b.any
  41c218:	ldr	x8, [x20, #16]
  41c21c:	str	x8, [x19, #8]
  41c220:	ldr	x0, [x19]
  41c224:	mov	x1, x20
  41c228:	bl	40df10 <ferror@plt+0x9f30>
  41c22c:	ldr	w8, [x19, #16]
  41c230:	str	x0, [x19]
  41c234:	mov	x0, x20
  41c238:	sub	w8, w8, #0x1
  41c23c:	str	w8, [x19, #16]
  41c240:	bl	40da20 <ferror@plt+0x9a40>
  41c244:	mov	x0, x21
  41c248:	ldp	x20, x19, [sp, #32]
  41c24c:	ldr	x21, [sp, #16]
  41c250:	ldp	x29, x30, [sp], #48
  41c254:	ret
  41c258:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c25c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c260:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c264:	add	x0, x0, #0xf7f
  41c268:	add	x1, x1, #0x1d7
  41c26c:	add	x2, x2, #0xdd0
  41c270:	bl	415dcc <ferror@plt+0x11dec>
  41c274:	mov	x21, xzr
  41c278:	b	41c244 <ferror@plt+0x18264>
  41c27c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c280:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c284:	adrp	x2, 445000 <ferror@plt+0x41020>
  41c288:	add	x0, x0, #0xf7f
  41c28c:	add	x1, x1, #0x2d5
  41c290:	add	x2, x2, #0xd3
  41c294:	bl	415dcc <ferror@plt+0x11dec>
  41c298:	b	41c244 <ferror@plt+0x18264>
  41c29c:	stp	x29, x30, [sp, #-32]!
  41c2a0:	stp	x20, x19, [sp, #16]
  41c2a4:	mov	x29, sp
  41c2a8:	cbz	x0, 41c2f8 <ferror@plt+0x18318>
  41c2ac:	mov	x19, x1
  41c2b0:	cbz	x1, 41c314 <ferror@plt+0x18334>
  41c2b4:	ldr	x8, [x0, #8]
  41c2b8:	mov	x20, x0
  41c2bc:	cmp	x8, x19
  41c2c0:	b.ne	41c2cc <ferror@plt+0x182ec>  // b.any
  41c2c4:	ldr	x8, [x19, #16]
  41c2c8:	str	x8, [x20, #8]
  41c2cc:	ldr	x0, [x20]
  41c2d0:	mov	x1, x19
  41c2d4:	bl	40df10 <ferror@plt+0x9f30>
  41c2d8:	ldr	w8, [x20, #16]
  41c2dc:	str	x0, [x20]
  41c2e0:	mov	x0, x19
  41c2e4:	sub	w8, w8, #0x1
  41c2e8:	str	w8, [x20, #16]
  41c2ec:	ldp	x20, x19, [sp, #16]
  41c2f0:	ldp	x29, x30, [sp], #32
  41c2f4:	b	40da20 <ferror@plt+0x9a40>
  41c2f8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c2fc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c300:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c304:	add	x0, x0, #0xf7f
  41c308:	add	x1, x1, #0x2d5
  41c30c:	add	x2, x2, #0xdd0
  41c310:	b	41c32c <ferror@plt+0x1834c>
  41c314:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c318:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c31c:	adrp	x2, 445000 <ferror@plt+0x41020>
  41c320:	add	x0, x0, #0xf7f
  41c324:	add	x1, x1, #0x2d5
  41c328:	add	x2, x2, #0xd3
  41c32c:	ldp	x20, x19, [sp, #16]
  41c330:	ldp	x29, x30, [sp], #32
  41c334:	b	415dcc <ferror@plt+0x11dec>
  41c338:	stp	x29, x30, [sp, #-16]!
  41c33c:	mov	x29, sp
  41c340:	cbz	x0, 41c384 <ferror@plt+0x183a4>
  41c344:	mov	x8, x0
  41c348:	ldr	x0, [x0, #8]
  41c34c:	cbz	x0, 41c37c <ferror@plt+0x1839c>
  41c350:	mov	x9, x0
  41c354:	ldr	x10, [x9, #16]!
  41c358:	str	x10, [x8, #8]
  41c35c:	cbz	x10, 41c368 <ferror@plt+0x18388>
  41c360:	str	xzr, [x10, #8]
  41c364:	b	41c36c <ferror@plt+0x1838c>
  41c368:	mov	x9, x8
  41c36c:	str	xzr, [x9]
  41c370:	ldr	w9, [x8, #16]
  41c374:	sub	w9, w9, #0x1
  41c378:	str	w9, [x8, #16]
  41c37c:	ldp	x29, x30, [sp], #16
  41c380:	ret
  41c384:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c388:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c38c:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c390:	add	x0, x0, #0xf7f
  41c394:	add	x1, x1, #0x201
  41c398:	add	x2, x2, #0xdd0
  41c39c:	bl	415dcc <ferror@plt+0x11dec>
  41c3a0:	mov	x0, xzr
  41c3a4:	ldp	x29, x30, [sp], #16
  41c3a8:	ret
  41c3ac:	stp	x29, x30, [sp, #-32]!
  41c3b0:	stp	x20, x19, [sp, #16]
  41c3b4:	mov	x29, sp
  41c3b8:	cbz	x0, 41c44c <ferror@plt+0x1846c>
  41c3bc:	ldr	w8, [x0, #16]
  41c3c0:	mov	x19, x0
  41c3c4:	cmp	w8, w1
  41c3c8:	b.ls	41c468 <ferror@plt+0x18488>  // b.plast
  41c3cc:	cmp	w1, w8, lsr #1
  41c3d0:	b.ls	41c3f4 <ferror@plt+0x18414>  // b.plast
  41c3d4:	ldr	x20, [x19, #8]
  41c3d8:	mvn	w9, w1
  41c3dc:	adds	w8, w8, w9
  41c3e0:	b.eq	41c408 <ferror@plt+0x18428>  // b.none
  41c3e4:	ldr	x20, [x20, #16]
  41c3e8:	subs	w8, w8, #0x1
  41c3ec:	b.ne	41c3e4 <ferror@plt+0x18404>  // b.any
  41c3f0:	b	41c408 <ferror@plt+0x18428>
  41c3f4:	ldr	x20, [x19]
  41c3f8:	cbz	w1, 41c408 <ferror@plt+0x18428>
  41c3fc:	ldr	x20, [x20, #8]
  41c400:	subs	w1, w1, #0x1
  41c404:	b.ne	41c3fc <ferror@plt+0x1841c>  // b.any
  41c408:	cbz	x20, 41c47c <ferror@plt+0x1849c>
  41c40c:	ldr	x8, [x19, #8]
  41c410:	cmp	x8, x20
  41c414:	b.ne	41c420 <ferror@plt+0x18440>  // b.any
  41c418:	ldr	x8, [x20, #16]
  41c41c:	str	x8, [x19, #8]
  41c420:	ldr	x0, [x19]
  41c424:	mov	x1, x20
  41c428:	bl	40df10 <ferror@plt+0x9f30>
  41c42c:	ldr	w8, [x19, #16]
  41c430:	str	x0, [x19]
  41c434:	sub	w8, w8, #0x1
  41c438:	str	w8, [x19, #16]
  41c43c:	mov	x0, x20
  41c440:	ldp	x20, x19, [sp, #16]
  41c444:	ldp	x29, x30, [sp], #32
  41c448:	ret
  41c44c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c450:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c454:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c458:	add	x0, x0, #0xf7f
  41c45c:	add	x1, x1, #0x228
  41c460:	add	x2, x2, #0xdd0
  41c464:	bl	415dcc <ferror@plt+0x11dec>
  41c468:	mov	x20, xzr
  41c46c:	mov	x0, x20
  41c470:	ldp	x20, x19, [sp, #16]
  41c474:	ldp	x29, x30, [sp], #32
  41c478:	ret
  41c47c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c480:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c484:	adrp	x2, 445000 <ferror@plt+0x41020>
  41c488:	add	x0, x0, #0xf7f
  41c48c:	add	x1, x1, #0x2ae
  41c490:	add	x2, x2, #0xd3
  41c494:	bl	415dcc <ferror@plt+0x11dec>
  41c498:	mov	x0, x20
  41c49c:	ldp	x20, x19, [sp, #16]
  41c4a0:	ldp	x29, x30, [sp], #32
  41c4a4:	ret
  41c4a8:	cbz	x0, 41c4f8 <ferror@plt+0x18518>
  41c4ac:	cbz	x1, 41c514 <ferror@plt+0x18534>
  41c4b0:	stp	x29, x30, [sp, #-32]!
  41c4b4:	ldr	x8, [x0, #8]
  41c4b8:	str	x19, [sp, #16]
  41c4bc:	mov	x19, x0
  41c4c0:	mov	x29, sp
  41c4c4:	cmp	x8, x1
  41c4c8:	b.ne	41c4d4 <ferror@plt+0x184f4>  // b.any
  41c4cc:	ldr	x8, [x1, #16]
  41c4d0:	str	x8, [x19, #8]
  41c4d4:	ldr	x0, [x19]
  41c4d8:	bl	40df10 <ferror@plt+0x9f30>
  41c4dc:	ldr	w8, [x19, #16]
  41c4e0:	str	x0, [x19]
  41c4e4:	sub	w8, w8, #0x1
  41c4e8:	str	w8, [x19, #16]
  41c4ec:	ldr	x19, [sp, #16]
  41c4f0:	ldp	x29, x30, [sp], #32
  41c4f4:	ret
  41c4f8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c4fc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c500:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c504:	add	x0, x0, #0xf7f
  41c508:	add	x1, x1, #0x2ae
  41c50c:	add	x2, x2, #0xdd0
  41c510:	b	415dcc <ferror@plt+0x11dec>
  41c514:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c518:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c51c:	adrp	x2, 445000 <ferror@plt+0x41020>
  41c520:	add	x0, x0, #0xf7f
  41c524:	add	x1, x1, #0x2ae
  41c528:	add	x2, x2, #0xd3
  41c52c:	b	415dcc <ferror@plt+0x11dec>
  41c530:	stp	x29, x30, [sp, #-16]!
  41c534:	mov	x29, sp
  41c538:	cbz	x0, 41c548 <ferror@plt+0x18568>
  41c53c:	ldr	x0, [x0]
  41c540:	ldp	x29, x30, [sp], #16
  41c544:	b	40e2d4 <ferror@plt+0xa2f4>
  41c548:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c54c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c550:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c554:	add	x0, x0, #0xf7f
  41c558:	add	x1, x1, #0x283
  41c55c:	add	x2, x2, #0xdd0
  41c560:	bl	415dcc <ferror@plt+0x11dec>
  41c564:	mov	w0, #0xffffffff            	// #-1
  41c568:	ldp	x29, x30, [sp], #16
  41c56c:	ret
  41c570:	stp	x29, x30, [sp, #-16]!
  41c574:	mov	x29, sp
  41c578:	cbz	x0, 41c59c <ferror@plt+0x185bc>
  41c57c:	ldr	x8, [x0]
  41c580:	cbz	x8, 41c590 <ferror@plt+0x185b0>
  41c584:	ldr	x0, [x8]
  41c588:	ldp	x29, x30, [sp], #16
  41c58c:	ret
  41c590:	mov	x0, xzr
  41c594:	ldp	x29, x30, [sp], #16
  41c598:	ret
  41c59c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c5a0:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c5a4:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c5a8:	add	x0, x0, #0xf7f
  41c5ac:	add	x1, x1, #0x301
  41c5b0:	add	x2, x2, #0xdd0
  41c5b4:	bl	415dcc <ferror@plt+0x11dec>
  41c5b8:	mov	x0, xzr
  41c5bc:	ldp	x29, x30, [sp], #16
  41c5c0:	ret
  41c5c4:	stp	x29, x30, [sp, #-16]!
  41c5c8:	mov	x29, sp
  41c5cc:	cbz	x0, 41c5f0 <ferror@plt+0x18610>
  41c5d0:	ldr	x8, [x0, #8]
  41c5d4:	cbz	x8, 41c5e4 <ferror@plt+0x18604>
  41c5d8:	ldr	x0, [x8]
  41c5dc:	ldp	x29, x30, [sp], #16
  41c5e0:	ret
  41c5e4:	mov	x0, xzr
  41c5e8:	ldp	x29, x30, [sp], #16
  41c5ec:	ret
  41c5f0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c5f4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c5f8:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c5fc:	add	x0, x0, #0xf7f
  41c600:	add	x1, x1, #0x326
  41c604:	add	x2, x2, #0xdd0
  41c608:	bl	415dcc <ferror@plt+0x11dec>
  41c60c:	mov	x0, xzr
  41c610:	ldp	x29, x30, [sp], #16
  41c614:	ret
  41c618:	stp	x29, x30, [sp, #-16]!
  41c61c:	mov	x29, sp
  41c620:	cbz	x0, 41c688 <ferror@plt+0x186a8>
  41c624:	ldr	w9, [x0, #16]
  41c628:	cmp	w9, w1
  41c62c:	b.ls	41c67c <ferror@plt+0x1869c>  // b.plast
  41c630:	cmp	w1, w9, lsr #1
  41c634:	b.ls	41c658 <ferror@plt+0x18678>  // b.plast
  41c638:	ldr	x8, [x0, #8]
  41c63c:	mvn	w10, w1
  41c640:	adds	w9, w9, w10
  41c644:	b.eq	41c66c <ferror@plt+0x1868c>  // b.none
  41c648:	ldr	x8, [x8, #16]
  41c64c:	subs	w9, w9, #0x1
  41c650:	b.ne	41c648 <ferror@plt+0x18668>  // b.any
  41c654:	b	41c66c <ferror@plt+0x1868c>
  41c658:	ldr	x8, [x0]
  41c65c:	cbz	w1, 41c66c <ferror@plt+0x1868c>
  41c660:	ldr	x8, [x8, #8]
  41c664:	subs	w1, w1, #0x1
  41c668:	b.ne	41c660 <ferror@plt+0x18680>  // b.any
  41c66c:	cbz	x8, 41c67c <ferror@plt+0x1869c>
  41c670:	ldr	x0, [x8]
  41c674:	ldp	x29, x30, [sp], #16
  41c678:	ret
  41c67c:	mov	x0, xzr
  41c680:	ldp	x29, x30, [sp], #16
  41c684:	ret
  41c688:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c68c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c690:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c694:	add	x0, x0, #0xf7f
  41c698:	add	x1, x1, #0x34b
  41c69c:	add	x2, x2, #0xdd0
  41c6a0:	bl	415dcc <ferror@plt+0x11dec>
  41c6a4:	mov	x0, xzr
  41c6a8:	ldp	x29, x30, [sp], #16
  41c6ac:	ret
  41c6b0:	stp	x29, x30, [sp, #-16]!
  41c6b4:	mov	x29, sp
  41c6b8:	cbz	x0, 41c6c8 <ferror@plt+0x186e8>
  41c6bc:	ldr	x0, [x0]
  41c6c0:	ldp	x29, x30, [sp], #16
  41c6c4:	b	40e2fc <ferror@plt+0xa31c>
  41c6c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c6cc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c6d0:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c6d4:	add	x0, x0, #0xf7f
  41c6d8:	add	x1, x1, #0x376
  41c6dc:	add	x2, x2, #0xdd0
  41c6e0:	bl	415dcc <ferror@plt+0x11dec>
  41c6e4:	mov	w0, #0xffffffff            	// #-1
  41c6e8:	ldp	x29, x30, [sp], #16
  41c6ec:	ret
  41c6f0:	stp	x29, x30, [sp, #-32]!
  41c6f4:	stp	x20, x19, [sp, #16]
  41c6f8:	mov	x29, sp
  41c6fc:	cbz	x0, 41c760 <ferror@plt+0x18780>
  41c700:	mov	x19, x0
  41c704:	ldr	x0, [x0]
  41c708:	bl	40e248 <ferror@plt+0xa268>
  41c70c:	mov	x20, x0
  41c710:	cbz	x0, 41c74c <ferror@plt+0x1876c>
  41c714:	ldr	x8, [x19, #8]
  41c718:	cmp	x8, x20
  41c71c:	b.ne	41c728 <ferror@plt+0x18748>  // b.any
  41c720:	ldr	x8, [x20, #16]
  41c724:	str	x8, [x19, #8]
  41c728:	ldr	x0, [x19]
  41c72c:	mov	x1, x20
  41c730:	bl	40df10 <ferror@plt+0x9f30>
  41c734:	ldr	w8, [x19, #16]
  41c738:	str	x0, [x19]
  41c73c:	mov	x0, x20
  41c740:	sub	w8, w8, #0x1
  41c744:	str	w8, [x19, #16]
  41c748:	bl	40da20 <ferror@plt+0x9a40>
  41c74c:	cmp	x20, #0x0
  41c750:	cset	w0, ne  // ne = any
  41c754:	ldp	x20, x19, [sp, #16]
  41c758:	ldp	x29, x30, [sp], #32
  41c75c:	ret
  41c760:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c764:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c768:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c76c:	add	x0, x0, #0xf7f
  41c770:	add	x1, x1, #0x3a2
  41c774:	add	x2, x2, #0xdd0
  41c778:	bl	415dcc <ferror@plt+0x11dec>
  41c77c:	mov	w0, wzr
  41c780:	ldp	x20, x19, [sp, #16]
  41c784:	ldp	x29, x30, [sp], #32
  41c788:	ret
  41c78c:	stp	x29, x30, [sp, #-64]!
  41c790:	str	x23, [sp, #16]
  41c794:	stp	x22, x21, [sp, #32]
  41c798:	stp	x20, x19, [sp, #48]
  41c79c:	mov	x29, sp
  41c7a0:	cbz	x0, 41c830 <ferror@plt+0x18850>
  41c7a4:	ldr	x21, [x0]
  41c7a8:	ldr	w22, [x0, #16]
  41c7ac:	mov	x19, x0
  41c7b0:	cbz	x21, 41c814 <ferror@plt+0x18834>
  41c7b4:	mov	x20, x1
  41c7b8:	b	41c7e8 <ferror@plt+0x18808>
  41c7bc:	ldr	x0, [x19]
  41c7c0:	mov	x1, x21
  41c7c4:	bl	40df10 <ferror@plt+0x9f30>
  41c7c8:	ldr	w8, [x19, #16]
  41c7cc:	str	x0, [x19]
  41c7d0:	mov	x0, x21
  41c7d4:	sub	w8, w8, #0x1
  41c7d8:	str	w8, [x19, #16]
  41c7dc:	bl	40da20 <ferror@plt+0x9a40>
  41c7e0:	mov	x21, x23
  41c7e4:	cbz	x23, 41c80c <ferror@plt+0x1882c>
  41c7e8:	ldp	x8, x23, [x21]
  41c7ec:	cmp	x8, x20
  41c7f0:	b.ne	41c7e0 <ferror@plt+0x18800>  // b.any
  41c7f4:	ldr	x8, [x19, #8]
  41c7f8:	cmp	x8, x21
  41c7fc:	b.ne	41c7bc <ferror@plt+0x187dc>  // b.any
  41c800:	ldr	x8, [x21, #16]
  41c804:	str	x8, [x19, #8]
  41c808:	b	41c7bc <ferror@plt+0x187dc>
  41c80c:	ldr	w8, [x19, #16]
  41c810:	b	41c818 <ferror@plt+0x18838>
  41c814:	mov	w8, w22
  41c818:	sub	w0, w22, w8
  41c81c:	ldp	x20, x19, [sp, #48]
  41c820:	ldp	x22, x21, [sp, #32]
  41c824:	ldr	x23, [sp, #16]
  41c828:	ldp	x29, x30, [sp], #64
  41c82c:	ret
  41c830:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c834:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c838:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c83c:	add	x0, x0, #0xf7f
  41c840:	add	x1, x1, #0x3d3
  41c844:	add	x2, x2, #0xdd0
  41c848:	bl	415dcc <ferror@plt+0x11dec>
  41c84c:	mov	w0, wzr
  41c850:	b	41c81c <ferror@plt+0x1883c>
  41c854:	stp	x29, x30, [sp, #-32]!
  41c858:	str	x19, [sp, #16]
  41c85c:	mov	x29, sp
  41c860:	cbz	x0, 41c8c8 <ferror@plt+0x188e8>
  41c864:	cbz	x1, 41c8e4 <ferror@plt+0x18904>
  41c868:	ldr	x8, [x0, #8]
  41c86c:	mov	x19, x0
  41c870:	cmp	x8, x1
  41c874:	b.eq	41c894 <ferror@plt+0x188b4>  // b.none
  41c878:	ldr	x1, [x1, #8]
  41c87c:	cbz	x1, 41c8f8 <ferror@plt+0x18918>
  41c880:	ldr	x0, [x19]
  41c884:	bl	40dcb8 <ferror@plt+0x9cd8>
  41c888:	ldr	w8, [x19, #16]
  41c88c:	str	x0, [x19]
  41c890:	b	41c8b4 <ferror@plt+0x188d4>
  41c894:	mov	x0, x1
  41c898:	mov	x1, x2
  41c89c:	bl	40dacc <ferror@plt+0x9aec>
  41c8a0:	str	x0, [x19, #8]
  41c8a4:	ldr	x8, [x0, #8]
  41c8a8:	cbz	x8, 41c888 <ferror@plt+0x188a8>
  41c8ac:	str	x8, [x19, #8]
  41c8b0:	ldr	w8, [x19, #16]
  41c8b4:	add	w8, w8, #0x1
  41c8b8:	str	w8, [x19, #16]
  41c8bc:	ldr	x19, [sp, #16]
  41c8c0:	ldp	x29, x30, [sp], #32
  41c8c4:	ret
  41c8c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c8cc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c8d0:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c8d4:	add	x0, x0, #0xf7f
  41c8d8:	add	x1, x1, #0x44d
  41c8dc:	add	x2, x2, #0xdd0
  41c8e0:	b	41c910 <ferror@plt+0x18930>
  41c8e4:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c8e8:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c8ec:	add	x0, x0, #0xf7f
  41c8f0:	add	x1, x1, #0x44d
  41c8f4:	b	41c908 <ferror@plt+0x18928>
  41c8f8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c8fc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c900:	add	x0, x0, #0xf7f
  41c904:	add	x1, x1, #0x405
  41c908:	adrp	x2, 445000 <ferror@plt+0x41020>
  41c90c:	add	x2, x2, #0x43d
  41c910:	ldr	x19, [sp, #16]
  41c914:	ldp	x29, x30, [sp], #32
  41c918:	b	415dcc <ferror@plt+0x11dec>
  41c91c:	cbz	x0, 41c9c8 <ferror@plt+0x189e8>
  41c920:	stp	x29, x30, [sp, #-64]!
  41c924:	stp	x22, x21, [sp, #32]
  41c928:	stp	x20, x19, [sp, #48]
  41c92c:	str	x23, [sp, #16]
  41c930:	ldr	x23, [x0]
  41c934:	mov	x20, x1
  41c938:	mov	x19, x0
  41c93c:	mov	x29, sp
  41c940:	cbz	x23, 41c968 <ferror@plt+0x18988>
  41c944:	mov	x21, x3
  41c948:	mov	x22, x2
  41c94c:	ldr	x0, [x23]
  41c950:	mov	x1, x20
  41c954:	mov	x2, x21
  41c958:	blr	x22
  41c95c:	tbz	w0, #31, 41c988 <ferror@plt+0x189a8>
  41c960:	ldr	x23, [x23, #8]
  41c964:	cbnz	x23, 41c94c <ferror@plt+0x1896c>
  41c968:	ldr	x0, [x19, #8]
  41c96c:	mov	x1, x20
  41c970:	bl	40dacc <ferror@plt+0x9aec>
  41c974:	str	x0, [x19, #8]
  41c978:	ldr	x8, [x0, #8]
  41c97c:	cbz	x8, 41c9a4 <ferror@plt+0x189c4>
  41c980:	str	x8, [x19, #8]
  41c984:	b	41c9a8 <ferror@plt+0x189c8>
  41c988:	ldr	x0, [x19]
  41c98c:	mov	x1, x23
  41c990:	mov	x2, x20
  41c994:	bl	40dcb8 <ferror@plt+0x9cd8>
  41c998:	ldr	w8, [x19, #16]
  41c99c:	str	x0, [x19]
  41c9a0:	b	41c9ac <ferror@plt+0x189cc>
  41c9a4:	str	x0, [x19]
  41c9a8:	ldr	w8, [x19, #16]
  41c9ac:	add	w8, w8, #0x1
  41c9b0:	str	w8, [x19, #16]
  41c9b4:	ldp	x20, x19, [sp, #48]
  41c9b8:	ldp	x22, x21, [sp, #32]
  41c9bc:	ldr	x23, [sp, #16]
  41c9c0:	ldp	x29, x30, [sp], #64
  41c9c4:	ret
  41c9c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41c9cc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41c9d0:	adrp	x2, 444000 <ferror@plt+0x40020>
  41c9d4:	add	x0, x0, #0xf7f
  41c9d8:	add	x1, x1, #0x484
  41c9dc:	add	x2, x2, #0xdd0
  41c9e0:	b	415dcc <ferror@plt+0x11dec>
  41c9e4:	stp	x29, x30, [sp, #-32]!
  41c9e8:	stp	x20, x19, [sp, #16]
  41c9ec:	mov	w19, w0
  41c9f0:	mov	w0, #0x9c4                 	// #2500
  41c9f4:	mov	x29, sp
  41c9f8:	bl	414c04 <ferror@plt+0x10c24>
  41c9fc:	mov	w1, w19
  41ca00:	mov	x20, x0
  41ca04:	bl	41ca18 <ferror@plt+0x18a38>
  41ca08:	mov	x0, x20
  41ca0c:	ldp	x20, x19, [sp, #16]
  41ca10:	ldp	x29, x30, [sp], #32
  41ca14:	ret
  41ca18:	stp	x29, x30, [sp, #-32]!
  41ca1c:	stp	x20, x19, [sp, #16]
  41ca20:	mov	x29, sp
  41ca24:	cbz	x0, 41caf0 <ferror@plt+0x18b10>
  41ca28:	mov	w20, w1
  41ca2c:	mov	x19, x0
  41ca30:	bl	41cf4c <ferror@plt+0x18f6c>
  41ca34:	cmp	w0, #0x16
  41ca38:	b.eq	41ca94 <ferror@plt+0x18ab4>  // b.none
  41ca3c:	cmp	w0, #0x14
  41ca40:	b.ne	41cb14 <ferror@plt+0x18b34>  // b.any
  41ca44:	mov	w10, #0x2128                	// #8488
  41ca48:	mov	w8, #0xdcd                 	// #3533
  41ca4c:	cmp	w20, #0x0
  41ca50:	movk	w10, #0x6b84, lsl #16
  41ca54:	movk	w8, #0x1, lsl #16
  41ca58:	csel	w10, w10, w20, eq  // eq = none
  41ca5c:	mul	w11, w10, w8
  41ca60:	mov	w9, #0x2                   	// #2
  41ca64:	stp	w10, w11, [x19]
  41ca68:	mov	w10, #0x1                   	// #1
  41ca6c:	str	w9, [x19, #2496]
  41ca70:	ldr	w10, [x19, w10, uxtw #2]
  41ca74:	mul	w10, w10, w8
  41ca78:	str	w10, [x19, w9, uxtw #2]
  41ca7c:	ldr	w10, [x19, #2496]
  41ca80:	add	w9, w10, #0x1
  41ca84:	cmp	w9, #0x270
  41ca88:	str	w9, [x19, #2496]
  41ca8c:	b.cc	41ca70 <ferror@plt+0x18a90>  // b.lo, b.ul, b.last
  41ca90:	b	41cae4 <ferror@plt+0x18b04>
  41ca94:	mov	w8, #0x8965                	// #35173
  41ca98:	movk	w8, #0x6c07, lsl #16
  41ca9c:	eor	w10, w20, w20, lsr #30
  41caa0:	orr	w11, wzr, #0x1
  41caa4:	mov	w9, #0x2                   	// #2
  41caa8:	madd	w10, w10, w8, w11
  41caac:	cmp	w9, #0x26f
  41cab0:	stp	w20, w10, [x19]
  41cab4:	str	w9, [x19, #2496]
  41cab8:	b.hi	41cae4 <ferror@plt+0x18b04>  // b.pmore
  41cabc:	mov	w10, #0x1                   	// #1
  41cac0:	ldr	w10, [x19, w10, uxtw #2]
  41cac4:	eor	w10, w10, w10, lsr #30
  41cac8:	madd	w10, w10, w8, w9
  41cacc:	str	w10, [x19, w9, uxtw #2]
  41cad0:	ldr	w10, [x19, #2496]
  41cad4:	add	w9, w10, #0x1
  41cad8:	cmp	w9, #0x270
  41cadc:	str	w9, [x19, #2496]
  41cae0:	b.cc	41cac0 <ferror@plt+0x18ae0>  // b.lo, b.ul, b.last
  41cae4:	ldp	x20, x19, [sp, #16]
  41cae8:	ldp	x29, x30, [sp], #32
  41caec:	ret
  41caf0:	ldp	x20, x19, [sp, #16]
  41caf4:	adrp	x0, 447000 <ferror@plt+0x43020>
  41caf8:	adrp	x1, 445000 <ferror@plt+0x41020>
  41cafc:	adrp	x2, 445000 <ferror@plt+0x41020>
  41cb00:	add	x0, x0, #0xf7f
  41cb04:	add	x1, x1, #0x543
  41cb08:	add	x2, x2, #0x51a
  41cb0c:	ldp	x29, x30, [sp], #32
  41cb10:	b	415dcc <ferror@plt+0x11dec>
  41cb14:	adrp	x0, 447000 <ferror@plt+0x43020>
  41cb18:	adrp	x1, 445000 <ferror@plt+0x41020>
  41cb1c:	adrp	x3, 445000 <ferror@plt+0x41020>
  41cb20:	add	x0, x0, #0xf7f
  41cb24:	add	x1, x1, #0x56a
  41cb28:	add	x3, x3, #0x572
  41cb2c:	mov	w2, #0x156                 	// #342
  41cb30:	mov	x4, xzr
  41cb34:	bl	427628 <ferror@plt+0x23648>
  41cb38:	stp	x29, x30, [sp, #-48]!
  41cb3c:	stp	x20, x19, [sp, #32]
  41cb40:	mov	x20, x0
  41cb44:	mov	w0, #0x9c4                 	// #2500
  41cb48:	str	x21, [sp, #16]
  41cb4c:	mov	x29, sp
  41cb50:	mov	w19, w1
  41cb54:	bl	414c04 <ferror@plt+0x10c24>
  41cb58:	mov	x1, x20
  41cb5c:	mov	w2, w19
  41cb60:	mov	x21, x0
  41cb64:	bl	41cb7c <ferror@plt+0x18b9c>
  41cb68:	mov	x0, x21
  41cb6c:	ldp	x20, x19, [sp, #32]
  41cb70:	ldr	x21, [sp, #16]
  41cb74:	ldp	x29, x30, [sp], #48
  41cb78:	ret
  41cb7c:	stp	x29, x30, [sp, #-48]!
  41cb80:	str	x21, [sp, #16]
  41cb84:	stp	x20, x19, [sp, #32]
  41cb88:	mov	x29, sp
  41cb8c:	cbz	x0, 41cd40 <ferror@plt+0x18d60>
  41cb90:	mov	w20, w2
  41cb94:	cbz	w2, 41cd5c <ferror@plt+0x18d7c>
  41cb98:	mov	x21, x1
  41cb9c:	mov	x19, x0
  41cba0:	bl	41cf4c <ferror@plt+0x18f6c>
  41cba4:	cmp	w0, #0x16
  41cba8:	b.eq	41cc04 <ferror@plt+0x18c24>  // b.none
  41cbac:	cmp	w0, #0x14
  41cbb0:	b.ne	41cd84 <ferror@plt+0x18da4>  // b.any
  41cbb4:	adrp	x9, 445000 <ferror@plt+0x41020>
  41cbb8:	ldr	d0, [x9, #1240]
  41cbbc:	mov	w11, #0xbd3a                	// #48442
  41cbc0:	mov	w9, #0xdcd                 	// #3533
  41cbc4:	movk	w11, #0xc767, lsl #16
  41cbc8:	mov	w8, #0x3                   	// #3
  41cbcc:	mov	w10, #0x2                   	// #2
  41cbd0:	movk	w9, #0x1, lsl #16
  41cbd4:	str	w11, [x19, #8]
  41cbd8:	str	w8, [x19, #2496]
  41cbdc:	str	d0, [x19]
  41cbe0:	ldr	w10, [x19, w10, uxtw #2]
  41cbe4:	mul	w10, w10, w9
  41cbe8:	str	w10, [x19, w8, uxtw #2]
  41cbec:	ldr	w10, [x19, #2496]
  41cbf0:	add	w8, w10, #0x1
  41cbf4:	cmp	w8, #0x270
  41cbf8:	str	w8, [x19, #2496]
  41cbfc:	b.cc	41cbe0 <ferror@plt+0x18c00>  // b.lo, b.ul, b.last
  41cc00:	b	41cc54 <ferror@plt+0x18c74>
  41cc04:	adrp	x9, 445000 <ferror@plt+0x41020>
  41cc08:	ldr	d0, [x9, #1232]
  41cc0c:	mov	w11, #0x96b7                	// #38583
  41cc10:	mov	w9, #0x8965                	// #35173
  41cc14:	movk	w11, #0x3420, lsl #16
  41cc18:	mov	w8, #0x3                   	// #3
  41cc1c:	mov	w10, #0x2                   	// #2
  41cc20:	movk	w9, #0x6c07, lsl #16
  41cc24:	str	w11, [x19, #8]
  41cc28:	str	w8, [x19, #2496]
  41cc2c:	str	d0, [x19]
  41cc30:	ldr	w10, [x19, w10, uxtw #2]
  41cc34:	eor	w10, w10, w10, lsr #30
  41cc38:	madd	w10, w10, w9, w8
  41cc3c:	str	w10, [x19, w8, uxtw #2]
  41cc40:	ldr	w10, [x19, #2496]
  41cc44:	add	w8, w10, #0x1
  41cc48:	cmp	w8, #0x270
  41cc4c:	str	w8, [x19, #2496]
  41cc50:	b.cc	41cc30 <ferror@plt+0x18c50>  // b.lo, b.ul, b.last
  41cc54:	cmp	w20, #0x270
  41cc58:	mov	w9, #0x270                 	// #624
  41cc5c:	mov	w10, #0x660d                	// #26125
  41cc60:	mov	w11, wzr
  41cc64:	mov	w8, #0x1                   	// #1
  41cc68:	csel	w9, w20, w9, hi  // hi = pmore
  41cc6c:	movk	w10, #0x19, lsl #16
  41cc70:	b	41cc90 <ferror@plt+0x18cb0>
  41cc74:	ldr	w8, [x19, #2492]
  41cc78:	str	w8, [x19]
  41cc7c:	mov	w8, #0x1                   	// #1
  41cc80:	cmp	w11, w20
  41cc84:	csel	w11, w11, wzr, cc  // cc = lo, ul, last
  41cc88:	subs	w9, w9, #0x1
  41cc8c:	b.eq	41ccd4 <ferror@plt+0x18cf4>  // b.none
  41cc90:	add	x12, x19, w8, sxtw #2
  41cc94:	ldp	w14, w15, [x12, #-4]
  41cc98:	ldr	w13, [x21, w11, sxtw #2]
  41cc9c:	cmp	w8, #0x26f
  41cca0:	eor	w14, w14, w14, lsr #30
  41cca4:	mul	w14, w14, w10
  41cca8:	add	w13, w13, w11
  41ccac:	eor	w14, w14, w15
  41ccb0:	add	w13, w13, w14
  41ccb4:	add	w11, w11, #0x1
  41ccb8:	str	w13, [x12]
  41ccbc:	b.ge	41cc74 <ferror@plt+0x18c94>  // b.tcont
  41ccc0:	add	w8, w8, #0x1
  41ccc4:	cmp	w11, w20
  41ccc8:	csel	w11, w11, wzr, cc  // cc = lo, ul, last
  41cccc:	subs	w9, w9, #0x1
  41ccd0:	b.ne	41cc90 <ferror@plt+0x18cb0>  // b.any
  41ccd4:	mov	w10, #0x8b65                	// #35685
  41ccd8:	mov	w9, #0xfffffd91            	// #-623
  41ccdc:	movk	w10, #0x5d58, lsl #16
  41cce0:	b	41ccf8 <ferror@plt+0x18d18>
  41cce4:	ldr	w8, [x19, #2492]
  41cce8:	str	w8, [x19]
  41ccec:	mov	w8, #0x1                   	// #1
  41ccf0:	adds	w9, w9, #0x1
  41ccf4:	b.cs	41cd28 <ferror@plt+0x18d48>  // b.hs, b.nlast
  41ccf8:	add	x11, x19, w8, sxtw #2
  41ccfc:	ldp	w12, w13, [x11, #-4]
  41cd00:	cmp	w8, #0x26f
  41cd04:	eor	w12, w12, w12, lsr #30
  41cd08:	mul	w12, w12, w10
  41cd0c:	eor	w12, w12, w13
  41cd10:	sub	w12, w12, w8
  41cd14:	str	w12, [x11]
  41cd18:	b.ge	41cce4 <ferror@plt+0x18d04>  // b.tcont
  41cd1c:	add	w8, w8, #0x1
  41cd20:	adds	w9, w9, #0x1
  41cd24:	b.cc	41ccf8 <ferror@plt+0x18d18>  // b.lo, b.ul, b.last
  41cd28:	mov	w8, #0x80000000            	// #-2147483648
  41cd2c:	str	w8, [x19]
  41cd30:	ldp	x20, x19, [sp, #32]
  41cd34:	ldr	x21, [sp, #16]
  41cd38:	ldp	x29, x30, [sp], #48
  41cd3c:	ret
  41cd40:	adrp	x0, 447000 <ferror@plt+0x43020>
  41cd44:	adrp	x1, 445000 <ferror@plt+0x41020>
  41cd48:	adrp	x2, 445000 <ferror@plt+0x41020>
  41cd4c:	add	x0, x0, #0xf7f
  41cd50:	add	x1, x1, #0x582
  41cd54:	add	x2, x2, #0x51a
  41cd58:	b	41cd74 <ferror@plt+0x18d94>
  41cd5c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41cd60:	adrp	x1, 445000 <ferror@plt+0x41020>
  41cd64:	adrp	x2, 445000 <ferror@plt+0x41020>
  41cd68:	add	x0, x0, #0xf7f
  41cd6c:	add	x1, x1, #0x582
  41cd70:	add	x2, x2, #0x5be
  41cd74:	ldp	x20, x19, [sp, #32]
  41cd78:	ldr	x21, [sp, #16]
  41cd7c:	ldp	x29, x30, [sp], #48
  41cd80:	b	415dcc <ferror@plt+0x11dec>
  41cd84:	adrp	x0, 447000 <ferror@plt+0x43020>
  41cd88:	adrp	x1, 445000 <ferror@plt+0x41020>
  41cd8c:	adrp	x3, 445000 <ferror@plt+0x41020>
  41cd90:	add	x0, x0, #0xf7f
  41cd94:	add	x1, x1, #0x56a
  41cd98:	add	x3, x3, #0x572
  41cd9c:	mov	w2, #0x156                 	// #342
  41cda0:	mov	x4, xzr
  41cda4:	bl	427628 <ferror@plt+0x23648>
  41cda8:	sub	sp, sp, #0x50
  41cdac:	stp	x22, x21, [sp, #48]
  41cdb0:	adrp	x22, 491000 <ferror@plt+0x8d020>
  41cdb4:	ldrb	w8, [x22, #3360]
  41cdb8:	stp	x29, x30, [sp, #32]
  41cdbc:	stp	x20, x19, [sp, #64]
  41cdc0:	add	x29, sp, #0x20
  41cdc4:	tbnz	w8, #0, 41ce00 <ferror@plt+0x18e20>
  41cdc8:	adrp	x20, 445000 <ferror@plt+0x41020>
  41cdcc:	adrp	x21, 445000 <ferror@plt+0x41020>
  41cdd0:	add	x20, x20, #0x4f0
  41cdd4:	add	x21, x21, #0x4fd
  41cdd8:	mov	x0, x20
  41cddc:	mov	x1, x21
  41cde0:	bl	4037d0 <fopen@plt>
  41cde4:	cbnz	x0, 41ce54 <ferror@plt+0x18e74>
  41cde8:	bl	403ee0 <__errno_location@plt>
  41cdec:	ldr	w8, [x0]
  41cdf0:	cmp	w8, #0x4
  41cdf4:	b.eq	41cdd8 <ferror@plt+0x18df8>  // b.none
  41cdf8:	mov	w8, #0x1                   	// #1
  41cdfc:	strb	w8, [x22, #3360]
  41ce00:	mov	x0, sp
  41ce04:	bl	4115c0 <ferror@plt+0xd5e0>
  41ce08:	ldr	q0, [sp]
  41ce0c:	xtn	v0.2s, v0.2d
  41ce10:	str	d0, [sp, #16]
  41ce14:	bl	4037b0 <getpid@plt>
  41ce18:	str	w0, [sp, #24]
  41ce1c:	bl	403850 <getppid@plt>
  41ce20:	str	w0, [sp, #28]
  41ce24:	mov	w0, #0x9c4                 	// #2500
  41ce28:	bl	414c04 <ferror@plt+0x10c24>
  41ce2c:	add	x1, sp, #0x10
  41ce30:	mov	w2, #0x4                   	// #4
  41ce34:	mov	x19, x0
  41ce38:	bl	41cb7c <ferror@plt+0x18b9c>
  41ce3c:	mov	x0, x19
  41ce40:	ldp	x20, x19, [sp, #64]
  41ce44:	ldp	x22, x21, [sp, #48]
  41ce48:	ldp	x29, x30, [sp, #32]
  41ce4c:	add	sp, sp, #0x50
  41ce50:	ret
  41ce54:	mov	w2, #0x2                   	// #2
  41ce58:	mov	x1, xzr
  41ce5c:	mov	x3, xzr
  41ce60:	mov	x19, x0
  41ce64:	bl	4036c0 <setvbuf@plt>
  41ce68:	bl	403ee0 <__errno_location@plt>
  41ce6c:	mov	x20, x0
  41ce70:	add	x0, sp, #0x10
  41ce74:	mov	w1, #0x10                  	// #16
  41ce78:	mov	w2, #0x1                   	// #1
  41ce7c:	mov	x3, x19
  41ce80:	str	wzr, [x20]
  41ce84:	bl	403b00 <fread_unlocked@plt>
  41ce88:	ldr	w8, [x20]
  41ce8c:	cmp	w8, #0x4
  41ce90:	b.eq	41ce70 <ferror@plt+0x18e90>  // b.none
  41ce94:	cmp	w0, #0x1
  41ce98:	b.eq	41cea4 <ferror@plt+0x18ec4>  // b.none
  41ce9c:	mov	w8, #0x1                   	// #1
  41cea0:	strb	w8, [x22, #3360]
  41cea4:	mov	x0, x19
  41cea8:	bl	403790 <fclose@plt>
  41ceac:	ldrb	w8, [x22, #3360]
  41ceb0:	cmp	w8, #0x1
  41ceb4:	b.eq	41ce00 <ferror@plt+0x18e20>  // b.none
  41ceb8:	b	41ce24 <ferror@plt+0x18e44>
  41cebc:	cbz	x0, 41cec4 <ferror@plt+0x18ee4>
  41cec0:	b	414cbc <ferror@plt+0x10cdc>
  41cec4:	adrp	x0, 447000 <ferror@plt+0x43020>
  41cec8:	adrp	x1, 445000 <ferror@plt+0x41020>
  41cecc:	adrp	x2, 445000 <ferror@plt+0x41020>
  41ced0:	add	x0, x0, #0xf7f
  41ced4:	add	x1, x1, #0x500
  41ced8:	add	x2, x2, #0x51a
  41cedc:	b	415dcc <ferror@plt+0x11dec>
  41cee0:	stp	x29, x30, [sp, #-32]!
  41cee4:	stp	x20, x19, [sp, #16]
  41cee8:	mov	x29, sp
  41ceec:	cbz	x0, 41cf1c <ferror@plt+0x18f3c>
  41cef0:	mov	x19, x0
  41cef4:	mov	w0, #0x9c4                 	// #2500
  41cef8:	bl	414c04 <ferror@plt+0x10c24>
  41cefc:	mov	w2, #0x9c4                 	// #2500
  41cf00:	mov	x1, x19
  41cf04:	mov	x20, x0
  41cf08:	bl	4034a0 <memcpy@plt>
  41cf0c:	mov	x0, x20
  41cf10:	ldp	x20, x19, [sp, #16]
  41cf14:	ldp	x29, x30, [sp], #32
  41cf18:	ret
  41cf1c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41cf20:	adrp	x1, 445000 <ferror@plt+0x41020>
  41cf24:	adrp	x2, 445000 <ferror@plt+0x41020>
  41cf28:	add	x0, x0, #0xf7f
  41cf2c:	add	x1, x1, #0x527
  41cf30:	add	x2, x2, #0x51a
  41cf34:	bl	415dcc <ferror@plt+0x11dec>
  41cf38:	mov	x20, xzr
  41cf3c:	mov	x0, x20
  41cf40:	ldp	x20, x19, [sp, #16]
  41cf44:	ldp	x29, x30, [sp], #32
  41cf48:	ret
  41cf4c:	stp	x29, x30, [sp, #-32]!
  41cf50:	str	x19, [sp, #16]
  41cf54:	dmb	ish
  41cf58:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41cf5c:	ldr	x8, [x8, #3392]
  41cf60:	mov	x29, sp
  41cf64:	cbnz	x8, 41cfdc <ferror@plt+0x18ffc>
  41cf68:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41cf6c:	add	x0, x0, #0xd40
  41cf70:	bl	429208 <ferror@plt+0x25228>
  41cf74:	cbz	w0, 41cfdc <ferror@plt+0x18ffc>
  41cf78:	adrp	x0, 445000 <ferror@plt+0x41020>
  41cf7c:	add	x0, x0, #0x639
  41cf80:	bl	4093d4 <ferror@plt+0x53f4>
  41cf84:	cbz	x0, 41cfc4 <ferror@plt+0x18fe4>
  41cf88:	ldrb	w8, [x0]
  41cf8c:	mov	x19, x0
  41cf90:	cbz	w8, 41cfc4 <ferror@plt+0x18fe4>
  41cf94:	adrp	x1, 445000 <ferror@plt+0x41020>
  41cf98:	add	x1, x1, #0x64a
  41cf9c:	mov	x0, x19
  41cfa0:	bl	403b30 <strcmp@plt>
  41cfa4:	cbz	w0, 41cfc4 <ferror@plt+0x18fe4>
  41cfa8:	adrp	x1, 445000 <ferror@plt+0x41020>
  41cfac:	add	x1, x1, #0x64e
  41cfb0:	mov	x0, x19
  41cfb4:	bl	403b30 <strcmp@plt>
  41cfb8:	cbz	w0, 41cff0 <ferror@plt+0x19010>
  41cfbc:	mov	x1, x19
  41cfc0:	bl	41d728 <ferror@plt+0x19748>
  41cfc4:	mov	w8, #0x16                  	// #22
  41cfc8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41cfcc:	add	x0, x0, #0xd28
  41cfd0:	str	w8, [x0], #24
  41cfd4:	mov	w1, #0x1                   	// #1
  41cfd8:	bl	4292a4 <ferror@plt+0x252c4>
  41cfdc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41cfe0:	ldr	w0, [x8, #3368]
  41cfe4:	ldr	x19, [sp, #16]
  41cfe8:	ldp	x29, x30, [sp], #32
  41cfec:	ret
  41cff0:	mov	w8, #0x14                  	// #20
  41cff4:	b	41cfc8 <ferror@plt+0x18fe8>
  41cff8:	stp	x29, x30, [sp, #-16]!
  41cffc:	mov	x29, sp
  41d000:	cbz	x0, 41d104 <ferror@plt+0x19124>
  41d004:	ldr	w9, [x0, #2496]
  41d008:	cmp	w9, #0x270
  41d00c:	b.cc	41d0cc <ferror@plt+0x190ec>  // b.lo, b.ul, b.last
  41d010:	ldr	w10, [x0]
  41d014:	adrp	x8, 445000 <ferror@plt+0x41020>
  41d018:	mov	x9, xzr
  41d01c:	add	x8, x8, #0x4e8
  41d020:	add	x11, x0, x9
  41d024:	and	w12, w10, #0x80000000
  41d028:	ldr	w10, [x11, #4]
  41d02c:	ldr	w13, [x11, #1588]
  41d030:	add	x9, x9, #0x4
  41d034:	cmp	x9, #0x38c
  41d038:	and	x14, x10, #0x1
  41d03c:	ldr	w14, [x8, x14, lsl #2]
  41d040:	and	w15, w10, #0x7ffffffe
  41d044:	orr	w12, w15, w12
  41d048:	eor	w13, w14, w13
  41d04c:	eor	w12, w13, w12, lsr #1
  41d050:	str	w12, [x11]
  41d054:	b.ne	41d020 <ferror@plt+0x19040>  // b.any
  41d058:	ldr	w9, [x0, #908]
  41d05c:	mov	x10, xzr
  41d060:	add	x11, x0, x10
  41d064:	and	w12, w9, #0x80000000
  41d068:	ldr	w9, [x11, #912]
  41d06c:	ldr	w13, [x11]
  41d070:	add	x10, x10, #0x4
  41d074:	cmp	x10, #0x630
  41d078:	and	x14, x9, #0x1
  41d07c:	ldr	w14, [x8, x14, lsl #2]
  41d080:	and	w15, w9, #0x7ffffffe
  41d084:	orr	w12, w15, w12
  41d088:	eor	w13, w14, w13
  41d08c:	eor	w12, w13, w12, lsr #1
  41d090:	str	w12, [x11, #908]
  41d094:	b.ne	41d060 <ferror@plt+0x19080>  // b.any
  41d098:	ldr	w10, [x0]
  41d09c:	ldr	w11, [x0, #2492]
  41d0a0:	ldr	w12, [x0, #1584]
  41d0a4:	mov	w9, wzr
  41d0a8:	and	x13, x10, #0x1
  41d0ac:	ldr	w8, [x8, x13, lsl #2]
  41d0b0:	and	w11, w11, #0x80000000
  41d0b4:	and	w10, w10, #0x7ffffffe
  41d0b8:	orr	w10, w10, w11
  41d0bc:	eor	w8, w8, w12
  41d0c0:	eor	w8, w8, w10, lsr #1
  41d0c4:	str	w8, [x0, #2492]
  41d0c8:	str	wzr, [x0, #2496]
  41d0cc:	add	w8, w9, #0x1
  41d0d0:	str	w8, [x0, #2496]
  41d0d4:	ldr	w8, [x0, w9, uxtw #2]
  41d0d8:	mov	w9, #0x5680                	// #22144
  41d0dc:	movk	w9, #0x9d2c, lsl #16
  41d0e0:	eor	w8, w8, w8, lsr #11
  41d0e4:	and	w9, w9, w8, lsl #7
  41d0e8:	eor	w8, w9, w8
  41d0ec:	mov	w9, #0xefc60000            	// #-272236544
  41d0f0:	and	w9, w9, w8, lsl #15
  41d0f4:	eor	w8, w9, w8
  41d0f8:	eor	w0, w8, w8, lsr #18
  41d0fc:	ldp	x29, x30, [sp], #16
  41d100:	ret
  41d104:	adrp	x0, 447000 <ferror@plt+0x43020>
  41d108:	adrp	x1, 445000 <ferror@plt+0x41020>
  41d10c:	adrp	x2, 445000 <ferror@plt+0x41020>
  41d110:	add	x0, x0, #0xf7f
  41d114:	add	x1, x1, #0x5cf
  41d118:	add	x2, x2, #0x51a
  41d11c:	bl	415dcc <ferror@plt+0x11dec>
  41d120:	mov	w0, wzr
  41d124:	ldp	x29, x30, [sp], #16
  41d128:	ret
  41d12c:	str	d10, [sp, #-80]!
  41d130:	stp	x22, x21, [sp, #48]
  41d134:	stp	x20, x19, [sp, #64]
  41d138:	mov	w19, w1
  41d13c:	subs	w21, w2, w1
  41d140:	stp	d9, d8, [sp, #16]
  41d144:	stp	x29, x30, [sp, #32]
  41d148:	mov	x29, sp
  41d14c:	cbz	x0, 41d270 <ferror@plt+0x19290>
  41d150:	b.le	41d290 <ferror@plt+0x192b0>
  41d154:	mov	x20, x0
  41d158:	bl	41cf4c <ferror@plt+0x18f6c>
  41d15c:	cmp	w0, #0x16
  41d160:	b.eq	41d19c <ferror@plt+0x191bc>  // b.none
  41d164:	cmp	w0, #0x14
  41d168:	b.ne	41d2b0 <ferror@plt+0x192d0>  // b.any
  41d16c:	cmp	w21, #0x10, lsl #12
  41d170:	b.hi	41d1cc <ferror@plt+0x191ec>  // b.pmore
  41d174:	mov	x0, x20
  41d178:	bl	41cff8 <ferror@plt+0x19018>
  41d17c:	mov	x8, #0x100000              	// #1048576
  41d180:	movk	x8, #0x3df0, lsl #48
  41d184:	ucvtf	d0, w0
  41d188:	fmov	d1, x8
  41d18c:	fmul	d0, d0, d1
  41d190:	ucvtf	d1, w21
  41d194:	fmul	d0, d0, d1
  41d198:	b	41d224 <ferror@plt+0x19244>
  41d19c:	cbz	w21, 41d22c <ferror@plt+0x1924c>
  41d1a0:	mov	w8, #0x80000000            	// #-2147483648
  41d1a4:	cmp	w21, w8
  41d1a8:	b.hi	41d234 <ferror@plt+0x19254>  // b.pmore
  41d1ac:	udiv	w9, w8, w21
  41d1b0:	msub	w8, w9, w21, w8
  41d1b4:	lsl	w8, w8, #1
  41d1b8:	cmp	w8, w21
  41d1bc:	csel	w9, wzr, w21, cc  // cc = lo, ul, last
  41d1c0:	mvn	w8, w8
  41d1c4:	add	w22, w9, w8
  41d1c8:	b	41d238 <ferror@plt+0x19258>
  41d1cc:	mov	x22, #0x3df0000000000000    	// #4463067230724161536
  41d1d0:	fmov	d8, #1.000000000000000000e+00
  41d1d4:	mov	x0, x20
  41d1d8:	bl	41cff8 <ferror@plt+0x19018>
  41d1dc:	ucvtf	d0, w0
  41d1e0:	fmov	d9, x22
  41d1e4:	mov	x0, x20
  41d1e8:	fmul	d10, d0, d9
  41d1ec:	bl	41cff8 <ferror@plt+0x19018>
  41d1f0:	ucvtf	d0, w0
  41d1f4:	fadd	d0, d10, d0
  41d1f8:	fmul	d0, d0, d9
  41d1fc:	fcmp	d0, d8
  41d200:	b.ge	41d1d4 <ferror@plt+0x191f4>  // b.tcont
  41d204:	ucvtf	d1, w21
  41d208:	fmov	d2, #-1.000000000000000000e+00
  41d20c:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  41d210:	fmul	d1, d0, d1
  41d214:	fadd	d0, d0, d2
  41d218:	fmov	d2, x8
  41d21c:	fmul	d0, d0, d2
  41d220:	fadd	d0, d1, d0
  41d224:	fcvtzs	w8, d0
  41d228:	b	41d250 <ferror@plt+0x19270>
  41d22c:	mov	w8, wzr
  41d230:	b	41d250 <ferror@plt+0x19270>
  41d234:	sub	w22, w21, #0x1
  41d238:	mov	x0, x20
  41d23c:	bl	41cff8 <ferror@plt+0x19018>
  41d240:	cmp	w0, w22
  41d244:	b.hi	41d238 <ferror@plt+0x19258>  // b.pmore
  41d248:	udiv	w8, w0, w21
  41d24c:	msub	w8, w8, w21, w0
  41d250:	add	w19, w8, w19
  41d254:	mov	w0, w19
  41d258:	ldp	x20, x19, [sp, #64]
  41d25c:	ldp	x22, x21, [sp, #48]
  41d260:	ldp	x29, x30, [sp, #32]
  41d264:	ldp	d9, d8, [sp, #16]
  41d268:	ldr	d10, [sp], #80
  41d26c:	ret
  41d270:	adrp	x0, 447000 <ferror@plt+0x43020>
  41d274:	adrp	x1, 445000 <ferror@plt+0x41020>
  41d278:	adrp	x2, 445000 <ferror@plt+0x41020>
  41d27c:	add	x0, x0, #0xf7f
  41d280:	add	x1, x1, #0x5eb
  41d284:	add	x2, x2, #0x51a
  41d288:	bl	415dcc <ferror@plt+0x11dec>
  41d28c:	b	41d254 <ferror@plt+0x19274>
  41d290:	adrp	x0, 447000 <ferror@plt+0x43020>
  41d294:	adrp	x1, 445000 <ferror@plt+0x41020>
  41d298:	adrp	x2, 445000 <ferror@plt+0x41020>
  41d29c:	add	x0, x0, #0xf7f
  41d2a0:	add	x1, x1, #0x5eb
  41d2a4:	add	x2, x2, #0x61c
  41d2a8:	bl	415dcc <ferror@plt+0x11dec>
  41d2ac:	b	41d254 <ferror@plt+0x19274>
  41d2b0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41d2b4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41d2b8:	adrp	x3, 445000 <ferror@plt+0x41020>
  41d2bc:	add	x0, x0, #0xf7f
  41d2c0:	add	x1, x1, #0x56a
  41d2c4:	add	x3, x3, #0x628
  41d2c8:	mov	w2, #0x217                 	// #535
  41d2cc:	mov	x4, xzr
  41d2d0:	bl	427628 <ferror@plt+0x23648>
  41d2d4:	str	d12, [sp, #-80]!
  41d2d8:	stp	d11, d10, [sp, #16]
  41d2dc:	stp	d9, d8, [sp, #32]
  41d2e0:	stp	x20, x19, [sp, #64]
  41d2e4:	mov	v9.16b, v1.16b
  41d2e8:	mov	v8.16b, v0.16b
  41d2ec:	mov	x19, x0
  41d2f0:	mov	x20, #0x3df0000000000000    	// #4463067230724161536
  41d2f4:	fmov	d10, #1.000000000000000000e+00
  41d2f8:	stp	x29, x30, [sp, #48]
  41d2fc:	mov	x29, sp
  41d300:	mov	x0, x19
  41d304:	bl	41cff8 <ferror@plt+0x19018>
  41d308:	ucvtf	d0, w0
  41d30c:	fmov	d11, x20
  41d310:	mov	x0, x19
  41d314:	fmul	d12, d0, d11
  41d318:	bl	41cff8 <ferror@plt+0x19018>
  41d31c:	ucvtf	d0, w0
  41d320:	fadd	d0, d12, d0
  41d324:	fmul	d0, d0, d11
  41d328:	fcmp	d0, d10
  41d32c:	b.ge	41d300 <ferror@plt+0x19320>  // b.tcont
  41d330:	fmov	d2, #-1.000000000000000000e+00
  41d334:	fmul	d1, d0, d9
  41d338:	fadd	d0, d0, d2
  41d33c:	fmul	d0, d0, d8
  41d340:	ldp	x20, x19, [sp, #64]
  41d344:	ldp	x29, x30, [sp, #48]
  41d348:	ldp	d9, d8, [sp, #32]
  41d34c:	ldp	d11, d10, [sp, #16]
  41d350:	fsub	d0, d1, d0
  41d354:	ldr	d12, [sp], #80
  41d358:	ret
  41d35c:	str	d10, [sp, #-64]!
  41d360:	stp	d9, d8, [sp, #16]
  41d364:	stp	x20, x19, [sp, #48]
  41d368:	mov	x19, x0
  41d36c:	mov	x20, #0x3df0000000000000    	// #4463067230724161536
  41d370:	fmov	d8, #1.000000000000000000e+00
  41d374:	stp	x29, x30, [sp, #32]
  41d378:	mov	x29, sp
  41d37c:	mov	x0, x19
  41d380:	bl	41cff8 <ferror@plt+0x19018>
  41d384:	ucvtf	d0, w0
  41d388:	fmov	d9, x20
  41d38c:	mov	x0, x19
  41d390:	fmul	d10, d0, d9
  41d394:	bl	41cff8 <ferror@plt+0x19018>
  41d398:	ucvtf	d0, w0
  41d39c:	fadd	d0, d10, d0
  41d3a0:	fmul	d0, d0, d9
  41d3a4:	fcmp	d0, d8
  41d3a8:	b.ge	41d37c <ferror@plt+0x1939c>  // b.tcont
  41d3ac:	ldp	x20, x19, [sp, #48]
  41d3b0:	ldp	x29, x30, [sp, #32]
  41d3b4:	ldp	d9, d8, [sp, #16]
  41d3b8:	ldr	d10, [sp], #64
  41d3bc:	ret
  41d3c0:	stp	x29, x30, [sp, #-32]!
  41d3c4:	str	x19, [sp, #16]
  41d3c8:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41d3cc:	add	x19, x19, #0xd30
  41d3d0:	mov	x0, x19
  41d3d4:	mov	x29, sp
  41d3d8:	bl	432588 <ferror@plt+0x2e5a8>
  41d3dc:	ldr	x0, [x19, #8]
  41d3e0:	cbnz	x0, 41d3f0 <ferror@plt+0x19410>
  41d3e4:	bl	41cda8 <ferror@plt+0x18dc8>
  41d3e8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41d3ec:	str	x0, [x8, #3384]
  41d3f0:	bl	41cff8 <ferror@plt+0x19018>
  41d3f4:	mov	w19, w0
  41d3f8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41d3fc:	add	x0, x0, #0xd30
  41d400:	bl	432634 <ferror@plt+0x2e654>
  41d404:	mov	w0, w19
  41d408:	ldr	x19, [sp, #16]
  41d40c:	ldp	x29, x30, [sp], #32
  41d410:	ret
  41d414:	stp	x29, x30, [sp, #-48]!
  41d418:	str	x21, [sp, #16]
  41d41c:	adrp	x21, 491000 <ferror@plt+0x8d020>
  41d420:	add	x21, x21, #0xd30
  41d424:	stp	x20, x19, [sp, #32]
  41d428:	mov	w20, w0
  41d42c:	mov	x0, x21
  41d430:	mov	x29, sp
  41d434:	mov	w19, w1
  41d438:	bl	432588 <ferror@plt+0x2e5a8>
  41d43c:	ldr	x0, [x21, #8]
  41d440:	cbnz	x0, 41d450 <ferror@plt+0x19470>
  41d444:	bl	41cda8 <ferror@plt+0x18dc8>
  41d448:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41d44c:	str	x0, [x8, #3384]
  41d450:	mov	w1, w20
  41d454:	mov	w2, w19
  41d458:	bl	41d12c <ferror@plt+0x1914c>
  41d45c:	mov	w19, w0
  41d460:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41d464:	add	x0, x0, #0xd30
  41d468:	bl	432634 <ferror@plt+0x2e654>
  41d46c:	mov	w0, w19
  41d470:	ldp	x20, x19, [sp, #32]
  41d474:	ldr	x21, [sp, #16]
  41d478:	ldp	x29, x30, [sp], #48
  41d47c:	ret
  41d480:	str	d10, [sp, #-64]!
  41d484:	stp	x20, x19, [sp, #48]
  41d488:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41d48c:	add	x19, x19, #0xd30
  41d490:	mov	x0, x19
  41d494:	stp	d9, d8, [sp, #16]
  41d498:	stp	x29, x30, [sp, #32]
  41d49c:	mov	x29, sp
  41d4a0:	bl	432588 <ferror@plt+0x2e5a8>
  41d4a4:	ldr	x19, [x19, #8]
  41d4a8:	cbnz	x19, 41d4bc <ferror@plt+0x194dc>
  41d4ac:	bl	41cda8 <ferror@plt+0x18dc8>
  41d4b0:	mov	x19, x0
  41d4b4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41d4b8:	str	x0, [x8, #3384]
  41d4bc:	mov	x20, #0x3df0000000000000    	// #4463067230724161536
  41d4c0:	fmov	d9, #1.000000000000000000e+00
  41d4c4:	mov	x0, x19
  41d4c8:	bl	41cff8 <ferror@plt+0x19018>
  41d4cc:	ucvtf	d0, w0
  41d4d0:	fmov	d8, x20
  41d4d4:	mov	x0, x19
  41d4d8:	fmul	d10, d0, d8
  41d4dc:	bl	41cff8 <ferror@plt+0x19018>
  41d4e0:	ucvtf	d0, w0
  41d4e4:	fadd	d0, d10, d0
  41d4e8:	fmul	d8, d0, d8
  41d4ec:	fcmp	d8, d9
  41d4f0:	b.ge	41d4c4 <ferror@plt+0x194e4>  // b.tcont
  41d4f4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41d4f8:	add	x0, x0, #0xd30
  41d4fc:	bl	432634 <ferror@plt+0x2e654>
  41d500:	mov	v0.16b, v8.16b
  41d504:	ldp	x20, x19, [sp, #48]
  41d508:	ldp	x29, x30, [sp, #32]
  41d50c:	ldp	d9, d8, [sp, #16]
  41d510:	ldr	d10, [sp], #64
  41d514:	ret
  41d518:	str	d12, [sp, #-80]!
  41d51c:	stp	x20, x19, [sp, #64]
  41d520:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41d524:	add	x19, x19, #0xd30
  41d528:	mov	x0, x19
  41d52c:	stp	d11, d10, [sp, #16]
  41d530:	stp	d9, d8, [sp, #32]
  41d534:	stp	x29, x30, [sp, #48]
  41d538:	mov	x29, sp
  41d53c:	mov	v9.16b, v1.16b
  41d540:	mov	v8.16b, v0.16b
  41d544:	bl	432588 <ferror@plt+0x2e5a8>
  41d548:	ldr	x19, [x19, #8]
  41d54c:	cbnz	x19, 41d560 <ferror@plt+0x19580>
  41d550:	bl	41cda8 <ferror@plt+0x18dc8>
  41d554:	mov	x19, x0
  41d558:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41d55c:	str	x0, [x8, #3384]
  41d560:	mov	x20, #0x3df0000000000000    	// #4463067230724161536
  41d564:	fmov	d10, #1.000000000000000000e+00
  41d568:	mov	x0, x19
  41d56c:	bl	41cff8 <ferror@plt+0x19018>
  41d570:	ucvtf	d0, w0
  41d574:	fmov	d11, x20
  41d578:	mov	x0, x19
  41d57c:	fmul	d12, d0, d11
  41d580:	bl	41cff8 <ferror@plt+0x19018>
  41d584:	ucvtf	d0, w0
  41d588:	fadd	d0, d12, d0
  41d58c:	fmul	d0, d0, d11
  41d590:	fcmp	d0, d10
  41d594:	b.ge	41d568 <ferror@plt+0x19588>  // b.tcont
  41d598:	fmov	d2, #-1.000000000000000000e+00
  41d59c:	fmul	d1, d0, d9
  41d5a0:	fadd	d0, d0, d2
  41d5a4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41d5a8:	fmul	d0, d0, d8
  41d5ac:	add	x0, x0, #0xd30
  41d5b0:	fsub	d8, d1, d0
  41d5b4:	bl	432634 <ferror@plt+0x2e654>
  41d5b8:	mov	v0.16b, v8.16b
  41d5bc:	ldp	x20, x19, [sp, #64]
  41d5c0:	ldp	x29, x30, [sp, #48]
  41d5c4:	ldp	d9, d8, [sp, #32]
  41d5c8:	ldp	d11, d10, [sp, #16]
  41d5cc:	ldr	d12, [sp], #80
  41d5d0:	ret
  41d5d4:	stp	x29, x30, [sp, #-32]!
  41d5d8:	stp	x20, x19, [sp, #16]
  41d5dc:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41d5e0:	add	x20, x20, #0xd30
  41d5e4:	mov	w19, w0
  41d5e8:	mov	x0, x20
  41d5ec:	mov	x29, sp
  41d5f0:	bl	432588 <ferror@plt+0x2e5a8>
  41d5f4:	ldr	x20, [x20, #8]
  41d5f8:	cbz	x20, 41d670 <ferror@plt+0x19690>
  41d5fc:	bl	41cf4c <ferror@plt+0x18f6c>
  41d600:	cmp	w0, #0x16
  41d604:	b.eq	41d690 <ferror@plt+0x196b0>  // b.none
  41d608:	cmp	w0, #0x14
  41d60c:	b.ne	41d704 <ferror@plt+0x19724>  // b.any
  41d610:	adrp	x11, 445000 <ferror@plt+0x41020>
  41d614:	mov	w10, #0x2128                	// #8488
  41d618:	ldr	d0, [x11, #1248]
  41d61c:	cmp	w19, #0x0
  41d620:	movk	w10, #0x6b84, lsl #16
  41d624:	csel	w10, w10, w19, eq  // eq = none
  41d628:	str	w10, [x20]
  41d62c:	dup	v1.2s, w10
  41d630:	mov	w10, #0xdcd                 	// #3533
  41d634:	mov	w8, #0x3                   	// #3
  41d638:	mov	w9, #0x2                   	// #2
  41d63c:	mul	v0.2s, v1.2s, v0.2s
  41d640:	movk	w10, #0x1, lsl #16
  41d644:	str	w8, [x20, #2496]
  41d648:	stur	d0, [x20, #4]
  41d64c:	ldr	w9, [x20, w9, uxtw #2]
  41d650:	mul	w9, w9, w10
  41d654:	str	w9, [x20, w8, uxtw #2]
  41d658:	ldr	w9, [x20, #2496]
  41d65c:	add	w8, w9, #0x1
  41d660:	cmp	w8, #0x270
  41d664:	str	w8, [x20, #2496]
  41d668:	b.cc	41d64c <ferror@plt+0x1966c>  // b.lo, b.ul, b.last
  41d66c:	b	41d6f0 <ferror@plt+0x19710>
  41d670:	mov	w0, #0x9c4                 	// #2500
  41d674:	bl	414c04 <ferror@plt+0x10c24>
  41d678:	mov	w1, w19
  41d67c:	mov	x20, x0
  41d680:	bl	41ca18 <ferror@plt+0x18a38>
  41d684:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41d688:	str	x20, [x8, #3384]
  41d68c:	b	41d6f0 <ferror@plt+0x19710>
  41d690:	mov	w8, #0x8965                	// #35173
  41d694:	movk	w8, #0x6c07, lsl #16
  41d698:	eor	w10, w19, w19, lsr #30
  41d69c:	orr	w11, wzr, #0x1
  41d6a0:	madd	w10, w10, w8, w11
  41d6a4:	orr	w12, wzr, #0x2
  41d6a8:	mov	w9, #0x3                   	// #3
  41d6ac:	stp	w19, w10, [x20]
  41d6b0:	eor	w10, w10, w10, lsr #30
  41d6b4:	cmp	w9, #0x26f
  41d6b8:	madd	w10, w10, w8, w12
  41d6bc:	str	w10, [x20, #8]
  41d6c0:	str	w9, [x20, #2496]
  41d6c4:	b.hi	41d6f0 <ferror@plt+0x19710>  // b.pmore
  41d6c8:	mov	w10, #0x2                   	// #2
  41d6cc:	ldr	w10, [x20, w10, uxtw #2]
  41d6d0:	eor	w10, w10, w10, lsr #30
  41d6d4:	madd	w10, w10, w8, w9
  41d6d8:	str	w10, [x20, w9, uxtw #2]
  41d6dc:	ldr	w10, [x20, #2496]
  41d6e0:	add	w9, w10, #0x1
  41d6e4:	cmp	w9, #0x270
  41d6e8:	str	w9, [x20, #2496]
  41d6ec:	b.cc	41d6cc <ferror@plt+0x196ec>  // b.lo, b.ul, b.last
  41d6f0:	ldp	x20, x19, [sp, #16]
  41d6f4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41d6f8:	add	x0, x0, #0xd30
  41d6fc:	ldp	x29, x30, [sp], #32
  41d700:	b	432634 <ferror@plt+0x2e654>
  41d704:	adrp	x0, 447000 <ferror@plt+0x43020>
  41d708:	adrp	x1, 445000 <ferror@plt+0x41020>
  41d70c:	adrp	x3, 445000 <ferror@plt+0x41020>
  41d710:	add	x0, x0, #0xf7f
  41d714:	add	x1, x1, #0x56a
  41d718:	add	x3, x3, #0x572
  41d71c:	mov	w2, #0x156                 	// #342
  41d720:	mov	x4, xzr
  41d724:	bl	427628 <ferror@plt+0x23648>
  41d728:	sub	sp, sp, #0x120
  41d72c:	stp	x29, x30, [sp, #256]
  41d730:	add	x29, sp, #0x100
  41d734:	mov	x8, #0xffffffffffffffc8    	// #-56
  41d738:	mov	x9, sp
  41d73c:	sub	x10, x29, #0x78
  41d740:	movk	x8, #0xff80, lsl #32
  41d744:	add	x11, x29, #0x20
  41d748:	add	x9, x9, #0x80
  41d74c:	add	x10, x10, #0x38
  41d750:	stp	x9, x8, [x29, #-16]
  41d754:	stp	x11, x10, [x29, #-32]
  41d758:	stp	x1, x2, [x29, #-120]
  41d75c:	stp	x3, x4, [x29, #-104]
  41d760:	stp	x5, x6, [x29, #-88]
  41d764:	stur	x7, [x29, #-72]
  41d768:	stp	q0, q1, [sp]
  41d76c:	ldp	q0, q1, [x29, #-32]
  41d770:	adrp	x0, 447000 <ferror@plt+0x43020>
  41d774:	adrp	x2, 445000 <ferror@plt+0x41020>
  41d778:	add	x0, x0, #0xf7f
  41d77c:	add	x2, x2, #0x652
  41d780:	sub	x3, x29, #0x40
  41d784:	mov	w1, #0x10                  	// #16
  41d788:	str	x28, [sp, #272]
  41d78c:	stp	q2, q3, [sp, #32]
  41d790:	stp	q4, q5, [sp, #64]
  41d794:	stp	q6, q7, [sp, #96]
  41d798:	stp	q0, q1, [x29, #-64]
  41d79c:	bl	4160a0 <ferror@plt+0x120c0>
  41d7a0:	ldr	x28, [sp, #272]
  41d7a4:	ldp	x29, x30, [sp, #256]
  41d7a8:	add	sp, sp, #0x120
  41d7ac:	ret
  41d7b0:	stp	x29, x30, [sp, #-32]!
  41d7b4:	str	x19, [sp, #16]
  41d7b8:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41d7bc:	ldr	w0, [x19, #3400]
  41d7c0:	mov	x29, sp
  41d7c4:	cbz	w0, 41d7d4 <ferror@plt+0x197f4>
  41d7c8:	ldr	x19, [sp, #16]
  41d7cc:	ldp	x29, x30, [sp], #32
  41d7d0:	ret
  41d7d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  41d7d8:	add	x0, x0, #0x6a3
  41d7dc:	bl	41b3b0 <ferror@plt+0x173d0>
  41d7e0:	str	w0, [x19, #3400]
  41d7e4:	ldr	x19, [sp, #16]
  41d7e8:	ldp	x29, x30, [sp], #32
  41d7ec:	ret
  41d7f0:	stp	x29, x30, [sp, #-48]!
  41d7f4:	str	x21, [sp, #16]
  41d7f8:	stp	x20, x19, [sp, #32]
  41d7fc:	mov	x29, sp
  41d800:	cbz	x0, 41d8d8 <ferror@plt+0x198f8>
  41d804:	mov	x20, x0
  41d808:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  41d80c:	add	x0, x0, #0x39
  41d810:	bl	4230f0 <ferror@plt+0x1f110>
  41d814:	adrp	x21, 445000 <ferror@plt+0x41020>
  41d818:	mov	x19, x0
  41d81c:	add	x21, x21, #0x6f3
  41d820:	b	41d834 <ferror@plt+0x19854>
  41d824:	mov	x0, x19
  41d828:	mov	x1, x21
  41d82c:	bl	423584 <ferror@plt+0x1f5a4>
  41d830:	add	x20, x20, #0x1
  41d834:	ldrb	w2, [x20]
  41d838:	cmp	w2, #0x27
  41d83c:	b.eq	41d824 <ferror@plt+0x19844>  // b.none
  41d840:	cbz	w2, 41d884 <ferror@plt+0x198a4>
  41d844:	ldp	x8, x10, [x19, #8]
  41d848:	add	x9, x8, #0x1
  41d84c:	cmp	x9, x10
  41d850:	b.cs	41d870 <ferror@plt+0x19890>  // b.hs, b.nlast
  41d854:	ldr	x10, [x19]
  41d858:	str	x9, [x19, #8]
  41d85c:	add	x20, x20, #0x1
  41d860:	strb	w2, [x10, x8]
  41d864:	ldp	x8, x9, [x19]
  41d868:	strb	wzr, [x8, x9]
  41d86c:	b	41d834 <ferror@plt+0x19854>
  41d870:	mov	x1, #0xffffffffffffffff    	// #-1
  41d874:	mov	x0, x19
  41d878:	bl	423d18 <ferror@plt+0x1fd38>
  41d87c:	add	x20, x20, #0x1
  41d880:	b	41d834 <ferror@plt+0x19854>
  41d884:	ldp	x8, x10, [x19, #8]
  41d888:	add	x9, x8, #0x1
  41d88c:	cmp	x9, x10
  41d890:	b.cs	41d8b0 <ferror@plt+0x198d0>  // b.hs, b.nlast
  41d894:	ldr	x10, [x19]
  41d898:	str	x9, [x19, #8]
  41d89c:	mov	w9, #0x27                  	// #39
  41d8a0:	strb	w9, [x10, x8]
  41d8a4:	ldp	x8, x9, [x19]
  41d8a8:	strb	wzr, [x8, x9]
  41d8ac:	b	41d8c0 <ferror@plt+0x198e0>
  41d8b0:	mov	x1, #0xffffffffffffffff    	// #-1
  41d8b4:	mov	w2, #0x27                  	// #39
  41d8b8:	mov	x0, x19
  41d8bc:	bl	423d18 <ferror@plt+0x1fd38>
  41d8c0:	mov	x0, x19
  41d8c4:	ldp	x20, x19, [sp, #32]
  41d8c8:	ldr	x21, [sp, #16]
  41d8cc:	mov	w1, wzr
  41d8d0:	ldp	x29, x30, [sp], #48
  41d8d4:	b	423334 <ferror@plt+0x1f354>
  41d8d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41d8dc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41d8e0:	adrp	x2, 445000 <ferror@plt+0x41020>
  41d8e4:	add	x0, x0, #0xf7f
  41d8e8:	add	x1, x1, #0x6b7
  41d8ec:	add	x2, x2, #0x6db
  41d8f0:	bl	415dcc <ferror@plt+0x11dec>
  41d8f4:	ldp	x20, x19, [sp, #32]
  41d8f8:	ldr	x21, [sp, #16]
  41d8fc:	mov	x0, xzr
  41d900:	ldp	x29, x30, [sp], #48
  41d904:	ret
  41d908:	stp	x29, x30, [sp, #-80]!
  41d90c:	stp	x26, x25, [sp, #16]
  41d910:	stp	x24, x23, [sp, #32]
  41d914:	stp	x22, x21, [sp, #48]
  41d918:	stp	x20, x19, [sp, #64]
  41d91c:	mov	x29, sp
  41d920:	cbz	x0, 41ddc0 <ferror@plt+0x19de0>
  41d924:	mov	x19, x1
  41d928:	bl	4209b8 <ferror@plt+0x1c9d8>
  41d92c:	mov	x21, x0
  41d930:	mov	x0, xzr
  41d934:	bl	4230f0 <ferror@plt+0x1f110>
  41d938:	ldrb	w2, [x21]
  41d93c:	mov	x20, x0
  41d940:	cbz	w2, 41dce0 <ferror@plt+0x19d00>
  41d944:	mov	x25, #0x5                   	// #5
  41d948:	mov	w23, #0x5c                  	// #92
  41d94c:	mov	w24, #0x1                   	// #1
  41d950:	movk	x25, #0x4400, lsl #48
  41d954:	mov	x22, x21
  41d958:	cbnz	x19, 41d984 <ferror@plt+0x199a4>
  41d95c:	b	41db50 <ferror@plt+0x19b70>
  41d960:	add	x26, x8, #0x1
  41d964:	mov	x0, x20
  41d968:	mov	x1, x22
  41d96c:	strb	wzr, [x8]
  41d970:	bl	423584 <ferror@plt+0x1f5a4>
  41d974:	ldrb	w2, [x26, #1]!
  41d978:	mov	x22, x26
  41d97c:	tst	w2, #0xff
  41d980:	b.eq	41dce0 <ferror@plt+0x19d00>  // b.none
  41d984:	and	w8, w2, #0xff
  41d988:	cmp	w8, #0x26
  41d98c:	b.gt	41d9a0 <ferror@plt+0x199c0>
  41d990:	cbz	w8, 41d97c <ferror@plt+0x1999c>
  41d994:	cmp	w8, #0x22
  41d998:	b.eq	41d9f0 <ferror@plt+0x19a10>  // b.none
  41d99c:	b	41da94 <ferror@plt+0x19ab4>
  41d9a0:	cmp	w8, #0x27
  41d9a4:	b.eq	41d9f0 <ferror@plt+0x19a10>  // b.none
  41d9a8:	cmp	w8, #0x5c
  41d9ac:	b.ne	41da94 <ferror@plt+0x19ab4>  // b.any
  41d9b0:	mov	x8, x22
  41d9b4:	ldrb	w2, [x8, #1]!
  41d9b8:	cbz	w2, 41db0c <ferror@plt+0x19b2c>
  41d9bc:	cmp	w2, #0xa
  41d9c0:	b.eq	41db24 <ferror@plt+0x19b44>  // b.none
  41d9c4:	ldp	x8, x10, [x20, #8]
  41d9c8:	add	x9, x8, #0x1
  41d9cc:	cmp	x9, x10
  41d9d0:	b.cs	41db18 <ferror@plt+0x19b38>  // b.hs, b.nlast
  41d9d4:	ldr	x10, [x20]
  41d9d8:	str	x9, [x20, #8]
  41d9dc:	strb	w2, [x10, x8]
  41d9e0:	ldp	x8, x9, [x20]
  41d9e4:	strb	wzr, [x8, x9]
  41d9e8:	ldrb	w2, [x22, #2]!
  41d9ec:	b	41d984 <ferror@plt+0x199a4>
  41d9f0:	ldr	x8, [x19]
  41d9f4:	cbnz	x8, 41dde0 <ferror@plt+0x19e00>
  41d9f8:	and	w8, w2, #0xff
  41d9fc:	cmp	w8, #0x22
  41da00:	b.eq	41da0c <ferror@plt+0x19a2c>  // b.none
  41da04:	cmp	w8, #0x27
  41da08:	b.ne	41dd6c <ferror@plt+0x19d8c>  // b.any
  41da0c:	cmp	w8, #0x22
  41da10:	add	x26, x22, #0x1
  41da14:	b.ne	41dabc <ferror@plt+0x19adc>  // b.any
  41da18:	mov	x8, x22
  41da1c:	b	41da54 <ferror@plt+0x19a74>
  41da20:	mov	x9, x26
  41da24:	ldrb	w10, [x9, #1]!
  41da28:	sub	w11, w10, #0x22
  41da2c:	cmp	w11, #0x3e
  41da30:	b.hi	41da80 <ferror@plt+0x19aa0>  // b.pmore
  41da34:	lsl	x11, x24, x11
  41da38:	tst	x11, x25
  41da3c:	b.eq	41da80 <ferror@plt+0x19aa0>  // b.none
  41da40:	add	x26, x26, #0x2
  41da44:	strb	w10, [x8]
  41da48:	add	x8, x8, #0x1
  41da4c:	cmp	x26, x8
  41da50:	b.ls	41de94 <ferror@plt+0x19eb4>  // b.plast
  41da54:	ldrb	w9, [x26]
  41da58:	cbz	w9, 41dd08 <ferror@plt+0x19d28>
  41da5c:	cmp	x26, x8
  41da60:	b.ls	41de44 <ferror@plt+0x19e64>  // b.plast
  41da64:	cmp	w9, #0x5c
  41da68:	b.eq	41da20 <ferror@plt+0x19a40>  // b.none
  41da6c:	cmp	w9, #0x22
  41da70:	b.eq	41d964 <ferror@plt+0x19984>  // b.none
  41da74:	strb	w9, [x8]
  41da78:	add	x26, x26, #0x1
  41da7c:	b	41da48 <ferror@plt+0x19a68>
  41da80:	cmp	w10, #0xa
  41da84:	b.eq	41da40 <ferror@plt+0x19a60>  // b.none
  41da88:	strb	w23, [x8]
  41da8c:	mov	x26, x9
  41da90:	b	41da48 <ferror@plt+0x19a68>
  41da94:	ldp	x8, x10, [x20, #8]
  41da98:	add	x9, x8, #0x1
  41da9c:	cmp	x9, x10
  41daa0:	b.cs	41daf8 <ferror@plt+0x19b18>  // b.hs, b.nlast
  41daa4:	ldr	x10, [x20]
  41daa8:	str	x9, [x20, #8]
  41daac:	strb	w2, [x10, x8]
  41dab0:	ldp	x8, x9, [x20]
  41dab4:	strb	wzr, [x8, x9]
  41dab8:	b	41db04 <ferror@plt+0x19b24>
  41dabc:	ldrb	w9, [x26]
  41dac0:	mov	x8, x22
  41dac4:	cbz	w9, 41dd94 <ferror@plt+0x19db4>
  41dac8:	add	x10, x8, #0x1
  41dacc:	cmp	x10, x8
  41dad0:	b.ls	41de6c <ferror@plt+0x19e8c>  // b.plast
  41dad4:	and	w10, w9, #0xff
  41dad8:	cmp	w10, #0x27
  41dadc:	b.eq	41d960 <ferror@plt+0x19980>  // b.none
  41dae0:	strb	w9, [x8]
  41dae4:	ldrb	w9, [x8, #2]
  41dae8:	add	x10, x8, #0x1
  41daec:	mov	x8, x10
  41daf0:	cbnz	w9, 41dac8 <ferror@plt+0x19ae8>
  41daf4:	b	41dd0c <ferror@plt+0x19d2c>
  41daf8:	mov	x1, #0xffffffffffffffff    	// #-1
  41dafc:	mov	x0, x20
  41db00:	bl	423d18 <ferror@plt+0x1fd38>
  41db04:	ldrb	w2, [x22, #1]!
  41db08:	b	41d984 <ferror@plt+0x199a4>
  41db0c:	ldrb	w2, [x8]
  41db10:	mov	x22, x8
  41db14:	b	41d984 <ferror@plt+0x199a4>
  41db18:	mov	x1, #0xffffffffffffffff    	// #-1
  41db1c:	mov	x0, x20
  41db20:	bl	423d18 <ferror@plt+0x1fd38>
  41db24:	ldrb	w2, [x22, #2]!
  41db28:	b	41d984 <ferror@plt+0x199a4>
  41db2c:	add	x26, x8, #0x1
  41db30:	mov	x0, x20
  41db34:	mov	x1, x22
  41db38:	strb	wzr, [x8]
  41db3c:	bl	423584 <ferror@plt+0x1f5a4>
  41db40:	ldrb	w2, [x26, #1]!
  41db44:	mov	x22, x26
  41db48:	tst	w2, #0xff
  41db4c:	b.eq	41dce0 <ferror@plt+0x19d00>  // b.none
  41db50:	and	w8, w2, #0xff
  41db54:	cmp	w8, #0x26
  41db58:	b.gt	41db6c <ferror@plt+0x19b8c>
  41db5c:	cbz	w8, 41db48 <ferror@plt+0x19b68>
  41db60:	cmp	w8, #0x22
  41db64:	b.eq	41dbbc <ferror@plt+0x19bdc>  // b.none
  41db68:	b	41dc48 <ferror@plt+0x19c68>
  41db6c:	cmp	w8, #0x27
  41db70:	b.eq	41dbbc <ferror@plt+0x19bdc>  // b.none
  41db74:	cmp	w8, #0x5c
  41db78:	b.ne	41dc48 <ferror@plt+0x19c68>  // b.any
  41db7c:	mov	x8, x22
  41db80:	ldrb	w2, [x8, #1]!
  41db84:	cbz	w2, 41dcc0 <ferror@plt+0x19ce0>
  41db88:	cmp	w2, #0xa
  41db8c:	b.eq	41dbb4 <ferror@plt+0x19bd4>  // b.none
  41db90:	ldp	x8, x10, [x20, #8]
  41db94:	add	x9, x8, #0x1
  41db98:	cmp	x9, x10
  41db9c:	b.cs	41dccc <ferror@plt+0x19cec>  // b.hs, b.nlast
  41dba0:	ldr	x10, [x20]
  41dba4:	str	x9, [x20, #8]
  41dba8:	strb	w2, [x10, x8]
  41dbac:	ldp	x8, x9, [x20]
  41dbb0:	strb	wzr, [x8, x9]
  41dbb4:	ldrb	w2, [x22, #2]!
  41dbb8:	b	41db50 <ferror@plt+0x19b70>
  41dbbc:	and	w8, w2, #0xff
  41dbc0:	cmp	w8, #0x22
  41dbc4:	add	x26, x22, #0x1
  41dbc8:	b.ne	41dc70 <ferror@plt+0x19c90>  // b.any
  41dbcc:	mov	x8, x22
  41dbd0:	b	41dc08 <ferror@plt+0x19c28>
  41dbd4:	mov	x9, x26
  41dbd8:	ldrb	w10, [x9, #1]!
  41dbdc:	sub	w11, w10, #0x22
  41dbe0:	cmp	w11, #0x3e
  41dbe4:	b.hi	41dc34 <ferror@plt+0x19c54>  // b.pmore
  41dbe8:	lsl	x11, x24, x11
  41dbec:	tst	x11, x25
  41dbf0:	b.eq	41dc34 <ferror@plt+0x19c54>  // b.none
  41dbf4:	add	x26, x26, #0x2
  41dbf8:	strb	w10, [x8]
  41dbfc:	add	x8, x8, #0x1
  41dc00:	cmp	x26, x8
  41dc04:	b.ls	41de94 <ferror@plt+0x19eb4>  // b.plast
  41dc08:	ldrb	w9, [x26]
  41dc0c:	cbz	w9, 41dd08 <ferror@plt+0x19d28>
  41dc10:	cmp	x26, x8
  41dc14:	b.ls	41de44 <ferror@plt+0x19e64>  // b.plast
  41dc18:	cmp	w9, #0x5c
  41dc1c:	b.eq	41dbd4 <ferror@plt+0x19bf4>  // b.none
  41dc20:	cmp	w9, #0x22
  41dc24:	b.eq	41db30 <ferror@plt+0x19b50>  // b.none
  41dc28:	strb	w9, [x8]
  41dc2c:	add	x26, x26, #0x1
  41dc30:	b	41dbfc <ferror@plt+0x19c1c>
  41dc34:	cmp	w10, #0xa
  41dc38:	b.eq	41dbf4 <ferror@plt+0x19c14>  // b.none
  41dc3c:	strb	w23, [x8]
  41dc40:	mov	x26, x9
  41dc44:	b	41dbfc <ferror@plt+0x19c1c>
  41dc48:	ldp	x8, x10, [x20, #8]
  41dc4c:	add	x9, x8, #0x1
  41dc50:	cmp	x9, x10
  41dc54:	b.cs	41dcac <ferror@plt+0x19ccc>  // b.hs, b.nlast
  41dc58:	ldr	x10, [x20]
  41dc5c:	str	x9, [x20, #8]
  41dc60:	strb	w2, [x10, x8]
  41dc64:	ldp	x8, x9, [x20]
  41dc68:	strb	wzr, [x8, x9]
  41dc6c:	b	41dcb8 <ferror@plt+0x19cd8>
  41dc70:	ldrb	w9, [x26]
  41dc74:	cbz	w9, 41dd94 <ferror@plt+0x19db4>
  41dc78:	mov	x8, x22
  41dc7c:	add	x10, x8, #0x1
  41dc80:	cmp	x10, x8
  41dc84:	b.ls	41de6c <ferror@plt+0x19e8c>  // b.plast
  41dc88:	and	w10, w9, #0xff
  41dc8c:	cmp	w10, #0x27
  41dc90:	b.eq	41db2c <ferror@plt+0x19b4c>  // b.none
  41dc94:	strb	w9, [x8]
  41dc98:	ldrb	w9, [x8, #2]
  41dc9c:	add	x10, x8, #0x1
  41dca0:	mov	x8, x10
  41dca4:	cbnz	w9, 41dc7c <ferror@plt+0x19c9c>
  41dca8:	b	41dd0c <ferror@plt+0x19d2c>
  41dcac:	mov	x1, #0xffffffffffffffff    	// #-1
  41dcb0:	mov	x0, x20
  41dcb4:	bl	423d18 <ferror@plt+0x1fd38>
  41dcb8:	ldrb	w2, [x22, #1]!
  41dcbc:	b	41db50 <ferror@plt+0x19b70>
  41dcc0:	ldrb	w2, [x8]
  41dcc4:	mov	x22, x8
  41dcc8:	b	41db50 <ferror@plt+0x19b70>
  41dccc:	mov	x1, #0xffffffffffffffff    	// #-1
  41dcd0:	mov	x0, x20
  41dcd4:	bl	423d18 <ferror@plt+0x1fd38>
  41dcd8:	ldrb	w2, [x22, #2]!
  41dcdc:	b	41db50 <ferror@plt+0x19b70>
  41dce0:	mov	x0, x21
  41dce4:	bl	414cbc <ferror@plt+0x10cdc>
  41dce8:	mov	x0, x20
  41dcec:	ldp	x20, x19, [sp, #64]
  41dcf0:	ldp	x22, x21, [sp, #48]
  41dcf4:	ldp	x24, x23, [sp, #32]
  41dcf8:	ldp	x26, x25, [sp, #16]
  41dcfc:	mov	w1, wzr
  41dd00:	ldp	x29, x30, [sp], #80
  41dd04:	b	423334 <ferror@plt+0x1f354>
  41dd08:	mov	x10, x8
  41dd0c:	adrp	x22, 491000 <ferror@plt+0x8d020>
  41dd10:	ldr	w1, [x22, #3400]
  41dd14:	strb	wzr, [x10]
  41dd18:	cbz	w1, 41dda8 <ferror@plt+0x19dc8>
  41dd1c:	adrp	x3, 445000 <ferror@plt+0x41020>
  41dd20:	add	x3, x3, #0x87d
  41dd24:	mov	x0, x19
  41dd28:	mov	w2, wzr
  41dd2c:	bl	409b3c <ferror@plt+0x5b5c>
  41dd30:	cbz	x19, 41dd3c <ferror@plt+0x19d5c>
  41dd34:	ldr	x8, [x19]
  41dd38:	cbz	x8, 41de04 <ferror@plt+0x19e24>
  41dd3c:	mov	x0, x21
  41dd40:	bl	414cbc <ferror@plt+0x10cdc>
  41dd44:	mov	w1, #0x1                   	// #1
  41dd48:	mov	x0, x20
  41dd4c:	bl	423334 <ferror@plt+0x1f354>
  41dd50:	ldp	x20, x19, [sp, #64]
  41dd54:	ldp	x22, x21, [sp, #48]
  41dd58:	ldp	x24, x23, [sp, #32]
  41dd5c:	ldp	x26, x25, [sp, #16]
  41dd60:	mov	x0, xzr
  41dd64:	ldp	x29, x30, [sp], #80
  41dd68:	ret
  41dd6c:	adrp	x22, 491000 <ferror@plt+0x8d020>
  41dd70:	ldr	w1, [x22, #3400]
  41dd74:	cbz	w1, 41de2c <ferror@plt+0x19e4c>
  41dd78:	adrp	x3, 445000 <ferror@plt+0x41020>
  41dd7c:	add	x3, x3, #0x82d
  41dd80:	mov	x0, x19
  41dd84:	mov	w2, wzr
  41dd88:	bl	409b3c <ferror@plt+0x5b5c>
  41dd8c:	cbnz	x19, 41dd34 <ferror@plt+0x19d54>
  41dd90:	b	41dd3c <ferror@plt+0x19d5c>
  41dd94:	mov	x10, x22
  41dd98:	adrp	x22, 491000 <ferror@plt+0x8d020>
  41dd9c:	ldr	w1, [x22, #3400]
  41dda0:	strb	wzr, [x10]
  41dda4:	cbnz	w1, 41dd1c <ferror@plt+0x19d3c>
  41dda8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ddac:	add	x0, x0, #0x6a3
  41ddb0:	bl	41b3b0 <ferror@plt+0x173d0>
  41ddb4:	mov	w1, w0
  41ddb8:	str	w0, [x22, #3400]
  41ddbc:	b	41dd1c <ferror@plt+0x19d3c>
  41ddc0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41ddc4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41ddc8:	adrp	x2, 445000 <ferror@plt+0x41020>
  41ddcc:	add	x0, x0, #0xf7f
  41ddd0:	add	x1, x1, #0x6f8
  41ddd4:	add	x2, x2, #0x6dd
  41ddd8:	bl	415dcc <ferror@plt+0x11dec>
  41dddc:	b	41dd50 <ferror@plt+0x19d70>
  41dde0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41dde4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41dde8:	adrp	x2, 445000 <ferror@plt+0x41020>
  41ddec:	add	x0, x0, #0xf7f
  41ddf0:	add	x1, x1, #0x7d3
  41ddf4:	add	x2, x2, #0x811
  41ddf8:	bl	415dcc <ferror@plt+0x11dec>
  41ddfc:	ldr	x8, [x19]
  41de00:	cbnz	x8, 41dd3c <ferror@plt+0x19d5c>
  41de04:	adrp	x0, 447000 <ferror@plt+0x43020>
  41de08:	adrp	x1, 445000 <ferror@plt+0x41020>
  41de0c:	adrp	x3, 445000 <ferror@plt+0x41020>
  41de10:	adrp	x4, 445000 <ferror@plt+0x41020>
  41de14:	add	x0, x0, #0xf7f
  41de18:	add	x1, x1, #0x729
  41de1c:	add	x3, x3, #0x732
  41de20:	add	x4, x4, #0x742
  41de24:	mov	w2, #0x149                 	// #329
  41de28:	bl	427628 <ferror@plt+0x23648>
  41de2c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41de30:	add	x0, x0, #0x6a3
  41de34:	bl	41b3b0 <ferror@plt+0x173d0>
  41de38:	mov	w1, w0
  41de3c:	str	w0, [x22, #3400]
  41de40:	b	41dd78 <ferror@plt+0x19d98>
  41de44:	adrp	x0, 447000 <ferror@plt+0x43020>
  41de48:	adrp	x1, 445000 <ferror@plt+0x41020>
  41de4c:	adrp	x3, 445000 <ferror@plt+0x41020>
  41de50:	adrp	x4, 445000 <ferror@plt+0x41020>
  41de54:	add	x0, x0, #0xf7f
  41de58:	add	x1, x1, #0x729
  41de5c:	add	x3, x3, #0x85d
  41de60:	add	x4, x4, #0x874
  41de64:	mov	w2, #0x64                  	// #100
  41de68:	bl	427628 <ferror@plt+0x23648>
  41de6c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41de70:	adrp	x1, 445000 <ferror@plt+0x41020>
  41de74:	adrp	x3, 445000 <ferror@plt+0x41020>
  41de78:	adrp	x4, 445000 <ferror@plt+0x41020>
  41de7c:	add	x0, x0, #0xf7f
  41de80:	add	x1, x1, #0x729
  41de84:	add	x3, x3, #0x85d
  41de88:	add	x4, x4, #0x874
  41de8c:	mov	w2, #0x96                  	// #150
  41de90:	bl	427628 <ferror@plt+0x23648>
  41de94:	adrp	x0, 447000 <ferror@plt+0x43020>
  41de98:	adrp	x1, 445000 <ferror@plt+0x41020>
  41de9c:	adrp	x3, 445000 <ferror@plt+0x41020>
  41dea0:	adrp	x4, 445000 <ferror@plt+0x41020>
  41dea4:	add	x0, x0, #0xf7f
  41dea8:	add	x1, x1, #0x729
  41deac:	add	x3, x3, #0x85d
  41deb0:	add	x4, x4, #0x874
  41deb4:	mov	w2, #0x8f                  	// #143
  41deb8:	bl	427628 <ferror@plt+0x23648>
  41debc:	stp	x29, x30, [sp, #-96]!
  41dec0:	stp	x28, x27, [sp, #16]
  41dec4:	stp	x26, x25, [sp, #32]
  41dec8:	stp	x24, x23, [sp, #48]
  41decc:	stp	x22, x21, [sp, #64]
  41ded0:	stp	x20, x19, [sp, #80]
  41ded4:	mov	x29, sp
  41ded8:	cbz	x0, 41e2f4 <ferror@plt+0x1a314>
  41dedc:	mov	x20, x2
  41dee0:	ldrb	w2, [x0]
  41dee4:	mov	x19, x3
  41dee8:	mov	x28, x0
  41deec:	cbz	w2, 41e2a0 <ferror@plt+0x1a2c0>
  41def0:	adrp	x26, 445000 <ferror@plt+0x41020>
  41def4:	mov	x21, x1
  41def8:	mov	w25, wzr
  41defc:	mov	w27, wzr
  41df00:	mov	x22, xzr
  41df04:	mov	x24, xzr
  41df08:	add	x26, x26, #0x684
  41df0c:	mov	x23, x28
  41df10:	b	41df44 <ferror@plt+0x19f64>
  41df14:	mov	x1, #0xffffffffffffffff    	// #-1
  41df18:	mov	x0, x24
  41df1c:	bl	423d18 <ferror@plt+0x1fd38>
  41df20:	mov	w27, wzr
  41df24:	ldrb	w8, [x23]
  41df28:	ldrb	w2, [x23, #1]!
  41df2c:	cmp	w8, #0x5c
  41df30:	cset	w8, eq  // eq = none
  41df34:	cmp	w25, #0x0
  41df38:	cset	w9, eq  // eq = none
  41df3c:	and	w25, w9, w8
  41df40:	cbz	w2, 41e1c0 <ferror@plt+0x1a1e0>
  41df44:	ands	w8, w27, #0xff
  41df48:	b.eq	41dfb8 <ferror@plt+0x19fd8>  // b.none
  41df4c:	cmp	w8, #0x5c
  41df50:	b.eq	41df7c <ferror@plt+0x19f9c>  // b.none
  41df54:	cmp	w8, #0x23
  41df58:	b.ne	41dfe8 <ferror@plt+0x1a008>  // b.any
  41df5c:	ands	w8, w2, #0xff
  41df60:	b.eq	41e1bc <ferror@plt+0x1a1dc>  // b.none
  41df64:	cmp	w8, #0xa
  41df68:	b.eq	41df20 <ferror@plt+0x19f40>  // b.none
  41df6c:	ldrb	w2, [x23, #1]!
  41df70:	ands	w8, w2, #0xff
  41df74:	b.ne	41df64 <ferror@plt+0x19f84>  // b.any
  41df78:	b	41e1bc <ferror@plt+0x1a1dc>
  41df7c:	and	w8, w2, #0xff
  41df80:	cmp	w8, #0xa
  41df84:	b.eq	41df20 <ferror@plt+0x19f40>  // b.none
  41df88:	cbz	x24, 41e078 <ferror@plt+0x1a098>
  41df8c:	ldp	x8, x10, [x24, #8]
  41df90:	add	x9, x8, #0x1
  41df94:	cmp	x9, x10
  41df98:	b.cs	41e094 <ferror@plt+0x1a0b4>  // b.hs, b.nlast
  41df9c:	ldr	x10, [x24]
  41dfa0:	str	x9, [x24, #8]
  41dfa4:	mov	w9, #0x5c                  	// #92
  41dfa8:	strb	w9, [x10, x8]
  41dfac:	ldp	x8, x9, [x24]
  41dfb0:	strb	wzr, [x8, x9]
  41dfb4:	b	41e0a4 <ferror@plt+0x1a0c4>
  41dfb8:	and	w9, w2, #0xff
  41dfbc:	sub	w8, w9, #0x9
  41dfc0:	cmp	w8, #0x1e
  41dfc4:	b.hi	41e0bc <ferror@plt+0x1a0dc>  // b.pmore
  41dfc8:	adr	x9, 41dfd8 <ferror@plt+0x19ff8>
  41dfcc:	ldrb	w10, [x26, x8]
  41dfd0:	add	x9, x9, x10, lsl #2
  41dfd4:	br	x9
  41dfd8:	cbz	x24, 41df20 <ferror@plt+0x19f40>
  41dfdc:	ldr	x8, [x24, #8]
  41dfe0:	cbnz	x8, 41e13c <ferror@plt+0x1a15c>
  41dfe4:	b	41df20 <ferror@plt+0x19f40>
  41dfe8:	and	w8, w27, #0xff
  41dfec:	cmp	w8, #0x22
  41dff0:	ccmp	w25, #0x0, #0x4, eq  // eq = none
  41dff4:	csel	w9, w27, wzr, ne  // ne = any
  41dff8:	cmp	w8, w2, uxtb
  41dffc:	csel	w27, w9, w27, eq  // eq = none
  41e000:	cbz	x24, 41e018 <ferror@plt+0x1a038>
  41e004:	ldp	x8, x10, [x24, #8]
  41e008:	add	x9, x8, #0x1
  41e00c:	cmp	x9, x10
  41e010:	b.cs	41e038 <ferror@plt+0x1a058>  // b.hs, b.nlast
  41e014:	b	41e0ec <ferror@plt+0x1a10c>
  41e018:	mov	x0, xzr
  41e01c:	bl	4230f0 <ferror@plt+0x1f110>
  41e020:	ldrb	w2, [x23]
  41e024:	mov	x24, x0
  41e028:	ldp	x8, x10, [x24, #8]
  41e02c:	add	x9, x8, #0x1
  41e030:	cmp	x9, x10
  41e034:	b.cc	41e0ec <ferror@plt+0x1a10c>  // b.lo, b.ul, b.last
  41e038:	mov	x1, #0xffffffffffffffff    	// #-1
  41e03c:	mov	x0, x24
  41e040:	bl	423d18 <ferror@plt+0x1fd38>
  41e044:	b	41df24 <ferror@plt+0x19f44>
  41e048:	cbz	x24, 41e160 <ferror@plt+0x1a180>
  41e04c:	ldp	x8, x10, [x24, #8]
  41e050:	add	x9, x8, #0x1
  41e054:	cmp	x9, x10
  41e058:	b.cs	41e180 <ferror@plt+0x1a1a0>  // b.hs, b.nlast
  41e05c:	ldr	x10, [x24]
  41e060:	str	x9, [x24, #8]
  41e064:	strb	w2, [x10, x8]
  41e068:	ldp	x8, x9, [x24]
  41e06c:	strb	wzr, [x8, x9]
  41e070:	ldrb	w27, [x23]
  41e074:	b	41df24 <ferror@plt+0x19f44>
  41e078:	mov	x0, xzr
  41e07c:	bl	4230f0 <ferror@plt+0x1f110>
  41e080:	mov	x24, x0
  41e084:	ldp	x8, x10, [x24, #8]
  41e088:	add	x9, x8, #0x1
  41e08c:	cmp	x9, x10
  41e090:	b.cc	41df9c <ferror@plt+0x19fbc>  // b.lo, b.ul, b.last
  41e094:	mov	x1, #0xffffffffffffffff    	// #-1
  41e098:	mov	w2, #0x5c                  	// #92
  41e09c:	mov	x0, x24
  41e0a0:	bl	423d18 <ferror@plt+0x1fd38>
  41e0a4:	ldp	x8, x10, [x24, #8]
  41e0a8:	ldrb	w2, [x23]
  41e0ac:	add	x9, x8, #0x1
  41e0b0:	cmp	x9, x10
  41e0b4:	b.cs	41df14 <ferror@plt+0x19f34>  // b.hs, b.nlast
  41e0b8:	b	41e0e8 <ferror@plt+0x1a108>
  41e0bc:	cmp	w9, #0x5c
  41e0c0:	b.eq	41e18c <ferror@plt+0x1a1ac>  // b.none
  41e0c4:	cbnz	x24, 41e0d8 <ferror@plt+0x1a0f8>
  41e0c8:	mov	x0, xzr
  41e0cc:	bl	4230f0 <ferror@plt+0x1f110>
  41e0d0:	ldrb	w2, [x23]
  41e0d4:	mov	x24, x0
  41e0d8:	ldp	x8, x10, [x24, #8]
  41e0dc:	add	x9, x8, #0x1
  41e0e0:	cmp	x9, x10
  41e0e4:	b.cs	41df14 <ferror@plt+0x19f34>  // b.hs, b.nlast
  41e0e8:	mov	w27, wzr
  41e0ec:	ldr	x10, [x24]
  41e0f0:	str	x9, [x24, #8]
  41e0f4:	strb	w2, [x10, x8]
  41e0f8:	ldp	x8, x9, [x24]
  41e0fc:	strb	wzr, [x8, x9]
  41e100:	b	41df24 <ferror@plt+0x19f44>
  41e104:	cmp	x23, x28
  41e108:	b.eq	41e194 <ferror@plt+0x1a1b4>  // b.none
  41e10c:	ldurb	w8, [x23, #-1]
  41e110:	cmp	w8, #0x20
  41e114:	b.hi	41e1a0 <ferror@plt+0x1a1c0>  // b.pmore
  41e118:	mov	w9, #0x1                   	// #1
  41e11c:	lsl	x8, x9, x8
  41e120:	mov	x9, #0x401                 	// #1025
  41e124:	movk	x9, #0x1, lsl #32
  41e128:	tst	x8, x9
  41e12c:	b.eq	41e1a0 <ferror@plt+0x1a1c0>  // b.none
  41e130:	mov	w27, #0x23                  	// #35
  41e134:	b	41df24 <ferror@plt+0x19f44>
  41e138:	cbz	x24, 41df20 <ferror@plt+0x19f40>
  41e13c:	mov	x0, x24
  41e140:	mov	w1, wzr
  41e144:	bl	423334 <ferror@plt+0x1f354>
  41e148:	mov	x1, x0
  41e14c:	mov	x0, x22
  41e150:	bl	41ffec <ferror@plt+0x1c00c>
  41e154:	mov	x22, x0
  41e158:	mov	x24, xzr
  41e15c:	b	41df20 <ferror@plt+0x19f40>
  41e160:	mov	x0, xzr
  41e164:	bl	4230f0 <ferror@plt+0x1f110>
  41e168:	ldrb	w2, [x23]
  41e16c:	mov	x24, x0
  41e170:	ldp	x8, x10, [x24, #8]
  41e174:	add	x9, x8, #0x1
  41e178:	cmp	x9, x10
  41e17c:	b.cc	41e05c <ferror@plt+0x1a07c>  // b.lo, b.ul, b.last
  41e180:	mov	x1, #0xffffffffffffffff    	// #-1
  41e184:	mov	x0, x24
  41e188:	bl	423d18 <ferror@plt+0x1fd38>
  41e18c:	ldrb	w27, [x23]
  41e190:	b	41df24 <ferror@plt+0x19f44>
  41e194:	mov	w27, #0x23                  	// #35
  41e198:	mov	x23, x28
  41e19c:	b	41df24 <ferror@plt+0x19f44>
  41e1a0:	cbz	x24, 41e0c8 <ferror@plt+0x1a0e8>
  41e1a4:	mov	w2, #0x23                  	// #35
  41e1a8:	ldp	x8, x10, [x24, #8]
  41e1ac:	add	x9, x8, #0x1
  41e1b0:	cmp	x9, x10
  41e1b4:	b.cs	41df14 <ferror@plt+0x19f34>  // b.hs, b.nlast
  41e1b8:	b	41e0e8 <ferror@plt+0x1a108>
  41e1bc:	mov	w27, w2
  41e1c0:	cbz	x24, 41e1e0 <ferror@plt+0x1a200>
  41e1c4:	mov	x0, x24
  41e1c8:	mov	w1, wzr
  41e1cc:	bl	423334 <ferror@plt+0x1f354>
  41e1d0:	mov	x1, x0
  41e1d4:	mov	x0, x22
  41e1d8:	bl	41ffec <ferror@plt+0x1c00c>
  41e1dc:	mov	x22, x0
  41e1e0:	tst	w27, #0xff
  41e1e4:	b.eq	41e220 <ferror@plt+0x1a240>  // b.none
  41e1e8:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41e1ec:	ldr	w1, [x20, #3400]
  41e1f0:	cbz	w1, 41e32c <ferror@plt+0x1a34c>
  41e1f4:	and	w4, w27, #0xff
  41e1f8:	cmp	w4, #0x5c
  41e1fc:	b.ne	41e34c <ferror@plt+0x1a36c>  // b.any
  41e200:	adrp	x3, 445000 <ferror@plt+0x41020>
  41e204:	add	x3, x3, #0x8c1
  41e208:	mov	x0, x19
  41e20c:	mov	w2, wzr
  41e210:	mov	x4, x28
  41e214:	bl	40998c <ferror@plt+0x59ac>
  41e218:	cbnz	x19, 41e368 <ferror@plt+0x1a388>
  41e21c:	b	41e370 <ferror@plt+0x1a390>
  41e220:	cbz	x22, 41e2a0 <ferror@plt+0x1a2c0>
  41e224:	mov	x0, x22
  41e228:	bl	420490 <ferror@plt+0x1c4b0>
  41e22c:	cbz	x0, 41e384 <ferror@plt+0x1a3a4>
  41e230:	mov	x22, x0
  41e234:	bl	420604 <ferror@plt+0x1c624>
  41e238:	add	w8, w0, #0x1
  41e23c:	mov	w24, w0
  41e240:	sxtw	x0, w8
  41e244:	mov	w1, #0x8                   	// #8
  41e248:	bl	414e30 <ferror@plt+0x10e50>
  41e24c:	mov	x23, x0
  41e250:	mov	x25, x0
  41e254:	mov	x26, x22
  41e258:	ldr	x0, [x26]
  41e25c:	mov	x1, x19
  41e260:	bl	41d908 <ferror@plt+0x19928>
  41e264:	str	x0, [x25]
  41e268:	cbz	x0, 41e2cc <ferror@plt+0x1a2ec>
  41e26c:	ldr	x26, [x26, #8]
  41e270:	add	x25, x25, #0x8
  41e274:	cbnz	x26, 41e258 <ferror@plt+0x1a278>
  41e278:	adrp	x1, 414000 <ferror@plt+0x10020>
  41e27c:	add	x1, x1, #0xcbc
  41e280:	mov	x0, x22
  41e284:	bl	41fee0 <ferror@plt+0x1bf00>
  41e288:	cbz	x21, 41e290 <ferror@plt+0x1a2b0>
  41e28c:	str	w24, [x21]
  41e290:	cbz	x20, 41e2e4 <ferror@plt+0x1a304>
  41e294:	str	x23, [x20]
  41e298:	mov	w0, #0x1                   	// #1
  41e29c:	b	41e384 <ferror@plt+0x1a3a4>
  41e2a0:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41e2a4:	ldr	w1, [x20, #3400]
  41e2a8:	cbz	w1, 41e314 <ferror@plt+0x1a334>
  41e2ac:	adrp	x3, 445000 <ferror@plt+0x41020>
  41e2b0:	add	x3, x3, #0x943
  41e2b4:	mov	w2, #0x1                   	// #1
  41e2b8:	mov	x0, x19
  41e2bc:	bl	409b3c <ferror@plt+0x5b5c>
  41e2c0:	mov	x22, xzr
  41e2c4:	cbnz	x19, 41e368 <ferror@plt+0x1a388>
  41e2c8:	b	41e370 <ferror@plt+0x1a390>
  41e2cc:	cbz	x19, 41e2d8 <ferror@plt+0x1a2f8>
  41e2d0:	ldr	x8, [x19]
  41e2d4:	cbz	x8, 41e3c8 <ferror@plt+0x1a3e8>
  41e2d8:	mov	x0, x23
  41e2dc:	bl	42251c <ferror@plt+0x1e53c>
  41e2e0:	b	41e370 <ferror@plt+0x1a390>
  41e2e4:	mov	x0, x23
  41e2e8:	bl	42251c <ferror@plt+0x1e53c>
  41e2ec:	mov	w0, #0x1                   	// #1
  41e2f0:	b	41e384 <ferror@plt+0x1a3a4>
  41e2f4:	adrp	x0, 447000 <ferror@plt+0x43020>
  41e2f8:	adrp	x1, 445000 <ferror@plt+0x41020>
  41e2fc:	adrp	x2, 445000 <ferror@plt+0x41020>
  41e300:	add	x0, x0, #0xf7f
  41e304:	add	x1, x1, #0x762
  41e308:	add	x2, x2, #0x7ab
  41e30c:	bl	415dcc <ferror@plt+0x11dec>
  41e310:	b	41e380 <ferror@plt+0x1a3a0>
  41e314:	adrp	x0, 445000 <ferror@plt+0x41020>
  41e318:	add	x0, x0, #0x6a3
  41e31c:	bl	41b3b0 <ferror@plt+0x173d0>
  41e320:	mov	w1, w0
  41e324:	str	w0, [x20, #3400]
  41e328:	b	41e2ac <ferror@plt+0x1a2cc>
  41e32c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41e330:	add	x0, x0, #0x6a3
  41e334:	bl	41b3b0 <ferror@plt+0x173d0>
  41e338:	mov	w1, w0
  41e33c:	str	w0, [x20, #3400]
  41e340:	and	w4, w27, #0xff
  41e344:	cmp	w4, #0x5c
  41e348:	b.eq	41e200 <ferror@plt+0x1a220>  // b.none
  41e34c:	adrp	x3, 445000 <ferror@plt+0x41020>
  41e350:	add	x3, x3, #0x8fc
  41e354:	mov	x0, x19
  41e358:	mov	w2, wzr
  41e35c:	mov	x5, x28
  41e360:	bl	40998c <ferror@plt+0x59ac>
  41e364:	cbz	x19, 41e370 <ferror@plt+0x1a390>
  41e368:	ldr	x8, [x19]
  41e36c:	cbz	x8, 41e3a0 <ferror@plt+0x1a3c0>
  41e370:	adrp	x1, 414000 <ferror@plt+0x10020>
  41e374:	add	x1, x1, #0xcbc
  41e378:	mov	x0, x22
  41e37c:	bl	41fee0 <ferror@plt+0x1bf00>
  41e380:	mov	w0, wzr
  41e384:	ldp	x20, x19, [sp, #80]
  41e388:	ldp	x22, x21, [sp, #64]
  41e38c:	ldp	x24, x23, [sp, #48]
  41e390:	ldp	x26, x25, [sp, #32]
  41e394:	ldp	x28, x27, [sp, #16]
  41e398:	ldp	x29, x30, [sp], #96
  41e39c:	ret
  41e3a0:	adrp	x0, 447000 <ferror@plt+0x43020>
  41e3a4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41e3a8:	adrp	x3, 445000 <ferror@plt+0x41020>
  41e3ac:	adrp	x4, 445000 <ferror@plt+0x41020>
  41e3b0:	add	x0, x0, #0xf7f
  41e3b4:	add	x1, x1, #0x729
  41e3b8:	add	x3, x3, #0x971
  41e3bc:	add	x4, x4, #0x742
  41e3c0:	mov	w2, #0x25c                 	// #604
  41e3c4:	bl	427628 <ferror@plt+0x23648>
  41e3c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  41e3cc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41e3d0:	adrp	x3, 445000 <ferror@plt+0x41020>
  41e3d4:	adrp	x4, 445000 <ferror@plt+0x41020>
  41e3d8:	add	x0, x0, #0xf7f
  41e3dc:	add	x1, x1, #0x729
  41e3e0:	add	x3, x3, #0x7c0
  41e3e4:	add	x4, x4, #0x742
  41e3e8:	mov	w2, #0x2b7                 	// #695
  41e3ec:	bl	427628 <ferror@plt+0x23648>
  41e3f0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e3f4:	ldr	x8, [x8, #3408]
  41e3f8:	cbnz	x8, 41e460 <ferror@plt+0x1a480>
  41e3fc:	sub	w8, w0, #0x1
  41e400:	cmp	w8, #0x3
  41e404:	b.hi	41e45c <ferror@plt+0x1a47c>  // b.pmore
  41e408:	adrp	x9, 445000 <ferror@plt+0x41020>
  41e40c:	add	x9, x9, #0x988
  41e410:	adr	x10, 41e420 <ferror@plt+0x1a440>
  41e414:	ldrb	w11, [x9, x8]
  41e418:	add	x10, x10, x11, lsl #2
  41e41c:	br	x10
  41e420:	cmp	x1, #0x0
  41e424:	cset	w8, ne  // ne = any
  41e428:	adrp	x9, 491000 <ferror@plt+0x8d020>
  41e42c:	str	w8, [x9, #1888]
  41e430:	ret
  41e434:	cmp	x1, #0x0
  41e438:	cset	w8, ne  // ne = any
  41e43c:	adrp	x9, 491000 <ferror@plt+0x8d020>
  41e440:	str	w8, [x9, #1892]
  41e444:	ret
  41e448:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e44c:	str	x1, [x8, #1904]
  41e450:	ret
  41e454:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e458:	str	w1, [x8, #1912]
  41e45c:	ret
  41e460:	adrp	x0, 447000 <ferror@plt+0x43020>
  41e464:	adrp	x1, 445000 <ferror@plt+0x41020>
  41e468:	adrp	x2, 445000 <ferror@plt+0x41020>
  41e46c:	add	x0, x0, #0xf7f
  41e470:	add	x1, x1, #0x9c0
  41e474:	add	x2, x2, #0x9ee
  41e478:	b	415dcc <ferror@plt+0x11dec>
  41e47c:	sub	w8, w0, #0x1
  41e480:	cmp	w8, #0x4
  41e484:	b.hi	41e4ac <ferror@plt+0x1a4cc>  // b.pmore
  41e488:	adrp	x9, 445000 <ferror@plt+0x41020>
  41e48c:	add	x9, x9, #0x98c
  41e490:	adr	x10, 41e4a0 <ferror@plt+0x1a4c0>
  41e494:	ldrb	w11, [x9, x8]
  41e498:	add	x10, x10, x11, lsl #2
  41e49c:	br	x10
  41e4a0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e4a4:	ldrsw	x0, [x8, #1888]
  41e4a8:	ret
  41e4ac:	mov	x0, xzr
  41e4b0:	ret
  41e4b4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e4b8:	ldrsw	x0, [x8, #1892]
  41e4bc:	ret
  41e4c0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e4c4:	ldr	x0, [x8, #1904]
  41e4c8:	ret
  41e4cc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e4d0:	ldr	w0, [x8, #1912]
  41e4d4:	ret
  41e4d8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e4dc:	ldr	x8, [x8, #3448]
  41e4e0:	sub	x8, x8, #0x30
  41e4e4:	lsr	x0, x8, #7
  41e4e8:	ret
  41e4ec:	stp	x29, x30, [sp, #-32]!
  41e4f0:	str	x28, [sp, #16]
  41e4f4:	mov	x29, sp
  41e4f8:	sub	sp, sp, #0x200
  41e4fc:	cbz	x2, 41e58c <ferror@plt+0x1a5ac>
  41e500:	cmp	w0, #0x6
  41e504:	str	wzr, [x2]
  41e508:	b.ne	41e5a8 <ferror@plt+0x1a5c8>  // b.any
  41e50c:	adrp	x9, 491000 <ferror@plt+0x8d020>
  41e510:	add	x9, x9, #0xd78
  41e514:	ldr	x10, [x9, #64]
  41e518:	lsl	x8, x1, #4
  41e51c:	add	x8, x8, #0x10
  41e520:	str	x8, [sp]
  41e524:	ldr	w11, [x10, x1, lsl #2]
  41e528:	add	w8, w1, #0x1
  41e52c:	ldr	x9, [x9]
  41e530:	mov	w12, #0xa0                  	// #160
  41e534:	str	x11, [sp, #8]
  41e538:	add	x11, x8, w8, uxtw #2
  41e53c:	lsl	x11, x11, #4
  41e540:	cmp	x11, #0xa0
  41e544:	csel	x11, x11, x12, hi  // hi = pmore
  41e548:	ldr	w10, [x10, w1, uxtw #2]
  41e54c:	udiv	x9, x9, x11
  41e550:	cmp	x9, #0x4
  41e554:	mov	w11, #0x4                   	// #4
  41e558:	csel	x9, x9, x11, hi  // hi = pmore
  41e55c:	cbnz	w10, 41e5bc <ferror@plt+0x1a5dc>
  41e560:	and	x8, x9, #0xffffffff
  41e564:	mov	w9, #0x3                   	// #3
  41e568:	mov	x0, sp
  41e56c:	mov	w1, #0x18                  	// #24
  41e570:	str	x8, [sp, #16]
  41e574:	str	w9, [x2]
  41e578:	bl	420a0c <ferror@plt+0x1ca2c>
  41e57c:	add	sp, sp, #0x200
  41e580:	ldr	x28, [sp, #16]
  41e584:	ldp	x29, x30, [sp], #32
  41e588:	ret
  41e58c:	adrp	x0, 447000 <ferror@plt+0x43020>
  41e590:	adrp	x1, 445000 <ferror@plt+0x41020>
  41e594:	adrp	x2, 445000 <ferror@plt+0x41020>
  41e598:	add	x0, x0, #0xf7f
  41e59c:	add	x1, x1, #0xa01
  41e5a0:	add	x2, x2, #0xa41
  41e5a4:	bl	415dcc <ferror@plt+0x11dec>
  41e5a8:	mov	x0, xzr
  41e5ac:	add	sp, sp, #0x200
  41e5b0:	ldr	x28, [sp, #16]
  41e5b4:	ldp	x29, x30, [sp], #32
  41e5b8:	ret
  41e5bc:	lsl	x8, x8, #4
  41e5c0:	lsl	w10, w10, #6
  41e5c4:	udiv	x8, x10, x8
  41e5c8:	cmp	w9, w8
  41e5cc:	csel	x9, x9, x8, hi  // hi = pmore
  41e5d0:	b	41e560 <ferror@plt+0x1a580>
  41e5d4:	sub	sp, sp, #0x80
  41e5d8:	stp	x29, x30, [sp, #48]
  41e5dc:	stp	x26, x25, [sp, #64]
  41e5e0:	stp	x24, x23, [sp, #80]
  41e5e4:	stp	x22, x21, [sp, #96]
  41e5e8:	stp	x20, x19, [sp, #112]
  41e5ec:	add	x29, sp, #0x30
  41e5f0:	mov	x19, x0
  41e5f4:	bl	41eacc <ferror@plt+0x1aaec>
  41e5f8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e5fc:	ldr	x8, [x8, #3488]
  41e600:	add	x22, x19, #0xf
  41e604:	and	x20, x22, #0xfffffffffffffff0
  41e608:	cmp	x8, x20
  41e60c:	b.cc	41e664 <ferror@plt+0x1a684>  // b.lo, b.ul, b.last
  41e610:	cbz	x20, 41e664 <ferror@plt+0x1a684>
  41e614:	ldr	x8, [x0]
  41e618:	lsr	x25, x22, #4
  41e61c:	sub	w9, w25, #0x1
  41e620:	lsl	x11, x9, #4
  41e624:	ldr	x10, [x8, x11]
  41e628:	cbz	x10, 41e6fc <ferror@plt+0x1a71c>
  41e62c:	mov	x11, x10
  41e630:	ldr	x12, [x11, #8]!
  41e634:	add	x8, x8, x9, lsl #4
  41e638:	cmp	x12, #0x0
  41e63c:	csel	x20, x10, x12, eq  // eq = none
  41e640:	ldr	x10, [x20]
  41e644:	csel	x9, x8, x11, eq  // eq = none
  41e648:	str	x10, [x9]
  41e64c:	ldr	x9, [x8, #8]!
  41e650:	cbz	x9, 41e694 <ferror@plt+0x1a6b4>
  41e654:	sub	x9, x9, #0x1
  41e658:	str	x9, [x8]
  41e65c:	cbnz	x20, 41e698 <ferror@plt+0x1a6b8>
  41e660:	b	41e6a4 <ferror@plt+0x1a6c4>
  41e664:	cbz	x20, 41e688 <ferror@plt+0x1a6a8>
  41e668:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e66c:	ldr	w8, [x8, #3456]
  41e670:	cbnz	w8, 41e688 <ferror@plt+0x1a6a8>
  41e674:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e678:	ldr	x8, [x8, #3448]
  41e67c:	sub	x8, x8, #0x30
  41e680:	cmp	x20, x8, lsr #3
  41e684:	b.ls	41e6c4 <ferror@plt+0x1a6e4>  // b.plast
  41e688:	mov	x0, x19
  41e68c:	bl	414b40 <ferror@plt+0x10b60>
  41e690:	mov	x20, x0
  41e694:	cbz	x20, 41e6a4 <ferror@plt+0x1a6c4>
  41e698:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e69c:	ldr	w8, [x8, #3464]
  41e6a0:	cbnz	w8, 41e78c <ferror@plt+0x1a7ac>
  41e6a4:	mov	x0, x20
  41e6a8:	ldp	x20, x19, [sp, #112]
  41e6ac:	ldp	x22, x21, [sp, #96]
  41e6b0:	ldp	x24, x23, [sp, #80]
  41e6b4:	ldp	x26, x25, [sp, #64]
  41e6b8:	ldp	x29, x30, [sp, #48]
  41e6bc:	add	sp, sp, #0x80
  41e6c0:	ret
  41e6c4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e6c8:	ldr	w8, [x8, #3460]
  41e6cc:	cbz	w8, 41e614 <ferror@plt+0x1a634>
  41e6d0:	adrp	x21, 491000 <ferror@plt+0x8d020>
  41e6d4:	add	x21, x21, #0xdd0
  41e6d8:	mov	x0, x21
  41e6dc:	bl	432588 <ferror@plt+0x2e5a8>
  41e6e0:	mov	x0, x20
  41e6e4:	bl	41ed60 <ferror@plt+0x1ad80>
  41e6e8:	mov	x20, x0
  41e6ec:	mov	x0, x21
  41e6f0:	bl	432634 <ferror@plt+0x2e654>
  41e6f4:	cbnz	x20, 41e698 <ferror@plt+0x1a6b8>
  41e6f8:	b	41e6a4 <ferror@plt+0x1a6c4>
  41e6fc:	ldr	q0, [x8, x11]
  41e700:	stur	q0, [x29, #-16]
  41e704:	ldr	x10, [x0, #8]
  41e708:	ldr	q0, [x10, x11]
  41e70c:	str	q0, [x8, x11]
  41e710:	ldr	x8, [x0, #8]
  41e714:	ldur	q0, [x29, #-16]
  41e718:	str	q0, [x8, x11]
  41e71c:	ldr	x8, [x0]
  41e720:	add	x12, x8, x11
  41e724:	ldr	x10, [x12]
  41e728:	cbnz	x10, 41e62c <ferror@plt+0x1a64c>
  41e72c:	add	x24, x8, x9, lsl #4
  41e730:	adrp	x23, 491000 <ferror@plt+0x8d020>
  41e734:	stp	x12, x0, [sp, #8]
  41e738:	str	xzr, [x24, #8]!
  41e73c:	add	x23, x23, #0xda8
  41e740:	ldr	x21, [x23, #16]
  41e744:	mov	x0, x23
  41e748:	str	x11, [sp, #24]
  41e74c:	mov	x20, x9
  41e750:	bl	4326a8 <ferror@plt+0x2e6c8>
  41e754:	cbz	w0, 41e920 <ferror@plt+0x1a940>
  41e758:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e75c:	ldr	w9, [x8, #3520]
  41e760:	sub	w10, w9, #0x1
  41e764:	cmn	w9, #0xb
  41e768:	str	w10, [x8, #3520]
  41e76c:	b.gt	41e95c <ferror@plt+0x1a97c>
  41e770:	str	wzr, [x8, #3520]
  41e774:	lsl	x8, x20, #2
  41e778:	ldr	w9, [x21, x8]
  41e77c:	subs	w9, w9, #0x1
  41e780:	csel	w9, wzr, w9, cc  // cc = lo, ul, last
  41e784:	str	w9, [x21, x8]
  41e788:	b	41e95c <ferror@plt+0x1a97c>
  41e78c:	adrp	x21, 491000 <ferror@plt+0x8d020>
  41e790:	add	x21, x21, #0xd60
  41e794:	mov	x0, x21
  41e798:	bl	432588 <ferror@plt+0x2e5a8>
  41e79c:	ldr	x21, [x21, #8]
  41e7a0:	cbnz	x21, 41e7c0 <ferror@plt+0x1a7e0>
  41e7a4:	mov	w0, #0xffd                 	// #4093
  41e7a8:	mov	w1, #0x8                   	// #8
  41e7ac:	bl	403940 <calloc@plt>
  41e7b0:	mov	x21, x0
  41e7b4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e7b8:	str	x0, [x8, #3432]
  41e7bc:	cbz	x0, 41eaac <ferror@plt+0x1aacc>
  41e7c0:	mov	x8, #0x7423                	// #29731
  41e7c4:	movk	x8, #0x2b11, lsl #16
  41e7c8:	movk	x8, #0x42cf, lsl #32
  41e7cc:	mov	x9, #0xf33                 	// #3891
  41e7d0:	movk	x8, #0x2034, lsl #48
  41e7d4:	movk	x9, #0xb051, lsl #16
  41e7d8:	movk	x9, #0x901, lsl #32
  41e7dc:	umulh	x8, x20, x8
  41e7e0:	movk	x9, #0x30, lsl #48
  41e7e4:	lsr	x8, x8, #17
  41e7e8:	umulh	x9, x8, x9
  41e7ec:	sub	x10, x8, x9
  41e7f0:	add	x9, x9, x10, lsr #1
  41e7f4:	lsr	x9, x9, #11
  41e7f8:	mov	w10, #0xffd                 	// #4093
  41e7fc:	msub	x22, x9, x10, x8
  41e800:	ldr	x0, [x21, x22, lsl #3]
  41e804:	cbnz	x0, 41e81c <ferror@plt+0x1a83c>
  41e808:	mov	w0, #0x1ff                 	// #511
  41e80c:	mov	w1, #0x10                  	// #16
  41e810:	bl	403940 <calloc@plt>
  41e814:	str	x0, [x21, x22, lsl #3]
  41e818:	cbz	x0, 41eaac <ferror@plt+0x1aacc>
  41e81c:	mov	x8, #0x403                 	// #1027
  41e820:	movk	x8, #0x1008, lsl #16
  41e824:	movk	x8, #0x4020, lsl #32
  41e828:	movk	x8, #0x80, lsl #48
  41e82c:	umulh	x8, x20, x8
  41e830:	sub	x9, x20, x8
  41e834:	add	x8, x8, x9, lsr #1
  41e838:	lsr	x8, x8, #8
  41e83c:	sub	x8, x8, x8, lsl #9
  41e840:	add	x8, x20, x8
  41e844:	add	x23, x0, x8, lsl #4
  41e848:	ldr	x0, [x23]
  41e84c:	mov	x22, x23
  41e850:	ldr	w8, [x22, #8]!
  41e854:	mov	x21, x0
  41e858:	cbz	w8, 41e8a8 <ferror@plt+0x1a8c8>
  41e85c:	mov	w9, wzr
  41e860:	mov	w10, w8
  41e864:	add	w11, w10, w9
  41e868:	lsr	w12, w11, #1
  41e86c:	add	x21, x0, w12, uxtw #4
  41e870:	ldr	x13, [x21]
  41e874:	cmp	x13, x20
  41e878:	cset	w11, ne  // ne = any
  41e87c:	csinv	w11, w11, wzr, ls  // ls = plast
  41e880:	cbz	w11, 41e8a8 <ferror@plt+0x1a8c8>
  41e884:	cmp	x13, x20
  41e888:	csel	w10, w12, w10, hi  // hi = pmore
  41e88c:	csinc	w9, w9, w12, hi  // hi = pmore
  41e890:	cmp	w9, w10
  41e894:	b.cc	41e864 <ferror@plt+0x1a884>  // b.lo, b.ul, b.last
  41e898:	cmp	w11, #0x0
  41e89c:	b.le	41e8a8 <ferror@plt+0x1a8c8>
  41e8a0:	add	x21, x21, #0x10
  41e8a4:	b	41e8ac <ferror@plt+0x1a8cc>
  41e8a8:	cbz	x21, 41e8c4 <ferror@plt+0x1a8e4>
  41e8ac:	add	x9, x0, x8, lsl #4
  41e8b0:	cmp	x21, x9
  41e8b4:	b.cs	41e8c4 <ferror@plt+0x1a8e4>  // b.hs, b.nlast
  41e8b8:	ldr	x9, [x21]
  41e8bc:	cmp	x9, x20
  41e8c0:	b.eq	41e90c <ferror@plt+0x1a92c>  // b.none
  41e8c4:	sub	x9, x21, x0
  41e8c8:	lsr	x24, x9, #4
  41e8cc:	cmp	w8, w24
  41e8d0:	b.cc	41eab8 <ferror@plt+0x1aad8>  // b.lo, b.ul, b.last
  41e8d4:	lsl	w8, w8, #4
  41e8d8:	add	w1, w8, #0x10
  41e8dc:	bl	4039c0 <realloc@plt>
  41e8e0:	str	x0, [x23]
  41e8e4:	cbz	x0, 41eaac <ferror@plt+0x1aacc>
  41e8e8:	ldr	w23, [x22]
  41e8ec:	add	x21, x0, w24, uxtw #4
  41e8f0:	add	x0, x21, #0x10
  41e8f4:	mov	x1, x21
  41e8f8:	sub	w8, w23, w24
  41e8fc:	lsl	x2, x8, #4
  41e900:	bl	4034c0 <memmove@plt>
  41e904:	add	w8, w23, #0x1
  41e908:	str	w8, [x22]
  41e90c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41e910:	add	x0, x0, #0xd60
  41e914:	stp	x20, x19, [x21]
  41e918:	bl	432634 <ferror@plt+0x2e654>
  41e91c:	b	41e6a4 <ferror@plt+0x1a6c4>
  41e920:	mov	x0, x23
  41e924:	bl	432588 <ferror@plt+0x2e5a8>
  41e928:	ldr	w8, [x23, #24]
  41e92c:	add	w9, w8, #0x1
  41e930:	str	w9, [x23, #24]
  41e934:	tbnz	w8, #31, 41e95c <ferror@plt+0x1a97c>
  41e938:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e93c:	lsl	x9, x20, #2
  41e940:	str	wzr, [x8, #3520]
  41e944:	ldr	w8, [x21, x9]
  41e948:	add	w10, w8, #0x1
  41e94c:	cmp	w10, #0x100
  41e950:	mov	w10, #0x100                 	// #256
  41e954:	csinc	w8, w10, w8, cs  // cs = hs, nlast
  41e958:	str	w8, [x21, x9]
  41e95c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41e960:	ldr	x8, [x8, #3504]
  41e964:	ldr	x21, [x8, x20, lsl #3]
  41e968:	cbz	x21, 41e9c8 <ferror@plt+0x1a9e8>
  41e96c:	ldp	x9, x10, [x21]
  41e970:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41e974:	add	x0, x0, #0xda8
  41e978:	ldr	x9, [x9]
  41e97c:	ldr	x11, [x10]
  41e980:	ldr	x9, [x9, #8]
  41e984:	ldr	x11, [x11]
  41e988:	cmp	x9, x21
  41e98c:	str	x9, [x11, #8]
  41e990:	str	x10, [x9, #8]
  41e994:	csel	x9, xzr, x9, eq  // eq = none
  41e998:	str	x9, [x8, x20, lsl #3]
  41e99c:	bl	432634 <ferror@plt+0x2e654>
  41e9a0:	ldr	x8, [x21]
  41e9a4:	ldr	x9, [x8]
  41e9a8:	ldr	x10, [x9]
  41e9ac:	ldr	x11, [x10, #8]
  41e9b0:	str	x11, [x24]
  41e9b4:	str	xzr, [x21, #8]
  41e9b8:	str	xzr, [x9, #8]
  41e9bc:	str	xzr, [x10, #8]
  41e9c0:	str	xzr, [x8, #8]
  41e9c4:	b	41ea7c <ferror@plt+0x1aa9c>
  41e9c8:	adrp	x9, 491000 <ferror@plt+0x8d020>
  41e9cc:	add	x9, x9, #0xd78
  41e9d0:	ubfx	x8, x22, #4, #32
  41e9d4:	ldr	x11, [x9]
  41e9d8:	ldr	x9, [x9, #64]
  41e9dc:	add	x10, x8, w25, uxtw #2
  41e9e0:	lsl	x10, x10, #4
  41e9e4:	cmp	x10, #0xa0
  41e9e8:	mov	w12, #0xa0                  	// #160
  41e9ec:	csel	x12, x10, x12, hi  // hi = pmore
  41e9f0:	ldr	w10, [x9, x20, lsl #2]
  41e9f4:	udiv	x9, x11, x12
  41e9f8:	cmp	x9, #0x4
  41e9fc:	mov	w11, #0x4                   	// #4
  41ea00:	csel	x9, x9, x11, hi  // hi = pmore
  41ea04:	lsl	x22, x8, #4
  41ea08:	cbnz	w10, 41ea98 <ferror@plt+0x1aab8>
  41ea0c:	mov	x0, x23
  41ea10:	and	x25, x9, #0xffffffff
  41ea14:	bl	432634 <ferror@plt+0x2e654>
  41ea18:	add	x0, x23, #0x28
  41ea1c:	bl	432588 <ferror@plt+0x2e5a8>
  41ea20:	mov	x0, x22
  41ea24:	bl	41ed60 <ferror@plt+0x1ad80>
  41ea28:	mov	x21, x0
  41ea2c:	cmp	x25, #0x2
  41ea30:	str	xzr, [x0, #8]
  41ea34:	b.cc	41ea60 <ferror@plt+0x1aa80>  // b.lo, b.ul, b.last
  41ea38:	sub	x23, x25, #0x1
  41ea3c:	mov	x26, x21
  41ea40:	mov	x0, x22
  41ea44:	bl	41ed60 <ferror@plt+0x1ad80>
  41ea48:	str	x0, [x26]
  41ea4c:	subs	x23, x23, #0x1
  41ea50:	mov	x26, x0
  41ea54:	str	xzr, [x0, #8]
  41ea58:	b.ne	41ea40 <ferror@plt+0x1aa60>  // b.any
  41ea5c:	b	41ea68 <ferror@plt+0x1aa88>
  41ea60:	mov	w25, #0x1                   	// #1
  41ea64:	mov	x0, x21
  41ea68:	str	xzr, [x0]
  41ea6c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41ea70:	add	x0, x0, #0xdd0
  41ea74:	bl	432634 <ferror@plt+0x2e654>
  41ea78:	str	x25, [x24]
  41ea7c:	ldr	x8, [sp, #8]
  41ea80:	str	x21, [x8]
  41ea84:	ldp	x8, x9, [sp, #16]
  41ea88:	ldr	x8, [x8]
  41ea8c:	ldr	x10, [x8, x9]
  41ea90:	mov	x9, x20
  41ea94:	b	41e62c <ferror@plt+0x1a64c>
  41ea98:	lsl	w8, w10, #6
  41ea9c:	udiv	x8, x8, x22
  41eaa0:	cmp	w9, w8
  41eaa4:	csel	x9, x9, x8, hi  // hi = pmore
  41eaa8:	b	41ea0c <ferror@plt+0x1aa2c>
  41eaac:	bl	403ee0 <__errno_location@plt>
  41eab0:	ldr	w0, [x0]
  41eab4:	bl	41fea0 <ferror@plt+0x1bec0>
  41eab8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41eabc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41eac0:	add	x0, x0, #0xa52
  41eac4:	add	x1, x1, #0xb95
  41eac8:	bl	41fdc8 <ferror@plt+0x1bde8>
  41eacc:	sub	sp, sp, #0x40
  41ead0:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41ead4:	add	x0, x0, #0x780
  41ead8:	stp	x29, x30, [sp, #32]
  41eadc:	stp	x20, x19, [sp, #48]
  41eae0:	add	x29, sp, #0x20
  41eae4:	bl	432e00 <ferror@plt+0x2ee20>
  41eae8:	mov	x19, x0
  41eaec:	cbz	x0, 41eb04 <ferror@plt+0x1ab24>
  41eaf0:	mov	x0, x19
  41eaf4:	ldp	x20, x19, [sp, #48]
  41eaf8:	ldp	x29, x30, [sp, #32]
  41eafc:	add	sp, sp, #0x40
  41eb00:	ret
  41eb04:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41eb08:	add	x19, x19, #0xd50
  41eb0c:	add	x0, x19, #0x8
  41eb10:	bl	432588 <ferror@plt+0x2e5a8>
  41eb14:	ldr	x8, [x19]
  41eb18:	cbz	x8, 41eb74 <ferror@plt+0x1ab94>
  41eb1c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41eb20:	add	x19, x19, #0xd58
  41eb24:	mov	x0, x19
  41eb28:	bl	432634 <ferror@plt+0x2e654>
  41eb2c:	ldr	x8, [x19, #32]
  41eb30:	mov	x9, #0x7fffff0000          	// #549755748352
  41eb34:	movk	x9, #0xffd0
  41eb38:	mov	w0, #0x10                  	// #16
  41eb3c:	add	x8, x8, x9
  41eb40:	lsr	x20, x8, #7
  41eb44:	ubfx	x8, x8, #7, #32
  41eb48:	bfi	x0, x8, #5, #32
  41eb4c:	bl	414c04 <ferror@plt+0x10c24>
  41eb50:	add	x8, x0, #0x10
  41eb54:	add	x9, x8, w20, uxtw #4
  41eb58:	mov	x19, x0
  41eb5c:	stp	x8, x9, [x0]
  41eb60:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41eb64:	add	x0, x0, #0x780
  41eb68:	mov	x1, x19
  41eb6c:	bl	432ecc <ferror@plt+0x2eeec>
  41eb70:	b	41eaf0 <ferror@plt+0x1ab10>
  41eb74:	mov	w0, #0x1e                  	// #30
  41eb78:	bl	403de0 <sysconf@plt>
  41eb7c:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41eb80:	cmp	x0, #0x1ff
  41eb84:	str	x0, [x20, #3408]
  41eb88:	b.ls	41ed38 <ferror@plt+0x1ad58>  // b.plast
  41eb8c:	sub	x8, x0, #0x1
  41eb90:	mov	x19, x0
  41eb94:	tst	x0, x8
  41eb98:	b.ne	41ed4c <ferror@plt+0x1ad6c>  // b.any
  41eb9c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41eba0:	add	x8, x8, #0x760
  41eba4:	ldp	q0, q1, [x8]
  41eba8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41ebac:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ebb0:	add	x8, x8, #0xd80
  41ebb4:	add	x0, x0, #0xade
  41ebb8:	stp	q0, q1, [x8]
  41ebbc:	bl	403ef0 <getenv@plt>
  41ebc0:	cbz	x0, 41ec04 <ferror@plt+0x1ac24>
  41ebc4:	adrp	x8, 445000 <ferror@plt+0x41020>
  41ebc8:	add	x8, x8, #0x998
  41ebcc:	ldp	q0, q1, [x8]
  41ebd0:	mov	x1, sp
  41ebd4:	mov	w2, #0x2                   	// #2
  41ebd8:	stp	q0, q1, [sp]
  41ebdc:	bl	43d8e4 <ferror@plt+0x39904>
  41ebe0:	tbz	w0, #0, 41ebf0 <ferror@plt+0x1ac10>
  41ebe4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41ebe8:	mov	w9, #0x1                   	// #1
  41ebec:	str	w9, [x8, #3456]
  41ebf0:	tbz	w0, #1, 41ec00 <ferror@plt+0x1ac20>
  41ebf4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41ebf8:	mov	w9, #0x1                   	// #1
  41ebfc:	str	w9, [x8, #3464]
  41ec00:	ldr	x19, [x20, #3408]
  41ec04:	adrp	x9, 491000 <ferror@plt+0x8d020>
  41ec08:	add	x9, x9, #0xd70
  41ec0c:	ldr	w10, [x9, #16]
  41ec10:	cmp	x19, #0x2, lsl #12
  41ec14:	mov	w8, #0x2000                	// #8192
  41ec18:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41ec1c:	csel	x8, x19, x8, hi  // hi = pmore
  41ec20:	mov	w11, #0x80                  	// #128
  41ec24:	add	x20, x20, #0xd78
  41ec28:	stp	x11, x8, [x9]
  41ec2c:	cbz	w10, 41ec44 <ferror@plt+0x1ac64>
  41ec30:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41ec34:	add	x8, x8, #0xdb0
  41ec38:	str	xzr, [x8, #40]
  41ec3c:	stp	xzr, xzr, [x8]
  41ec40:	b	41ec88 <ferror@plt+0x1aca8>
  41ec44:	sub	x8, x8, #0x30
  41ec48:	lsr	x0, x8, #7
  41ec4c:	mov	w1, #0x4                   	// #4
  41ec50:	bl	414e30 <ferror@plt+0x10e50>
  41ec54:	ldr	x8, [x20]
  41ec58:	str	x0, [x20, #64]
  41ec5c:	mov	w1, #0x8                   	// #8
  41ec60:	sub	x8, x8, #0x30
  41ec64:	lsr	x0, x8, #7
  41ec68:	bl	414e30 <ferror@plt+0x10e50>
  41ec6c:	ldr	x8, [x20]
  41ec70:	str	x0, [x20, #56]
  41ec74:	mov	w1, #0x8                   	// #8
  41ec78:	sub	x8, x8, #0x30
  41ec7c:	lsr	x0, x8, #7
  41ec80:	bl	414e30 <ferror@plt+0x10e50>
  41ec84:	str	x0, [x20, #96]
  41ec88:	adrp	x19, 491000 <ferror@plt+0x8d020>
  41ec8c:	add	x19, x19, #0xda8
  41ec90:	mov	x0, x19
  41ec94:	bl	4324cc <ferror@plt+0x2e4ec>
  41ec98:	adrp	x8, 445000 <ferror@plt+0x41020>
  41ec9c:	ldr	d0, [x8, #2488]
  41eca0:	add	x0, x19, #0x28
  41eca4:	str	wzr, [x19, #32]
  41eca8:	str	d0, [x19, #24]
  41ecac:	bl	4324cc <ferror@plt+0x2e4ec>
  41ecb0:	ldr	w8, [x19, #28]
  41ecb4:	str	wzr, [x19, #56]
  41ecb8:	cmp	w8, #0x7
  41ecbc:	b.cc	41ed08 <ferror@plt+0x1ad28>  // b.lo, b.ul, b.last
  41ecc0:	mov	x0, sp
  41ecc4:	bl	4115c0 <ferror@plt+0xd5e0>
  41ecc8:	ldr	x9, [sp, #8]
  41eccc:	mov	x11, #0xf7cf                	// #63439
  41ecd0:	movk	x11, #0xe353, lsl #16
  41ecd4:	movk	x11, #0x9ba5, lsl #32
  41ecd8:	ldr	w8, [sp]
  41ecdc:	movk	x11, #0x20c4, lsl #48
  41ece0:	smulh	x9, x9, x11
  41ece4:	lsr	x11, x9, #63
  41ece8:	lsr	x9, x9, #7
  41ecec:	mov	w10, #0x3e8                 	// #1000
  41ecf0:	adrp	x12, 491000 <ferror@plt+0x8d020>
  41ecf4:	add	w9, w9, w11
  41ecf8:	add	x12, x12, #0xdc4
  41ecfc:	madd	w8, w8, w10, w9
  41ed00:	stp	wzr, w8, [x12]
  41ed04:	b	41ed14 <ferror@plt+0x1ad34>
  41ed08:	add	w8, w8, #0x1
  41ed0c:	adrp	x9, 491000 <ferror@plt+0x8d020>
  41ed10:	str	w8, [x9, #3524]
  41ed14:	ldr	x8, [x20]
  41ed18:	ldp	w9, w10, [x20, #8]
  41ed1c:	sub	x8, x8, #0x30
  41ed20:	orr	w9, w10, w9
  41ed24:	lsr	x8, x8, #3
  41ed28:	cmp	w9, #0x0
  41ed2c:	csel	x8, x8, xzr, eq  // eq = none
  41ed30:	str	x8, [x20, #40]
  41ed34:	b	41eb1c <ferror@plt+0x1ab3c>
  41ed38:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ed3c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41ed40:	add	x0, x0, #0xa52
  41ed44:	add	x1, x1, #0xa67
  41ed48:	bl	41fdc8 <ferror@plt+0x1bde8>
  41ed4c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ed50:	adrp	x1, 445000 <ferror@plt+0x41020>
  41ed54:	add	x0, x0, #0xa52
  41ed58:	add	x1, x1, #0xa8b
  41ed5c:	bl	41fdc8 <ferror@plt+0x1bde8>
  41ed60:	stp	x29, x30, [sp, #-64]!
  41ed64:	str	x23, [sp, #16]
  41ed68:	adrp	x23, 491000 <ferror@plt+0x8d020>
  41ed6c:	ldr	x8, [x23, #3544]
  41ed70:	lsr	x9, x0, #4
  41ed74:	stp	x22, x21, [sp, #32]
  41ed78:	stp	x20, x19, [sp, #48]
  41ed7c:	sub	w22, w9, #0x1
  41ed80:	ldr	x9, [x8, w22, uxtw #3]
  41ed84:	mov	x19, x0
  41ed88:	mov	x29, sp
  41ed8c:	cbz	x9, 41ed98 <ferror@plt+0x1adb8>
  41ed90:	ldr	x0, [x9]
  41ed94:	cbnz	x0, 41eeb0 <ferror@plt+0x1aed0>
  41ed98:	lsl	x8, x19, #3
  41ed9c:	adrp	x10, 491000 <ferror@plt+0x8d020>
  41eda0:	add	x8, x8, #0x2f
  41eda4:	ldr	x10, [x10, #3440]
  41eda8:	clz	x8, x8
  41edac:	mov	w9, #0x2                   	// #2
  41edb0:	eor	w8, w8, #0x3f
  41edb4:	lsl	w8, w9, w8
  41edb8:	sxtw	x8, w8
  41edbc:	cmp	x10, x8
  41edc0:	csel	x20, x8, x10, cc  // cc = lo, ul, last
  41edc4:	sub	x21, x20, #0x10
  41edc8:	add	x0, x29, #0x18
  41edcc:	mov	x1, x20
  41edd0:	mov	x2, x21
  41edd4:	str	xzr, [x29, #24]
  41edd8:	bl	403920 <posix_memalign@plt>
  41eddc:	ldr	x9, [x29, #24]
  41ede0:	cbz	x9, 41eeec <ferror@plt+0x1af0c>
  41ede4:	udiv	x8, x9, x20
  41ede8:	msub	x8, x8, x20, x9
  41edec:	cbnz	x8, 41ef18 <ferror@plt+0x1af38>
  41edf0:	add	x8, x9, x20
  41edf4:	str	xzr, [x8, #-48]!
  41edf8:	sub	x11, x8, x9
  41edfc:	udiv	x10, x11, x19
  41ee00:	msub	x11, x10, x19, x11
  41ee04:	str	wzr, [x8, #8]
  41ee08:	cbz	x11, 41ee30 <ferror@plt+0x1ae50>
  41ee0c:	adrp	x12, 491000 <ferror@plt+0x8d020>
  41ee10:	add	x12, x12, #0xd98
  41ee14:	ldr	w13, [x12, #72]
  41ee18:	ldr	w14, [x12]
  41ee1c:	lsl	x15, x13, #4
  41ee20:	add	w13, w14, w13
  41ee24:	udiv	x14, x15, x11
  41ee28:	msub	x11, x14, x11, x15
  41ee2c:	str	w13, [x12, #72]
  41ee30:	add	x9, x9, x11
  41ee34:	subs	x10, x10, #0x1
  41ee38:	str	x9, [x8]
  41ee3c:	b.eq	41ee7c <ferror@plt+0x1ae9c>  // b.none
  41ee40:	mov	w11, #0x1                   	// #1
  41ee44:	add	x12, x9, x19
  41ee48:	cmp	x10, w11, uxtw
  41ee4c:	add	w11, w11, #0x1
  41ee50:	str	x12, [x9]
  41ee54:	mov	x9, x12
  41ee58:	b.hi	41ee44 <ferror@plt+0x1ae64>  // b.pmore
  41ee5c:	str	xzr, [x12]
  41ee60:	ldr	x9, [x23, #3544]
  41ee64:	ldr	x10, [x9, x22, lsl #3]
  41ee68:	cbz	x10, 41ee90 <ferror@plt+0x1aeb0>
  41ee6c:	ldr	x11, [x10, #24]
  41ee70:	str	x8, [x10, #24]
  41ee74:	str	x8, [x11, #16]
  41ee78:	b	41ee98 <ferror@plt+0x1aeb8>
  41ee7c:	mov	x12, x9
  41ee80:	str	xzr, [x12]
  41ee84:	ldr	x9, [x23, #3544]
  41ee88:	ldr	x10, [x9, x22, lsl #3]
  41ee8c:	cbnz	x10, 41ee6c <ferror@plt+0x1ae8c>
  41ee90:	mov	x10, x8
  41ee94:	mov	x11, x8
  41ee98:	stp	x10, x11, [x8, #16]
  41ee9c:	lsl	x10, x22, #3
  41eea0:	str	x8, [x9, x10]
  41eea4:	ldr	x8, [x23, #3544]
  41eea8:	ldr	x9, [x8, x10]
  41eeac:	ldr	x0, [x9]
  41eeb0:	ldr	x10, [x0]
  41eeb4:	str	x10, [x9]
  41eeb8:	ldr	x9, [x8, x22, lsl #3]
  41eebc:	ldr	w10, [x9, #8]
  41eec0:	ldr	x11, [x9]
  41eec4:	add	w10, w10, #0x1
  41eec8:	str	w10, [x9, #8]
  41eecc:	cbnz	x11, 41eed8 <ferror@plt+0x1aef8>
  41eed0:	ldr	x9, [x9, #16]
  41eed4:	str	x9, [x8, x22, lsl #3]
  41eed8:	ldp	x20, x19, [sp, #48]
  41eedc:	ldp	x22, x21, [sp, #32]
  41eee0:	ldr	x23, [sp, #16]
  41eee4:	ldp	x29, x30, [sp], #64
  41eee8:	ret
  41eeec:	mov	w19, w0
  41eef0:	bl	403ee0 <__errno_location@plt>
  41eef4:	str	w19, [x0]
  41eef8:	mov	w0, w19
  41eefc:	bl	403a00 <strerror@plt>
  41ef00:	mov	x3, x0
  41ef04:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ef08:	add	x0, x0, #0xb01
  41ef0c:	mov	w1, w21
  41ef10:	mov	w2, w20
  41ef14:	bl	41fdc8 <ferror@plt+0x1bde8>
  41ef18:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ef1c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41ef20:	add	x0, x0, #0xa52
  41ef24:	add	x1, x1, #0xb32
  41ef28:	bl	41fdc8 <ferror@plt+0x1bde8>
  41ef2c:	stp	x29, x30, [sp, #-32]!
  41ef30:	stp	x20, x19, [sp, #16]
  41ef34:	mov	x29, sp
  41ef38:	mov	x19, x0
  41ef3c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  41ef40:	mov	x20, x0
  41ef44:	cbz	x0, 41ef58 <ferror@plt+0x1af78>
  41ef48:	mov	x0, x20
  41ef4c:	mov	w1, wzr
  41ef50:	mov	x2, x19
  41ef54:	bl	4038d0 <memset@plt>
  41ef58:	mov	x0, x20
  41ef5c:	ldp	x20, x19, [sp, #16]
  41ef60:	ldp	x29, x30, [sp], #32
  41ef64:	ret
  41ef68:	stp	x29, x30, [sp, #-48]!
  41ef6c:	str	x21, [sp, #16]
  41ef70:	stp	x20, x19, [sp, #32]
  41ef74:	mov	x29, sp
  41ef78:	mov	x20, x1
  41ef7c:	mov	x19, x0
  41ef80:	bl	41e5d4 <ferror@plt+0x1a5f4>
  41ef84:	mov	x21, x0
  41ef88:	cbz	x0, 41ef9c <ferror@plt+0x1afbc>
  41ef8c:	mov	x0, x21
  41ef90:	mov	x1, x20
  41ef94:	mov	x2, x19
  41ef98:	bl	4034a0 <memcpy@plt>
  41ef9c:	mov	x0, x21
  41efa0:	ldp	x20, x19, [sp, #32]
  41efa4:	ldr	x21, [sp, #16]
  41efa8:	ldp	x29, x30, [sp], #48
  41efac:	ret
  41efb0:	sub	sp, sp, #0x50
  41efb4:	stp	x29, x30, [sp, #16]
  41efb8:	stp	x22, x21, [sp, #48]
  41efbc:	stp	x20, x19, [sp, #64]
  41efc0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41efc4:	ldr	x8, [x8, #3488]
  41efc8:	add	x22, x0, #0xf
  41efcc:	and	x20, x22, #0xfffffffffffffff0
  41efd0:	mov	x21, x0
  41efd4:	cmp	x8, x20
  41efd8:	mov	x19, x1
  41efdc:	str	x23, [sp, #32]
  41efe0:	add	x29, sp, #0x10
  41efe4:	b.cc	41f0b0 <ferror@plt+0x1b0d0>  // b.lo, b.ul, b.last
  41efe8:	cbz	x20, 41f0b0 <ferror@plt+0x1b0d0>
  41efec:	mov	w23, #0x1                   	// #1
  41eff0:	cbz	x19, 41f098 <ferror@plt+0x1b0b8>
  41eff4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41eff8:	ldr	w8, [x8, #3464]
  41effc:	cbnz	w8, 41f0f8 <ferror@plt+0x1b118>
  41f000:	cmp	w23, #0x1
  41f004:	b.ne	41f10c <ferror@plt+0x1b12c>  // b.any
  41f008:	bl	41eacc <ferror@plt+0x1aaec>
  41f00c:	adrp	x9, 491000 <ferror@plt+0x8d020>
  41f010:	ldr	x10, [x0, #8]
  41f014:	add	x9, x9, #0xd78
  41f018:	lsr	x11, x22, #4
  41f01c:	ubfx	x8, x22, #4, #32
  41f020:	ldr	x14, [x9, #64]
  41f024:	sub	w22, w11, #0x1
  41f028:	ldr	x13, [x9]
  41f02c:	add	x11, x8, w11, uxtw #2
  41f030:	lsl	x11, x11, #4
  41f034:	mov	w12, #0xa0                  	// #160
  41f038:	cmp	x11, #0xa0
  41f03c:	add	x15, x10, w22, uxtw #4
  41f040:	csel	x11, x11, x12, hi  // hi = pmore
  41f044:	ldr	x12, [x15, #8]
  41f048:	ldr	w14, [x14, w22, uxtw #2]
  41f04c:	udiv	x13, x13, x11
  41f050:	cmp	x13, #0x4
  41f054:	mov	w15, #0x4                   	// #4
  41f058:	mov	x21, x0
  41f05c:	csel	x13, x13, x15, hi  // hi = pmore
  41f060:	cbnz	w14, 41f158 <ferror@plt+0x1b178>
  41f064:	cmp	x12, w13, uxtw
  41f068:	b.cs	41f174 <ferror@plt+0x1b194>  // b.hs, b.nlast
  41f06c:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  41f070:	ldr	w8, [x8, #8]
  41f074:	cbnz	w8, 41f1e4 <ferror@plt+0x1b204>
  41f078:	ldr	x8, [x21, #8]
  41f07c:	str	xzr, [x19, #8]
  41f080:	add	x8, x8, x22, lsl #4
  41f084:	ldr	x9, [x8]
  41f088:	str	x9, [x19]
  41f08c:	ldr	x9, [x8, #8]
  41f090:	add	x9, x9, #0x1
  41f094:	stp	x19, x9, [x8]
  41f098:	ldp	x20, x19, [sp, #64]
  41f09c:	ldp	x22, x21, [sp, #48]
  41f0a0:	ldr	x23, [sp, #32]
  41f0a4:	ldp	x29, x30, [sp, #16]
  41f0a8:	add	sp, sp, #0x50
  41f0ac:	ret
  41f0b0:	mov	w23, wzr
  41f0b4:	cbz	x20, 41eff0 <ferror@plt+0x1b010>
  41f0b8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f0bc:	ldr	w8, [x8, #3456]
  41f0c0:	cbnz	w8, 41eff0 <ferror@plt+0x1b010>
  41f0c4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f0c8:	ldr	x8, [x8, #3448]
  41f0cc:	sub	x8, x8, #0x30
  41f0d0:	cmp	x20, x8, lsr #3
  41f0d4:	b.ls	41f0e0 <ferror@plt+0x1b100>  // b.plast
  41f0d8:	mov	w23, wzr
  41f0dc:	b	41eff0 <ferror@plt+0x1b010>
  41f0e0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f0e4:	ldr	w8, [x8, #3460]
  41f0e8:	cmp	w8, #0x0
  41f0ec:	mov	w8, #0x1                   	// #1
  41f0f0:	cinc	w23, w8, ne  // ne = any
  41f0f4:	b	41eff0 <ferror@plt+0x1b010>
  41f0f8:	mov	x0, x19
  41f0fc:	mov	x1, x21
  41f100:	bl	41f260 <ferror@plt+0x1b280>
  41f104:	cbnz	w0, 41f000 <ferror@plt+0x1b020>
  41f108:	bl	403aa0 <abort@plt>
  41f10c:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  41f110:	ldr	w8, [x8, #8]
  41f114:	cmp	w23, #0x2
  41f118:	b.ne	41f1f8 <ferror@plt+0x1b218>  // b.any
  41f11c:	cbnz	w8, 41f238 <ferror@plt+0x1b258>
  41f120:	adrp	x21, 491000 <ferror@plt+0x8d020>
  41f124:	add	x21, x21, #0xdd0
  41f128:	mov	x0, x21
  41f12c:	bl	432588 <ferror@plt+0x2e5a8>
  41f130:	mov	x0, x20
  41f134:	mov	x1, x19
  41f138:	bl	41f500 <ferror@plt+0x1b520>
  41f13c:	mov	x0, x21
  41f140:	ldp	x20, x19, [sp, #64]
  41f144:	ldp	x22, x21, [sp, #48]
  41f148:	ldr	x23, [sp, #32]
  41f14c:	ldp	x29, x30, [sp, #16]
  41f150:	add	sp, sp, #0x50
  41f154:	b	432634 <ferror@plt+0x2e654>
  41f158:	lsl	x15, x8, #4
  41f15c:	lsl	w14, w14, #6
  41f160:	udiv	x14, x14, x15
  41f164:	cmp	w13, w14
  41f168:	csel	x13, x13, x14, hi  // hi = pmore
  41f16c:	cmp	x12, w13, uxtw
  41f170:	b.cc	41f06c <ferror@plt+0x1b08c>  // b.lo, b.ul, b.last
  41f174:	ldr	x12, [x21]
  41f178:	lsl	x13, x22, #4
  41f17c:	ldr	q0, [x12, x13]
  41f180:	str	q0, [sp]
  41f184:	ldr	q0, [x10, x13]
  41f188:	str	q0, [x12, x13]
  41f18c:	ldr	x10, [x21, #8]
  41f190:	ldr	q0, [sp]
  41f194:	str	q0, [x10, x13]
  41f198:	ldr	x10, [x21, #8]
  41f19c:	ldr	x12, [x9, #64]
  41f1a0:	ldr	x9, [x9]
  41f1a4:	add	x13, x10, x13
  41f1a8:	ldr	w12, [x12, x22, lsl #2]
  41f1ac:	ldr	x2, [x13, #8]
  41f1b0:	udiv	x9, x9, x11
  41f1b4:	cmp	x9, #0x4
  41f1b8:	mov	w11, #0x4                   	// #4
  41f1bc:	csel	x9, x9, x11, hi  // hi = pmore
  41f1c0:	cbnz	w12, 41f218 <ferror@plt+0x1b238>
  41f1c4:	cmp	x2, w9, uxtw
  41f1c8:	b.cc	41f06c <ferror@plt+0x1b08c>  // b.lo, b.ul, b.last
  41f1cc:	add	x23, x10, x22, lsl #4
  41f1d0:	ldr	x1, [x23]
  41f1d4:	mov	w0, w22
  41f1d8:	bl	41fb08 <ferror@plt+0x1bb28>
  41f1dc:	stp	xzr, xzr, [x23]
  41f1e0:	b	41f06c <ferror@plt+0x1b08c>
  41f1e4:	mov	x0, x19
  41f1e8:	mov	w1, wzr
  41f1ec:	mov	x2, x20
  41f1f0:	bl	4038d0 <memset@plt>
  41f1f4:	b	41f078 <ferror@plt+0x1b098>
  41f1f8:	cbnz	w8, 41f24c <ferror@plt+0x1b26c>
  41f1fc:	mov	x0, x19
  41f200:	ldp	x20, x19, [sp, #64]
  41f204:	ldp	x22, x21, [sp, #48]
  41f208:	ldr	x23, [sp, #32]
  41f20c:	ldp	x29, x30, [sp, #16]
  41f210:	add	sp, sp, #0x50
  41f214:	b	414cbc <ferror@plt+0x10cdc>
  41f218:	lsl	x8, x8, #4
  41f21c:	lsl	w11, w12, #6
  41f220:	udiv	x8, x11, x8
  41f224:	cmp	w9, w8
  41f228:	csel	x9, x9, x8, hi  // hi = pmore
  41f22c:	cmp	x2, w9, uxtw
  41f230:	b.cc	41f06c <ferror@plt+0x1b08c>  // b.lo, b.ul, b.last
  41f234:	b	41f1cc <ferror@plt+0x1b1ec>
  41f238:	mov	x0, x19
  41f23c:	mov	w1, wzr
  41f240:	mov	x2, x20
  41f244:	bl	4038d0 <memset@plt>
  41f248:	b	41f120 <ferror@plt+0x1b140>
  41f24c:	mov	x0, x19
  41f250:	mov	w1, wzr
  41f254:	mov	x2, x21
  41f258:	bl	4038d0 <memset@plt>
  41f25c:	b	41f1fc <ferror@plt+0x1b21c>
  41f260:	stp	x29, x30, [sp, #-64]!
  41f264:	stp	x24, x23, [sp, #16]
  41f268:	stp	x22, x21, [sp, #32]
  41f26c:	stp	x20, x19, [sp, #48]
  41f270:	mov	x29, sp
  41f274:	cbz	x0, 41f494 <ferror@plt+0x1b4b4>
  41f278:	adrp	x21, 491000 <ferror@plt+0x8d020>
  41f27c:	add	x21, x21, #0xd60
  41f280:	mov	x20, x0
  41f284:	mov	x0, x21
  41f288:	mov	x19, x1
  41f28c:	bl	432588 <ferror@plt+0x2e5a8>
  41f290:	ldr	x8, [x21, #8]
  41f294:	cbz	x8, 41f49c <ferror@plt+0x1b4bc>
  41f298:	mov	x9, #0x7423                	// #29731
  41f29c:	movk	x9, #0x2b11, lsl #16
  41f2a0:	movk	x9, #0x42cf, lsl #32
  41f2a4:	mov	x10, #0xf33                 	// #3891
  41f2a8:	movk	x9, #0x2034, lsl #48
  41f2ac:	movk	x10, #0xb051, lsl #16
  41f2b0:	movk	x10, #0x901, lsl #32
  41f2b4:	umulh	x9, x20, x9
  41f2b8:	movk	x10, #0x30, lsl #48
  41f2bc:	lsr	x9, x9, #17
  41f2c0:	umulh	x10, x9, x10
  41f2c4:	sub	x11, x9, x10
  41f2c8:	add	x10, x10, x11, lsr #1
  41f2cc:	lsr	x10, x10, #11
  41f2d0:	mov	w11, #0xffd                 	// #4093
  41f2d4:	msub	x23, x10, x11, x9
  41f2d8:	ldr	x8, [x8, x23, lsl #3]
  41f2dc:	cbz	x8, 41f49c <ferror@plt+0x1b4bc>
  41f2e0:	mov	x9, #0x403                 	// #1027
  41f2e4:	movk	x9, #0x1008, lsl #16
  41f2e8:	movk	x9, #0x4020, lsl #32
  41f2ec:	movk	x9, #0x80, lsl #48
  41f2f0:	umulh	x9, x20, x9
  41f2f4:	sub	x10, x20, x9
  41f2f8:	add	x9, x9, x10, lsr #1
  41f2fc:	lsr	x9, x9, #8
  41f300:	sub	x9, x9, x9, lsl #9
  41f304:	add	x24, x20, x9
  41f308:	add	x9, x8, x24, lsl #4
  41f30c:	ldr	w8, [x9, #8]
  41f310:	ldr	x9, [x9]
  41f314:	cbz	w8, 41f364 <ferror@plt+0x1b384>
  41f318:	mov	w11, wzr
  41f31c:	mov	w12, w8
  41f320:	add	w10, w12, w11
  41f324:	lsr	w14, w10, #1
  41f328:	add	x10, x9, w14, uxtw #4
  41f32c:	ldr	x15, [x10]
  41f330:	cmp	x15, x20
  41f334:	cset	w13, ne  // ne = any
  41f338:	csinv	w13, w13, wzr, ls  // ls = plast
  41f33c:	cbz	w13, 41f368 <ferror@plt+0x1b388>
  41f340:	cmp	x15, x20
  41f344:	csel	w12, w14, w12, hi  // hi = pmore
  41f348:	csinc	w11, w11, w14, hi  // hi = pmore
  41f34c:	cmp	w11, w12
  41f350:	b.cc	41f320 <ferror@plt+0x1b340>  // b.lo, b.ul, b.last
  41f354:	cmp	w13, #0x0
  41f358:	b.le	41f368 <ferror@plt+0x1b388>
  41f35c:	add	x10, x10, #0x10
  41f360:	b	41f36c <ferror@plt+0x1b38c>
  41f364:	mov	x10, x9
  41f368:	cbz	x10, 41f49c <ferror@plt+0x1b4bc>
  41f36c:	add	x8, x9, x8, lsl #4
  41f370:	cmp	x10, x8
  41f374:	b.cs	41f49c <ferror@plt+0x1b4bc>  // b.hs, b.nlast
  41f378:	ldr	x8, [x10]
  41f37c:	cmp	x8, x20
  41f380:	b.ne	41f49c <ferror@plt+0x1b4bc>  // b.any
  41f384:	ldr	x21, [x10, #8]
  41f388:	adrp	x22, 491000 <ferror@plt+0x8d020>
  41f38c:	add	x22, x22, #0xd60
  41f390:	mov	x0, x22
  41f394:	bl	432634 <ferror@plt+0x2e654>
  41f398:	cmp	x21, x19
  41f39c:	b.eq	41f3a8 <ferror@plt+0x1b3c8>  // b.none
  41f3a0:	orr	x8, x21, x19
  41f3a4:	cbnz	x8, 41f4dc <ferror@plt+0x1b4fc>
  41f3a8:	mov	x0, x22
  41f3ac:	bl	432588 <ferror@plt+0x2e5a8>
  41f3b0:	ldr	x22, [x22, #8]
  41f3b4:	cbz	x22, 41f49c <ferror@plt+0x1b4bc>
  41f3b8:	ldr	x9, [x22, x23, lsl #3]
  41f3bc:	cbz	x9, 41f49c <ferror@plt+0x1b4bc>
  41f3c0:	lsl	x21, x24, #4
  41f3c4:	add	x8, x9, x21
  41f3c8:	ldr	x10, [x9, x21]
  41f3cc:	ldr	w9, [x8, #8]!
  41f3d0:	cbz	w9, 41f420 <ferror@plt+0x1b440>
  41f3d4:	mov	w11, wzr
  41f3d8:	mov	w12, w9
  41f3dc:	add	w13, w12, w11
  41f3e0:	lsr	w14, w13, #1
  41f3e4:	add	x0, x10, w14, uxtw #4
  41f3e8:	ldr	x15, [x0]
  41f3ec:	cmp	x15, x20
  41f3f0:	cset	w13, ne  // ne = any
  41f3f4:	csinv	w13, w13, wzr, ls  // ls = plast
  41f3f8:	cbz	w13, 41f424 <ferror@plt+0x1b444>
  41f3fc:	cmp	x15, x20
  41f400:	csel	w12, w14, w12, hi  // hi = pmore
  41f404:	csinc	w11, w11, w14, hi  // hi = pmore
  41f408:	cmp	w11, w12
  41f40c:	b.cc	41f3dc <ferror@plt+0x1b3fc>  // b.lo, b.ul, b.last
  41f410:	cmp	w13, #0x0
  41f414:	b.le	41f424 <ferror@plt+0x1b444>
  41f418:	add	x0, x0, #0x10
  41f41c:	b	41f428 <ferror@plt+0x1b448>
  41f420:	mov	x0, x10
  41f424:	cbz	x0, 41f49c <ferror@plt+0x1b4bc>
  41f428:	add	x11, x10, x9, lsl #4
  41f42c:	cmp	x0, x11
  41f430:	b.cs	41f49c <ferror@plt+0x1b4bc>  // b.hs, b.nlast
  41f434:	ldr	x11, [x0]
  41f438:	cmp	x11, x20
  41f43c:	b.ne	41f49c <ferror@plt+0x1b4bc>  // b.any
  41f440:	sub	x10, x0, x10
  41f444:	sub	w9, w9, #0x1
  41f448:	lsr	x10, x10, #4
  41f44c:	str	w9, [x8]
  41f450:	sub	w8, w9, w10
  41f454:	add	x1, x0, #0x10
  41f458:	lsl	x2, x8, #4
  41f45c:	bl	4034c0 <memmove@plt>
  41f460:	ldr	x8, [x22, x23, lsl #3]
  41f464:	add	x9, x8, x24, lsl #4
  41f468:	ldr	w9, [x9, #8]
  41f46c:	cbnz	w9, 41f488 <ferror@plt+0x1b4a8>
  41f470:	ldr	x0, [x8, x21]
  41f474:	bl	403bf0 <free@plt>
  41f478:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f47c:	ldr	x8, [x8, #3432]
  41f480:	ldr	x8, [x8, x23, lsl #3]
  41f484:	str	xzr, [x8, x21]
  41f488:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41f48c:	add	x0, x0, #0xd60
  41f490:	bl	432634 <ferror@plt+0x2e654>
  41f494:	mov	w0, #0x1                   	// #1
  41f498:	b	41f4c8 <ferror@plt+0x1b4e8>
  41f49c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41f4a0:	add	x0, x0, #0xd60
  41f4a4:	bl	432634 <ferror@plt+0x2e654>
  41f4a8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f4ac:	ldr	x0, [x8, #2296]
  41f4b0:	adrp	x1, 445000 <ferror@plt+0x41020>
  41f4b4:	add	x1, x1, #0xbb0
  41f4b8:	mov	x2, x20
  41f4bc:	mov	x3, x19
  41f4c0:	bl	403fa0 <fprintf@plt>
  41f4c4:	mov	w0, wzr
  41f4c8:	ldp	x20, x19, [sp, #48]
  41f4cc:	ldp	x22, x21, [sp, #32]
  41f4d0:	ldp	x24, x23, [sp, #16]
  41f4d4:	ldp	x29, x30, [sp], #64
  41f4d8:	ret
  41f4dc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f4e0:	ldr	x0, [x8, #2296]
  41f4e4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41f4e8:	add	x1, x1, #0xbf9
  41f4ec:	mov	x2, x20
  41f4f0:	mov	x3, x21
  41f4f4:	mov	x4, x19
  41f4f8:	bl	403fa0 <fprintf@plt>
  41f4fc:	b	41f4c4 <ferror@plt+0x1b4e4>
  41f500:	stp	x29, x30, [sp, #-16]!
  41f504:	lsl	x9, x0, #3
  41f508:	adrp	x10, 491000 <ferror@plt+0x8d020>
  41f50c:	add	x9, x9, #0x2f
  41f510:	ldr	x10, [x10, #3440]
  41f514:	clz	x9, x9
  41f518:	eor	w9, w9, #0x3f
  41f51c:	mov	w11, #0x2                   	// #2
  41f520:	lsl	w9, w11, w9
  41f524:	sxtw	x9, w9
  41f528:	cmp	x10, x9
  41f52c:	csel	x9, x9, x10, cc  // cc = lo, ul, last
  41f530:	udiv	x10, x1, x9
  41f534:	mov	x8, x0
  41f538:	mul	x0, x10, x9
  41f53c:	add	x9, x0, x9
  41f540:	ldur	w10, [x9, #-40]
  41f544:	mov	x29, sp
  41f548:	cbz	w10, 41f62c <ferror@plt+0x1b64c>
  41f54c:	ldr	x11, [x9, #-48]!
  41f550:	lsr	x8, x8, #4
  41f554:	sub	w10, w10, #0x1
  41f558:	sub	w8, w8, #0x1
  41f55c:	str	x11, [x1]
  41f560:	str	x1, [x9]
  41f564:	str	w10, [x9, #8]
  41f568:	cbz	x11, 41f578 <ferror@plt+0x1b598>
  41f56c:	cbz	w10, 41f5ec <ferror@plt+0x1b60c>
  41f570:	ldp	x29, x30, [sp], #16
  41f574:	ret
  41f578:	ldp	x14, x11, [x9, #16]
  41f57c:	adrp	x15, 491000 <ferror@plt+0x8d020>
  41f580:	mov	w12, w8
  41f584:	str	x11, [x14, #24]
  41f588:	str	x14, [x11, #16]
  41f58c:	ldr	x11, [x15, #3544]
  41f590:	ldr	x13, [x11, w8, uxtw #3]
  41f594:	cmp	x13, x9
  41f598:	b.eq	41f5bc <ferror@plt+0x1b5dc>  // b.none
  41f59c:	cbz	x13, 41f5d8 <ferror@plt+0x1b5f8>
  41f5a0:	ldr	x14, [x13, #24]
  41f5a4:	str	x9, [x13, #24]
  41f5a8:	str	x9, [x14, #16]
  41f5ac:	stp	x13, x14, [x9, #16]
  41f5b0:	str	x9, [x11, x12, lsl #3]
  41f5b4:	cbnz	w10, 41f570 <ferror@plt+0x1b590>
  41f5b8:	b	41f5ec <ferror@plt+0x1b60c>
  41f5bc:	cmp	x14, x9
  41f5c0:	csel	x13, xzr, x14, eq  // eq = none
  41f5c4:	lsl	x14, x12, #3
  41f5c8:	str	x13, [x11, x14]
  41f5cc:	ldr	x11, [x15, #3544]
  41f5d0:	ldr	x13, [x11, x14]
  41f5d4:	cbnz	x13, 41f5a0 <ferror@plt+0x1b5c0>
  41f5d8:	mov	x13, x9
  41f5dc:	mov	x14, x9
  41f5e0:	stp	x13, x14, [x9, #16]
  41f5e4:	str	x9, [x11, x12, lsl #3]
  41f5e8:	cbnz	w10, 41f570 <ferror@plt+0x1b590>
  41f5ec:	ldp	x10, x11, [x9, #16]
  41f5f0:	str	x11, [x10, #24]
  41f5f4:	str	x10, [x11, #16]
  41f5f8:	adrp	x11, 491000 <ferror@plt+0x8d020>
  41f5fc:	ldr	x11, [x11, #3544]
  41f600:	ldr	x12, [x11, w8, uxtw #3]
  41f604:	cmp	x12, x9
  41f608:	b.eq	41f614 <ferror@plt+0x1b634>  // b.none
  41f60c:	ldp	x29, x30, [sp], #16
  41f610:	b	403bf0 <free@plt>
  41f614:	cmp	x10, x9
  41f618:	mov	w8, w8
  41f61c:	csel	x9, xzr, x10, eq  // eq = none
  41f620:	str	x9, [x11, x8, lsl #3]
  41f624:	ldp	x29, x30, [sp], #16
  41f628:	b	403bf0 <free@plt>
  41f62c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41f630:	adrp	x1, 445000 <ferror@plt+0x41020>
  41f634:	add	x0, x0, #0xa52
  41f638:	add	x1, x1, #0xb54
  41f63c:	bl	41fdc8 <ferror@plt+0x1bde8>
  41f640:	sub	sp, sp, #0xa0
  41f644:	stp	x29, x30, [sp, #64]
  41f648:	stp	x28, x27, [sp, #80]
  41f64c:	stp	x26, x25, [sp, #96]
  41f650:	stp	x24, x23, [sp, #112]
  41f654:	stp	x22, x21, [sp, #128]
  41f658:	stp	x20, x19, [sp, #144]
  41f65c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f660:	ldr	x8, [x8, #3488]
  41f664:	add	x20, x0, #0xf
  41f668:	and	x24, x20, #0xfffffffffffffff0
  41f66c:	add	x29, sp, #0x40
  41f670:	mov	x19, x2
  41f674:	cmp	x8, x24
  41f678:	mov	x21, x1
  41f67c:	stur	x0, [x29, #-24]
  41f680:	b.cc	41f844 <ferror@plt+0x1b864>  // b.lo, b.ul, b.last
  41f684:	cbz	x24, 41f844 <ferror@plt+0x1b864>
  41f688:	str	x24, [sp, #32]
  41f68c:	bl	41eacc <ferror@plt+0x1aaec>
  41f690:	cbz	x21, 41f8c4 <ferror@plt+0x1b8e4>
  41f694:	lsr	x8, x20, #4
  41f698:	ubfx	x9, x20, #4, #32
  41f69c:	sub	w13, w8, #0x1
  41f6a0:	add	x8, x9, w8, uxtw #2
  41f6a4:	lsl	x8, x8, #4
  41f6a8:	mov	w10, #0xa0                  	// #160
  41f6ac:	adrp	x26, 491000 <ferror@plt+0x8d020>
  41f6b0:	mov	w24, w13
  41f6b4:	cmp	x8, #0xa0
  41f6b8:	mov	x23, x0
  41f6bc:	adrp	x25, 491000 <ferror@plt+0x8d020>
  41f6c0:	add	x26, x26, #0xd78
  41f6c4:	mov	w27, #0x4                   	// #4
  41f6c8:	adrp	x28, 492000 <__environ@@GLIBC_2.17+0x6f8>
  41f6cc:	lsl	x14, x9, #4
  41f6d0:	csel	x20, x8, x10, hi  // hi = pmore
  41f6d4:	lsl	x15, x24, #4
  41f6d8:	ldr	w8, [x25, #3464]
  41f6dc:	ldr	x22, [x21, x19]
  41f6e0:	cbnz	w8, 41f748 <ferror@plt+0x1b768>
  41f6e4:	ldr	x8, [x23, #8]
  41f6e8:	ldr	x9, [x26, #64]
  41f6ec:	ldr	x10, [x26]
  41f6f0:	add	x12, x8, x24, lsl #4
  41f6f4:	ldr	w11, [x9, x24, lsl #2]
  41f6f8:	ldr	x9, [x12, #8]
  41f6fc:	udiv	x10, x10, x20
  41f700:	cmp	x10, #0x4
  41f704:	csel	x10, x10, x27, hi  // hi = pmore
  41f708:	cbnz	w11, 41f76c <ferror@plt+0x1b78c>
  41f70c:	cmp	x9, w10, uxtw
  41f710:	b.cs	41f784 <ferror@plt+0x1b7a4>  // b.hs, b.nlast
  41f714:	ldr	w8, [x28, #8]
  41f718:	cbnz	w8, 41f804 <ferror@plt+0x1b824>
  41f71c:	ldr	x8, [x23, #8]
  41f720:	str	xzr, [x21, #8]
  41f724:	add	x8, x8, x24, lsl #4
  41f728:	ldr	x9, [x8]
  41f72c:	str	x9, [x21]
  41f730:	ldr	x9, [x8, #8]
  41f734:	add	x9, x9, #0x1
  41f738:	stp	x21, x9, [x8]
  41f73c:	mov	x21, x22
  41f740:	cbnz	x22, 41f6d8 <ferror@plt+0x1b6f8>
  41f744:	b	41f8c4 <ferror@plt+0x1b8e4>
  41f748:	ldur	x1, [x29, #-24]
  41f74c:	mov	x0, x21
  41f750:	str	w13, [sp, #28]
  41f754:	stp	x15, x14, [sp, #8]
  41f758:	bl	41f260 <ferror@plt+0x1b280>
  41f75c:	ldp	x15, x14, [sp, #8]
  41f760:	ldr	w13, [sp, #28]
  41f764:	cbnz	w0, 41f6e4 <ferror@plt+0x1b704>
  41f768:	b	41f984 <ferror@plt+0x1b9a4>
  41f76c:	lsl	w11, w11, #6
  41f770:	udiv	x11, x11, x14
  41f774:	cmp	w10, w11
  41f778:	csel	x10, x10, x11, hi  // hi = pmore
  41f77c:	cmp	x9, w10, uxtw
  41f780:	b.cc	41f714 <ferror@plt+0x1b734>  // b.lo, b.ul, b.last
  41f784:	ldr	x9, [x23]
  41f788:	ldr	q0, [x9, x15]
  41f78c:	stur	q0, [x29, #-16]
  41f790:	ldr	q0, [x8, x15]
  41f794:	str	q0, [x9, x15]
  41f798:	ldr	x8, [x23, #8]
  41f79c:	ldur	q0, [x29, #-16]
  41f7a0:	str	q0, [x8, x15]
  41f7a4:	ldr	x8, [x23, #8]
  41f7a8:	ldr	x9, [x26, #64]
  41f7ac:	ldr	x11, [x26]
  41f7b0:	add	x12, x8, x15
  41f7b4:	ldr	w10, [x9, x24, lsl #2]
  41f7b8:	ldr	x2, [x12, #8]
  41f7bc:	udiv	x9, x11, x20
  41f7c0:	cmp	x9, #0x4
  41f7c4:	csel	x9, x9, x27, hi  // hi = pmore
  41f7c8:	cbnz	w10, 41f828 <ferror@plt+0x1b848>
  41f7cc:	cmp	x2, w9, uxtw
  41f7d0:	b.cc	41f714 <ferror@plt+0x1b734>  // b.lo, b.ul, b.last
  41f7d4:	add	x8, x8, x24, lsl #4
  41f7d8:	stp	x8, x15, [sp]
  41f7dc:	ldr	x1, [x8]
  41f7e0:	mov	w0, w13
  41f7e4:	str	w13, [sp, #28]
  41f7e8:	str	x14, [sp, #16]
  41f7ec:	bl	41fb08 <ferror@plt+0x1bb28>
  41f7f0:	ldp	x15, x14, [sp, #8]
  41f7f4:	ldr	w13, [sp, #28]
  41f7f8:	ldr	x8, [sp]
  41f7fc:	stp	xzr, xzr, [x8]
  41f800:	b	41f714 <ferror@plt+0x1b734>
  41f804:	ldr	x2, [sp, #32]
  41f808:	mov	x0, x21
  41f80c:	mov	w1, wzr
  41f810:	str	w13, [sp, #28]
  41f814:	stp	x15, x14, [sp, #8]
  41f818:	bl	4038d0 <memset@plt>
  41f81c:	ldp	x15, x14, [sp, #8]
  41f820:	ldr	w13, [sp, #28]
  41f824:	b	41f71c <ferror@plt+0x1b73c>
  41f828:	lsl	w10, w10, #6
  41f82c:	udiv	x10, x10, x14
  41f830:	cmp	w9, w10
  41f834:	csel	x9, x9, x10, hi  // hi = pmore
  41f838:	cmp	x2, w9, uxtw
  41f83c:	b.cc	41f714 <ferror@plt+0x1b734>  // b.lo, b.ul, b.last
  41f840:	b	41f7d4 <ferror@plt+0x1b7f4>
  41f844:	cbz	x24, 41f868 <ferror@plt+0x1b888>
  41f848:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f84c:	ldr	w8, [x8, #3456]
  41f850:	cbnz	w8, 41f868 <ferror@plt+0x1b888>
  41f854:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f858:	ldr	x8, [x8, #3448]
  41f85c:	sub	x8, x8, #0x30
  41f860:	cmp	x24, x8, lsr #3
  41f864:	b.ls	41f8e4 <ferror@plt+0x1b904>  // b.plast
  41f868:	cbz	x21, 41f8c4 <ferror@plt+0x1b8e4>
  41f86c:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41f870:	adrp	x22, 492000 <__environ@@GLIBC_2.17+0x6f8>
  41f874:	ldr	w8, [x20, #3464]
  41f878:	ldr	x23, [x21, x19]
  41f87c:	cbnz	w8, 41f89c <ferror@plt+0x1b8bc>
  41f880:	ldr	w8, [x22, #8]
  41f884:	cbnz	w8, 41f8b0 <ferror@plt+0x1b8d0>
  41f888:	mov	x0, x21
  41f88c:	bl	414cbc <ferror@plt+0x10cdc>
  41f890:	mov	x21, x23
  41f894:	cbnz	x23, 41f874 <ferror@plt+0x1b894>
  41f898:	b	41f8c4 <ferror@plt+0x1b8e4>
  41f89c:	ldur	x1, [x29, #-24]
  41f8a0:	mov	x0, x21
  41f8a4:	bl	41f260 <ferror@plt+0x1b280>
  41f8a8:	cbnz	w0, 41f880 <ferror@plt+0x1b8a0>
  41f8ac:	b	41f984 <ferror@plt+0x1b9a4>
  41f8b0:	ldur	x2, [x29, #-24]
  41f8b4:	mov	x0, x21
  41f8b8:	mov	w1, wzr
  41f8bc:	bl	4038d0 <memset@plt>
  41f8c0:	b	41f888 <ferror@plt+0x1b8a8>
  41f8c4:	ldp	x20, x19, [sp, #144]
  41f8c8:	ldp	x22, x21, [sp, #128]
  41f8cc:	ldp	x24, x23, [sp, #112]
  41f8d0:	ldp	x26, x25, [sp, #96]
  41f8d4:	ldp	x28, x27, [sp, #80]
  41f8d8:	ldp	x29, x30, [sp, #64]
  41f8dc:	add	sp, sp, #0xa0
  41f8e0:	ret
  41f8e4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f8e8:	ldr	w8, [x8, #3460]
  41f8ec:	cbz	w8, 41f688 <ferror@plt+0x1b6a8>
  41f8f0:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41f8f4:	add	x0, x0, #0xdd0
  41f8f8:	bl	432588 <ferror@plt+0x2e5a8>
  41f8fc:	cbz	x21, 41f95c <ferror@plt+0x1b97c>
  41f900:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41f904:	adrp	x22, 492000 <__environ@@GLIBC_2.17+0x6f8>
  41f908:	ldr	w8, [x20, #3464]
  41f90c:	ldr	x23, [x21, x19]
  41f910:	cbnz	w8, 41f934 <ferror@plt+0x1b954>
  41f914:	ldr	w8, [x22, #8]
  41f918:	cbnz	w8, 41f948 <ferror@plt+0x1b968>
  41f91c:	mov	x0, x24
  41f920:	mov	x1, x21
  41f924:	bl	41f500 <ferror@plt+0x1b520>
  41f928:	mov	x21, x23
  41f92c:	cbnz	x23, 41f908 <ferror@plt+0x1b928>
  41f930:	b	41f95c <ferror@plt+0x1b97c>
  41f934:	ldur	x1, [x29, #-24]
  41f938:	mov	x0, x21
  41f93c:	bl	41f260 <ferror@plt+0x1b280>
  41f940:	cbnz	w0, 41f914 <ferror@plt+0x1b934>
  41f944:	b	41f984 <ferror@plt+0x1b9a4>
  41f948:	mov	x0, x21
  41f94c:	mov	w1, wzr
  41f950:	mov	x2, x24
  41f954:	bl	4038d0 <memset@plt>
  41f958:	b	41f91c <ferror@plt+0x1b93c>
  41f95c:	ldp	x20, x19, [sp, #144]
  41f960:	ldp	x22, x21, [sp, #128]
  41f964:	ldp	x24, x23, [sp, #112]
  41f968:	ldp	x26, x25, [sp, #96]
  41f96c:	ldp	x28, x27, [sp, #80]
  41f970:	ldp	x29, x30, [sp, #64]
  41f974:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41f978:	add	x0, x0, #0xdd0
  41f97c:	add	sp, sp, #0xa0
  41f980:	b	432634 <ferror@plt+0x2e654>
  41f984:	bl	403aa0 <abort@plt>
  41f988:	stp	x29, x30, [sp, #-96]!
  41f98c:	stp	x26, x25, [sp, #32]
  41f990:	stp	x24, x23, [sp, #48]
  41f994:	stp	x22, x21, [sp, #64]
  41f998:	stp	x20, x19, [sp, #80]
  41f99c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41f9a0:	ldr	x8, [x8, #3448]
  41f9a4:	mov	x9, #0x7fffff0000          	// #549755748352
  41f9a8:	movk	x9, #0xffd0
  41f9ac:	mov	x19, x0
  41f9b0:	add	x8, x8, x9
  41f9b4:	lsr	x9, x8, #7
  41f9b8:	str	x27, [sp, #16]
  41f9bc:	mov	x29, sp
  41f9c0:	cbz	w9, 41fae8 <ferror@plt+0x1bb08>
  41f9c4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  41f9c8:	mov	x22, xzr
  41f9cc:	ubfx	x23, x8, #7, #32
  41f9d0:	add	x20, x20, #0xdd0
  41f9d4:	b	41f9f0 <ferror@plt+0x1ba10>
  41f9d8:	ldr	x1, [x25]
  41f9dc:	mov	w0, w22
  41f9e0:	bl	41fb08 <ferror@plt+0x1bb28>
  41f9e4:	cmp	x24, x23
  41f9e8:	mov	x22, x24
  41f9ec:	b.eq	41fae8 <ferror@plt+0x1bb08>  // b.none
  41f9f0:	ldp	x8, x26, [x19]
  41f9f4:	lsl	x9, x22, #4
  41f9f8:	add	x24, x22, #0x1
  41f9fc:	lsl	x21, x24, #4
  41fa00:	add	x27, x8, x9
  41fa04:	ldr	x2, [x27, #8]
  41fa08:	add	x25, x26, x9
  41fa0c:	cmp	x2, #0x4
  41fa10:	b.cc	41fa34 <ferror@plt+0x1ba54>  // b.lo, b.ul, b.last
  41fa14:	ldr	x1, [x27]
  41fa18:	mov	w0, w22
  41fa1c:	bl	41fb08 <ferror@plt+0x1bb28>
  41fa20:	add	x8, x26, x22, lsl #4
  41fa24:	ldr	x2, [x8, #8]
  41fa28:	cmp	x2, #0x3
  41fa2c:	b.hi	41f9d8 <ferror@plt+0x1b9f8>  // b.pmore
  41fa30:	b	41fa90 <ferror@plt+0x1bab0>
  41fa34:	mov	x0, x20
  41fa38:	bl	432588 <ferror@plt+0x2e5a8>
  41fa3c:	ldr	x1, [x27]
  41fa40:	cbz	x1, 41fa78 <ferror@plt+0x1ba98>
  41fa44:	ldr	x8, [x1, #8]
  41fa48:	cbnz	x8, 41fa68 <ferror@plt+0x1ba88>
  41fa4c:	ldr	x8, [x1]
  41fa50:	str	x8, [x27]
  41fa54:	mov	x0, x21
  41fa58:	bl	41f500 <ferror@plt+0x1b520>
  41fa5c:	ldr	x1, [x27]
  41fa60:	cbnz	x1, 41fa44 <ferror@plt+0x1ba64>
  41fa64:	b	41fa78 <ferror@plt+0x1ba98>
  41fa68:	ldr	x9, [x8]
  41fa6c:	str	x9, [x1, #8]
  41fa70:	mov	x1, x8
  41fa74:	b	41fa54 <ferror@plt+0x1ba74>
  41fa78:	mov	x0, x20
  41fa7c:	bl	432634 <ferror@plt+0x2e654>
  41fa80:	add	x8, x26, x22, lsl #4
  41fa84:	ldr	x2, [x8, #8]
  41fa88:	cmp	x2, #0x3
  41fa8c:	b.hi	41f9d8 <ferror@plt+0x1b9f8>  // b.pmore
  41fa90:	mov	x0, x20
  41fa94:	bl	432588 <ferror@plt+0x2e5a8>
  41fa98:	ldr	x1, [x25]
  41fa9c:	cbz	x1, 41fad4 <ferror@plt+0x1baf4>
  41faa0:	ldr	x8, [x1, #8]
  41faa4:	cbnz	x8, 41fac4 <ferror@plt+0x1bae4>
  41faa8:	ldr	x8, [x1]
  41faac:	str	x8, [x25]
  41fab0:	mov	x0, x21
  41fab4:	bl	41f500 <ferror@plt+0x1b520>
  41fab8:	ldr	x1, [x25]
  41fabc:	cbnz	x1, 41faa0 <ferror@plt+0x1bac0>
  41fac0:	b	41fad4 <ferror@plt+0x1baf4>
  41fac4:	ldr	x9, [x8]
  41fac8:	str	x9, [x1, #8]
  41facc:	mov	x1, x8
  41fad0:	b	41fab0 <ferror@plt+0x1bad0>
  41fad4:	mov	x0, x20
  41fad8:	bl	432634 <ferror@plt+0x2e654>
  41fadc:	cmp	x24, x23
  41fae0:	mov	x22, x24
  41fae4:	b.ne	41f9f0 <ferror@plt+0x1ba10>  // b.any
  41fae8:	mov	x0, x19
  41faec:	ldp	x20, x19, [sp, #80]
  41faf0:	ldp	x22, x21, [sp, #64]
  41faf4:	ldp	x24, x23, [sp, #48]
  41faf8:	ldp	x26, x25, [sp, #32]
  41fafc:	ldr	x27, [sp, #16]
  41fb00:	ldp	x29, x30, [sp], #96
  41fb04:	b	414cbc <ferror@plt+0x10cdc>
  41fb08:	sub	sp, sp, #0x40
  41fb0c:	stp	x29, x30, [sp, #16]
  41fb10:	stp	x22, x21, [sp, #32]
  41fb14:	stp	x20, x19, [sp, #48]
  41fb18:	ldr	x9, [x1, #8]
  41fb1c:	mov	x21, x2
  41fb20:	mov	x20, x1
  41fb24:	mov	w19, w0
  41fb28:	add	x29, sp, #0x10
  41fb2c:	cbnz	x9, 41fd84 <ferror@plt+0x1bda4>
  41fb30:	ldr	x8, [x20]
  41fb34:	ldr	x9, [x8, #8]
  41fb38:	cbnz	x9, 41fd9c <ferror@plt+0x1bdbc>
  41fb3c:	ldr	x12, [x8]
  41fb40:	mov	x9, x8
  41fb44:	ldr	x10, [x12, #8]
  41fb48:	mov	x8, x12
  41fb4c:	cbnz	x10, 41fdac <ferror@plt+0x1bdcc>
  41fb50:	ldr	x13, [x8]
  41fb54:	mov	x10, x12
  41fb58:	ldr	x11, [x13, #8]
  41fb5c:	mov	x8, x13
  41fb60:	cbnz	x11, 41fdbc <ferror@plt+0x1bddc>
  41fb64:	ldr	x8, [x8]
  41fb68:	mov	x11, x13
  41fb6c:	adrp	x22, 491000 <ferror@plt+0x8d020>
  41fb70:	add	x22, x22, #0xda8
  41fb74:	mov	x0, x22
  41fb78:	str	x8, [x11]
  41fb7c:	str	x11, [x10]
  41fb80:	str	x10, [x9]
  41fb84:	str	x9, [x20]
  41fb88:	bl	432588 <ferror@plt+0x2e5a8>
  41fb8c:	ldr	x9, [x22, #8]
  41fb90:	mov	w22, w19
  41fb94:	mov	x8, x20
  41fb98:	mov	x11, x20
  41fb9c:	ldr	x10, [x9, w19, uxtw #3]
  41fba0:	cbz	x10, 41fbac <ferror@plt+0x1bbcc>
  41fba4:	ldr	x11, [x10, #8]
  41fba8:	mov	x8, x10
  41fbac:	ldr	x10, [x11]
  41fbb0:	ldr	x10, [x10]
  41fbb4:	str	x20, [x10, #8]
  41fbb8:	str	x20, [x8, #8]
  41fbbc:	ldr	x10, [x20]
  41fbc0:	str	x11, [x20, #8]
  41fbc4:	ldr	x11, [x10]
  41fbc8:	ldr	x12, [x11]
  41fbcc:	str	x8, [x11, #8]
  41fbd0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  41fbd4:	str	x21, [x12, #8]
  41fbd8:	ldr	w11, [x8, #3524]
  41fbdc:	cmp	w11, #0x7
  41fbe0:	b.cc	41fc34 <ferror@plt+0x1bc54>  // b.lo, b.ul, b.last
  41fbe4:	mov	x0, sp
  41fbe8:	bl	4115c0 <ferror@plt+0xd5e0>
  41fbec:	ldr	x9, [sp, #8]
  41fbf0:	mov	x11, #0xf7cf                	// #63439
  41fbf4:	movk	x11, #0xe353, lsl #16
  41fbf8:	movk	x11, #0x9ba5, lsl #32
  41fbfc:	ldr	w8, [sp]
  41fc00:	movk	x11, #0x20c4, lsl #48
  41fc04:	smulh	x9, x9, x11
  41fc08:	lsr	x11, x9, #63
  41fc0c:	lsr	x9, x9, #7
  41fc10:	mov	w10, #0x3e8                 	// #1000
  41fc14:	adrp	x12, 491000 <ferror@plt+0x8d020>
  41fc18:	add	w9, w9, w11
  41fc1c:	add	x12, x12, #0xdb0
  41fc20:	madd	w8, w8, w10, w9
  41fc24:	stp	wzr, w8, [x12, #20]
  41fc28:	ldr	x10, [x20]
  41fc2c:	ldr	x9, [x12]
  41fc30:	b	41fc48 <ferror@plt+0x1bc68>
  41fc34:	adrp	x12, 491000 <ferror@plt+0x8d020>
  41fc38:	add	x12, x12, #0xdc4
  41fc3c:	ldr	w8, [x12, #4]
  41fc40:	add	w11, w11, #0x1
  41fc44:	str	w11, [x12]
  41fc48:	mov	w11, w8
  41fc4c:	lsl	x12, x22, #3
  41fc50:	str	x11, [x10, #8]
  41fc54:	adrp	x10, 491000 <ferror@plt+0x8d020>
  41fc58:	str	x20, [x9, x12]
  41fc5c:	add	x10, x10, #0xd90
  41fc60:	ldr	x9, [x10, #32]
  41fc64:	ldr	x10, [x10]
  41fc68:	mov	x20, xzr
  41fc6c:	ldr	x11, [x9, x12]
  41fc70:	ldr	x11, [x11, #8]
  41fc74:	ldr	x12, [x11]
  41fc78:	ldr	w13, [x12, #8]
  41fc7c:	sub	w13, w8, w13
  41fc80:	cmp	x10, x13
  41fc84:	b.hi	41fce8 <ferror@plt+0x1bd08>  // b.pmore
  41fc88:	mov	x21, x11
  41fc8c:	ldr	x11, [x11, #8]
  41fc90:	ldr	x13, [x12]
  41fc94:	ldr	x14, [x11]
  41fc98:	ldr	x15, [x13, #8]
  41fc9c:	ldr	x16, [x14]
  41fca0:	str	x15, [x16, #8]
  41fca4:	str	x11, [x15, #8]
  41fca8:	ldr	x15, [x13]
  41fcac:	str	xzr, [x13, #8]
  41fcb0:	str	xzr, [x15, #8]
  41fcb4:	str	xzr, [x12, #8]
  41fcb8:	str	x20, [x21, #8]
  41fcbc:	ldr	x12, [x9, x22, lsl #3]
  41fcc0:	mov	x20, x21
  41fcc4:	cmp	x21, x12
  41fcc8:	mov	x12, x14
  41fccc:	b.ne	41fc78 <ferror@plt+0x1bc98>  // b.any
  41fcd0:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41fcd4:	add	x0, x0, #0xda8
  41fcd8:	str	xzr, [x9, x22, lsl #3]
  41fcdc:	bl	432634 <ferror@plt+0x2e654>
  41fce0:	mov	x20, x21
  41fce4:	b	41fcf8 <ferror@plt+0x1bd18>
  41fce8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41fcec:	add	x0, x0, #0xda8
  41fcf0:	bl	432634 <ferror@plt+0x2e654>
  41fcf4:	cbz	x20, 41fd70 <ferror@plt+0x1bd90>
  41fcf8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41fcfc:	add	w8, w19, #0x1
  41fd00:	add	x0, x0, #0xdd0
  41fd04:	lsl	x19, x8, #4
  41fd08:	bl	432588 <ferror@plt+0x2e5a8>
  41fd0c:	b	41fd14 <ferror@plt+0x1bd34>
  41fd10:	cbz	x20, 41fd64 <ferror@plt+0x1bd84>
  41fd14:	mov	x8, x20
  41fd18:	ldr	x20, [x20, #8]
  41fd1c:	mov	x1, xzr
  41fd20:	mov	x21, x8
  41fd24:	str	xzr, [x8, #8]
  41fd28:	cbnz	x1, 41fd4c <ferror@plt+0x1bd6c>
  41fd2c:	ldr	x21, [x21]
  41fd30:	mov	x1, x8
  41fd34:	mov	x0, x19
  41fd38:	bl	41f500 <ferror@plt+0x1b520>
  41fd3c:	cbz	x21, 41fd10 <ferror@plt+0x1bd30>
  41fd40:	ldr	x1, [x21, #8]
  41fd44:	mov	x8, x21
  41fd48:	cbz	x1, 41fd2c <ferror@plt+0x1bd4c>
  41fd4c:	ldr	x9, [x1]
  41fd50:	str	x9, [x8, #8]
  41fd54:	mov	x0, x19
  41fd58:	bl	41f500 <ferror@plt+0x1b520>
  41fd5c:	cbnz	x21, 41fd40 <ferror@plt+0x1bd60>
  41fd60:	b	41fd10 <ferror@plt+0x1bd30>
  41fd64:	adrp	x0, 491000 <ferror@plt+0x8d020>
  41fd68:	add	x0, x0, #0xdd0
  41fd6c:	bl	432634 <ferror@plt+0x2e654>
  41fd70:	ldp	x20, x19, [sp, #48]
  41fd74:	ldp	x22, x21, [sp, #32]
  41fd78:	ldp	x29, x30, [sp, #16]
  41fd7c:	add	sp, sp, #0x40
  41fd80:	ret
  41fd84:	ldr	x8, [x9]
  41fd88:	str	x8, [x20, #8]
  41fd8c:	mov	x8, x20
  41fd90:	mov	x20, x9
  41fd94:	ldr	x9, [x8, #8]
  41fd98:	cbz	x9, 41fb3c <ferror@plt+0x1bb5c>
  41fd9c:	ldr	x10, [x9]
  41fda0:	mov	x12, x8
  41fda4:	str	x10, [x8, #8]
  41fda8:	cbz	x10, 41fb50 <ferror@plt+0x1bb70>
  41fdac:	ldr	x11, [x10]
  41fdb0:	mov	x13, x12
  41fdb4:	str	x11, [x12, #8]
  41fdb8:	cbz	x11, 41fb64 <ferror@plt+0x1bb84>
  41fdbc:	ldr	x12, [x11]
  41fdc0:	str	x12, [x13, #8]
  41fdc4:	b	41fb6c <ferror@plt+0x1bb8c>
  41fdc8:	sub	sp, sp, #0x140
  41fdcc:	stp	x29, x30, [sp, #256]
  41fdd0:	stp	x22, x21, [sp, #288]
  41fdd4:	add	x29, sp, #0x100
  41fdd8:	adrp	x22, 491000 <ferror@plt+0x8d020>
  41fddc:	stp	x3, x4, [x29, #-104]
  41fde0:	ldr	x3, [x22, #2296]
  41fde4:	stp	x20, x19, [sp, #304]
  41fde8:	mov	x19, x0
  41fdec:	adrp	x0, 445000 <ferror@plt+0x41020>
  41fdf0:	stp	x1, x2, [x29, #-120]
  41fdf4:	add	x0, x0, #0xab6
  41fdf8:	mov	w1, #0x15                  	// #21
  41fdfc:	mov	w2, #0x1                   	// #1
  41fe00:	str	x28, [sp, #272]
  41fe04:	stp	x5, x6, [x29, #-88]
  41fe08:	stur	x7, [x29, #-72]
  41fe0c:	stp	q0, q1, [sp]
  41fe10:	stp	q2, q3, [sp, #32]
  41fe14:	stp	q4, q5, [sp, #64]
  41fe18:	stp	q6, q7, [sp, #96]
  41fe1c:	bl	403ce0 <fwrite@plt>
  41fe20:	bl	430234 <ferror@plt+0x2c254>
  41fe24:	ldr	x20, [x22, #2296]
  41fe28:	adrp	x8, 480000 <ferror@plt+0x7c020>
  41fe2c:	add	x8, x8, #0x5ef
  41fe30:	cmp	x0, #0x0
  41fe34:	csel	x21, x8, x0, eq  // eq = none
  41fe38:	bl	4037b0 <getpid@plt>
  41fe3c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41fe40:	sxtw	x3, w0
  41fe44:	add	x1, x1, #0xacc
  41fe48:	mov	x0, x20
  41fe4c:	mov	x2, x21
  41fe50:	bl	403fa0 <fprintf@plt>
  41fe54:	sub	x9, x29, #0x78
  41fe58:	mov	x10, sp
  41fe5c:	mov	x11, #0xffffffffffffffc8    	// #-56
  41fe60:	add	x8, x29, #0x40
  41fe64:	movk	x11, #0xff80, lsl #32
  41fe68:	add	x9, x9, #0x38
  41fe6c:	add	x10, x10, #0x80
  41fe70:	stp	x8, x9, [x29, #-32]
  41fe74:	stp	x10, x11, [x29, #-16]
  41fe78:	ldp	q0, q1, [x29, #-32]
  41fe7c:	ldr	x0, [x22, #2296]
  41fe80:	sub	x2, x29, #0x40
  41fe84:	mov	x1, x19
  41fe88:	stp	q0, q1, [x29, #-64]
  41fe8c:	bl	403eb0 <vfprintf@plt>
  41fe90:	ldr	x1, [x22, #2296]
  41fe94:	mov	w0, #0xa                   	// #10
  41fe98:	bl	403690 <fputc@plt>
  41fe9c:	bl	403aa0 <abort@plt>
  41fea0:	stp	x29, x30, [sp, #-16]!
  41fea4:	mov	x29, sp
  41fea8:	bl	403a00 <strerror@plt>
  41feac:	mov	x1, x0
  41feb0:	adrp	x0, 445000 <ferror@plt+0x41020>
  41feb4:	add	x0, x0, #0xb6b
  41feb8:	bl	41fdc8 <ferror@plt+0x1bde8>
  41febc:	mov	w0, #0x10                  	// #16
  41fec0:	b	41ef2c <ferror@plt+0x1af4c>
  41fec4:	mov	x1, x0
  41fec8:	mov	w0, #0x10                  	// #16
  41fecc:	mov	w2, #0x8                   	// #8
  41fed0:	b	41f640 <ferror@plt+0x1b660>
  41fed4:	mov	x1, x0
  41fed8:	mov	w0, #0x10                  	// #16
  41fedc:	b	41efb0 <ferror@plt+0x1afd0>
  41fee0:	stp	x29, x30, [sp, #-48]!
  41fee4:	stp	x20, x19, [sp, #32]
  41fee8:	mov	x19, x0
  41feec:	str	x21, [sp, #16]
  41fef0:	mov	x29, sp
  41fef4:	cbz	x0, 41ff14 <ferror@plt+0x1bf34>
  41fef8:	mov	x20, x1
  41fefc:	mov	x8, x19
  41ff00:	ldp	x0, x21, [x8]
  41ff04:	mov	x1, xzr
  41ff08:	blr	x20
  41ff0c:	mov	x8, x21
  41ff10:	cbnz	x21, 41ff00 <ferror@plt+0x1bf20>
  41ff14:	mov	x1, x19
  41ff18:	ldp	x20, x19, [sp, #32]
  41ff1c:	ldr	x21, [sp, #16]
  41ff20:	mov	w0, #0x10                  	// #16
  41ff24:	mov	w2, #0x8                   	// #8
  41ff28:	ldp	x29, x30, [sp], #48
  41ff2c:	b	41f640 <ferror@plt+0x1b660>
  41ff30:	stp	x29, x30, [sp, #-48]!
  41ff34:	str	x21, [sp, #16]
  41ff38:	stp	x20, x19, [sp, #32]
  41ff3c:	mov	x29, sp
  41ff40:	cbz	x0, 41ff60 <ferror@plt+0x1bf80>
  41ff44:	mov	x19, x2
  41ff48:	mov	x20, x1
  41ff4c:	ldp	x0, x21, [x0]
  41ff50:	mov	x1, x19
  41ff54:	blr	x20
  41ff58:	mov	x0, x21
  41ff5c:	cbnz	x21, 41ff4c <ferror@plt+0x1bf6c>
  41ff60:	ldp	x20, x19, [sp, #32]
  41ff64:	ldr	x21, [sp, #16]
  41ff68:	ldp	x29, x30, [sp], #48
  41ff6c:	ret
  41ff70:	stp	x29, x30, [sp, #-32]!
  41ff74:	stp	x20, x19, [sp, #16]
  41ff78:	mov	x19, x0
  41ff7c:	mov	w0, #0x10                  	// #16
  41ff80:	mov	x29, sp
  41ff84:	mov	x20, x1
  41ff88:	bl	41e5d4 <ferror@plt+0x1a5f4>
  41ff8c:	stp	x20, xzr, [x0]
  41ff90:	cbz	x19, 41ffb8 <ferror@plt+0x1bfd8>
  41ff94:	mov	x9, x19
  41ff98:	mov	x8, x9
  41ff9c:	ldr	x9, [x9, #8]
  41ffa0:	cbnz	x9, 41ff98 <ferror@plt+0x1bfb8>
  41ffa4:	str	x0, [x8, #8]
  41ffa8:	mov	x0, x19
  41ffac:	ldp	x20, x19, [sp, #16]
  41ffb0:	ldp	x29, x30, [sp], #32
  41ffb4:	ret
  41ffb8:	mov	x19, x0
  41ffbc:	mov	x0, x19
  41ffc0:	ldp	x20, x19, [sp, #16]
  41ffc4:	ldp	x29, x30, [sp], #32
  41ffc8:	ret
  41ffcc:	cbz	x0, 41ffe4 <ferror@plt+0x1c004>
  41ffd0:	mov	x8, x0
  41ffd4:	ldr	x0, [x0, #8]
  41ffd8:	cbnz	x0, 41ffd0 <ferror@plt+0x1bff0>
  41ffdc:	mov	x0, x8
  41ffe0:	ret
  41ffe4:	mov	x0, xzr
  41ffe8:	ret
  41ffec:	stp	x29, x30, [sp, #-32]!
  41fff0:	stp	x20, x19, [sp, #16]
  41fff4:	mov	x20, x0
  41fff8:	mov	w0, #0x10                  	// #16
  41fffc:	mov	x29, sp
  420000:	mov	x19, x1
  420004:	bl	41e5d4 <ferror@plt+0x1a5f4>
  420008:	stp	x19, x20, [x0]
  42000c:	ldp	x20, x19, [sp, #16]
  420010:	ldp	x29, x30, [sp], #32
  420014:	ret
  420018:	stp	x29, x30, [sp, #-48]!
  42001c:	str	x21, [sp, #16]
  420020:	stp	x20, x19, [sp, #32]
  420024:	mov	x21, x1
  420028:	mov	x19, x0
  42002c:	mov	x29, sp
  420030:	tbnz	w2, #31, 420074 <ferror@plt+0x1c094>
  420034:	mov	w0, #0x10                  	// #16
  420038:	mov	w20, w2
  42003c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  420040:	cbz	w20, 42009c <ferror@plt+0x1c0bc>
  420044:	str	x21, [x0]
  420048:	cbz	x19, 4200a4 <ferror@plt+0x1c0c4>
  42004c:	mov	x9, x19
  420050:	cmp	w20, #0x2
  420054:	mov	x8, x9
  420058:	b.lt	420068 <ferror@plt+0x1c088>  // b.tstop
  42005c:	ldr	x9, [x8, #8]
  420060:	sub	w20, w20, #0x1
  420064:	cbnz	x9, 420050 <ferror@plt+0x1c070>
  420068:	ldr	x9, [x8, #8]
  42006c:	str	x9, [x0, #8]
  420070:	b	420094 <ferror@plt+0x1c0b4>
  420074:	mov	w0, #0x10                  	// #16
  420078:	bl	41e5d4 <ferror@plt+0x1a5f4>
  42007c:	stp	x21, xzr, [x0]
  420080:	cbz	x19, 4200a8 <ferror@plt+0x1c0c8>
  420084:	mov	x9, x19
  420088:	mov	x8, x9
  42008c:	ldr	x9, [x9, #8]
  420090:	cbnz	x9, 420088 <ferror@plt+0x1c0a8>
  420094:	str	x0, [x8, #8]
  420098:	b	4200ac <ferror@plt+0x1c0cc>
  42009c:	stp	x21, x19, [x0]
  4200a0:	b	4200a8 <ferror@plt+0x1c0c8>
  4200a4:	str	xzr, [x0, #8]
  4200a8:	mov	x19, x0
  4200ac:	mov	x0, x19
  4200b0:	ldp	x20, x19, [sp, #32]
  4200b4:	ldr	x21, [sp, #16]
  4200b8:	ldp	x29, x30, [sp], #48
  4200bc:	ret
  4200c0:	stp	x29, x30, [sp, #-48]!
  4200c4:	stp	x22, x21, [sp, #16]
  4200c8:	stp	x20, x19, [sp, #32]
  4200cc:	mov	x20, x2
  4200d0:	mov	x21, x1
  4200d4:	mov	x29, sp
  4200d8:	cbz	x0, 42011c <ferror@plt+0x1c13c>
  4200dc:	mov	x19, x0
  4200e0:	cmp	x0, x21
  4200e4:	b.eq	420150 <ferror@plt+0x1c170>  // b.none
  4200e8:	mov	x8, x19
  4200ec:	mov	x22, x8
  4200f0:	ldr	x8, [x8, #8]
  4200f4:	cbz	x8, 420100 <ferror@plt+0x1c120>
  4200f8:	cmp	x8, x21
  4200fc:	b.ne	4200ec <ferror@plt+0x1c10c>  // b.any
  420100:	mov	w0, #0x10                  	// #16
  420104:	bl	41e5d4 <ferror@plt+0x1a5f4>
  420108:	str	x20, [x0]
  42010c:	ldr	x8, [x22, #8]
  420110:	str	x8, [x0, #8]
  420114:	str	x0, [x22, #8]
  420118:	b	420160 <ferror@plt+0x1c180>
  42011c:	mov	w0, #0x10                  	// #16
  420120:	bl	41e5d4 <ferror@plt+0x1a5f4>
  420124:	mov	x19, x0
  420128:	stp	x20, xzr, [x0]
  42012c:	cbz	x21, 420160 <ferror@plt+0x1c180>
  420130:	adrp	x0, 447000 <ferror@plt+0x43020>
  420134:	adrp	x1, 445000 <ferror@plt+0x41020>
  420138:	adrp	x2, 442000 <ferror@plt+0x3e020>
  42013c:	add	x0, x0, #0xf7f
  420140:	add	x1, x1, #0xc57
  420144:	add	x2, x2, #0x388
  420148:	bl	415dcc <ferror@plt+0x11dec>
  42014c:	b	420160 <ferror@plt+0x1c180>
  420150:	mov	w0, #0x10                  	// #16
  420154:	bl	41e5d4 <ferror@plt+0x1a5f4>
  420158:	stp	x20, x19, [x0]
  42015c:	mov	x19, x0
  420160:	mov	x0, x19
  420164:	ldp	x20, x19, [sp, #32]
  420168:	ldp	x22, x21, [sp, #16]
  42016c:	ldp	x29, x30, [sp], #48
  420170:	ret
  420174:	cbz	x1, 420190 <ferror@plt+0x1c1b0>
  420178:	cbz	x0, 420194 <ferror@plt+0x1c1b4>
  42017c:	mov	x9, x0
  420180:	mov	x8, x9
  420184:	ldr	x9, [x9, #8]
  420188:	cbnz	x9, 420180 <ferror@plt+0x1c1a0>
  42018c:	str	x1, [x8, #8]
  420190:	ret
  420194:	mov	x0, x1
  420198:	ret
  42019c:	stp	x29, x30, [sp, #-32]!
  4201a0:	str	x19, [sp, #16]
  4201a4:	mov	x19, x0
  4201a8:	mov	x29, sp
  4201ac:	cbz	x0, 42020c <ferror@plt+0x1c22c>
  4201b0:	ldr	x9, [x19]
  4201b4:	mov	x8, x1
  4201b8:	cmp	x9, x1
  4201bc:	b.eq	4201f0 <ferror@plt+0x1c210>  // b.none
  4201c0:	mov	x10, x19
  4201c4:	ldr	x1, [x10, #8]
  4201c8:	cbz	x1, 42020c <ferror@plt+0x1c22c>
  4201cc:	ldr	x9, [x1]
  4201d0:	cmp	x9, x8
  4201d4:	mov	x9, x10
  4201d8:	mov	x10, x1
  4201dc:	b.ne	4201c4 <ferror@plt+0x1c1e4>  // b.any
  4201e0:	ldr	x8, [x1, #8]
  4201e4:	cbz	x9, 420200 <ferror@plt+0x1c220>
  4201e8:	str	x8, [x9, #8]
  4201ec:	b	420204 <ferror@plt+0x1c224>
  4201f0:	mov	x9, xzr
  4201f4:	mov	x1, x19
  4201f8:	ldr	x8, [x1, #8]
  4201fc:	cbnz	x9, 4201e8 <ferror@plt+0x1c208>
  420200:	mov	x19, x8
  420204:	mov	w0, #0x10                  	// #16
  420208:	bl	41efb0 <ferror@plt+0x1afd0>
  42020c:	mov	x0, x19
  420210:	ldr	x19, [sp, #16]
  420214:	ldp	x29, x30, [sp], #32
  420218:	ret
  42021c:	stp	x29, x30, [sp, #-48]!
  420220:	stp	x22, x21, [sp, #16]
  420224:	stp	x20, x19, [sp, #32]
  420228:	mov	x29, sp
  42022c:	cbz	x0, 42027c <ferror@plt+0x1c29c>
  420230:	mov	x19, x1
  420234:	mov	x20, xzr
  420238:	mov	x1, x0
  42023c:	b	42024c <ferror@plt+0x1c26c>
  420240:	mov	x20, x1
  420244:	mov	x1, x21
  420248:	cbz	x21, 42027c <ferror@plt+0x1c29c>
  42024c:	ldp	x8, x21, [x1]
  420250:	cmp	x8, x19
  420254:	b.ne	420240 <ferror@plt+0x1c260>  // b.any
  420258:	mov	x22, x21
  42025c:	cbz	x20, 420268 <ferror@plt+0x1c288>
  420260:	mov	x22, x0
  420264:	str	x21, [x20, #8]
  420268:	mov	w0, #0x10                  	// #16
  42026c:	bl	41efb0 <ferror@plt+0x1afd0>
  420270:	mov	x0, x22
  420274:	mov	x1, x21
  420278:	cbnz	x21, 42024c <ferror@plt+0x1c26c>
  42027c:	ldp	x20, x19, [sp, #32]
  420280:	ldp	x22, x21, [sp, #16]
  420284:	ldp	x29, x30, [sp], #48
  420288:	ret
  42028c:	cbz	x0, 4202c8 <ferror@plt+0x1c2e8>
  420290:	cmp	x0, x1
  420294:	b.eq	4202c0 <ferror@plt+0x1c2e0>  // b.none
  420298:	mov	x9, x0
  42029c:	mov	x8, x9
  4202a0:	ldr	x9, [x9, #8]
  4202a4:	cbz	x9, 4202c8 <ferror@plt+0x1c2e8>
  4202a8:	cmp	x9, x1
  4202ac:	b.ne	42029c <ferror@plt+0x1c2bc>  // b.any
  4202b0:	ldr	x9, [x1, #8]
  4202b4:	cmp	x0, x1
  4202b8:	str	x9, [x8, #8]
  4202bc:	b.ne	4202c4 <ferror@plt+0x1c2e4>  // b.any
  4202c0:	ldr	x0, [x0, #8]
  4202c4:	str	xzr, [x1, #8]
  4202c8:	ret
  4202cc:	stp	x29, x30, [sp, #-32]!
  4202d0:	str	x19, [sp, #16]
  4202d4:	mov	x19, x0
  4202d8:	mov	x29, sp
  4202dc:	cbz	x0, 420318 <ferror@plt+0x1c338>
  4202e0:	cmp	x19, x1
  4202e4:	b.eq	420310 <ferror@plt+0x1c330>  // b.none
  4202e8:	mov	x9, x19
  4202ec:	mov	x8, x9
  4202f0:	ldr	x9, [x9, #8]
  4202f4:	cbz	x9, 420318 <ferror@plt+0x1c338>
  4202f8:	cmp	x9, x1
  4202fc:	b.ne	4202ec <ferror@plt+0x1c30c>  // b.any
  420300:	ldr	x9, [x1, #8]
  420304:	cmp	x19, x1
  420308:	str	x9, [x8, #8]
  42030c:	b.ne	420314 <ferror@plt+0x1c334>  // b.any
  420310:	ldr	x19, [x19, #8]
  420314:	str	xzr, [x1, #8]
  420318:	mov	w0, #0x10                  	// #16
  42031c:	bl	41efb0 <ferror@plt+0x1afd0>
  420320:	mov	x0, x19
  420324:	ldr	x19, [sp, #16]
  420328:	ldp	x29, x30, [sp], #32
  42032c:	ret
  420330:	stp	x29, x30, [sp, #-48]!
  420334:	str	x21, [sp, #16]
  420338:	stp	x20, x19, [sp, #32]
  42033c:	mov	x29, sp
  420340:	cbz	x0, 420388 <ferror@plt+0x1c3a8>
  420344:	mov	x20, x0
  420348:	mov	w0, #0x10                  	// #16
  42034c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  420350:	ldp	x8, x20, [x20]
  420354:	mov	x19, x0
  420358:	str	x8, [x0]
  42035c:	cbz	x20, 420390 <ferror@plt+0x1c3b0>
  420360:	mov	x21, x19
  420364:	mov	w0, #0x10                  	// #16
  420368:	bl	41e5d4 <ferror@plt+0x1a5f4>
  42036c:	str	x0, [x21, #8]
  420370:	ldr	x8, [x20]
  420374:	mov	x21, x0
  420378:	str	x8, [x0]
  42037c:	ldr	x20, [x20, #8]
  420380:	cbnz	x20, 420364 <ferror@plt+0x1c384>
  420384:	b	420394 <ferror@plt+0x1c3b4>
  420388:	mov	x19, xzr
  42038c:	b	420398 <ferror@plt+0x1c3b8>
  420390:	mov	x0, x19
  420394:	str	xzr, [x0, #8]
  420398:	mov	x0, x19
  42039c:	ldp	x20, x19, [sp, #32]
  4203a0:	ldr	x21, [sp, #16]
  4203a4:	ldp	x29, x30, [sp], #48
  4203a8:	ret
  4203ac:	stp	x29, x30, [sp, #-64]!
  4203b0:	stp	x24, x23, [sp, #16]
  4203b4:	stp	x22, x21, [sp, #32]
  4203b8:	stp	x20, x19, [sp, #48]
  4203bc:	mov	x29, sp
  4203c0:	cbz	x0, 420430 <ferror@plt+0x1c450>
  4203c4:	mov	x22, x0
  4203c8:	mov	w0, #0x10                  	// #16
  4203cc:	mov	x20, x2
  4203d0:	mov	x21, x1
  4203d4:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4203d8:	mov	x19, x0
  4203dc:	cbz	x21, 420438 <ferror@plt+0x1c458>
  4203e0:	ldr	x0, [x22]
  4203e4:	mov	x1, x20
  4203e8:	blr	x21
  4203ec:	str	x0, [x19]
  4203f0:	ldr	x23, [x22, #8]
  4203f4:	cbz	x23, 420444 <ferror@plt+0x1c464>
  4203f8:	cbz	x21, 42044c <ferror@plt+0x1c46c>
  4203fc:	mov	x24, x19
  420400:	mov	w0, #0x10                  	// #16
  420404:	bl	41e5d4 <ferror@plt+0x1a5f4>
  420408:	str	x0, [x24, #8]
  42040c:	mov	x22, x0
  420410:	ldr	x0, [x23]
  420414:	mov	x1, x20
  420418:	blr	x21
  42041c:	str	x0, [x22]
  420420:	ldr	x23, [x23, #8]
  420424:	mov	x24, x22
  420428:	cbnz	x23, 420400 <ferror@plt+0x1c420>
  42042c:	b	420474 <ferror@plt+0x1c494>
  420430:	mov	x19, xzr
  420434:	b	420478 <ferror@plt+0x1c498>
  420438:	ldp	x8, x23, [x22]
  42043c:	str	x8, [x19]
  420440:	cbnz	x23, 4203f8 <ferror@plt+0x1c418>
  420444:	mov	x22, x19
  420448:	b	420474 <ferror@plt+0x1c494>
  42044c:	mov	x20, x19
  420450:	mov	w0, #0x10                  	// #16
  420454:	bl	41e5d4 <ferror@plt+0x1a5f4>
  420458:	str	x0, [x20, #8]
  42045c:	ldr	x8, [x23]
  420460:	mov	x20, x0
  420464:	str	x8, [x0]
  420468:	ldr	x23, [x23, #8]
  42046c:	cbnz	x23, 420450 <ferror@plt+0x1c470>
  420470:	mov	x22, x0
  420474:	str	xzr, [x22, #8]
  420478:	mov	x0, x19
  42047c:	ldp	x20, x19, [sp, #48]
  420480:	ldp	x22, x21, [sp, #32]
  420484:	ldp	x24, x23, [sp, #16]
  420488:	ldp	x29, x30, [sp], #64
  42048c:	ret
  420490:	cbz	x0, 4204b4 <ferror@plt+0x1c4d4>
  420494:	mov	x9, xzr
  420498:	mov	x8, x0
  42049c:	ldr	x0, [x0, #8]
  4204a0:	str	x9, [x8, #8]
  4204a4:	mov	x9, x8
  4204a8:	cbnz	x0, 420498 <ferror@plt+0x1c4b8>
  4204ac:	mov	x0, x8
  4204b0:	ret
  4204b4:	mov	x0, xzr
  4204b8:	ret
  4204bc:	cbz	x0, 4204dc <ferror@plt+0x1c4fc>
  4204c0:	cbz	w1, 4204dc <ferror@plt+0x1c4fc>
  4204c4:	sub	w8, w1, #0x1
  4204c8:	ldr	x0, [x0, #8]
  4204cc:	subs	w8, w8, #0x1
  4204d0:	cset	w9, cs  // cs = hs, nlast
  4204d4:	cbz	x0, 4204dc <ferror@plt+0x1c4fc>
  4204d8:	tbnz	w9, #0, 4204c8 <ferror@plt+0x1c4e8>
  4204dc:	ret
  4204e0:	cmp	x0, #0x0
  4204e4:	cset	w8, ne  // ne = any
  4204e8:	cbz	x0, 420510 <ferror@plt+0x1c530>
  4204ec:	cbz	w1, 420510 <ferror@plt+0x1c530>
  4204f0:	sub	w9, w1, #0x1
  4204f4:	ldr	x0, [x0, #8]
  4204f8:	subs	w9, w9, #0x1
  4204fc:	cset	w10, cs  // cs = hs, nlast
  420500:	cmp	x0, #0x0
  420504:	cset	w8, ne  // ne = any
  420508:	cbz	x0, 420510 <ferror@plt+0x1c530>
  42050c:	tbnz	w10, #0, 4204f4 <ferror@plt+0x1c514>
  420510:	cbz	w8, 42051c <ferror@plt+0x1c53c>
  420514:	ldr	x0, [x0]
  420518:	ret
  42051c:	mov	x0, xzr
  420520:	ret
  420524:	cbz	x0, 42053c <ferror@plt+0x1c55c>
  420528:	ldr	x8, [x0]
  42052c:	cmp	x8, x1
  420530:	b.eq	42053c <ferror@plt+0x1c55c>  // b.none
  420534:	ldr	x0, [x0, #8]
  420538:	cbnz	x0, 420528 <ferror@plt+0x1c548>
  42053c:	ret
  420540:	stp	x29, x30, [sp, #-48]!
  420544:	stp	x20, x19, [sp, #32]
  420548:	mov	x19, x0
  42054c:	str	x21, [sp, #16]
  420550:	mov	x29, sp
  420554:	cbz	x2, 420590 <ferror@plt+0x1c5b0>
  420558:	cbz	x19, 42057c <ferror@plt+0x1c59c>
  42055c:	mov	x20, x2
  420560:	mov	x21, x1
  420564:	ldr	x0, [x19]
  420568:	mov	x1, x21
  42056c:	blr	x20
  420570:	cbz	w0, 42057c <ferror@plt+0x1c59c>
  420574:	ldr	x19, [x19, #8]
  420578:	cbnz	x19, 420564 <ferror@plt+0x1c584>
  42057c:	mov	x0, x19
  420580:	ldp	x20, x19, [sp, #32]
  420584:	ldr	x21, [sp, #16]
  420588:	ldp	x29, x30, [sp], #48
  42058c:	ret
  420590:	adrp	x0, 447000 <ferror@plt+0x43020>
  420594:	adrp	x1, 445000 <ferror@plt+0x41020>
  420598:	adrp	x2, 444000 <ferror@plt+0x40020>
  42059c:	add	x0, x0, #0xf7f
  4205a0:	add	x1, x1, #0xc93
  4205a4:	add	x2, x2, #0xf7b
  4205a8:	bl	415dcc <ferror@plt+0x11dec>
  4205ac:	b	42057c <ferror@plt+0x1c59c>
  4205b0:	cbz	x0, 4205d0 <ferror@plt+0x1c5f0>
  4205b4:	mov	x8, x0
  4205b8:	mov	w0, wzr
  4205bc:	cmp	x8, x1
  4205c0:	b.eq	4205d4 <ferror@plt+0x1c5f4>  // b.none
  4205c4:	ldr	x8, [x8, #8]
  4205c8:	add	w0, w0, #0x1
  4205cc:	cbnz	x8, 4205bc <ferror@plt+0x1c5dc>
  4205d0:	mov	w0, #0xffffffff            	// #-1
  4205d4:	ret
  4205d8:	cbz	x0, 4205fc <ferror@plt+0x1c61c>
  4205dc:	mov	x8, x0
  4205e0:	mov	w0, wzr
  4205e4:	ldr	x9, [x8]
  4205e8:	cmp	x9, x1
  4205ec:	b.eq	420600 <ferror@plt+0x1c620>  // b.none
  4205f0:	ldr	x8, [x8, #8]
  4205f4:	add	w0, w0, #0x1
  4205f8:	cbnz	x8, 4205e4 <ferror@plt+0x1c604>
  4205fc:	mov	w0, #0xffffffff            	// #-1
  420600:	ret
  420604:	mov	w8, wzr
  420608:	cbz	x0, 420618 <ferror@plt+0x1c638>
  42060c:	ldr	x0, [x0, #8]
  420610:	add	w8, w8, #0x1
  420614:	cbnz	x0, 42060c <ferror@plt+0x1c62c>
  420618:	mov	w0, w8
  42061c:	ret
  420620:	mov	x3, xzr
  420624:	b	420628 <ferror@plt+0x1c648>
  420628:	stp	x29, x30, [sp, #-80]!
  42062c:	stp	x20, x19, [sp, #64]
  420630:	mov	x19, x0
  420634:	stp	x26, x25, [sp, #16]
  420638:	stp	x24, x23, [sp, #32]
  42063c:	stp	x22, x21, [sp, #48]
  420640:	mov	x29, sp
  420644:	cbz	x2, 420730 <ferror@plt+0x1c750>
  420648:	mov	x20, x1
  42064c:	cbz	x19, 4206e8 <ferror@plt+0x1c708>
  420650:	ldr	x1, [x19]
  420654:	mov	x22, x2
  420658:	mov	x0, x20
  42065c:	mov	x2, x3
  420660:	mov	x21, x3
  420664:	blr	x22
  420668:	mov	x26, x19
  42066c:	ldr	x8, [x26, #8]!
  420670:	cmp	w0, #0x0
  420674:	cset	w25, gt
  420678:	cmp	w0, #0x1
  42067c:	mov	x23, xzr
  420680:	mov	x24, x19
  420684:	b.lt	4206c4 <ferror@plt+0x1c6e4>  // b.tstop
  420688:	cbz	x8, 4206c4 <ferror@plt+0x1c6e4>
  42068c:	mov	x24, x19
  420690:	ldr	x1, [x8]
  420694:	mov	x0, x20
  420698:	mov	x2, x21
  42069c:	mov	x23, x24
  4206a0:	mov	x24, x8
  4206a4:	blr	x22
  4206a8:	cmp	w0, #0x0
  4206ac:	cset	w25, gt
  4206b0:	cmp	w0, #0x1
  4206b4:	b.lt	4206c0 <ferror@plt+0x1c6e0>  // b.tstop
  4206b8:	ldr	x8, [x24, #8]
  4206bc:	cbnz	x8, 420690 <ferror@plt+0x1c6b0>
  4206c0:	add	x26, x24, #0x8
  4206c4:	mov	w0, #0x10                  	// #16
  4206c8:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4206cc:	str	x20, [x0]
  4206d0:	cbz	w25, 4206fc <ferror@plt+0x1c71c>
  4206d4:	ldr	x8, [x24, #8]
  4206d8:	cbnz	x8, 4206fc <ferror@plt+0x1c71c>
  4206dc:	str	x0, [x26]
  4206e0:	str	xzr, [x0, #8]
  4206e4:	b	420714 <ferror@plt+0x1c734>
  4206e8:	mov	w0, #0x10                  	// #16
  4206ec:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4206f0:	mov	x19, x0
  4206f4:	stp	x20, xzr, [x0]
  4206f8:	b	420714 <ferror@plt+0x1c734>
  4206fc:	cbz	x23, 42070c <ferror@plt+0x1c72c>
  420700:	str	x0, [x23, #8]
  420704:	str	x24, [x0, #8]
  420708:	b	420714 <ferror@plt+0x1c734>
  42070c:	str	x19, [x0, #8]
  420710:	mov	x19, x0
  420714:	mov	x0, x19
  420718:	ldp	x20, x19, [sp, #64]
  42071c:	ldp	x22, x21, [sp, #48]
  420720:	ldp	x24, x23, [sp, #32]
  420724:	ldp	x26, x25, [sp, #16]
  420728:	ldp	x29, x30, [sp], #80
  42072c:	ret
  420730:	adrp	x0, 447000 <ferror@plt+0x43020>
  420734:	adrp	x1, 445000 <ferror@plt+0x41020>
  420738:	adrp	x2, 444000 <ferror@plt+0x40020>
  42073c:	add	x0, x0, #0xf7f
  420740:	add	x1, x1, #0xcd6
  420744:	add	x2, x2, #0xf7b
  420748:	bl	415dcc <ferror@plt+0x11dec>
  42074c:	b	420714 <ferror@plt+0x1c734>
  420750:	b	420628 <ferror@plt+0x1c648>
  420754:	mov	x2, xzr
  420758:	b	42075c <ferror@plt+0x1c77c>
  42075c:	sub	sp, sp, #0x50
  420760:	stp	x29, x30, [sp, #16]
  420764:	str	x23, [sp, #32]
  420768:	stp	x22, x21, [sp, #48]
  42076c:	stp	x20, x19, [sp, #64]
  420770:	add	x29, sp, #0x10
  420774:	cbz	x0, 420864 <ferror@plt+0x1c884>
  420778:	ldr	x22, [x0, #8]
  42077c:	cbz	x22, 420864 <ferror@plt+0x1c884>
  420780:	ldr	x9, [x22, #8]
  420784:	mov	x19, x2
  420788:	mov	x20, x1
  42078c:	mov	x8, x0
  420790:	cbz	x9, 4207b0 <ferror@plt+0x1c7d0>
  420794:	mov	x8, x0
  420798:	ldr	x9, [x9, #8]
  42079c:	cbz	x9, 4207ac <ferror@plt+0x1c7cc>
  4207a0:	ldr	x9, [x9, #8]
  4207a4:	ldr	x8, [x8, #8]
  4207a8:	cbnz	x9, 420798 <ferror@plt+0x1c7b8>
  4207ac:	ldr	x22, [x8, #8]
  4207b0:	mov	x1, x20
  4207b4:	mov	x2, x19
  4207b8:	str	xzr, [x8, #8]
  4207bc:	bl	42075c <ferror@plt+0x1c77c>
  4207c0:	mov	x21, x0
  4207c4:	mov	x0, x22
  4207c8:	mov	x1, x20
  4207cc:	mov	x2, x19
  4207d0:	bl	42075c <ferror@plt+0x1c77c>
  4207d4:	cmp	x21, #0x0
  4207d8:	mov	x22, x0
  4207dc:	cset	w9, ne  // ne = any
  4207e0:	mov	x23, sp
  4207e4:	cbz	x21, 420850 <ferror@plt+0x1c870>
  4207e8:	cbz	x22, 420850 <ferror@plt+0x1c870>
  4207ec:	mov	x23, sp
  4207f0:	b	42081c <ferror@plt+0x1c83c>
  4207f4:	str	x21, [x23, #8]
  4207f8:	ldr	x9, [x21, #8]
  4207fc:	mov	x23, x21
  420800:	mov	x8, x22
  420804:	mov	x21, x9
  420808:	cmp	x21, #0x0
  42080c:	cset	w9, ne  // ne = any
  420810:	cbz	x8, 420854 <ferror@plt+0x1c874>
  420814:	mov	x22, x8
  420818:	cbz	x21, 420854 <ferror@plt+0x1c874>
  42081c:	ldr	x0, [x21]
  420820:	ldr	x1, [x22]
  420824:	mov	x2, x19
  420828:	blr	x20
  42082c:	cmp	w0, #0x0
  420830:	b.le	4207f4 <ferror@plt+0x1c814>
  420834:	str	x22, [x23, #8]
  420838:	ldr	x8, [x22, #8]
  42083c:	mov	x23, x22
  420840:	cmp	x21, #0x0
  420844:	cset	w9, ne  // ne = any
  420848:	cbnz	x8, 420814 <ferror@plt+0x1c834>
  42084c:	b	420854 <ferror@plt+0x1c874>
  420850:	mov	x8, x22
  420854:	cmp	w9, #0x0
  420858:	csel	x8, x21, x8, ne  // ne = any
  42085c:	str	x8, [x23, #8]
  420860:	ldr	x0, [sp, #8]
  420864:	ldp	x20, x19, [sp, #64]
  420868:	ldp	x22, x21, [sp, #48]
  42086c:	ldr	x23, [sp, #32]
  420870:	ldp	x29, x30, [sp, #16]
  420874:	add	sp, sp, #0x50
  420878:	ret
  42087c:	b	42075c <ferror@plt+0x1c77c>
  420880:	b	403ac0 <access@plt>
  420884:	b	4037f0 <chmod@plt>
  420888:	stp	x29, x30, [sp, #-48]!
  42088c:	stp	x22, x21, [sp, #16]
  420890:	stp	x20, x19, [sp, #32]
  420894:	mov	w19, w2
  420898:	mov	w20, w1
  42089c:	mov	x21, x0
  4208a0:	mov	x29, sp
  4208a4:	mov	x0, x21
  4208a8:	mov	w1, w20
  4208ac:	mov	w2, w19
  4208b0:	bl	403800 <open@plt>
  4208b4:	mov	w22, w0
  4208b8:	cmn	w0, #0x1
  4208bc:	b.ne	4208d0 <ferror@plt+0x1c8f0>  // b.any
  4208c0:	bl	403ee0 <__errno_location@plt>
  4208c4:	ldr	w8, [x0]
  4208c8:	cmp	w8, #0x4
  4208cc:	b.eq	4208a4 <ferror@plt+0x1c8c4>  // b.none
  4208d0:	mov	w0, w22
  4208d4:	ldp	x20, x19, [sp, #32]
  4208d8:	ldp	x22, x21, [sp, #16]
  4208dc:	ldp	x29, x30, [sp], #48
  4208e0:	ret
  4208e4:	b	403fc0 <creat@plt>
  4208e8:	b	403cd0 <rename@plt>
  4208ec:	b	403f80 <mkdir@plt>
  4208f0:	b	403be0 <chdir@plt>
  4208f4:	mov	x2, x1
  4208f8:	mov	x1, x0
  4208fc:	mov	w0, wzr
  420900:	b	403f10 <__xstat@plt>
  420904:	mov	x2, x1
  420908:	mov	x1, x0
  42090c:	mov	w0, wzr
  420910:	b	403da0 <__lxstat@plt>
  420914:	b	403f70 <unlink@plt>
  420918:	b	4035b0 <remove@plt>
  42091c:	b	403b90 <rmdir@plt>
  420920:	b	4037d0 <fopen@plt>
  420924:	b	403c80 <freopen@plt>
  420928:	b	403cf0 <utime@plt>
  42092c:	stp	x29, x30, [sp, #-64]!
  420930:	str	x23, [sp, #16]
  420934:	stp	x22, x21, [sp, #32]
  420938:	stp	x20, x19, [sp, #48]
  42093c:	mov	x29, sp
  420940:	mov	x19, x1
  420944:	bl	403a20 <close@plt>
  420948:	cmn	w0, #0x1
  42094c:	b.ne	420960 <ferror@plt+0x1c980>  // b.any
  420950:	bl	403ee0 <__errno_location@plt>
  420954:	ldr	w21, [x0]
  420958:	cmp	w21, #0x4
  42095c:	b.ne	420978 <ferror@plt+0x1c998>  // b.any
  420960:	mov	w0, #0x1                   	// #1
  420964:	ldp	x20, x19, [sp, #48]
  420968:	ldp	x22, x21, [sp, #32]
  42096c:	ldr	x23, [sp, #16]
  420970:	ldp	x29, x30, [sp], #64
  420974:	ret
  420978:	mov	x20, x0
  42097c:	bl	40a1cc <ferror@plt+0x61ec>
  420980:	mov	w22, w0
  420984:	mov	w0, w21
  420988:	bl	40a20c <ferror@plt+0x622c>
  42098c:	mov	w23, w0
  420990:	mov	w0, w21
  420994:	bl	421238 <ferror@plt+0x1d258>
  420998:	mov	x3, x0
  42099c:	mov	x0, x19
  4209a0:	mov	w1, w22
  4209a4:	mov	w2, w23
  4209a8:	bl	409b3c <ferror@plt+0x5b5c>
  4209ac:	mov	w0, wzr
  4209b0:	str	w21, [x20]
  4209b4:	b	420964 <ferror@plt+0x1c984>
  4209b8:	stp	x29, x30, [sp, #-48]!
  4209bc:	str	x21, [sp, #16]
  4209c0:	stp	x20, x19, [sp, #32]
  4209c4:	mov	x29, sp
  4209c8:	cbz	x0, 4209f4 <ferror@plt+0x1ca14>
  4209cc:	mov	x19, x0
  4209d0:	bl	403510 <strlen@plt>
  4209d4:	add	x21, x0, #0x1
  4209d8:	mov	x0, x21
  4209dc:	bl	414b40 <ferror@plt+0x10b60>
  4209e0:	mov	x1, x19
  4209e4:	mov	x2, x21
  4209e8:	mov	x20, x0
  4209ec:	bl	4034a0 <memcpy@plt>
  4209f0:	b	4209f8 <ferror@plt+0x1ca18>
  4209f4:	mov	x20, xzr
  4209f8:	mov	x0, x20
  4209fc:	ldp	x20, x19, [sp, #32]
  420a00:	ldr	x21, [sp, #16]
  420a04:	ldp	x29, x30, [sp], #48
  420a08:	ret
  420a0c:	stp	x29, x30, [sp, #-48]!
  420a10:	str	x21, [sp, #16]
  420a14:	stp	x20, x19, [sp, #32]
  420a18:	mov	x29, sp
  420a1c:	cbz	x0, 420a44 <ferror@plt+0x1ca64>
  420a20:	mov	w21, w1
  420a24:	mov	x19, x0
  420a28:	mov	x0, x21
  420a2c:	bl	414b40 <ferror@plt+0x10b60>
  420a30:	mov	x1, x19
  420a34:	mov	x2, x21
  420a38:	mov	x20, x0
  420a3c:	bl	4034a0 <memcpy@plt>
  420a40:	b	420a48 <ferror@plt+0x1ca68>
  420a44:	mov	x20, xzr
  420a48:	mov	x0, x20
  420a4c:	ldp	x20, x19, [sp, #32]
  420a50:	ldr	x21, [sp, #16]
  420a54:	ldp	x29, x30, [sp], #48
  420a58:	ret
  420a5c:	cbz	x0, 420a94 <ferror@plt+0x1cab4>
  420a60:	stp	x29, x30, [sp, #-32]!
  420a64:	stp	x20, x19, [sp, #16]
  420a68:	mov	x20, x0
  420a6c:	add	x0, x1, #0x1
  420a70:	mov	x29, sp
  420a74:	mov	x19, x1
  420a78:	bl	414b40 <ferror@plt+0x10b60>
  420a7c:	mov	x1, x20
  420a80:	mov	x2, x19
  420a84:	bl	403e70 <strncpy@plt>
  420a88:	strb	wzr, [x0, x19]
  420a8c:	ldp	x20, x19, [sp, #16]
  420a90:	ldp	x29, x30, [sp], #32
  420a94:	ret
  420a98:	stp	x29, x30, [sp, #-48]!
  420a9c:	stp	x20, x19, [sp, #32]
  420aa0:	mov	x20, x0
  420aa4:	add	x0, x0, #0x1
  420aa8:	str	x21, [sp, #16]
  420aac:	mov	x29, sp
  420ab0:	mov	w19, w1
  420ab4:	bl	414b40 <ferror@plt+0x10b60>
  420ab8:	mov	w1, w19
  420abc:	mov	x2, x20
  420ac0:	mov	x21, x0
  420ac4:	bl	4038d0 <memset@plt>
  420ac8:	strb	wzr, [x21, x20]
  420acc:	mov	x0, x21
  420ad0:	ldp	x20, x19, [sp, #32]
  420ad4:	ldr	x21, [sp, #16]
  420ad8:	ldp	x29, x30, [sp], #48
  420adc:	ret
  420ae0:	stp	x29, x30, [sp, #-16]!
  420ae4:	mov	x29, sp
  420ae8:	cbz	x0, 420af8 <ferror@plt+0x1cb18>
  420aec:	cbz	x1, 420b14 <ferror@plt+0x1cb34>
  420af0:	ldp	x29, x30, [sp], #16
  420af4:	b	403770 <stpcpy@plt>
  420af8:	adrp	x0, 447000 <ferror@plt+0x43020>
  420afc:	adrp	x1, 445000 <ferror@plt+0x41020>
  420b00:	adrp	x2, 445000 <ferror@plt+0x41020>
  420b04:	add	x0, x0, #0xf7f
  420b08:	add	x1, x1, #0xfc0
  420b0c:	add	x2, x2, #0xfe8
  420b10:	b	420b2c <ferror@plt+0x1cb4c>
  420b14:	adrp	x0, 447000 <ferror@plt+0x43020>
  420b18:	adrp	x1, 445000 <ferror@plt+0x41020>
  420b1c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  420b20:	add	x0, x0, #0xf7f
  420b24:	add	x1, x1, #0xfc0
  420b28:	add	x2, x2, #0x62a
  420b2c:	bl	415dcc <ferror@plt+0x11dec>
  420b30:	mov	x0, xzr
  420b34:	ldp	x29, x30, [sp], #16
  420b38:	ret
  420b3c:	sub	sp, sp, #0x40
  420b40:	stp	x29, x30, [sp, #48]
  420b44:	add	x29, sp, #0x30
  420b48:	stur	xzr, [x29, #-8]
  420b4c:	ldp	q1, q0, [x1]
  420b50:	mov	x8, x0
  420b54:	sub	x0, x29, #0x8
  420b58:	mov	x2, sp
  420b5c:	mov	x1, x8
  420b60:	stp	q1, q0, [sp]
  420b64:	bl	431c9c <ferror@plt+0x2dcbc>
  420b68:	ldur	x0, [x29, #-8]
  420b6c:	ldp	x29, x30, [sp, #48]
  420b70:	add	sp, sp, #0x40
  420b74:	ret
  420b78:	sub	sp, sp, #0x120
  420b7c:	stp	x29, x30, [sp, #256]
  420b80:	add	x29, sp, #0x100
  420b84:	mov	x9, #0xffffffffffffffc8    	// #-56
  420b88:	mov	x10, sp
  420b8c:	sub	x11, x29, #0x78
  420b90:	movk	x9, #0xff80, lsl #32
  420b94:	add	x12, x29, #0x20
  420b98:	add	x10, x10, #0x80
  420b9c:	add	x11, x11, #0x38
  420ba0:	stp	x10, x9, [x29, #-48]
  420ba4:	stp	x12, x11, [x29, #-64]
  420ba8:	stp	x1, x2, [x29, #-120]
  420bac:	stp	x3, x4, [x29, #-104]
  420bb0:	stp	x5, x6, [x29, #-88]
  420bb4:	stur	x7, [x29, #-72]
  420bb8:	stp	q0, q1, [sp]
  420bbc:	ldp	q0, q1, [x29, #-64]
  420bc0:	mov	x8, x0
  420bc4:	add	x0, x29, #0x18
  420bc8:	sub	x2, x29, #0x20
  420bcc:	mov	x1, x8
  420bd0:	str	x28, [sp, #272]
  420bd4:	stp	q2, q3, [sp, #32]
  420bd8:	stp	q4, q5, [sp, #64]
  420bdc:	stp	q6, q7, [sp, #96]
  420be0:	str	xzr, [x29, #24]
  420be4:	stp	q0, q1, [x29, #-32]
  420be8:	bl	431c9c <ferror@plt+0x2dcbc>
  420bec:	ldr	x0, [x29, #24]
  420bf0:	ldr	x28, [sp, #272]
  420bf4:	ldp	x29, x30, [sp, #256]
  420bf8:	add	sp, sp, #0x120
  420bfc:	ret
  420c00:	sub	sp, sp, #0x120
  420c04:	stp	x29, x30, [sp, #224]
  420c08:	add	x29, sp, #0xe0
  420c0c:	str	x28, [sp, #240]
  420c10:	stp	x22, x21, [sp, #256]
  420c14:	stp	x20, x19, [sp, #272]
  420c18:	stp	x1, x2, [x29, #-88]
  420c1c:	stp	x3, x4, [x29, #-72]
  420c20:	stp	x5, x6, [x29, #-56]
  420c24:	stur	x7, [x29, #-40]
  420c28:	stp	q0, q1, [sp]
  420c2c:	stp	q2, q3, [sp, #32]
  420c30:	stp	q4, q5, [sp, #64]
  420c34:	stp	q6, q7, [sp, #96]
  420c38:	cbz	x0, 420e0c <ferror@plt+0x1ce2c>
  420c3c:	mov	x19, x0
  420c40:	bl	403510 <strlen@plt>
  420c44:	sub	x10, x29, #0x58
  420c48:	mov	x11, sp
  420c4c:	mov	x12, #0xffffffffffffffc8    	// #-56
  420c50:	add	x20, x0, #0x1
  420c54:	add	x9, x29, #0x40
  420c58:	movk	x12, #0xff80, lsl #32
  420c5c:	mov	w8, #0xffffffc8            	// #-56
  420c60:	add	x10, x10, #0x38
  420c64:	add	x11, x11, #0x80
  420c68:	mov	w21, #0xffffffc8            	// #-56
  420c6c:	stp	x9, x10, [x29, #-32]
  420c70:	stp	x11, x12, [x29, #-16]
  420c74:	tbz	w8, #31, 420ca0 <ferror@plt+0x1ccc0>
  420c78:	add	w21, w8, #0x8
  420c7c:	cmn	w8, #0x8
  420c80:	stur	w21, [x29, #-8]
  420c84:	b.gt	420ca0 <ferror@plt+0x1ccc0>
  420c88:	ldur	x8, [x29, #-24]
  420c8c:	mov	x9, #0xffffffffffffffc8    	// #-56
  420c90:	add	x8, x8, x9
  420c94:	ldr	x0, [x8]
  420c98:	cbnz	x0, 420cb4 <ferror@plt+0x1ccd4>
  420c9c:	b	420d08 <ferror@plt+0x1cd28>
  420ca0:	ldur	x8, [x29, #-32]
  420ca4:	add	x9, x8, #0x8
  420ca8:	stur	x9, [x29, #-32]
  420cac:	ldr	x0, [x8]
  420cb0:	cbz	x0, 420d08 <ferror@plt+0x1cd28>
  420cb4:	ldur	x22, [x29, #-24]
  420cb8:	b	420ccc <ferror@plt+0x1ccec>
  420cbc:	add	x9, x22, w21, sxtw
  420cc0:	ldr	x0, [x9]
  420cc4:	mov	w21, w8
  420cc8:	cbz	x0, 420d08 <ferror@plt+0x1cd28>
  420ccc:	bl	403510 <strlen@plt>
  420cd0:	add	x20, x0, x20
  420cd4:	tbnz	w21, #31, 420ce0 <ferror@plt+0x1cd00>
  420cd8:	mov	w8, w21
  420cdc:	b	420cf0 <ferror@plt+0x1cd10>
  420ce0:	add	w8, w21, #0x8
  420ce4:	cmn	w21, #0x8
  420ce8:	stur	w8, [x29, #-8]
  420cec:	b.le	420cbc <ferror@plt+0x1ccdc>
  420cf0:	ldur	x9, [x29, #-32]
  420cf4:	add	x10, x9, #0x8
  420cf8:	stur	x10, [x29, #-32]
  420cfc:	ldr	x0, [x9]
  420d00:	mov	w21, w8
  420d04:	cbnz	x0, 420ccc <ferror@plt+0x1ccec>
  420d08:	mov	x0, x20
  420d0c:	bl	414b40 <ferror@plt+0x10b60>
  420d10:	mov	x20, x0
  420d14:	cbz	x0, 420e2c <ferror@plt+0x1ce4c>
  420d18:	mov	x0, x20
  420d1c:	mov	x1, x19
  420d20:	bl	403770 <stpcpy@plt>
  420d24:	mov	x9, #0xffffffffffffffc8    	// #-56
  420d28:	mov	x11, sp
  420d2c:	sub	x12, x29, #0x58
  420d30:	movk	x9, #0xff80, lsl #32
  420d34:	add	x10, x29, #0x40
  420d38:	mov	x8, #0xffffffffffffffc8    	// #-56
  420d3c:	add	x11, x11, #0x80
  420d40:	add	x12, x12, #0x38
  420d44:	stp	x11, x9, [x29, #-16]
  420d48:	stp	x10, x12, [x29, #-32]
  420d4c:	tbz	w8, #31, 420d74 <ferror@plt+0x1cd94>
  420d50:	add	w9, w8, #0x8
  420d54:	cmn	w8, #0x8
  420d58:	stur	w9, [x29, #-8]
  420d5c:	b.gt	420d74 <ferror@plt+0x1cd94>
  420d60:	ldur	x9, [x29, #-24]
  420d64:	add	x8, x9, x8
  420d68:	ldr	x1, [x8]
  420d6c:	cbnz	x1, 420d88 <ferror@plt+0x1cda8>
  420d70:	b	420e10 <ferror@plt+0x1ce30>
  420d74:	ldur	x8, [x29, #-32]
  420d78:	add	x9, x8, #0x8
  420d7c:	stur	x9, [x29, #-32]
  420d80:	ldr	x1, [x8]
  420d84:	cbz	x1, 420e10 <ferror@plt+0x1ce30>
  420d88:	adrp	x19, 447000 <ferror@plt+0x43020>
  420d8c:	adrp	x21, 445000 <ferror@plt+0x41020>
  420d90:	adrp	x22, 445000 <ferror@plt+0x41020>
  420d94:	add	x19, x19, #0xf7f
  420d98:	add	x21, x21, #0xfc0
  420d9c:	add	x22, x22, #0xfe8
  420da0:	b	420db8 <ferror@plt+0x1cdd8>
  420da4:	ldur	x8, [x29, #-32]
  420da8:	add	x9, x8, #0x8
  420dac:	stur	x9, [x29, #-32]
  420db0:	ldr	x1, [x8]
  420db4:	cbz	x1, 420e10 <ferror@plt+0x1ce30>
  420db8:	cbz	x0, 420dec <ferror@plt+0x1ce0c>
  420dbc:	bl	403770 <stpcpy@plt>
  420dc0:	ldursw	x8, [x29, #-8]
  420dc4:	tbz	w8, #31, 420da4 <ferror@plt+0x1cdc4>
  420dc8:	add	w9, w8, #0x8
  420dcc:	cmn	w8, #0x8
  420dd0:	stur	w9, [x29, #-8]
  420dd4:	b.gt	420da4 <ferror@plt+0x1cdc4>
  420dd8:	ldur	x9, [x29, #-24]
  420ddc:	add	x8, x9, x8
  420de0:	ldr	x1, [x8]
  420de4:	cbnz	x1, 420db8 <ferror@plt+0x1cdd8>
  420de8:	b	420e10 <ferror@plt+0x1ce30>
  420dec:	mov	x0, x19
  420df0:	mov	x1, x21
  420df4:	mov	x2, x22
  420df8:	bl	415dcc <ferror@plt+0x11dec>
  420dfc:	mov	x0, xzr
  420e00:	ldursw	x8, [x29, #-8]
  420e04:	tbz	w8, #31, 420da4 <ferror@plt+0x1cdc4>
  420e08:	b	420dc8 <ferror@plt+0x1cde8>
  420e0c:	mov	x20, xzr
  420e10:	mov	x0, x20
  420e14:	ldp	x20, x19, [sp, #272]
  420e18:	ldp	x22, x21, [sp, #256]
  420e1c:	ldr	x28, [sp, #240]
  420e20:	ldp	x29, x30, [sp, #224]
  420e24:	add	sp, sp, #0x120
  420e28:	ret
  420e2c:	adrp	x0, 447000 <ferror@plt+0x43020>
  420e30:	adrp	x1, 445000 <ferror@plt+0x41020>
  420e34:	adrp	x2, 445000 <ferror@plt+0x41020>
  420e38:	add	x0, x0, #0xf7f
  420e3c:	add	x1, x1, #0xfc0
  420e40:	add	x2, x2, #0xfe8
  420e44:	bl	415dcc <ferror@plt+0x11dec>
  420e48:	mov	x0, xzr
  420e4c:	b	420d24 <ferror@plt+0x1cd44>
  420e50:	sub	sp, sp, #0x40
  420e54:	str	d8, [sp, #16]
  420e58:	stp	x29, x30, [sp, #24]
  420e5c:	str	x21, [sp, #40]
  420e60:	stp	x20, x19, [sp, #48]
  420e64:	add	x29, sp, #0x10
  420e68:	cbz	x0, 420ee8 <ferror@plt+0x1cf08>
  420e6c:	mov	x19, x1
  420e70:	add	x1, sp, #0x8
  420e74:	mov	x20, x0
  420e78:	stp	xzr, xzr, [sp]
  420e7c:	bl	403580 <strtod@plt>
  420e80:	ldr	x21, [sp, #8]
  420e84:	mov	v8.16b, v0.16b
  420e88:	cbz	x21, 420ec4 <ferror@plt+0x1cee4>
  420e8c:	ldrb	w8, [x21]
  420e90:	cbz	w8, 420ec4 <ferror@plt+0x1cee4>
  420e94:	mov	x1, sp
  420e98:	mov	x0, x20
  420e9c:	bl	420f0c <ferror@plt+0x1cf2c>
  420ea0:	ldrb	w8, [x21]
  420ea4:	cbz	w8, 420ec4 <ferror@plt+0x1cee4>
  420ea8:	ldr	x8, [sp]
  420eac:	cmp	x21, x8
  420eb0:	b.cs	420ec4 <ferror@plt+0x1cee4>  // b.hs, b.nlast
  420eb4:	cbz	x19, 420ebc <ferror@plt+0x1cedc>
  420eb8:	str	x8, [x19]
  420ebc:	mov	v8.16b, v0.16b
  420ec0:	b	420ecc <ferror@plt+0x1ceec>
  420ec4:	cbz	x19, 420ecc <ferror@plt+0x1ceec>
  420ec8:	str	x21, [x19]
  420ecc:	mov	v0.16b, v8.16b
  420ed0:	ldp	x20, x19, [sp, #48]
  420ed4:	ldr	x21, [sp, #40]
  420ed8:	ldp	x29, x30, [sp, #24]
  420edc:	ldr	d8, [sp, #16]
  420ee0:	add	sp, sp, #0x40
  420ee4:	ret
  420ee8:	adrp	x0, 447000 <ferror@plt+0x43020>
  420eec:	adrp	x1, 445000 <ferror@plt+0x41020>
  420ef0:	adrp	x2, 446000 <ferror@plt+0x42020>
  420ef4:	add	x0, x0, #0xf7f
  420ef8:	add	x1, x1, #0xff5
  420efc:	add	x2, x2, #0x1f
  420f00:	bl	415dcc <ferror@plt+0x11dec>
  420f04:	fmov	d8, xzr
  420f08:	b	420ecc <ferror@plt+0x1ceec>
  420f0c:	stp	x29, x30, [sp, #-48]!
  420f10:	str	x21, [sp, #16]
  420f14:	stp	x20, x19, [sp, #32]
  420f18:	mov	x29, sp
  420f1c:	cbz	x0, 420f98 <ferror@plt+0x1cfb8>
  420f20:	mov	x19, x1
  420f24:	mov	x20, x0
  420f28:	bl	403ee0 <__errno_location@plt>
  420f2c:	str	wzr, [x0]
  420f30:	dmb	ish
  420f34:	adrp	x8, 491000 <ferror@plt+0x8d020>
  420f38:	ldr	x8, [x8, #3560]
  420f3c:	cbnz	x8, 420f78 <ferror@plt+0x1cf98>
  420f40:	adrp	x21, 491000 <ferror@plt+0x8d020>
  420f44:	add	x21, x21, #0xde8
  420f48:	mov	x0, x21
  420f4c:	bl	429208 <ferror@plt+0x25228>
  420f50:	cbz	w0, 420f78 <ferror@plt+0x1cf98>
  420f54:	adrp	x1, 448000 <ferror@plt+0x44020>
  420f58:	add	x1, x1, #0xfa
  420f5c:	mov	w0, #0x1fbf                	// #8127
  420f60:	mov	x2, xzr
  420f64:	bl	403f90 <newlocale@plt>
  420f68:	str	x0, [x21, #8]
  420f6c:	mov	w1, #0x1                   	// #1
  420f70:	mov	x0, x21
  420f74:	bl	4292a4 <ferror@plt+0x252c4>
  420f78:	adrp	x8, 491000 <ferror@plt+0x8d020>
  420f7c:	ldr	x2, [x8, #3568]
  420f80:	mov	x0, x20
  420f84:	mov	x1, x19
  420f88:	ldp	x20, x19, [sp, #32]
  420f8c:	ldr	x21, [sp, #16]
  420f90:	ldp	x29, x30, [sp], #48
  420f94:	b	4038a0 <strtod_l@plt>
  420f98:	adrp	x0, 447000 <ferror@plt+0x43020>
  420f9c:	adrp	x1, 446000 <ferror@plt+0x42020>
  420fa0:	adrp	x2, 446000 <ferror@plt+0x42020>
  420fa4:	add	x0, x0, #0xf7f
  420fa8:	add	x1, x1, #0x2c
  420fac:	add	x2, x2, #0x1f
  420fb0:	bl	415dcc <ferror@plt+0x11dec>
  420fb4:	ldp	x20, x19, [sp, #32]
  420fb8:	ldr	x21, [sp, #16]
  420fbc:	fmov	d0, xzr
  420fc0:	ldp	x29, x30, [sp], #48
  420fc4:	ret
  420fc8:	str	d8, [sp, #-48]!
  420fcc:	stp	x29, x30, [sp, #8]
  420fd0:	str	x21, [sp, #24]
  420fd4:	stp	x20, x19, [sp, #32]
  420fd8:	dmb	ish
  420fdc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  420fe0:	ldr	x8, [x8, #3560]
  420fe4:	mov	v8.16b, v0.16b
  420fe8:	mov	w20, w1
  420fec:	mov	x19, x0
  420ff0:	mov	x29, sp
  420ff4:	cbnz	x8, 421030 <ferror@plt+0x1d050>
  420ff8:	adrp	x21, 491000 <ferror@plt+0x8d020>
  420ffc:	add	x21, x21, #0xde8
  421000:	mov	x0, x21
  421004:	bl	429208 <ferror@plt+0x25228>
  421008:	cbz	w0, 421030 <ferror@plt+0x1d050>
  42100c:	adrp	x1, 448000 <ferror@plt+0x44020>
  421010:	add	x1, x1, #0xfa
  421014:	mov	w0, #0x1fbf                	// #8127
  421018:	mov	x2, xzr
  42101c:	bl	403f90 <newlocale@plt>
  421020:	str	x0, [x21, #8]
  421024:	mov	w1, #0x1                   	// #1
  421028:	mov	x0, x21
  42102c:	bl	4292a4 <ferror@plt+0x252c4>
  421030:	adrp	x8, 491000 <ferror@plt+0x8d020>
  421034:	ldr	x0, [x8, #3568]
  421038:	bl	403b70 <uselocale@plt>
  42103c:	adrp	x2, 446000 <ferror@plt+0x42020>
  421040:	mov	x21, x0
  421044:	sxtw	x1, w20
  421048:	add	x2, x2, #0x5c
  42104c:	mov	x0, x19
  421050:	mov	v0.16b, v8.16b
  421054:	bl	403760 <snprintf@plt>
  421058:	mov	x0, x21
  42105c:	bl	403b70 <uselocale@plt>
  421060:	mov	x0, x19
  421064:	ldp	x20, x19, [sp, #32]
  421068:	ldr	x21, [sp, #24]
  42106c:	ldp	x29, x30, [sp, #8]
  421070:	ldr	d8, [sp], #48
  421074:	ret
  421078:	str	d8, [sp, #-64]!
  42107c:	stp	x29, x30, [sp, #16]
  421080:	stp	x22, x21, [sp, #32]
  421084:	stp	x20, x19, [sp, #48]
  421088:	dmb	ish
  42108c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  421090:	ldr	x8, [x8, #3560]
  421094:	mov	v8.16b, v0.16b
  421098:	mov	x20, x2
  42109c:	mov	w21, w1
  4210a0:	mov	x19, x0
  4210a4:	mov	x29, sp
  4210a8:	cbnz	x8, 4210e4 <ferror@plt+0x1d104>
  4210ac:	adrp	x22, 491000 <ferror@plt+0x8d020>
  4210b0:	add	x22, x22, #0xde8
  4210b4:	mov	x0, x22
  4210b8:	bl	429208 <ferror@plt+0x25228>
  4210bc:	cbz	w0, 4210e4 <ferror@plt+0x1d104>
  4210c0:	adrp	x1, 448000 <ferror@plt+0x44020>
  4210c4:	add	x1, x1, #0xfa
  4210c8:	mov	w0, #0x1fbf                	// #8127
  4210cc:	mov	x2, xzr
  4210d0:	bl	403f90 <newlocale@plt>
  4210d4:	str	x0, [x22, #8]
  4210d8:	mov	w1, #0x1                   	// #1
  4210dc:	mov	x0, x22
  4210e0:	bl	4292a4 <ferror@plt+0x252c4>
  4210e4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4210e8:	ldr	x0, [x8, #3568]
  4210ec:	bl	403b70 <uselocale@plt>
  4210f0:	mov	x22, x0
  4210f4:	sxtw	x1, w21
  4210f8:	mov	x0, x19
  4210fc:	mov	x2, x20
  421100:	mov	v0.16b, v8.16b
  421104:	bl	403760 <snprintf@plt>
  421108:	mov	x0, x22
  42110c:	bl	403b70 <uselocale@plt>
  421110:	mov	x0, x19
  421114:	ldp	x20, x19, [sp, #48]
  421118:	ldp	x22, x21, [sp, #32]
  42111c:	ldp	x29, x30, [sp, #16]
  421120:	ldr	d8, [sp], #64
  421124:	ret
  421128:	stp	x29, x30, [sp, #-48]!
  42112c:	stp	x22, x21, [sp, #16]
  421130:	stp	x20, x19, [sp, #32]
  421134:	dmb	ish
  421138:	adrp	x8, 491000 <ferror@plt+0x8d020>
  42113c:	ldr	x8, [x8, #3560]
  421140:	mov	w19, w2
  421144:	mov	x20, x1
  421148:	mov	x21, x0
  42114c:	mov	x29, sp
  421150:	cbnz	x8, 42118c <ferror@plt+0x1d1ac>
  421154:	adrp	x22, 491000 <ferror@plt+0x8d020>
  421158:	add	x22, x22, #0xde8
  42115c:	mov	x0, x22
  421160:	bl	429208 <ferror@plt+0x25228>
  421164:	cbz	w0, 42118c <ferror@plt+0x1d1ac>
  421168:	adrp	x1, 448000 <ferror@plt+0x44020>
  42116c:	add	x1, x1, #0xfa
  421170:	mov	w0, #0x1fbf                	// #8127
  421174:	mov	x2, xzr
  421178:	bl	403f90 <newlocale@plt>
  42117c:	str	x0, [x22, #8]
  421180:	mov	w1, #0x1                   	// #1
  421184:	mov	x0, x22
  421188:	bl	4292a4 <ferror@plt+0x252c4>
  42118c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  421190:	ldr	x3, [x8, #3568]
  421194:	mov	x0, x21
  421198:	mov	x1, x20
  42119c:	mov	w2, w19
  4211a0:	ldp	x20, x19, [sp, #32]
  4211a4:	ldp	x22, x21, [sp, #16]
  4211a8:	ldp	x29, x30, [sp], #48
  4211ac:	b	403740 <strtoull_l@plt>
  4211b0:	stp	x29, x30, [sp, #-48]!
  4211b4:	stp	x22, x21, [sp, #16]
  4211b8:	stp	x20, x19, [sp, #32]
  4211bc:	dmb	ish
  4211c0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4211c4:	ldr	x8, [x8, #3560]
  4211c8:	mov	w19, w2
  4211cc:	mov	x20, x1
  4211d0:	mov	x21, x0
  4211d4:	mov	x29, sp
  4211d8:	cbnz	x8, 421214 <ferror@plt+0x1d234>
  4211dc:	adrp	x22, 491000 <ferror@plt+0x8d020>
  4211e0:	add	x22, x22, #0xde8
  4211e4:	mov	x0, x22
  4211e8:	bl	429208 <ferror@plt+0x25228>
  4211ec:	cbz	w0, 421214 <ferror@plt+0x1d234>
  4211f0:	adrp	x1, 448000 <ferror@plt+0x44020>
  4211f4:	add	x1, x1, #0xfa
  4211f8:	mov	w0, #0x1fbf                	// #8127
  4211fc:	mov	x2, xzr
  421200:	bl	403f90 <newlocale@plt>
  421204:	str	x0, [x22, #8]
  421208:	mov	w1, #0x1                   	// #1
  42120c:	mov	x0, x22
  421210:	bl	4292a4 <ferror@plt+0x252c4>
  421214:	adrp	x8, 491000 <ferror@plt+0x8d020>
  421218:	ldr	x3, [x8, #3568]
  42121c:	mov	x0, x21
  421220:	mov	x1, x20
  421224:	mov	w2, w19
  421228:	ldp	x20, x19, [sp, #32]
  42122c:	ldp	x22, x21, [sp, #16]
  421230:	ldp	x29, x30, [sp], #48
  421234:	b	403560 <strtoll_l@plt>
  421238:	sub	sp, sp, #0x80
  42123c:	stp	x29, x30, [sp, #64]
  421240:	str	x23, [sp, #80]
  421244:	stp	x22, x21, [sp, #96]
  421248:	stp	x20, x19, [sp, #112]
  42124c:	add	x29, sp, #0x40
  421250:	mov	w20, w0
  421254:	bl	403ee0 <__errno_location@plt>
  421258:	ldr	w23, [x0]
  42125c:	mov	x19, x0
  421260:	mov	w0, w20
  421264:	bl	403a00 <strerror@plt>
  421268:	mov	x21, x0
  42126c:	mov	x0, xzr
  421270:	bl	437f04 <ferror@plt+0x33f24>
  421274:	cbz	w0, 4212cc <ferror@plt+0x1d2ec>
  421278:	mov	x22, xzr
  42127c:	cbnz	x21, 421298 <ferror@plt+0x1d2b8>
  421280:	adrp	x1, 446000 <ferror@plt+0x42020>
  421284:	add	x1, x1, #0x62
  421288:	mov	x0, sp
  42128c:	mov	w2, w20
  421290:	mov	x21, sp
  421294:	bl	403630 <sprintf@plt>
  421298:	mov	x0, x21
  42129c:	bl	41b42c <ferror@plt+0x1744c>
  4212a0:	mov	x20, x0
  4212a4:	mov	x0, x22
  4212a8:	bl	414cbc <ferror@plt+0x10cdc>
  4212ac:	str	w23, [x19]
  4212b0:	mov	x0, x20
  4212b4:	ldp	x20, x19, [sp, #112]
  4212b8:	ldp	x22, x21, [sp, #96]
  4212bc:	ldr	x23, [sp, #80]
  4212c0:	ldp	x29, x30, [sp, #64]
  4212c4:	add	sp, sp, #0x80
  4212c8:	ret
  4212cc:	mov	x1, #0xffffffffffffffff    	// #-1
  4212d0:	mov	x0, x21
  4212d4:	mov	x2, xzr
  4212d8:	mov	x3, xzr
  4212dc:	mov	x4, xzr
  4212e0:	bl	4391b0 <ferror@plt+0x351d0>
  4212e4:	mov	x22, x0
  4212e8:	mov	x21, x0
  4212ec:	cbnz	x21, 421298 <ferror@plt+0x1d2b8>
  4212f0:	b	421280 <ferror@plt+0x1d2a0>
  4212f4:	stp	x29, x30, [sp, #-48]!
  4212f8:	str	x21, [sp, #16]
  4212fc:	stp	x20, x19, [sp, #32]
  421300:	mov	x29, sp
  421304:	mov	w19, w0
  421308:	bl	403e80 <strsignal@plt>
  42130c:	mov	x20, x0
  421310:	mov	x0, xzr
  421314:	bl	437f04 <ferror@plt+0x33f24>
  421318:	cbz	w0, 421364 <ferror@plt+0x1d384>
  42131c:	mov	x21, xzr
  421320:	cbnz	x20, 42133c <ferror@plt+0x1d35c>
  421324:	adrp	x0, 446000 <ferror@plt+0x42020>
  421328:	add	x0, x0, #0x75
  42132c:	mov	w1, w19
  421330:	bl	420b78 <ferror@plt+0x1cb98>
  421334:	mov	x21, x0
  421338:	mov	x20, x0
  42133c:	mov	x0, x20
  421340:	bl	41b42c <ferror@plt+0x1744c>
  421344:	mov	x19, x0
  421348:	mov	x0, x21
  42134c:	bl	414cbc <ferror@plt+0x10cdc>
  421350:	mov	x0, x19
  421354:	ldp	x20, x19, [sp, #32]
  421358:	ldr	x21, [sp, #16]
  42135c:	ldp	x29, x30, [sp], #48
  421360:	ret
  421364:	mov	x1, #0xffffffffffffffff    	// #-1
  421368:	mov	x0, x20
  42136c:	mov	x2, xzr
  421370:	mov	x3, xzr
  421374:	mov	x4, xzr
  421378:	bl	4391b0 <ferror@plt+0x351d0>
  42137c:	mov	x21, x0
  421380:	mov	x20, x0
  421384:	cbnz	x20, 42133c <ferror@plt+0x1d35c>
  421388:	b	421324 <ferror@plt+0x1d344>
  42138c:	stp	x29, x30, [sp, #-16]!
  421390:	mov	x29, sp
  421394:	cbz	x0, 421404 <ferror@plt+0x1d424>
  421398:	cbz	x1, 421420 <ferror@plt+0x1d440>
  42139c:	mov	x8, x1
  4213a0:	cbz	x2, 4213d8 <ferror@plt+0x1d3f8>
  4213a4:	subs	x9, x2, #0x1
  4213a8:	b.eq	4213d0 <ferror@plt+0x1d3f0>  // b.none
  4213ac:	mov	x10, x1
  4213b0:	mov	x8, x1
  4213b4:	ldrb	w11, [x8], #1
  4213b8:	strb	w11, [x0], #1
  4213bc:	cbz	w11, 4213f0 <ferror@plt+0x1d410>
  4213c0:	subs	x9, x9, #0x1
  4213c4:	mov	x10, x8
  4213c8:	b.ne	4213b4 <ferror@plt+0x1d3d4>  // b.any
  4213cc:	b	4213d4 <ferror@plt+0x1d3f4>
  4213d0:	mov	x8, x1
  4213d4:	strb	wzr, [x0]
  4213d8:	ldrb	w9, [x8], #1
  4213dc:	cbnz	w9, 4213d8 <ferror@plt+0x1d3f8>
  4213e0:	mvn	x9, x1
  4213e4:	add	x0, x8, x9
  4213e8:	ldp	x29, x30, [sp], #16
  4213ec:	ret
  4213f0:	add	x8, x10, #0x1
  4213f4:	mvn	x9, x1
  4213f8:	add	x0, x8, x9
  4213fc:	ldp	x29, x30, [sp], #16
  421400:	ret
  421404:	adrp	x0, 447000 <ferror@plt+0x43020>
  421408:	adrp	x1, 446000 <ferror@plt+0x42020>
  42140c:	adrp	x2, 445000 <ferror@plt+0x41020>
  421410:	add	x0, x0, #0xf7f
  421414:	add	x1, x1, #0x89
  421418:	add	x2, x2, #0xfe8
  42141c:	b	421438 <ferror@plt+0x1d458>
  421420:	adrp	x0, 447000 <ferror@plt+0x43020>
  421424:	adrp	x1, 446000 <ferror@plt+0x42020>
  421428:	adrp	x2, 441000 <ferror@plt+0x3d020>
  42142c:	add	x0, x0, #0xf7f
  421430:	add	x1, x1, #0x89
  421434:	add	x2, x2, #0x62a
  421438:	bl	415dcc <ferror@plt+0x11dec>
  42143c:	mov	x0, xzr
  421440:	ldp	x29, x30, [sp], #16
  421444:	ret
  421448:	stp	x29, x30, [sp, #-32]!
  42144c:	str	x19, [sp, #16]
  421450:	mov	x29, sp
  421454:	cbz	x0, 421514 <ferror@plt+0x1d534>
  421458:	cbz	x1, 421530 <ferror@plt+0x1d550>
  42145c:	ldrb	w10, [x0]
  421460:	mov	x8, x0
  421464:	cmp	w10, #0x0
  421468:	cset	w9, eq  // eq = none
  42146c:	cbz	x2, 4214a0 <ferror@plt+0x1d4c0>
  421470:	mov	x8, x0
  421474:	cbz	w10, 4214a0 <ferror@plt+0x1d4c0>
  421478:	mov	x8, x0
  42147c:	mov	x10, x2
  421480:	ldrb	w11, [x8, #1]!
  421484:	mvn	w9, w9
  421488:	and	x9, x9, #0x1
  42148c:	sub	x10, x10, x9
  421490:	cmp	w11, #0x0
  421494:	cset	w9, eq  // eq = none
  421498:	cbz	x10, 4214a0 <ferror@plt+0x1d4c0>
  42149c:	cbnz	w11, 421480 <ferror@plt+0x1d4a0>
  4214a0:	sub	x19, x8, x0
  4214a4:	subs	x9, x2, x19
  4214a8:	b.eq	4214e0 <ferror@plt+0x1d500>  // b.none
  4214ac:	ldrb	w11, [x1]
  4214b0:	cbz	w11, 4214f8 <ferror@plt+0x1d518>
  4214b4:	mov	x10, x1
  4214b8:	b	4214c8 <ferror@plt+0x1d4e8>
  4214bc:	strb	w11, [x8], #1
  4214c0:	ldrb	w11, [x10, #1]!
  4214c4:	cbz	w11, 4214fc <ferror@plt+0x1d51c>
  4214c8:	subs	x9, x9, #0x1
  4214cc:	b.ne	4214bc <ferror@plt+0x1d4dc>  // b.any
  4214d0:	mov	w9, #0x1                   	// #1
  4214d4:	ldrb	w11, [x10, #1]!
  4214d8:	cbnz	w11, 4214c8 <ferror@plt+0x1d4e8>
  4214dc:	b	4214fc <ferror@plt+0x1d51c>
  4214e0:	mov	x0, x1
  4214e4:	bl	403510 <strlen@plt>
  4214e8:	add	x0, x0, x19
  4214ec:	ldr	x19, [sp, #16]
  4214f0:	ldp	x29, x30, [sp], #32
  4214f4:	ret
  4214f8:	mov	x10, x1
  4214fc:	strb	wzr, [x8]
  421500:	sub	x8, x19, x1
  421504:	add	x0, x8, x10
  421508:	ldr	x19, [sp, #16]
  42150c:	ldp	x29, x30, [sp], #32
  421510:	ret
  421514:	adrp	x0, 447000 <ferror@plt+0x43020>
  421518:	adrp	x1, 446000 <ferror@plt+0x42020>
  42151c:	adrp	x2, 445000 <ferror@plt+0x41020>
  421520:	add	x0, x0, #0xf7f
  421524:	add	x1, x1, #0xb8
  421528:	add	x2, x2, #0xfe8
  42152c:	b	421548 <ferror@plt+0x1d568>
  421530:	adrp	x0, 447000 <ferror@plt+0x43020>
  421534:	adrp	x1, 446000 <ferror@plt+0x42020>
  421538:	adrp	x2, 441000 <ferror@plt+0x3d020>
  42153c:	add	x0, x0, #0xf7f
  421540:	add	x1, x1, #0xb8
  421544:	add	x2, x2, #0x62a
  421548:	bl	415dcc <ferror@plt+0x11dec>
  42154c:	mov	x0, xzr
  421550:	ldr	x19, [sp, #16]
  421554:	ldp	x29, x30, [sp], #32
  421558:	ret
  42155c:	stp	x29, x30, [sp, #-32]!
  421560:	stp	x20, x19, [sp, #16]
  421564:	mov	x29, sp
  421568:	cbz	x0, 4215e0 <ferror@plt+0x1d600>
  42156c:	mov	x19, x1
  421570:	mov	x20, x0
  421574:	tbz	x1, #63, 421584 <ferror@plt+0x1d5a4>
  421578:	mov	x0, x20
  42157c:	bl	403510 <strlen@plt>
  421580:	mov	x19, x0
  421584:	add	x0, x19, #0x1
  421588:	bl	414b40 <ferror@plt+0x10b60>
  42158c:	mov	x1, x20
  421590:	mov	x2, x19
  421594:	bl	403e70 <strncpy@plt>
  421598:	strb	wzr, [x0, x19]
  42159c:	ldrb	w8, [x0]
  4215a0:	cbz	w8, 4215d4 <ferror@plt+0x1d5f4>
  4215a4:	adrp	x10, 445000 <ferror@plt+0x41020>
  4215a8:	add	x9, x0, #0x1
  4215ac:	add	x10, x10, #0xdc0
  4215b0:	and	x11, x8, #0xff
  4215b4:	ldrh	w11, [x10, x11, lsl #1]
  4215b8:	add	w12, w8, #0x20
  4215bc:	tst	w11, #0x200
  4215c0:	csel	w11, w8, w12, eq  // eq = none
  4215c4:	ldrb	w8, [x9]
  4215c8:	sturb	w11, [x9, #-1]
  4215cc:	add	x9, x9, #0x1
  4215d0:	cbnz	w8, 4215b0 <ferror@plt+0x1d5d0>
  4215d4:	ldp	x20, x19, [sp, #16]
  4215d8:	ldp	x29, x30, [sp], #32
  4215dc:	ret
  4215e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4215e4:	adrp	x1, 446000 <ferror@plt+0x42020>
  4215e8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4215ec:	add	x0, x0, #0xf7f
  4215f0:	add	x1, x1, #0xe7
  4215f4:	add	x2, x2, #0xd06
  4215f8:	bl	415dcc <ferror@plt+0x11dec>
  4215fc:	mov	x0, xzr
  421600:	ldp	x20, x19, [sp, #16]
  421604:	ldp	x29, x30, [sp], #32
  421608:	ret
  42160c:	adrp	x9, 445000 <ferror@plt+0x41020>
  421610:	and	x8, x0, #0xff
  421614:	add	x9, x9, #0xdc0
  421618:	ldrh	w8, [x9, x8, lsl #1]
  42161c:	add	w9, w0, #0x20
  421620:	tst	w8, #0x200
  421624:	csel	w0, w0, w9, eq  // eq = none
  421628:	ret
  42162c:	stp	x29, x30, [sp, #-32]!
  421630:	stp	x20, x19, [sp, #16]
  421634:	mov	x29, sp
  421638:	cbz	x0, 4216b0 <ferror@plt+0x1d6d0>
  42163c:	mov	x19, x1
  421640:	mov	x20, x0
  421644:	tbz	x1, #63, 421654 <ferror@plt+0x1d674>
  421648:	mov	x0, x20
  42164c:	bl	403510 <strlen@plt>
  421650:	mov	x19, x0
  421654:	add	x0, x19, #0x1
  421658:	bl	414b40 <ferror@plt+0x10b60>
  42165c:	mov	x1, x20
  421660:	mov	x2, x19
  421664:	bl	403e70 <strncpy@plt>
  421668:	strb	wzr, [x0, x19]
  42166c:	ldrb	w8, [x0]
  421670:	cbz	w8, 4216a4 <ferror@plt+0x1d6c4>
  421674:	adrp	x10, 445000 <ferror@plt+0x41020>
  421678:	add	x9, x0, #0x1
  42167c:	add	x10, x10, #0xdc0
  421680:	and	x11, x8, #0xff
  421684:	ldrh	w11, [x10, x11, lsl #1]
  421688:	sub	w12, w8, #0x20
  42168c:	tst	w11, #0x20
  421690:	csel	w11, w8, w12, eq  // eq = none
  421694:	ldrb	w8, [x9]
  421698:	sturb	w11, [x9, #-1]
  42169c:	add	x9, x9, #0x1
  4216a0:	cbnz	w8, 421680 <ferror@plt+0x1d6a0>
  4216a4:	ldp	x20, x19, [sp, #16]
  4216a8:	ldp	x29, x30, [sp], #32
  4216ac:	ret
  4216b0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4216b4:	adrp	x1, 446000 <ferror@plt+0x42020>
  4216b8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4216bc:	add	x0, x0, #0xf7f
  4216c0:	add	x1, x1, #0x115
  4216c4:	add	x2, x2, #0xd06
  4216c8:	bl	415dcc <ferror@plt+0x11dec>
  4216cc:	mov	x0, xzr
  4216d0:	ldp	x20, x19, [sp, #16]
  4216d4:	ldp	x29, x30, [sp], #32
  4216d8:	ret
  4216dc:	adrp	x9, 445000 <ferror@plt+0x41020>
  4216e0:	and	x8, x0, #0xff
  4216e4:	add	x9, x9, #0xdc0
  4216e8:	ldrh	w8, [x9, x8, lsl #1]
  4216ec:	sub	w9, w0, #0x20
  4216f0:	tst	w8, #0x20
  4216f4:	csel	w0, w0, w9, eq  // eq = none
  4216f8:	ret
  4216fc:	stp	x29, x30, [sp, #-48]!
  421700:	stp	x20, x19, [sp, #32]
  421704:	mov	x19, x0
  421708:	stp	x22, x21, [sp, #16]
  42170c:	mov	x29, sp
  421710:	cbz	x0, 421758 <ferror@plt+0x1d778>
  421714:	ldrb	w22, [x19]
  421718:	cbz	w22, 421774 <ferror@plt+0x1d794>
  42171c:	bl	403b60 <__ctype_b_loc@plt>
  421720:	mov	x20, x0
  421724:	add	x21, x19, #0x1
  421728:	b	421734 <ferror@plt+0x1d754>
  42172c:	ldrb	w22, [x21], #1
  421730:	cbz	w22, 421774 <ferror@plt+0x1d794>
  421734:	ldr	x8, [x20]
  421738:	and	x22, x22, #0xff
  42173c:	ldrh	w8, [x8, x22, lsl #1]
  421740:	tbz	w8, #8, 42172c <ferror@plt+0x1d74c>
  421744:	bl	403750 <__ctype_tolower_loc@plt>
  421748:	ldr	x8, [x0]
  42174c:	ldr	w8, [x8, x22, lsl #2]
  421750:	sturb	w8, [x21, #-1]
  421754:	b	42172c <ferror@plt+0x1d74c>
  421758:	adrp	x0, 447000 <ferror@plt+0x43020>
  42175c:	adrp	x1, 446000 <ferror@plt+0x42020>
  421760:	adrp	x2, 47d000 <ferror@plt+0x79020>
  421764:	add	x0, x0, #0xf7f
  421768:	add	x1, x1, #0x141
  42176c:	add	x2, x2, #0x5d8
  421770:	bl	415dcc <ferror@plt+0x11dec>
  421774:	mov	x0, x19
  421778:	ldp	x20, x19, [sp, #32]
  42177c:	ldp	x22, x21, [sp, #16]
  421780:	ldp	x29, x30, [sp], #48
  421784:	ret
  421788:	stp	x29, x30, [sp, #-48]!
  42178c:	stp	x20, x19, [sp, #32]
  421790:	mov	x19, x0
  421794:	stp	x22, x21, [sp, #16]
  421798:	mov	x29, sp
  42179c:	cbz	x0, 4217e4 <ferror@plt+0x1d804>
  4217a0:	ldrb	w22, [x19]
  4217a4:	cbz	w22, 421800 <ferror@plt+0x1d820>
  4217a8:	bl	403b60 <__ctype_b_loc@plt>
  4217ac:	mov	x20, x0
  4217b0:	add	x21, x19, #0x1
  4217b4:	b	4217c0 <ferror@plt+0x1d7e0>
  4217b8:	ldrb	w22, [x21], #1
  4217bc:	cbz	w22, 421800 <ferror@plt+0x1d820>
  4217c0:	ldr	x8, [x20]
  4217c4:	and	x22, x22, #0xff
  4217c8:	ldrh	w8, [x8, x22, lsl #1]
  4217cc:	tbz	w8, #9, 4217b8 <ferror@plt+0x1d7d8>
  4217d0:	bl	4039d0 <__ctype_toupper_loc@plt>
  4217d4:	ldr	x8, [x0]
  4217d8:	ldr	w8, [x8, x22, lsl #2]
  4217dc:	sturb	w8, [x21, #-1]
  4217e0:	b	4217b8 <ferror@plt+0x1d7d8>
  4217e4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4217e8:	adrp	x1, 446000 <ferror@plt+0x42020>
  4217ec:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4217f0:	add	x0, x0, #0xf7f
  4217f4:	add	x1, x1, #0x15b
  4217f8:	add	x2, x2, #0x5d8
  4217fc:	bl	415dcc <ferror@plt+0x11dec>
  421800:	mov	x0, x19
  421804:	ldp	x20, x19, [sp, #32]
  421808:	ldp	x22, x21, [sp, #16]
  42180c:	ldp	x29, x30, [sp], #48
  421810:	ret
  421814:	stp	x29, x30, [sp, #-32]!
  421818:	stp	x20, x19, [sp, #16]
  42181c:	mov	x19, x0
  421820:	mov	x29, sp
  421824:	cbz	x0, 421890 <ferror@plt+0x1d8b0>
  421828:	ldrb	w20, [x19]
  42182c:	cbz	w20, 421880 <ferror@plt+0x1d8a0>
  421830:	mov	x0, x19
  421834:	bl	403510 <strlen@plt>
  421838:	cmp	x0, #0x2
  42183c:	b.lt	421880 <ferror@plt+0x1d8a0>  // b.tstop
  421840:	sub	x8, x0, #0x1
  421844:	ldrb	w9, [x19, x8]
  421848:	cmp	x0, #0x4
  42184c:	strb	w9, [x19]
  421850:	strb	w20, [x19, x8]
  421854:	b.lt	421880 <ferror@plt+0x1d8a0>  // b.tstop
  421858:	add	x8, x0, x19
  42185c:	sub	x8, x8, #0x2
  421860:	add	x9, x19, #0x2
  421864:	ldrb	w10, [x8]
  421868:	ldurb	w11, [x9, #-1]
  42186c:	sturb	w10, [x9, #-1]
  421870:	strb	w11, [x8], #-1
  421874:	cmp	x9, x8
  421878:	add	x9, x9, #0x1
  42187c:	b.cc	421864 <ferror@plt+0x1d884>  // b.lo, b.ul, b.last
  421880:	mov	x0, x19
  421884:	ldp	x20, x19, [sp, #16]
  421888:	ldp	x29, x30, [sp], #32
  42188c:	ret
  421890:	adrp	x0, 447000 <ferror@plt+0x43020>
  421894:	adrp	x1, 446000 <ferror@plt+0x42020>
  421898:	adrp	x2, 47d000 <ferror@plt+0x79020>
  42189c:	add	x0, x0, #0xf7f
  4218a0:	add	x1, x1, #0x173
  4218a4:	add	x2, x2, #0x5d8
  4218a8:	bl	415dcc <ferror@plt+0x11dec>
  4218ac:	mov	x0, x19
  4218b0:	ldp	x20, x19, [sp, #16]
  4218b4:	ldp	x29, x30, [sp], #32
  4218b8:	ret
  4218bc:	adrp	x9, 445000 <ferror@plt+0x41020>
  4218c0:	and	x8, x0, #0xff
  4218c4:	add	x9, x9, #0xdc0
  4218c8:	ldrh	w8, [x9, x8, lsl #1]
  4218cc:	and	w9, w0, #0xff
  4218d0:	sub	w9, w9, #0x30
  4218d4:	tst	w8, #0x8
  4218d8:	csinv	w0, w9, wzr, ne  // ne = any
  4218dc:	ret
  4218e0:	sub	w8, w0, #0x41
  4218e4:	and	w8, w8, #0xff
  4218e8:	cmp	w8, #0x5
  4218ec:	and	w8, w0, #0xff
  4218f0:	b.hi	4218fc <ferror@plt+0x1d91c>  // b.pmore
  4218f4:	sub	w0, w8, #0x37
  4218f8:	ret
  4218fc:	sub	w9, w0, #0x61
  421900:	and	w9, w9, #0xff
  421904:	cmp	w9, #0x5
  421908:	b.hi	421914 <ferror@plt+0x1d934>  // b.pmore
  42190c:	sub	w0, w8, #0x57
  421910:	ret
  421914:	adrp	x10, 445000 <ferror@plt+0x41020>
  421918:	and	x9, x0, #0xff
  42191c:	add	x10, x10, #0xdc0
  421920:	ldrh	w9, [x10, x9, lsl #1]
  421924:	sub	w8, w8, #0x30
  421928:	tst	w9, #0x8
  42192c:	csinv	w0, w8, wzr, ne  // ne = any
  421930:	ret
  421934:	stp	x29, x30, [sp, #-16]!
  421938:	mov	x29, sp
  42193c:	cbz	x0, 4219a8 <ferror@plt+0x1d9c8>
  421940:	cbz	x1, 4219c4 <ferror@plt+0x1d9e4>
  421944:	ldrb	w8, [x0]
  421948:	cbz	w8, 421994 <ferror@plt+0x1d9b4>
  42194c:	add	x9, x0, #0x1
  421950:	ldrb	w10, [x1]
  421954:	cbz	w10, 421994 <ferror@plt+0x1d9b4>
  421958:	sub	w11, w8, #0x41
  42195c:	and	w11, w11, #0xff
  421960:	add	w12, w8, #0x20
  421964:	sub	w13, w10, #0x41
  421968:	cmp	w11, #0x1a
  42196c:	add	w14, w10, #0x20
  421970:	csel	w8, w12, w8, cc  // cc = lo, ul, last
  421974:	cmp	w13, #0x1a
  421978:	and	w8, w8, #0xff
  42197c:	csel	w10, w14, w10, cc  // cc = lo, ul, last
  421980:	subs	w0, w8, w10, uxtb
  421984:	b.ne	4219a0 <ferror@plt+0x1d9c0>  // b.any
  421988:	ldrb	w8, [x9], #1
  42198c:	add	x1, x1, #0x1
  421990:	cbnz	w8, 421950 <ferror@plt+0x1d970>
  421994:	ldrb	w9, [x1]
  421998:	and	w8, w8, #0xff
  42199c:	sub	w0, w8, w9
  4219a0:	ldp	x29, x30, [sp], #16
  4219a4:	ret
  4219a8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4219ac:	adrp	x1, 446000 <ferror@plt+0x42020>
  4219b0:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  4219b4:	add	x0, x0, #0xf7f
  4219b8:	add	x1, x1, #0x190
  4219bc:	add	x2, x2, #0xb69
  4219c0:	b	4219dc <ferror@plt+0x1d9fc>
  4219c4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4219c8:	adrp	x1, 446000 <ferror@plt+0x42020>
  4219cc:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  4219d0:	add	x0, x0, #0xf7f
  4219d4:	add	x1, x1, #0x190
  4219d8:	add	x2, x2, #0xb78
  4219dc:	bl	415dcc <ferror@plt+0x11dec>
  4219e0:	mov	w0, wzr
  4219e4:	ldp	x29, x30, [sp], #16
  4219e8:	ret
  4219ec:	stp	x29, x30, [sp, #-16]!
  4219f0:	mov	x29, sp
  4219f4:	cbz	x0, 421a7c <ferror@plt+0x1da9c>
  4219f8:	cbz	x1, 421a98 <ferror@plt+0x1dab8>
  4219fc:	cbz	x2, 421a5c <ferror@plt+0x1da7c>
  421a00:	ldrb	w9, [x0]
  421a04:	ldrb	w8, [x1]
  421a08:	cbz	w9, 421a6c <ferror@plt+0x1da8c>
  421a0c:	cbz	w8, 421a6c <ferror@plt+0x1da8c>
  421a10:	sub	w10, w9, #0x41
  421a14:	add	w11, w9, #0x20
  421a18:	sub	w12, w8, #0x41
  421a1c:	cmp	w10, #0x1a
  421a20:	add	w13, w8, #0x20
  421a24:	csel	w9, w11, w9, cc  // cc = lo, ul, last
  421a28:	cmp	w12, #0x1a
  421a2c:	and	w9, w9, #0xff
  421a30:	csel	w8, w13, w8, cc  // cc = lo, ul, last
  421a34:	subs	w8, w9, w8, uxtb
  421a38:	b.ne	421a50 <ferror@plt+0x1da70>  // b.any
  421a3c:	subs	x2, x2, #0x1
  421a40:	add	x0, x0, #0x1
  421a44:	add	x1, x1, #0x1
  421a48:	b.ne	421a00 <ferror@plt+0x1da20>  // b.any
  421a4c:	mov	w8, wzr
  421a50:	mov	w0, w8
  421a54:	ldp	x29, x30, [sp], #16
  421a58:	ret
  421a5c:	mov	w8, wzr
  421a60:	mov	w0, w8
  421a64:	ldp	x29, x30, [sp], #16
  421a68:	ret
  421a6c:	sub	w8, w9, w8
  421a70:	mov	w0, w8
  421a74:	ldp	x29, x30, [sp], #16
  421a78:	ret
  421a7c:	adrp	x0, 447000 <ferror@plt+0x43020>
  421a80:	adrp	x1, 446000 <ferror@plt+0x42020>
  421a84:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  421a88:	add	x0, x0, #0xf7f
  421a8c:	add	x1, x1, #0x1c6
  421a90:	add	x2, x2, #0xb69
  421a94:	b	421ab0 <ferror@plt+0x1dad0>
  421a98:	adrp	x0, 447000 <ferror@plt+0x43020>
  421a9c:	adrp	x1, 446000 <ferror@plt+0x42020>
  421aa0:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  421aa4:	add	x0, x0, #0xf7f
  421aa8:	add	x1, x1, #0x1c6
  421aac:	add	x2, x2, #0xb78
  421ab0:	bl	415dcc <ferror@plt+0x11dec>
  421ab4:	mov	w8, wzr
  421ab8:	mov	w0, w8
  421abc:	ldp	x29, x30, [sp], #16
  421ac0:	ret
  421ac4:	stp	x29, x30, [sp, #-16]!
  421ac8:	mov	x29, sp
  421acc:	cbz	x0, 421adc <ferror@plt+0x1dafc>
  421ad0:	cbz	x1, 421af8 <ferror@plt+0x1db18>
  421ad4:	ldp	x29, x30, [sp], #16
  421ad8:	b	403990 <strcasecmp@plt>
  421adc:	adrp	x0, 447000 <ferror@plt+0x43020>
  421ae0:	adrp	x1, 446000 <ferror@plt+0x42020>
  421ae4:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  421ae8:	add	x0, x0, #0xf7f
  421aec:	add	x1, x1, #0x204
  421af0:	add	x2, x2, #0xb69
  421af4:	b	421b10 <ferror@plt+0x1db30>
  421af8:	adrp	x0, 447000 <ferror@plt+0x43020>
  421afc:	adrp	x1, 446000 <ferror@plt+0x42020>
  421b00:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  421b04:	add	x0, x0, #0xf7f
  421b08:	add	x1, x1, #0x204
  421b0c:	add	x2, x2, #0xb78
  421b10:	bl	415dcc <ferror@plt+0x11dec>
  421b14:	mov	w0, wzr
  421b18:	ldp	x29, x30, [sp], #16
  421b1c:	ret
  421b20:	mov	w2, w2
  421b24:	b	403c50 <strncasecmp@plt>
  421b28:	stp	x29, x30, [sp, #-48]!
  421b2c:	stp	x20, x19, [sp, #32]
  421b30:	mov	x19, x0
  421b34:	stp	x22, x21, [sp, #16]
  421b38:	mov	x29, sp
  421b3c:	cbz	x0, 421b84 <ferror@plt+0x1dba4>
  421b40:	ldrb	w8, [x19]
  421b44:	adrp	x9, 446000 <ferror@plt+0x42020>
  421b48:	add	x9, x9, #0x267
  421b4c:	cmp	x1, #0x0
  421b50:	csel	x21, x9, x1, eq  // eq = none
  421b54:	cbz	w8, 421ba0 <ferror@plt+0x1dbc0>
  421b58:	mov	w20, w2
  421b5c:	add	x22, x19, #0x1
  421b60:	b	421b6c <ferror@plt+0x1db8c>
  421b64:	ldrb	w8, [x22], #1
  421b68:	cbz	w8, 421ba0 <ferror@plt+0x1dbc0>
  421b6c:	and	w1, w8, #0xff
  421b70:	mov	x0, x21
  421b74:	bl	403ca0 <strchr@plt>
  421b78:	cbz	x0, 421b64 <ferror@plt+0x1db84>
  421b7c:	sturb	w20, [x22, #-1]
  421b80:	b	421b64 <ferror@plt+0x1db84>
  421b84:	adrp	x0, 447000 <ferror@plt+0x43020>
  421b88:	adrp	x1, 446000 <ferror@plt+0x42020>
  421b8c:	adrp	x2, 47d000 <ferror@plt+0x79020>
  421b90:	add	x0, x0, #0xf7f
  421b94:	add	x1, x1, #0x234
  421b98:	add	x2, x2, #0x5d8
  421b9c:	bl	415dcc <ferror@plt+0x11dec>
  421ba0:	mov	x0, x19
  421ba4:	ldp	x20, x19, [sp, #32]
  421ba8:	ldp	x22, x21, [sp, #16]
  421bac:	ldp	x29, x30, [sp], #48
  421bb0:	ret
  421bb4:	stp	x29, x30, [sp, #-48]!
  421bb8:	stp	x20, x19, [sp, #32]
  421bbc:	mov	x19, x0
  421bc0:	stp	x22, x21, [sp, #16]
  421bc4:	mov	x29, sp
  421bc8:	cbz	x0, 421c08 <ferror@plt+0x1dc28>
  421bcc:	mov	x21, x1
  421bd0:	cbz	x1, 421c28 <ferror@plt+0x1dc48>
  421bd4:	ldrb	w8, [x19]
  421bd8:	cbz	w8, 421c48 <ferror@plt+0x1dc68>
  421bdc:	mov	w20, w2
  421be0:	add	x22, x19, #0x1
  421be4:	b	421bf0 <ferror@plt+0x1dc10>
  421be8:	ldrb	w8, [x22], #1
  421bec:	cbz	w8, 421c48 <ferror@plt+0x1dc68>
  421bf0:	and	w1, w8, #0xff
  421bf4:	mov	x0, x21
  421bf8:	bl	403ca0 <strchr@plt>
  421bfc:	cbnz	x0, 421be8 <ferror@plt+0x1dc08>
  421c00:	sturb	w20, [x22, #-1]
  421c04:	b	421be8 <ferror@plt+0x1dc08>
  421c08:	adrp	x0, 447000 <ferror@plt+0x43020>
  421c0c:	adrp	x1, 446000 <ferror@plt+0x42020>
  421c10:	adrp	x2, 47d000 <ferror@plt+0x79020>
  421c14:	add	x0, x0, #0xf7f
  421c18:	add	x1, x1, #0x26f
  421c1c:	add	x2, x2, #0x5d8
  421c20:	bl	415dcc <ferror@plt+0x11dec>
  421c24:	b	421c48 <ferror@plt+0x1dc68>
  421c28:	adrp	x0, 447000 <ferror@plt+0x43020>
  421c2c:	adrp	x1, 446000 <ferror@plt+0x42020>
  421c30:	adrp	x2, 446000 <ferror@plt+0x42020>
  421c34:	add	x0, x0, #0xf7f
  421c38:	add	x1, x1, #0x26f
  421c3c:	add	x2, x2, #0x2a0
  421c40:	bl	415dcc <ferror@plt+0x11dec>
  421c44:	mov	x19, xzr
  421c48:	mov	x0, x19
  421c4c:	ldp	x20, x19, [sp, #32]
  421c50:	ldp	x22, x21, [sp, #16]
  421c54:	ldp	x29, x30, [sp], #48
  421c58:	ret
  421c5c:	stp	x29, x30, [sp, #-48]!
  421c60:	str	x21, [sp, #16]
  421c64:	stp	x20, x19, [sp, #32]
  421c68:	mov	x29, sp
  421c6c:	cbz	x0, 421dac <ferror@plt+0x1ddcc>
  421c70:	mov	x20, x0
  421c74:	bl	403510 <strlen@plt>
  421c78:	add	x0, x0, #0x1
  421c7c:	bl	414b40 <ferror@plt+0x10b60>
  421c80:	adrp	x8, 445000 <ferror@plt+0x41020>
  421c84:	mov	x19, x0
  421c88:	add	x8, x8, #0xd20
  421c8c:	mov	w9, #0x8                   	// #8
  421c90:	mov	w10, #0xc                   	// #12
  421c94:	mov	w11, #0xa                   	// #10
  421c98:	mov	w12, #0xd                   	// #13
  421c9c:	mov	w13, #0x9                   	// #9
  421ca0:	mov	w14, #0xb                   	// #11
  421ca4:	mov	x21, x0
  421ca8:	b	421cb8 <ferror@plt+0x1dcd8>
  421cac:	sub	x15, x15, #0x1
  421cb0:	add	x21, x21, #0x1
  421cb4:	add	x20, x15, #0x1
  421cb8:	ldrb	w15, [x20]
  421cbc:	cmp	w15, #0x5c
  421cc0:	b.eq	421cd4 <ferror@plt+0x1dcf4>  // b.none
  421cc4:	cbz	w15, 421d94 <ferror@plt+0x1ddb4>
  421cc8:	strb	w15, [x21]
  421ccc:	mov	x15, x20
  421cd0:	b	421cb0 <ferror@plt+0x1dcd0>
  421cd4:	mov	x15, x20
  421cd8:	ldrb	w16, [x15, #1]!
  421cdc:	cmp	w16, #0x76
  421ce0:	b.hi	421d58 <ferror@plt+0x1dd78>  // b.pmore
  421ce4:	adr	x17, 421cf4 <ferror@plt+0x1dd14>
  421ce8:	ldrb	w18, [x8, x16]
  421cec:	add	x17, x17, x18, lsl #2
  421cf0:	br	x17
  421cf4:	strb	wzr, [x21]
  421cf8:	ldrb	w16, [x15]
  421cfc:	and	w17, w16, #0xf8
  421d00:	cmp	w17, #0x30
  421d04:	b.ne	421cac <ferror@plt+0x1dccc>  // b.any
  421d08:	sub	w16, w16, #0x30
  421d0c:	strb	w16, [x21]
  421d10:	mov	x15, x20
  421d14:	ldrb	w17, [x15, #2]!
  421d18:	and	w18, w17, #0xf8
  421d1c:	cmp	w18, #0x30
  421d20:	b.ne	421cac <ferror@plt+0x1dccc>  // b.any
  421d24:	add	w15, w17, w16, lsl #3
  421d28:	sub	w16, w15, #0x30
  421d2c:	strb	w16, [x21]
  421d30:	mov	x15, x20
  421d34:	ldrb	w17, [x15, #3]!
  421d38:	and	w18, w17, #0xf8
  421d3c:	cmp	w18, #0x30
  421d40:	b.ne	421cac <ferror@plt+0x1dccc>  // b.any
  421d44:	add	w15, w17, w16, lsl #3
  421d48:	sub	w15, w15, #0x30
  421d4c:	strb	w15, [x21]
  421d50:	add	x15, x20, #0x4
  421d54:	b	421cac <ferror@plt+0x1dccc>
  421d58:	strb	w16, [x21]
  421d5c:	b	421cb0 <ferror@plt+0x1dcd0>
  421d60:	strb	w9, [x21]
  421d64:	b	421cb0 <ferror@plt+0x1dcd0>
  421d68:	strb	w10, [x21]
  421d6c:	b	421cb0 <ferror@plt+0x1dcd0>
  421d70:	strb	w11, [x21]
  421d74:	b	421cb0 <ferror@plt+0x1dcd0>
  421d78:	strb	w12, [x21]
  421d7c:	b	421cb0 <ferror@plt+0x1dcd0>
  421d80:	strb	w13, [x21]
  421d84:	b	421cb0 <ferror@plt+0x1dcd0>
  421d88:	strb	w14, [x21]
  421d8c:	b	421cb0 <ferror@plt+0x1dcd0>
  421d90:	bl	421dd0 <ferror@plt+0x1ddf0>
  421d94:	strb	wzr, [x21]
  421d98:	mov	x0, x19
  421d9c:	ldp	x20, x19, [sp, #32]
  421da0:	ldr	x21, [sp, #16]
  421da4:	ldp	x29, x30, [sp], #48
  421da8:	ret
  421dac:	adrp	x0, 447000 <ferror@plt+0x43020>
  421db0:	adrp	x1, 446000 <ferror@plt+0x42020>
  421db4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  421db8:	add	x0, x0, #0xf7f
  421dbc:	add	x1, x1, #0x2b4
  421dc0:	add	x2, x2, #0x77f
  421dc4:	bl	415dcc <ferror@plt+0x11dec>
  421dc8:	mov	x19, xzr
  421dcc:	b	421d98 <ferror@plt+0x1ddb8>
  421dd0:	sub	sp, sp, #0x120
  421dd4:	stp	x29, x30, [sp, #256]
  421dd8:	add	x29, sp, #0x100
  421ddc:	mov	x8, #0xffffffffffffffc8    	// #-56
  421de0:	mov	x9, sp
  421de4:	sub	x10, x29, #0x78
  421de8:	movk	x8, #0xff80, lsl #32
  421dec:	add	x11, x29, #0x20
  421df0:	add	x9, x9, #0x80
  421df4:	add	x10, x10, #0x38
  421df8:	stp	x9, x8, [x29, #-16]
  421dfc:	stp	x11, x10, [x29, #-32]
  421e00:	stp	x1, x2, [x29, #-120]
  421e04:	stp	x3, x4, [x29, #-104]
  421e08:	stp	x5, x6, [x29, #-88]
  421e0c:	stur	x7, [x29, #-72]
  421e10:	stp	q0, q1, [sp]
  421e14:	ldp	q0, q1, [x29, #-32]
  421e18:	adrp	x0, 447000 <ferror@plt+0x43020>
  421e1c:	adrp	x2, 446000 <ferror@plt+0x42020>
  421e20:	add	x0, x0, #0xf7f
  421e24:	add	x2, x2, #0x2d8
  421e28:	sub	x3, x29, #0x40
  421e2c:	mov	w1, #0x10                  	// #16
  421e30:	str	x28, [sp, #272]
  421e34:	stp	q2, q3, [sp, #32]
  421e38:	stp	q4, q5, [sp, #64]
  421e3c:	stp	q6, q7, [sp, #96]
  421e40:	stp	q0, q1, [x29, #-64]
  421e44:	bl	4160a0 <ferror@plt+0x120c0>
  421e48:	ldr	x28, [sp, #272]
  421e4c:	ldp	x29, x30, [sp, #256]
  421e50:	add	sp, sp, #0x120
  421e54:	ret
  421e58:	sub	sp, sp, #0x130
  421e5c:	stp	x29, x30, [sp, #256]
  421e60:	str	x28, [sp, #272]
  421e64:	stp	x20, x19, [sp, #288]
  421e68:	add	x29, sp, #0x100
  421e6c:	cbz	x0, 422010 <ferror@plt+0x1e030>
  421e70:	mov	x20, x1
  421e74:	mov	x19, x0
  421e78:	bl	403510 <strlen@plt>
  421e7c:	mov	w8, #0x1                   	// #1
  421e80:	bfi	x8, x0, #2, #62
  421e84:	mov	x0, x8
  421e88:	bl	414b40 <ferror@plt+0x10b60>
  421e8c:	movi	v0.2d, #0x0
  421e90:	stp	q0, q0, [sp]
  421e94:	stp	q0, q0, [sp, #32]
  421e98:	stp	q0, q0, [sp, #64]
  421e9c:	stp	q0, q0, [sp, #96]
  421ea0:	stp	q0, q0, [sp, #128]
  421ea4:	stp	q0, q0, [sp, #160]
  421ea8:	stp	q0, q0, [sp, #192]
  421eac:	stp	q0, q0, [sp, #224]
  421eb0:	cbz	x20, 421ed8 <ferror@plt+0x1def8>
  421eb4:	ldrb	w8, [x20]
  421eb8:	cbz	w8, 421ed8 <ferror@plt+0x1def8>
  421ebc:	add	x9, x20, #0x1
  421ec0:	mov	x10, sp
  421ec4:	mov	w11, #0x1                   	// #1
  421ec8:	and	x8, x8, #0xff
  421ecc:	strb	w11, [x10, x8]
  421ed0:	ldrb	w8, [x9], #1
  421ed4:	cbnz	w8, 421ec8 <ferror@plt+0x1dee8>
  421ed8:	ldrb	w3, [x19]
  421edc:	mov	x18, x0
  421ee0:	cbz	w3, 421ff8 <ferror@plt+0x1e018>
  421ee4:	adrp	x12, 445000 <ferror@plt+0x41020>
  421ee8:	add	x8, x19, #0x1
  421eec:	mov	x9, sp
  421ef0:	mov	w10, #0x5c5c                	// #23644
  421ef4:	mov	w11, #0x5c                  	// #92
  421ef8:	add	x12, x12, #0xd97
  421efc:	mov	w13, #0x625c                	// #25180
  421f00:	mov	w14, #0x745c                	// #29788
  421f04:	mov	w15, #0x6e5c                	// #28252
  421f08:	mov	w16, #0x765c                	// #30300
  421f0c:	mov	w17, #0x665c                	// #26204
  421f10:	mov	w1, #0x725c                	// #29276
  421f14:	mov	w2, #0x225c                	// #8796
  421f18:	mov	x18, x0
  421f1c:	b	421f2c <ferror@plt+0x1df4c>
  421f20:	strb	w3, [x18], #1
  421f24:	ldrb	w3, [x8], #1
  421f28:	cbz	w3, 421ff8 <ferror@plt+0x1e018>
  421f2c:	and	x4, x3, #0xff
  421f30:	ldrb	w4, [x9, x4]
  421f34:	cbnz	w4, 421f20 <ferror@plt+0x1df40>
  421f38:	and	w5, w3, #0xff
  421f3c:	sub	w4, w5, #0x8
  421f40:	cmp	w4, #0x1a
  421f44:	b.hi	421f60 <ferror@plt+0x1df80>  // b.pmore
  421f48:	adr	x5, 421f58 <ferror@plt+0x1df78>
  421f4c:	ldrb	w6, [x12, x4]
  421f50:	add	x5, x5, x6, lsl #2
  421f54:	br	x5
  421f58:	strh	w13, [x18], #2
  421f5c:	b	421f24 <ferror@plt+0x1df44>
  421f60:	cmp	w5, #0x5c
  421f64:	b.ne	421f70 <ferror@plt+0x1df90>  // b.any
  421f68:	strh	w10, [x18], #2
  421f6c:	b	421f24 <ferror@plt+0x1df44>
  421f70:	sub	w4, w3, #0x20
  421f74:	and	w4, w4, #0xff
  421f78:	cmp	w4, #0x5f
  421f7c:	b.cc	421fe8 <ferror@plt+0x1e008>  // b.lo, b.ul, b.last
  421f80:	and	w4, w3, #0xff
  421f84:	mov	w5, #0x30                  	// #48
  421f88:	mov	w6, #0x30                  	// #48
  421f8c:	mov	w7, #0x30                  	// #48
  421f90:	bfxil	w5, w3, #6, #2
  421f94:	bfxil	w6, w4, #3, #3
  421f98:	bfxil	w7, w3, #0, #3
  421f9c:	add	x3, x18, #0x4
  421fa0:	strb	w11, [x18]
  421fa4:	strb	w5, [x18, #1]
  421fa8:	strb	w6, [x18, #2]
  421fac:	strb	w7, [x18, #3]
  421fb0:	mov	x18, x3
  421fb4:	b	421f24 <ferror@plt+0x1df44>
  421fb8:	strh	w14, [x18], #2
  421fbc:	b	421f24 <ferror@plt+0x1df44>
  421fc0:	strh	w15, [x18], #2
  421fc4:	b	421f24 <ferror@plt+0x1df44>
  421fc8:	strh	w16, [x18], #2
  421fcc:	b	421f24 <ferror@plt+0x1df44>
  421fd0:	strh	w17, [x18], #2
  421fd4:	b	421f24 <ferror@plt+0x1df44>
  421fd8:	strh	w1, [x18], #2
  421fdc:	b	421f24 <ferror@plt+0x1df44>
  421fe0:	strh	w2, [x18], #2
  421fe4:	b	421f24 <ferror@plt+0x1df44>
  421fe8:	add	x4, x18, #0x1
  421fec:	strb	w3, [x18]
  421ff0:	mov	x18, x4
  421ff4:	b	421f24 <ferror@plt+0x1df44>
  421ff8:	strb	wzr, [x18]
  421ffc:	ldp	x20, x19, [sp, #288]
  422000:	ldr	x28, [sp, #272]
  422004:	ldp	x29, x30, [sp, #256]
  422008:	add	sp, sp, #0x130
  42200c:	ret
  422010:	adrp	x0, 447000 <ferror@plt+0x43020>
  422014:	adrp	x1, 446000 <ferror@plt+0x42020>
  422018:	adrp	x2, 442000 <ferror@plt+0x3e020>
  42201c:	add	x0, x0, #0xf7f
  422020:	add	x1, x1, #0x2f2
  422024:	add	x2, x2, #0x77f
  422028:	bl	415dcc <ferror@plt+0x11dec>
  42202c:	mov	x0, xzr
  422030:	b	421ffc <ferror@plt+0x1e01c>
  422034:	stp	x29, x30, [sp, #-32]!
  422038:	stp	x20, x19, [sp, #16]
  42203c:	mov	x19, x0
  422040:	mov	x29, sp
  422044:	cbz	x0, 42209c <ferror@plt+0x1e0bc>
  422048:	ldrb	w8, [x19]
  42204c:	mov	x20, x19
  422050:	cbz	w8, 422074 <ferror@plt+0x1e094>
  422054:	adrp	x9, 445000 <ferror@plt+0x41020>
  422058:	add	x9, x9, #0xdc0
  42205c:	mov	x20, x19
  422060:	and	x8, x8, #0xff
  422064:	ldrh	w8, [x9, x8, lsl #1]
  422068:	tbz	w8, #8, 422074 <ferror@plt+0x1e094>
  42206c:	ldrb	w8, [x20, #1]!
  422070:	cbnz	w8, 422060 <ferror@plt+0x1e080>
  422074:	mov	x0, x20
  422078:	bl	403510 <strlen@plt>
  42207c:	add	x2, x0, #0x1
  422080:	mov	x0, x19
  422084:	mov	x1, x20
  422088:	bl	4034c0 <memmove@plt>
  42208c:	mov	x0, x19
  422090:	ldp	x20, x19, [sp, #16]
  422094:	ldp	x29, x30, [sp], #32
  422098:	ret
  42209c:	adrp	x0, 447000 <ferror@plt+0x43020>
  4220a0:	adrp	x1, 446000 <ferror@plt+0x42020>
  4220a4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4220a8:	add	x0, x0, #0xf7f
  4220ac:	add	x1, x1, #0x323
  4220b0:	add	x2, x2, #0x5d8
  4220b4:	bl	415dcc <ferror@plt+0x11dec>
  4220b8:	mov	x0, x19
  4220bc:	ldp	x20, x19, [sp, #16]
  4220c0:	ldp	x29, x30, [sp], #32
  4220c4:	ret
  4220c8:	stp	x29, x30, [sp, #-32]!
  4220cc:	str	x19, [sp, #16]
  4220d0:	mov	x19, x0
  4220d4:	mov	x29, sp
  4220d8:	cbz	x0, 422120 <ferror@plt+0x1e140>
  4220dc:	mov	x0, x19
  4220e0:	bl	403510 <strlen@plt>
  4220e4:	cbz	x0, 422110 <ferror@plt+0x1e130>
  4220e8:	adrp	x9, 445000 <ferror@plt+0x41020>
  4220ec:	sub	x8, x19, #0x1
  4220f0:	add	x9, x9, #0xdc0
  4220f4:	ldrb	w10, [x8, x0]
  4220f8:	ldrh	w10, [x9, x10, lsl #1]
  4220fc:	tbz	w10, #8, 422110 <ferror@plt+0x1e130>
  422100:	sub	x10, x0, #0x1
  422104:	strb	wzr, [x8, x0]
  422108:	mov	x0, x10
  42210c:	cbnz	x10, 4220f4 <ferror@plt+0x1e114>
  422110:	mov	x0, x19
  422114:	ldr	x19, [sp, #16]
  422118:	ldp	x29, x30, [sp], #32
  42211c:	ret
  422120:	adrp	x0, 447000 <ferror@plt+0x43020>
  422124:	adrp	x1, 446000 <ferror@plt+0x42020>
  422128:	adrp	x2, 47d000 <ferror@plt+0x79020>
  42212c:	add	x0, x0, #0xf7f
  422130:	add	x1, x1, #0x33d
  422134:	add	x2, x2, #0x5d8
  422138:	bl	415dcc <ferror@plt+0x11dec>
  42213c:	mov	x0, x19
  422140:	ldr	x19, [sp, #16]
  422144:	ldp	x29, x30, [sp], #32
  422148:	ret
  42214c:	stp	x29, x30, [sp, #-96]!
  422150:	stp	x20, x19, [sp, #80]
  422154:	mov	x20, x0
  422158:	stp	x28, x27, [sp, #16]
  42215c:	stp	x26, x25, [sp, #32]
  422160:	stp	x24, x23, [sp, #48]
  422164:	stp	x22, x21, [sp, #64]
  422168:	mov	x29, sp
  42216c:	cbz	x0, 4222c8 <ferror@plt+0x1e2e8>
  422170:	mov	x21, x1
  422174:	cbz	x1, 4222e8 <ferror@plt+0x1e308>
  422178:	ldrb	w8, [x21]
  42217c:	cbz	w8, 422304 <ferror@plt+0x1e324>
  422180:	mov	x0, x20
  422184:	mov	x1, x21
  422188:	mov	w19, w2
  42218c:	bl	403e30 <strstr@plt>
  422190:	cbz	x0, 422220 <ferror@plt+0x1e240>
  422194:	mov	x23, x0
  422198:	mov	x0, x21
  42219c:	bl	403510 <strlen@plt>
  4221a0:	subs	w8, w19, #0x1
  4221a4:	mov	w9, #0x7ffffffe            	// #2147483646
  4221a8:	csel	w8, w9, w8, lt  // lt = tstop
  4221ac:	cbz	w8, 422220 <ferror@plt+0x1e240>
  4221b0:	mov	x24, x0
  4221b4:	mov	x19, xzr
  4221b8:	mov	w28, wzr
  4221bc:	sub	w27, w8, #0x1
  4221c0:	mov	x22, x20
  4221c4:	sub	x25, x23, x22
  4221c8:	add	x0, x25, #0x1
  4221cc:	bl	414b40 <ferror@plt+0x10b60>
  4221d0:	mov	x1, x22
  4221d4:	mov	x2, x25
  4221d8:	mov	x26, x0
  4221dc:	bl	403e70 <strncpy@plt>
  4221e0:	strb	wzr, [x0, x25]
  4221e4:	mov	x0, x19
  4221e8:	mov	x1, x26
  4221ec:	bl	41ffec <ferror@plt+0x1c00c>
  4221f0:	add	x22, x23, x24
  4221f4:	mov	x19, x0
  4221f8:	mov	x0, x22
  4221fc:	mov	x1, x21
  422200:	add	w25, w28, #0x1
  422204:	bl	403e30 <strstr@plt>
  422208:	cbz	x0, 42222c <ferror@plt+0x1e24c>
  42220c:	mov	x23, x0
  422210:	cmp	w27, w28
  422214:	mov	w28, w25
  422218:	b.ne	4221c4 <ferror@plt+0x1e1e4>  // b.any
  42221c:	b	42222c <ferror@plt+0x1e24c>
  422220:	mov	w25, wzr
  422224:	mov	x19, xzr
  422228:	mov	x22, x20
  42222c:	ldrb	w8, [x20]
  422230:	cbz	w8, 42226c <ferror@plt+0x1e28c>
  422234:	mov	x0, x22
  422238:	add	w25, w25, #0x1
  42223c:	bl	403510 <strlen@plt>
  422240:	add	x20, x0, #0x1
  422244:	mov	x0, x20
  422248:	bl	414b40 <ferror@plt+0x10b60>
  42224c:	mov	x1, x22
  422250:	mov	x2, x20
  422254:	mov	x21, x0
  422258:	bl	4034a0 <memcpy@plt>
  42225c:	mov	x0, x19
  422260:	mov	x1, x21
  422264:	bl	41ffec <ferror@plt+0x1c00c>
  422268:	mov	x19, x0
  42226c:	add	w0, w25, #0x1
  422270:	mov	w1, #0x8                   	// #8
  422274:	bl	414dac <ferror@plt+0x10dcc>
  422278:	mov	x20, x0
  42227c:	str	xzr, [x0, w25, uxtw #3]
  422280:	cbz	x19, 4222a0 <ferror@plt+0x1e2c0>
  422284:	sub	w8, w25, #0x1
  422288:	mov	x9, x19
  42228c:	ldr	x10, [x9]
  422290:	str	x10, [x20, w8, uxtw #3]
  422294:	ldr	x9, [x9, #8]
  422298:	sub	w8, w8, #0x1
  42229c:	cbnz	x9, 42228c <ferror@plt+0x1e2ac>
  4222a0:	mov	x0, x19
  4222a4:	bl	41fec4 <ferror@plt+0x1bee4>
  4222a8:	mov	x0, x20
  4222ac:	ldp	x20, x19, [sp, #80]
  4222b0:	ldp	x22, x21, [sp, #64]
  4222b4:	ldp	x24, x23, [sp, #48]
  4222b8:	ldp	x26, x25, [sp, #32]
  4222bc:	ldp	x28, x27, [sp, #16]
  4222c0:	ldp	x29, x30, [sp], #96
  4222c4:	ret
  4222c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4222cc:	adrp	x1, 446000 <ferror@plt+0x42020>
  4222d0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4222d4:	add	x0, x0, #0xf7f
  4222d8:	add	x1, x1, #0x358
  4222dc:	add	x2, x2, #0x5d8
  4222e0:	bl	415dcc <ferror@plt+0x11dec>
  4222e4:	b	4222a8 <ferror@plt+0x1e2c8>
  4222e8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4222ec:	adrp	x1, 446000 <ferror@plt+0x42020>
  4222f0:	adrp	x2, 446000 <ferror@plt+0x42020>
  4222f4:	add	x0, x0, #0xf7f
  4222f8:	add	x1, x1, #0x358
  4222fc:	add	x2, x2, #0x38f
  422300:	b	42231c <ferror@plt+0x1e33c>
  422304:	adrp	x0, 447000 <ferror@plt+0x43020>
  422308:	adrp	x1, 446000 <ferror@plt+0x42020>
  42230c:	adrp	x2, 446000 <ferror@plt+0x42020>
  422310:	add	x0, x0, #0xf7f
  422314:	add	x1, x1, #0x358
  422318:	add	x2, x2, #0x3a1
  42231c:	bl	415dcc <ferror@plt+0x11dec>
  422320:	mov	x20, xzr
  422324:	b	4222a8 <ferror@plt+0x1e2c8>
  422328:	stp	x29, x30, [sp, #-96]!
  42232c:	stp	x28, x27, [sp, #16]
  422330:	stp	x26, x25, [sp, #32]
  422334:	stp	x24, x23, [sp, #48]
  422338:	stp	x22, x21, [sp, #64]
  42233c:	stp	x20, x19, [sp, #80]
  422340:	mov	x29, sp
  422344:	sub	sp, sp, #0x400
  422348:	mov	x19, x0
  42234c:	cbz	x0, 4224d8 <ferror@plt+0x1e4f8>
  422350:	mov	x20, x1
  422354:	cbz	x1, 4224f8 <ferror@plt+0x1e518>
  422358:	ldrb	w21, [x19]
  42235c:	cmp	w2, #0x1
  422360:	mov	w8, #0x7fffffff            	// #2147483647
  422364:	csel	w23, w8, w2, lt  // lt = tstop
  422368:	cbz	w21, 422444 <ferror@plt+0x1e464>
  42236c:	mov	x0, sp
  422370:	mov	w2, #0x400                 	// #1024
  422374:	mov	w1, wzr
  422378:	mov	x24, sp
  42237c:	bl	4038d0 <memset@plt>
  422380:	ldrb	w8, [x20]
  422384:	cbz	w8, 4223a0 <ferror@plt+0x1e3c0>
  422388:	add	x9, x20, #0x1
  42238c:	mov	w10, #0x1                   	// #1
  422390:	and	x8, x8, #0xff
  422394:	str	w10, [x24, x8, lsl #2]
  422398:	ldrb	w8, [x9], #1
  42239c:	cbnz	w8, 422390 <ferror@plt+0x1e3b0>
  4223a0:	mov	x20, xzr
  4223a4:	mov	w26, wzr
  4223a8:	add	x25, x19, #0x1
  4223ac:	b	4223f4 <ferror@plt+0x1e414>
  4223b0:	sub	x8, x25, #0x1
  4223b4:	sub	x22, x8, x19
  4223b8:	add	x0, x22, #0x1
  4223bc:	bl	414b40 <ferror@plt+0x10b60>
  4223c0:	mov	x1, x19
  4223c4:	mov	x2, x22
  4223c8:	mov	x21, x0
  4223cc:	bl	403e70 <strncpy@plt>
  4223d0:	strb	wzr, [x0, x22]
  4223d4:	mov	x0, x20
  4223d8:	mov	x1, x21
  4223dc:	bl	41ffec <ferror@plt+0x1c00c>
  4223e0:	mov	x20, x0
  4223e4:	mov	x19, x25
  4223e8:	mov	w26, w27
  4223ec:	ldrb	w21, [x25], #1
  4223f0:	cbz	w21, 422418 <ferror@plt+0x1e438>
  4223f4:	and	x8, x21, #0xff
  4223f8:	ldr	w8, [x24, x8, lsl #2]
  4223fc:	cbz	w8, 4223ec <ferror@plt+0x1e40c>
  422400:	add	w27, w26, #0x1
  422404:	cmp	w27, w23
  422408:	b.ge	4223ec <ferror@plt+0x1e40c>  // b.tcont
  42240c:	cbnz	x19, 4223b0 <ferror@plt+0x1e3d0>
  422410:	mov	x21, xzr
  422414:	b	4223d4 <ferror@plt+0x1e3f4>
  422418:	cbz	x19, 422458 <ferror@plt+0x1e478>
  42241c:	mvn	x8, x19
  422420:	add	x22, x8, x25
  422424:	add	x0, x22, #0x1
  422428:	bl	414b40 <ferror@plt+0x10b60>
  42242c:	mov	x1, x19
  422430:	mov	x2, x22
  422434:	mov	x21, x0
  422438:	bl	403e70 <strncpy@plt>
  42243c:	strb	wzr, [x0, x22]
  422440:	b	42245c <ferror@plt+0x1e47c>
  422444:	mov	w0, #0x8                   	// #8
  422448:	bl	414b40 <ferror@plt+0x10b60>
  42244c:	mov	x19, x0
  422450:	str	xzr, [x0]
  422454:	b	4224b4 <ferror@plt+0x1e4d4>
  422458:	mov	x21, xzr
  42245c:	mov	x0, x20
  422460:	mov	x1, x21
  422464:	bl	41ffec <ferror@plt+0x1c00c>
  422468:	add	w8, w26, #0x2
  42246c:	mov	x20, x0
  422470:	sxtw	x0, w8
  422474:	mov	w1, #0x8                   	// #8
  422478:	add	w21, w26, #0x1
  42247c:	bl	414dac <ferror@plt+0x10dcc>
  422480:	mov	x19, x0
  422484:	str	xzr, [x0, w21, sxtw #3]
  422488:	cbz	x20, 4224ac <ferror@plt+0x1e4cc>
  42248c:	sxtw	x8, w21
  422490:	add	x8, x19, x8, lsl #3
  422494:	sub	x8, x8, #0x8
  422498:	mov	x9, x20
  42249c:	ldr	x10, [x9]
  4224a0:	str	x10, [x8], #-8
  4224a4:	ldr	x9, [x9, #8]
  4224a8:	cbnz	x9, 42249c <ferror@plt+0x1e4bc>
  4224ac:	mov	x0, x20
  4224b0:	bl	41fec4 <ferror@plt+0x1bee4>
  4224b4:	mov	x0, x19
  4224b8:	add	sp, sp, #0x400
  4224bc:	ldp	x20, x19, [sp, #80]
  4224c0:	ldp	x22, x21, [sp, #64]
  4224c4:	ldp	x24, x23, [sp, #48]
  4224c8:	ldp	x26, x25, [sp, #32]
  4224cc:	ldp	x28, x27, [sp, #16]
  4224d0:	ldp	x29, x30, [sp], #96
  4224d4:	ret
  4224d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4224dc:	adrp	x1, 446000 <ferror@plt+0x42020>
  4224e0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4224e4:	add	x0, x0, #0xf7f
  4224e8:	add	x1, x1, #0x3b6
  4224ec:	add	x2, x2, #0x5d8
  4224f0:	bl	415dcc <ferror@plt+0x11dec>
  4224f4:	b	4224b4 <ferror@plt+0x1e4d4>
  4224f8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4224fc:	adrp	x1, 446000 <ferror@plt+0x42020>
  422500:	adrp	x2, 446000 <ferror@plt+0x42020>
  422504:	add	x0, x0, #0xf7f
  422508:	add	x1, x1, #0x3b6
  42250c:	add	x2, x2, #0x3f1
  422510:	bl	415dcc <ferror@plt+0x11dec>
  422514:	mov	x19, xzr
  422518:	b	4224b4 <ferror@plt+0x1e4d4>
  42251c:	cbz	x0, 422558 <ferror@plt+0x1e578>
  422520:	stp	x29, x30, [sp, #-32]!
  422524:	stp	x20, x19, [sp, #16]
  422528:	mov	x19, x0
  42252c:	ldr	x0, [x0]
  422530:	mov	x29, sp
  422534:	cbz	x0, 422548 <ferror@plt+0x1e568>
  422538:	add	x20, x19, #0x8
  42253c:	bl	414cbc <ferror@plt+0x10cdc>
  422540:	ldr	x0, [x20], #8
  422544:	cbnz	x0, 42253c <ferror@plt+0x1e55c>
  422548:	mov	x0, x19
  42254c:	ldp	x20, x19, [sp, #16]
  422550:	ldp	x29, x30, [sp], #32
  422554:	b	414cbc <ferror@plt+0x10cdc>
  422558:	ret
  42255c:	stp	x29, x30, [sp, #-64]!
  422560:	stp	x24, x23, [sp, #16]
  422564:	stp	x22, x21, [sp, #32]
  422568:	stp	x20, x19, [sp, #48]
  42256c:	mov	x29, sp
  422570:	cbz	x0, 4225e8 <ferror@plt+0x1e608>
  422574:	mov	x21, x0
  422578:	mov	x8, xzr
  42257c:	ldr	x9, [x21, x8, lsl #3]
  422580:	add	x8, x8, #0x1
  422584:	cbnz	x9, 42257c <ferror@plt+0x1e59c>
  422588:	and	x0, x8, #0xffffffff
  42258c:	mov	w1, #0x8                   	// #8
  422590:	bl	414dac <ferror@plt+0x10dcc>
  422594:	ldr	x20, [x21]
  422598:	mov	x19, x0
  42259c:	cbz	x20, 4225f0 <ferror@plt+0x1e610>
  4225a0:	mov	x23, xzr
  4225a4:	add	x24, x21, #0x8
  4225a8:	mov	x0, x20
  4225ac:	bl	403510 <strlen@plt>
  4225b0:	add	x21, x0, #0x1
  4225b4:	mov	x0, x21
  4225b8:	bl	414b40 <ferror@plt+0x10b60>
  4225bc:	mov	x1, x20
  4225c0:	mov	x2, x21
  4225c4:	mov	x22, x0
  4225c8:	bl	4034a0 <memcpy@plt>
  4225cc:	lsl	x8, x23, #3
  4225d0:	str	x22, [x19, x8]
  4225d4:	ldr	x20, [x24, x8]
  4225d8:	add	x23, x23, #0x1
  4225dc:	cbnz	x20, 4225a8 <ferror@plt+0x1e5c8>
  4225e0:	and	x8, x23, #0xffffffff
  4225e4:	b	4225f4 <ferror@plt+0x1e614>
  4225e8:	mov	x19, xzr
  4225ec:	b	4225f8 <ferror@plt+0x1e618>
  4225f0:	mov	x8, xzr
  4225f4:	str	xzr, [x19, x8, lsl #3]
  4225f8:	mov	x0, x19
  4225fc:	ldp	x20, x19, [sp, #48]
  422600:	ldp	x22, x21, [sp, #32]
  422604:	ldp	x24, x23, [sp, #16]
  422608:	ldp	x29, x30, [sp], #64
  42260c:	ret
  422610:	stp	x29, x30, [sp, #-80]!
  422614:	str	x25, [sp, #16]
  422618:	stp	x24, x23, [sp, #32]
  42261c:	stp	x22, x21, [sp, #48]
  422620:	stp	x20, x19, [sp, #64]
  422624:	mov	x29, sp
  422628:	cbz	x1, 422770 <ferror@plt+0x1e790>
  42262c:	ldr	x22, [x1]
  422630:	adrp	x8, 480000 <ferror@plt+0x7c020>
  422634:	add	x8, x8, #0x5ef
  422638:	cmp	x0, #0x0
  42263c:	mov	x21, x1
  422640:	csel	x19, x8, x0, eq  // eq = none
  422644:	cbz	x22, 422744 <ferror@plt+0x1e764>
  422648:	mov	x0, x19
  42264c:	bl	403510 <strlen@plt>
  422650:	mov	x20, x0
  422654:	mov	x0, x22
  422658:	bl	403510 <strlen@plt>
  42265c:	ldr	x8, [x21, #8]
  422660:	add	x22, x0, #0x1
  422664:	cbz	x8, 422690 <ferror@plt+0x1e6b0>
  422668:	mov	x23, xzr
  42266c:	add	x24, x21, #0x10
  422670:	mov	x25, #0x100000000           	// #4294967296
  422674:	mov	x0, x8
  422678:	bl	403510 <strlen@plt>
  42267c:	ldr	x8, [x24], #8
  422680:	add	x22, x0, x22
  422684:	add	x23, x23, x25
  422688:	cbnz	x8, 422674 <ferror@plt+0x1e694>
  42268c:	asr	x8, x23, #32
  422690:	madd	x0, x20, x8, x22
  422694:	bl	414b40 <ferror@plt+0x10b60>
  422698:	mov	x20, x0
  42269c:	cbz	x0, 422794 <ferror@plt+0x1e7b4>
  4226a0:	ldr	x1, [x21]
  4226a4:	cbz	x1, 4227b0 <ferror@plt+0x1e7d0>
  4226a8:	mov	x0, x20
  4226ac:	bl	403770 <stpcpy@plt>
  4226b0:	ldr	x8, [x21, #8]
  4226b4:	cbz	x8, 422754 <ferror@plt+0x1e774>
  4226b8:	add	x25, x21, #0x10
  4226bc:	adrp	x21, 447000 <ferror@plt+0x43020>
  4226c0:	adrp	x22, 445000 <ferror@plt+0x41020>
  4226c4:	adrp	x23, 445000 <ferror@plt+0x41020>
  4226c8:	adrp	x24, 441000 <ferror@plt+0x3d020>
  4226cc:	add	x21, x21, #0xf7f
  4226d0:	add	x22, x22, #0xfc0
  4226d4:	add	x23, x23, #0xfe8
  4226d8:	add	x24, x24, #0x62a
  4226dc:	cbz	x0, 422704 <ferror@plt+0x1e724>
  4226e0:	mov	x1, x19
  4226e4:	bl	403770 <stpcpy@plt>
  4226e8:	cbz	x0, 422714 <ferror@plt+0x1e734>
  4226ec:	ldur	x1, [x25, #-8]
  4226f0:	cbz	x1, 422724 <ferror@plt+0x1e744>
  4226f4:	bl	403770 <stpcpy@plt>
  4226f8:	ldr	x8, [x25], #8
  4226fc:	cbnz	x8, 4226dc <ferror@plt+0x1e6fc>
  422700:	b	422754 <ferror@plt+0x1e774>
  422704:	mov	x0, x21
  422708:	mov	x1, x22
  42270c:	mov	x2, x23
  422710:	bl	415dcc <ferror@plt+0x11dec>
  422714:	mov	x0, x21
  422718:	mov	x1, x22
  42271c:	mov	x2, x23
  422720:	b	422730 <ferror@plt+0x1e750>
  422724:	mov	x0, x21
  422728:	mov	x1, x22
  42272c:	mov	x2, x24
  422730:	bl	415dcc <ferror@plt+0x11dec>
  422734:	mov	x0, xzr
  422738:	ldr	x8, [x25], #8
  42273c:	cbnz	x8, 4226dc <ferror@plt+0x1e6fc>
  422740:	b	422754 <ferror@plt+0x1e774>
  422744:	mov	w0, #0x1                   	// #1
  422748:	bl	414b40 <ferror@plt+0x10b60>
  42274c:	mov	x20, x0
  422750:	strb	wzr, [x0]
  422754:	mov	x0, x20
  422758:	ldp	x20, x19, [sp, #64]
  42275c:	ldp	x22, x21, [sp, #48]
  422760:	ldp	x24, x23, [sp, #32]
  422764:	ldr	x25, [sp, #16]
  422768:	ldp	x29, x30, [sp], #80
  42276c:	ret
  422770:	adrp	x0, 447000 <ferror@plt+0x43020>
  422774:	adrp	x1, 446000 <ferror@plt+0x42020>
  422778:	adrp	x2, 446000 <ferror@plt+0x42020>
  42277c:	add	x0, x0, #0xf7f
  422780:	add	x1, x1, #0x404
  422784:	add	x2, x2, #0x42f
  422788:	bl	415dcc <ferror@plt+0x11dec>
  42278c:	mov	x20, xzr
  422790:	b	422754 <ferror@plt+0x1e774>
  422794:	adrp	x0, 447000 <ferror@plt+0x43020>
  422798:	adrp	x1, 445000 <ferror@plt+0x41020>
  42279c:	adrp	x2, 445000 <ferror@plt+0x41020>
  4227a0:	add	x0, x0, #0xf7f
  4227a4:	add	x1, x1, #0xfc0
  4227a8:	add	x2, x2, #0xfe8
  4227ac:	b	4227c8 <ferror@plt+0x1e7e8>
  4227b0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4227b4:	adrp	x1, 445000 <ferror@plt+0x41020>
  4227b8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  4227bc:	add	x0, x0, #0xf7f
  4227c0:	add	x1, x1, #0xfc0
  4227c4:	add	x2, x2, #0x62a
  4227c8:	bl	415dcc <ferror@plt+0x11dec>
  4227cc:	mov	x0, xzr
  4227d0:	ldr	x8, [x21, #8]
  4227d4:	cbnz	x8, 4226b8 <ferror@plt+0x1e6d8>
  4227d8:	b	422754 <ferror@plt+0x1e774>
  4227dc:	sub	sp, sp, #0x130
  4227e0:	adrp	x8, 480000 <ferror@plt+0x7c020>
  4227e4:	add	x8, x8, #0x5ef
  4227e8:	cmp	x0, #0x0
  4227ec:	stp	x20, x19, [sp, #288]
  4227f0:	csel	x19, x8, x0, eq  // eq = none
  4227f4:	stp	x29, x30, [sp, #224]
  4227f8:	add	x29, sp, #0xe0
  4227fc:	mov	x0, x19
  422800:	str	x28, [sp, #240]
  422804:	stp	x24, x23, [sp, #256]
  422808:	stp	x22, x21, [sp, #272]
  42280c:	stp	x1, x2, [x29, #-88]
  422810:	stp	x3, x4, [x29, #-72]
  422814:	stp	x5, x6, [x29, #-56]
  422818:	stur	x7, [x29, #-40]
  42281c:	stp	q0, q1, [sp]
  422820:	stp	q2, q3, [sp, #32]
  422824:	stp	q4, q5, [sp, #64]
  422828:	stp	q6, q7, [sp, #96]
  42282c:	bl	403510 <strlen@plt>
  422830:	sub	x10, x29, #0x58
  422834:	mov	x11, sp
  422838:	mov	x12, #0xffffffffffffffc8    	// #-56
  42283c:	mov	x20, x0
  422840:	add	x9, x29, #0x50
  422844:	movk	x12, #0xff80, lsl #32
  422848:	mov	w8, #0xffffffc8            	// #-56
  42284c:	add	x10, x10, #0x38
  422850:	add	x11, x11, #0x80
  422854:	mov	w23, #0xffffffc8            	// #-56
  422858:	stp	x9, x10, [x29, #-32]
  42285c:	stp	x11, x12, [x29, #-16]
  422860:	tbz	w8, #31, 42289c <ferror@plt+0x1e8bc>
  422864:	add	w23, w8, #0x8
  422868:	cmn	w8, #0x8
  42286c:	stur	w23, [x29, #-8]
  422870:	b.gt	42289c <ferror@plt+0x1e8bc>
  422874:	ldur	x8, [x29, #-24]
  422878:	mov	x9, #0xffffffffffffffc8    	// #-56
  42287c:	add	x8, x8, x9
  422880:	ldr	x0, [x8]
  422884:	cbnz	x0, 4228b0 <ferror@plt+0x1e8d0>
  422888:	mov	w0, #0x1                   	// #1
  42288c:	bl	414b40 <ferror@plt+0x10b60>
  422890:	mov	x20, x0
  422894:	strb	wzr, [x0]
  422898:	b	422af0 <ferror@plt+0x1eb10>
  42289c:	ldur	x8, [x29, #-32]
  4228a0:	add	x9, x8, #0x8
  4228a4:	stur	x9, [x29, #-32]
  4228a8:	ldr	x0, [x8]
  4228ac:	cbz	x0, 422888 <ferror@plt+0x1e8a8>
  4228b0:	bl	403510 <strlen@plt>
  4228b4:	add	x21, x0, #0x1
  4228b8:	tbnz	w23, #31, 4228c4 <ferror@plt+0x1e8e4>
  4228bc:	mov	w22, w23
  4228c0:	b	4228e8 <ferror@plt+0x1e908>
  4228c4:	add	w22, w23, #0x8
  4228c8:	cmn	w23, #0x8
  4228cc:	stur	w22, [x29, #-8]
  4228d0:	b.gt	4228e8 <ferror@plt+0x1e908>
  4228d4:	ldur	x8, [x29, #-24]
  4228d8:	add	x8, x8, w23, sxtw
  4228dc:	ldr	x0, [x8]
  4228e0:	cbnz	x0, 4228fc <ferror@plt+0x1e91c>
  4228e4:	b	422954 <ferror@plt+0x1e974>
  4228e8:	ldur	x8, [x29, #-32]
  4228ec:	add	x9, x8, #0x8
  4228f0:	stur	x9, [x29, #-32]
  4228f4:	ldr	x0, [x8]
  4228f8:	cbz	x0, 422954 <ferror@plt+0x1e974>
  4228fc:	ldur	x23, [x29, #-24]
  422900:	b	422914 <ferror@plt+0x1e934>
  422904:	add	x9, x23, w22, sxtw
  422908:	ldr	x0, [x9]
  42290c:	mov	w22, w8
  422910:	cbz	x0, 422954 <ferror@plt+0x1e974>
  422914:	bl	403510 <strlen@plt>
  422918:	add	x8, x21, x20
  42291c:	add	x21, x8, x0
  422920:	tbnz	w22, #31, 42292c <ferror@plt+0x1e94c>
  422924:	mov	w8, w22
  422928:	b	42293c <ferror@plt+0x1e95c>
  42292c:	add	w8, w22, #0x8
  422930:	cmn	w22, #0x8
  422934:	stur	w8, [x29, #-8]
  422938:	b.le	422904 <ferror@plt+0x1e924>
  42293c:	ldur	x9, [x29, #-32]
  422940:	add	x10, x9, #0x8
  422944:	stur	x10, [x29, #-32]
  422948:	ldr	x0, [x9]
  42294c:	mov	w22, w8
  422950:	cbnz	x0, 422914 <ferror@plt+0x1e934>
  422954:	mov	x0, x21
  422958:	bl	414b40 <ferror@plt+0x10b60>
  42295c:	sub	x10, x29, #0x58
  422960:	mov	x11, sp
  422964:	mov	x12, #0xffffffffffffffc8    	// #-56
  422968:	mov	x20, x0
  42296c:	add	x9, x29, #0x50
  422970:	movk	x12, #0xff80, lsl #32
  422974:	mov	x8, #0xffffffffffffffc8    	// #-56
  422978:	add	x10, x10, #0x38
  42297c:	add	x11, x11, #0x80
  422980:	stp	x9, x10, [x29, #-32]
  422984:	stp	x11, x12, [x29, #-16]
  422988:	tbz	w8, #31, 4229a8 <ferror@plt+0x1e9c8>
  42298c:	add	w9, w8, #0x8
  422990:	cmn	w8, #0x8
  422994:	stur	w9, [x29, #-8]
  422998:	b.gt	4229a8 <ferror@plt+0x1e9c8>
  42299c:	ldur	x9, [x29, #-24]
  4229a0:	add	x8, x9, x8
  4229a4:	b	4229b4 <ferror@plt+0x1e9d4>
  4229a8:	ldur	x8, [x29, #-32]
  4229ac:	add	x9, x8, #0x8
  4229b0:	stur	x9, [x29, #-32]
  4229b4:	cbz	x20, 4229f4 <ferror@plt+0x1ea14>
  4229b8:	ldr	x1, [x8]
  4229bc:	cbz	x1, 422a10 <ferror@plt+0x1ea30>
  4229c0:	mov	x0, x20
  4229c4:	bl	403770 <stpcpy@plt>
  4229c8:	ldursw	x8, [x29, #-8]
  4229cc:	tbz	w8, #31, 422a38 <ferror@plt+0x1ea58>
  4229d0:	add	w9, w8, #0x8
  4229d4:	cmn	w8, #0x8
  4229d8:	stur	w9, [x29, #-8]
  4229dc:	b.gt	422a38 <ferror@plt+0x1ea58>
  4229e0:	ldur	x9, [x29, #-24]
  4229e4:	add	x8, x9, x8
  4229e8:	ldr	x24, [x8]
  4229ec:	cbnz	x24, 422a4c <ferror@plt+0x1ea6c>
  4229f0:	b	422af0 <ferror@plt+0x1eb10>
  4229f4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4229f8:	adrp	x1, 445000 <ferror@plt+0x41020>
  4229fc:	adrp	x2, 445000 <ferror@plt+0x41020>
  422a00:	add	x0, x0, #0xf7f
  422a04:	add	x1, x1, #0xfc0
  422a08:	add	x2, x2, #0xfe8
  422a0c:	b	422a28 <ferror@plt+0x1ea48>
  422a10:	adrp	x0, 447000 <ferror@plt+0x43020>
  422a14:	adrp	x1, 445000 <ferror@plt+0x41020>
  422a18:	adrp	x2, 441000 <ferror@plt+0x3d020>
  422a1c:	add	x0, x0, #0xf7f
  422a20:	add	x1, x1, #0xfc0
  422a24:	add	x2, x2, #0x62a
  422a28:	bl	415dcc <ferror@plt+0x11dec>
  422a2c:	mov	x0, xzr
  422a30:	ldursw	x8, [x29, #-8]
  422a34:	tbnz	w8, #31, 4229d0 <ferror@plt+0x1e9f0>
  422a38:	ldur	x8, [x29, #-32]
  422a3c:	add	x9, x8, #0x8
  422a40:	stur	x9, [x29, #-32]
  422a44:	ldr	x24, [x8]
  422a48:	cbz	x24, 422af0 <ferror@plt+0x1eb10>
  422a4c:	adrp	x21, 447000 <ferror@plt+0x43020>
  422a50:	adrp	x22, 445000 <ferror@plt+0x41020>
  422a54:	adrp	x23, 445000 <ferror@plt+0x41020>
  422a58:	add	x21, x21, #0xf7f
  422a5c:	add	x22, x22, #0xfc0
  422a60:	add	x23, x23, #0xfe8
  422a64:	b	422a7c <ferror@plt+0x1ea9c>
  422a68:	ldur	x8, [x29, #-32]
  422a6c:	add	x9, x8, #0x8
  422a70:	stur	x9, [x29, #-32]
  422a74:	ldr	x24, [x8]
  422a78:	cbz	x24, 422af0 <ferror@plt+0x1eb10>
  422a7c:	cbz	x0, 422ac0 <ferror@plt+0x1eae0>
  422a80:	mov	x1, x19
  422a84:	bl	403770 <stpcpy@plt>
  422a88:	cbz	x0, 422ad0 <ferror@plt+0x1eaf0>
  422a8c:	mov	x1, x24
  422a90:	bl	403770 <stpcpy@plt>
  422a94:	ldursw	x8, [x29, #-8]
  422a98:	tbz	w8, #31, 422a68 <ferror@plt+0x1ea88>
  422a9c:	add	w9, w8, #0x8
  422aa0:	cmn	w8, #0x8
  422aa4:	stur	w9, [x29, #-8]
  422aa8:	b.gt	422a68 <ferror@plt+0x1ea88>
  422aac:	ldur	x9, [x29, #-24]
  422ab0:	add	x8, x9, x8
  422ab4:	ldr	x24, [x8]
  422ab8:	cbnz	x24, 422a7c <ferror@plt+0x1ea9c>
  422abc:	b	422af0 <ferror@plt+0x1eb10>
  422ac0:	mov	x0, x21
  422ac4:	mov	x1, x22
  422ac8:	mov	x2, x23
  422acc:	bl	415dcc <ferror@plt+0x11dec>
  422ad0:	mov	x0, x21
  422ad4:	mov	x1, x22
  422ad8:	mov	x2, x23
  422adc:	bl	415dcc <ferror@plt+0x11dec>
  422ae0:	mov	x0, xzr
  422ae4:	ldursw	x8, [x29, #-8]
  422ae8:	tbz	w8, #31, 422a68 <ferror@plt+0x1ea88>
  422aec:	b	422a9c <ferror@plt+0x1eabc>
  422af0:	mov	x0, x20
  422af4:	ldp	x20, x19, [sp, #288]
  422af8:	ldp	x22, x21, [sp, #272]
  422afc:	ldp	x24, x23, [sp, #256]
  422b00:	ldr	x28, [sp, #240]
  422b04:	ldp	x29, x30, [sp, #224]
  422b08:	add	sp, sp, #0x130
  422b0c:	ret
  422b10:	stp	x29, x30, [sp, #-48]!
  422b14:	str	x21, [sp, #16]
  422b18:	stp	x20, x19, [sp, #32]
  422b1c:	mov	x29, sp
  422b20:	cbz	x0, 422bdc <ferror@plt+0x1ebfc>
  422b24:	mov	x19, x2
  422b28:	cbz	x2, 422bf8 <ferror@plt+0x1ec18>
  422b2c:	mov	x21, x1
  422b30:	mov	x20, x0
  422b34:	tbnz	x1, #63, 422b64 <ferror@plt+0x1eb84>
  422b38:	mov	x0, x19
  422b3c:	bl	403510 <strlen@plt>
  422b40:	cbz	x0, 422bc4 <ferror@plt+0x1ebe4>
  422b44:	cmp	x0, x21
  422b48:	b.hi	422b5c <ferror@plt+0x1eb7c>  // b.pmore
  422b4c:	add	x8, x20, x21
  422b50:	sub	x8, x8, x0
  422b54:	cmp	x8, x20
  422b58:	b.cs	422b8c <ferror@plt+0x1ebac>  // b.hs, b.nlast
  422b5c:	mov	x1, xzr
  422b60:	b	422bc8 <ferror@plt+0x1ebe8>
  422b64:	mov	x0, x20
  422b68:	mov	x1, x19
  422b6c:	ldp	x20, x19, [sp, #32]
  422b70:	ldr	x21, [sp, #16]
  422b74:	ldp	x29, x30, [sp], #48
  422b78:	b	403e30 <strstr@plt>
  422b7c:	add	x20, x20, #0x1
  422b80:	cmp	x20, x8
  422b84:	mov	x1, xzr
  422b88:	b.hi	422bc8 <ferror@plt+0x1ebe8>  // b.pmore
  422b8c:	ldrb	w9, [x20]
  422b90:	cbz	w9, 422b5c <ferror@plt+0x1eb7c>
  422b94:	ldrb	w10, [x19]
  422b98:	cmp	w9, w10
  422b9c:	b.ne	422b7c <ferror@plt+0x1eb9c>  // b.any
  422ba0:	mov	w9, #0x1                   	// #1
  422ba4:	cmp	x0, x9
  422ba8:	b.eq	422bc4 <ferror@plt+0x1ebe4>  // b.none
  422bac:	ldrb	w10, [x20, x9]
  422bb0:	ldrb	w11, [x19, x9]
  422bb4:	add	x9, x9, #0x1
  422bb8:	cmp	w10, w11
  422bbc:	b.eq	422ba4 <ferror@plt+0x1ebc4>  // b.none
  422bc0:	b	422b7c <ferror@plt+0x1eb9c>
  422bc4:	mov	x1, x20
  422bc8:	ldp	x20, x19, [sp, #32]
  422bcc:	ldr	x21, [sp, #16]
  422bd0:	mov	x0, x1
  422bd4:	ldp	x29, x30, [sp], #48
  422bd8:	ret
  422bdc:	adrp	x0, 447000 <ferror@plt+0x43020>
  422be0:	adrp	x1, 446000 <ferror@plt+0x42020>
  422be4:	adrp	x2, 446000 <ferror@plt+0x42020>
  422be8:	add	x0, x0, #0xf7f
  422bec:	add	x1, x1, #0x441
  422bf0:	add	x2, x2, #0x47b
  422bf4:	b	422c10 <ferror@plt+0x1ec30>
  422bf8:	adrp	x0, 447000 <ferror@plt+0x43020>
  422bfc:	adrp	x1, 446000 <ferror@plt+0x42020>
  422c00:	adrp	x2, 446000 <ferror@plt+0x42020>
  422c04:	add	x0, x0, #0xf7f
  422c08:	add	x1, x1, #0x441
  422c0c:	add	x2, x2, #0x48c
  422c10:	bl	415dcc <ferror@plt+0x11dec>
  422c14:	mov	x1, xzr
  422c18:	b	422bc8 <ferror@plt+0x1ebe8>
  422c1c:	stp	x29, x30, [sp, #-48]!
  422c20:	str	x21, [sp, #16]
  422c24:	stp	x20, x19, [sp, #32]
  422c28:	mov	x29, sp
  422c2c:	cbz	x0, 422cf4 <ferror@plt+0x1ed14>
  422c30:	mov	x20, x1
  422c34:	cbz	x1, 422d10 <ferror@plt+0x1ed30>
  422c38:	mov	x19, x0
  422c3c:	mov	x0, x20
  422c40:	bl	403510 <strlen@plt>
  422c44:	mov	x21, x0
  422c48:	mov	x0, x19
  422c4c:	bl	403510 <strlen@plt>
  422c50:	cbz	x21, 422c70 <ferror@plt+0x1ec90>
  422c54:	cmp	x0, x21
  422c58:	b.cs	422c84 <ferror@plt+0x1eca4>  // b.hs, b.nlast
  422c5c:	mov	x0, xzr
  422c60:	ldp	x20, x19, [sp, #32]
  422c64:	ldr	x21, [sp, #16]
  422c68:	ldp	x29, x30, [sp], #48
  422c6c:	ret
  422c70:	mov	x0, x19
  422c74:	ldp	x20, x19, [sp, #32]
  422c78:	ldr	x21, [sp, #16]
  422c7c:	ldp	x29, x30, [sp], #48
  422c80:	ret
  422c84:	add	x8, x19, x0
  422c88:	sub	x8, x8, x21
  422c8c:	cmp	x8, x19
  422c90:	b.cs	422ca8 <ferror@plt+0x1ecc8>  // b.hs, b.nlast
  422c94:	mov	x0, xzr
  422c98:	ldp	x20, x19, [sp, #32]
  422c9c:	ldr	x21, [sp, #16]
  422ca0:	ldp	x29, x30, [sp], #48
  422ca4:	ret
  422ca8:	mov	x9, xzr
  422cac:	ldrb	w10, [x8, x9]
  422cb0:	ldrb	w11, [x20, x9]
  422cb4:	cmp	w10, w11
  422cb8:	b.ne	422ccc <ferror@plt+0x1ecec>  // b.any
  422cbc:	add	x9, x9, #0x1
  422cc0:	cmp	x21, x9
  422cc4:	b.ne	422cac <ferror@plt+0x1eccc>  // b.any
  422cc8:	b	422ce0 <ferror@plt+0x1ed00>
  422ccc:	sub	x8, x8, #0x1
  422cd0:	cmp	x8, x19
  422cd4:	mov	x0, xzr
  422cd8:	b.cs	422ca8 <ferror@plt+0x1ecc8>  // b.hs, b.nlast
  422cdc:	b	422c60 <ferror@plt+0x1ec80>
  422ce0:	mov	x0, x8
  422ce4:	ldp	x20, x19, [sp, #32]
  422ce8:	ldr	x21, [sp, #16]
  422cec:	ldp	x29, x30, [sp], #48
  422cf0:	ret
  422cf4:	adrp	x0, 447000 <ferror@plt+0x43020>
  422cf8:	adrp	x1, 446000 <ferror@plt+0x42020>
  422cfc:	adrp	x2, 446000 <ferror@plt+0x42020>
  422d00:	add	x0, x0, #0xf7f
  422d04:	add	x1, x1, #0x49b
  422d08:	add	x2, x2, #0x47b
  422d0c:	b	422d28 <ferror@plt+0x1ed48>
  422d10:	adrp	x0, 447000 <ferror@plt+0x43020>
  422d14:	adrp	x1, 446000 <ferror@plt+0x42020>
  422d18:	adrp	x2, 446000 <ferror@plt+0x42020>
  422d1c:	add	x0, x0, #0xf7f
  422d20:	add	x1, x1, #0x49b
  422d24:	add	x2, x2, #0x48c
  422d28:	bl	415dcc <ferror@plt+0x11dec>
  422d2c:	b	422c94 <ferror@plt+0x1ecb4>
  422d30:	stp	x29, x30, [sp, #-48]!
  422d34:	stp	x22, x21, [sp, #16]
  422d38:	stp	x20, x19, [sp, #32]
  422d3c:	mov	x29, sp
  422d40:	cbz	x0, 422e88 <ferror@plt+0x1eea8>
  422d44:	mov	x19, x2
  422d48:	cbz	x2, 422ea4 <ferror@plt+0x1eec4>
  422d4c:	mov	x20, x0
  422d50:	mov	x0, x19
  422d54:	mov	x22, x1
  422d58:	bl	403510 <strlen@plt>
  422d5c:	mov	x21, x0
  422d60:	tbnz	x22, #63, 422da8 <ferror@plt+0x1edc8>
  422d64:	mov	x8, x20
  422d68:	cbz	x22, 422d88 <ferror@plt+0x1eda8>
  422d6c:	add	x9, x20, x22
  422d70:	mov	x8, x20
  422d74:	ldrb	w10, [x8]
  422d78:	cbz	w10, 422d88 <ferror@plt+0x1eda8>
  422d7c:	add	x8, x8, #0x1
  422d80:	cmp	x8, x9
  422d84:	b.cc	422d74 <ferror@plt+0x1ed94>  // b.lo, b.ul, b.last
  422d88:	add	x9, x20, x21
  422d8c:	cmp	x8, x9
  422d90:	b.cs	422e04 <ferror@plt+0x1ee24>  // b.hs, b.nlast
  422d94:	mov	x0, xzr
  422d98:	ldp	x20, x19, [sp, #32]
  422d9c:	ldp	x22, x21, [sp, #16]
  422da0:	ldp	x29, x30, [sp], #48
  422da4:	ret
  422da8:	mov	x0, x20
  422dac:	bl	403510 <strlen@plt>
  422db0:	cbz	x21, 422e74 <ferror@plt+0x1ee94>
  422db4:	cmp	x0, x21
  422db8:	b.cc	422e10 <ferror@plt+0x1ee30>  // b.lo, b.ul, b.last
  422dbc:	add	x8, x20, x0
  422dc0:	sub	x8, x8, x21
  422dc4:	cmp	x8, x20
  422dc8:	b.cc	422e10 <ferror@plt+0x1ee30>  // b.lo, b.ul, b.last
  422dcc:	mov	x9, xzr
  422dd0:	ldrb	w10, [x8, x9]
  422dd4:	ldrb	w11, [x19, x9]
  422dd8:	cmp	w10, w11
  422ddc:	b.ne	422df0 <ferror@plt+0x1ee10>  // b.any
  422de0:	add	x9, x9, #0x1
  422de4:	cmp	x21, x9
  422de8:	b.ne	422dd0 <ferror@plt+0x1edf0>  // b.any
  422dec:	b	422e60 <ferror@plt+0x1ee80>
  422df0:	sub	x8, x8, #0x1
  422df4:	cmp	x8, x20
  422df8:	mov	x0, xzr
  422dfc:	b.cs	422dcc <ferror@plt+0x1edec>  // b.hs, b.nlast
  422e00:	b	422d98 <ferror@plt+0x1edb8>
  422e04:	sub	x8, x8, x21
  422e08:	cmp	x8, x20
  422e0c:	b.cs	422e24 <ferror@plt+0x1ee44>  // b.hs, b.nlast
  422e10:	mov	x0, xzr
  422e14:	ldp	x20, x19, [sp, #32]
  422e18:	ldp	x22, x21, [sp, #16]
  422e1c:	ldp	x29, x30, [sp], #48
  422e20:	ret
  422e24:	cbz	x21, 422e60 <ferror@plt+0x1ee80>
  422e28:	mov	x9, xzr
  422e2c:	ldrb	w10, [x8, x9]
  422e30:	ldrb	w11, [x19, x9]
  422e34:	cmp	w10, w11
  422e38:	b.ne	422e4c <ferror@plt+0x1ee6c>  // b.any
  422e3c:	add	x9, x9, #0x1
  422e40:	cmp	x21, x9
  422e44:	b.ne	422e2c <ferror@plt+0x1ee4c>  // b.any
  422e48:	b	422e60 <ferror@plt+0x1ee80>
  422e4c:	sub	x8, x8, #0x1
  422e50:	cmp	x8, x20
  422e54:	mov	x0, xzr
  422e58:	b.cs	422e28 <ferror@plt+0x1ee48>  // b.hs, b.nlast
  422e5c:	b	422d98 <ferror@plt+0x1edb8>
  422e60:	mov	x0, x8
  422e64:	ldp	x20, x19, [sp, #32]
  422e68:	ldp	x22, x21, [sp, #16]
  422e6c:	ldp	x29, x30, [sp], #48
  422e70:	ret
  422e74:	mov	x0, x20
  422e78:	ldp	x20, x19, [sp, #32]
  422e7c:	ldp	x22, x21, [sp, #16]
  422e80:	ldp	x29, x30, [sp], #48
  422e84:	ret
  422e88:	adrp	x0, 447000 <ferror@plt+0x43020>
  422e8c:	adrp	x1, 446000 <ferror@plt+0x42020>
  422e90:	adrp	x2, 446000 <ferror@plt+0x42020>
  422e94:	add	x0, x0, #0xf7f
  422e98:	add	x1, x1, #0x4ca
  422e9c:	add	x2, x2, #0x47b
  422ea0:	b	422ebc <ferror@plt+0x1eedc>
  422ea4:	adrp	x0, 447000 <ferror@plt+0x43020>
  422ea8:	adrp	x1, 446000 <ferror@plt+0x42020>
  422eac:	adrp	x2, 446000 <ferror@plt+0x42020>
  422eb0:	add	x0, x0, #0xf7f
  422eb4:	add	x1, x1, #0x4ca
  422eb8:	add	x2, x2, #0x48c
  422ebc:	bl	415dcc <ferror@plt+0x11dec>
  422ec0:	b	422e10 <ferror@plt+0x1ee30>
  422ec4:	stp	x29, x30, [sp, #-48]!
  422ec8:	str	x21, [sp, #16]
  422ecc:	stp	x20, x19, [sp, #32]
  422ed0:	mov	x29, sp
  422ed4:	cbz	x0, 422f38 <ferror@plt+0x1ef58>
  422ed8:	mov	x19, x1
  422edc:	cbz	x1, 422f54 <ferror@plt+0x1ef74>
  422ee0:	mov	x20, x0
  422ee4:	bl	403510 <strlen@plt>
  422ee8:	mov	x21, x0
  422eec:	mov	x0, x19
  422ef0:	bl	403510 <strlen@plt>
  422ef4:	cmp	w21, w0
  422ef8:	b.ge	422f10 <ferror@plt+0x1ef30>  // b.tcont
  422efc:	mov	w0, wzr
  422f00:	ldp	x20, x19, [sp, #32]
  422f04:	ldr	x21, [sp, #16]
  422f08:	ldp	x29, x30, [sp], #48
  422f0c:	ret
  422f10:	add	x8, x20, w21, sxtw
  422f14:	sub	x0, x8, w0, sxtw
  422f18:	mov	x1, x19
  422f1c:	bl	403b30 <strcmp@plt>
  422f20:	cmp	w0, #0x0
  422f24:	cset	w0, eq  // eq = none
  422f28:	ldp	x20, x19, [sp, #32]
  422f2c:	ldr	x21, [sp, #16]
  422f30:	ldp	x29, x30, [sp], #48
  422f34:	ret
  422f38:	adrp	x0, 447000 <ferror@plt+0x43020>
  422f3c:	adrp	x1, 446000 <ferror@plt+0x42020>
  422f40:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  422f44:	add	x0, x0, #0xf7f
  422f48:	add	x1, x1, #0x505
  422f4c:	add	x2, x2, #0xd06
  422f50:	b	422f6c <ferror@plt+0x1ef8c>
  422f54:	adrp	x0, 447000 <ferror@plt+0x43020>
  422f58:	adrp	x1, 446000 <ferror@plt+0x42020>
  422f5c:	adrp	x2, 446000 <ferror@plt+0x42020>
  422f60:	add	x0, x0, #0xf7f
  422f64:	add	x1, x1, #0x505
  422f68:	add	x2, x2, #0x53d
  422f6c:	bl	415dcc <ferror@plt+0x11dec>
  422f70:	b	422efc <ferror@plt+0x1ef1c>
  422f74:	stp	x29, x30, [sp, #-48]!
  422f78:	str	x21, [sp, #16]
  422f7c:	stp	x20, x19, [sp, #32]
  422f80:	mov	x29, sp
  422f84:	cbz	x0, 422fe8 <ferror@plt+0x1f008>
  422f88:	mov	x19, x1
  422f8c:	cbz	x1, 423004 <ferror@plt+0x1f024>
  422f90:	mov	x20, x0
  422f94:	bl	403510 <strlen@plt>
  422f98:	mov	x21, x0
  422f9c:	mov	x0, x19
  422fa0:	bl	403510 <strlen@plt>
  422fa4:	cmp	w21, w0
  422fa8:	b.ge	422fc0 <ferror@plt+0x1efe0>  // b.tcont
  422fac:	mov	w0, wzr
  422fb0:	ldp	x20, x19, [sp, #32]
  422fb4:	ldr	x21, [sp, #16]
  422fb8:	ldp	x29, x30, [sp], #48
  422fbc:	ret
  422fc0:	sxtw	x2, w0
  422fc4:	mov	x0, x20
  422fc8:	mov	x1, x19
  422fcc:	bl	403880 <strncmp@plt>
  422fd0:	cmp	w0, #0x0
  422fd4:	cset	w0, eq  // eq = none
  422fd8:	ldp	x20, x19, [sp, #32]
  422fdc:	ldr	x21, [sp, #16]
  422fe0:	ldp	x29, x30, [sp], #48
  422fe4:	ret
  422fe8:	adrp	x0, 447000 <ferror@plt+0x43020>
  422fec:	adrp	x1, 446000 <ferror@plt+0x42020>
  422ff0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  422ff4:	add	x0, x0, #0xf7f
  422ff8:	add	x1, x1, #0x54c
  422ffc:	add	x2, x2, #0xd06
  423000:	b	42301c <ferror@plt+0x1f03c>
  423004:	adrp	x0, 447000 <ferror@plt+0x43020>
  423008:	adrp	x1, 446000 <ferror@plt+0x42020>
  42300c:	adrp	x2, 446000 <ferror@plt+0x42020>
  423010:	add	x0, x0, #0xf7f
  423014:	add	x1, x1, #0x54c
  423018:	add	x2, x2, #0x584
  42301c:	bl	415dcc <ferror@plt+0x11dec>
  423020:	b	422fac <ferror@plt+0x1efcc>
  423024:	stp	x29, x30, [sp, #-16]!
  423028:	mov	x29, sp
  42302c:	cbz	x0, 42304c <ferror@plt+0x1f06c>
  423030:	mov	w8, #0xffffffff            	// #-1
  423034:	add	w8, w8, #0x1
  423038:	ldr	x9, [x0, w8, uxtw #3]
  42303c:	cbnz	x9, 423034 <ferror@plt+0x1f054>
  423040:	mov	w0, w8
  423044:	ldp	x29, x30, [sp], #16
  423048:	ret
  42304c:	adrp	x0, 447000 <ferror@plt+0x43020>
  423050:	adrp	x1, 446000 <ferror@plt+0x42020>
  423054:	adrp	x2, 446000 <ferror@plt+0x42020>
  423058:	add	x0, x0, #0xf7f
  42305c:	add	x1, x1, #0x593
  423060:	add	x2, x2, #0x42f
  423064:	bl	415dcc <ferror@plt+0x11dec>
  423068:	mov	w8, wzr
  42306c:	mov	w0, w8
  423070:	ldp	x29, x30, [sp], #16
  423074:	ret
  423078:	stp	x29, x30, [sp, #-32]!
  42307c:	stp	x20, x19, [sp, #16]
  423080:	mov	x20, x0
  423084:	mov	w0, #0x18                  	// #24
  423088:	mov	x29, sp
  42308c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  423090:	cmp	x20, #0x2
  423094:	mov	w8, #0x2                   	// #2
  423098:	csel	x8, x20, x8, hi  // hi = pmore
  42309c:	mov	x19, x0
  4230a0:	adds	x8, x8, #0x1
  4230a4:	stp	xzr, xzr, [x0, #8]
  4230a8:	str	xzr, [x0]
  4230ac:	b.mi	4230c8 <ferror@plt+0x1f0e8>  // b.first
  4230b0:	mov	w9, #0x1                   	// #1
  4230b4:	mov	x1, x9
  4230b8:	cmp	x9, x8
  4230bc:	lsl	x9, x9, #1
  4230c0:	b.cc	4230b4 <ferror@plt+0x1f0d4>  // b.lo, b.ul, b.last
  4230c4:	b	4230cc <ferror@plt+0x1f0ec>
  4230c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4230cc:	mov	x0, xzr
  4230d0:	str	x1, [x19, #16]
  4230d4:	bl	414c54 <ferror@plt+0x10c74>
  4230d8:	str	x0, [x19]
  4230dc:	strb	wzr, [x0]
  4230e0:	mov	x0, x19
  4230e4:	ldp	x20, x19, [sp, #16]
  4230e8:	ldp	x29, x30, [sp], #32
  4230ec:	ret
  4230f0:	stp	x29, x30, [sp, #-48]!
  4230f4:	stp	x22, x21, [sp, #16]
  4230f8:	stp	x20, x19, [sp, #32]
  4230fc:	mov	x29, sp
  423100:	cbz	x0, 423158 <ferror@plt+0x1f178>
  423104:	ldrb	w8, [x0]
  423108:	mov	x20, x0
  42310c:	cbz	w8, 423158 <ferror@plt+0x1f178>
  423110:	mov	x0, x20
  423114:	bl	403510 <strlen@plt>
  423118:	lsl	x21, x0, #32
  42311c:	mov	x8, #0x200000000           	// #8589934592
  423120:	add	x8, x21, x8
  423124:	mov	w0, #0x18                  	// #24
  423128:	asr	x22, x8, #32
  42312c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  423130:	cmp	x22, #0x2
  423134:	mov	w8, #0x2                   	// #2
  423138:	csel	x8, x22, x8, hi  // hi = pmore
  42313c:	mov	x19, x0
  423140:	cmn	x8, #0x1
  423144:	stp	xzr, xzr, [x0, #8]
  423148:	str	xzr, [x0]
  42314c:	b.ge	423188 <ferror@plt+0x1f1a8>  // b.tcont
  423150:	mov	x1, #0xffffffffffffffff    	// #-1
  423154:	b	4231a0 <ferror@plt+0x1f1c0>
  423158:	mov	w0, #0x18                  	// #24
  42315c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  423160:	adrp	x8, 446000 <ferror@plt+0x42020>
  423164:	ldr	q0, [x8, #1472]
  423168:	mov	x19, x0
  42316c:	mov	w1, #0x4                   	// #4
  423170:	stur	q0, [x0, #8]
  423174:	mov	x0, xzr
  423178:	bl	414c54 <ferror@plt+0x10c74>
  42317c:	str	x0, [x19]
  423180:	strb	wzr, [x0]
  423184:	b	4231cc <ferror@plt+0x1f1ec>
  423188:	add	x8, x8, #0x1
  42318c:	mov	w9, #0x1                   	// #1
  423190:	mov	x1, x9
  423194:	cmp	x9, x8
  423198:	lsl	x9, x9, #1
  42319c:	b.cc	423190 <ferror@plt+0x1f1b0>  // b.lo, b.ul, b.last
  4231a0:	mov	x0, xzr
  4231a4:	str	x1, [x19, #16]
  4231a8:	bl	414c54 <ferror@plt+0x10c74>
  4231ac:	str	x0, [x19]
  4231b0:	strb	wzr, [x0]
  4231b4:	cbz	x19, 4231e0 <ferror@plt+0x1f200>
  4231b8:	asr	x3, x21, #32
  4231bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4231c0:	mov	x0, x19
  4231c4:	mov	x2, x20
  4231c8:	bl	4236a4 <ferror@plt+0x1f6c4>
  4231cc:	mov	x0, x19
  4231d0:	ldp	x20, x19, [sp, #32]
  4231d4:	ldp	x22, x21, [sp, #16]
  4231d8:	ldp	x29, x30, [sp], #48
  4231dc:	ret
  4231e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4231e4:	adrp	x1, 446000 <ferror@plt+0x42020>
  4231e8:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4231ec:	add	x0, x0, #0xf7f
  4231f0:	add	x1, x1, #0x7dd
  4231f4:	add	x2, x2, #0x5d8
  4231f8:	bl	415dcc <ferror@plt+0x11dec>
  4231fc:	b	4231cc <ferror@plt+0x1f1ec>
  423200:	stp	x29, x30, [sp, #-32]!
  423204:	str	x19, [sp, #16]
  423208:	mov	x19, x0
  42320c:	mov	x29, sp
  423210:	cbz	x0, 423238 <ferror@plt+0x1f258>
  423214:	mov	x3, x2
  423218:	mov	x2, x1
  42321c:	cbnz	x1, 423224 <ferror@plt+0x1f244>
  423220:	cbnz	x3, 423254 <ferror@plt+0x1f274>
  423224:	mov	x0, x19
  423228:	ldr	x19, [sp, #16]
  42322c:	mov	x1, #0xffffffffffffffff    	// #-1
  423230:	ldp	x29, x30, [sp], #32
  423234:	b	4236a4 <ferror@plt+0x1f6c4>
  423238:	adrp	x0, 447000 <ferror@plt+0x43020>
  42323c:	adrp	x1, 446000 <ferror@plt+0x42020>
  423240:	adrp	x2, 47d000 <ferror@plt+0x79020>
  423244:	add	x0, x0, #0xf7f
  423248:	add	x1, x1, #0x7dd
  42324c:	add	x2, x2, #0x5d8
  423250:	b	42326c <ferror@plt+0x1f28c>
  423254:	adrp	x0, 447000 <ferror@plt+0x43020>
  423258:	adrp	x1, 446000 <ferror@plt+0x42020>
  42325c:	adrp	x2, 446000 <ferror@plt+0x42020>
  423260:	add	x0, x0, #0xf7f
  423264:	add	x1, x1, #0x7dd
  423268:	add	x2, x2, #0x715
  42326c:	bl	415dcc <ferror@plt+0x11dec>
  423270:	mov	x0, x19
  423274:	ldr	x19, [sp, #16]
  423278:	ldp	x29, x30, [sp], #32
  42327c:	ret
  423280:	stp	x29, x30, [sp, #-48]!
  423284:	stp	x20, x19, [sp, #32]
  423288:	mov	x20, x0
  42328c:	str	x21, [sp, #16]
  423290:	mov	x29, sp
  423294:	tbnz	x1, #63, 4232dc <ferror@plt+0x1f2fc>
  423298:	mov	w0, #0x18                  	// #24
  42329c:	mov	x19, x1
  4232a0:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4232a4:	cmp	x19, #0x2
  4232a8:	mov	w8, #0x2                   	// #2
  4232ac:	csel	x8, x19, x8, hi  // hi = pmore
  4232b0:	mov	x21, x0
  4232b4:	cmn	x8, #0x1
  4232b8:	stp	xzr, xzr, [x0, #8]
  4232bc:	str	xzr, [x0]
  4232c0:	b.mi	4232f0 <ferror@plt+0x1f310>  // b.first
  4232c4:	mov	w9, #0x1                   	// #1
  4232c8:	mov	x1, x9
  4232cc:	cmp	x9, x8
  4232d0:	lsl	x9, x9, #1
  4232d4:	b.ls	4232c8 <ferror@plt+0x1f2e8>  // b.plast
  4232d8:	b	4232f4 <ferror@plt+0x1f314>
  4232dc:	mov	x0, x20
  4232e0:	ldp	x20, x19, [sp, #32]
  4232e4:	ldr	x21, [sp, #16]
  4232e8:	ldp	x29, x30, [sp], #48
  4232ec:	b	4230f0 <ferror@plt+0x1f110>
  4232f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4232f4:	mov	x0, xzr
  4232f8:	str	x1, [x21, #16]
  4232fc:	bl	414c54 <ferror@plt+0x10c74>
  423300:	str	x0, [x21]
  423304:	strb	wzr, [x0]
  423308:	cbz	x20, 423320 <ferror@plt+0x1f340>
  42330c:	mov	x1, #0xffffffffffffffff    	// #-1
  423310:	mov	x0, x21
  423314:	mov	x2, x20
  423318:	mov	x3, x19
  42331c:	bl	4236a4 <ferror@plt+0x1f6c4>
  423320:	mov	x0, x21
  423324:	ldp	x20, x19, [sp, #32]
  423328:	ldr	x21, [sp, #16]
  42332c:	ldp	x29, x30, [sp], #48
  423330:	ret
  423334:	stp	x29, x30, [sp, #-32]!
  423338:	stp	x20, x19, [sp, #16]
  42333c:	mov	x29, sp
  423340:	cbz	x0, 423378 <ferror@plt+0x1f398>
  423344:	ldr	x20, [x0]
  423348:	mov	x19, x0
  42334c:	cbz	w1, 42335c <ferror@plt+0x1f37c>
  423350:	mov	x0, x20
  423354:	bl	414cbc <ferror@plt+0x10cdc>
  423358:	mov	x20, xzr
  42335c:	mov	w0, #0x18                  	// #24
  423360:	mov	x1, x19
  423364:	bl	41efb0 <ferror@plt+0x1afd0>
  423368:	mov	x0, x20
  42336c:	ldp	x20, x19, [sp, #16]
  423370:	ldp	x29, x30, [sp], #32
  423374:	ret
  423378:	adrp	x0, 447000 <ferror@plt+0x43020>
  42337c:	adrp	x1, 446000 <ferror@plt+0x42020>
  423380:	adrp	x2, 47d000 <ferror@plt+0x79020>
  423384:	add	x0, x0, #0xf7f
  423388:	add	x1, x1, #0x5e0
  42338c:	add	x2, x2, #0x5d8
  423390:	bl	415dcc <ferror@plt+0x11dec>
  423394:	mov	x20, xzr
  423398:	mov	x0, x20
  42339c:	ldp	x20, x19, [sp, #16]
  4233a0:	ldp	x29, x30, [sp], #32
  4233a4:	ret
  4233a8:	stp	x29, x30, [sp, #-32]!
  4233ac:	stp	x20, x19, [sp, #16]
  4233b0:	mov	x29, sp
  4233b4:	cbz	x0, 4233dc <ferror@plt+0x1f3fc>
  4233b8:	ldp	x20, x19, [x0]
  4233bc:	mov	x1, x0
  4233c0:	mov	w0, #0x18                  	// #24
  4233c4:	bl	41efb0 <ferror@plt+0x1afd0>
  4233c8:	mov	x0, x20
  4233cc:	mov	x1, x19
  4233d0:	ldp	x20, x19, [sp, #16]
  4233d4:	ldp	x29, x30, [sp], #32
  4233d8:	b	437818 <ferror@plt+0x33838>
  4233dc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4233e0:	adrp	x1, 446000 <ferror@plt+0x42020>
  4233e4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4233e8:	add	x0, x0, #0xf7f
  4233ec:	add	x1, x1, #0x60a
  4233f0:	add	x2, x2, #0x5d8
  4233f4:	bl	415dcc <ferror@plt+0x11dec>
  4233f8:	ldp	x20, x19, [sp, #16]
  4233fc:	mov	x0, xzr
  423400:	ldp	x29, x30, [sp], #32
  423404:	ret
  423408:	ldr	x8, [x0, #8]
  42340c:	ldr	x9, [x1, #8]
  423410:	cmp	x8, x9
  423414:	b.ne	42344c <ferror@plt+0x1f46c>  // b.any
  423418:	cbz	x8, 423444 <ferror@plt+0x1f464>
  42341c:	ldr	x9, [x1]
  423420:	ldr	x10, [x0]
  423424:	ldrb	w11, [x10]
  423428:	ldrb	w12, [x9]
  42342c:	cmp	w11, w12
  423430:	b.ne	42344c <ferror@plt+0x1f46c>  // b.any
  423434:	add	x10, x10, #0x1
  423438:	subs	x8, x8, #0x1
  42343c:	add	x9, x9, #0x1
  423440:	b.ne	423424 <ferror@plt+0x1f444>  // b.any
  423444:	mov	w0, #0x1                   	// #1
  423448:	ret
  42344c:	mov	w0, wzr
  423450:	ret
  423454:	ldr	x8, [x0, #8]
  423458:	cbz	x8, 423480 <ferror@plt+0x1f4a0>
  42345c:	ldr	x9, [x0]
  423460:	mov	w0, wzr
  423464:	ldrb	w10, [x9], #1
  423468:	lsl	w11, w0, #5
  42346c:	sub	w11, w11, w0
  423470:	sub	x8, x8, #0x1
  423474:	add	w0, w11, w10
  423478:	cbnz	x8, 423464 <ferror@plt+0x1f484>
  42347c:	ret
  423480:	mov	w0, wzr
  423484:	ret
  423488:	stp	x29, x30, [sp, #-32]!
  42348c:	str	x19, [sp, #16]
  423490:	mov	x19, x0
  423494:	mov	x29, sp
  423498:	cbz	x0, 4234d8 <ferror@plt+0x1f4f8>
  42349c:	mov	x2, x1
  4234a0:	cbz	x1, 4234f4 <ferror@plt+0x1f514>
  4234a4:	ldr	x8, [x19]
  4234a8:	cmp	x8, x2
  4234ac:	b.eq	4234c8 <ferror@plt+0x1f4e8>  // b.none
  4234b0:	mov	x1, #0xffffffffffffffff    	// #-1
  4234b4:	mov	x3, #0xffffffffffffffff    	// #-1
  4234b8:	mov	x0, x19
  4234bc:	str	xzr, [x19, #8]
  4234c0:	strb	wzr, [x8]
  4234c4:	bl	4236a4 <ferror@plt+0x1f6c4>
  4234c8:	mov	x0, x19
  4234cc:	ldr	x19, [sp, #16]
  4234d0:	ldp	x29, x30, [sp], #32
  4234d4:	ret
  4234d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4234dc:	adrp	x1, 446000 <ferror@plt+0x42020>
  4234e0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4234e4:	add	x0, x0, #0xf7f
  4234e8:	add	x1, x1, #0x634
  4234ec:	add	x2, x2, #0x5d8
  4234f0:	b	42350c <ferror@plt+0x1f52c>
  4234f4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4234f8:	adrp	x1, 446000 <ferror@plt+0x42020>
  4234fc:	adrp	x2, 446000 <ferror@plt+0x42020>
  423500:	add	x0, x0, #0xf7f
  423504:	add	x1, x1, #0x634
  423508:	add	x2, x2, #0x667
  42350c:	bl	415dcc <ferror@plt+0x11dec>
  423510:	mov	x0, x19
  423514:	ldr	x19, [sp, #16]
  423518:	ldp	x29, x30, [sp], #32
  42351c:	ret
  423520:	stp	x29, x30, [sp, #-32]!
  423524:	str	x19, [sp, #16]
  423528:	mov	x19, x0
  42352c:	mov	x29, sp
  423530:	cbz	x0, 423558 <ferror@plt+0x1f578>
  423534:	ldp	x9, x8, [x19]
  423538:	cmp	x8, x1
  42353c:	csel	x8, x1, x8, hi  // hi = pmore
  423540:	str	x8, [x19, #8]
  423544:	strb	wzr, [x9, x8]
  423548:	mov	x0, x19
  42354c:	ldr	x19, [sp, #16]
  423550:	ldp	x29, x30, [sp], #32
  423554:	ret
  423558:	adrp	x0, 447000 <ferror@plt+0x43020>
  42355c:	adrp	x1, 446000 <ferror@plt+0x42020>
  423560:	adrp	x2, 47d000 <ferror@plt+0x79020>
  423564:	add	x0, x0, #0xf7f
  423568:	add	x1, x1, #0x674
  42356c:	add	x2, x2, #0x5d8
  423570:	bl	415dcc <ferror@plt+0x11dec>
  423574:	mov	x0, x19
  423578:	ldr	x19, [sp, #16]
  42357c:	ldp	x29, x30, [sp], #32
  423580:	ret
  423584:	stp	x29, x30, [sp, #-32]!
  423588:	str	x19, [sp, #16]
  42358c:	mov	x19, x0
  423590:	mov	x29, sp
  423594:	cbz	x0, 4235b8 <ferror@plt+0x1f5d8>
  423598:	mov	x2, x1
  42359c:	cbz	x1, 4235d4 <ferror@plt+0x1f5f4>
  4235a0:	mov	x0, x19
  4235a4:	ldr	x19, [sp, #16]
  4235a8:	mov	x1, #0xffffffffffffffff    	// #-1
  4235ac:	mov	x3, #0xffffffffffffffff    	// #-1
  4235b0:	ldp	x29, x30, [sp], #32
  4235b4:	b	4236a4 <ferror@plt+0x1f6c4>
  4235b8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4235bc:	adrp	x1, 446000 <ferror@plt+0x42020>
  4235c0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4235c4:	add	x0, x0, #0xf7f
  4235c8:	add	x1, x1, #0x7aa
  4235cc:	add	x2, x2, #0x5d8
  4235d0:	b	4235ec <ferror@plt+0x1f60c>
  4235d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4235d8:	adrp	x1, 446000 <ferror@plt+0x42020>
  4235dc:	adrp	x2, 446000 <ferror@plt+0x42020>
  4235e0:	add	x0, x0, #0xf7f
  4235e4:	add	x1, x1, #0x7aa
  4235e8:	add	x2, x2, #0x721
  4235ec:	bl	415dcc <ferror@plt+0x11dec>
  4235f0:	mov	x0, x19
  4235f4:	ldr	x19, [sp, #16]
  4235f8:	ldp	x29, x30, [sp], #32
  4235fc:	ret
  423600:	stp	x29, x30, [sp, #-32]!
  423604:	stp	x20, x19, [sp, #16]
  423608:	mov	x19, x0
  42360c:	mov	x29, sp
  423610:	cbz	x0, 423678 <ferror@plt+0x1f698>
  423614:	ldr	x8, [x19, #16]
  423618:	mov	x20, x1
  42361c:	cmp	x8, x1
  423620:	b.ls	42362c <ferror@plt+0x1f64c>  // b.plast
  423624:	ldr	x0, [x19]
  423628:	b	423660 <ferror@plt+0x1f680>
  42362c:	adds	x8, x20, #0x1
  423630:	b.mi	42364c <ferror@plt+0x1f66c>  // b.first
  423634:	mov	w9, #0x1                   	// #1
  423638:	mov	x1, x9
  42363c:	cmp	x9, x8
  423640:	lsl	x9, x9, #1
  423644:	b.cc	423638 <ferror@plt+0x1f658>  // b.lo, b.ul, b.last
  423648:	b	423650 <ferror@plt+0x1f670>
  42364c:	mov	x1, #0xffffffffffffffff    	// #-1
  423650:	ldr	x0, [x19]
  423654:	str	x1, [x19, #16]
  423658:	bl	414c54 <ferror@plt+0x10c74>
  42365c:	str	x0, [x19]
  423660:	str	x20, [x19, #8]
  423664:	strb	wzr, [x0, x20]
  423668:	mov	x0, x19
  42366c:	ldp	x20, x19, [sp, #16]
  423670:	ldp	x29, x30, [sp], #32
  423674:	ret
  423678:	adrp	x0, 447000 <ferror@plt+0x43020>
  42367c:	adrp	x1, 446000 <ferror@plt+0x42020>
  423680:	adrp	x2, 47d000 <ferror@plt+0x79020>
  423684:	add	x0, x0, #0xf7f
  423688:	add	x1, x1, #0x6a1
  42368c:	add	x2, x2, #0x5d8
  423690:	bl	415dcc <ferror@plt+0x11dec>
  423694:	mov	x0, x19
  423698:	ldp	x20, x19, [sp, #16]
  42369c:	ldp	x29, x30, [sp], #32
  4236a0:	ret
  4236a4:	stp	x29, x30, [sp, #-64]!
  4236a8:	stp	x20, x19, [sp, #48]
  4236ac:	mov	x19, x0
  4236b0:	stp	x24, x23, [sp, #16]
  4236b4:	stp	x22, x21, [sp, #32]
  4236b8:	mov	x29, sp
  4236bc:	cbz	x0, 4238bc <ferror@plt+0x1f8dc>
  4236c0:	mov	x20, x3
  4236c4:	mov	x21, x2
  4236c8:	mov	x22, x1
  4236cc:	cbnz	x2, 4236d4 <ferror@plt+0x1f6f4>
  4236d0:	cbnz	x20, 4238dc <ferror@plt+0x1f8fc>
  4236d4:	cbz	x20, 4238a4 <ferror@plt+0x1f8c4>
  4236d8:	tbnz	x20, #63, 4236ec <ferror@plt+0x1f70c>
  4236dc:	ldr	x8, [x19, #8]
  4236e0:	mov	x24, x8
  4236e4:	tbz	x22, #63, 423704 <ferror@plt+0x1f724>
  4236e8:	b	423710 <ferror@plt+0x1f730>
  4236ec:	mov	x0, x21
  4236f0:	bl	403510 <strlen@plt>
  4236f4:	mov	x20, x0
  4236f8:	ldr	x8, [x19, #8]
  4236fc:	mov	x24, x8
  423700:	tbnz	x22, #63, 423710 <ferror@plt+0x1f730>
  423704:	cmp	x8, x22
  423708:	mov	x24, x22
  42370c:	b.cc	4238fc <ferror@plt+0x1f91c>  // b.lo, b.ul, b.last
  423710:	ldr	x22, [x19]
  423714:	cmp	x22, x21
  423718:	b.hi	42374c <ferror@plt+0x1f76c>  // b.pmore
  42371c:	add	x9, x22, x8
  423720:	cmp	x9, x21
  423724:	b.cc	42374c <ferror@plt+0x1f76c>  // b.lo, b.ul, b.last
  423728:	ldr	x10, [x19, #16]
  42372c:	add	x9, x8, x20
  423730:	cmp	x9, x10
  423734:	b.cs	42377c <ferror@plt+0x1f79c>  // b.hs, b.nlast
  423738:	mov	x23, x22
  42373c:	subs	x2, x8, x24
  423740:	sub	x21, x21, x22
  423744:	b.hi	4237e4 <ferror@plt+0x1f804>  // b.pmore
  423748:	b	4237f0 <ferror@plt+0x1f810>
  42374c:	ldr	x10, [x19, #16]
  423750:	add	x9, x8, x20
  423754:	cmp	x9, x10
  423758:	b.cs	42379c <ferror@plt+0x1f7bc>  // b.hs, b.nlast
  42375c:	subs	x2, x8, x24
  423760:	b.hi	42386c <ferror@plt+0x1f88c>  // b.pmore
  423764:	cmp	x20, #0x1
  423768:	b.ne	423880 <ferror@plt+0x1f8a0>  // b.any
  42376c:	ldrb	w8, [x21]
  423770:	ldr	x9, [x19]
  423774:	strb	w8, [x9, x24]
  423778:	b	423894 <ferror@plt+0x1f8b4>
  42377c:	adds	x8, x9, #0x1
  423780:	b.mi	4237bc <ferror@plt+0x1f7dc>  // b.first
  423784:	mov	w9, #0x1                   	// #1
  423788:	mov	x1, x9
  42378c:	cmp	x9, x8
  423790:	lsl	x9, x9, #1
  423794:	b.cc	423788 <ferror@plt+0x1f7a8>  // b.lo, b.ul, b.last
  423798:	b	4237c0 <ferror@plt+0x1f7e0>
  42379c:	adds	x8, x9, #0x1
  4237a0:	b.mi	423848 <ferror@plt+0x1f868>  // b.first
  4237a4:	mov	w9, #0x1                   	// #1
  4237a8:	mov	x1, x9
  4237ac:	cmp	x9, x8
  4237b0:	lsl	x9, x9, #1
  4237b4:	b.cc	4237a8 <ferror@plt+0x1f7c8>  // b.lo, b.ul, b.last
  4237b8:	b	42384c <ferror@plt+0x1f86c>
  4237bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4237c0:	mov	x0, x22
  4237c4:	str	x1, [x19, #16]
  4237c8:	bl	414c54 <ferror@plt+0x10c74>
  4237cc:	ldr	x8, [x19, #8]
  4237d0:	mov	x23, x0
  4237d4:	str	x0, [x19]
  4237d8:	subs	x2, x8, x24
  4237dc:	sub	x21, x21, x22
  4237e0:	b.ls	4237f0 <ferror@plt+0x1f810>  // b.plast
  4237e4:	add	x1, x23, x24
  4237e8:	add	x0, x1, x20
  4237ec:	bl	4034c0 <memmove@plt>
  4237f0:	subs	x8, x24, x21
  4237f4:	add	x21, x23, x21
  4237f8:	b.ls	423824 <ferror@plt+0x1f844>  // b.plast
  4237fc:	ldr	x9, [x19]
  423800:	cmp	x20, x8
  423804:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  423808:	mov	x1, x21
  42380c:	add	x0, x9, x24
  423810:	mov	x2, x22
  423814:	bl	4034a0 <memcpy@plt>
  423818:	subs	x2, x20, x22
  42381c:	b.hi	423830 <ferror@plt+0x1f850>  // b.pmore
  423820:	b	423894 <ferror@plt+0x1f8b4>
  423824:	mov	x22, xzr
  423828:	subs	x2, x20, x22
  42382c:	b.ls	423894 <ferror@plt+0x1f8b4>  // b.plast
  423830:	ldr	x8, [x19]
  423834:	add	x9, x21, x22
  423838:	add	x1, x9, x20
  42383c:	add	x8, x8, x24
  423840:	add	x0, x8, x22
  423844:	b	423890 <ferror@plt+0x1f8b0>
  423848:	mov	x1, #0xffffffffffffffff    	// #-1
  42384c:	mov	x0, x22
  423850:	str	x1, [x19, #16]
  423854:	bl	414c54 <ferror@plt+0x10c74>
  423858:	ldr	x8, [x19, #8]
  42385c:	mov	x22, x0
  423860:	str	x0, [x19]
  423864:	subs	x2, x8, x24
  423868:	b.ls	423764 <ferror@plt+0x1f784>  // b.plast
  42386c:	add	x1, x22, x24
  423870:	add	x0, x1, x20
  423874:	bl	4034c0 <memmove@plt>
  423878:	cmp	x20, #0x1
  42387c:	b.eq	42376c <ferror@plt+0x1f78c>  // b.none
  423880:	ldr	x8, [x19]
  423884:	mov	x1, x21
  423888:	mov	x2, x20
  42388c:	add	x0, x8, x24
  423890:	bl	4034a0 <memcpy@plt>
  423894:	ldp	x9, x8, [x19]
  423898:	add	x8, x8, x20
  42389c:	str	x8, [x19, #8]
  4238a0:	strb	wzr, [x9, x8]
  4238a4:	mov	x0, x19
  4238a8:	ldp	x20, x19, [sp, #48]
  4238ac:	ldp	x22, x21, [sp, #32]
  4238b0:	ldp	x24, x23, [sp, #16]
  4238b4:	ldp	x29, x30, [sp], #64
  4238b8:	ret
  4238bc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4238c0:	adrp	x1, 446000 <ferror@plt+0x42020>
  4238c4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4238c8:	add	x0, x0, #0xf7f
  4238cc:	add	x1, x1, #0x6ce
  4238d0:	add	x2, x2, #0x5d8
  4238d4:	bl	415dcc <ferror@plt+0x11dec>
  4238d8:	b	4238a4 <ferror@plt+0x1f8c4>
  4238dc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4238e0:	adrp	x1, 446000 <ferror@plt+0x42020>
  4238e4:	adrp	x2, 446000 <ferror@plt+0x42020>
  4238e8:	add	x0, x0, #0xf7f
  4238ec:	add	x1, x1, #0x6ce
  4238f0:	add	x2, x2, #0x715
  4238f4:	bl	415dcc <ferror@plt+0x11dec>
  4238f8:	b	4238a4 <ferror@plt+0x1f8c4>
  4238fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  423900:	adrp	x1, 446000 <ferror@plt+0x42020>
  423904:	adrp	x2, 446000 <ferror@plt+0x42020>
  423908:	add	x0, x0, #0xf7f
  42390c:	add	x1, x1, #0x6ce
  423910:	add	x2, x2, #0x72d
  423914:	bl	415dcc <ferror@plt+0x11dec>
  423918:	b	4238a4 <ferror@plt+0x1f8c4>
  42391c:	stp	x29, x30, [sp, #-96]!
  423920:	stp	x20, x19, [sp, #80]
  423924:	mov	x19, x0
  423928:	stp	x28, x27, [sp, #16]
  42392c:	stp	x26, x25, [sp, #32]
  423930:	stp	x24, x23, [sp, #48]
  423934:	stp	x22, x21, [sp, #64]
  423938:	mov	x29, sp
  42393c:	cbz	x0, 423c00 <ferror@plt+0x1fc20>
  423940:	mov	x22, x1
  423944:	cbz	x1, 423c20 <ferror@plt+0x1fc40>
  423948:	ldrb	w27, [x22]
  42394c:	cbz	w27, 423c40 <ferror@plt+0x1fc60>
  423950:	mov	x0, x22
  423954:	mov	w20, w3
  423958:	mov	x21, x2
  42395c:	bl	403510 <strlen@plt>
  423960:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  423964:	adrp	x9, 445000 <ferror@plt+0x41020>
  423968:	ldr	x24, [x8, #4064]
  42396c:	ldr	x25, [x9, #3512]
  423970:	adrp	x28, 446000 <ferror@plt+0x42020>
  423974:	add	x26, x22, x0
  423978:	add	x28, x28, #0x5d0
  42397c:	b	4239c0 <ferror@plt+0x1f9e0>
  423980:	mov	x1, #0xffffffffffffffff    	// #-1
  423984:	ldr	x0, [x19]
  423988:	str	x1, [x19, #16]
  42398c:	bl	414c54 <ferror@plt+0x10c74>
  423990:	ldr	x8, [x19, #8]
  423994:	str	x0, [x19]
  423998:	strb	w27, [x0, x8]
  42399c:	ldp	x9, x8, [x19]
  4239a0:	add	x8, x8, #0x1
  4239a4:	str	x8, [x19, #8]
  4239a8:	add	x8, x9, x8
  4239ac:	mov	w23, #0x1                   	// #1
  4239b0:	strb	wzr, [x8]
  4239b4:	add	x22, x22, x23
  4239b8:	ldrb	w27, [x22]
  4239bc:	cbz	w27, 423c40 <ferror@plt+0x1fc60>
  4239c0:	cbz	w20, 4239e0 <ferror@plt+0x1fa00>
  4239c4:	sxtb	w8, w27
  4239c8:	tbz	w8, #31, 4239e0 <ferror@plt+0x1fa00>
  4239cc:	sub	x1, x26, x22
  4239d0:	mov	x0, x22
  4239d4:	bl	42ce0c <ferror@plt+0x28e2c>
  4239d8:	cmn	w0, #0x3
  4239dc:	b.ls	423a6c <ferror@plt+0x1fa8c>  // b.plast
  4239e0:	and	x8, x27, #0xff
  4239e4:	ldrh	w8, [x25, x8, lsl #1]
  4239e8:	tbnz	w8, #0, 423a24 <ferror@plt+0x1fa44>
  4239ec:	and	w8, w27, #0xff
  4239f0:	sub	w9, w8, #0x2d
  4239f4:	cmp	w9, #0x2
  4239f8:	b.cc	423a24 <ferror@plt+0x1fa44>  // b.lo, b.ul, b.last
  4239fc:	cmp	w8, #0x5f
  423a00:	b.eq	423a24 <ferror@plt+0x1fa44>  // b.none
  423a04:	cmp	w8, #0x7e
  423a08:	b.eq	423a24 <ferror@plt+0x1fa44>  // b.none
  423a0c:	and	w23, w27, #0xff
  423a10:	cbz	x21, 423a98 <ferror@plt+0x1fab8>
  423a14:	mov	x0, x21
  423a18:	mov	w1, w23
  423a1c:	bl	403ca0 <strchr@plt>
  423a20:	cbz	x0, 423a98 <ferror@plt+0x1fab8>
  423a24:	ldp	x8, x10, [x19, #8]
  423a28:	add	x9, x8, #0x1
  423a2c:	cmp	x9, x10
  423a30:	b.cs	423a4c <ferror@plt+0x1fa6c>  // b.hs, b.nlast
  423a34:	ldr	x10, [x19]
  423a38:	str	x9, [x19, #8]
  423a3c:	strb	w27, [x10, x8]
  423a40:	ldp	x8, x9, [x19]
  423a44:	add	x8, x8, x9
  423a48:	b	4239ac <ferror@plt+0x1f9cc>
  423a4c:	adds	x8, x8, #0x2
  423a50:	b.mi	423980 <ferror@plt+0x1f9a0>  // b.first
  423a54:	mov	w9, #0x1                   	// #1
  423a58:	mov	x1, x9
  423a5c:	cmp	x9, x8
  423a60:	lsl	x9, x9, #1
  423a64:	b.cc	423a58 <ferror@plt+0x1fa78>  // b.lo, b.ul, b.last
  423a68:	b	423984 <ferror@plt+0x1f9a4>
  423a6c:	and	x8, x27, #0xff
  423a70:	ldrb	w23, [x24, x8]
  423a74:	mov	x1, #0xffffffffffffffff    	// #-1
  423a78:	mov	x0, x19
  423a7c:	mov	x2, x22
  423a80:	mov	x3, x23
  423a84:	bl	4236a4 <ferror@plt+0x1f6c4>
  423a88:	add	x22, x22, x23
  423a8c:	ldrb	w27, [x22]
  423a90:	cbnz	w27, 4239c0 <ferror@plt+0x1f9e0>
  423a94:	b	423c40 <ferror@plt+0x1fc60>
  423a98:	ldp	x8, x10, [x19, #8]
  423a9c:	add	x9, x8, #0x1
  423aa0:	cmp	x9, x10
  423aa4:	b.cs	423ac4 <ferror@plt+0x1fae4>  // b.hs, b.nlast
  423aa8:	ldr	x10, [x19]
  423aac:	str	x9, [x19, #8]
  423ab0:	mov	w9, #0x25                  	// #37
  423ab4:	strb	w9, [x10, x8]
  423ab8:	ldp	x8, x9, [x19]
  423abc:	add	x8, x8, x9
  423ac0:	b	423b14 <ferror@plt+0x1fb34>
  423ac4:	adds	x8, x8, #0x2
  423ac8:	b.mi	423ae4 <ferror@plt+0x1fb04>  // b.first
  423acc:	mov	w9, #0x1                   	// #1
  423ad0:	mov	x1, x9
  423ad4:	cmp	x9, x8
  423ad8:	lsl	x9, x9, #1
  423adc:	b.cc	423ad0 <ferror@plt+0x1faf0>  // b.lo, b.ul, b.last
  423ae0:	b	423ae8 <ferror@plt+0x1fb08>
  423ae4:	mov	x1, #0xffffffffffffffff    	// #-1
  423ae8:	ldr	x0, [x19]
  423aec:	str	x1, [x19, #16]
  423af0:	bl	414c54 <ferror@plt+0x10c74>
  423af4:	ldr	x8, [x19, #8]
  423af8:	mov	w9, #0x25                  	// #37
  423afc:	str	x0, [x19]
  423b00:	strb	w9, [x0, x8]
  423b04:	ldp	x9, x8, [x19]
  423b08:	add	x8, x8, #0x1
  423b0c:	str	x8, [x19, #8]
  423b10:	add	x8, x9, x8
  423b14:	strb	wzr, [x8]
  423b18:	ldp	x8, x10, [x19, #8]
  423b1c:	lsr	x9, x23, #4
  423b20:	ldrb	w27, [x28, x9]
  423b24:	add	x9, x8, #0x1
  423b28:	cmp	x9, x10
  423b2c:	b.cs	423b48 <ferror@plt+0x1fb68>  // b.hs, b.nlast
  423b30:	ldr	x10, [x19]
  423b34:	str	x9, [x19, #8]
  423b38:	strb	w27, [x10, x8]
  423b3c:	ldp	x8, x9, [x19]
  423b40:	add	x8, x8, x9
  423b44:	b	423b94 <ferror@plt+0x1fbb4>
  423b48:	adds	x8, x8, #0x2
  423b4c:	b.mi	423b68 <ferror@plt+0x1fb88>  // b.first
  423b50:	mov	w9, #0x1                   	// #1
  423b54:	mov	x1, x9
  423b58:	cmp	x9, x8
  423b5c:	lsl	x9, x9, #1
  423b60:	b.cc	423b54 <ferror@plt+0x1fb74>  // b.lo, b.ul, b.last
  423b64:	b	423b6c <ferror@plt+0x1fb8c>
  423b68:	mov	x1, #0xffffffffffffffff    	// #-1
  423b6c:	ldr	x0, [x19]
  423b70:	str	x1, [x19, #16]
  423b74:	bl	414c54 <ferror@plt+0x10c74>
  423b78:	ldr	x8, [x19, #8]
  423b7c:	str	x0, [x19]
  423b80:	strb	w27, [x0, x8]
  423b84:	ldp	x9, x8, [x19]
  423b88:	add	x8, x8, #0x1
  423b8c:	str	x8, [x19, #8]
  423b90:	add	x8, x9, x8
  423b94:	strb	wzr, [x8]
  423b98:	ldp	x8, x10, [x19, #8]
  423b9c:	and	x9, x23, #0xf
  423ba0:	ldrb	w23, [x28, x9]
  423ba4:	add	x9, x8, #0x1
  423ba8:	cmp	x9, x10
  423bac:	b.cs	423bc0 <ferror@plt+0x1fbe0>  // b.hs, b.nlast
  423bb0:	ldr	x10, [x19]
  423bb4:	str	x9, [x19, #8]
  423bb8:	strb	w23, [x10, x8]
  423bbc:	b	423a40 <ferror@plt+0x1fa60>
  423bc0:	adds	x8, x8, #0x2
  423bc4:	b.mi	423be0 <ferror@plt+0x1fc00>  // b.first
  423bc8:	mov	w9, #0x1                   	// #1
  423bcc:	mov	x1, x9
  423bd0:	cmp	x9, x8
  423bd4:	lsl	x9, x9, #1
  423bd8:	b.cc	423bcc <ferror@plt+0x1fbec>  // b.lo, b.ul, b.last
  423bdc:	b	423be4 <ferror@plt+0x1fc04>
  423be0:	mov	x1, #0xffffffffffffffff    	// #-1
  423be4:	ldr	x0, [x19]
  423be8:	str	x1, [x19, #16]
  423bec:	bl	414c54 <ferror@plt+0x10c74>
  423bf0:	ldr	x8, [x19, #8]
  423bf4:	str	x0, [x19]
  423bf8:	strb	w23, [x0, x8]
  423bfc:	b	42399c <ferror@plt+0x1f9bc>
  423c00:	adrp	x0, 447000 <ferror@plt+0x43020>
  423c04:	adrp	x1, 446000 <ferror@plt+0x42020>
  423c08:	adrp	x2, 47d000 <ferror@plt+0x79020>
  423c0c:	add	x0, x0, #0xf7f
  423c10:	add	x1, x1, #0x740
  423c14:	add	x2, x2, #0x5d8
  423c18:	bl	415dcc <ferror@plt+0x11dec>
  423c1c:	b	423c40 <ferror@plt+0x1fc60>
  423c20:	adrp	x0, 447000 <ferror@plt+0x43020>
  423c24:	adrp	x1, 446000 <ferror@plt+0x42020>
  423c28:	adrp	x2, 446000 <ferror@plt+0x42020>
  423c2c:	add	x0, x0, #0xf7f
  423c30:	add	x1, x1, #0x740
  423c34:	add	x2, x2, #0x798
  423c38:	bl	415dcc <ferror@plt+0x11dec>
  423c3c:	mov	x19, xzr
  423c40:	mov	x0, x19
  423c44:	ldp	x20, x19, [sp, #80]
  423c48:	ldp	x22, x21, [sp, #64]
  423c4c:	ldp	x24, x23, [sp, #48]
  423c50:	ldp	x26, x25, [sp, #32]
  423c54:	ldp	x28, x27, [sp, #16]
  423c58:	ldp	x29, x30, [sp], #96
  423c5c:	ret
  423c60:	stp	x29, x30, [sp, #-32]!
  423c64:	stp	x20, x19, [sp, #16]
  423c68:	mov	x19, x0
  423c6c:	mov	x29, sp
  423c70:	cbz	x0, 423cec <ferror@plt+0x1fd0c>
  423c74:	ldp	x8, x9, [x19, #8]
  423c78:	mov	w20, w1
  423c7c:	add	x10, x8, #0x1
  423c80:	cmp	x10, x9
  423c84:	b.cs	423c90 <ferror@plt+0x1fcb0>  // b.hs, b.nlast
  423c88:	ldr	x0, [x19]
  423c8c:	b	423cc8 <ferror@plt+0x1fce8>
  423c90:	adds	x8, x8, #0x2
  423c94:	b.mi	423cb0 <ferror@plt+0x1fcd0>  // b.first
  423c98:	mov	w9, #0x1                   	// #1
  423c9c:	mov	x1, x9
  423ca0:	cmp	x9, x8
  423ca4:	lsl	x9, x9, #1
  423ca8:	b.cc	423c9c <ferror@plt+0x1fcbc>  // b.lo, b.ul, b.last
  423cac:	b	423cb4 <ferror@plt+0x1fcd4>
  423cb0:	mov	x1, #0xffffffffffffffff    	// #-1
  423cb4:	ldr	x0, [x19]
  423cb8:	str	x1, [x19, #16]
  423cbc:	bl	414c54 <ferror@plt+0x10c74>
  423cc0:	ldr	x8, [x19, #8]
  423cc4:	str	x0, [x19]
  423cc8:	strb	w20, [x0, x8]
  423ccc:	ldp	x9, x8, [x19]
  423cd0:	add	x8, x8, #0x1
  423cd4:	str	x8, [x19, #8]
  423cd8:	strb	wzr, [x9, x8]
  423cdc:	mov	x0, x19
  423ce0:	ldp	x20, x19, [sp, #16]
  423ce4:	ldp	x29, x30, [sp], #32
  423ce8:	ret
  423cec:	adrp	x0, 447000 <ferror@plt+0x43020>
  423cf0:	adrp	x1, 446000 <ferror@plt+0x42020>
  423cf4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  423cf8:	add	x0, x0, #0xf7f
  423cfc:	add	x1, x1, #0x81c
  423d00:	add	x2, x2, #0x5d8
  423d04:	bl	415dcc <ferror@plt+0x11dec>
  423d08:	mov	x0, x19
  423d0c:	ldp	x20, x19, [sp, #16]
  423d10:	ldp	x29, x30, [sp], #32
  423d14:	ret
  423d18:	stp	x29, x30, [sp, #-48]!
  423d1c:	stp	x20, x19, [sp, #32]
  423d20:	mov	x19, x0
  423d24:	str	x21, [sp, #16]
  423d28:	mov	x29, sp
  423d2c:	cbz	x0, 423dd4 <ferror@plt+0x1fdf4>
  423d30:	ldp	x8, x9, [x19, #8]
  423d34:	mov	w20, w2
  423d38:	mov	x21, x1
  423d3c:	add	x10, x8, #0x1
  423d40:	cmp	x10, x9
  423d44:	b.cc	423d80 <ferror@plt+0x1fda0>  // b.lo, b.ul, b.last
  423d48:	adds	x8, x8, #0x2
  423d4c:	b.mi	423d68 <ferror@plt+0x1fd88>  // b.first
  423d50:	mov	w9, #0x1                   	// #1
  423d54:	mov	x1, x9
  423d58:	cmp	x9, x8
  423d5c:	lsl	x9, x9, #1
  423d60:	b.cc	423d54 <ferror@plt+0x1fd74>  // b.lo, b.ul, b.last
  423d64:	b	423d6c <ferror@plt+0x1fd8c>
  423d68:	mov	x1, #0xffffffffffffffff    	// #-1
  423d6c:	ldr	x0, [x19]
  423d70:	str	x1, [x19, #16]
  423d74:	bl	414c54 <ferror@plt+0x10c74>
  423d78:	ldr	x8, [x19, #8]
  423d7c:	str	x0, [x19]
  423d80:	tbnz	x21, #63, 423da4 <ferror@plt+0x1fdc4>
  423d84:	subs	x2, x8, x21
  423d88:	b.cc	423df4 <ferror@plt+0x1fe14>  // b.lo, b.ul, b.last
  423d8c:	b.ls	423da8 <ferror@plt+0x1fdc8>  // b.plast
  423d90:	ldr	x8, [x19]
  423d94:	add	x1, x8, x21
  423d98:	add	x0, x1, #0x1
  423d9c:	bl	4034c0 <memmove@plt>
  423da0:	b	423da8 <ferror@plt+0x1fdc8>
  423da4:	mov	x21, x8
  423da8:	ldr	x8, [x19]
  423dac:	strb	w20, [x8, x21]
  423db0:	ldp	x9, x8, [x19]
  423db4:	add	x8, x8, #0x1
  423db8:	str	x8, [x19, #8]
  423dbc:	strb	wzr, [x9, x8]
  423dc0:	mov	x0, x19
  423dc4:	ldp	x20, x19, [sp, #32]
  423dc8:	ldr	x21, [sp, #16]
  423dcc:	ldp	x29, x30, [sp], #48
  423dd0:	ret
  423dd4:	adrp	x0, 447000 <ferror@plt+0x43020>
  423dd8:	adrp	x1, 446000 <ferror@plt+0x42020>
  423ddc:	adrp	x2, 47d000 <ferror@plt+0x79020>
  423de0:	add	x0, x0, #0xf7f
  423de4:	add	x1, x1, #0x993
  423de8:	add	x2, x2, #0x5d8
  423dec:	bl	415dcc <ferror@plt+0x11dec>
  423df0:	b	423dc0 <ferror@plt+0x1fde0>
  423df4:	adrp	x0, 447000 <ferror@plt+0x43020>
  423df8:	adrp	x1, 446000 <ferror@plt+0x42020>
  423dfc:	adrp	x2, 446000 <ferror@plt+0x42020>
  423e00:	add	x0, x0, #0xf7f
  423e04:	add	x1, x1, #0x993
  423e08:	add	x2, x2, #0x72d
  423e0c:	bl	415dcc <ferror@plt+0x11dec>
  423e10:	b	423dc0 <ferror@plt+0x1fde0>
  423e14:	cbz	x0, 423e24 <ferror@plt+0x1fe44>
  423e18:	mov	w2, w1
  423e1c:	mov	x1, #0xffffffffffffffff    	// #-1
  423e20:	b	423e54 <ferror@plt+0x1fe74>
  423e24:	stp	x29, x30, [sp, #-16]!
  423e28:	adrp	x0, 447000 <ferror@plt+0x43020>
  423e2c:	adrp	x1, 446000 <ferror@plt+0x42020>
  423e30:	adrp	x2, 47d000 <ferror@plt+0x79020>
  423e34:	add	x0, x0, #0xf7f
  423e38:	add	x1, x1, #0x849
  423e3c:	add	x2, x2, #0x5d8
  423e40:	mov	x29, sp
  423e44:	bl	415dcc <ferror@plt+0x11dec>
  423e48:	mov	x0, xzr
  423e4c:	ldp	x29, x30, [sp], #16
  423e50:	ret
  423e54:	stp	x29, x30, [sp, #-64]!
  423e58:	stp	x20, x19, [sp, #48]
  423e5c:	mov	x19, x0
  423e60:	str	x23, [sp, #16]
  423e64:	stp	x22, x21, [sp, #32]
  423e68:	mov	x29, sp
  423e6c:	cbz	x0, 423fc8 <ferror@plt+0x1ffe8>
  423e70:	mov	w20, w2
  423e74:	mov	x21, x1
  423e78:	cmp	w2, #0x80
  423e7c:	b.cs	423e8c <ferror@plt+0x1feac>  // b.hs, b.nlast
  423e80:	mov	w22, wzr
  423e84:	mov	w8, #0x1                   	// #1
  423e88:	b	423ee4 <ferror@plt+0x1ff04>
  423e8c:	cmp	w20, #0x800
  423e90:	b.cs	423ea0 <ferror@plt+0x1fec0>  // b.hs, b.nlast
  423e94:	mov	w22, #0xc0                  	// #192
  423e98:	mov	w8, #0x2                   	// #2
  423e9c:	b	423ee4 <ferror@plt+0x1ff04>
  423ea0:	cmp	w20, #0x10, lsl #12
  423ea4:	b.cs	423eb4 <ferror@plt+0x1fed4>  // b.hs, b.nlast
  423ea8:	mov	w22, #0xe0                  	// #224
  423eac:	mov	w8, #0x3                   	// #3
  423eb0:	b	423ee4 <ferror@plt+0x1ff04>
  423eb4:	cmp	w20, #0x200, lsl #12
  423eb8:	b.cs	423ec8 <ferror@plt+0x1fee8>  // b.hs, b.nlast
  423ebc:	mov	w22, #0xf0                  	// #240
  423ec0:	mov	w8, #0x4                   	// #4
  423ec4:	b	423ee4 <ferror@plt+0x1ff04>
  423ec8:	lsr	w8, w20, #26
  423ecc:	mov	w9, #0x5                   	// #5
  423ed0:	mov	w10, #0xfc                  	// #252
  423ed4:	mov	w11, #0xf8                  	// #248
  423ed8:	cmp	w8, #0x0
  423edc:	cinc	w8, w9, ne  // ne = any
  423ee0:	csel	w22, w11, w10, eq  // eq = none
  423ee4:	ldp	x9, x10, [x19, #8]
  423ee8:	mov	w23, w8
  423eec:	add	x8, x9, x23
  423ef0:	cmp	x8, x10
  423ef4:	b.cc	423f30 <ferror@plt+0x1ff50>  // b.lo, b.ul, b.last
  423ef8:	adds	x8, x8, #0x1
  423efc:	b.mi	423f18 <ferror@plt+0x1ff38>  // b.first
  423f00:	mov	w9, #0x1                   	// #1
  423f04:	mov	x1, x9
  423f08:	cmp	x9, x8
  423f0c:	lsl	x9, x9, #1
  423f10:	b.cc	423f04 <ferror@plt+0x1ff24>  // b.lo, b.ul, b.last
  423f14:	b	423f1c <ferror@plt+0x1ff3c>
  423f18:	mov	x1, #0xffffffffffffffff    	// #-1
  423f1c:	ldr	x0, [x19]
  423f20:	str	x1, [x19, #16]
  423f24:	bl	414c54 <ferror@plt+0x10c74>
  423f28:	ldr	x9, [x19, #8]
  423f2c:	str	x0, [x19]
  423f30:	tbnz	x21, #63, 423f60 <ferror@plt+0x1ff80>
  423f34:	subs	x2, x9, x21
  423f38:	b.cc	423fe8 <ferror@plt+0x20008>  // b.lo, b.ul, b.last
  423f3c:	b.ls	423f50 <ferror@plt+0x1ff70>  // b.plast
  423f40:	ldr	x8, [x19]
  423f44:	add	x1, x8, x21
  423f48:	add	x0, x1, x23
  423f4c:	bl	4034c0 <memmove@plt>
  423f50:	ldr	x8, [x19]
  423f54:	cmp	w23, #0x2
  423f58:	b.cs	423f70 <ferror@plt+0x1ff90>  // b.hs, b.nlast
  423f5c:	b	423f98 <ferror@plt+0x1ffb8>
  423f60:	mov	x21, x9
  423f64:	ldr	x8, [x19]
  423f68:	cmp	w23, #0x2
  423f6c:	b.cc	423f98 <ferror@plt+0x1ffb8>  // b.lo, b.ul, b.last
  423f70:	add	x9, x21, x8
  423f74:	sub	x9, x9, #0x1
  423f78:	mov	x10, x23
  423f7c:	mov	w11, #0x80                  	// #128
  423f80:	bfxil	w11, w20, #0, #6
  423f84:	cmp	x10, #0x2
  423f88:	strb	w11, [x9, x10]
  423f8c:	sub	x10, x10, #0x1
  423f90:	lsr	w20, w20, #6
  423f94:	b.gt	423f7c <ferror@plt+0x1ff9c>
  423f98:	orr	w9, w20, w22
  423f9c:	strb	w9, [x8, x21]
  423fa0:	ldp	x9, x8, [x19]
  423fa4:	add	x8, x8, x23
  423fa8:	str	x8, [x19, #8]
  423fac:	strb	wzr, [x9, x8]
  423fb0:	mov	x0, x19
  423fb4:	ldp	x20, x19, [sp, #48]
  423fb8:	ldp	x22, x21, [sp, #32]
  423fbc:	ldr	x23, [sp, #16]
  423fc0:	ldp	x29, x30, [sp], #64
  423fc4:	ret
  423fc8:	adrp	x0, 447000 <ferror@plt+0x43020>
  423fcc:	adrp	x1, 446000 <ferror@plt+0x42020>
  423fd0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  423fd4:	add	x0, x0, #0xf7f
  423fd8:	add	x1, x1, #0x9c8
  423fdc:	add	x2, x2, #0x5d8
  423fe0:	bl	415dcc <ferror@plt+0x11dec>
  423fe4:	b	423fb0 <ferror@plt+0x1ffd0>
  423fe8:	adrp	x0, 447000 <ferror@plt+0x43020>
  423fec:	adrp	x1, 446000 <ferror@plt+0x42020>
  423ff0:	adrp	x2, 446000 <ferror@plt+0x42020>
  423ff4:	add	x0, x0, #0xf7f
  423ff8:	add	x1, x1, #0x9c8
  423ffc:	add	x2, x2, #0x72d
  424000:	bl	415dcc <ferror@plt+0x11dec>
  424004:	b	423fb0 <ferror@plt+0x1ffd0>
  424008:	stp	x29, x30, [sp, #-32]!
  42400c:	str	x19, [sp, #16]
  424010:	mov	x19, x0
  424014:	mov	x29, sp
  424018:	cbz	x0, 42403c <ferror@plt+0x2005c>
  42401c:	mov	x2, x1
  424020:	cbz	x1, 424058 <ferror@plt+0x20078>
  424024:	mov	x0, x19
  424028:	ldr	x19, [sp, #16]
  42402c:	mov	x3, #0xffffffffffffffff    	// #-1
  424030:	mov	x1, xzr
  424034:	ldp	x29, x30, [sp], #32
  424038:	b	4236a4 <ferror@plt+0x1f6c4>
  42403c:	adrp	x0, 447000 <ferror@plt+0x43020>
  424040:	adrp	x1, 446000 <ferror@plt+0x42020>
  424044:	adrp	x2, 47d000 <ferror@plt+0x79020>
  424048:	add	x0, x0, #0xf7f
  42404c:	add	x1, x1, #0x87f
  424050:	add	x2, x2, #0x5d8
  424054:	b	424070 <ferror@plt+0x20090>
  424058:	adrp	x0, 447000 <ferror@plt+0x43020>
  42405c:	adrp	x1, 446000 <ferror@plt+0x42020>
  424060:	adrp	x2, 446000 <ferror@plt+0x42020>
  424064:	add	x0, x0, #0xf7f
  424068:	add	x1, x1, #0x87f
  42406c:	add	x2, x2, #0x721
  424070:	bl	415dcc <ferror@plt+0x11dec>
  424074:	mov	x0, x19
  424078:	ldr	x19, [sp, #16]
  42407c:	ldp	x29, x30, [sp], #32
  424080:	ret
  424084:	stp	x29, x30, [sp, #-32]!
  424088:	str	x19, [sp, #16]
  42408c:	mov	x19, x0
  424090:	mov	x29, sp
  424094:	cbz	x0, 4240b8 <ferror@plt+0x200d8>
  424098:	mov	x3, x2
  42409c:	mov	x2, x1
  4240a0:	cbz	x1, 4240d4 <ferror@plt+0x200f4>
  4240a4:	mov	x0, x19
  4240a8:	ldr	x19, [sp, #16]
  4240ac:	mov	x1, xzr
  4240b0:	ldp	x29, x30, [sp], #32
  4240b4:	b	4236a4 <ferror@plt+0x1f6c4>
  4240b8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4240bc:	adrp	x1, 446000 <ferror@plt+0x42020>
  4240c0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4240c4:	add	x0, x0, #0xf7f
  4240c8:	add	x1, x1, #0x8b3
  4240cc:	add	x2, x2, #0x5d8
  4240d0:	b	4240ec <ferror@plt+0x2010c>
  4240d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4240d8:	adrp	x1, 446000 <ferror@plt+0x42020>
  4240dc:	adrp	x2, 446000 <ferror@plt+0x42020>
  4240e0:	add	x0, x0, #0xf7f
  4240e4:	add	x1, x1, #0x8b3
  4240e8:	add	x2, x2, #0x721
  4240ec:	bl	415dcc <ferror@plt+0x11dec>
  4240f0:	mov	x0, x19
  4240f4:	ldr	x19, [sp, #16]
  4240f8:	ldp	x29, x30, [sp], #32
  4240fc:	ret
  424100:	stp	x29, x30, [sp, #-32]!
  424104:	stp	x20, x19, [sp, #16]
  424108:	mov	x19, x0
  42410c:	mov	x29, sp
  424110:	cbz	x0, 424198 <ferror@plt+0x201b8>
  424114:	ldp	x2, x8, [x19, #8]
  424118:	mov	w20, w1
  42411c:	add	x9, x2, #0x1
  424120:	cmp	x9, x8
  424124:	b.cc	424160 <ferror@plt+0x20180>  // b.lo, b.ul, b.last
  424128:	adds	x8, x2, #0x2
  42412c:	b.mi	424148 <ferror@plt+0x20168>  // b.first
  424130:	mov	w9, #0x1                   	// #1
  424134:	mov	x1, x9
  424138:	cmp	x9, x8
  42413c:	lsl	x9, x9, #1
  424140:	b.cc	424134 <ferror@plt+0x20154>  // b.lo, b.ul, b.last
  424144:	b	42414c <ferror@plt+0x2016c>
  424148:	mov	x1, #0xffffffffffffffff    	// #-1
  42414c:	ldr	x0, [x19]
  424150:	str	x1, [x19, #16]
  424154:	bl	414c54 <ferror@plt+0x10c74>
  424158:	ldr	x2, [x19, #8]
  42415c:	str	x0, [x19]
  424160:	cbz	x2, 424170 <ferror@plt+0x20190>
  424164:	ldr	x1, [x19]
  424168:	add	x0, x1, #0x1
  42416c:	bl	4034c0 <memmove@plt>
  424170:	ldr	x8, [x19]
  424174:	strb	w20, [x8]
  424178:	ldp	x9, x8, [x19]
  42417c:	add	x8, x8, #0x1
  424180:	str	x8, [x19, #8]
  424184:	strb	wzr, [x9, x8]
  424188:	mov	x0, x19
  42418c:	ldp	x20, x19, [sp, #16]
  424190:	ldp	x29, x30, [sp], #32
  424194:	ret
  424198:	adrp	x0, 447000 <ferror@plt+0x43020>
  42419c:	adrp	x1, 446000 <ferror@plt+0x42020>
  4241a0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4241a4:	add	x0, x0, #0xf7f
  4241a8:	add	x1, x1, #0x8f3
  4241ac:	add	x2, x2, #0x5d8
  4241b0:	bl	415dcc <ferror@plt+0x11dec>
  4241b4:	mov	x0, x19
  4241b8:	ldp	x20, x19, [sp, #16]
  4241bc:	ldp	x29, x30, [sp], #32
  4241c0:	ret
  4241c4:	cbz	x0, 4241d4 <ferror@plt+0x201f4>
  4241c8:	mov	w2, w1
  4241cc:	mov	x1, xzr
  4241d0:	b	423e54 <ferror@plt+0x1fe74>
  4241d4:	stp	x29, x30, [sp, #-16]!
  4241d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4241dc:	adrp	x1, 446000 <ferror@plt+0x42020>
  4241e0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4241e4:	add	x0, x0, #0xf7f
  4241e8:	add	x1, x1, #0x921
  4241ec:	add	x2, x2, #0x5d8
  4241f0:	mov	x29, sp
  4241f4:	bl	415dcc <ferror@plt+0x11dec>
  4241f8:	mov	x0, xzr
  4241fc:	ldp	x29, x30, [sp], #16
  424200:	ret
  424204:	stp	x29, x30, [sp, #-32]!
  424208:	str	x19, [sp, #16]
  42420c:	mov	x19, x0
  424210:	mov	x29, sp
  424214:	cbz	x0, 424240 <ferror@plt+0x20260>
  424218:	cbz	x2, 42425c <ferror@plt+0x2027c>
  42421c:	tbnz	x1, #63, 42422c <ferror@plt+0x2024c>
  424220:	ldr	x8, [x19, #8]
  424224:	cmp	x8, x1
  424228:	b.cc	424278 <ferror@plt+0x20298>  // b.lo, b.ul, b.last
  42422c:	mov	x0, x19
  424230:	ldr	x19, [sp, #16]
  424234:	mov	x3, #0xffffffffffffffff    	// #-1
  424238:	ldp	x29, x30, [sp], #32
  42423c:	b	4236a4 <ferror@plt+0x1f6c4>
  424240:	adrp	x0, 447000 <ferror@plt+0x43020>
  424244:	adrp	x1, 446000 <ferror@plt+0x42020>
  424248:	adrp	x2, 47d000 <ferror@plt+0x79020>
  42424c:	add	x0, x0, #0xf7f
  424250:	add	x1, x1, #0x958
  424254:	add	x2, x2, #0x5d8
  424258:	b	424290 <ferror@plt+0x202b0>
  42425c:	adrp	x0, 447000 <ferror@plt+0x43020>
  424260:	adrp	x1, 446000 <ferror@plt+0x42020>
  424264:	adrp	x2, 446000 <ferror@plt+0x42020>
  424268:	add	x0, x0, #0xf7f
  42426c:	add	x1, x1, #0x958
  424270:	add	x2, x2, #0x721
  424274:	b	424290 <ferror@plt+0x202b0>
  424278:	adrp	x0, 447000 <ferror@plt+0x43020>
  42427c:	adrp	x1, 446000 <ferror@plt+0x42020>
  424280:	adrp	x2, 446000 <ferror@plt+0x42020>
  424284:	add	x0, x0, #0xf7f
  424288:	add	x1, x1, #0x958
  42428c:	add	x2, x2, #0x72d
  424290:	bl	415dcc <ferror@plt+0x11dec>
  424294:	mov	x0, x19
  424298:	ldr	x19, [sp, #16]
  42429c:	ldp	x29, x30, [sp], #32
  4242a0:	ret
  4242a4:	stp	x29, x30, [sp, #-48]!
  4242a8:	stp	x20, x19, [sp, #32]
  4242ac:	mov	x19, x0
  4242b0:	str	x21, [sp, #16]
  4242b4:	mov	x29, sp
  4242b8:	cbz	x2, 4242ec <ferror@plt+0x2030c>
  4242bc:	mov	x0, x2
  4242c0:	mov	x20, x2
  4242c4:	mov	x21, x1
  4242c8:	bl	403510 <strlen@plt>
  4242cc:	mov	x3, x0
  4242d0:	mov	x0, x19
  4242d4:	mov	x1, x21
  4242d8:	mov	x2, x20
  4242dc:	ldp	x20, x19, [sp, #32]
  4242e0:	ldr	x21, [sp, #16]
  4242e4:	ldp	x29, x30, [sp], #48
  4242e8:	b	42431c <ferror@plt+0x2033c>
  4242ec:	adrp	x0, 447000 <ferror@plt+0x43020>
  4242f0:	adrp	x1, 446000 <ferror@plt+0x42020>
  4242f4:	adrp	x2, 446000 <ferror@plt+0x42020>
  4242f8:	add	x0, x0, #0xf7f
  4242fc:	add	x1, x1, #0xa06
  424300:	add	x2, x2, #0x721
  424304:	bl	415dcc <ferror@plt+0x11dec>
  424308:	mov	x0, x19
  42430c:	ldp	x20, x19, [sp, #32]
  424310:	ldr	x21, [sp, #16]
  424314:	ldp	x29, x30, [sp], #48
  424318:	ret
  42431c:	stp	x29, x30, [sp, #-64]!
  424320:	stp	x20, x19, [sp, #48]
  424324:	mov	x19, x0
  424328:	stp	x24, x23, [sp, #16]
  42432c:	stp	x22, x21, [sp, #32]
  424330:	mov	x29, sp
  424334:	cbz	x0, 424408 <ferror@plt+0x20428>
  424338:	mov	x21, x3
  42433c:	cbz	x3, 4243f0 <ferror@plt+0x20410>
  424340:	mov	x20, x2
  424344:	cbz	x2, 424428 <ferror@plt+0x20448>
  424348:	ldr	x24, [x19, #8]
  42434c:	mov	x22, x1
  424350:	cmp	x24, x1
  424354:	b.cc	424448 <ferror@plt+0x20468>  // b.lo, b.ul, b.last
  424358:	tbnz	x21, #63, 42436c <ferror@plt+0x2038c>
  42435c:	add	x23, x21, x22
  424360:	cmp	x23, x24
  424364:	b.hi	424384 <ferror@plt+0x203a4>  // b.pmore
  424368:	b	4243c4 <ferror@plt+0x203e4>
  42436c:	mov	x0, x20
  424370:	bl	403510 <strlen@plt>
  424374:	mov	x21, x0
  424378:	add	x23, x21, x22
  42437c:	cmp	x23, x24
  424380:	b.ls	4243c4 <ferror@plt+0x203e4>  // b.plast
  424384:	ldr	x8, [x19, #16]
  424388:	cmp	x23, x8
  42438c:	b.cc	4243c4 <ferror@plt+0x203e4>  // b.lo, b.ul, b.last
  424390:	adds	x8, x23, #0x1
  424394:	b.mi	4243b0 <ferror@plt+0x203d0>  // b.first
  424398:	mov	w9, #0x1                   	// #1
  42439c:	mov	x1, x9
  4243a0:	cmp	x9, x8
  4243a4:	lsl	x9, x9, #1
  4243a8:	b.cc	42439c <ferror@plt+0x203bc>  // b.lo, b.ul, b.last
  4243ac:	b	4243b4 <ferror@plt+0x203d4>
  4243b0:	mov	x1, #0xffffffffffffffff    	// #-1
  4243b4:	ldr	x0, [x19]
  4243b8:	str	x1, [x19, #16]
  4243bc:	bl	414c54 <ferror@plt+0x10c74>
  4243c0:	str	x0, [x19]
  4243c4:	ldr	x8, [x19]
  4243c8:	mov	x1, x20
  4243cc:	mov	x2, x21
  4243d0:	add	x0, x8, x22
  4243d4:	bl	4034a0 <memcpy@plt>
  4243d8:	ldr	x8, [x19, #8]
  4243dc:	cmp	x23, x8
  4243e0:	b.ls	4243f0 <ferror@plt+0x20410>  // b.plast
  4243e4:	ldr	x8, [x19]
  4243e8:	strb	wzr, [x8, x23]
  4243ec:	str	x23, [x19, #8]
  4243f0:	mov	x0, x19
  4243f4:	ldp	x20, x19, [sp, #48]
  4243f8:	ldp	x22, x21, [sp, #32]
  4243fc:	ldp	x24, x23, [sp, #16]
  424400:	ldp	x29, x30, [sp], #64
  424404:	ret
  424408:	adrp	x0, 447000 <ferror@plt+0x43020>
  42440c:	adrp	x1, 446000 <ferror@plt+0x42020>
  424410:	adrp	x2, 47d000 <ferror@plt+0x79020>
  424414:	add	x0, x0, #0xf7f
  424418:	add	x1, x1, #0xa43
  42441c:	add	x2, x2, #0x5d8
  424420:	bl	415dcc <ferror@plt+0x11dec>
  424424:	b	4243f0 <ferror@plt+0x20410>
  424428:	adrp	x0, 447000 <ferror@plt+0x43020>
  42442c:	adrp	x1, 446000 <ferror@plt+0x42020>
  424430:	adrp	x2, 446000 <ferror@plt+0x42020>
  424434:	add	x0, x0, #0xf7f
  424438:	add	x1, x1, #0xa43
  42443c:	add	x2, x2, #0x721
  424440:	bl	415dcc <ferror@plt+0x11dec>
  424444:	b	4243f0 <ferror@plt+0x20410>
  424448:	adrp	x0, 447000 <ferror@plt+0x43020>
  42444c:	adrp	x1, 446000 <ferror@plt+0x42020>
  424450:	adrp	x2, 446000 <ferror@plt+0x42020>
  424454:	add	x0, x0, #0xf7f
  424458:	add	x1, x1, #0xa43
  42445c:	add	x2, x2, #0x72d
  424460:	bl	415dcc <ferror@plt+0x11dec>
  424464:	b	4243f0 <ferror@plt+0x20410>
  424468:	stp	x29, x30, [sp, #-32]!
  42446c:	stp	x20, x19, [sp, #16]
  424470:	mov	x19, x0
  424474:	mov	x29, sp
  424478:	cbz	x0, 4244e0 <ferror@plt+0x20500>
  42447c:	tbnz	x1, #63, 4244fc <ferror@plt+0x2051c>
  424480:	ldr	x8, [x19, #8]
  424484:	subs	x9, x8, x1
  424488:	b.cc	424518 <ferror@plt+0x20538>  // b.lo, b.ul, b.last
  42448c:	mov	x20, x2
  424490:	tbnz	x2, #63, 4244bc <ferror@plt+0x204dc>
  424494:	add	x9, x20, x1
  424498:	subs	x2, x8, x9
  42449c:	b.cc	424534 <ferror@plt+0x20554>  // b.lo, b.ul, b.last
  4244a0:	b.ls	4244c0 <ferror@plt+0x204e0>  // b.plast
  4244a4:	ldr	x8, [x19]
  4244a8:	add	x0, x8, x1
  4244ac:	add	x1, x0, x20
  4244b0:	bl	4034c0 <memmove@plt>
  4244b4:	ldr	x8, [x19, #8]
  4244b8:	b	4244c0 <ferror@plt+0x204e0>
  4244bc:	mov	x20, x9
  4244c0:	ldr	x9, [x19]
  4244c4:	sub	x8, x8, x20
  4244c8:	str	x8, [x19, #8]
  4244cc:	strb	wzr, [x9, x8]
  4244d0:	mov	x0, x19
  4244d4:	ldp	x20, x19, [sp, #16]
  4244d8:	ldp	x29, x30, [sp], #32
  4244dc:	ret
  4244e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4244e4:	adrp	x1, 446000 <ferror@plt+0x42020>
  4244e8:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4244ec:	add	x0, x0, #0xf7f
  4244f0:	add	x1, x1, #0xa8c
  4244f4:	add	x2, x2, #0x5d8
  4244f8:	b	42454c <ferror@plt+0x2056c>
  4244fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  424500:	adrp	x1, 446000 <ferror@plt+0x42020>
  424504:	adrp	x2, 446000 <ferror@plt+0x42020>
  424508:	add	x0, x0, #0xf7f
  42450c:	add	x1, x1, #0xa8c
  424510:	add	x2, x2, #0xabf
  424514:	b	42454c <ferror@plt+0x2056c>
  424518:	adrp	x0, 447000 <ferror@plt+0x43020>
  42451c:	adrp	x1, 446000 <ferror@plt+0x42020>
  424520:	adrp	x2, 446000 <ferror@plt+0x42020>
  424524:	add	x0, x0, #0xf7f
  424528:	add	x1, x1, #0xa8c
  42452c:	add	x2, x2, #0x72d
  424530:	b	42454c <ferror@plt+0x2056c>
  424534:	adrp	x0, 447000 <ferror@plt+0x43020>
  424538:	adrp	x1, 446000 <ferror@plt+0x42020>
  42453c:	adrp	x2, 446000 <ferror@plt+0x42020>
  424540:	add	x0, x0, #0xf7f
  424544:	add	x1, x1, #0xa8c
  424548:	add	x2, x2, #0xac8
  42454c:	bl	415dcc <ferror@plt+0x11dec>
  424550:	mov	x0, x19
  424554:	ldp	x20, x19, [sp, #16]
  424558:	ldp	x29, x30, [sp], #32
  42455c:	ret
  424560:	stp	x29, x30, [sp, #-48]!
  424564:	stp	x20, x19, [sp, #32]
  424568:	mov	x19, x0
  42456c:	str	x21, [sp, #16]
  424570:	mov	x29, sp
  424574:	cbz	x0, 4245ac <ferror@plt+0x205cc>
  424578:	ldr	w20, [x19, #8]
  42457c:	cbz	w20, 424598 <ferror@plt+0x205b8>
  424580:	ldr	x21, [x19]
  424584:	ldrb	w0, [x21]
  424588:	bl	42160c <ferror@plt+0x1d62c>
  42458c:	subs	w20, w20, #0x1
  424590:	strb	w0, [x21], #1
  424594:	b.ne	424584 <ferror@plt+0x205a4>  // b.any
  424598:	mov	x0, x19
  42459c:	ldp	x20, x19, [sp, #32]
  4245a0:	ldr	x21, [sp, #16]
  4245a4:	ldp	x29, x30, [sp], #48
  4245a8:	ret
  4245ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  4245b0:	adrp	x1, 446000 <ferror@plt+0x42020>
  4245b4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4245b8:	add	x0, x0, #0xf7f
  4245bc:	add	x1, x1, #0xae1
  4245c0:	add	x2, x2, #0x5d8
  4245c4:	bl	415dcc <ferror@plt+0x11dec>
  4245c8:	b	424598 <ferror@plt+0x205b8>
  4245cc:	stp	x29, x30, [sp, #-48]!
  4245d0:	stp	x20, x19, [sp, #32]
  4245d4:	mov	x19, x0
  4245d8:	str	x21, [sp, #16]
  4245dc:	mov	x29, sp
  4245e0:	cbz	x0, 424618 <ferror@plt+0x20638>
  4245e4:	ldr	w20, [x19, #8]
  4245e8:	cbz	w20, 424604 <ferror@plt+0x20624>
  4245ec:	ldr	x21, [x19]
  4245f0:	ldrb	w0, [x21]
  4245f4:	bl	4216dc <ferror@plt+0x1d6fc>
  4245f8:	subs	w20, w20, #0x1
  4245fc:	strb	w0, [x21], #1
  424600:	b.ne	4245f0 <ferror@plt+0x20610>  // b.any
  424604:	mov	x0, x19
  424608:	ldp	x20, x19, [sp, #32]
  42460c:	ldr	x21, [sp, #16]
  424610:	ldp	x29, x30, [sp], #48
  424614:	ret
  424618:	adrp	x0, 447000 <ferror@plt+0x43020>
  42461c:	adrp	x1, 446000 <ferror@plt+0x42020>
  424620:	adrp	x2, 47d000 <ferror@plt+0x79020>
  424624:	add	x0, x0, #0xf7f
  424628:	add	x1, x1, #0xb09
  42462c:	add	x2, x2, #0x5d8
  424630:	bl	415dcc <ferror@plt+0x11dec>
  424634:	b	424604 <ferror@plt+0x20624>
  424638:	stp	x29, x30, [sp, #-64]!
  42463c:	stp	x20, x19, [sp, #48]
  424640:	mov	x19, x0
  424644:	str	x23, [sp, #16]
  424648:	stp	x22, x21, [sp, #32]
  42464c:	mov	x29, sp
  424650:	cbz	x0, 42469c <ferror@plt+0x206bc>
  424654:	ldr	x21, [x19, #8]
  424658:	cbz	x21, 4246b8 <ferror@plt+0x206d8>
  42465c:	ldr	x22, [x19]
  424660:	bl	403b60 <__ctype_b_loc@plt>
  424664:	mov	x20, x0
  424668:	b	424678 <ferror@plt+0x20698>
  42466c:	subs	x21, x21, #0x1
  424670:	add	x22, x22, #0x1
  424674:	b.eq	4246b8 <ferror@plt+0x206d8>  // b.none
  424678:	ldr	x8, [x20]
  42467c:	ldrb	w23, [x22]
  424680:	ldrh	w8, [x8, x23, lsl #1]
  424684:	tbz	w8, #8, 42466c <ferror@plt+0x2068c>
  424688:	bl	403750 <__ctype_tolower_loc@plt>
  42468c:	ldr	x8, [x0]
  424690:	ldr	w8, [x8, x23, lsl #2]
  424694:	strb	w8, [x22]
  424698:	b	42466c <ferror@plt+0x2068c>
  42469c:	adrp	x0, 447000 <ferror@plt+0x43020>
  4246a0:	adrp	x1, 446000 <ferror@plt+0x42020>
  4246a4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4246a8:	add	x0, x0, #0xf7f
  4246ac:	add	x1, x1, #0xb2f
  4246b0:	add	x2, x2, #0x5d8
  4246b4:	bl	415dcc <ferror@plt+0x11dec>
  4246b8:	mov	x0, x19
  4246bc:	ldp	x20, x19, [sp, #48]
  4246c0:	ldp	x22, x21, [sp, #32]
  4246c4:	ldr	x23, [sp, #16]
  4246c8:	ldp	x29, x30, [sp], #64
  4246cc:	ret
  4246d0:	stp	x29, x30, [sp, #-64]!
  4246d4:	stp	x20, x19, [sp, #48]
  4246d8:	mov	x19, x0
  4246dc:	str	x23, [sp, #16]
  4246e0:	stp	x22, x21, [sp, #32]
  4246e4:	mov	x29, sp
  4246e8:	cbz	x0, 424734 <ferror@plt+0x20754>
  4246ec:	ldr	x21, [x19, #8]
  4246f0:	cbz	x21, 424750 <ferror@plt+0x20770>
  4246f4:	ldr	x22, [x19]
  4246f8:	bl	403b60 <__ctype_b_loc@plt>
  4246fc:	mov	x20, x0
  424700:	b	424710 <ferror@plt+0x20730>
  424704:	subs	x21, x21, #0x1
  424708:	add	x22, x22, #0x1
  42470c:	b.eq	424750 <ferror@plt+0x20770>  // b.none
  424710:	ldr	x8, [x20]
  424714:	ldrb	w23, [x22]
  424718:	ldrh	w8, [x8, x23, lsl #1]
  42471c:	tbz	w8, #9, 424704 <ferror@plt+0x20724>
  424720:	bl	4039d0 <__ctype_toupper_loc@plt>
  424724:	ldr	x8, [x0]
  424728:	ldr	w8, [x8, x23, lsl #2]
  42472c:	strb	w8, [x22]
  424730:	b	424704 <ferror@plt+0x20724>
  424734:	adrp	x0, 447000 <ferror@plt+0x43020>
  424738:	adrp	x1, 446000 <ferror@plt+0x42020>
  42473c:	adrp	x2, 47d000 <ferror@plt+0x79020>
  424740:	add	x0, x0, #0xf7f
  424744:	add	x1, x1, #0xb51
  424748:	add	x2, x2, #0x5d8
  42474c:	bl	415dcc <ferror@plt+0x11dec>
  424750:	mov	x0, x19
  424754:	ldp	x20, x19, [sp, #48]
  424758:	ldp	x22, x21, [sp, #32]
  42475c:	ldr	x23, [sp, #16]
  424760:	ldp	x29, x30, [sp], #64
  424764:	ret
  424768:	sub	sp, sp, #0x50
  42476c:	stp	x29, x30, [sp, #32]
  424770:	str	x21, [sp, #48]
  424774:	stp	x20, x19, [sp, #64]
  424778:	add	x29, sp, #0x20
  42477c:	cbz	x0, 424834 <ferror@plt+0x20854>
  424780:	cbz	x1, 424854 <ferror@plt+0x20874>
  424784:	ldp	q1, q0, [x2]
  424788:	mov	x19, x0
  42478c:	add	x0, x29, #0x18
  424790:	mov	x2, sp
  424794:	stp	q1, q0, [sp]
  424798:	bl	431c9c <ferror@plt+0x2dcbc>
  42479c:	tbnz	w0, #31, 424820 <ferror@plt+0x20840>
  4247a0:	ldp	x8, x10, [x19, #8]
  4247a4:	mov	w21, w0
  4247a8:	mov	w20, w0
  4247ac:	add	x9, x8, x21
  4247b0:	cmp	x9, x10
  4247b4:	b.cs	4247c0 <ferror@plt+0x207e0>  // b.hs, b.nlast
  4247b8:	ldr	x0, [x19]
  4247bc:	b	4247f8 <ferror@plt+0x20818>
  4247c0:	adds	x8, x9, #0x1
  4247c4:	b.mi	4247e0 <ferror@plt+0x20800>  // b.first
  4247c8:	mov	w9, #0x1                   	// #1
  4247cc:	mov	x1, x9
  4247d0:	cmp	x9, x8
  4247d4:	lsl	x9, x9, #1
  4247d8:	b.cc	4247cc <ferror@plt+0x207ec>  // b.lo, b.ul, b.last
  4247dc:	b	4247e4 <ferror@plt+0x20804>
  4247e0:	mov	x1, #0xffffffffffffffff    	// #-1
  4247e4:	ldr	x0, [x19]
  4247e8:	str	x1, [x19, #16]
  4247ec:	bl	414c54 <ferror@plt+0x10c74>
  4247f0:	ldr	x8, [x19, #8]
  4247f4:	str	x0, [x19]
  4247f8:	ldr	x1, [x29, #24]
  4247fc:	add	x0, x0, x8
  424800:	add	w8, w20, #0x1
  424804:	sxtw	x2, w8
  424808:	bl	4034a0 <memcpy@plt>
  42480c:	ldr	x8, [x19, #8]
  424810:	add	x8, x8, x21
  424814:	str	x8, [x19, #8]
  424818:	ldr	x0, [x29, #24]
  42481c:	bl	414cbc <ferror@plt+0x10cdc>
  424820:	ldp	x20, x19, [sp, #64]
  424824:	ldr	x21, [sp, #48]
  424828:	ldp	x29, x30, [sp, #32]
  42482c:	add	sp, sp, #0x50
  424830:	ret
  424834:	adrp	x0, 447000 <ferror@plt+0x43020>
  424838:	adrp	x1, 446000 <ferror@plt+0x42020>
  42483c:	adrp	x2, 47d000 <ferror@plt+0x79020>
  424840:	add	x0, x0, #0xf7f
  424844:	add	x1, x1, #0xb71
  424848:	add	x2, x2, #0x5d8
  42484c:	bl	415dcc <ferror@plt+0x11dec>
  424850:	b	424820 <ferror@plt+0x20840>
  424854:	adrp	x0, 447000 <ferror@plt+0x43020>
  424858:	adrp	x1, 446000 <ferror@plt+0x42020>
  42485c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  424860:	add	x0, x0, #0xf7f
  424864:	add	x1, x1, #0xb71
  424868:	add	x2, x2, #0xfa2
  42486c:	bl	415dcc <ferror@plt+0x11dec>
  424870:	b	424820 <ferror@plt+0x20840>
  424874:	sub	sp, sp, #0x50
  424878:	str	x21, [sp, #48]
  42487c:	stp	x20, x19, [sp, #64]
  424880:	mov	x21, x2
  424884:	mov	x19, x1
  424888:	mov	x20, x0
  42488c:	stp	x29, x30, [sp, #32]
  424890:	add	x29, sp, #0x20
  424894:	cbz	x0, 4248d0 <ferror@plt+0x208f0>
  424898:	ldr	x8, [x20]
  42489c:	str	xzr, [x20, #8]
  4248a0:	strb	wzr, [x8]
  4248a4:	ldp	q1, q0, [x21]
  4248a8:	mov	x2, sp
  4248ac:	mov	x0, x20
  4248b0:	mov	x1, x19
  4248b4:	stp	q1, q0, [sp]
  4248b8:	bl	424768 <ferror@plt+0x20788>
  4248bc:	ldp	x20, x19, [sp, #64]
  4248c0:	ldr	x21, [sp, #48]
  4248c4:	ldp	x29, x30, [sp, #32]
  4248c8:	add	sp, sp, #0x50
  4248cc:	ret
  4248d0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4248d4:	adrp	x1, 446000 <ferror@plt+0x42020>
  4248d8:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4248dc:	add	x0, x0, #0xf7f
  4248e0:	add	x1, x1, #0x674
  4248e4:	add	x2, x2, #0x5d8
  4248e8:	bl	415dcc <ferror@plt+0x11dec>
  4248ec:	b	4248a4 <ferror@plt+0x208c4>
  4248f0:	sub	sp, sp, #0x120
  4248f4:	stp	x29, x30, [sp, #240]
  4248f8:	stp	x20, x19, [sp, #272]
  4248fc:	add	x29, sp, #0xf0
  424900:	mov	x19, x1
  424904:	mov	x20, x0
  424908:	str	x28, [sp, #256]
  42490c:	stp	x2, x3, [x29, #-112]
  424910:	stp	x4, x5, [x29, #-96]
  424914:	stp	x6, x7, [x29, #-80]
  424918:	stp	q1, q2, [sp, #16]
  42491c:	stp	q3, q4, [sp, #48]
  424920:	str	q0, [sp]
  424924:	stp	q5, q6, [sp, #80]
  424928:	str	q7, [sp, #112]
  42492c:	cbz	x0, 42498c <ferror@plt+0x209ac>
  424930:	ldr	x8, [x20]
  424934:	str	xzr, [x20, #8]
  424938:	strb	wzr, [x8]
  42493c:	mov	x8, #0xffffffffffffffd0    	// #-48
  424940:	mov	x10, sp
  424944:	sub	x11, x29, #0x70
  424948:	movk	x8, #0xff80, lsl #32
  42494c:	add	x9, x29, #0x30
  424950:	add	x10, x10, #0x80
  424954:	add	x11, x11, #0x30
  424958:	stp	x10, x8, [x29, #-16]
  42495c:	stp	x9, x11, [x29, #-32]
  424960:	ldp	q0, q1, [x29, #-32]
  424964:	sub	x2, x29, #0x40
  424968:	mov	x0, x20
  42496c:	mov	x1, x19
  424970:	stp	q0, q1, [x29, #-64]
  424974:	bl	424768 <ferror@plt+0x20788>
  424978:	ldp	x20, x19, [sp, #272]
  42497c:	ldr	x28, [sp, #256]
  424980:	ldp	x29, x30, [sp, #240]
  424984:	add	sp, sp, #0x120
  424988:	ret
  42498c:	adrp	x0, 447000 <ferror@plt+0x43020>
  424990:	adrp	x1, 446000 <ferror@plt+0x42020>
  424994:	adrp	x2, 47d000 <ferror@plt+0x79020>
  424998:	add	x0, x0, #0xf7f
  42499c:	add	x1, x1, #0x674
  4249a0:	add	x2, x2, #0x5d8
  4249a4:	bl	415dcc <ferror@plt+0x11dec>
  4249a8:	b	42493c <ferror@plt+0x2095c>
  4249ac:	sub	sp, sp, #0x100
  4249b0:	stp	x29, x30, [sp, #240]
  4249b4:	add	x29, sp, #0xf0
  4249b8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4249bc:	mov	x9, sp
  4249c0:	sub	x10, x29, #0x70
  4249c4:	movk	x8, #0xff80, lsl #32
  4249c8:	add	x11, x29, #0x10
  4249cc:	add	x9, x9, #0x80
  4249d0:	add	x10, x10, #0x30
  4249d4:	stp	x9, x8, [x29, #-16]
  4249d8:	stp	x11, x10, [x29, #-32]
  4249dc:	stp	x2, x3, [x29, #-112]
  4249e0:	stp	x4, x5, [x29, #-96]
  4249e4:	stp	x6, x7, [x29, #-80]
  4249e8:	stp	q1, q2, [sp, #16]
  4249ec:	str	q0, [sp]
  4249f0:	ldp	q0, q1, [x29, #-32]
  4249f4:	sub	x2, x29, #0x40
  4249f8:	stp	q3, q4, [sp, #48]
  4249fc:	stp	q5, q6, [sp, #80]
  424a00:	str	q7, [sp, #112]
  424a04:	stp	q0, q1, [x29, #-64]
  424a08:	bl	424768 <ferror@plt+0x20788>
  424a0c:	ldp	x29, x30, [sp, #240]
  424a10:	add	sp, sp, #0x100
  424a14:	ret
  424a18:	cmp	w0, #0xb
  424a1c:	b.hi	424a30 <ferror@plt+0x20a50>  // b.pmore
  424a20:	adrp	x8, 446000 <ferror@plt+0x42020>
  424a24:	add	x8, x8, #0xc18
  424a28:	ldr	x0, [x8, w0, sxtw #3]
  424a2c:	ret
  424a30:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  424a34:	add	x0, x0, #0xb5c
  424a38:	ret
  424a3c:	sub	sp, sp, #0x170
  424a40:	stp	x29, x30, [sp, #272]
  424a44:	stp	x20, x19, [sp, #352]
  424a48:	add	x29, sp, #0x100
  424a4c:	mov	x20, x0
  424a50:	mov	w0, #0x5                   	// #5
  424a54:	stp	d9, d8, [sp, #256]
  424a58:	stp	x28, x27, [sp, #288]
  424a5c:	stp	x26, x25, [sp, #304]
  424a60:	stp	x24, x23, [sp, #320]
  424a64:	stp	x22, x21, [sp, #336]
  424a68:	mov	x19, x1
  424a6c:	stp	x2, x3, [x29, #-104]
  424a70:	stp	x4, x5, [x29, #-88]
  424a74:	stp	x6, x7, [x29, #-72]
  424a78:	stp	q1, q2, [sp, #32]
  424a7c:	stp	q3, q4, [sp, #64]
  424a80:	str	q0, [sp, #16]
  424a84:	stp	q5, q6, [sp, #96]
  424a88:	str	q7, [sp, #128]
  424a8c:	bl	415b24 <ferror@plt+0x11b44>
  424a90:	orr	w0, w0, #0x18
  424a94:	bl	415b24 <ferror@plt+0x11b44>
  424a98:	cbz	x20, 4252d4 <ferror@plt+0x212f4>
  424a9c:	cbz	x19, 4252f4 <ferror@plt+0x21314>
  424aa0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  424aa4:	ldr	w9, [x8, #1968]
  424aa8:	cbnz	w9, 425314 <ferror@plt+0x21334>
  424aac:	mov	w10, #0x1                   	// #1
  424ab0:	mov	x11, #0xffffffffffffffd0    	// #-48
  424ab4:	add	x12, sp, #0x10
  424ab8:	sub	x13, x29, #0x68
  424abc:	movk	x11, #0xff80, lsl #32
  424ac0:	add	x14, x29, #0x70
  424ac4:	mov	x9, #0xffffffffffffffd0    	// #-48
  424ac8:	str	w10, [x8, #1968]
  424acc:	add	x8, x12, #0x80
  424ad0:	add	x10, x13, #0x30
  424ad4:	stp	x8, x11, [x29, #-40]
  424ad8:	stp	x14, x10, [x29, #-56]
  424adc:	tbz	w9, #31, 424afc <ferror@plt+0x20b1c>
  424ae0:	add	w8, w9, #0x8
  424ae4:	cmn	w9, #0x8
  424ae8:	stur	w8, [x29, #-32]
  424aec:	b.gt	424afc <ferror@plt+0x20b1c>
  424af0:	ldur	x8, [x29, #-48]
  424af4:	add	x8, x8, x9
  424af8:	b	424b08 <ferror@plt+0x20b28>
  424afc:	ldur	x8, [x29, #-56]
  424b00:	add	x9, x8, #0x8
  424b04:	stur	x9, [x29, #-56]
  424b08:	ldr	x8, [x8]
  424b0c:	cbnz	x8, 425334 <ferror@plt+0x21354>
  424b10:	bl	41d3c0 <ferror@plt+0x193e0>
  424b14:	mov	w21, w0
  424b18:	bl	41d3c0 <ferror@plt+0x193e0>
  424b1c:	mov	w22, w0
  424b20:	bl	41d3c0 <ferror@plt+0x193e0>
  424b24:	mov	w23, w0
  424b28:	bl	41d3c0 <ferror@plt+0x193e0>
  424b2c:	adrp	x27, 491000 <ferror@plt+0x8d020>
  424b30:	add	x27, x27, #0xe38
  424b34:	adrp	x2, 446000 <ferror@plt+0x42020>
  424b38:	add	x24, x27, #0x90
  424b3c:	mov	w6, w0
  424b40:	add	x2, x2, #0xd3a
  424b44:	mov	w1, #0x25                  	// #37
  424b48:	mov	x0, x24
  424b4c:	mov	w3, w21
  424b50:	mov	w4, w22
  424b54:	mov	w5, w23
  424b58:	bl	431b4c <ferror@plt+0x2db6c>
  424b5c:	str	x24, [x27]
  424b60:	ldr	x26, [x19]
  424b64:	ldr	w25, [x20]
  424b68:	ldr	x8, [x26]
  424b6c:	str	x8, [x27, #8]
  424b70:	bl	40b9e4 <ferror@plt+0x7a04>
  424b74:	cmp	w25, #0x2
  424b78:	mov	w24, #0x1                   	// #1
  424b7c:	str	x0, [x27, #112]
  424b80:	b.cc	425154 <ferror@plt+0x21174>  // b.lo, b.ul, b.last
  424b84:	adrp	x8, 441000 <ferror@plt+0x3d020>
  424b88:	ldr	d8, [x8, #3296]
  424b8c:	adrp	x8, 442000 <ferror@plt+0x3e020>
  424b90:	ldr	d9, [x8, #1112]
  424b94:	adrp	x21, 447000 <ferror@plt+0x43020>
  424b98:	adrp	x22, 447000 <ferror@plt+0x43020>
  424b9c:	adrp	x23, 447000 <ferror@plt+0x43020>
  424ba0:	stp	x20, x19, [sp]
  424ba4:	add	x21, x21, #0x7d8
  424ba8:	add	x22, x22, #0x7eb
  424bac:	adrp	x27, 491000 <ferror@plt+0x8d020>
  424bb0:	add	x23, x23, #0x7f8
  424bb4:	mov	w19, #0x1                   	// #1
  424bb8:	add	x20, x26, w19, uxtw #3
  424bbc:	ldr	x28, [x20]
  424bc0:	mov	x1, x21
  424bc4:	mov	x0, x28
  424bc8:	bl	403b30 <strcmp@plt>
  424bcc:	cbz	w0, 424dd8 <ferror@plt+0x20df8>
  424bd0:	mov	x0, x28
  424bd4:	mov	x1, x22
  424bd8:	bl	403b30 <strcmp@plt>
  424bdc:	cbz	w0, 424dd0 <ferror@plt+0x20df0>
  424be0:	mov	x0, x28
  424be4:	mov	x1, x23
  424be8:	bl	403b30 <strcmp@plt>
  424bec:	cbz	w0, 424dd0 <ferror@plt+0x20df0>
  424bf0:	adrp	x1, 447000 <ferror@plt+0x43020>
  424bf4:	mov	x0, x28
  424bf8:	add	x1, x1, #0x7fb
  424bfc:	bl	403b30 <strcmp@plt>
  424c00:	cbz	w0, 424dec <ferror@plt+0x20e0c>
  424c04:	adrp	x1, 447000 <ferror@plt+0x43020>
  424c08:	mov	x0, x28
  424c0c:	add	x1, x1, #0x807
  424c10:	bl	403b30 <strcmp@plt>
  424c14:	cbz	w0, 424e18 <ferror@plt+0x20e38>
  424c18:	adrp	x0, 447000 <ferror@plt+0x43020>
  424c1c:	add	x0, x0, #0x525
  424c20:	mov	x1, x28
  424c24:	mov	w23, w19
  424c28:	bl	403b30 <strcmp@plt>
  424c2c:	cbz	w0, 424df8 <ferror@plt+0x20e18>
  424c30:	adrp	x0, 447000 <ferror@plt+0x43020>
  424c34:	mov	w2, #0xd                   	// #13
  424c38:	add	x0, x0, #0x80d
  424c3c:	mov	x1, x28
  424c40:	bl	403880 <strncmp@plt>
  424c44:	cbz	w0, 424df8 <ferror@plt+0x20e18>
  424c48:	adrp	x0, 447000 <ferror@plt+0x43020>
  424c4c:	add	x0, x0, #0x81b
  424c50:	mov	x1, x28
  424c54:	bl	403b30 <strcmp@plt>
  424c58:	cbz	w0, 424e58 <ferror@plt+0x20e78>
  424c5c:	adrp	x0, 447000 <ferror@plt+0x43020>
  424c60:	mov	w2, #0x11                  	// #17
  424c64:	add	x0, x0, #0x82c
  424c68:	mov	x1, x28
  424c6c:	bl	403880 <strncmp@plt>
  424c70:	cbz	w0, 424e58 <ferror@plt+0x20e78>
  424c74:	adrp	x0, 447000 <ferror@plt+0x43020>
  424c78:	add	x0, x0, #0x513
  424c7c:	mov	x1, x28
  424c80:	bl	403b30 <strcmp@plt>
  424c84:	cbz	w0, 424ee8 <ferror@plt+0x20f08>
  424c88:	adrp	x0, 447000 <ferror@plt+0x43020>
  424c8c:	add	x0, x0, #0x510
  424c90:	mov	x1, x28
  424c94:	bl	403b30 <strcmp@plt>
  424c98:	cbz	w0, 424ec8 <ferror@plt+0x20ee8>
  424c9c:	adrp	x0, 447000 <ferror@plt+0x43020>
  424ca0:	mov	w2, #0x3                   	// #3
  424ca4:	add	x0, x0, #0x83e
  424ca8:	mov	x1, x28
  424cac:	bl	403880 <strncmp@plt>
  424cb0:	cbz	w0, 424ec8 <ferror@plt+0x20ee8>
  424cb4:	adrp	x0, 447000 <ferror@plt+0x43020>
  424cb8:	add	x0, x0, #0x842
  424cbc:	mov	x1, x28
  424cc0:	bl	403b30 <strcmp@plt>
  424cc4:	cbz	w0, 424f38 <ferror@plt+0x20f58>
  424cc8:	adrp	x0, 447000 <ferror@plt+0x43020>
  424ccc:	mov	w2, #0x3                   	// #3
  424cd0:	add	x0, x0, #0x845
  424cd4:	mov	x1, x28
  424cd8:	bl	403880 <strncmp@plt>
  424cdc:	cbz	w0, 424f38 <ferror@plt+0x20f58>
  424ce0:	adrp	x0, 447000 <ferror@plt+0x43020>
  424ce4:	add	x0, x0, #0x849
  424ce8:	mov	x1, x28
  424cec:	bl	403b30 <strcmp@plt>
  424cf0:	cbz	w0, 424f88 <ferror@plt+0x20fa8>
  424cf4:	adrp	x0, 447000 <ferror@plt+0x43020>
  424cf8:	mov	w2, #0x3                   	// #3
  424cfc:	add	x0, x0, #0x84c
  424d00:	mov	x1, x28
  424d04:	bl	403880 <strncmp@plt>
  424d08:	cbz	w0, 424f88 <ferror@plt+0x20fa8>
  424d0c:	adrp	x0, 447000 <ferror@plt+0x43020>
  424d10:	add	x0, x0, #0x50d
  424d14:	mov	x1, x28
  424d18:	bl	403b30 <strcmp@plt>
  424d1c:	cbz	w0, 425054 <ferror@plt+0x21074>
  424d20:	adrp	x0, 447000 <ferror@plt+0x43020>
  424d24:	add	x0, x0, #0x88a
  424d28:	mov	x1, x28
  424d2c:	bl	403b30 <strcmp@plt>
  424d30:	cbz	w0, 425054 <ferror@plt+0x21074>
  424d34:	adrp	x0, 447000 <ferror@plt+0x43020>
  424d38:	add	x0, x0, #0x892
  424d3c:	mov	x1, x28
  424d40:	bl	403b30 <strcmp@plt>
  424d44:	cbz	w0, 425084 <ferror@plt+0x210a4>
  424d48:	adrp	x0, 440000 <ferror@plt+0x3c020>
  424d4c:	add	x0, x0, #0x981
  424d50:	mov	x1, x28
  424d54:	bl	403b30 <strcmp@plt>
  424d58:	cbz	w0, 4250c4 <ferror@plt+0x210e4>
  424d5c:	adrp	x0, 447000 <ferror@plt+0x43020>
  424d60:	add	x0, x0, #0x89c
  424d64:	mov	x1, x28
  424d68:	bl	403b30 <strcmp@plt>
  424d6c:	cbz	w0, 4250a8 <ferror@plt+0x210c8>
  424d70:	adrp	x0, 447000 <ferror@plt+0x43020>
  424d74:	mov	w2, #0x7                   	// #7
  424d78:	add	x0, x0, #0x8a3
  424d7c:	mov	x1, x28
  424d80:	bl	403880 <strncmp@plt>
  424d84:	cbz	w0, 4250a8 <ferror@plt+0x210c8>
  424d88:	adrp	x0, 447000 <ferror@plt+0x43020>
  424d8c:	add	x0, x0, #0x8ab
  424d90:	mov	x1, x28
  424d94:	bl	403b30 <strcmp@plt>
  424d98:	adrp	x23, 447000 <ferror@plt+0x43020>
  424d9c:	add	x23, x23, #0x7f8
  424da0:	cbz	w0, 425354 <ferror@plt+0x21374>
  424da4:	adrp	x0, 447000 <ferror@plt+0x43020>
  424da8:	add	x0, x0, #0x8ae
  424dac:	mov	x1, x28
  424db0:	bl	403b30 <strcmp@plt>
  424db4:	cbz	w0, 425354 <ferror@plt+0x21374>
  424db8:	adrp	x0, 444000 <ferror@plt+0x40020>
  424dbc:	add	x0, x0, #0x41c
  424dc0:	mov	x1, x28
  424dc4:	bl	403b30 <strcmp@plt>
  424dc8:	cbnz	w0, 424eb8 <ferror@plt+0x20ed8>
  424dcc:	b	425354 <ferror@plt+0x21374>
  424dd0:	strb	w24, [x27, #3600]
  424dd4:	b	424eb4 <ferror@plt+0x20ed4>
  424dd8:	mov	w0, #0x5                   	// #5
  424ddc:	bl	415b24 <ferror@plt+0x11b44>
  424de0:	orr	w0, w0, #0x18
  424de4:	bl	415b24 <ferror@plt+0x11b44>
  424de8:	b	424eb4 <ferror@plt+0x20ed4>
  424dec:	adrp	x8, 491000 <ferror@plt+0x8d020>
  424df0:	strb	w24, [x8, #3604]
  424df4:	b	424eb4 <ferror@plt+0x20ed4>
  424df8:	ldrb	w8, [x28, #12]
  424dfc:	cmp	w8, #0x3d
  424e00:	b.ne	424e24 <ferror@plt+0x20e44>  // b.any
  424e04:	add	x0, x28, #0xd
  424e08:	mov	x1, xzr
  424e0c:	mov	w2, wzr
  424e10:	bl	421128 <ferror@plt+0x1d148>
  424e14:	b	424e4c <ferror@plt+0x20e6c>
  424e18:	adrp	x8, 491000 <ferror@plt+0x8d020>
  424e1c:	strb	w24, [x8, #3608]
  424e20:	b	424eb4 <ferror@plt+0x20ed4>
  424e24:	add	w28, w19, #0x1
  424e28:	cmp	w28, w25
  424e2c:	b.cs	424ea8 <ferror@plt+0x20ec8>  // b.hs, b.nlast
  424e30:	str	xzr, [x20]
  424e34:	ldr	x0, [x26, w28, uxtw #3]
  424e38:	mov	x1, xzr
  424e3c:	mov	w2, wzr
  424e40:	mov	w23, w28
  424e44:	bl	421128 <ferror@plt+0x1d148>
  424e48:	mov	w19, w28
  424e4c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  424e50:	str	w0, [x8, #1956]
  424e54:	b	424ea8 <ferror@plt+0x20ec8>
  424e58:	ldrb	w8, [x28, #16]
  424e5c:	cmp	w8, #0x3d
  424e60:	b.ne	424e78 <ferror@plt+0x20e98>  // b.any
  424e64:	add	x0, x28, #0x11
  424e68:	mov	x1, xzr
  424e6c:	mov	w2, wzr
  424e70:	bl	421128 <ferror@plt+0x1d148>
  424e74:	b	424ea0 <ferror@plt+0x20ec0>
  424e78:	add	w28, w19, #0x1
  424e7c:	cmp	w28, w25
  424e80:	b.cs	424ea8 <ferror@plt+0x20ec8>  // b.hs, b.nlast
  424e84:	str	xzr, [x20]
  424e88:	ldr	x0, [x26, w28, uxtw #3]
  424e8c:	mov	x1, xzr
  424e90:	mov	w2, wzr
  424e94:	mov	w23, w28
  424e98:	bl	421128 <ferror@plt+0x1d148>
  424e9c:	mov	w19, w28
  424ea0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  424ea4:	str	w0, [x8, #3628]
  424ea8:	add	x20, x26, x23, lsl #3
  424eac:	adrp	x23, 447000 <ferror@plt+0x43020>
  424eb0:	add	x23, x23, #0x7f8
  424eb4:	str	xzr, [x20]
  424eb8:	add	w19, w19, #0x1
  424ebc:	cmp	w19, w25
  424ec0:	b.cc	424bb8 <ferror@plt+0x20bd8>  // b.lo, b.ul, b.last
  424ec4:	b	425108 <ferror@plt+0x21128>
  424ec8:	ldrb	w8, [x28, #2]
  424ecc:	cmp	w8, #0x3d
  424ed0:	b.ne	424f08 <ferror@plt+0x20f28>  // b.any
  424ed4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  424ed8:	ldr	x0, [x20, #3736]
  424edc:	add	x1, x28, #0x3
  424ee0:	bl	41ffec <ferror@plt+0x1c00c>
  424ee4:	b	424f30 <ferror@plt+0x20f50>
  424ee8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  424eec:	sub	x1, x29, #0x18
  424ef0:	mov	w0, #0x4                   	// #4
  424ef4:	strb	w24, [x8, #3596]
  424ef8:	stp	xzr, xzr, [x29, #-24]
  424efc:	bl	4036b0 <setrlimit@plt>
  424f00:	bl	417468 <ferror@plt+0x13488>
  424f04:	b	424eac <ferror@plt+0x20ecc>
  424f08:	add	w28, w19, #0x1
  424f0c:	cmp	w28, w25
  424f10:	b.cs	424ea8 <ferror@plt+0x20ec8>  // b.hs, b.nlast
  424f14:	str	xzr, [x20]
  424f18:	adrp	x20, 491000 <ferror@plt+0x8d020>
  424f1c:	ldr	x0, [x20, #3736]
  424f20:	ldr	x1, [x26, w28, uxtw #3]
  424f24:	mov	w23, w28
  424f28:	bl	41ffec <ferror@plt+0x1c00c>
  424f2c:	mov	w19, w28
  424f30:	str	x0, [x20, #3736]
  424f34:	b	424ea8 <ferror@plt+0x20ec8>
  424f38:	ldrb	w8, [x28, #2]
  424f3c:	cmp	w8, #0x3d
  424f40:	b.ne	424f58 <ferror@plt+0x20f78>  // b.any
  424f44:	adrp	x20, 491000 <ferror@plt+0x8d020>
  424f48:	ldr	x0, [x20, #3712]
  424f4c:	add	x1, x28, #0x3
  424f50:	bl	41ffec <ferror@plt+0x1c00c>
  424f54:	b	424f80 <ferror@plt+0x20fa0>
  424f58:	add	w28, w19, #0x1
  424f5c:	cmp	w28, w25
  424f60:	b.cs	424ea8 <ferror@plt+0x20ec8>  // b.hs, b.nlast
  424f64:	str	xzr, [x20]
  424f68:	adrp	x20, 491000 <ferror@plt+0x8d020>
  424f6c:	ldr	x0, [x20, #3712]
  424f70:	ldr	x1, [x26, w28, uxtw #3]
  424f74:	mov	w23, w28
  424f78:	bl	41ffec <ferror@plt+0x1c00c>
  424f7c:	mov	w19, w28
  424f80:	str	x0, [x20, #3712]
  424f84:	b	424ea8 <ferror@plt+0x20ec8>
  424f88:	ldrb	w8, [x28, #2]
  424f8c:	cmp	w8, #0x3d
  424f90:	b.ne	424fa4 <ferror@plt+0x20fc4>  // b.any
  424f94:	adrp	x23, 447000 <ferror@plt+0x43020>
  424f98:	add	x28, x28, #0x3
  424f9c:	add	x23, x23, #0x7f8
  424fa0:	b	424fcc <ferror@plt+0x20fec>
  424fa4:	add	w8, w19, #0x1
  424fa8:	adrp	x28, 480000 <ferror@plt+0x7c020>
  424fac:	adrp	x23, 447000 <ferror@plt+0x43020>
  424fb0:	cmp	w8, w25
  424fb4:	add	x28, x28, #0x5ef
  424fb8:	add	x23, x23, #0x7f8
  424fbc:	b.cs	424fcc <ferror@plt+0x20fec>  // b.hs, b.nlast
  424fc0:	str	xzr, [x20]
  424fc4:	ldr	x28, [x26, w8, uxtw #3]
  424fc8:	mov	w19, w8
  424fcc:	adrp	x1, 446000 <ferror@plt+0x42020>
  424fd0:	mov	x0, x28
  424fd4:	add	x1, x1, #0xc97
  424fd8:	bl	403b30 <strcmp@plt>
  424fdc:	cbz	w0, 425074 <ferror@plt+0x21094>
  424fe0:	adrp	x1, 447000 <ferror@plt+0x43020>
  424fe4:	mov	x0, x28
  424fe8:	add	x1, x1, #0x850
  424fec:	bl	403b30 <strcmp@plt>
  424ff0:	cbz	w0, 425064 <ferror@plt+0x21084>
  424ff4:	adrp	x1, 447000 <ferror@plt+0x43020>
  424ff8:	mov	x0, x28
  424ffc:	add	x1, x1, #0x855
  425000:	bl	403b30 <strcmp@plt>
  425004:	cbz	w0, 425064 <ferror@plt+0x21084>
  425008:	adrp	x1, 447000 <ferror@plt+0x43020>
  42500c:	mov	x0, x28
  425010:	add	x1, x1, #0x85e
  425014:	bl	403b30 <strcmp@plt>
  425018:	cbz	w0, 425094 <ferror@plt+0x210b4>
  42501c:	adrp	x1, 447000 <ferror@plt+0x43020>
  425020:	mov	x0, x28
  425024:	add	x1, x1, #0x867
  425028:	bl	403b30 <strcmp@plt>
  42502c:	cbz	w0, 4250d0 <ferror@plt+0x210f0>
  425030:	adrp	x1, 447000 <ferror@plt+0x43020>
  425034:	mov	x0, x28
  425038:	add	x1, x1, #0x864
  42503c:	bl	403b30 <strcmp@plt>
  425040:	cbnz	w0, 42536c <ferror@plt+0x2138c>
  425044:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425048:	str	wzr, [x8, #1988]
  42504c:	add	x20, x26, w19, uxtw #3
  425050:	b	424eb4 <ferror@plt+0x20ed4>
  425054:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425058:	add	x8, x8, #0x7bc
  42505c:	str	d9, [x8]
  425060:	b	424eac <ferror@plt+0x20ecc>
  425064:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425068:	str	wzr, [x8, #1972]
  42506c:	add	x20, x26, w19, uxtw #3
  425070:	b	424eb4 <ferror@plt+0x20ed4>
  425074:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425078:	str	w24, [x8, #1976]
  42507c:	add	x20, x26, w19, uxtw #3
  425080:	b	424eb4 <ferror@plt+0x20ed4>
  425084:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425088:	add	x8, x8, #0x7bc
  42508c:	str	d8, [x8]
  425090:	b	424eac <ferror@plt+0x20ecc>
  425094:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425098:	add	x8, x8, #0x7b4
  42509c:	str	d8, [x8]
  4250a0:	add	x20, x26, w19, uxtw #3
  4250a4:	b	424eb4 <ferror@plt+0x20ed4>
  4250a8:	ldrb	w8, [x28, #6]
  4250ac:	cmp	w8, #0x3d
  4250b0:	b.ne	4250e0 <ferror@plt+0x21100>  // b.any
  4250b4:	add	x8, x28, #0x7
  4250b8:	adrp	x9, 491000 <ferror@plt+0x8d020>
  4250bc:	str	x8, [x9, #3640]
  4250c0:	b	424ea8 <ferror@plt+0x20ec8>
  4250c4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4250c8:	strb	w24, [x8, #3612]
  4250cc:	b	424eac <ferror@plt+0x20ecc>
  4250d0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4250d4:	str	w24, [x8, #1988]
  4250d8:	add	x20, x26, w19, uxtw #3
  4250dc:	b	424eb4 <ferror@plt+0x20ed4>
  4250e0:	add	w8, w19, #0x1
  4250e4:	cmp	w8, w25
  4250e8:	b.cs	424ea8 <ferror@plt+0x20ec8>  // b.hs, b.nlast
  4250ec:	str	xzr, [x20]
  4250f0:	ldr	x9, [x26, w8, uxtw #3]
  4250f4:	mov	w23, w8
  4250f8:	adrp	x10, 491000 <ferror@plt+0x8d020>
  4250fc:	mov	w19, w8
  425100:	str	x9, [x10, #3640]
  425104:	b	424ea8 <ferror@plt+0x20ec8>
  425108:	ldp	x20, x19, [sp]
  42510c:	adrp	x27, 491000 <ferror@plt+0x8d020>
  425110:	mov	w8, #0x1                   	// #1
  425114:	mov	w9, #0x1                   	// #1
  425118:	add	x27, x27, #0xe38
  42511c:	b	425134 <ferror@plt+0x21154>
  425120:	mov	w24, w9
  425124:	add	x8, x8, #0x1
  425128:	cmp	x25, x8
  42512c:	mov	w9, w24
  425130:	b.eq	425154 <ferror@plt+0x21174>  // b.none
  425134:	ldr	x10, [x26, x8, lsl #3]
  425138:	cbz	x10, 425120 <ferror@plt+0x21140>
  42513c:	add	w24, w9, #0x1
  425140:	cmp	x8, x24
  425144:	str	x10, [x26, w9, uxtw #3]
  425148:	b.cc	425124 <ferror@plt+0x21144>  // b.lo, b.ul, b.last
  42514c:	str	xzr, [x26, x8, lsl #3]
  425150:	b	425124 <ferror@plt+0x21144>
  425154:	str	w24, [x20]
  425158:	bl	430234 <ferror@plt+0x2c254>
  42515c:	cbnz	x0, 42516c <ferror@plt+0x2118c>
  425160:	ldr	x8, [x19]
  425164:	ldr	x0, [x8]
  425168:	bl	43026c <ferror@plt+0x2c28c>
  42516c:	mov	w0, #0x9fb6                	// #40886
  425170:	movk	w0, #0xc8c4, lsl #16
  425174:	bl	41c9e4 <ferror@plt+0x18a04>
  425178:	mov	x19, x0
  42517c:	bl	41cff8 <ferror@plt+0x19018>
  425180:	mov	w22, w0
  425184:	mov	x0, x19
  425188:	bl	41cff8 <ferror@plt+0x19018>
  42518c:	mov	w20, w0
  425190:	mov	x0, x19
  425194:	bl	41cff8 <ferror@plt+0x19018>
  425198:	mov	w21, w0
  42519c:	mov	x0, x19
  4251a0:	bl	41cff8 <ferror@plt+0x19018>
  4251a4:	mov	w8, #0x9f9b                	// #40859
  4251a8:	movk	w8, #0xfab3, lsl #16
  4251ac:	cmp	w22, w8
  4251b0:	b.ne	4251e4 <ferror@plt+0x21204>  // b.any
  4251b4:	mov	w8, #0xfb0e                	// #64270
  4251b8:	movk	w8, #0xb948, lsl #16
  4251bc:	cmp	w20, w8
  4251c0:	b.ne	4251e4 <ferror@plt+0x21204>  // b.any
  4251c4:	mov	w8, #0xbe26                	// #48678
  4251c8:	movk	w8, #0x3d31, lsl #16
  4251cc:	cmp	w21, w8
  4251d0:	b.ne	4251e4 <ferror@plt+0x21204>  // b.any
  4251d4:	mov	w8, #0x9d66                	// #40294
  4251d8:	movk	w8, #0x43a1, lsl #16
  4251dc:	cmp	w0, w8
  4251e0:	b.eq	4251e8 <ferror@plt+0x21208>  // b.none
  4251e4:	bl	42537c <ferror@plt+0x2139c>
  4251e8:	mov	x0, x19
  4251ec:	bl	41cebc <ferror@plt+0x18edc>
  4251f0:	ldr	x0, [x27]
  4251f4:	bl	425404 <ferror@plt+0x21424>
  4251f8:	adrp	x0, 425000 <ferror@plt+0x21020>
  4251fc:	add	x0, x0, #0x598
  425200:	mov	x1, xzr
  425204:	bl	415de4 <ferror@plt+0x11e04>
  425208:	bl	430234 <ferror@plt+0x2c254>
  42520c:	ldr	x2, [x27]
  425210:	mov	x1, x0
  425214:	mov	w0, #0x2                   	// #2
  425218:	mov	w3, wzr
  42521c:	mov	x4, xzr
  425220:	bl	425768 <ferror@plt+0x21788>
  425224:	ldr	x0, [x27, #8]
  425228:	bl	40b92c <ferror@plt+0x794c>
  42522c:	adrp	x1, 446000 <ferror@plt+0x42020>
  425230:	add	x1, x1, #0xdaa
  425234:	str	x0, [x27, #16]
  425238:	bl	422ec4 <ferror@plt+0x1eee4>
  42523c:	cbz	w0, 425260 <ferror@plt+0x21280>
  425240:	adrp	x20, 491000 <ferror@plt+0x8d020>
  425244:	ldr	x0, [x20, #3656]
  425248:	bl	40b92c <ferror@plt+0x794c>
  42524c:	ldr	x8, [x20, #3656]
  425250:	mov	x19, x0
  425254:	mov	x0, x8
  425258:	bl	414cbc <ferror@plt+0x10cdc>
  42525c:	str	x19, [x20, #3656]
  425260:	adrp	x0, 446000 <ferror@plt+0x42020>
  425264:	add	x0, x0, #0xdb1
  425268:	bl	4093d4 <ferror@plt+0x53f4>
  42526c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425270:	str	x0, [x8, #3664]
  425274:	cbnz	x0, 425288 <ferror@plt+0x212a8>
  425278:	adrp	x8, 491000 <ferror@plt+0x8d020>
  42527c:	add	x8, x8, #0xe48
  425280:	ldr	x9, [x8]
  425284:	str	x9, [x8, #8]
  425288:	adrp	x0, 446000 <ferror@plt+0x42020>
  42528c:	add	x0, x0, #0xdbf
  425290:	bl	4093d4 <ferror@plt+0x53f4>
  425294:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425298:	str	x0, [x8, #3672]
  42529c:	cbnz	x0, 4252b0 <ferror@plt+0x212d0>
  4252a0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4252a4:	add	x8, x8, #0xe48
  4252a8:	ldr	x9, [x8]
  4252ac:	str	x9, [x8, #16]
  4252b0:	ldp	x20, x19, [sp, #352]
  4252b4:	ldp	x22, x21, [sp, #336]
  4252b8:	ldp	x24, x23, [sp, #320]
  4252bc:	ldp	x26, x25, [sp, #304]
  4252c0:	ldp	x28, x27, [sp, #288]
  4252c4:	ldp	x29, x30, [sp, #272]
  4252c8:	ldp	d9, d8, [sp, #256]
  4252cc:	add	sp, sp, #0x170
  4252d0:	ret
  4252d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4252d8:	adrp	x1, 446000 <ferror@plt+0x42020>
  4252dc:	adrp	x2, 446000 <ferror@plt+0x42020>
  4252e0:	add	x0, x0, #0xf7f
  4252e4:	add	x1, x1, #0xcbb
  4252e8:	add	x2, x2, #0xce2
  4252ec:	bl	415dcc <ferror@plt+0x11dec>
  4252f0:	b	4252b0 <ferror@plt+0x212d0>
  4252f4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4252f8:	adrp	x1, 446000 <ferror@plt+0x42020>
  4252fc:	adrp	x2, 446000 <ferror@plt+0x42020>
  425300:	add	x0, x0, #0xf7f
  425304:	add	x1, x1, #0xcbb
  425308:	add	x2, x2, #0xcef
  42530c:	bl	415dcc <ferror@plt+0x11dec>
  425310:	b	4252b0 <ferror@plt+0x212d0>
  425314:	adrp	x0, 447000 <ferror@plt+0x43020>
  425318:	adrp	x1, 446000 <ferror@plt+0x42020>
  42531c:	adrp	x2, 446000 <ferror@plt+0x42020>
  425320:	add	x0, x0, #0xf7f
  425324:	add	x1, x1, #0xcbb
  425328:	add	x2, x2, #0xcfc
  42532c:	bl	415dcc <ferror@plt+0x11dec>
  425330:	b	4252b0 <ferror@plt+0x212d0>
  425334:	adrp	x0, 447000 <ferror@plt+0x43020>
  425338:	adrp	x1, 446000 <ferror@plt+0x42020>
  42533c:	adrp	x2, 446000 <ferror@plt+0x42020>
  425340:	add	x0, x0, #0xf7f
  425344:	add	x1, x1, #0xcbb
  425348:	add	x2, x2, #0xd2a
  42534c:	bl	415dcc <ferror@plt+0x11dec>
  425350:	b	4252b0 <ferror@plt+0x212d0>
  425354:	ldr	x1, [x26]
  425358:	adrp	x0, 447000 <ferror@plt+0x43020>
  42535c:	add	x0, x0, #0x8b1
  425360:	bl	403ec0 <printf@plt>
  425364:	mov	w0, wzr
  425368:	bl	403540 <exit@plt>
  42536c:	adrp	x0, 447000 <ferror@plt+0x43020>
  425370:	add	x0, x0, #0x871
  425374:	mov	x1, x28
  425378:	bl	426a88 <ferror@plt+0x22aa8>
  42537c:	sub	sp, sp, #0x120
  425380:	stp	x29, x30, [sp, #256]
  425384:	add	x29, sp, #0x100
  425388:	mov	x8, #0xffffffffffffffc8    	// #-56
  42538c:	mov	x9, sp
  425390:	sub	x10, x29, #0x78
  425394:	movk	x8, #0xff80, lsl #32
  425398:	add	x11, x29, #0x20
  42539c:	add	x9, x9, #0x80
  4253a0:	add	x10, x10, #0x38
  4253a4:	stp	x9, x8, [x29, #-16]
  4253a8:	stp	x11, x10, [x29, #-32]
  4253ac:	stp	x1, x2, [x29, #-120]
  4253b0:	stp	x3, x4, [x29, #-104]
  4253b4:	stp	x5, x6, [x29, #-88]
  4253b8:	stur	x7, [x29, #-72]
  4253bc:	stp	q0, q1, [sp]
  4253c0:	ldp	q0, q1, [x29, #-32]
  4253c4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4253c8:	adrp	x2, 446000 <ferror@plt+0x42020>
  4253cc:	add	x0, x0, #0xf7f
  4253d0:	add	x2, x2, #0xd4f
  4253d4:	sub	x3, x29, #0x40
  4253d8:	mov	w1, #0x10                  	// #16
  4253dc:	str	x28, [sp, #272]
  4253e0:	stp	q2, q3, [sp, #32]
  4253e4:	stp	q4, q5, [sp, #64]
  4253e8:	stp	q6, q7, [sp, #96]
  4253ec:	stp	q0, q1, [x29, #-64]
  4253f0:	bl	4160a0 <ferror@plt+0x120c0>
  4253f4:	ldr	x28, [sp, #272]
  4253f8:	ldp	x29, x30, [sp, #256]
  4253fc:	add	sp, sp, #0x120
  425400:	ret
  425404:	sub	sp, sp, #0x50
  425408:	stp	x20, x19, [sp, #64]
  42540c:	adrp	x20, 491000 <ferror@plt+0x8d020>
  425410:	ldr	x8, [x20, #3584]
  425414:	mov	x19, x0
  425418:	stp	x29, x30, [sp, #32]
  42541c:	str	x21, [sp, #48]
  425420:	add	x29, sp, #0x20
  425424:	cbz	x8, 425430 <ferror@plt+0x21450>
  425428:	mov	x0, x8
  42542c:	bl	41cebc <ferror@plt+0x18edc>
  425430:	mov	x9, #0x3e01                	// #15873
  425434:	sub	x19, x19, #0x1
  425438:	mov	w8, #0x1                   	// #1
  42543c:	movk	x9, #0x1, lsl #32
  425440:	str	xzr, [x20, #3584]
  425444:	ldrb	w10, [x19, #1]!
  425448:	cmp	x10, #0x3f
  42544c:	b.hi	42545c <ferror@plt+0x2147c>  // b.pmore
  425450:	lsl	x10, x8, x10
  425454:	and	x10, x10, x9
  425458:	cbnz	x10, 425444 <ferror@plt+0x21464>
  42545c:	adrp	x1, 447000 <ferror@plt+0x43020>
  425460:	add	x1, x1, #0xcfa
  425464:	mov	w2, #0x4                   	// #4
  425468:	mov	x0, x19
  42546c:	bl	403880 <strncmp@plt>
  425470:	cbnz	w0, 425588 <ferror@plt+0x215a8>
  425474:	add	x0, x19, #0x4
  425478:	bl	403510 <strlen@plt>
  42547c:	cmp	x0, #0x20
  425480:	b.cc	425588 <ferror@plt+0x215a8>  // b.lo, b.ul, b.last
  425484:	strb	wzr, [sp, #8]
  425488:	str	xzr, [sp]
  42548c:	ldur	x8, [x19, #4]
  425490:	mov	x0, sp
  425494:	add	x1, x29, #0x18
  425498:	mov	w2, #0x10                  	// #16
  42549c:	str	x8, [sp]
  4254a0:	bl	421128 <ferror@plt+0x1d148>
  4254a4:	ldr	x8, [x29, #24]
  4254a8:	str	w0, [sp, #16]
  4254ac:	cbz	x8, 4254c0 <ferror@plt+0x214e0>
  4254b0:	ldrb	w8, [x8]
  4254b4:	cmp	w8, #0x0
  4254b8:	cset	w21, ne  // ne = any
  4254bc:	b	4254c4 <ferror@plt+0x214e4>
  4254c0:	mov	w21, wzr
  4254c4:	ldur	x8, [x19, #12]
  4254c8:	mov	x0, sp
  4254cc:	add	x1, x29, #0x18
  4254d0:	mov	w2, #0x10                  	// #16
  4254d4:	str	x8, [sp]
  4254d8:	bl	421128 <ferror@plt+0x1d148>
  4254dc:	ldr	x8, [x29, #24]
  4254e0:	str	w0, [sp, #20]
  4254e4:	cbz	x8, 4254f4 <ferror@plt+0x21514>
  4254e8:	ldrb	w8, [x8]
  4254ec:	cmp	w8, #0x0
  4254f0:	cset	w8, ne  // ne = any
  4254f4:	ldur	x9, [x19, #20]
  4254f8:	mov	x0, sp
  4254fc:	add	x1, x29, #0x18
  425500:	mov	w2, #0x10                  	// #16
  425504:	add	w21, w8, w21
  425508:	str	x9, [sp]
  42550c:	bl	421128 <ferror@plt+0x1d148>
  425510:	ldr	x8, [x29, #24]
  425514:	str	w0, [sp, #24]
  425518:	cbz	x8, 425528 <ferror@plt+0x21548>
  42551c:	ldrb	w8, [x8]
  425520:	cmp	w8, #0x0
  425524:	cset	w8, ne  // ne = any
  425528:	ldur	x9, [x19, #28]
  42552c:	mov	x0, sp
  425530:	add	x1, x29, #0x18
  425534:	mov	w2, #0x10                  	// #16
  425538:	add	w21, w21, w8
  42553c:	str	x9, [sp]
  425540:	bl	421128 <ferror@plt+0x1d148>
  425544:	ldr	x8, [x29, #24]
  425548:	str	w0, [sp, #28]
  42554c:	cbz	x8, 42555c <ferror@plt+0x2157c>
  425550:	ldrb	w8, [x8]
  425554:	cmp	w8, #0x0
  425558:	csetm	w8, ne  // ne = any
  42555c:	cmp	w21, w8
  425560:	b.ne	425588 <ferror@plt+0x215a8>  // b.any
  425564:	add	x0, sp, #0x10
  425568:	mov	w1, #0x4                   	// #4
  42556c:	bl	41cb38 <ferror@plt+0x18b58>
  425570:	str	x0, [x20, #3584]
  425574:	ldp	x20, x19, [sp, #64]
  425578:	ldr	x21, [sp, #48]
  42557c:	ldp	x29, x30, [sp, #32]
  425580:	add	sp, sp, #0x50
  425584:	ret
  425588:	adrp	x0, 447000 <ferror@plt+0x43020>
  42558c:	add	x0, x0, #0xcff
  425590:	mov	x1, x19
  425594:	bl	426a88 <ferror@plt+0x22aa8>
  425598:	sub	sp, sp, #0xc0
  42559c:	stp	x22, x21, [sp, #160]
  4255a0:	stp	x20, x19, [sp, #176]
  4255a4:	mov	x19, x3
  4255a8:	mov	x20, x2
  4255ac:	mov	w21, w1
  4255b0:	mov	x22, x0
  4255b4:	stp	x29, x30, [sp, #128]
  4255b8:	stp	x24, x23, [sp, #144]
  4255bc:	add	x29, sp, #0x80
  4255c0:	cbz	x0, 4255e4 <ferror@plt+0x21604>
  4255c4:	adrp	x8, 444000 <ferror@plt+0x40020>
  4255c8:	add	x8, x8, #0x9b6
  4255cc:	stp	x22, x8, [sp]
  4255d0:	mov	w8, #0x2                   	// #2
  4255d4:	tbnz	w21, #1, 4255ec <ferror@plt+0x2160c>
  4255d8:	mov	w24, wzr
  4255dc:	tbnz	w21, #0, 425608 <ferror@plt+0x21628>
  4255e0:	b	425620 <ferror@plt+0x21640>
  4255e4:	mov	w8, wzr
  4255e8:	tbz	w21, #1, 4255d8 <ferror@plt+0x215f8>
  4255ec:	adrp	x9, 447000 <ferror@plt+0x43020>
  4255f0:	add	x9, x9, #0xd7d
  4255f4:	mov	x10, sp
  4255f8:	str	x9, [x10, w8, uxtw #3]
  4255fc:	orr	w8, w8, #0x1
  425600:	mov	w24, #0x1                   	// #1
  425604:	tbz	w21, #0, 425620 <ferror@plt+0x21640>
  425608:	adrp	x9, 447000 <ferror@plt+0x43020>
  42560c:	add	x9, x9, #0xd84
  425610:	add	w10, w8, #0x1
  425614:	mov	x11, sp
  425618:	str	x9, [x11, w8, uxtw #3]
  42561c:	mov	w8, w10
  425620:	tbnz	w21, #2, 4256d8 <ferror@plt+0x216f8>
  425624:	tbnz	w21, #3, 4256f4 <ferror@plt+0x21714>
  425628:	tbnz	w21, #4, 425710 <ferror@plt+0x21730>
  42562c:	tbnz	w21, #5, 42572c <ferror@plt+0x2174c>
  425630:	tbnz	w21, #6, 425748 <ferror@plt+0x21768>
  425634:	tbz	w21, #7, 425650 <ferror@plt+0x21670>
  425638:	adrp	x9, 480000 <ferror@plt+0x7c020>
  42563c:	add	x9, x9, #0x638
  425640:	add	w10, w8, #0x1
  425644:	mov	x11, sp
  425648:	str	x9, [x11, w8, uxtw #3]
  42564c:	mov	w8, w10
  425650:	adrp	x10, 447000 <ferror@plt+0x43020>
  425654:	adrp	x0, 480000 <ferror@plt+0x7c020>
  425658:	add	w9, w8, #0x1
  42565c:	add	x10, x10, #0x389
  425660:	mov	x11, sp
  425664:	add	w12, w8, #0x2
  425668:	add	x0, x0, #0x5ef
  42566c:	mov	x1, sp
  425670:	str	x10, [x11, w8, uxtw #3]
  425674:	str	x20, [x11, w9, uxtw #3]
  425678:	str	xzr, [x11, w12, uxtw #3]
  42567c:	bl	422610 <ferror@plt+0x1e630>
  425680:	mov	x23, x0
  425684:	cmp	w24, #0x0
  425688:	mov	w8, #0x9                   	// #9
  42568c:	csinc	w0, w8, wzr, eq  // eq = none
  425690:	mov	x1, x23
  425694:	mov	x2, xzr
  425698:	mov	w3, wzr
  42569c:	mov	x4, xzr
  4256a0:	bl	425768 <ferror@plt+0x21788>
  4256a4:	mov	x0, x22
  4256a8:	mov	w1, w21
  4256ac:	mov	x2, x20
  4256b0:	mov	x3, x19
  4256b4:	bl	416600 <ferror@plt+0x12620>
  4256b8:	mov	x0, x23
  4256bc:	bl	414cbc <ferror@plt+0x10cdc>
  4256c0:	ldp	x20, x19, [sp, #176]
  4256c4:	ldp	x22, x21, [sp, #160]
  4256c8:	ldp	x24, x23, [sp, #144]
  4256cc:	ldp	x29, x30, [sp, #128]
  4256d0:	add	sp, sp, #0xc0
  4256d4:	ret
  4256d8:	adrp	x9, 444000 <ferror@plt+0x40020>
  4256dc:	add	x9, x9, #0x25
  4256e0:	add	w10, w8, #0x1
  4256e4:	mov	x11, sp
  4256e8:	str	x9, [x11, w8, uxtw #3]
  4256ec:	mov	w8, w10
  4256f0:	tbz	w21, #3, 425628 <ferror@plt+0x21648>
  4256f4:	adrp	x9, 444000 <ferror@plt+0x40020>
  4256f8:	add	x9, x9, #0x2b
  4256fc:	add	w10, w8, #0x1
  425700:	mov	x11, sp
  425704:	str	x9, [x11, w8, uxtw #3]
  425708:	mov	w8, w10
  42570c:	tbz	w21, #4, 42562c <ferror@plt+0x2164c>
  425710:	adrp	x9, 447000 <ferror@plt+0x43020>
  425714:	add	x9, x9, #0xd8f
  425718:	add	w10, w8, #0x1
  42571c:	mov	x11, sp
  425720:	str	x9, [x11, w8, uxtw #3]
  425724:	mov	w8, w10
  425728:	tbz	w21, #5, 425630 <ferror@plt+0x21650>
  42572c:	adrp	x9, 447000 <ferror@plt+0x43020>
  425730:	add	x9, x9, #0xd97
  425734:	add	w10, w8, #0x1
  425738:	mov	x11, sp
  42573c:	str	x9, [x11, w8, uxtw #3]
  425740:	mov	w8, w10
  425744:	tbz	w21, #6, 425634 <ferror@plt+0x21654>
  425748:	adrp	x9, 444000 <ferror@plt+0x40020>
  42574c:	add	x9, x9, #0x34
  425750:	add	w10, w8, #0x1
  425754:	mov	x11, sp
  425758:	str	x9, [x11, w8, uxtw #3]
  42575c:	mov	w8, w10
  425760:	tbnz	w21, #7, 425638 <ferror@plt+0x21658>
  425764:	b	425650 <ferror@plt+0x21670>
  425768:	sub	sp, sp, #0xb0
  42576c:	sub	w8, w0, #0x1
  425770:	stp	x29, x30, [sp, #80]
  425774:	stp	x28, x27, [sp, #96]
  425778:	stp	x24, x23, [sp, #128]
  42577c:	stp	x22, x21, [sp, #144]
  425780:	stp	x20, x19, [sp, #160]
  425784:	add	x29, sp, #0x50
  425788:	mov	x21, x4
  42578c:	mov	w22, w3
  425790:	mov	x23, x2
  425794:	mov	x19, x1
  425798:	mov	w27, w0
  42579c:	cmp	w8, #0xa
  4257a0:	adrp	x28, 491000 <ferror@plt+0x8d020>
  4257a4:	stp	x26, x25, [sp, #112]
  4257a8:	stp	xzr, xzr, [x29, #-32]
  4257ac:	stur	xzr, [x29, #-16]
  4257b0:	b.hi	4259b4 <ferror@plt+0x219d4>  // b.pmore
  4257b4:	adrp	x9, 446000 <ferror@plt+0x42020>
  4257b8:	add	x9, x9, #0xc00
  4257bc:	adr	x10, 4257cc <ferror@plt+0x217ec>
  4257c0:	ldrb	w11, [x9, x8]
  4257c4:	add	x10, x10, x11, lsl #2
  4257c8:	br	x10
  4257cc:	ldrb	w8, [x28, #3608]
  4257d0:	cmp	w8, #0x1
  4257d4:	b.ne	4257fc <ferror@plt+0x2181c>  // b.any
  4257d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4257dc:	add	x0, x0, #0xc81
  4257e0:	b	4259ac <ferror@plt+0x219cc>
  4257e4:	ldrb	w8, [x28, #3608]
  4257e8:	cmp	w8, #0x1
  4257ec:	b.ne	425934 <ferror@plt+0x21954>  // b.any
  4257f0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4257f4:	add	x0, x0, #0xc63
  4257f8:	b	4259ac <ferror@plt+0x219cc>
  4257fc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425800:	ldr	w8, [x8, #1980]
  425804:	cbz	w8, 4259b4 <ferror@plt+0x219d4>
  425808:	adrp	x0, 447000 <ferror@plt+0x43020>
  42580c:	add	x0, x0, #0xc87
  425810:	b	4259ac <ferror@plt+0x219cc>
  425814:	ldrb	w8, [x28, #3608]
  425818:	cmp	w8, #0x1
  42581c:	b.ne	4259b4 <ferror@plt+0x219d4>  // b.any
  425820:	ldrb	w8, [x19]
  425824:	cbz	w8, 4259b4 <ferror@plt+0x219d4>
  425828:	adrp	x0, 447000 <ferror@plt+0x43020>
  42582c:	add	x0, x0, #0xbc8
  425830:	b	4259ac <ferror@plt+0x219cc>
  425834:	ldrb	w8, [x28, #3608]
  425838:	cmp	w8, #0x1
  42583c:	b.ne	4259b4 <ferror@plt+0x219d4>  // b.any
  425840:	ldrb	w8, [x19]
  425844:	cbz	w8, 425ddc <ferror@plt+0x21dfc>
  425848:	adrp	x0, 447000 <ferror@plt+0x43020>
  42584c:	add	x0, x0, #0xbdd
  425850:	b	4259ac <ferror@plt+0x219cc>
  425854:	ldrb	w8, [x28, #3608]
  425858:	cmp	w8, #0x1
  42585c:	b.ne	42594c <ferror@plt+0x2196c>  // b.any
  425860:	adrp	x0, 447000 <ferror@plt+0x43020>
  425864:	add	x0, x0, #0xb9d
  425868:	mov	x1, x23
  42586c:	b	4259b0 <ferror@plt+0x219d0>
  425870:	adrp	x8, 446000 <ferror@plt+0x42020>
  425874:	ldr	q0, [x21]
  425878:	ldr	q1, [x8, #3008]
  42587c:	str	q0, [sp, #32]
  425880:	bl	43e718 <ferror@plt+0x3a738>
  425884:	adrp	x8, 446000 <ferror@plt+0x42020>
  425888:	ldr	q1, [x8, #3024]
  42588c:	ldr	q0, [sp, #32]
  425890:	cmp	w0, #0x0
  425894:	cset	w20, ne  // ne = any
  425898:	str	q1, [sp, #32]
  42589c:	bl	43e718 <ferror@plt+0x3a738>
  4258a0:	ldrb	w8, [x28, #3608]
  4258a4:	cmp	w0, #0x0
  4258a8:	cset	w9, ne  // ne = any
  4258ac:	and	w24, w20, w9
  4258b0:	cmp	w8, #0x1
  4258b4:	b.ne	425968 <ferror@plt+0x21988>  // b.any
  4258b8:	adrp	x9, 491000 <ferror@plt+0x8d020>
  4258bc:	ldr	w2, [x9, #3632]
  4258c0:	adrp	x8, 447000 <ferror@plt+0x43020>
  4258c4:	adrp	x9, 447000 <ferror@plt+0x43020>
  4258c8:	add	x8, x8, #0xc04
  4258cc:	add	x9, x9, #0xc00
  4258d0:	cmp	w24, #0x0
  4258d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4258d8:	csel	x1, x9, x8, ne  // ne = any
  4258dc:	add	x0, x0, #0xbf7
  4258e0:	mov	x3, x19
  4258e4:	bl	41718c <ferror@plt+0x131ac>
  4258e8:	adrp	x8, 446000 <ferror@plt+0x42020>
  4258ec:	ldr	q0, [x21]
  4258f0:	ldr	q1, [x8, #3040]
  4258f4:	str	q0, [sp, #16]
  4258f8:	bl	43e718 <ferror@plt+0x3a738>
  4258fc:	cbnz	w0, 425df4 <ferror@plt+0x21e14>
  425900:	adrp	x8, 480000 <ferror@plt+0x7c020>
  425904:	add	x8, x8, #0x5ef
  425908:	cmp	x23, #0x0
  42590c:	adrp	x0, 447000 <ferror@plt+0x43020>
  425910:	csel	x1, x8, x23, eq  // eq = none
  425914:	add	x0, x0, #0xc07
  425918:	b	425e48 <ferror@plt+0x21e68>
  42591c:	ldrb	w8, [x28, #3608]
  425920:	cmp	w8, #0x1
  425924:	b.ne	425998 <ferror@plt+0x219b8>  // b.any
  425928:	adrp	x0, 447000 <ferror@plt+0x43020>
  42592c:	add	x0, x0, #0xc45
  425930:	b	4259ac <ferror@plt+0x219cc>
  425934:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425938:	ldr	w8, [x8, #1980]
  42593c:	cbz	w8, 4259b4 <ferror@plt+0x219d4>
  425940:	adrp	x0, 447000 <ferror@plt+0x43020>
  425944:	add	x0, x0, #0xc73
  425948:	b	4259ac <ferror@plt+0x219cc>
  42594c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425950:	ldr	w8, [x8, #1980]
  425954:	cbz	w8, 4259b4 <ferror@plt+0x219d4>
  425958:	adrp	x0, 447000 <ferror@plt+0x43020>
  42595c:	add	x0, x0, #0xbb0
  425960:	mov	x1, x23
  425964:	b	4259b0 <ferror@plt+0x219d0>
  425968:	adrp	x8, 491000 <ferror@plt+0x8d020>
  42596c:	ldr	w8, [x8, #1980]
  425970:	cbz	w8, 425e1c <ferror@plt+0x21e3c>
  425974:	adrp	x8, 447000 <ferror@plt+0x43020>
  425978:	adrp	x9, 447000 <ferror@plt+0x43020>
  42597c:	add	x8, x8, #0xc37
  425980:	add	x9, x9, #0xc32
  425984:	cmp	w24, #0x0
  425988:	adrp	x0, 447000 <ferror@plt+0x43020>
  42598c:	csel	x1, x9, x8, ne  // ne = any
  425990:	add	x0, x0, #0xc1f
  425994:	b	425e48 <ferror@plt+0x21e68>
  425998:	adrp	x8, 491000 <ferror@plt+0x8d020>
  42599c:	ldr	w8, [x8, #1980]
  4259a0:	cbz	w8, 4259b4 <ferror@plt+0x219d4>
  4259a4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4259a8:	add	x0, x0, #0xc55
  4259ac:	mov	x1, x19
  4259b0:	bl	41718c <ferror@plt+0x131ac>
  4259b4:	cmp	x23, #0x0
  4259b8:	cset	w8, ne  // ne = any
  4259bc:	cmp	x19, #0x0
  4259c0:	cset	w9, ne  // ne = any
  4259c4:	csel	x10, x23, xzr, ne  // ne = any
  4259c8:	and	w8, w9, w8
  4259cc:	mov	w0, #0x400                 	// #1024
  4259d0:	cinc	w25, w8, ne  // ne = any
  4259d4:	stp	x19, x10, [x29, #-32]
  4259d8:	bl	423078 <ferror@plt+0x1f098>
  4259dc:	sub	x1, x29, #0x8
  4259e0:	mov	w2, #0x4                   	// #4
  4259e4:	mov	x23, x0
  4259e8:	stur	wzr, [x29, #-8]
  4259ec:	bl	423200 <ferror@plt+0x1f220>
  4259f0:	rev	w8, w27
  4259f4:	sub	x1, x29, #0x8
  4259f8:	mov	w2, #0x4                   	// #4
  4259fc:	mov	x0, x23
  425a00:	stur	w8, [x29, #-8]
  425a04:	bl	423200 <ferror@plt+0x1f220>
  425a08:	rev	w8, w25
  425a0c:	sub	x1, x29, #0x8
  425a10:	mov	w2, #0x4                   	// #4
  425a14:	mov	x0, x23
  425a18:	stur	w8, [x29, #-8]
  425a1c:	bl	423200 <ferror@plt+0x1f220>
  425a20:	rev	w8, w22
  425a24:	sub	x1, x29, #0x8
  425a28:	mov	w2, #0x4                   	// #4
  425a2c:	mov	x0, x23
  425a30:	stur	w8, [x29, #-8]
  425a34:	bl	423200 <ferror@plt+0x1f220>
  425a38:	sub	x1, x29, #0x8
  425a3c:	mov	w2, #0x4                   	// #4
  425a40:	mov	x0, x23
  425a44:	stur	wzr, [x29, #-8]
  425a48:	bl	423200 <ferror@plt+0x1f220>
  425a4c:	cbz	w25, 425ad8 <ferror@plt+0x21af8>
  425a50:	mov	x0, x19
  425a54:	bl	403510 <strlen@plt>
  425a58:	mov	x24, x0
  425a5c:	rev	w8, w24
  425a60:	sub	x1, x29, #0x8
  425a64:	mov	w2, #0x4                   	// #4
  425a68:	mov	x0, x23
  425a6c:	stur	w8, [x29, #-8]
  425a70:	bl	423200 <ferror@plt+0x1f220>
  425a74:	and	x2, x24, #0xffffffff
  425a78:	mov	x0, x23
  425a7c:	mov	x1, x19
  425a80:	bl	423200 <ferror@plt+0x1f220>
  425a84:	cmp	w25, #0x1
  425a88:	b.eq	425ad8 <ferror@plt+0x21af8>  // b.none
  425a8c:	sub	x8, x29, #0x20
  425a90:	sub	x20, x25, #0x1
  425a94:	add	x26, x8, #0x8
  425a98:	ldr	x24, [x26], #8
  425a9c:	mov	x0, x24
  425aa0:	bl	403510 <strlen@plt>
  425aa4:	mov	x25, x0
  425aa8:	rev	w8, w25
  425aac:	sub	x1, x29, #0x8
  425ab0:	mov	w2, #0x4                   	// #4
  425ab4:	mov	x0, x23
  425ab8:	stur	w8, [x29, #-8]
  425abc:	bl	423200 <ferror@plt+0x1f220>
  425ac0:	and	x2, x25, #0xffffffff
  425ac4:	mov	x0, x23
  425ac8:	mov	x1, x24
  425acc:	bl	423200 <ferror@plt+0x1f220>
  425ad0:	subs	x20, x20, #0x1
  425ad4:	b.ne	425a98 <ferror@plt+0x21ab8>  // b.any
  425ad8:	cbz	w22, 425b0c <ferror@plt+0x21b2c>
  425adc:	mov	w20, w22
  425ae0:	ldr	q0, [x21], #16
  425ae4:	bl	43ed78 <ferror@plt+0x3ad98>
  425ae8:	fmov	x8, d0
  425aec:	rev	x8, x8
  425af0:	sub	x1, x29, #0x8
  425af4:	mov	w2, #0x8                   	// #8
  425af8:	mov	x0, x23
  425afc:	stur	x8, [x29, #-8]
  425b00:	bl	423200 <ferror@plt+0x1f220>
  425b04:	subs	x20, x20, #0x1
  425b08:	b.ne	425ae0 <ferror@plt+0x21b00>  // b.any
  425b0c:	ldr	x22, [x23, #8]
  425b10:	sub	x2, x29, #0x8
  425b14:	mov	w3, #0x4                   	// #4
  425b18:	mov	x0, x23
  425b1c:	rev	w8, w22
  425b20:	mov	x1, xzr
  425b24:	stur	w8, [x29, #-8]
  425b28:	bl	42431c <ferror@plt+0x2033c>
  425b2c:	mov	x0, x23
  425b30:	mov	w1, wzr
  425b34:	bl	423334 <ferror@plt+0x1f354>
  425b38:	adrp	x20, 491000 <ferror@plt+0x8d020>
  425b3c:	ldr	w8, [x20, #1956]
  425b40:	mov	x21, x0
  425b44:	tbnz	w8, #31, 425b88 <ferror@plt+0x21ba8>
  425b48:	and	x23, x22, #0xffffffff
  425b4c:	mov	w0, w8
  425b50:	mov	x1, x21
  425b54:	mov	x2, x23
  425b58:	bl	403a80 <write@plt>
  425b5c:	tbz	w0, #31, 425b88 <ferror@plt+0x21ba8>
  425b60:	bl	403ee0 <__errno_location@plt>
  425b64:	mov	x24, x0
  425b68:	ldr	w8, [x24]
  425b6c:	cmp	w8, #0x4
  425b70:	b.ne	425b88 <ferror@plt+0x21ba8>  // b.any
  425b74:	ldr	w0, [x20, #1956]
  425b78:	mov	x1, x21
  425b7c:	mov	x2, x23
  425b80:	bl	403a80 <write@plt>
  425b84:	tbnz	w0, #31, 425b68 <ferror@plt+0x21b88>
  425b88:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425b8c:	ldrb	w8, [x8, #3604]
  425b90:	cmp	w8, #0x1
  425b94:	b.ne	425d6c <ferror@plt+0x21d8c>  // b.any
  425b98:	mov	w0, #0x10                  	// #16
  425b9c:	bl	414c04 <ferror@plt+0x10c24>
  425ba0:	mov	x23, x0
  425ba4:	mov	w0, #0x400                 	// #1024
  425ba8:	bl	423078 <ferror@plt+0x1f098>
  425bac:	str	x0, [x23]
  425bb0:	mov	x0, x23
  425bb4:	mov	w1, w22
  425bb8:	mov	x2, x21
  425bbc:	bl	4285f8 <ferror@plt+0x24618>
  425bc0:	cbz	x23, 425e90 <ferror@plt+0x21eb0>
  425bc4:	ldr	x0, [x23, #8]
  425bc8:	cbz	x0, 425eac <ferror@plt+0x21ecc>
  425bcc:	bl	41ffcc <ferror@plt+0x1bfec>
  425bd0:	mov	x1, x0
  425bd4:	ldr	x22, [x0]
  425bd8:	ldr	x0, [x23, #8]
  425bdc:	bl	4202cc <ferror@plt+0x1c2ec>
  425be0:	str	x0, [x23, #8]
  425be4:	cbz	x22, 425eac <ferror@plt+0x21ecc>
  425be8:	mov	w24, wzr
  425bec:	ldr	x8, [x23]
  425bf0:	ldr	x8, [x8, #8]
  425bf4:	cbnz	x8, 425ee8 <ferror@plt+0x21f08>
  425bf8:	mov	x0, x23
  425bfc:	bl	428460 <ferror@plt+0x24480>
  425c00:	ldrsw	x8, [x22]
  425c04:	cmp	w8, #0xb
  425c08:	b.hi	425c1c <ferror@plt+0x21c3c>  // b.pmore
  425c0c:	adrp	x9, 446000 <ferror@plt+0x42020>
  425c10:	add	x9, x9, #0xc18
  425c14:	ldr	x1, [x9, x8, lsl #3]
  425c18:	b	425c24 <ferror@plt+0x21c44>
  425c1c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  425c20:	add	x1, x1, #0xb5c
  425c24:	adrp	x0, 447000 <ferror@plt+0x43020>
  425c28:	add	x0, x0, #0xccf
  425c2c:	bl	417300 <ferror@plt+0x13320>
  425c30:	ldr	w8, [x22, #4]
  425c34:	cbz	w8, 425c64 <ferror@plt+0x21c84>
  425c38:	adrp	x23, 447000 <ferror@plt+0x43020>
  425c3c:	mov	x20, xzr
  425c40:	add	x23, x23, #0xcd9
  425c44:	ldr	x8, [x22, #8]
  425c48:	mov	x0, x23
  425c4c:	ldr	x1, [x8, x20, lsl #3]
  425c50:	bl	417300 <ferror@plt+0x13320>
  425c54:	ldr	w8, [x22, #4]
  425c58:	add	x20, x20, #0x1
  425c5c:	cmp	x20, x8
  425c60:	b.cc	425c44 <ferror@plt+0x21c64>  // b.lo, b.ul, b.last
  425c64:	ldr	w8, [x22, #16]
  425c68:	cbz	w8, 425d44 <ferror@plt+0x21d64>
  425c6c:	adrp	x0, 447000 <ferror@plt+0x43020>
  425c70:	add	x0, x0, #0xcdf
  425c74:	str	w24, [sp, #12]
  425c78:	str	x19, [sp, #16]
  425c7c:	mov	w19, w27
  425c80:	bl	417300 <ferror@plt+0x13320>
  425c84:	ldr	w8, [x22, #16]
  425c88:	cbz	w8, 425d28 <ferror@plt+0x21d48>
  425c8c:	adrp	x20, 447000 <ferror@plt+0x43020>
  425c90:	adrp	x28, 480000 <ferror@plt+0x7c020>
  425c94:	adrp	x23, 447000 <ferror@plt+0x43020>
  425c98:	adrp	x24, 447000 <ferror@plt+0x43020>
  425c9c:	mov	x27, xzr
  425ca0:	add	x20, x20, #0xce8
  425ca4:	add	x28, x28, #0x5ef
  425ca8:	add	x23, x23, #0xce2
  425cac:	add	x24, x24, #0xcea
  425cb0:	b	425cd4 <ferror@plt+0x21cf4>
  425cb4:	mov	x0, x23
  425cb8:	mov	x1, x25
  425cbc:	mov	x2, x26
  425cc0:	bl	417300 <ferror@plt+0x13320>
  425cc4:	ldr	w8, [x22, #16]
  425cc8:	add	x27, x27, #0x1
  425ccc:	cmp	x27, x8
  425cd0:	b.cs	425d28 <ferror@plt+0x21d48>  // b.hs, b.nlast
  425cd4:	ldr	x8, [x22, #24]
  425cd8:	ldr	q0, [x8, x27, lsl #4]
  425cdc:	str	q0, [sp, #32]
  425ce0:	bl	43e908 <ferror@plt+0x3a928>
  425ce4:	mov	x26, x0
  425ce8:	bl	43eb60 <ferror@plt+0x3ab80>
  425cec:	mov	v1.16b, v0.16b
  425cf0:	ldr	q0, [sp, #32]
  425cf4:	cmp	x27, #0x0
  425cf8:	csel	x25, x28, x20, eq  // eq = none
  425cfc:	bl	43e718 <ferror@plt+0x3a738>
  425d00:	cbz	w0, 425cb4 <ferror@plt+0x21cd4>
  425d04:	ldr	q0, [sp, #32]
  425d08:	bl	43ed78 <ferror@plt+0x3ad98>
  425d0c:	mov	x0, x24
  425d10:	mov	x1, x25
  425d14:	bl	417300 <ferror@plt+0x13320>
  425d18:	ldr	w8, [x22, #16]
  425d1c:	add	x27, x27, #0x1
  425d20:	cmp	x27, x8
  425d24:	b.cc	425cd4 <ferror@plt+0x21cf4>  // b.lo, b.ul, b.last
  425d28:	adrp	x0, 445000 <ferror@plt+0x41020>
  425d2c:	add	x0, x0, #0x941
  425d30:	bl	417300 <ferror@plt+0x13320>
  425d34:	mov	w27, w19
  425d38:	ldr	x19, [sp, #16]
  425d3c:	ldr	w24, [sp, #12]
  425d40:	adrp	x28, 491000 <ferror@plt+0x8d020>
  425d44:	adrp	x0, 447000 <ferror@plt+0x43020>
  425d48:	add	x0, x0, #0xcf2
  425d4c:	bl	417300 <ferror@plt+0x13320>
  425d50:	cbnz	w24, 425f14 <ferror@plt+0x21f34>
  425d54:	ldr	x0, [x22, #8]
  425d58:	bl	42251c <ferror@plt+0x1e53c>
  425d5c:	ldr	x0, [x22, #24]
  425d60:	bl	414cbc <ferror@plt+0x10cdc>
  425d64:	mov	x0, x22
  425d68:	bl	414cbc <ferror@plt+0x10cdc>
  425d6c:	mov	x0, x21
  425d70:	bl	414cbc <ferror@plt+0x10cdc>
  425d74:	cmp	w27, #0x5
  425d78:	b.ne	425db0 <ferror@plt+0x21dd0>  // b.any
  425d7c:	ldrb	w8, [x28, #3608]
  425d80:	tbnz	w8, #0, 425db0 <ferror@plt+0x21dd0>
  425d84:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425d88:	ldr	w8, [x8, #1980]
  425d8c:	cbz	w8, 425da4 <ferror@plt+0x21dc4>
  425d90:	adrp	x0, 447000 <ferror@plt+0x43020>
  425d94:	add	x0, x0, #0xc92
  425d98:	mov	x1, x19
  425d9c:	bl	41718c <ferror@plt+0x131ac>
  425da0:	b	425db0 <ferror@plt+0x21dd0>
  425da4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425da8:	ldr	w8, [x8, #1984]
  425dac:	cbz	w8, 425dd0 <ferror@plt+0x21df0>
  425db0:	ldp	x20, x19, [sp, #160]
  425db4:	ldp	x22, x21, [sp, #144]
  425db8:	ldp	x24, x23, [sp, #128]
  425dbc:	ldp	x26, x25, [sp, #112]
  425dc0:	ldp	x28, x27, [sp, #96]
  425dc4:	ldp	x29, x30, [sp, #80]
  425dc8:	add	sp, sp, #0xb0
  425dcc:	ret
  425dd0:	adrp	x0, 447000 <ferror@plt+0x43020>
  425dd4:	add	x0, x0, #0xca2
  425dd8:	b	425d98 <ferror@plt+0x21db8>
  425ddc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425de0:	ldr	w1, [x8, #3632]
  425de4:	adrp	x0, 447000 <ferror@plt+0x43020>
  425de8:	add	x0, x0, #0xbf0
  425dec:	bl	41718c <ferror@plt+0x131ac>
  425df0:	b	4259b4 <ferror@plt+0x219d4>
  425df4:	ldp	q0, q1, [sp, #16]
  425df8:	bl	43e718 <ferror@plt+0x3a738>
  425dfc:	cbnz	w0, 425e80 <ferror@plt+0x21ea0>
  425e00:	adrp	x8, 480000 <ferror@plt+0x7c020>
  425e04:	add	x8, x8, #0x5ef
  425e08:	cmp	x23, #0x0
  425e0c:	adrp	x0, 447000 <ferror@plt+0x43020>
  425e10:	csel	x1, x8, x23, eq  // eq = none
  425e14:	add	x0, x0, #0xc13
  425e18:	b	425e48 <ferror@plt+0x21e68>
  425e1c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425e20:	ldr	w8, [x8, #1984]
  425e24:	cbnz	w8, 425e4c <ferror@plt+0x21e6c>
  425e28:	adrp	x8, 447000 <ferror@plt+0x43020>
  425e2c:	adrp	x9, 447000 <ferror@plt+0x43020>
  425e30:	add	x8, x8, #0xc37
  425e34:	add	x9, x9, #0xc32
  425e38:	cmp	w24, #0x0
  425e3c:	adrp	x0, 447000 <ferror@plt+0x43020>
  425e40:	csel	x1, x9, x8, ne  // ne = any
  425e44:	add	x0, x0, #0x2b7
  425e48:	bl	41718c <ferror@plt+0x131ac>
  425e4c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425e50:	ldrb	w8, [x8, #3600]
  425e54:	eor	w8, w8, #0x1
  425e58:	and	w8, w24, w8
  425e5c:	cmp	w8, #0x1
  425e60:	b.ne	4259b4 <ferror@plt+0x219d4>  // b.any
  425e64:	ldrb	w8, [x28, #3608]
  425e68:	cmp	w8, #0x1
  425e6c:	b.ne	425e7c <ferror@plt+0x21e9c>  // b.any
  425e70:	adrp	x0, 447000 <ferror@plt+0x43020>
  425e74:	add	x0, x0, #0xc3a
  425e78:	bl	41718c <ferror@plt+0x131ac>
  425e7c:	bl	403aa0 <abort@plt>
  425e80:	adrp	x0, 444000 <ferror@plt+0x40020>
  425e84:	add	x0, x0, #0x410
  425e88:	bl	41718c <ferror@plt+0x131ac>
  425e8c:	b	425e4c <ferror@plt+0x21e6c>
  425e90:	adrp	x0, 447000 <ferror@plt+0x43020>
  425e94:	adrp	x1, 447000 <ferror@plt+0x43020>
  425e98:	adrp	x2, 447000 <ferror@plt+0x43020>
  425e9c:	add	x0, x0, #0xf7f
  425ea0:	add	x1, x1, #0x6de
  425ea4:	add	x2, x2, #0x67b
  425ea8:	bl	415dcc <ferror@plt+0x11dec>
  425eac:	adrp	x0, 447000 <ferror@plt+0x43020>
  425eb0:	adrp	x1, 447000 <ferror@plt+0x43020>
  425eb4:	adrp	x3, 447000 <ferror@plt+0x43020>
  425eb8:	adrp	x4, 447000 <ferror@plt+0x43020>
  425ebc:	add	x0, x0, #0xf7f
  425ec0:	add	x1, x1, #0x438
  425ec4:	add	x3, x3, #0xca7
  425ec8:	add	x4, x4, #0x73c
  425ecc:	mov	w2, #0x2a1                 	// #673
  425ed0:	bl	416d14 <ferror@plt+0x12d34>
  425ed4:	mov	x22, xzr
  425ed8:	mov	w24, #0x1                   	// #1
  425edc:	ldr	x8, [x23]
  425ee0:	ldr	x8, [x8, #8]
  425ee4:	cbz	x8, 425bf8 <ferror@plt+0x21c18>
  425ee8:	adrp	x0, 447000 <ferror@plt+0x43020>
  425eec:	adrp	x1, 447000 <ferror@plt+0x43020>
  425ef0:	adrp	x3, 447000 <ferror@plt+0x43020>
  425ef4:	adrp	x4, 447000 <ferror@plt+0x43020>
  425ef8:	add	x0, x0, #0xf7f
  425efc:	add	x1, x1, #0x438
  425f00:	add	x3, x3, #0xca7
  425f04:	add	x4, x4, #0xcb7
  425f08:	mov	w2, #0x2a2                 	// #674
  425f0c:	bl	416d14 <ferror@plt+0x12d34>
  425f10:	b	425bf8 <ferror@plt+0x21c18>
  425f14:	adrp	x0, 447000 <ferror@plt+0x43020>
  425f18:	adrp	x1, 447000 <ferror@plt+0x43020>
  425f1c:	adrp	x2, 447000 <ferror@plt+0x43020>
  425f20:	add	x0, x0, #0xf7f
  425f24:	add	x1, x1, #0x713
  425f28:	add	x2, x2, #0x73b
  425f2c:	bl	415dcc <ferror@plt+0x11dec>
  425f30:	mov	x0, x21
  425f34:	bl	414cbc <ferror@plt+0x10cdc>
  425f38:	cmp	w27, #0x5
  425f3c:	b.eq	425d7c <ferror@plt+0x21d9c>  // b.none
  425f40:	b	425db0 <ferror@plt+0x21dd0>
  425f44:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425f48:	ldr	x0, [x8, #3584]
  425f4c:	b	41cff8 <ferror@plt+0x19018>
  425f50:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425f54:	ldr	x8, [x8, #3584]
  425f58:	mov	w2, w1
  425f5c:	mov	w1, w0
  425f60:	mov	x0, x8
  425f64:	b	41d12c <ferror@plt+0x1914c>
  425f68:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425f6c:	ldr	x0, [x8, #3584]
  425f70:	b	41d35c <ferror@plt+0x1937c>
  425f74:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425f78:	ldr	x0, [x8, #3584]
  425f7c:	b	41d2d4 <ferror@plt+0x192f4>
  425f80:	stp	x29, x30, [sp, #-32]!
  425f84:	str	x19, [sp, #16]
  425f88:	adrp	x19, 491000 <ferror@plt+0x8d020>
  425f8c:	ldr	x0, [x19, #3680]
  425f90:	mov	x29, sp
  425f94:	cbnz	x0, 425fa0 <ferror@plt+0x21fc0>
  425f98:	bl	42991c <ferror@plt+0x2593c>
  425f9c:	str	x0, [x19, #3680]
  425fa0:	ldr	x19, [sp, #16]
  425fa4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425fa8:	str	xzr, [x8, #3688]
  425fac:	ldp	x29, x30, [sp], #32
  425fb0:	b	42997c <ferror@plt+0x2599c>
  425fb4:	stp	x29, x30, [sp, #-16]!
  425fb8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425fbc:	ldr	x0, [x8, #3680]
  425fc0:	mov	x29, sp
  425fc4:	cbz	x0, 425fe0 <ferror@plt+0x22000>
  425fc8:	mov	x1, xzr
  425fcc:	bl	429af4 <ferror@plt+0x25b14>
  425fd0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425fd4:	str	d0, [x8, #3688]
  425fd8:	ldp	x29, x30, [sp], #16
  425fdc:	ret
  425fe0:	fmov	d0, xzr
  425fe4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425fe8:	str	d0, [x8, #3688]
  425fec:	ldp	x29, x30, [sp], #16
  425ff0:	ret
  425ff4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  425ff8:	ldr	d0, [x8, #3688]
  425ffc:	ret
  426000:	sub	sp, sp, #0x120
  426004:	stp	x29, x30, [sp, #256]
  426008:	stp	x28, x19, [sp, #272]
  42600c:	add	x29, sp, #0x100
  426010:	mov	x19, x0
  426014:	stp	x1, x2, [sp, #120]
  426018:	stp	x3, x4, [sp, #136]
  42601c:	stp	x5, x6, [sp, #152]
  426020:	str	x7, [sp, #168]
  426024:	stp	q1, q2, [sp]
  426028:	stp	q3, q4, [sp, #32]
  42602c:	stp	q5, q6, [sp, #64]
  426030:	str	q7, [sp, #96]
  426034:	bl	43ec28 <ferror@plt+0x3ac48>
  426038:	mov	x8, #0xffffffffffffffc8    	// #-56
  42603c:	mov	x9, sp
  426040:	movk	x8, #0xff90, lsl #32
  426044:	add	x10, sp, #0x78
  426048:	add	x9, x9, #0x70
  42604c:	stp	x9, x8, [x29, #-32]
  426050:	add	x8, x29, #0x20
  426054:	add	x9, x10, #0x38
  426058:	stp	x8, x9, [x29, #-48]
  42605c:	ldp	q1, q2, [x29, #-48]
  426060:	sub	x1, x29, #0x50
  426064:	mov	x0, x19
  426068:	stur	q0, [x29, #-16]
  42606c:	stp	q1, q2, [x29, #-80]
  426070:	bl	420b3c <ferror@plt+0x1cb5c>
  426074:	mov	x19, x0
  426078:	sub	x4, x29, #0x10
  42607c:	mov	w0, #0x7                   	// #7
  426080:	mov	w3, #0x1                   	// #1
  426084:	mov	x1, x19
  426088:	mov	x2, xzr
  42608c:	bl	425768 <ferror@plt+0x21788>
  426090:	mov	x0, x19
  426094:	bl	414cbc <ferror@plt+0x10cdc>
  426098:	ldp	x28, x19, [sp, #272]
  42609c:	ldp	x29, x30, [sp, #256]
  4260a0:	add	sp, sp, #0x120
  4260a4:	ret
  4260a8:	sub	sp, sp, #0x120
  4260ac:	stp	x29, x30, [sp, #256]
  4260b0:	stp	x28, x19, [sp, #272]
  4260b4:	add	x29, sp, #0x100
  4260b8:	mov	x19, x0
  4260bc:	stp	x1, x2, [sp, #120]
  4260c0:	stp	x3, x4, [sp, #136]
  4260c4:	stp	x5, x6, [sp, #152]
  4260c8:	str	x7, [sp, #168]
  4260cc:	stp	q1, q2, [sp]
  4260d0:	stp	q3, q4, [sp, #32]
  4260d4:	stp	q5, q6, [sp, #64]
  4260d8:	str	q7, [sp, #96]
  4260dc:	bl	43ec28 <ferror@plt+0x3ac48>
  4260e0:	mov	x8, #0xffffffffffffffc8    	// #-56
  4260e4:	mov	x9, sp
  4260e8:	movk	x8, #0xff90, lsl #32
  4260ec:	add	x10, sp, #0x78
  4260f0:	add	x9, x9, #0x70
  4260f4:	stp	x9, x8, [x29, #-32]
  4260f8:	add	x8, x29, #0x20
  4260fc:	add	x9, x10, #0x38
  426100:	stp	x8, x9, [x29, #-48]
  426104:	ldp	q1, q2, [x29, #-48]
  426108:	sub	x1, x29, #0x50
  42610c:	mov	x0, x19
  426110:	stur	q0, [x29, #-16]
  426114:	stp	q1, q2, [x29, #-80]
  426118:	bl	420b3c <ferror@plt+0x1cb5c>
  42611c:	mov	x19, x0
  426120:	sub	x4, x29, #0x10
  426124:	mov	w0, #0x8                   	// #8
  426128:	mov	w3, #0x1                   	// #1
  42612c:	mov	x1, x19
  426130:	mov	x2, xzr
  426134:	bl	425768 <ferror@plt+0x21788>
  426138:	mov	x0, x19
  42613c:	bl	414cbc <ferror@plt+0x10cdc>
  426140:	ldp	x28, x19, [sp, #272]
  426144:	ldp	x29, x30, [sp, #256]
  426148:	add	sp, sp, #0x120
  42614c:	ret
  426150:	sub	sp, sp, #0x120
  426154:	stp	x29, x30, [sp, #256]
  426158:	add	x29, sp, #0x100
  42615c:	mov	x8, #0xffffffffffffffc8    	// #-56
  426160:	mov	x9, sp
  426164:	sub	x10, x29, #0x78
  426168:	movk	x8, #0xff80, lsl #32
  42616c:	add	x11, x29, #0x20
  426170:	add	x9, x9, #0x80
  426174:	add	x10, x10, #0x38
  426178:	stp	x9, x8, [x29, #-16]
  42617c:	stp	x11, x10, [x29, #-32]
  426180:	stp	x1, x2, [x29, #-120]
  426184:	stp	x3, x4, [x29, #-104]
  426188:	stp	x5, x6, [x29, #-88]
  42618c:	stur	x7, [x29, #-72]
  426190:	stp	q0, q1, [sp]
  426194:	ldp	q0, q1, [x29, #-32]
  426198:	sub	x1, x29, #0x40
  42619c:	stp	x28, x19, [sp, #272]
  4261a0:	stp	q2, q3, [sp, #32]
  4261a4:	stp	q4, q5, [sp, #64]
  4261a8:	stp	q6, q7, [sp, #96]
  4261ac:	stp	q0, q1, [x29, #-64]
  4261b0:	bl	420b3c <ferror@plt+0x1cb5c>
  4261b4:	mov	x19, x0
  4261b8:	mov	w0, #0x9                   	// #9
  4261bc:	mov	x1, x19
  4261c0:	mov	x2, xzr
  4261c4:	mov	w3, wzr
  4261c8:	mov	x4, xzr
  4261cc:	bl	425768 <ferror@plt+0x21788>
  4261d0:	mov	x0, x19
  4261d4:	bl	414cbc <ferror@plt+0x10cdc>
  4261d8:	ldp	x28, x19, [sp, #272]
  4261dc:	ldp	x29, x30, [sp, #256]
  4261e0:	add	sp, sp, #0x120
  4261e4:	ret
  4261e8:	stp	x29, x30, [sp, #-32]!
  4261ec:	stp	x20, x19, [sp, #16]
  4261f0:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4261f4:	ldr	x8, [x20, #3696]
  4261f8:	mov	x19, x0
  4261fc:	mov	x29, sp
  426200:	mov	x0, x8
  426204:	bl	414cbc <ferror@plt+0x10cdc>
  426208:	mov	x0, x19
  42620c:	bl	4209b8 <ferror@plt+0x1c9d8>
  426210:	str	x0, [x20, #3696]
  426214:	ldp	x20, x19, [sp, #16]
  426218:	ldp	x29, x30, [sp], #32
  42621c:	ret
  426220:	stp	x29, x30, [sp, #-48]!
  426224:	stp	x20, x19, [sp, #32]
  426228:	adrp	x8, 491000 <ferror@plt+0x8d020>
  42622c:	ldr	x20, [x8, #3696]
  426230:	str	x21, [sp, #16]
  426234:	mov	x29, sp
  426238:	cbz	x20, 4262cc <ferror@plt+0x222ec>
  42623c:	mov	x19, x0
  426240:	cbz	x0, 4262e8 <ferror@plt+0x22308>
  426244:	adrp	x1, 447000 <ferror@plt+0x43020>
  426248:	add	x1, x1, #0xee5
  42624c:	mov	x0, x20
  426250:	bl	403e30 <strstr@plt>
  426254:	cbz	x0, 4262ac <ferror@plt+0x222cc>
  426258:	mov	x21, x0
  42625c:	sub	x1, x0, x20
  426260:	mov	x0, x20
  426264:	bl	420a5c <ferror@plt+0x1ca7c>
  426268:	add	x2, x21, #0x2
  42626c:	mov	x1, x19
  426270:	mov	x3, xzr
  426274:	mov	x20, x0
  426278:	bl	420c00 <ferror@plt+0x1cc20>
  42627c:	mov	x19, x0
  426280:	mov	x0, x20
  426284:	bl	414cbc <ferror@plt+0x10cdc>
  426288:	adrp	x0, 446000 <ferror@plt+0x42020>
  42628c:	add	x0, x0, #0xe1b
  426290:	mov	x1, x19
  426294:	bl	426150 <ferror@plt+0x22170>
  426298:	mov	x0, x19
  42629c:	ldp	x20, x19, [sp, #32]
  4262a0:	ldr	x21, [sp, #16]
  4262a4:	ldp	x29, x30, [sp], #48
  4262a8:	b	414cbc <ferror@plt+0x10cdc>
  4262ac:	mov	x1, x20
  4262b0:	mov	x2, x19
  4262b4:	ldp	x20, x19, [sp, #32]
  4262b8:	ldr	x21, [sp, #16]
  4262bc:	adrp	x0, 446000 <ferror@plt+0x42020>
  4262c0:	add	x0, x0, #0xe2d
  4262c4:	ldp	x29, x30, [sp], #48
  4262c8:	b	426150 <ferror@plt+0x22170>
  4262cc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4262d0:	adrp	x1, 446000 <ferror@plt+0x42020>
  4262d4:	adrp	x2, 446000 <ferror@plt+0x42020>
  4262d8:	add	x0, x0, #0xf7f
  4262dc:	add	x1, x1, #0xdcf
  4262e0:	add	x2, x2, #0xded
  4262e4:	b	426300 <ferror@plt+0x22320>
  4262e8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4262ec:	adrp	x1, 446000 <ferror@plt+0x42020>
  4262f0:	adrp	x2, 446000 <ferror@plt+0x42020>
  4262f4:	add	x0, x0, #0xf7f
  4262f8:	add	x1, x1, #0xdcf
  4262fc:	add	x2, x2, #0xe03
  426300:	ldp	x20, x19, [sp, #32]
  426304:	ldr	x21, [sp, #16]
  426308:	ldp	x29, x30, [sp], #48
  42630c:	b	415dcc <ferror@plt+0x11dec>
  426310:	stp	x29, x30, [sp, #-32]!
  426314:	stp	x20, x19, [sp, #16]
  426318:	adrp	x20, 491000 <ferror@plt+0x8d020>
  42631c:	ldr	x8, [x20, #3704]
  426320:	mov	x29, sp
  426324:	cbz	x8, 426338 <ferror@plt+0x22358>
  426328:	ldp	x20, x19, [sp, #16]
  42632c:	mov	x0, x8
  426330:	ldp	x29, x30, [sp], #32
  426334:	ret
  426338:	mov	w0, #0x18                  	// #24
  42633c:	bl	41ef2c <ferror@plt+0x1af4c>
  426340:	mov	x19, x0
  426344:	adrp	x0, 446000 <ferror@plt+0x42020>
  426348:	add	x0, x0, #0xe41
  42634c:	bl	4209b8 <ferror@plt+0x1c9d8>
  426350:	str	x0, [x19]
  426354:	str	x19, [x20, #3704]
  426358:	bl	414cbc <ferror@plt+0x10cdc>
  42635c:	adrp	x0, 480000 <ferror@plt+0x7c020>
  426360:	add	x0, x0, #0x5ef
  426364:	bl	4209b8 <ferror@plt+0x1c9d8>
  426368:	ldr	x8, [x20, #3704]
  42636c:	str	x0, [x8]
  426370:	ldp	x20, x19, [sp, #16]
  426374:	mov	x0, x8
  426378:	ldp	x29, x30, [sp], #32
  42637c:	ret
  426380:	stp	x29, x30, [sp, #-32]!
  426384:	stp	x20, x19, [sp, #16]
  426388:	mov	x29, sp
  42638c:	cbz	x0, 4263d0 <ferror@plt+0x223f0>
  426390:	mov	w1, #0x2f                  	// #47
  426394:	mov	x19, x0
  426398:	bl	403ca0 <strchr@plt>
  42639c:	cbnz	x0, 4263ec <ferror@plt+0x2240c>
  4263a0:	ldrb	w8, [x19]
  4263a4:	cbz	w8, 426408 <ferror@plt+0x22428>
  4263a8:	mov	w0, #0x18                  	// #24
  4263ac:	bl	41ef2c <ferror@plt+0x1af4c>
  4263b0:	mov	x20, x0
  4263b4:	mov	x0, x19
  4263b8:	bl	4209b8 <ferror@plt+0x1c9d8>
  4263bc:	str	x0, [x20]
  4263c0:	mov	x0, x20
  4263c4:	ldp	x20, x19, [sp, #16]
  4263c8:	ldp	x29, x30, [sp], #32
  4263cc:	ret
  4263d0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4263d4:	adrp	x1, 447000 <ferror@plt+0x43020>
  4263d8:	adrp	x2, 447000 <ferror@plt+0x43020>
  4263dc:	add	x0, x0, #0xf7f
  4263e0:	add	x1, x1, #0x100
  4263e4:	add	x2, x2, #0x12e
  4263e8:	b	426420 <ferror@plt+0x22440>
  4263ec:	adrp	x0, 447000 <ferror@plt+0x43020>
  4263f0:	adrp	x1, 447000 <ferror@plt+0x43020>
  4263f4:	adrp	x2, 447000 <ferror@plt+0x43020>
  4263f8:	add	x0, x0, #0xf7f
  4263fc:	add	x1, x1, #0x100
  426400:	add	x2, x2, #0x141
  426404:	b	426420 <ferror@plt+0x22440>
  426408:	adrp	x0, 447000 <ferror@plt+0x43020>
  42640c:	adrp	x1, 447000 <ferror@plt+0x43020>
  426410:	adrp	x2, 447000 <ferror@plt+0x43020>
  426414:	add	x0, x0, #0xf7f
  426418:	add	x1, x1, #0x100
  42641c:	add	x2, x2, #0x162
  426420:	bl	415dcc <ferror@plt+0x11dec>
  426424:	mov	x20, xzr
  426428:	mov	x0, x20
  42642c:	ldp	x20, x19, [sp, #16]
  426430:	ldp	x29, x30, [sp], #32
  426434:	ret
  426438:	stp	x29, x30, [sp, #-32]!
  42643c:	stp	x20, x19, [sp, #16]
  426440:	adrp	x20, 491000 <ferror@plt+0x8d020>
  426444:	ldr	x8, [x20, #3704]
  426448:	mov	x29, sp
  42644c:	cbz	x8, 426460 <ferror@plt+0x22480>
  426450:	ldp	x20, x19, [sp, #16]
  426454:	mov	x0, x8
  426458:	ldp	x29, x30, [sp], #32
  42645c:	b	4264a8 <ferror@plt+0x224c8>
  426460:	mov	w0, #0x18                  	// #24
  426464:	bl	41ef2c <ferror@plt+0x1af4c>
  426468:	mov	x19, x0
  42646c:	adrp	x0, 446000 <ferror@plt+0x42020>
  426470:	add	x0, x0, #0xe41
  426474:	bl	4209b8 <ferror@plt+0x1c9d8>
  426478:	str	x0, [x19]
  42647c:	str	x19, [x20, #3704]
  426480:	bl	414cbc <ferror@plt+0x10cdc>
  426484:	adrp	x0, 480000 <ferror@plt+0x7c020>
  426488:	add	x0, x0, #0x5ef
  42648c:	bl	4209b8 <ferror@plt+0x1c9d8>
  426490:	ldr	x8, [x20, #3704]
  426494:	str	x0, [x8]
  426498:	ldp	x20, x19, [sp, #16]
  42649c:	mov	x0, x8
  4264a0:	ldp	x29, x30, [sp], #32
  4264a4:	b	4264a8 <ferror@plt+0x224c8>
  4264a8:	stp	x29, x30, [sp, #-80]!
  4264ac:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4264b0:	ldr	w8, [x8, #1968]
  4264b4:	str	x25, [sp, #16]
  4264b8:	stp	x24, x23, [sp, #32]
  4264bc:	stp	x22, x21, [sp, #48]
  4264c0:	stp	x20, x19, [sp, #64]
  4264c4:	mov	x29, sp
  4264c8:	cbz	w8, 4265d4 <ferror@plt+0x225f4>
  4264cc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4264d0:	ldrb	w8, [x8, #3592]
  4264d4:	cmp	w8, #0x1
  4264d8:	b.eq	4265f0 <ferror@plt+0x22610>  // b.none
  4264dc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4264e0:	add	x8, x8, #0xe08
  4264e4:	mov	x19, x0
  4264e8:	ldr	x0, [x8, #144]
  4264ec:	mov	w9, #0x1                   	// #1
  4264f0:	strb	w9, [x8]
  4264f4:	cbz	x0, 42650c <ferror@plt+0x2252c>
  4264f8:	bl	420330 <ferror@plt+0x1c350>
  4264fc:	mov	w20, wzr
  426500:	mov	x21, x0
  426504:	cbnz	x0, 426524 <ferror@plt+0x22544>
  426508:	b	426610 <ferror@plt+0x22630>
  42650c:	adrp	x1, 480000 <ferror@plt+0x7c020>
  426510:	add	x1, x1, #0x5ef
  426514:	bl	41ffec <ferror@plt+0x1c00c>
  426518:	mov	w20, wzr
  42651c:	mov	x21, x0
  426520:	cbz	x0, 426610 <ferror@plt+0x22630>
  426524:	adrp	x25, 480000 <ferror@plt+0x7c020>
  426528:	add	x25, x25, #0x5ef
  42652c:	b	426544 <ferror@plt+0x22564>
  426530:	mov	x0, x19
  426534:	mov	x1, x23
  426538:	bl	426ec8 <ferror@plt+0x22ee8>
  42653c:	add	w20, w0, w20
  426540:	cbz	x21, 426610 <ferror@plt+0x22630>
  426544:	ldr	x0, [x19]
  426548:	ldr	x23, [x21]
  42654c:	bl	403510 <strlen@plt>
  426550:	mov	x22, x0
  426554:	mov	x0, x21
  426558:	mov	x1, x21
  42655c:	bl	4202cc <ferror@plt+0x1c2ec>
  426560:	mov	x21, x0
  426564:	sub	x23, x23, #0x1
  426568:	ldrb	w8, [x23, #1]!
  42656c:	cmp	w8, #0x2f
  426570:	b.eq	426568 <ferror@plt+0x22588>  // b.none
  426574:	cbz	w22, 426530 <ferror@plt+0x22550>
  426578:	mov	w1, #0x2f                  	// #47
  42657c:	mov	x0, x23
  426580:	bl	403ca0 <strchr@plt>
  426584:	mov	x24, x0
  426588:	mov	x0, x23
  42658c:	bl	403510 <strlen@plt>
  426590:	sub	x8, x24, x23
  426594:	cmp	x8, w0, uxtw
  426598:	csel	w8, w0, w8, gt
  42659c:	cmp	x24, #0x0
  4265a0:	csel	w8, w8, w0, ne  // ne = any
  4265a4:	cbz	w8, 4265b0 <ferror@plt+0x225d0>
  4265a8:	cmp	w8, w22
  4265ac:	b.ne	426540 <ferror@plt+0x22560>  // b.any
  4265b0:	ldr	x1, [x19]
  4265b4:	and	x2, x22, #0xffffffff
  4265b8:	mov	x0, x23
  4265bc:	bl	403880 <strncmp@plt>
  4265c0:	cbnz	w0, 426540 <ferror@plt+0x22560>
  4265c4:	cmp	x24, #0x0
  4265c8:	csel	x1, x24, x25, ne  // ne = any
  4265cc:	mov	x0, x19
  4265d0:	b	426538 <ferror@plt+0x22558>
  4265d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4265d8:	adrp	x1, 447000 <ferror@plt+0x43020>
  4265dc:	adrp	x2, 447000 <ferror@plt+0x43020>
  4265e0:	add	x0, x0, #0xf7f
  4265e4:	add	x1, x1, #0x24d
  4265e8:	add	x2, x2, #0x270
  4265ec:	b	426608 <ferror@plt+0x22628>
  4265f0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4265f4:	adrp	x1, 447000 <ferror@plt+0x43020>
  4265f8:	adrp	x2, 447000 <ferror@plt+0x43020>
  4265fc:	add	x0, x0, #0xf7f
  426600:	add	x1, x1, #0x24d
  426604:	add	x2, x2, #0x295
  426608:	bl	415dcc <ferror@plt+0x11dec>
  42660c:	mov	w20, #0xffffffff            	// #-1
  426610:	mov	w0, w20
  426614:	ldp	x20, x19, [sp, #64]
  426618:	ldp	x22, x21, [sp, #48]
  42661c:	ldp	x24, x23, [sp, #32]
  426620:	ldr	x25, [sp, #16]
  426624:	ldp	x29, x30, [sp], #80
  426628:	ret
  42662c:	stp	x29, x30, [sp, #-80]!
  426630:	str	x25, [sp, #16]
  426634:	stp	x24, x23, [sp, #32]
  426638:	stp	x22, x21, [sp, #48]
  42663c:	stp	x20, x19, [sp, #64]
  426640:	mov	x29, sp
  426644:	cbz	x0, 4266b8 <ferror@plt+0x226d8>
  426648:	mov	x23, x1
  42664c:	mov	w1, #0x2f                  	// #47
  426650:	mov	x19, x5
  426654:	mov	x20, x4
  426658:	mov	x22, x3
  42665c:	mov	x21, x2
  426660:	mov	x24, x0
  426664:	bl	403ca0 <strchr@plt>
  426668:	cbnz	x0, 4266d4 <ferror@plt+0x226f4>
  42666c:	ldrb	w8, [x24]
  426670:	cbz	w8, 4266f0 <ferror@plt+0x22710>
  426674:	cbz	x20, 42670c <ferror@plt+0x2272c>
  426678:	mov	w0, #0x30                  	// #48
  42667c:	bl	41ef2c <ferror@plt+0x1af4c>
  426680:	mov	x25, x0
  426684:	mov	x0, x24
  426688:	bl	4209b8 <ferror@plt+0x1c9d8>
  42668c:	str	x0, [x25]
  426690:	str	w23, [x25, #8]
  426694:	stp	x22, x20, [x25, #16]
  426698:	stp	x19, x21, [x25, #32]
  42669c:	mov	x0, x25
  4266a0:	ldp	x20, x19, [sp, #64]
  4266a4:	ldp	x22, x21, [sp, #48]
  4266a8:	ldp	x24, x23, [sp, #32]
  4266ac:	ldr	x25, [sp, #16]
  4266b0:	ldp	x29, x30, [sp], #80
  4266b4:	ret
  4266b8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4266bc:	adrp	x1, 446000 <ferror@plt+0x42020>
  4266c0:	adrp	x2, 446000 <ferror@plt+0x42020>
  4266c4:	add	x0, x0, #0xf7f
  4266c8:	add	x1, x1, #0xe46
  4266cc:	add	x2, x2, #0xebe
  4266d0:	b	426724 <ferror@plt+0x22744>
  4266d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4266d8:	adrp	x1, 446000 <ferror@plt+0x42020>
  4266dc:	adrp	x2, 446000 <ferror@plt+0x42020>
  4266e0:	add	x0, x0, #0xf7f
  4266e4:	add	x1, x1, #0xe46
  4266e8:	add	x2, x2, #0xed0
  4266ec:	b	426724 <ferror@plt+0x22744>
  4266f0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4266f4:	adrp	x1, 446000 <ferror@plt+0x42020>
  4266f8:	adrp	x2, 446000 <ferror@plt+0x42020>
  4266fc:	add	x0, x0, #0xf7f
  426700:	add	x1, x1, #0xe46
  426704:	add	x2, x2, #0xef0
  426708:	b	426724 <ferror@plt+0x22744>
  42670c:	adrp	x0, 447000 <ferror@plt+0x43020>
  426710:	adrp	x1, 446000 <ferror@plt+0x42020>
  426714:	adrp	x2, 446000 <ferror@plt+0x42020>
  426718:	add	x0, x0, #0xf7f
  42671c:	add	x1, x1, #0xe46
  426720:	add	x2, x2, #0xf02
  426724:	bl	415dcc <ferror@plt+0x11dec>
  426728:	mov	x25, xzr
  42672c:	b	42669c <ferror@plt+0x226bc>
  426730:	sub	sp, sp, #0x70
  426734:	stp	x29, x30, [sp, #16]
  426738:	stp	x28, x27, [sp, #32]
  42673c:	stp	x26, x25, [sp, #48]
  426740:	stp	x24, x23, [sp, #64]
  426744:	stp	x22, x21, [sp, #80]
  426748:	stp	x20, x19, [sp, #96]
  42674c:	add	x29, sp, #0x10
  426750:	cbz	x0, 4269e8 <ferror@plt+0x22a08>
  426754:	mov	x28, x5
  426758:	mov	x21, x4
  42675c:	mov	x22, x3
  426760:	mov	x23, x2
  426764:	mov	x24, x1
  426768:	mov	x20, x0
  42676c:	bl	40a028 <ferror@plt+0x6048>
  426770:	cbz	w0, 426a04 <ferror@plt+0x22a24>
  426774:	cbz	x21, 426a20 <ferror@plt+0x22a40>
  426778:	adrp	x8, 491000 <ferror@plt+0x8d020>
  42677c:	ldr	x0, [x8, #3712]
  426780:	adrp	x2, 426000 <ferror@plt+0x22020>
  426784:	add	x2, x2, #0xa68
  426788:	mov	x1, x20
  42678c:	bl	420540 <ferror@plt+0x1c560>
  426790:	cbz	x0, 4267b4 <ferror@plt+0x227d4>
  426794:	ldp	x20, x19, [sp, #96]
  426798:	ldp	x22, x21, [sp, #80]
  42679c:	ldp	x24, x23, [sp, #64]
  4267a0:	ldp	x26, x25, [sp, #48]
  4267a4:	ldp	x28, x27, [sp, #32]
  4267a8:	ldp	x29, x30, [sp, #16]
  4267ac:	add	sp, sp, #0x70
  4267b0:	ret
  4267b4:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4267b8:	ldr	x27, [x19, #3704]
  4267bc:	cbnz	x27, 4267f8 <ferror@plt+0x22818>
  4267c0:	mov	w0, #0x18                  	// #24
  4267c4:	bl	41ef2c <ferror@plt+0x1af4c>
  4267c8:	mov	x25, x0
  4267cc:	adrp	x0, 446000 <ferror@plt+0x42020>
  4267d0:	add	x0, x0, #0xe41
  4267d4:	bl	4209b8 <ferror@plt+0x1c9d8>
  4267d8:	str	x0, [x25]
  4267dc:	str	x25, [x19, #3704]
  4267e0:	bl	414cbc <ferror@plt+0x10cdc>
  4267e4:	adrp	x0, 480000 <ferror@plt+0x7c020>
  4267e8:	add	x0, x0, #0x5ef
  4267ec:	bl	4209b8 <ferror@plt+0x1c9d8>
  4267f0:	ldr	x27, [x19, #3704]
  4267f4:	str	x0, [x27]
  4267f8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  4267fc:	add	x1, x1, #0x1f4
  426800:	mov	w2, #0xffffffff            	// #-1
  426804:	mov	x0, x20
  426808:	bl	42214c <ferror@plt+0x1e16c>
  42680c:	ldr	x26, [x0]
  426810:	mov	x25, x0
  426814:	cbz	x26, 4269c4 <ferror@plt+0x229e4>
  426818:	mov	w8, #0x1                   	// #1
  42681c:	str	x28, [sp, #8]
  426820:	b	426834 <ferror@plt+0x22854>
  426824:	ldr	x27, [x0]
  426828:	ldr	x26, [x25, x19, lsl #3]
  42682c:	add	w8, w19, #0x1
  426830:	cbz	x26, 4269c4 <ferror@plt+0x229e4>
  426834:	ldr	x9, [x25, w8, uxtw #3]
  426838:	ldrb	w10, [x26]
  42683c:	mov	w19, w8
  426840:	cbz	x9, 4268bc <ferror@plt+0x228dc>
  426844:	cbz	w10, 426904 <ferror@plt+0x22924>
  426848:	ldr	x0, [x27, #8]
  42684c:	adrp	x2, 426000 <ferror@plt+0x22020>
  426850:	mov	x1, x26
  426854:	add	x2, x2, #0xb04
  426858:	bl	420540 <ferror@plt+0x1c560>
  42685c:	cbnz	x0, 426824 <ferror@plt+0x22844>
  426860:	mov	w1, #0x2f                  	// #47
  426864:	mov	x0, x26
  426868:	bl	403ca0 <strchr@plt>
  42686c:	cbnz	x0, 42696c <ferror@plt+0x2298c>
  426870:	ldrb	w8, [x26]
  426874:	cbz	w8, 426978 <ferror@plt+0x22998>
  426878:	mov	w0, #0x18                  	// #24
  42687c:	bl	41ef2c <ferror@plt+0x1af4c>
  426880:	mov	x28, x0
  426884:	mov	x0, x26
  426888:	bl	4209b8 <ferror@plt+0x1c9d8>
  42688c:	str	x0, [x28]
  426890:	cbz	x28, 426994 <ferror@plt+0x229b4>
  426894:	ldr	x0, [x27, #8]
  426898:	mov	x1, x28
  42689c:	bl	41ffec <ferror@plt+0x1c00c>
  4268a0:	str	x0, [x27, #8]
  4268a4:	mov	x27, x28
  4268a8:	ldr	x28, [sp, #8]
  4268ac:	ldr	x26, [x25, x19, lsl #3]
  4268b0:	add	w8, w19, #0x1
  4268b4:	cbnz	x26, 426834 <ferror@plt+0x22854>
  4268b8:	b	4269c4 <ferror@plt+0x229e4>
  4268bc:	cbz	w10, 426a58 <ferror@plt+0x22a78>
  4268c0:	mov	x0, x26
  4268c4:	mov	x1, x24
  4268c8:	mov	x2, x23
  4268cc:	mov	x3, x22
  4268d0:	mov	x4, x21
  4268d4:	mov	x5, x28
  4268d8:	bl	42662c <ferror@plt+0x2264c>
  4268dc:	cbz	x27, 426914 <ferror@plt+0x22934>
  4268e0:	mov	x1, x0
  4268e4:	cbz	x0, 426940 <ferror@plt+0x22960>
  4268e8:	ldr	x0, [x27, #16]
  4268ec:	bl	41ffec <ferror@plt+0x1c00c>
  4268f0:	str	x0, [x27, #16]
  4268f4:	ldr	x26, [x25, x19, lsl #3]
  4268f8:	add	w8, w19, #0x1
  4268fc:	cbnz	x26, 426834 <ferror@plt+0x22854>
  426900:	b	4269c4 <ferror@plt+0x229e4>
  426904:	mov	x26, x9
  426908:	add	w8, w19, #0x1
  42690c:	cbnz	x26, 426834 <ferror@plt+0x22854>
  426910:	b	4269c4 <ferror@plt+0x229e4>
  426914:	adrp	x0, 447000 <ferror@plt+0x43020>
  426918:	adrp	x1, 447000 <ferror@plt+0x43020>
  42691c:	adrp	x2, 447000 <ferror@plt+0x43020>
  426920:	add	x0, x0, #0xf7f
  426924:	add	x1, x1, #0x175
  426928:	add	x2, x2, #0x1f6
  42692c:	bl	415dcc <ferror@plt+0x11dec>
  426930:	ldr	x26, [x25, x19, lsl #3]
  426934:	add	w8, w19, #0x1
  426938:	cbnz	x26, 426834 <ferror@plt+0x22854>
  42693c:	b	4269c4 <ferror@plt+0x229e4>
  426940:	adrp	x0, 447000 <ferror@plt+0x43020>
  426944:	adrp	x1, 447000 <ferror@plt+0x43020>
  426948:	adrp	x2, 447000 <ferror@plt+0x43020>
  42694c:	add	x0, x0, #0xf7f
  426950:	add	x1, x1, #0x175
  426954:	add	x2, x2, #0x1a6
  426958:	bl	415dcc <ferror@plt+0x11dec>
  42695c:	ldr	x26, [x25, x19, lsl #3]
  426960:	add	w8, w19, #0x1
  426964:	cbnz	x26, 426834 <ferror@plt+0x22854>
  426968:	b	4269c4 <ferror@plt+0x229e4>
  42696c:	adrp	x2, 447000 <ferror@plt+0x43020>
  426970:	add	x2, x2, #0x141
  426974:	b	426980 <ferror@plt+0x229a0>
  426978:	adrp	x2, 447000 <ferror@plt+0x43020>
  42697c:	add	x2, x2, #0x162
  426980:	adrp	x0, 447000 <ferror@plt+0x43020>
  426984:	adrp	x1, 447000 <ferror@plt+0x43020>
  426988:	add	x0, x0, #0xf7f
  42698c:	add	x1, x1, #0x100
  426990:	bl	415dcc <ferror@plt+0x11dec>
  426994:	adrp	x0, 447000 <ferror@plt+0x43020>
  426998:	adrp	x1, 447000 <ferror@plt+0x43020>
  42699c:	adrp	x2, 447000 <ferror@plt+0x43020>
  4269a0:	add	x0, x0, #0xf7f
  4269a4:	add	x1, x1, #0x1b8
  4269a8:	add	x2, x2, #0x1f0
  4269ac:	bl	415dcc <ferror@plt+0x11dec>
  4269b0:	ldr	x28, [sp, #8]
  4269b4:	mov	x27, xzr
  4269b8:	ldr	x26, [x25, x19, lsl #3]
  4269bc:	add	w8, w19, #0x1
  4269c0:	cbnz	x26, 426834 <ferror@plt+0x22854>
  4269c4:	mov	x0, x25
  4269c8:	ldp	x20, x19, [sp, #96]
  4269cc:	ldp	x22, x21, [sp, #80]
  4269d0:	ldp	x24, x23, [sp, #64]
  4269d4:	ldp	x26, x25, [sp, #48]
  4269d8:	ldp	x28, x27, [sp, #32]
  4269dc:	ldp	x29, x30, [sp, #16]
  4269e0:	add	sp, sp, #0x70
  4269e4:	b	42251c <ferror@plt+0x1e53c>
  4269e8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4269ec:	adrp	x1, 446000 <ferror@plt+0x42020>
  4269f0:	adrp	x2, 446000 <ferror@plt+0x42020>
  4269f4:	add	x0, x0, #0xf7f
  4269f8:	add	x1, x1, #0xf14
  4269fc:	add	x2, x2, #0xf85
  426a00:	b	426a38 <ferror@plt+0x22a58>
  426a04:	adrp	x0, 447000 <ferror@plt+0x43020>
  426a08:	adrp	x1, 446000 <ferror@plt+0x42020>
  426a0c:	adrp	x2, 446000 <ferror@plt+0x42020>
  426a10:	add	x0, x0, #0xf7f
  426a14:	add	x1, x1, #0xf14
  426a18:	add	x2, x2, #0xf96
  426a1c:	b	426a38 <ferror@plt+0x22a58>
  426a20:	adrp	x0, 447000 <ferror@plt+0x43020>
  426a24:	adrp	x1, 446000 <ferror@plt+0x42020>
  426a28:	adrp	x2, 446000 <ferror@plt+0x42020>
  426a2c:	add	x0, x0, #0xf7f
  426a30:	add	x1, x1, #0xf14
  426a34:	add	x2, x2, #0xfb4
  426a38:	ldp	x20, x19, [sp, #96]
  426a3c:	ldp	x22, x21, [sp, #80]
  426a40:	ldp	x24, x23, [sp, #64]
  426a44:	ldp	x26, x25, [sp, #48]
  426a48:	ldp	x28, x27, [sp, #32]
  426a4c:	ldp	x29, x30, [sp, #16]
  426a50:	add	sp, sp, #0x70
  426a54:	b	415dcc <ferror@plt+0x11dec>
  426a58:	adrp	x0, 446000 <ferror@plt+0x42020>
  426a5c:	add	x0, x0, #0xfce
  426a60:	mov	x1, x20
  426a64:	bl	426a88 <ferror@plt+0x22aa8>
  426a68:	cbz	x0, 426a74 <ferror@plt+0x22a94>
  426a6c:	cbz	x1, 426a80 <ferror@plt+0x22aa0>
  426a70:	b	403b30 <strcmp@plt>
  426a74:	cmp	x1, #0x0
  426a78:	csetm	w0, ne  // ne = any
  426a7c:	ret
  426a80:	mov	w0, #0x1                   	// #1
  426a84:	ret
  426a88:	sub	sp, sp, #0x120
  426a8c:	stp	x29, x30, [sp, #256]
  426a90:	add	x29, sp, #0x100
  426a94:	mov	x9, #0xffffffffffffffc8    	// #-56
  426a98:	mov	x10, sp
  426a9c:	sub	x11, x29, #0x78
  426aa0:	movk	x9, #0xff80, lsl #32
  426aa4:	add	x12, x29, #0x20
  426aa8:	add	x10, x10, #0x80
  426aac:	add	x11, x11, #0x38
  426ab0:	stp	x10, x9, [x29, #-16]
  426ab4:	stp	x12, x11, [x29, #-32]
  426ab8:	stp	x1, x2, [x29, #-120]
  426abc:	stp	x3, x4, [x29, #-104]
  426ac0:	stp	x5, x6, [x29, #-88]
  426ac4:	stur	x7, [x29, #-72]
  426ac8:	stp	q0, q1, [sp]
  426acc:	ldp	q0, q1, [x29, #-32]
  426ad0:	mov	x8, x0
  426ad4:	adrp	x0, 447000 <ferror@plt+0x43020>
  426ad8:	add	x0, x0, #0xf7f
  426adc:	sub	x3, x29, #0x40
  426ae0:	mov	w1, #0x4                   	// #4
  426ae4:	mov	x2, x8
  426ae8:	str	x28, [sp, #272]
  426aec:	stp	q2, q3, [sp, #32]
  426af0:	stp	q4, q5, [sp, #64]
  426af4:	stp	q6, q7, [sp, #96]
  426af8:	stp	q0, q1, [x29, #-64]
  426afc:	bl	4160a0 <ferror@plt+0x120c0>
  426b00:	b	426b00 <ferror@plt+0x22b20>
  426b04:	ldr	x0, [x0]
  426b08:	b	403b30 <strcmp@plt>
  426b0c:	cbz	x0, 426b3c <ferror@plt+0x22b5c>
  426b10:	cbz	x1, 426b58 <ferror@plt+0x22b78>
  426b14:	stp	x29, x30, [sp, #-32]!
  426b18:	str	x19, [sp, #16]
  426b1c:	mov	x19, x0
  426b20:	ldr	x0, [x0, #8]
  426b24:	mov	x29, sp
  426b28:	bl	41ffec <ferror@plt+0x1c00c>
  426b2c:	str	x0, [x19, #8]
  426b30:	ldr	x19, [sp, #16]
  426b34:	ldp	x29, x30, [sp], #32
  426b38:	ret
  426b3c:	adrp	x0, 447000 <ferror@plt+0x43020>
  426b40:	adrp	x1, 447000 <ferror@plt+0x43020>
  426b44:	adrp	x2, 447000 <ferror@plt+0x43020>
  426b48:	add	x0, x0, #0xf7f
  426b4c:	add	x1, x1, #0x1b8
  426b50:	add	x2, x2, #0x1f6
  426b54:	b	415dcc <ferror@plt+0x11dec>
  426b58:	adrp	x0, 447000 <ferror@plt+0x43020>
  426b5c:	adrp	x1, 447000 <ferror@plt+0x43020>
  426b60:	adrp	x2, 447000 <ferror@plt+0x43020>
  426b64:	add	x0, x0, #0xf7f
  426b68:	add	x1, x1, #0x1b8
  426b6c:	add	x2, x2, #0x1f0
  426b70:	b	415dcc <ferror@plt+0x11dec>
  426b74:	cbz	x0, 426ba4 <ferror@plt+0x22bc4>
  426b78:	cbz	x1, 426bc0 <ferror@plt+0x22be0>
  426b7c:	stp	x29, x30, [sp, #-32]!
  426b80:	str	x19, [sp, #16]
  426b84:	mov	x19, x0
  426b88:	ldr	x0, [x0, #16]
  426b8c:	mov	x29, sp
  426b90:	bl	41ffec <ferror@plt+0x1c00c>
  426b94:	str	x0, [x19, #16]
  426b98:	ldr	x19, [sp, #16]
  426b9c:	ldp	x29, x30, [sp], #32
  426ba0:	ret
  426ba4:	adrp	x0, 447000 <ferror@plt+0x43020>
  426ba8:	adrp	x1, 447000 <ferror@plt+0x43020>
  426bac:	adrp	x2, 447000 <ferror@plt+0x43020>
  426bb0:	add	x0, x0, #0xf7f
  426bb4:	add	x1, x1, #0x175
  426bb8:	add	x2, x2, #0x1f6
  426bbc:	b	415dcc <ferror@plt+0x11dec>
  426bc0:	adrp	x0, 447000 <ferror@plt+0x43020>
  426bc4:	adrp	x1, 447000 <ferror@plt+0x43020>
  426bc8:	adrp	x2, 447000 <ferror@plt+0x43020>
  426bcc:	add	x0, x0, #0xf7f
  426bd0:	add	x1, x1, #0x175
  426bd4:	add	x2, x2, #0x1a6
  426bd8:	b	415dcc <ferror@plt+0x11dec>
  426bdc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  426be0:	mov	w9, #0x2                   	// #2
  426be4:	str	w9, [x8, #1952]
  426be8:	ret
  426bec:	stp	x29, x30, [sp, #-32]!
  426bf0:	stp	x20, x19, [sp, #16]
  426bf4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  426bf8:	mov	x19, x0
  426bfc:	ldr	x0, [x20, #3720]
  426c00:	adrp	x8, 491000 <ferror@plt+0x8d020>
  426c04:	mov	w9, #0x3                   	// #3
  426c08:	mov	x29, sp
  426c0c:	str	w9, [x8, #1952]
  426c10:	bl	414cbc <ferror@plt+0x10cdc>
  426c14:	mov	x0, x19
  426c18:	bl	4209b8 <ferror@plt+0x1c9d8>
  426c1c:	str	x0, [x20, #3720]
  426c20:	ldp	x20, x19, [sp, #16]
  426c24:	ldp	x29, x30, [sp], #32
  426c28:	ret
  426c2c:	stp	x29, x30, [sp, #-32]!
  426c30:	stp	x20, x19, [sp, #16]
  426c34:	adrp	x20, 491000 <ferror@plt+0x8d020>
  426c38:	mov	x19, x0
  426c3c:	ldr	x0, [x20, #3720]
  426c40:	adrp	x8, 491000 <ferror@plt+0x8d020>
  426c44:	mov	w9, #0x1                   	// #1
  426c48:	mov	x29, sp
  426c4c:	str	w9, [x8, #1952]
  426c50:	bl	414cbc <ferror@plt+0x10cdc>
  426c54:	mov	x0, x19
  426c58:	bl	4209b8 <ferror@plt+0x1c9d8>
  426c5c:	str	x0, [x20, #3720]
  426c60:	ldp	x20, x19, [sp, #16]
  426c64:	ldp	x29, x30, [sp], #32
  426c68:	ret
  426c6c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  426c70:	ldr	w8, [x8, #1952]
  426c74:	cmp	w8, #0x0
  426c78:	cset	w0, ne  // ne = any
  426c7c:	ret
  426c80:	stp	x29, x30, [sp, #-16]!
  426c84:	adrp	x8, 491000 <ferror@plt+0x8d020>
  426c88:	ldr	w8, [x8, #1968]
  426c8c:	mov	x29, sp
  426c90:	cbz	w8, 426c9c <ferror@plt+0x22cbc>
  426c94:	ldp	x29, x30, [sp], #16
  426c98:	ret
  426c9c:	adrp	x0, 446000 <ferror@plt+0x42020>
  426ca0:	add	x0, x0, #0xfe9
  426ca4:	bl	426a88 <ferror@plt+0x22aa8>
  426ca8:	cbz	x0, 426cd4 <ferror@plt+0x22cf4>
  426cac:	ldrb	w8, [x0]
  426cb0:	cmp	w8, #0x2f
  426cb4:	b.ne	426cf0 <ferror@plt+0x22d10>  // b.any
  426cb8:	mov	x4, x1
  426cbc:	cbz	x1, 426d0c <ferror@plt+0x22d2c>
  426cc0:	mov	x1, xzr
  426cc4:	mov	x2, xzr
  426cc8:	mov	x3, xzr
  426ccc:	mov	x5, xzr
  426cd0:	b	426730 <ferror@plt+0x22750>
  426cd4:	adrp	x0, 447000 <ferror@plt+0x43020>
  426cd8:	adrp	x1, 447000 <ferror@plt+0x43020>
  426cdc:	adrp	x2, 446000 <ferror@plt+0x42020>
  426ce0:	add	x0, x0, #0xf7f
  426ce4:	add	x1, x1, #0x23
  426ce8:	add	x2, x2, #0xf85
  426cec:	b	415dcc <ferror@plt+0x11dec>
  426cf0:	adrp	x0, 447000 <ferror@plt+0x43020>
  426cf4:	adrp	x1, 447000 <ferror@plt+0x43020>
  426cf8:	adrp	x2, 447000 <ferror@plt+0x43020>
  426cfc:	add	x0, x0, #0xf7f
  426d00:	add	x1, x1, #0x23
  426d04:	add	x2, x2, #0x51
  426d08:	b	415dcc <ferror@plt+0x11dec>
  426d0c:	adrp	x0, 447000 <ferror@plt+0x43020>
  426d10:	adrp	x1, 447000 <ferror@plt+0x43020>
  426d14:	adrp	x2, 446000 <ferror@plt+0x42020>
  426d18:	add	x0, x0, #0xf7f
  426d1c:	add	x1, x1, #0x23
  426d20:	add	x2, x2, #0xfbc
  426d24:	b	415dcc <ferror@plt+0x11dec>
  426d28:	cbz	x0, 426d54 <ferror@plt+0x22d74>
  426d2c:	ldrb	w8, [x0]
  426d30:	cmp	w8, #0x2f
  426d34:	b.ne	426d70 <ferror@plt+0x22d90>  // b.any
  426d38:	mov	x4, x2
  426d3c:	cbz	x2, 426d8c <ferror@plt+0x22dac>
  426d40:	mov	x2, x1
  426d44:	mov	x1, xzr
  426d48:	mov	x3, xzr
  426d4c:	mov	x5, xzr
  426d50:	b	426730 <ferror@plt+0x22750>
  426d54:	adrp	x0, 447000 <ferror@plt+0x43020>
  426d58:	adrp	x1, 447000 <ferror@plt+0x43020>
  426d5c:	adrp	x2, 446000 <ferror@plt+0x42020>
  426d60:	add	x0, x0, #0xf7f
  426d64:	add	x1, x1, #0x64
  426d68:	add	x2, x2, #0xf85
  426d6c:	b	415dcc <ferror@plt+0x11dec>
  426d70:	adrp	x0, 447000 <ferror@plt+0x43020>
  426d74:	adrp	x1, 447000 <ferror@plt+0x43020>
  426d78:	adrp	x2, 447000 <ferror@plt+0x43020>
  426d7c:	add	x0, x0, #0xf7f
  426d80:	add	x1, x1, #0x64
  426d84:	add	x2, x2, #0x51
  426d88:	b	415dcc <ferror@plt+0x11dec>
  426d8c:	adrp	x0, 447000 <ferror@plt+0x43020>
  426d90:	adrp	x1, 447000 <ferror@plt+0x43020>
  426d94:	adrp	x2, 446000 <ferror@plt+0x42020>
  426d98:	add	x0, x0, #0xf7f
  426d9c:	add	x1, x1, #0x64
  426da0:	add	x2, x2, #0xfbc
  426da4:	b	415dcc <ferror@plt+0x11dec>
  426da8:	cbz	x0, 426dd4 <ferror@plt+0x22df4>
  426dac:	ldrb	w8, [x0]
  426db0:	cmp	w8, #0x2f
  426db4:	b.ne	426df0 <ferror@plt+0x22e10>  // b.any
  426db8:	mov	x4, x2
  426dbc:	cbz	x2, 426e0c <ferror@plt+0x22e2c>
  426dc0:	mov	x5, x3
  426dc4:	mov	x2, x1
  426dc8:	mov	x1, xzr
  426dcc:	mov	x3, xzr
  426dd0:	b	426730 <ferror@plt+0x22750>
  426dd4:	adrp	x0, 447000 <ferror@plt+0x43020>
  426dd8:	adrp	x1, 447000 <ferror@plt+0x43020>
  426ddc:	adrp	x2, 446000 <ferror@plt+0x42020>
  426de0:	add	x0, x0, #0xf7f
  426de4:	add	x1, x1, #0xaa
  426de8:	add	x2, x2, #0xf85
  426dec:	b	415dcc <ferror@plt+0x11dec>
  426df0:	adrp	x0, 447000 <ferror@plt+0x43020>
  426df4:	adrp	x1, 447000 <ferror@plt+0x43020>
  426df8:	adrp	x2, 447000 <ferror@plt+0x43020>
  426dfc:	add	x0, x0, #0xf7f
  426e00:	add	x1, x1, #0xaa
  426e04:	add	x2, x2, #0x51
  426e08:	b	415dcc <ferror@plt+0x11dec>
  426e0c:	adrp	x0, 447000 <ferror@plt+0x43020>
  426e10:	adrp	x1, 447000 <ferror@plt+0x43020>
  426e14:	adrp	x2, 446000 <ferror@plt+0x42020>
  426e18:	add	x0, x0, #0xf7f
  426e1c:	add	x1, x1, #0xaa
  426e20:	add	x2, x2, #0xfbc
  426e24:	b	415dcc <ferror@plt+0x11dec>
  426e28:	cbz	x0, 426e68 <ferror@plt+0x22e88>
  426e2c:	stp	x29, x30, [sp, #-32]!
  426e30:	str	x19, [sp, #16]
  426e34:	mov	x19, x0
  426e38:	mov	w0, #0x18                  	// #24
  426e3c:	mov	x29, sp
  426e40:	bl	41ef2c <ferror@plt+0x1af4c>
  426e44:	adrp	x10, 414000 <ferror@plt+0x10020>
  426e48:	adrp	x8, 491000 <ferror@plt+0x8d020>
  426e4c:	add	x10, x10, #0xcbc
  426e50:	ldr	x9, [x8, #3728]
  426e54:	stp	x10, x19, [x0, #8]
  426e58:	ldr	x19, [sp, #16]
  426e5c:	str	x0, [x8, #3728]
  426e60:	str	x9, [x0]
  426e64:	ldp	x29, x30, [sp], #32
  426e68:	ret
  426e6c:	cbz	x0, 426eac <ferror@plt+0x22ecc>
  426e70:	stp	x29, x30, [sp, #-32]!
  426e74:	stp	x20, x19, [sp, #16]
  426e78:	mov	x20, x0
  426e7c:	mov	w0, #0x18                  	// #24
  426e80:	mov	x29, sp
  426e84:	mov	x19, x1
  426e88:	bl	41ef2c <ferror@plt+0x1af4c>
  426e8c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  426e90:	ldr	x9, [x8, #3728]
  426e94:	stp	x20, x19, [x0, #8]
  426e98:	str	x0, [x8, #3728]
  426e9c:	str	x9, [x0]
  426ea0:	ldp	x20, x19, [sp, #16]
  426ea4:	ldp	x29, x30, [sp], #32
  426ea8:	ret
  426eac:	adrp	x0, 447000 <ferror@plt+0x43020>
  426eb0:	adrp	x1, 447000 <ferror@plt+0x43020>
  426eb4:	adrp	x2, 447000 <ferror@plt+0x43020>
  426eb8:	add	x0, x0, #0xf7f
  426ebc:	add	x1, x1, #0x204
  426ec0:	add	x2, x2, #0x238
  426ec4:	b	415dcc <ferror@plt+0x11dec>
  426ec8:	sub	sp, sp, #0xf0
  426ecc:	stp	x29, x30, [sp, #144]
  426ed0:	stp	x28, x27, [sp, #160]
  426ed4:	stp	x26, x25, [sp, #176]
  426ed8:	stp	x24, x23, [sp, #192]
  426edc:	stp	x22, x21, [sp, #208]
  426ee0:	stp	x20, x19, [sp, #224]
  426ee4:	add	x29, sp, #0x90
  426ee8:	cbz	x0, 4274f4 <ferror@plt+0x23514>
  426eec:	mov	x20, x1
  426ef0:	adrp	x28, 491000 <ferror@plt+0x8d020>
  426ef4:	ldr	x1, [x0]
  426ef8:	ldr	x24, [x28, #1960]
  426efc:	mov	x22, x0
  426f00:	mov	w0, #0xa                   	// #10
  426f04:	mov	x2, xzr
  426f08:	mov	w3, wzr
  426f0c:	mov	x4, xzr
  426f10:	bl	425768 <ferror@plt+0x21788>
  426f14:	sub	x21, x20, #0x1
  426f18:	ldrb	w8, [x21, #1]!
  426f1c:	cmp	w8, #0x2f
  426f20:	b.eq	426f18 <ferror@plt+0x22f38>  // b.none
  426f24:	mov	x0, x21
  426f28:	bl	403510 <strlen@plt>
  426f2c:	mov	x20, x0
  426f30:	mov	w1, #0x2f                  	// #47
  426f34:	mov	x0, x21
  426f38:	bl	403ca0 <strchr@plt>
  426f3c:	ldr	x2, [x22]
  426f40:	sub	x8, x0, x21
  426f44:	cmp	x8, w20, uxtw
  426f48:	csel	w8, w20, w8, gt
  426f4c:	ldrb	w9, [x2]
  426f50:	cmp	x0, #0x0
  426f54:	mov	x23, x0
  426f58:	csel	w19, w8, w20, ne  // ne = any
  426f5c:	cbz	w9, 426f78 <ferror@plt+0x22f98>
  426f60:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  426f64:	add	x1, x1, #0x1f4
  426f68:	mov	x0, x24
  426f6c:	mov	x3, xzr
  426f70:	bl	420c00 <ferror@plt+0x1cc20>
  426f74:	b	426f80 <ferror@plt+0x22fa0>
  426f78:	ldr	x0, [x28, #1960]
  426f7c:	bl	4209b8 <ferror@plt+0x1c9d8>
  426f80:	stp	x24, x22, [sp, #24]
  426f84:	str	x0, [x28, #1960]
  426f88:	ldr	x0, [x22, #16]
  426f8c:	bl	420330 <ferror@plt+0x1c350>
  426f90:	bl	420490 <ferror@plt+0x1c4b0>
  426f94:	mov	w22, wzr
  426f98:	str	x0, [sp, #16]
  426f9c:	cbz	x0, 427400 <ferror@plt+0x23420>
  426fa0:	adrp	x25, 491000 <ferror@plt+0x8d020>
  426fa4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  426fa8:	adrp	x27, 491000 <ferror@plt+0x8d020>
  426fac:	add	x25, x25, #0xe70
  426fb0:	add	x20, x20, #0xe88
  426fb4:	add	x27, x27, #0xeb8
  426fb8:	mov	x26, x0
  426fbc:	str	x23, [sp, #48]
  426fc0:	b	42703c <ferror@plt+0x2305c>
  426fc4:	mov	w0, #0x4                   	// #4
  426fc8:	mov	x1, x25
  426fcc:	mov	x2, xzr
  426fd0:	mov	w3, wzr
  426fd4:	mov	x4, xzr
  426fd8:	bl	425768 <ferror@plt+0x21788>
  426fdc:	mov	x27, x23
  426fe0:	ldr	x23, [sp, #48]
  426fe4:	mov	w24, #0x1                   	// #1
  426fe8:	adrp	x28, 491000 <ferror@plt+0x8d020>
  426fec:	ldur	x0, [x29, #-8]
  426ff0:	adrp	x1, 414000 <ferror@plt+0x10020>
  426ff4:	add	x1, x1, #0xcbc
  426ff8:	bl	41fee0 <ferror@plt+0x1bf00>
  426ffc:	ldr	x0, [x28, #1960]
  427000:	ldr	x8, [sp, #56]
  427004:	adrp	x25, 491000 <ferror@plt+0x8d020>
  427008:	add	x25, x25, #0xe70
  42700c:	str	x8, [x25, #80]
  427010:	bl	414cbc <ferror@plt+0x10cdc>
  427014:	ldr	x0, [x25]
  427018:	ldr	x8, [sp, #72]
  42701c:	str	x8, [x28, #1960]
  427020:	bl	414cbc <ferror@plt+0x10cdc>
  427024:	ldr	x8, [sp, #64]
  427028:	str	x8, [x25]
  42702c:	eor	w8, w24, #0x1
  427030:	add	w22, w8, w22
  427034:	ldr	x26, [x26, #8]
  427038:	cbz	x26, 427400 <ferror@plt+0x23420>
  42703c:	ldr	x24, [x26]
  427040:	cbz	w19, 427054 <ferror@plt+0x23074>
  427044:	ldr	x0, [x24]
  427048:	bl	403510 <strlen@plt>
  42704c:	cbz	x23, 42705c <ferror@plt+0x2307c>
  427050:	b	427034 <ferror@plt+0x23054>
  427054:	mov	x0, xzr
  427058:	cbnz	x23, 427034 <ferror@plt+0x23054>
  42705c:	cmp	w19, w0
  427060:	b.ne	427034 <ferror@plt+0x23054>  // b.any
  427064:	ldr	x1, [x24]
  427068:	and	x2, x0, #0xffffffff
  42706c:	mov	x0, x21
  427070:	bl	403880 <strncmp@plt>
  427074:	cbnz	w0, 427034 <ferror@plt+0x23054>
  427078:	ldr	x0, [x25]
  42707c:	mov	x23, x27
  427080:	ldr	x27, [x28, #1960]
  427084:	bl	4209b8 <ferror@plt+0x1c9d8>
  427088:	ldr	x8, [x25, #80]
  42708c:	stur	xzr, [x29, #-8]
  427090:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  427094:	add	x1, x1, #0x1f4
  427098:	stp	x8, x0, [sp, #56]
  42709c:	sub	x8, x29, #0x8
  4270a0:	str	x8, [x25, #80]
  4270a4:	ldr	x2, [x24]
  4270a8:	mov	x0, x27
  4270ac:	mov	x3, xzr
  4270b0:	str	x27, [sp, #72]
  4270b4:	bl	420c00 <ferror@plt+0x1cc20>
  4270b8:	adrp	x1, 447000 <ferror@plt+0x43020>
  4270bc:	add	x1, x1, #0xd5c
  4270c0:	mov	x25, x0
  4270c4:	str	x0, [x28, #1960]
  4270c8:	bl	403e30 <strstr@plt>
  4270cc:	cbz	x0, 427114 <ferror@plt+0x23134>
  4270d0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4270d4:	ldr	x28, [x8, #3736]
  4270d8:	cbz	x28, 4270f4 <ferror@plt+0x23114>
  4270dc:	ldr	x1, [x28]
  4270e0:	mov	x0, x25
  4270e4:	bl	403b30 <strcmp@plt>
  4270e8:	cbz	w0, 427114 <ferror@plt+0x23134>
  4270ec:	ldr	x28, [x28, #8]
  4270f0:	cbnz	x28, 4270dc <ferror@plt+0x230fc>
  4270f4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4270f8:	ldr	w8, [x8, #1980]
  4270fc:	cbz	w8, 426fdc <ferror@plt+0x22ffc>
  427100:	adrp	x0, 447000 <ferror@plt+0x43020>
  427104:	add	x0, x0, #0xd68
  427108:	mov	x1, x25
  42710c:	bl	41718c <ferror@plt+0x131ac>
  427110:	b	426fdc <ferror@plt+0x22ffc>
  427114:	adrp	x10, 491000 <ferror@plt+0x8d020>
  427118:	add	x10, x10, #0xe2c
  42711c:	ldp	w9, w8, [x10]
  427120:	add	w8, w8, #0x1
  427124:	cmp	w8, w9
  427128:	str	w8, [x10, #4]
  42712c:	b.ls	426fc4 <ferror@plt+0x22fe4>  // b.plast
  427130:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427134:	ldrb	w8, [x8, #3612]
  427138:	adrp	x28, 491000 <ferror@plt+0x8d020>
  42713c:	mov	x27, x23
  427140:	cmp	w8, #0x1
  427144:	b.ne	42717c <ferror@plt+0x2319c>  // b.any
  427148:	adrp	x0, 447000 <ferror@plt+0x43020>
  42714c:	add	x0, x0, #0x2b7
  427150:	mov	x1, x25
  427154:	bl	41718c <ferror@plt+0x131ac>
  427158:	ldr	x1, [x28, #1960]
  42715c:	mov	w0, #0x3                   	// #3
  427160:	mov	x2, xzr
  427164:	mov	w3, wzr
  427168:	mov	x4, xzr
  42716c:	bl	425768 <ferror@plt+0x21788>
  427170:	ldr	x23, [sp, #48]
  427174:	mov	w24, #0x1                   	// #1
  427178:	b	426fec <ferror@plt+0x2300c>
  42717c:	bl	42991c <ferror@plt+0x2593c>
  427180:	adrp	x25, 491000 <ferror@plt+0x8d020>
  427184:	add	x25, x25, #0x7a0
  427188:	ldr	x1, [x25, #8]
  42718c:	str	x0, [sp, #40]
  427190:	mov	w0, #0x5                   	// #5
  427194:	mov	x2, xzr
  427198:	mov	w3, wzr
  42719c:	mov	x4, xzr
  4271a0:	bl	425768 <ferror@plt+0x21788>
  4271a4:	ldr	x23, [sp, #48]
  4271a8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4271ac:	adrp	x28, 491000 <ferror@plt+0x8d020>
  4271b0:	str	wzr, [x8, #3620]
  4271b4:	str	wzr, [x25]
  4271b8:	b	4271c0 <ferror@plt+0x231e0>
  4271bc:	clrex
  4271c0:	dmb	ish
  4271c4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4271c8:	ldr	x0, [x8, #3720]
  4271cc:	ldaxr	x8, [x20]
  4271d0:	cmp	x8, x0
  4271d4:	b.ne	4271bc <ferror@plt+0x231dc>  // b.any
  4271d8:	stlxr	w8, xzr, [x20]
  4271dc:	cbnz	w8, 4271cc <ferror@plt+0x231ec>
  4271e0:	cbz	x0, 4271e8 <ferror@plt+0x23208>
  4271e4:	bl	414cbc <ferror@plt+0x10cdc>
  4271e8:	mov	x0, xzr
  4271ec:	mov	x1, xzr
  4271f0:	bl	415e38 <ferror@plt+0x11e58>
  4271f4:	ldr	x0, [sp, #40]
  4271f8:	bl	42997c <ferror@plt+0x2599c>
  4271fc:	ldr	w0, [x24, #8]
  427200:	cbz	w0, 427210 <ferror@plt+0x23230>
  427204:	bl	414c04 <ferror@plt+0x10c24>
  427208:	mov	x25, x0
  42720c:	b	427214 <ferror@plt+0x23234>
  427210:	ldr	x25, [x24, #40]
  427214:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427218:	ldr	x0, [x8, #3640]
  42721c:	bl	425404 <ferror@plt+0x21424>
  427220:	ldr	x8, [x24, #16]
  427224:	cbz	x8, 427234 <ferror@plt+0x23254>
  427228:	ldr	x1, [x24, #40]
  42722c:	mov	x0, x25
  427230:	blr	x8
  427234:	ldr	x8, [x24, #24]
  427238:	ldr	x1, [x24, #40]
  42723c:	mov	x0, x25
  427240:	blr	x8
  427244:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427248:	adrp	x9, 491000 <ferror@plt+0x8d020>
  42724c:	add	x8, x8, #0xe20
  427250:	add	x9, x9, #0xea0
  427254:	str	wzr, [x8, #8]
  427258:	str	wzr, [x8]
  42725c:	b	427264 <ferror@plt+0x23284>
  427260:	clrex
  427264:	dmb	ish
  427268:	ldr	x0, [x28, #3744]
  42726c:	ldaxr	x8, [x9]
  427270:	cmp	x8, x0
  427274:	b.ne	427260 <ferror@plt+0x23280>  // b.any
  427278:	stlxr	w8, xzr, [x9]
  42727c:	cbnz	w8, 42726c <ferror@plt+0x2328c>
  427280:	cbz	x0, 427288 <ferror@plt+0x232a8>
  427284:	bl	414cbc <ferror@plt+0x10cdc>
  427288:	adrp	x10, 491000 <ferror@plt+0x8d020>
  42728c:	adrp	x9, 491000 <ferror@plt+0x8d020>
  427290:	add	x10, x10, #0xeb0
  427294:	adrp	x28, 491000 <ferror@plt+0x8d020>
  427298:	b	4272a0 <ferror@plt+0x232c0>
  42729c:	clrex
  4272a0:	dmb	ish
  4272a4:	ldr	x0, [x9, #3760]
  4272a8:	ldaxr	x8, [x10]
  4272ac:	cmp	x8, x0
  4272b0:	b.ne	42729c <ferror@plt+0x232bc>  // b.any
  4272b4:	stlxr	w8, xzr, [x10]
  4272b8:	cbnz	w8, 4272a8 <ferror@plt+0x232c8>
  4272bc:	cbz	x0, 4272cc <ferror@plt+0x232ec>
  4272c0:	bl	414cbc <ferror@plt+0x10cdc>
  4272c4:	b	4272cc <ferror@plt+0x232ec>
  4272c8:	clrex
  4272cc:	dmb	ish
  4272d0:	ldr	x0, [x28, #3768]
  4272d4:	ldaxr	x8, [x27]
  4272d8:	cmp	x8, x0
  4272dc:	b.ne	4272c8 <ferror@plt+0x232e8>  // b.any
  4272e0:	stlxr	w8, xzr, [x27]
  4272e4:	cbnz	w8, 4272d4 <ferror@plt+0x232f4>
  4272e8:	cbz	x0, 427310 <ferror@plt+0x23330>
  4272ec:	bl	414cbc <ferror@plt+0x10cdc>
  4272f0:	b	427310 <ferror@plt+0x23330>
  4272f4:	ldr	x8, [x28]
  4272f8:	str	x8, [x9, #3728]
  4272fc:	ldp	x8, x0, [x28, #8]
  427300:	blr	x8
  427304:	mov	w0, #0x18                  	// #24
  427308:	mov	x1, x28
  42730c:	bl	41efb0 <ferror@plt+0x1afd0>
  427310:	adrp	x9, 491000 <ferror@plt+0x8d020>
  427314:	ldr	x28, [x9, #3728]
  427318:	cbnz	x28, 4272f4 <ferror@plt+0x23314>
  42731c:	ldr	x8, [x24, #32]
  427320:	cbz	x8, 427330 <ferror@plt+0x23350>
  427324:	ldr	x1, [x24, #40]
  427328:	mov	x0, x25
  42732c:	blr	x8
  427330:	ldr	w8, [x24, #8]
  427334:	adrp	x28, 491000 <ferror@plt+0x8d020>
  427338:	cbz	w8, 427344 <ferror@plt+0x23364>
  42733c:	mov	x0, x25
  427340:	bl	414cbc <ferror@plt+0x10cdc>
  427344:	ldr	x25, [sp, #40]
  427348:	mov	x0, x25
  42734c:	bl	4299cc <ferror@plt+0x259ec>
  427350:	adrp	x24, 491000 <ferror@plt+0x8d020>
  427354:	add	x24, x24, #0x7a0
  427358:	ldr	w0, [x24]
  42735c:	mov	w8, #0x2                   	// #2
  427360:	str	w8, [x24]
  427364:	str	w0, [sp, #12]
  427368:	bl	43e820 <ferror@plt+0x3a840>
  42736c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427370:	add	x8, x8, #0xe24
  427374:	ldr	w0, [x8]
  427378:	stur	q0, [x29, #-64]
  42737c:	bl	43e8a0 <ferror@plt+0x3a8c0>
  427380:	mov	x0, x25
  427384:	mov	x1, xzr
  427388:	stur	q0, [x29, #-48]
  42738c:	bl	429af4 <ferror@plt+0x25b14>
  427390:	bl	43ec28 <ferror@plt+0x3ac48>
  427394:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427398:	add	x8, x8, #0xe24
  42739c:	ldr	x1, [x24, #8]
  4273a0:	ldur	x2, [x8, #100]
  4273a4:	sub	x4, x29, #0x40
  4273a8:	mov	w0, #0x6                   	// #6
  4273ac:	mov	w3, #0x3                   	// #3
  4273b0:	stur	q0, [x29, #-32]
  4273b4:	bl	425768 <ferror@plt+0x21788>
  4273b8:	b	4273c0 <ferror@plt+0x233e0>
  4273bc:	clrex
  4273c0:	dmb	ish
  4273c4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4273c8:	ldr	x0, [x8, #3720]
  4273cc:	ldaxr	x8, [x20]
  4273d0:	cmp	x8, x0
  4273d4:	b.ne	4273bc <ferror@plt+0x233dc>  // b.any
  4273d8:	stlxr	w8, xzr, [x20]
  4273dc:	cbnz	w8, 4273cc <ferror@plt+0x233ec>
  4273e0:	cbz	x0, 4273e8 <ferror@plt+0x23408>
  4273e4:	bl	414cbc <ferror@plt+0x10cdc>
  4273e8:	ldr	x0, [sp, #40]
  4273ec:	bl	429958 <ferror@plt+0x25978>
  4273f0:	ldr	w8, [sp, #12]
  4273f4:	cmp	w8, #0x0
  4273f8:	cset	w24, eq  // eq = none
  4273fc:	b	426fec <ferror@plt+0x2300c>
  427400:	ldr	x0, [sp, #16]
  427404:	bl	41fec4 <ferror@plt+0x1bee4>
  427408:	ldr	x27, [sp, #32]
  42740c:	ldr	x0, [x27, #8]
  427410:	bl	420330 <ferror@plt+0x1c350>
  427414:	bl	420490 <ferror@plt+0x1c4b0>
  427418:	mov	x20, x0
  42741c:	cbz	x0, 4274a0 <ferror@plt+0x234c0>
  427420:	adrp	x8, 480000 <ferror@plt+0x7c020>
  427424:	add	x8, x8, #0x5ef
  427428:	cmp	x23, #0x0
  42742c:	csel	x23, x23, x8, ne  // ne = any
  427430:	cbz	w19, 427484 <ferror@plt+0x234a4>
  427434:	mov	x26, x20
  427438:	b	427444 <ferror@plt+0x23464>
  42743c:	ldr	x26, [x26, #8]
  427440:	cbz	x26, 4274a0 <ferror@plt+0x234c0>
  427444:	ldr	x24, [x26]
  427448:	ldr	x25, [x24]
  42744c:	mov	x0, x25
  427450:	bl	403510 <strlen@plt>
  427454:	cmp	w19, w0
  427458:	b.ne	42743c <ferror@plt+0x2345c>  // b.any
  42745c:	and	x2, x0, #0xffffffff
  427460:	mov	x0, x21
  427464:	mov	x1, x25
  427468:	bl	403880 <strncmp@plt>
  42746c:	cbnz	w0, 42743c <ferror@plt+0x2345c>
  427470:	mov	x0, x24
  427474:	mov	x1, x23
  427478:	bl	426ec8 <ferror@plt+0x22ee8>
  42747c:	add	w22, w0, w22
  427480:	b	42743c <ferror@plt+0x2345c>
  427484:	mov	x19, x20
  427488:	ldr	x0, [x19]
  42748c:	mov	x1, x23
  427490:	bl	426ec8 <ferror@plt+0x22ee8>
  427494:	ldr	x19, [x19, #8]
  427498:	add	w22, w0, w22
  42749c:	cbnz	x19, 427488 <ferror@plt+0x234a8>
  4274a0:	mov	x0, x20
  4274a4:	bl	41fec4 <ferror@plt+0x1bee4>
  4274a8:	ldr	x0, [x28, #1960]
  4274ac:	bl	414cbc <ferror@plt+0x10cdc>
  4274b0:	ldr	x8, [sp, #24]
  4274b4:	mov	w0, #0xb                   	// #11
  4274b8:	mov	x2, xzr
  4274bc:	mov	w3, wzr
  4274c0:	str	x8, [x28, #1960]
  4274c4:	ldr	x1, [x27]
  4274c8:	mov	x4, xzr
  4274cc:	bl	425768 <ferror@plt+0x21788>
  4274d0:	mov	w0, w22
  4274d4:	ldp	x20, x19, [sp, #224]
  4274d8:	ldp	x22, x21, [sp, #208]
  4274dc:	ldp	x24, x23, [sp, #192]
  4274e0:	ldp	x26, x25, [sp, #176]
  4274e4:	ldp	x28, x27, [sp, #160]
  4274e8:	ldp	x29, x30, [sp, #144]
  4274ec:	add	sp, sp, #0xf0
  4274f0:	ret
  4274f4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4274f8:	adrp	x1, 447000 <ferror@plt+0x43020>
  4274fc:	adrp	x2, 447000 <ferror@plt+0x43020>
  427500:	add	x0, x0, #0xf7f
  427504:	add	x1, x1, #0xd22
  427508:	add	x2, x2, #0x1f6
  42750c:	bl	415dcc <ferror@plt+0x11dec>
  427510:	mov	w22, #0xffffffff            	// #-1
  427514:	b	4274d0 <ferror@plt+0x234f0>
  427518:	sub	sp, sp, #0x70
  42751c:	stp	x20, x19, [sp, #96]
  427520:	mov	x19, x3
  427524:	mov	w3, w2
  427528:	adrp	x8, 443000 <ferror@plt+0x3f020>
  42752c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  427530:	stp	x22, x21, [sp, #80]
  427534:	mov	x20, x1
  427538:	mov	x21, x0
  42753c:	add	x8, x8, #0xeb8
  427540:	cmp	x4, #0x0
  427544:	add	x2, x2, #0xe99
  427548:	add	x0, sp, #0x20
  42754c:	mov	w1, #0x20                  	// #32
  427550:	stp	x29, x30, [sp, #64]
  427554:	add	x29, sp, #0x40
  427558:	csel	x22, x8, x4, eq  // eq = none
  42755c:	bl	431b4c <ferror@plt+0x2db6c>
  427560:	adrp	x8, 480000 <ferror@plt+0x7c020>
  427564:	add	x8, x8, #0x5ef
  427568:	cmp	x21, #0x0
  42756c:	adrp	x4, 443000 <ferror@plt+0x3f020>
  427570:	csel	x0, x21, x8, ne  // ne = any
  427574:	add	x4, x4, #0xe9d
  427578:	mov	x1, x8
  42757c:	cbz	x21, 42758c <ferror@plt+0x235ac>
  427580:	ldrb	w9, [x21]
  427584:	cmp	w9, #0x0
  427588:	csel	x1, x8, x4, eq  // eq = none
  42758c:	ldrb	w9, [x19]
  427590:	adrp	x2, 447000 <ferror@plt+0x43020>
  427594:	add	x2, x2, #0x2ad
  427598:	add	x5, sp, #0x20
  42759c:	cmp	w9, #0x0
  4275a0:	adrp	x9, 443000 <ferror@plt+0x3f020>
  4275a4:	csel	x8, x8, x4, eq  // eq = none
  4275a8:	add	x9, x9, #0xfa8
  4275ac:	mov	x3, x20
  4275b0:	mov	x6, x4
  4275b4:	mov	x7, x19
  4275b8:	stp	x22, xzr, [sp, #16]
  4275bc:	stp	x8, x9, [sp]
  4275c0:	bl	420c00 <ferror@plt+0x1cc20>
  4275c4:	mov	x19, x0
  4275c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4275cc:	add	x0, x0, #0x2b4
  4275d0:	mov	x1, x19
  4275d4:	bl	417300 <ferror@plt+0x13320>
  4275d8:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4275dc:	ldr	x0, [x20, #3576]
  4275e0:	cbz	x0, 4275e8 <ferror@plt+0x23608>
  4275e4:	bl	403bf0 <free@plt>
  4275e8:	mov	x0, x19
  4275ec:	bl	403510 <strlen@plt>
  4275f0:	add	x0, x0, #0x1
  4275f4:	bl	4037e0 <malloc@plt>
  4275f8:	mov	x1, x19
  4275fc:	str	x0, [x20, #3576]
  427600:	bl	403d30 <strcpy@plt>
  427604:	mov	w0, #0x1                   	// #1
  427608:	mov	x1, x19
  42760c:	mov	x2, xzr
  427610:	mov	w3, wzr
  427614:	mov	x4, xzr
  427618:	bl	425768 <ferror@plt+0x21788>
  42761c:	mov	x0, x19
  427620:	bl	414cbc <ferror@plt+0x10cdc>
  427624:	bl	415b00 <ferror@plt+0x11b20>
  427628:	stp	x29, x30, [sp, #-48]!
  42762c:	stp	x22, x21, [sp, #16]
  427630:	stp	x20, x19, [sp, #32]
  427634:	mov	x19, x3
  427638:	mov	w20, w2
  42763c:	mov	x21, x1
  427640:	mov	x22, x0
  427644:	mov	x29, sp
  427648:	cbnz	x4, 42765c <ferror@plt+0x2367c>
  42764c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  427650:	add	x0, x0, #0xeb8
  427654:	bl	4209b8 <ferror@plt+0x1c9d8>
  427658:	b	427678 <ferror@plt+0x23698>
  42765c:	adrp	x0, 447000 <ferror@plt+0x43020>
  427660:	adrp	x2, 445000 <ferror@plt+0x41020>
  427664:	add	x0, x0, #0x2bb
  427668:	add	x2, x2, #0x941
  42766c:	mov	x1, x4
  427670:	mov	x3, xzr
  427674:	bl	420c00 <ferror@plt+0x1cc20>
  427678:	mov	x4, x0
  42767c:	mov	x0, x22
  427680:	mov	x1, x21
  427684:	mov	w2, w20
  427688:	mov	x3, x19
  42768c:	bl	427518 <ferror@plt+0x23538>
  427690:	sub	sp, sp, #0x60
  427694:	and	w8, w6, #0xff
  427698:	stp	x24, x23, [sp, #48]
  42769c:	stp	x22, x21, [sp, #64]
  4276a0:	stp	x20, x19, [sp, #80]
  4276a4:	mov	x23, x5
  4276a8:	mov	x24, x4
  4276ac:	mov	x19, x3
  4276b0:	mov	w20, w2
  4276b4:	mov	x21, x1
  4276b8:	cmp	w8, #0x66
  4276bc:	mov	x22, x0
  4276c0:	str	d8, [sp, #16]
  4276c4:	stp	x29, x30, [sp, #24]
  4276c8:	str	x25, [sp, #40]
  4276cc:	add	x29, sp, #0x10
  4276d0:	b.eq	427708 <ferror@plt+0x23728>  // b.none
  4276d4:	cmp	w8, #0x78
  4276d8:	b.eq	42773c <ferror@plt+0x2375c>  // b.none
  4276dc:	cmp	w8, #0x69
  4276e0:	b.ne	427774 <ferror@plt+0x23794>  // b.any
  4276e4:	str	q1, [sp]
  4276e8:	bl	43e908 <ferror@plt+0x3a928>
  4276ec:	ldr	q0, [sp]
  4276f0:	mov	x25, x0
  4276f4:	bl	43e908 <ferror@plt+0x3a928>
  4276f8:	mov	x4, x0
  4276fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  427700:	add	x0, x0, #0x2cf
  427704:	b	42775c <ferror@plt+0x2377c>
  427708:	str	q1, [sp]
  42770c:	bl	43ed78 <ferror@plt+0x3ad98>
  427710:	mov	v8.16b, v0.16b
  427714:	ldr	q0, [sp]
  427718:	bl	43ed78 <ferror@plt+0x3ad98>
  42771c:	adrp	x0, 447000 <ferror@plt+0x43020>
  427720:	mov	v1.16b, v0.16b
  427724:	add	x0, x0, #0x31f
  427728:	mov	x1, x24
  42772c:	mov	v0.16b, v8.16b
  427730:	mov	x2, x23
  427734:	bl	420b78 <ferror@plt+0x1cb98>
  427738:	b	42776c <ferror@plt+0x2378c>
  42773c:	str	q1, [sp]
  427740:	bl	43ea40 <ferror@plt+0x3aa60>
  427744:	ldr	q0, [sp]
  427748:	mov	x25, x0
  42774c:	bl	43ea40 <ferror@plt+0x3aa60>
  427750:	mov	x4, x0
  427754:	adrp	x0, 447000 <ferror@plt+0x43020>
  427758:	add	x0, x0, #0x2f3
  42775c:	mov	x1, x24
  427760:	mov	x2, x25
  427764:	mov	x3, x23
  427768:	bl	420b78 <ferror@plt+0x1cb98>
  42776c:	mov	x4, x0
  427770:	b	427778 <ferror@plt+0x23798>
  427774:	mov	x4, xzr
  427778:	mov	x0, x22
  42777c:	mov	x1, x21
  427780:	mov	w2, w20
  427784:	mov	x3, x19
  427788:	bl	427518 <ferror@plt+0x23538>
  42778c:	stp	x29, x30, [sp, #-96]!
  427790:	stp	x28, x27, [sp, #16]
  427794:	stp	x24, x23, [sp, #48]
  427798:	stp	x22, x21, [sp, #64]
  42779c:	stp	x20, x19, [sp, #80]
  4277a0:	mov	x27, x7
  4277a4:	mov	x23, x6
  4277a8:	mov	x24, x4
  4277ac:	mov	x19, x3
  4277b0:	mov	w20, w2
  4277b4:	mov	x21, x1
  4277b8:	mov	x22, x0
  4277bc:	stp	x26, x25, [sp, #32]
  4277c0:	mov	x29, sp
  4277c4:	cbnz	x5, 427810 <ferror@plt+0x23830>
  4277c8:	adrp	x0, 444000 <ferror@plt+0x40020>
  4277cc:	add	x0, x0, #0xcfe
  4277d0:	bl	4209b8 <ferror@plt+0x1c9d8>
  4277d4:	mov	x25, x0
  4277d8:	mov	x26, xzr
  4277dc:	cbz	x27, 427840 <ferror@plt+0x23860>
  4277e0:	mov	x0, x27
  4277e4:	mov	x1, xzr
  4277e8:	bl	421e58 <ferror@plt+0x1de78>
  4277ec:	mov	x28, x0
  4277f0:	adrp	x0, 441000 <ferror@plt+0x3d020>
  4277f4:	add	x0, x0, #0x95f
  4277f8:	mov	x1, x28
  4277fc:	mov	x2, x0
  427800:	mov	x3, xzr
  427804:	bl	420c00 <ferror@plt+0x1cc20>
  427808:	mov	x27, x0
  42780c:	b	427854 <ferror@plt+0x23874>
  427810:	mov	x0, x5
  427814:	mov	x1, xzr
  427818:	bl	421e58 <ferror@plt+0x1de78>
  42781c:	mov	x26, x0
  427820:	adrp	x0, 441000 <ferror@plt+0x3d020>
  427824:	add	x0, x0, #0x95f
  427828:	mov	x1, x26
  42782c:	mov	x2, x0
  427830:	mov	x3, xzr
  427834:	bl	420c00 <ferror@plt+0x1cc20>
  427838:	mov	x25, x0
  42783c:	cbnz	x27, 4277e0 <ferror@plt+0x23800>
  427840:	adrp	x0, 444000 <ferror@plt+0x40020>
  427844:	add	x0, x0, #0xcfe
  427848:	bl	4209b8 <ferror@plt+0x1c9d8>
  42784c:	mov	x27, x0
  427850:	mov	x28, xzr
  427854:	mov	x0, x26
  427858:	bl	414cbc <ferror@plt+0x10cdc>
  42785c:	mov	x0, x28
  427860:	bl	414cbc <ferror@plt+0x10cdc>
  427864:	adrp	x0, 447000 <ferror@plt+0x43020>
  427868:	add	x0, x0, #0x345
  42786c:	mov	x1, x24
  427870:	mov	x2, x25
  427874:	mov	x3, x23
  427878:	mov	x4, x27
  42787c:	bl	420b78 <ferror@plt+0x1cb98>
  427880:	mov	x23, x0
  427884:	mov	x0, x25
  427888:	bl	414cbc <ferror@plt+0x10cdc>
  42788c:	mov	x0, x27
  427890:	bl	414cbc <ferror@plt+0x10cdc>
  427894:	mov	x0, x22
  427898:	mov	x1, x21
  42789c:	mov	w2, w20
  4278a0:	mov	x3, x19
  4278a4:	mov	x4, x23
  4278a8:	bl	427518 <ferror@plt+0x23538>
  4278ac:	stp	x29, x30, [sp, #-96]!
  4278b0:	stp	x22, x21, [sp, #64]
  4278b4:	mov	x22, x0
  4278b8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4278bc:	add	x0, x0, #0x367
  4278c0:	str	x27, [sp, #16]
  4278c4:	stp	x26, x25, [sp, #32]
  4278c8:	stp	x24, x23, [sp, #48]
  4278cc:	stp	x20, x19, [sp, #80]
  4278d0:	mov	x29, sp
  4278d4:	mov	w26, w7
  4278d8:	mov	w27, w6
  4278dc:	mov	x24, x5
  4278e0:	mov	x25, x4
  4278e4:	mov	x19, x3
  4278e8:	mov	w20, w2
  4278ec:	mov	x21, x1
  4278f0:	bl	4230f0 <ferror@plt+0x1f110>
  4278f4:	mov	x23, x0
  4278f8:	cbnz	w27, 427940 <ferror@plt+0x23960>
  4278fc:	adrp	x1, 447000 <ferror@plt+0x43020>
  427900:	add	x1, x1, #0x38c
  427904:	mov	x0, x23
  427908:	mov	x2, x25
  42790c:	bl	4249ac <ferror@plt+0x209cc>
  427910:	cbz	x24, 427968 <ferror@plt+0x23988>
  427914:	ldr	w0, [x24]
  427918:	ldr	x25, [x24, #8]
  42791c:	bl	41b3fc <ferror@plt+0x1741c>
  427920:	ldr	w4, [x24, #4]
  427924:	adrp	x1, 447000 <ferror@plt+0x43020>
  427928:	mov	x3, x0
  42792c:	add	x1, x1, #0x39b
  427930:	mov	x0, x23
  427934:	mov	x2, x25
  427938:	bl	4249ac <ferror@plt+0x209cc>
  42793c:	b	42797c <ferror@plt+0x2399c>
  427940:	mov	w0, w27
  427944:	bl	41b3fc <ferror@plt+0x1741c>
  427948:	adrp	x1, 447000 <ferror@plt+0x43020>
  42794c:	mov	x3, x0
  427950:	add	x1, x1, #0x379
  427954:	mov	x0, x23
  427958:	mov	x2, x25
  42795c:	mov	w4, w26
  427960:	bl	4249ac <ferror@plt+0x209cc>
  427964:	cbnz	x24, 427914 <ferror@plt+0x23934>
  427968:	adrp	x1, 447000 <ferror@plt+0x43020>
  42796c:	add	x1, x1, #0x3a7
  427970:	mov	x0, x23
  427974:	mov	x2, x25
  427978:	bl	4249ac <ferror@plt+0x209cc>
  42797c:	ldr	x4, [x23]
  427980:	mov	x0, x22
  427984:	mov	x1, x21
  427988:	mov	w2, w20
  42798c:	mov	x3, x19
  427990:	bl	427518 <ferror@plt+0x23538>
  427994:	sub	sp, sp, #0x40
  427998:	stp	x29, x30, [sp, #16]
  42799c:	add	x29, sp, #0x10
  4279a0:	mov	x9, #0xffffffffffffffff    	// #-1
  4279a4:	str	x21, [sp, #32]
  4279a8:	adrp	x21, 491000 <ferror@plt+0x8d020>
  4279ac:	str	x9, [x29, #24]
  4279b0:	str	x9, [sp, #8]
  4279b4:	adrp	x9, 491000 <ferror@plt+0x8d020>
  4279b8:	stp	x20, x19, [sp, #48]
  4279bc:	mov	w19, w1
  4279c0:	mov	x20, x0
  4279c4:	add	x21, x21, #0xe20
  4279c8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4279cc:	add	x9, x9, #0xea0
  4279d0:	str	wzr, [x21, #8]
  4279d4:	str	wzr, [x21]
  4279d8:	b	4279e0 <ferror@plt+0x23a00>
  4279dc:	clrex
  4279e0:	dmb	ish
  4279e4:	ldr	x0, [x8, #3744]
  4279e8:	ldaxr	x10, [x9]
  4279ec:	cmp	x10, x0
  4279f0:	b.ne	4279dc <ferror@plt+0x239fc>  // b.any
  4279f4:	stlxr	w10, xzr, [x9]
  4279f8:	cbnz	w10, 4279e8 <ferror@plt+0x23a08>
  4279fc:	cbz	x0, 427a04 <ferror@plt+0x23a24>
  427a00:	bl	414cbc <ferror@plt+0x10cdc>
  427a04:	adrp	x9, 491000 <ferror@plt+0x8d020>
  427a08:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427a0c:	add	x9, x9, #0xeb0
  427a10:	b	427a18 <ferror@plt+0x23a38>
  427a14:	clrex
  427a18:	dmb	ish
  427a1c:	ldr	x0, [x8, #3760]
  427a20:	ldaxr	x10, [x9]
  427a24:	cmp	x10, x0
  427a28:	b.ne	427a14 <ferror@plt+0x23a34>  // b.any
  427a2c:	stlxr	w10, xzr, [x9]
  427a30:	cbnz	w10, 427a20 <ferror@plt+0x23a40>
  427a34:	cbz	x0, 427a3c <ferror@plt+0x23a5c>
  427a38:	bl	414cbc <ferror@plt+0x10cdc>
  427a3c:	adrp	x9, 491000 <ferror@plt+0x8d020>
  427a40:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427a44:	add	x9, x9, #0xeb8
  427a48:	b	427a50 <ferror@plt+0x23a70>
  427a4c:	clrex
  427a50:	dmb	ish
  427a54:	ldr	x0, [x8, #3768]
  427a58:	ldaxr	x10, [x9]
  427a5c:	cmp	x10, x0
  427a60:	b.ne	427a4c <ferror@plt+0x23a6c>  // b.any
  427a64:	stlxr	w10, xzr, [x9]
  427a68:	cbnz	w10, 427a58 <ferror@plt+0x23a78>
  427a6c:	cbz	x0, 427a74 <ferror@plt+0x23a94>
  427a70:	bl	414cbc <ferror@plt+0x10cdc>
  427a74:	add	x0, x29, #0x18
  427a78:	bl	403650 <pipe@plt>
  427a7c:	tbnz	w0, #31, 427bec <ferror@plt+0x23c0c>
  427a80:	add	x0, sp, #0x8
  427a84:	bl	403650 <pipe@plt>
  427a88:	tbnz	w0, #31, 427bec <ferror@plt+0x23c0c>
  427a8c:	bl	4036f0 <fork@plt>
  427a90:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427a94:	str	w0, [x8, #3616]
  427a98:	tbnz	w0, #31, 427c08 <ferror@plt+0x23c28>
  427a9c:	cbz	w0, 427ae4 <ferror@plt+0x23b04>
  427aa0:	ldr	w8, [x21, #4]
  427aa4:	ldr	w0, [x29, #28]
  427aa8:	add	w8, w8, #0x1
  427aac:	str	w8, [x21, #4]
  427ab0:	bl	403a20 <close@plt>
  427ab4:	ldr	w0, [sp, #12]
  427ab8:	bl	403a20 <close@plt>
  427abc:	ldr	w0, [x21]
  427ac0:	ldr	w1, [x29, #24]
  427ac4:	ldr	w3, [sp, #8]
  427ac8:	mov	w8, #0x1                   	// #1
  427acc:	bic	w2, w8, w19, lsr #7
  427ad0:	bic	w4, w8, w19, lsr #8
  427ad4:	mov	x5, x20
  427ad8:	bl	427c24 <ferror@plt+0x23c44>
  427adc:	mov	w0, wzr
  427ae0:	b	427bd8 <ferror@plt+0x23bf8>
  427ae4:	ldr	w0, [x29, #24]
  427ae8:	bl	403a20 <close@plt>
  427aec:	ldr	w0, [sp, #8]
  427af0:	bl	403a20 <close@plt>
  427af4:	tbnz	w19, #9, 427b14 <ferror@plt+0x23b34>
  427af8:	adrp	x0, 447000 <ferror@plt+0x43020>
  427afc:	add	x0, x0, #0x402
  427b00:	mov	w1, wzr
  427b04:	mov	w2, wzr
  427b08:	bl	403800 <open@plt>
  427b0c:	mov	w19, w0
  427b10:	b	427b18 <ferror@plt+0x23b38>
  427b14:	mov	w19, #0xffffffff            	// #-1
  427b18:	ldr	w20, [x29, #28]
  427b1c:	mov	w1, #0x1                   	// #1
  427b20:	mov	w0, w20
  427b24:	bl	403e60 <dup2@plt>
  427b28:	tbz	w0, #31, 427b40 <ferror@plt+0x23b60>
  427b2c:	bl	403ee0 <__errno_location@plt>
  427b30:	ldr	w8, [x0]
  427b34:	cmp	w8, #0x4
  427b38:	b.eq	427b1c <ferror@plt+0x23b3c>  // b.none
  427b3c:	b	427b8c <ferror@plt+0x23bac>
  427b40:	ldr	w20, [sp, #12]
  427b44:	mov	w1, #0x2                   	// #2
  427b48:	mov	w0, w20
  427b4c:	bl	403e60 <dup2@plt>
  427b50:	tbz	w0, #31, 427b68 <ferror@plt+0x23b88>
  427b54:	bl	403ee0 <__errno_location@plt>
  427b58:	ldr	w8, [x0]
  427b5c:	cmp	w8, #0x4
  427b60:	b.eq	427b44 <ferror@plt+0x23b64>  // b.none
  427b64:	b	427b8c <ferror@plt+0x23bac>
  427b68:	tbnz	w19, #31, 427bb4 <ferror@plt+0x23bd4>
  427b6c:	mov	w0, w19
  427b70:	mov	w1, wzr
  427b74:	bl	403e60 <dup2@plt>
  427b78:	tbz	w0, #31, 427ba4 <ferror@plt+0x23bc4>
  427b7c:	bl	403ee0 <__errno_location@plt>
  427b80:	ldr	w8, [x0]
  427b84:	cmp	w8, #0x4
  427b88:	b.eq	427b6c <ferror@plt+0x23b8c>  // b.none
  427b8c:	ldr	w0, [x0]
  427b90:	bl	421238 <ferror@plt+0x1d258>
  427b94:	mov	x1, x0
  427b98:	adrp	x0, 447000 <ferror@plt+0x43020>
  427b9c:	add	x0, x0, #0x40c
  427ba0:	bl	426a88 <ferror@plt+0x22aa8>
  427ba4:	cmp	w19, #0x3
  427ba8:	b.lt	427bb4 <ferror@plt+0x23bd4>  // b.tstop
  427bac:	mov	w0, w19
  427bb0:	bl	403a20 <close@plt>
  427bb4:	ldr	w0, [x29, #28]
  427bb8:	cmp	w0, #0x3
  427bbc:	b.lt	427bc4 <ferror@plt+0x23be4>  // b.tstop
  427bc0:	bl	403a20 <close@plt>
  427bc4:	ldr	w0, [sp, #12]
  427bc8:	cmp	w0, #0x3
  427bcc:	b.lt	427bd4 <ferror@plt+0x23bf4>  // b.tstop
  427bd0:	bl	403a20 <close@plt>
  427bd4:	mov	w0, #0x1                   	// #1
  427bd8:	ldp	x20, x19, [sp, #48]
  427bdc:	ldr	x21, [sp, #32]
  427be0:	ldp	x29, x30, [sp, #16]
  427be4:	add	sp, sp, #0x40
  427be8:	ret
  427bec:	bl	403ee0 <__errno_location@plt>
  427bf0:	ldr	w0, [x0]
  427bf4:	bl	421238 <ferror@plt+0x1d258>
  427bf8:	mov	x1, x0
  427bfc:	adrp	x0, 447000 <ferror@plt+0x43020>
  427c00:	add	x0, x0, #0x3b2
  427c04:	bl	426a88 <ferror@plt+0x22aa8>
  427c08:	bl	403ee0 <__errno_location@plt>
  427c0c:	ldr	w0, [x0]
  427c10:	bl	421238 <ferror@plt+0x1d258>
  427c14:	mov	x1, x0
  427c18:	adrp	x0, 447000 <ferror@plt+0x43020>
  427c1c:	add	x0, x0, #0x3e2
  427c20:	bl	426a88 <ferror@plt+0x22aa8>
  427c24:	sub	sp, sp, #0xb0
  427c28:	mov	w8, #0xffffffff            	// #-1
  427c2c:	stp	x29, x30, [sp, #80]
  427c30:	str	x27, [sp, #96]
  427c34:	stp	x26, x25, [sp, #112]
  427c38:	stp	x24, x23, [sp, #128]
  427c3c:	stp	x22, x21, [sp, #144]
  427c40:	stp	x20, x19, [sp, #160]
  427c44:	add	x29, sp, #0x50
  427c48:	mov	x21, x5
  427c4c:	mov	w23, w4
  427c50:	mov	w22, w3
  427c54:	mov	w24, w2
  427c58:	mov	w25, w1
  427c5c:	mov	w19, w0
  427c60:	str	w0, [sp, #8]
  427c64:	str	w8, [sp, #24]
  427c68:	bl	40edd0 <ferror@plt+0xadf0>
  427c6c:	mov	w1, wzr
  427c70:	mov	x20, x0
  427c74:	bl	412750 <ferror@plt+0xe770>
  427c78:	str	x0, [sp, #16]
  427c7c:	mov	w0, w19
  427c80:	bl	413a4c <ferror@plt+0xfa6c>
  427c84:	adrp	x1, 428000 <ferror@plt+0x24020>
  427c88:	add	x1, x1, #0xed0
  427c8c:	add	x2, sp, #0x8
  427c90:	mov	x3, xzr
  427c94:	mov	x26, x0
  427c98:	add	x27, sp, #0x8
  427c9c:	bl	4105ac <ferror@plt+0xc5cc>
  427ca0:	mov	x0, x26
  427ca4:	mov	x1, x20
  427ca8:	bl	40f4a0 <ferror@plt+0xb4c0>
  427cac:	mov	x0, x26
  427cb0:	bl	410bcc <ferror@plt+0xcbec>
  427cb4:	mov	x0, xzr
  427cb8:	str	w24, [sp, #40]
  427cbc:	bl	4230f0 <ferror@plt+0x1f110>
  427cc0:	str	x0, [sp, #48]
  427cc4:	mov	w0, w25
  427cc8:	bl	433748 <ferror@plt+0x2f768>
  427ccc:	mov	w1, #0x1                   	// #1
  427cd0:	str	x0, [sp, #32]
  427cd4:	bl	43b334 <ferror@plt+0x37354>
  427cd8:	ldr	x0, [sp, #32]
  427cdc:	mov	x1, xzr
  427ce0:	mov	x2, xzr
  427ce4:	bl	43b6d0 <ferror@plt+0x376f0>
  427ce8:	ldr	x0, [sp, #32]
  427cec:	mov	w1, wzr
  427cf0:	bl	43b5f0 <ferror@plt+0x37610>
  427cf4:	ldr	x0, [sp, #32]
  427cf8:	mov	w1, #0x19                  	// #25
  427cfc:	bl	43af00 <ferror@plt+0x36f20>
  427d00:	adrp	x25, 428000 <ferror@plt+0x24020>
  427d04:	add	x25, x25, #0xf50
  427d08:	add	x2, sp, #0x8
  427d0c:	mov	x1, x25
  427d10:	mov	x3, xzr
  427d14:	mov	x24, x0
  427d18:	bl	4105ac <ferror@plt+0xc5cc>
  427d1c:	mov	x0, x24
  427d20:	mov	x1, x20
  427d24:	bl	40f4a0 <ferror@plt+0xb4c0>
  427d28:	mov	x0, x24
  427d2c:	bl	410bcc <ferror@plt+0xcbec>
  427d30:	mov	x0, xzr
  427d34:	str	w23, [sp, #64]
  427d38:	bl	4230f0 <ferror@plt+0x1f110>
  427d3c:	str	x0, [sp, #72]
  427d40:	mov	w0, w22
  427d44:	bl	433748 <ferror@plt+0x2f768>
  427d48:	mov	w1, #0x1                   	// #1
  427d4c:	str	x0, [sp, #56]
  427d50:	bl	43b334 <ferror@plt+0x37354>
  427d54:	ldr	x0, [sp, #56]
  427d58:	mov	x1, xzr
  427d5c:	mov	x2, xzr
  427d60:	bl	43b6d0 <ferror@plt+0x376f0>
  427d64:	ldr	x0, [sp, #56]
  427d68:	mov	w1, wzr
  427d6c:	bl	43b5f0 <ferror@plt+0x37610>
  427d70:	ldr	x0, [sp, #56]
  427d74:	mov	w1, #0x19                  	// #25
  427d78:	bl	43af00 <ferror@plt+0x36f20>
  427d7c:	add	x2, sp, #0x8
  427d80:	mov	x1, x25
  427d84:	mov	x3, xzr
  427d88:	mov	x22, x0
  427d8c:	bl	4105ac <ferror@plt+0xc5cc>
  427d90:	mov	x0, x22
  427d94:	mov	x1, x20
  427d98:	bl	40f4a0 <ferror@plt+0xb4c0>
  427d9c:	mov	x0, x22
  427da0:	bl	410bcc <ferror@plt+0xcbec>
  427da4:	cbz	x21, 427df0 <ferror@plt+0x23e10>
  427da8:	mov	w0, wzr
  427dac:	bl	413250 <ferror@plt+0xf270>
  427db0:	mov	x22, x0
  427db4:	bl	41165c <ferror@plt+0xd67c>
  427db8:	add	x1, x0, x21
  427dbc:	mov	x0, x22
  427dc0:	bl	4107f0 <ferror@plt+0xc810>
  427dc4:	adrp	x1, 429000 <ferror@plt+0x25020>
  427dc8:	add	x1, x1, #0xf8
  427dcc:	add	x2, sp, #0x8
  427dd0:	mov	x0, x22
  427dd4:	mov	x3, xzr
  427dd8:	bl	4105ac <ferror@plt+0xc5cc>
  427ddc:	mov	x0, x22
  427de0:	mov	x1, x20
  427de4:	bl	40f4a0 <ferror@plt+0xb4c0>
  427de8:	mov	x0, x22
  427dec:	bl	410bcc <ferror@plt+0xcbec>
  427df0:	ldr	x0, [sp, #16]
  427df4:	add	x22, x27, #0x18
  427df8:	add	x21, x27, #0x30
  427dfc:	bl	412920 <ferror@plt+0xe940>
  427e00:	ldr	x0, [sp, #16]
  427e04:	bl	412880 <ferror@plt+0xe8a0>
  427e08:	mov	x0, x20
  427e0c:	bl	40e928 <ferror@plt+0xa948>
  427e10:	ldr	w8, [sp, #24]
  427e14:	ldr	x0, [sp, #48]
  427e18:	adrp	x20, 491000 <ferror@plt+0x8d020>
  427e1c:	add	x20, x20, #0xe20
  427e20:	mov	w1, wzr
  427e24:	str	w19, [x20]
  427e28:	str	w8, [x20, #8]
  427e2c:	bl	423334 <ferror@plt+0x1f354>
  427e30:	ldr	x8, [sp, #72]
  427e34:	str	x0, [x20, #144]
  427e38:	mov	w1, wzr
  427e3c:	mov	x0, x8
  427e40:	bl	423334 <ferror@plt+0x1f354>
  427e44:	str	x0, [x20, #152]
  427e48:	b	427e50 <ferror@plt+0x23e70>
  427e4c:	clrex
  427e50:	dmb	ish
  427e54:	ldr	x0, [sp, #32]
  427e58:	ldaxr	x8, [x22]
  427e5c:	cmp	x8, x0
  427e60:	b.ne	427e4c <ferror@plt+0x23e6c>  // b.any
  427e64:	stlxr	w8, xzr, [x22]
  427e68:	cbnz	w8, 427e58 <ferror@plt+0x23e78>
  427e6c:	cbz	x0, 427e7c <ferror@plt+0x23e9c>
  427e70:	bl	43a3d0 <ferror@plt+0x363f0>
  427e74:	b	427e7c <ferror@plt+0x23e9c>
  427e78:	clrex
  427e7c:	dmb	ish
  427e80:	ldr	x0, [sp, #56]
  427e84:	ldaxr	x8, [x21]
  427e88:	cmp	x8, x0
  427e8c:	b.ne	427e78 <ferror@plt+0x23e98>  // b.any
  427e90:	stlxr	w8, xzr, [x21]
  427e94:	cbnz	w8, 427e84 <ferror@plt+0x23ea4>
  427e98:	cbz	x0, 427ea0 <ferror@plt+0x23ec0>
  427e9c:	bl	43a3d0 <ferror@plt+0x363f0>
  427ea0:	ldp	x20, x19, [sp, #160]
  427ea4:	ldp	x22, x21, [sp, #144]
  427ea8:	ldp	x24, x23, [sp, #128]
  427eac:	ldp	x26, x25, [sp, #112]
  427eb0:	ldr	x27, [sp, #96]
  427eb4:	ldp	x29, x30, [sp, #80]
  427eb8:	add	sp, sp, #0xb0
  427ebc:	ret
  427ec0:	sub	sp, sp, #0xe0
  427ec4:	stp	x29, x30, [sp, #160]
  427ec8:	add	x29, sp, #0xa0
  427ecc:	tst	w2, #0x380
  427ed0:	str	x23, [sp, #176]
  427ed4:	stp	x22, x21, [sp, #192]
  427ed8:	stp	x20, x19, [sp, #208]
  427edc:	str	xzr, [x29, #24]
  427ee0:	b.ne	428150 <ferror@plt+0x24170>  // b.any
  427ee4:	adrp	x23, 491000 <ferror@plt+0x8d020>
  427ee8:	ldr	x8, [x23, #3704]
  427eec:	mov	w20, w2
  427ef0:	mov	x19, x1
  427ef4:	mov	x21, x0
  427ef8:	cbnz	x8, 427f34 <ferror@plt+0x23f54>
  427efc:	mov	w0, #0x18                  	// #24
  427f00:	bl	41ef2c <ferror@plt+0x1af4c>
  427f04:	mov	x22, x0
  427f08:	adrp	x0, 446000 <ferror@plt+0x42020>
  427f0c:	add	x0, x0, #0xe41
  427f10:	bl	4209b8 <ferror@plt+0x1c9d8>
  427f14:	str	x0, [x22]
  427f18:	str	x22, [x23, #3704]
  427f1c:	bl	414cbc <ferror@plt+0x10cdc>
  427f20:	adrp	x0, 480000 <ferror@plt+0x7c020>
  427f24:	add	x0, x0, #0x5ef
  427f28:	bl	4209b8 <ferror@plt+0x1c9d8>
  427f2c:	ldr	x8, [x23, #3704]
  427f30:	str	x0, [x8]
  427f34:	mov	x0, x8
  427f38:	mov	x1, x21
  427f3c:	bl	42819c <ferror@plt+0x241bc>
  427f40:	cbz	w0, 428178 <ferror@plt+0x24198>
  427f44:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427f48:	ldr	w8, [x8, #1980]
  427f4c:	cbz	w8, 427f60 <ferror@plt+0x23f80>
  427f50:	adrp	x0, 447000 <ferror@plt+0x43020>
  427f54:	add	x0, x0, #0x4f6
  427f58:	mov	x1, x21
  427f5c:	bl	41718c <ferror@plt+0x131ac>
  427f60:	adrp	x9, 491000 <ferror@plt+0x8d020>
  427f64:	add	x9, x9, #0xe20
  427f68:	str	wzr, [x9, #8]
  427f6c:	str	wzr, [x9]
  427f70:	adrp	x9, 491000 <ferror@plt+0x8d020>
  427f74:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427f78:	add	x9, x9, #0xea0
  427f7c:	b	427f84 <ferror@plt+0x23fa4>
  427f80:	clrex
  427f84:	dmb	ish
  427f88:	ldr	x0, [x8, #3744]
  427f8c:	ldaxr	x10, [x9]
  427f90:	cmp	x10, x0
  427f94:	b.ne	427f80 <ferror@plt+0x23fa0>  // b.any
  427f98:	stlxr	w10, xzr, [x9]
  427f9c:	cbnz	w10, 427f8c <ferror@plt+0x23fac>
  427fa0:	cbz	x0, 427fa8 <ferror@plt+0x23fc8>
  427fa4:	bl	414cbc <ferror@plt+0x10cdc>
  427fa8:	adrp	x9, 491000 <ferror@plt+0x8d020>
  427fac:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427fb0:	add	x9, x9, #0xeb0
  427fb4:	b	427fbc <ferror@plt+0x23fdc>
  427fb8:	clrex
  427fbc:	dmb	ish
  427fc0:	ldr	x0, [x8, #3760]
  427fc4:	ldaxr	x10, [x9]
  427fc8:	cmp	x10, x0
  427fcc:	b.ne	427fb8 <ferror@plt+0x23fd8>  // b.any
  427fd0:	stlxr	w10, xzr, [x9]
  427fd4:	cbnz	w10, 427fc4 <ferror@plt+0x23fe4>
  427fd8:	cbz	x0, 427fe0 <ferror@plt+0x24000>
  427fdc:	bl	414cbc <ferror@plt+0x10cdc>
  427fe0:	adrp	x9, 491000 <ferror@plt+0x8d020>
  427fe4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  427fe8:	add	x9, x9, #0xeb8
  427fec:	b	427ff4 <ferror@plt+0x24014>
  427ff0:	clrex
  427ff4:	dmb	ish
  427ff8:	ldr	x0, [x8, #3768]
  427ffc:	ldaxr	x10, [x9]
  428000:	cmp	x10, x0
  428004:	b.ne	427ff0 <ferror@plt+0x24010>  // b.any
  428008:	stlxr	w10, xzr, [x9]
  42800c:	cbnz	w10, 427ffc <ferror@plt+0x2401c>
  428010:	cbz	x0, 428018 <ferror@plt+0x24038>
  428014:	bl	414cbc <ferror@plt+0x10cdc>
  428018:	mov	x0, x21
  42801c:	bl	4209b8 <ferror@plt+0x1c9d8>
  428020:	adrp	x22, 491000 <ferror@plt+0x8d020>
  428024:	add	x22, x22, #0xe40
  428028:	str	x0, [x22, #96]
  42802c:	bl	436740 <ferror@plt+0x32760>
  428030:	ldr	x1, [x22]
  428034:	mov	x22, x0
  428038:	bl	437188 <ferror@plt+0x331a8>
  42803c:	adrp	x1, 447000 <ferror@plt+0x43020>
  428040:	add	x1, x1, #0x50d
  428044:	mov	x0, x22
  428048:	bl	437188 <ferror@plt+0x331a8>
  42804c:	adrp	x1, 447000 <ferror@plt+0x43020>
  428050:	add	x1, x1, #0x510
  428054:	mov	x0, x22
  428058:	bl	437188 <ferror@plt+0x331a8>
  42805c:	mov	x0, x22
  428060:	mov	x1, x21
  428064:	bl	437188 <ferror@plt+0x331a8>
  428068:	adrp	x1, 447000 <ferror@plt+0x43020>
  42806c:	add	x1, x1, #0x513
  428070:	mov	x0, x22
  428074:	bl	437188 <ferror@plt+0x331a8>
  428078:	adrp	x21, 491000 <ferror@plt+0x8d020>
  42807c:	ldr	w8, [x21, #1956]
  428080:	cmn	w8, #0x1
  428084:	b.eq	4280bc <ferror@plt+0x240dc>  // b.none
  428088:	adrp	x1, 447000 <ferror@plt+0x43020>
  42808c:	add	x1, x1, #0x525
  428090:	mov	x0, x22
  428094:	bl	437188 <ferror@plt+0x331a8>
  428098:	ldr	w3, [x21, #1956]
  42809c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4280a0:	add	x2, x2, #0xe99
  4280a4:	add	x0, sp, #0x18
  4280a8:	mov	w1, #0x80                  	// #128
  4280ac:	bl	431b4c <ferror@plt+0x2db6c>
  4280b0:	add	x1, sp, #0x18
  4280b4:	mov	x0, x22
  4280b8:	bl	437188 <ferror@plt+0x331a8>
  4280bc:	mov	x0, x22
  4280c0:	mov	x1, xzr
  4280c4:	bl	437188 <ferror@plt+0x331a8>
  4280c8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4280cc:	ldr	x0, [x8, #3752]
  4280d0:	ldr	x1, [x22]
  4280d4:	tst	w20, #0x200
  4280d8:	mov	w8, #0x22                  	// #34
  4280dc:	mov	w9, #0x2                   	// #2
  4280e0:	csel	w3, w9, w8, eq  // eq = none
  4280e4:	add	x8, x29, #0x18
  4280e8:	sub	x9, x29, #0x4
  4280ec:	add	x10, sp, #0x18
  4280f0:	sub	x6, x29, #0x8
  4280f4:	mov	x2, xzr
  4280f8:	mov	x4, xzr
  4280fc:	mov	x5, xzr
  428100:	mov	x7, xzr
  428104:	stp	x9, x8, [sp, #8]
  428108:	str	x10, [sp]
  42810c:	bl	433dc4 <ferror@plt+0x2fde4>
  428110:	cbz	w0, 428188 <ferror@plt+0x241a8>
  428114:	mov	w1, #0x1                   	// #1
  428118:	mov	x0, x22
  42811c:	bl	436aa8 <ferror@plt+0x32ac8>
  428120:	ldp	w0, w3, [x29, #-8]
  428124:	ldr	w1, [sp, #24]
  428128:	ubfx	w2, w20, #1, #1
  42812c:	ubfx	w4, w20, #2, #1
  428130:	mov	x5, x19
  428134:	bl	427c24 <ferror@plt+0x23c44>
  428138:	ldp	x20, x19, [sp, #208]
  42813c:	ldp	x22, x21, [sp, #192]
  428140:	ldr	x23, [sp, #176]
  428144:	ldp	x29, x30, [sp, #160]
  428148:	add	sp, sp, #0xe0
  42814c:	ret
  428150:	adrp	x0, 447000 <ferror@plt+0x43020>
  428154:	adrp	x1, 447000 <ferror@plt+0x43020>
  428158:	adrp	x3, 447000 <ferror@plt+0x43020>
  42815c:	adrp	x4, 447000 <ferror@plt+0x43020>
  428160:	add	x0, x0, #0xf7f
  428164:	add	x1, x1, #0x438
  428168:	add	x3, x3, #0x445
  42816c:	add	x4, x4, #0x45c
  428170:	mov	w2, #0xad6                 	// #2774
  428174:	bl	427628 <ferror@plt+0x23648>
  428178:	adrp	x0, 447000 <ferror@plt+0x43020>
  42817c:	add	x0, x0, #0x4c6
  428180:	mov	x1, x21
  428184:	bl	426a88 <ferror@plt+0x22aa8>
  428188:	ldr	x8, [x29, #24]
  42818c:	adrp	x0, 447000 <ferror@plt+0x43020>
  428190:	add	x0, x0, #0x532
  428194:	ldr	x1, [x8, #8]
  428198:	bl	426a88 <ferror@plt+0x22aa8>
  42819c:	stp	x29, x30, [sp, #-64]!
  4281a0:	stp	x20, x19, [sp, #48]
  4281a4:	add	x19, x1, #0x1
  4281a8:	stp	x22, x21, [sp, #32]
  4281ac:	mov	x21, x0
  4281b0:	mov	w1, #0x2f                  	// #47
  4281b4:	mov	x0, x19
  4281b8:	str	x23, [sp, #16]
  4281bc:	mov	x29, sp
  4281c0:	bl	403ca0 <strchr@plt>
  4281c4:	cbz	x0, 428214 <ferror@plt+0x24234>
  4281c8:	ldr	x23, [x21, #8]
  4281cc:	cbz	x23, 428238 <ferror@plt+0x24258>
  4281d0:	mov	x20, x0
  4281d4:	sub	x21, x0, x19
  4281d8:	b	4281e4 <ferror@plt+0x24204>
  4281dc:	ldr	x23, [x23, #8]
  4281e0:	cbz	x23, 428238 <ferror@plt+0x24258>
  4281e4:	ldr	x22, [x23]
  4281e8:	mov	x1, x19
  4281ec:	mov	x2, x21
  4281f0:	ldr	x0, [x22]
  4281f4:	bl	403880 <strncmp@plt>
  4281f8:	cbnz	w0, 4281dc <ferror@plt+0x241fc>
  4281fc:	mov	x0, x22
  428200:	mov	x1, x20
  428204:	bl	42819c <ferror@plt+0x241bc>
  428208:	cbz	w0, 4281dc <ferror@plt+0x241fc>
  42820c:	mov	w0, #0x1                   	// #1
  428210:	b	42823c <ferror@plt+0x2425c>
  428214:	ldr	x20, [x21, #16]
  428218:	cbz	x20, 428238 <ferror@plt+0x24258>
  42821c:	ldr	x8, [x20]
  428220:	mov	x1, x19
  428224:	ldr	x0, [x8]
  428228:	bl	403b30 <strcmp@plt>
  42822c:	cbz	w0, 42820c <ferror@plt+0x2422c>
  428230:	ldr	x20, [x20, #8]
  428234:	cbnz	x20, 42821c <ferror@plt+0x2423c>
  428238:	mov	w0, wzr
  42823c:	ldp	x20, x19, [sp, #48]
  428240:	ldp	x22, x21, [sp, #32]
  428244:	ldr	x23, [sp, #16]
  428248:	ldp	x29, x30, [sp], #64
  42824c:	ret
  428250:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428254:	ldrb	w0, [x8, #3596]
  428258:	ret
  42825c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428260:	ldr	w8, [x8, #3624]
  428264:	cmp	w8, #0x0
  428268:	cset	w0, eq  // eq = none
  42826c:	ret
  428270:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428274:	ldr	w8, [x8, #3624]
  428278:	cmp	w8, #0x400
  42827c:	cset	w0, ne  // ne = any
  428280:	ret
  428284:	stp	x29, x30, [sp, #-96]!
  428288:	adrp	x9, 491000 <ferror@plt+0x8d020>
  42828c:	stp	x28, x27, [sp, #16]
  428290:	stp	x26, x25, [sp, #32]
  428294:	stp	x24, x23, [sp, #48]
  428298:	stp	x22, x21, [sp, #64]
  42829c:	stp	x20, x19, [sp, #80]
  4282a0:	add	x9, x9, #0xe20
  4282a4:	mov	w20, w2
  4282a8:	mov	x21, x1
  4282ac:	ldr	x1, [x9, #128]
  4282b0:	ldr	w2, [x9]
  4282b4:	adrp	x8, 447000 <ferror@plt+0x43020>
  4282b8:	adrp	x9, 447000 <ferror@plt+0x43020>
  4282bc:	add	x8, x8, #0x567
  4282c0:	add	x9, x9, #0x557
  4282c4:	tst	x4, #0x1
  4282c8:	mov	x25, x5
  4282cc:	mov	x26, x4
  4282d0:	mov	x19, x3
  4282d4:	mov	x22, x0
  4282d8:	csel	x23, x9, x8, eq  // eq = none
  4282dc:	mov	x29, sp
  4282e0:	cbz	x1, 428318 <ferror@plt+0x24338>
  4282e4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4282e8:	add	x0, x0, #0x57e
  4282ec:	bl	420b78 <ferror@plt+0x1cb98>
  4282f0:	mov	x24, x0
  4282f4:	cmp	x26, #0x1
  4282f8:	b.eq	428338 <ferror@plt+0x24358>  // b.none
  4282fc:	cbnz	x26, 428344 <ferror@plt+0x24364>
  428300:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428304:	ldr	w8, [x8, #3624]
  428308:	cbz	w8, 428344 <ferror@plt+0x24364>
  42830c:	adrp	x0, 447000 <ferror@plt+0x43020>
  428310:	add	x0, x0, #0x5b2
  428314:	b	42840c <ferror@plt+0x2442c>
  428318:	cbz	w2, 4283f8 <ferror@plt+0x24418>
  42831c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  428320:	add	x0, x0, #0xe99
  428324:	mov	w1, w2
  428328:	bl	420b78 <ferror@plt+0x1cb98>
  42832c:	mov	x24, x0
  428330:	cmp	x26, #0x1
  428334:	b.ne	4282fc <ferror@plt+0x2431c>  // b.any
  428338:	adrp	x8, 491000 <ferror@plt+0x8d020>
  42833c:	ldr	w8, [x8, #3624]
  428340:	cbz	w8, 428404 <ferror@plt+0x24424>
  428344:	mvn	w8, w26
  428348:	lsl	x9, x26, #62
  42834c:	and	x27, x25, x9, asr #63
  428350:	and	w28, w8, #0x1
  428354:	cbz	x27, 428378 <ferror@plt+0x24398>
  428358:	adrp	x8, 491000 <ferror@plt+0x8d020>
  42835c:	ldr	x1, [x8, #3760]
  428360:	mov	x0, x27
  428364:	bl	41b028 <ferror@plt+0x17048>
  428368:	cmp	w0, #0x0
  42836c:	cset	w8, eq  // eq = none
  428370:	cmp	w28, w8
  428374:	b.eq	4283c4 <ferror@plt+0x243e4>  // b.none
  428378:	lsl	x8, x26, #61
  42837c:	and	x25, x25, x8, asr #63
  428380:	cbz	x25, 4283a4 <ferror@plt+0x243c4>
  428384:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428388:	ldr	x1, [x8, #3768]
  42838c:	mov	x0, x25
  428390:	bl	41b028 <ferror@plt+0x17048>
  428394:	cmp	w0, #0x0
  428398:	cset	w8, eq  // eq = none
  42839c:	cmp	w28, w8
  4283a0:	b.eq	4283dc <ferror@plt+0x243fc>  // b.none
  4283a4:	mov	x0, x24
  4283a8:	ldp	x20, x19, [sp, #80]
  4283ac:	ldp	x22, x21, [sp, #64]
  4283b0:	ldp	x24, x23, [sp, #48]
  4283b4:	ldp	x26, x25, [sp, #32]
  4283b8:	ldp	x28, x27, [sp, #16]
  4283bc:	ldp	x29, x30, [sp], #96
  4283c0:	b	414cbc <ferror@plt+0x10cdc>
  4283c4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4283c8:	add	x0, x0, #0x605
  4283cc:	mov	x1, x24
  4283d0:	mov	x2, x23
  4283d4:	mov	x3, x27
  4283d8:	b	4283f0 <ferror@plt+0x24410>
  4283dc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4283e0:	add	x0, x0, #0x629
  4283e4:	mov	x1, x24
  4283e8:	mov	x2, x23
  4283ec:	mov	x3, x25
  4283f0:	bl	420b78 <ferror@plt+0x1cb98>
  4283f4:	b	428414 <ferror@plt+0x24434>
  4283f8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4283fc:	add	x0, x0, #0x586
  428400:	bl	426a88 <ferror@plt+0x22aa8>
  428404:	adrp	x0, 447000 <ferror@plt+0x43020>
  428408:	add	x0, x0, #0x5d9
  42840c:	mov	x1, x24
  428410:	bl	420b78 <ferror@plt+0x1cb98>
  428414:	mov	x4, x0
  428418:	mov	x0, x22
  42841c:	mov	x1, x21
  428420:	mov	w2, w20
  428424:	mov	x3, x19
  428428:	bl	427518 <ferror@plt+0x23538>
  42842c:	stp	x29, x30, [sp, #-32]!
  428430:	mov	w0, #0x10                  	// #16
  428434:	str	x19, [sp, #16]
  428438:	mov	x29, sp
  42843c:	bl	414c04 <ferror@plt+0x10c24>
  428440:	mov	x19, x0
  428444:	mov	w0, #0x400                 	// #1024
  428448:	bl	423078 <ferror@plt+0x1f098>
  42844c:	str	x0, [x19]
  428450:	mov	x0, x19
  428454:	ldr	x19, [sp, #16]
  428458:	ldp	x29, x30, [sp], #32
  42845c:	ret
  428460:	cbz	x0, 428518 <ferror@plt+0x24538>
  428464:	stp	x29, x30, [sp, #-64]!
  428468:	stp	x22, x21, [sp, #32]
  42846c:	stp	x20, x19, [sp, #48]
  428470:	mov	x19, x0
  428474:	ldr	x0, [x0, #8]
  428478:	str	x23, [sp, #16]
  42847c:	mov	x29, sp
  428480:	cbz	x0, 4284f4 <ferror@plt+0x24514>
  428484:	adrp	x20, 447000 <ferror@plt+0x43020>
  428488:	adrp	x21, 447000 <ferror@plt+0x43020>
  42848c:	adrp	x22, 447000 <ferror@plt+0x43020>
  428490:	add	x20, x20, #0xf7f
  428494:	add	x21, x21, #0x713
  428498:	add	x22, x22, #0x73b
  42849c:	bl	41ffcc <ferror@plt+0x1bfec>
  4284a0:	mov	x1, x0
  4284a4:	ldr	x23, [x0]
  4284a8:	ldr	x0, [x19, #8]
  4284ac:	bl	4202cc <ferror@plt+0x1c2ec>
  4284b0:	str	x0, [x19, #8]
  4284b4:	cbz	x23, 4284dc <ferror@plt+0x244fc>
  4284b8:	ldr	x0, [x23, #8]
  4284bc:	bl	42251c <ferror@plt+0x1e53c>
  4284c0:	ldr	x0, [x23, #24]
  4284c4:	bl	414cbc <ferror@plt+0x10cdc>
  4284c8:	mov	x0, x23
  4284cc:	bl	414cbc <ferror@plt+0x10cdc>
  4284d0:	ldr	x0, [x19, #8]
  4284d4:	cbnz	x0, 42849c <ferror@plt+0x244bc>
  4284d8:	b	4284f4 <ferror@plt+0x24514>
  4284dc:	mov	x0, x20
  4284e0:	mov	x1, x21
  4284e4:	mov	x2, x22
  4284e8:	bl	415dcc <ferror@plt+0x11dec>
  4284ec:	ldr	x0, [x19, #8]
  4284f0:	cbnz	x0, 42849c <ferror@plt+0x244bc>
  4284f4:	ldr	x0, [x19]
  4284f8:	mov	w1, #0x1                   	// #1
  4284fc:	bl	423334 <ferror@plt+0x1f354>
  428500:	mov	x0, x19
  428504:	ldp	x20, x19, [sp, #48]
  428508:	ldp	x22, x21, [sp, #32]
  42850c:	ldr	x23, [sp, #16]
  428510:	ldp	x29, x30, [sp], #64
  428514:	b	414cbc <ferror@plt+0x10cdc>
  428518:	adrp	x0, 447000 <ferror@plt+0x43020>
  42851c:	adrp	x1, 447000 <ferror@plt+0x43020>
  428520:	adrp	x2, 447000 <ferror@plt+0x43020>
  428524:	add	x0, x0, #0xf7f
  428528:	add	x1, x1, #0x64d
  42852c:	add	x2, x2, #0x67b
  428530:	b	415dcc <ferror@plt+0x11dec>
  428534:	cbz	x0, 428568 <ferror@plt+0x24588>
  428538:	stp	x29, x30, [sp, #-32]!
  42853c:	str	x19, [sp, #16]
  428540:	mov	x19, x0
  428544:	ldr	x0, [x0, #8]
  428548:	mov	x29, sp
  42854c:	bl	42251c <ferror@plt+0x1e53c>
  428550:	ldr	x0, [x19, #24]
  428554:	bl	414cbc <ferror@plt+0x10cdc>
  428558:	mov	x0, x19
  42855c:	ldr	x19, [sp, #16]
  428560:	ldp	x29, x30, [sp], #32
  428564:	b	414cbc <ferror@plt+0x10cdc>
  428568:	adrp	x0, 447000 <ferror@plt+0x43020>
  42856c:	adrp	x1, 447000 <ferror@plt+0x43020>
  428570:	adrp	x2, 447000 <ferror@plt+0x43020>
  428574:	add	x0, x0, #0xf7f
  428578:	add	x1, x1, #0x713
  42857c:	add	x2, x2, #0x73b
  428580:	b	415dcc <ferror@plt+0x11dec>
  428584:	stp	x29, x30, [sp, #-32]!
  428588:	stp	x20, x19, [sp, #16]
  42858c:	mov	x29, sp
  428590:	cbz	x0, 4285c8 <ferror@plt+0x245e8>
  428594:	mov	x19, x0
  428598:	ldr	x0, [x0, #8]
  42859c:	cbz	x0, 4285e4 <ferror@plt+0x24604>
  4285a0:	bl	41ffcc <ferror@plt+0x1bfec>
  4285a4:	mov	x1, x0
  4285a8:	ldr	x20, [x0]
  4285ac:	ldr	x0, [x19, #8]
  4285b0:	bl	4202cc <ferror@plt+0x1c2ec>
  4285b4:	str	x0, [x19, #8]
  4285b8:	mov	x0, x20
  4285bc:	ldp	x20, x19, [sp, #16]
  4285c0:	ldp	x29, x30, [sp], #32
  4285c4:	ret
  4285c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4285cc:	adrp	x1, 447000 <ferror@plt+0x43020>
  4285d0:	adrp	x2, 447000 <ferror@plt+0x43020>
  4285d4:	add	x0, x0, #0xf7f
  4285d8:	add	x1, x1, #0x6de
  4285dc:	add	x2, x2, #0x67b
  4285e0:	bl	415dcc <ferror@plt+0x11dec>
  4285e4:	mov	x20, xzr
  4285e8:	mov	x0, x20
  4285ec:	ldp	x20, x19, [sp, #16]
  4285f0:	ldp	x29, x30, [sp], #32
  4285f4:	ret
  4285f8:	sub	sp, sp, #0x80
  4285fc:	stp	x29, x30, [sp, #32]
  428600:	str	x27, [sp, #48]
  428604:	stp	x26, x25, [sp, #64]
  428608:	stp	x24, x23, [sp, #80]
  42860c:	stp	x22, x21, [sp, #96]
  428610:	stp	x20, x19, [sp, #112]
  428614:	add	x29, sp, #0x20
  428618:	cbz	x0, 4287b4 <ferror@plt+0x247d4>
  42861c:	cbz	w1, 428794 <ferror@plt+0x247b4>
  428620:	cbz	x2, 4287d0 <ferror@plt+0x247f0>
  428624:	mov	x19, x0
  428628:	ldr	x0, [x0]
  42862c:	mov	w8, w1
  428630:	mov	x1, x2
  428634:	mov	x2, x8
  428638:	bl	423200 <ferror@plt+0x1f220>
  42863c:	ldr	x9, [x19]
  428640:	ldr	x8, [x9, #8]
  428644:	cmp	x8, #0x14
  428648:	b.cc	428794 <ferror@plt+0x247b4>  // b.lo, b.ul, b.last
  42864c:	ldr	x23, [x9]
  428650:	ldr	w9, [x23]
  428654:	rev	w20, w9
  428658:	cmp	x8, x20
  42865c:	b.cc	428794 <ferror@plt+0x247b4>  // b.lo, b.ul, b.last
  428660:	ldp	w8, w24, [x23, #4]
  428664:	rev	w8, w8
  428668:	rev	w26, w24
  42866c:	stp	w8, w26, [sp]
  428670:	ldr	w25, [x23, #12]
  428674:	rev	w27, w25
  428678:	str	w27, [sp, #16]
  42867c:	ldr	w8, [x23, #16]
  428680:	cbnz	w8, 428810 <ferror@plt+0x24830>
  428684:	add	w0, w26, #0x1
  428688:	mov	w1, #0x8                   	// #8
  42868c:	bl	414e30 <ferror@plt+0x10e50>
  428690:	mov	w21, w27
  428694:	mov	x22, x0
  428698:	str	x0, [sp, #8]
  42869c:	mov	w1, #0x10                  	// #16
  4286a0:	mov	x0, x21
  4286a4:	bl	414e30 <ferror@plt+0x10e50>
  4286a8:	str	x0, [sp, #24]
  4286ac:	cbz	w24, 428714 <ferror@plt+0x24734>
  4286b0:	ldr	w8, [x23, #20]
  4286b4:	add	x23, x23, #0x18
  4286b8:	mov	x0, x23
  4286bc:	rev	w24, w8
  4286c0:	mov	x1, x24
  4286c4:	bl	420a5c <ferror@plt+0x1ca7c>
  4286c8:	str	x0, [x22]
  4286cc:	cmp	w26, #0x2
  4286d0:	add	x22, x23, x24
  4286d4:	b.cc	42870c <ferror@plt+0x2472c>  // b.lo, b.ul, b.last
  4286d8:	mov	w24, w26
  4286dc:	mov	w26, #0x1                   	// #1
  4286e0:	ldr	x27, [sp, #8]
  4286e4:	ldr	w8, [x22], #4
  4286e8:	rev	w23, w8
  4286ec:	mov	x0, x22
  4286f0:	mov	x1, x23
  4286f4:	bl	420a5c <ferror@plt+0x1ca7c>
  4286f8:	str	x0, [x27, x26, lsl #3]
  4286fc:	add	x26, x26, #0x1
  428700:	cmp	x24, x26
  428704:	add	x22, x22, x23
  428708:	b.ne	4286e0 <ferror@plt+0x24700>  // b.any
  42870c:	cbnz	w25, 42871c <ferror@plt+0x2473c>
  428710:	b	428744 <ferror@plt+0x24764>
  428714:	add	x22, x23, #0x14
  428718:	cbz	w25, 428744 <ferror@plt+0x24764>
  42871c:	ldr	x23, [sp, #24]
  428720:	mov	x24, xzr
  428724:	ldr	x8, [x22], #8
  428728:	rev	x8, x8
  42872c:	fmov	d0, x8
  428730:	bl	43ec28 <ferror@plt+0x3ac48>
  428734:	str	q0, [x23, x24, lsl #4]
  428738:	add	x24, x24, #0x1
  42873c:	cmp	x24, x21
  428740:	b.cc	428724 <ferror@plt+0x24744>  // b.lo, b.ul, b.last
  428744:	ldr	x0, [x19]
  428748:	ldr	x8, [x0]
  42874c:	add	x8, x8, x20
  428750:	cmp	x22, x8
  428754:	b.hi	428808 <ferror@plt+0x24828>  // b.pmore
  428758:	mov	x1, xzr
  42875c:	mov	x2, x20
  428760:	bl	424468 <ferror@plt+0x20488>
  428764:	ldr	x20, [x19, #8]
  428768:	mov	x0, sp
  42876c:	mov	w1, #0x20                  	// #32
  428770:	bl	420a0c <ferror@plt+0x1ca2c>
  428774:	mov	x1, x0
  428778:	mov	x0, x20
  42877c:	bl	41ffec <ferror@plt+0x1c00c>
  428780:	ldr	x9, [x19]
  428784:	str	x0, [x19, #8]
  428788:	ldp	x23, x8, [x9]
  42878c:	cmp	x8, #0x14
  428790:	b.cs	428650 <ferror@plt+0x24670>  // b.hs, b.nlast
  428794:	ldp	x20, x19, [sp, #112]
  428798:	ldp	x22, x21, [sp, #96]
  42879c:	ldp	x24, x23, [sp, #80]
  4287a0:	ldp	x26, x25, [sp, #64]
  4287a4:	ldr	x27, [sp, #48]
  4287a8:	ldp	x29, x30, [sp, #32]
  4287ac:	add	sp, sp, #0x80
  4287b0:	ret
  4287b4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4287b8:	adrp	x1, 447000 <ferror@plt+0x43020>
  4287bc:	adrp	x2, 447000 <ferror@plt+0x43020>
  4287c0:	add	x0, x0, #0xf7f
  4287c4:	add	x1, x1, #0x68b
  4287c8:	add	x2, x2, #0x67b
  4287cc:	b	4287e8 <ferror@plt+0x24808>
  4287d0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4287d4:	adrp	x1, 447000 <ferror@plt+0x43020>
  4287d8:	adrp	x2, 447000 <ferror@plt+0x43020>
  4287dc:	add	x0, x0, #0xf7f
  4287e0:	add	x1, x1, #0x68b
  4287e4:	add	x2, x2, #0x6d0
  4287e8:	ldp	x20, x19, [sp, #112]
  4287ec:	ldp	x22, x21, [sp, #96]
  4287f0:	ldp	x24, x23, [sp, #80]
  4287f4:	ldp	x26, x25, [sp, #64]
  4287f8:	ldr	x27, [sp, #48]
  4287fc:	ldp	x29, x30, [sp, #32]
  428800:	add	sp, sp, #0x80
  428804:	b	415dcc <ferror@plt+0x11dec>
  428808:	ldr	x0, [sp, #24]
  42880c:	ldr	x21, [sp, #8]
  428810:	bl	414cbc <ferror@plt+0x10cdc>
  428814:	mov	x0, x21
  428818:	bl	42251c <ferror@plt+0x1e53c>
  42881c:	adrp	x0, 447000 <ferror@plt+0x43020>
  428820:	add	x0, x0, #0xdb0
  428824:	bl	426a88 <ferror@plt+0x22aa8>
  428828:	sub	sp, sp, #0x100
  42882c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428830:	ldr	w8, [x8, #1968]
  428834:	stp	x29, x30, [sp, #240]
  428838:	add	x29, sp, #0xf0
  42883c:	stp	x2, x3, [x29, #-112]
  428840:	stp	x4, x5, [x29, #-96]
  428844:	stp	x6, x7, [x29, #-80]
  428848:	stp	q1, q2, [sp, #16]
  42884c:	str	q3, [sp, #48]
  428850:	str	q0, [sp]
  428854:	stp	q4, q5, [sp, #64]
  428858:	stp	q6, q7, [sp, #96]
  42885c:	cbz	w8, 4288a0 <ferror@plt+0x248c0>
  428860:	mov	x8, #0xffffffffffffffd0    	// #-48
  428864:	mov	x10, sp
  428868:	sub	x11, x29, #0x70
  42886c:	movk	x8, #0xff80, lsl #32
  428870:	add	x9, x29, #0x10
  428874:	add	x10, x10, #0x80
  428878:	add	x11, x11, #0x30
  42887c:	stp	x10, x8, [x29, #-16]
  428880:	stp	x9, x11, [x29, #-32]
  428884:	ldp	q0, q1, [x29, #-32]
  428888:	sub	x2, x29, #0x40
  42888c:	stp	q0, q1, [x29, #-64]
  428890:	bl	4288c8 <ferror@plt+0x248e8>
  428894:	ldp	x29, x30, [sp, #240]
  428898:	add	sp, sp, #0x100
  42889c:	ret
  4288a0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4288a4:	adrp	x1, 447000 <ferror@plt+0x43020>
  4288a8:	adrp	x3, 447000 <ferror@plt+0x43020>
  4288ac:	adrp	x4, 447000 <ferror@plt+0x43020>
  4288b0:	add	x0, x0, #0xf7f
  4288b4:	add	x1, x1, #0x438
  4288b8:	add	x3, x3, #0x748
  4288bc:	add	x4, x4, #0x75e
  4288c0:	mov	w2, #0xc90                 	// #3216
  4288c4:	bl	427628 <ferror@plt+0x23648>
  4288c8:	sub	sp, sp, #0x90
  4288cc:	cmp	w0, #0x1
  4288d0:	stp	x29, x30, [sp, #128]
  4288d4:	add	x29, sp, #0x80
  4288d8:	b.eq	4288fc <ferror@plt+0x2491c>  // b.none
  4288dc:	cbnz	w0, 428cd4 <ferror@plt+0x24cf4>
  4288e0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4288e4:	ldr	x8, [x8, #3664]
  4288e8:	stp	x8, x1, [sp]
  4288ec:	ldr	w9, [x2, #24]
  4288f0:	mov	w8, w9
  4288f4:	tbz	w9, #31, 428940 <ferror@plt+0x24960>
  4288f8:	b	428914 <ferror@plt+0x24934>
  4288fc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428900:	ldr	x8, [x8, #3672]
  428904:	stp	x8, x1, [sp]
  428908:	ldr	w9, [x2, #24]
  42890c:	mov	w8, w9
  428910:	tbz	w9, #31, 428940 <ferror@plt+0x24960>
  428914:	add	w8, w9, #0x8
  428918:	cmn	w9, #0x8
  42891c:	str	w8, [x2, #24]
  428920:	b.gt	428940 <ferror@plt+0x24960>
  428924:	ldr	x10, [x2, #8]
  428928:	sxtw	x9, w9
  42892c:	add	x9, x10, x9
  428930:	ldr	x9, [x9]
  428934:	str	x9, [sp, #16]
  428938:	cbnz	x9, 428958 <ferror@plt+0x24978>
  42893c:	b	428cc0 <ferror@plt+0x24ce0>
  428940:	ldr	x9, [x2]
  428944:	add	x10, x9, #0x8
  428948:	str	x10, [x2]
  42894c:	ldr	x9, [x9]
  428950:	str	x9, [sp, #16]
  428954:	cbz	x9, 428cc0 <ferror@plt+0x24ce0>
  428958:	tbnz	w8, #31, 428964 <ferror@plt+0x24984>
  42895c:	mov	w9, w8
  428960:	b	42898c <ferror@plt+0x249ac>
  428964:	add	w9, w8, #0x8
  428968:	cmn	w8, #0x8
  42896c:	str	w9, [x2, #24]
  428970:	b.gt	42898c <ferror@plt+0x249ac>
  428974:	ldr	x10, [x2, #8]
  428978:	add	x8, x10, w8, sxtw
  42897c:	ldr	x8, [x8]
  428980:	str	x8, [sp, #24]
  428984:	cbnz	x8, 4289a4 <ferror@plt+0x249c4>
  428988:	b	428cc0 <ferror@plt+0x24ce0>
  42898c:	ldr	x8, [x2]
  428990:	add	x10, x8, #0x8
  428994:	str	x10, [x2]
  428998:	ldr	x8, [x8]
  42899c:	str	x8, [sp, #24]
  4289a0:	cbz	x8, 428cc0 <ferror@plt+0x24ce0>
  4289a4:	tbnz	w9, #31, 4289b0 <ferror@plt+0x249d0>
  4289a8:	mov	w8, w9
  4289ac:	b	4289d8 <ferror@plt+0x249f8>
  4289b0:	add	w8, w9, #0x8
  4289b4:	cmn	w9, #0x8
  4289b8:	str	w8, [x2, #24]
  4289bc:	b.gt	4289d8 <ferror@plt+0x249f8>
  4289c0:	ldr	x10, [x2, #8]
  4289c4:	add	x9, x10, w9, sxtw
  4289c8:	ldr	x9, [x9]
  4289cc:	str	x9, [sp, #32]
  4289d0:	cbnz	x9, 4289f0 <ferror@plt+0x24a10>
  4289d4:	b	428cc0 <ferror@plt+0x24ce0>
  4289d8:	ldr	x9, [x2]
  4289dc:	add	x10, x9, #0x8
  4289e0:	str	x10, [x2]
  4289e4:	ldr	x9, [x9]
  4289e8:	str	x9, [sp, #32]
  4289ec:	cbz	x9, 428cc0 <ferror@plt+0x24ce0>
  4289f0:	tbnz	w8, #31, 4289fc <ferror@plt+0x24a1c>
  4289f4:	mov	w9, w8
  4289f8:	b	428a24 <ferror@plt+0x24a44>
  4289fc:	add	w9, w8, #0x8
  428a00:	cmn	w8, #0x8
  428a04:	str	w9, [x2, #24]
  428a08:	b.gt	428a24 <ferror@plt+0x24a44>
  428a0c:	ldr	x10, [x2, #8]
  428a10:	add	x8, x10, w8, sxtw
  428a14:	ldr	x8, [x8]
  428a18:	str	x8, [sp, #40]
  428a1c:	cbnz	x8, 428a3c <ferror@plt+0x24a5c>
  428a20:	b	428cc0 <ferror@plt+0x24ce0>
  428a24:	ldr	x8, [x2]
  428a28:	add	x10, x8, #0x8
  428a2c:	str	x10, [x2]
  428a30:	ldr	x8, [x8]
  428a34:	str	x8, [sp, #40]
  428a38:	cbz	x8, 428cc0 <ferror@plt+0x24ce0>
  428a3c:	tbnz	w9, #31, 428a48 <ferror@plt+0x24a68>
  428a40:	mov	w8, w9
  428a44:	b	428a70 <ferror@plt+0x24a90>
  428a48:	add	w8, w9, #0x8
  428a4c:	cmn	w9, #0x8
  428a50:	str	w8, [x2, #24]
  428a54:	b.gt	428a70 <ferror@plt+0x24a90>
  428a58:	ldr	x10, [x2, #8]
  428a5c:	add	x9, x10, w9, sxtw
  428a60:	ldr	x9, [x9]
  428a64:	str	x9, [sp, #48]
  428a68:	cbnz	x9, 428a88 <ferror@plt+0x24aa8>
  428a6c:	b	428cc0 <ferror@plt+0x24ce0>
  428a70:	ldr	x9, [x2]
  428a74:	add	x10, x9, #0x8
  428a78:	str	x10, [x2]
  428a7c:	ldr	x9, [x9]
  428a80:	str	x9, [sp, #48]
  428a84:	cbz	x9, 428cc0 <ferror@plt+0x24ce0>
  428a88:	tbnz	w8, #31, 428a94 <ferror@plt+0x24ab4>
  428a8c:	mov	w9, w8
  428a90:	b	428ab0 <ferror@plt+0x24ad0>
  428a94:	add	w9, w8, #0x8
  428a98:	cmn	w8, #0x8
  428a9c:	str	w9, [x2, #24]
  428aa0:	b.gt	428ab0 <ferror@plt+0x24ad0>
  428aa4:	ldr	x10, [x2, #8]
  428aa8:	add	x8, x10, w8, sxtw
  428aac:	b	428abc <ferror@plt+0x24adc>
  428ab0:	ldr	x8, [x2]
  428ab4:	add	x10, x8, #0x8
  428ab8:	str	x10, [x2]
  428abc:	ldr	x8, [x8]
  428ac0:	str	x8, [sp, #56]
  428ac4:	cbz	x8, 428cc0 <ferror@plt+0x24ce0>
  428ac8:	tbnz	w9, #31, 428ad4 <ferror@plt+0x24af4>
  428acc:	mov	w8, w9
  428ad0:	b	428af0 <ferror@plt+0x24b10>
  428ad4:	add	w8, w9, #0x8
  428ad8:	cmn	w9, #0x8
  428adc:	str	w8, [x2, #24]
  428ae0:	b.gt	428af0 <ferror@plt+0x24b10>
  428ae4:	ldr	x10, [x2, #8]
  428ae8:	add	x9, x10, w9, sxtw
  428aec:	b	428afc <ferror@plt+0x24b1c>
  428af0:	ldr	x9, [x2]
  428af4:	add	x10, x9, #0x8
  428af8:	str	x10, [x2]
  428afc:	ldr	x9, [x9]
  428b00:	str	x9, [sp, #64]
  428b04:	cbz	x9, 428cc0 <ferror@plt+0x24ce0>
  428b08:	tbnz	w8, #31, 428b14 <ferror@plt+0x24b34>
  428b0c:	mov	w9, w8
  428b10:	b	428b30 <ferror@plt+0x24b50>
  428b14:	add	w9, w8, #0x8
  428b18:	cmn	w8, #0x8
  428b1c:	str	w9, [x2, #24]
  428b20:	b.gt	428b30 <ferror@plt+0x24b50>
  428b24:	ldr	x10, [x2, #8]
  428b28:	add	x8, x10, w8, sxtw
  428b2c:	b	428b3c <ferror@plt+0x24b5c>
  428b30:	ldr	x8, [x2]
  428b34:	add	x10, x8, #0x8
  428b38:	str	x10, [x2]
  428b3c:	ldr	x8, [x8]
  428b40:	str	x8, [sp, #72]
  428b44:	cbz	x8, 428cc0 <ferror@plt+0x24ce0>
  428b48:	tbnz	w9, #31, 428b54 <ferror@plt+0x24b74>
  428b4c:	mov	w8, w9
  428b50:	b	428b70 <ferror@plt+0x24b90>
  428b54:	add	w8, w9, #0x8
  428b58:	cmn	w9, #0x8
  428b5c:	str	w8, [x2, #24]
  428b60:	b.gt	428b70 <ferror@plt+0x24b90>
  428b64:	ldr	x10, [x2, #8]
  428b68:	add	x9, x10, w9, sxtw
  428b6c:	b	428b7c <ferror@plt+0x24b9c>
  428b70:	ldr	x9, [x2]
  428b74:	add	x10, x9, #0x8
  428b78:	str	x10, [x2]
  428b7c:	ldr	x9, [x9]
  428b80:	str	x9, [sp, #80]
  428b84:	cbz	x9, 428cc0 <ferror@plt+0x24ce0>
  428b88:	tbnz	w8, #31, 428b94 <ferror@plt+0x24bb4>
  428b8c:	mov	w9, w8
  428b90:	b	428bb0 <ferror@plt+0x24bd0>
  428b94:	add	w9, w8, #0x8
  428b98:	cmn	w8, #0x8
  428b9c:	str	w9, [x2, #24]
  428ba0:	b.gt	428bb0 <ferror@plt+0x24bd0>
  428ba4:	ldr	x10, [x2, #8]
  428ba8:	add	x8, x10, w8, sxtw
  428bac:	b	428bbc <ferror@plt+0x24bdc>
  428bb0:	ldr	x8, [x2]
  428bb4:	add	x10, x8, #0x8
  428bb8:	str	x10, [x2]
  428bbc:	ldr	x8, [x8]
  428bc0:	str	x8, [sp, #88]
  428bc4:	cbz	x8, 428cc0 <ferror@plt+0x24ce0>
  428bc8:	tbnz	w9, #31, 428bd4 <ferror@plt+0x24bf4>
  428bcc:	mov	w8, w9
  428bd0:	b	428bf0 <ferror@plt+0x24c10>
  428bd4:	add	w8, w9, #0x8
  428bd8:	cmn	w9, #0x8
  428bdc:	str	w8, [x2, #24]
  428be0:	b.gt	428bf0 <ferror@plt+0x24c10>
  428be4:	ldr	x10, [x2, #8]
  428be8:	add	x9, x10, w9, sxtw
  428bec:	b	428bfc <ferror@plt+0x24c1c>
  428bf0:	ldr	x9, [x2]
  428bf4:	add	x10, x9, #0x8
  428bf8:	str	x10, [x2]
  428bfc:	ldr	x9, [x9]
  428c00:	str	x9, [sp, #96]
  428c04:	cbz	x9, 428cc0 <ferror@plt+0x24ce0>
  428c08:	tbnz	w8, #31, 428c14 <ferror@plt+0x24c34>
  428c0c:	mov	w9, w8
  428c10:	b	428c30 <ferror@plt+0x24c50>
  428c14:	add	w9, w8, #0x8
  428c18:	cmn	w8, #0x8
  428c1c:	str	w9, [x2, #24]
  428c20:	b.gt	428c30 <ferror@plt+0x24c50>
  428c24:	ldr	x10, [x2, #8]
  428c28:	add	x8, x10, w8, sxtw
  428c2c:	b	428c3c <ferror@plt+0x24c5c>
  428c30:	ldr	x8, [x2]
  428c34:	add	x10, x8, #0x8
  428c38:	str	x10, [x2]
  428c3c:	ldr	x8, [x8]
  428c40:	str	x8, [sp, #104]
  428c44:	cbz	x8, 428cc0 <ferror@plt+0x24ce0>
  428c48:	tbnz	w9, #31, 428c54 <ferror@plt+0x24c74>
  428c4c:	mov	w8, w9
  428c50:	b	428c70 <ferror@plt+0x24c90>
  428c54:	add	w8, w9, #0x8
  428c58:	cmn	w9, #0x8
  428c5c:	str	w8, [x2, #24]
  428c60:	b.gt	428c70 <ferror@plt+0x24c90>
  428c64:	ldr	x10, [x2, #8]
  428c68:	add	x9, x10, w9, sxtw
  428c6c:	b	428c7c <ferror@plt+0x24c9c>
  428c70:	ldr	x9, [x2]
  428c74:	add	x10, x9, #0x8
  428c78:	str	x10, [x2]
  428c7c:	ldr	x9, [x9]
  428c80:	str	x9, [sp, #112]
  428c84:	cbz	x9, 428cc0 <ferror@plt+0x24ce0>
  428c88:	tbz	w8, #31, 428ca8 <ferror@plt+0x24cc8>
  428c8c:	add	w9, w8, #0x8
  428c90:	cmn	w8, #0x8
  428c94:	str	w9, [x2, #24]
  428c98:	b.gt	428ca8 <ferror@plt+0x24cc8>
  428c9c:	ldr	x9, [x2, #8]
  428ca0:	add	x8, x9, w8, sxtw
  428ca4:	b	428cb4 <ferror@plt+0x24cd4>
  428ca8:	ldr	x8, [x2]
  428cac:	add	x9, x8, #0x8
  428cb0:	str	x9, [x2]
  428cb4:	ldr	x8, [x8]
  428cb8:	str	x8, [sp, #120]
  428cbc:	cbnz	x8, 428cf8 <ferror@plt+0x24d18>
  428cc0:	mov	x0, sp
  428cc4:	bl	40b600 <ferror@plt+0x7620>
  428cc8:	ldp	x29, x30, [sp, #128]
  428ccc:	add	sp, sp, #0x90
  428cd0:	ret
  428cd4:	adrp	x0, 447000 <ferror@plt+0x43020>
  428cd8:	adrp	x1, 447000 <ferror@plt+0x43020>
  428cdc:	adrp	x3, 447000 <ferror@plt+0x43020>
  428ce0:	add	x0, x0, #0xf7f
  428ce4:	add	x1, x1, #0x438
  428ce8:	add	x3, x3, #0xdd5
  428cec:	mov	w2, #0xc3f                 	// #3135
  428cf0:	mov	x4, xzr
  428cf4:	bl	427628 <ferror@plt+0x23648>
  428cf8:	adrp	x8, 446000 <ferror@plt+0x42020>
  428cfc:	ldr	q0, [x8, #3056]
  428d00:	adrp	x0, 447000 <ferror@plt+0x43020>
  428d04:	adrp	x1, 447000 <ferror@plt+0x43020>
  428d08:	adrp	x3, 447000 <ferror@plt+0x43020>
  428d0c:	adrp	x4, 447000 <ferror@plt+0x43020>
  428d10:	adrp	x5, 43f000 <ferror@plt+0x3b020>
  428d14:	add	x0, x0, #0xf7f
  428d18:	add	x1, x1, #0x438
  428d1c:	add	x3, x3, #0xdd5
  428d20:	add	x4, x4, #0xdee
  428d24:	add	x5, x5, #0x35a
  428d28:	mov	w2, #0xc4a                 	// #3146
  428d2c:	mov	w6, #0x69                  	// #105
  428d30:	mov	v1.16b, v0.16b
  428d34:	bl	427690 <ferror@plt+0x236b0>
  428d38:	stp	x29, x30, [sp, #-16]!
  428d3c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428d40:	ldr	w8, [x8, #1968]
  428d44:	mov	x29, sp
  428d48:	cbz	w8, 428d80 <ferror@plt+0x24da0>
  428d4c:	cbz	w0, 428d6c <ferror@plt+0x24d8c>
  428d50:	cmp	w0, #0x1
  428d54:	b.ne	428da8 <ferror@plt+0x24dc8>  // b.any
  428d58:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428d5c:	add	x8, x8, #0xe58
  428d60:	ldr	x0, [x8]
  428d64:	ldp	x29, x30, [sp], #16
  428d68:	ret
  428d6c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428d70:	add	x8, x8, #0xe50
  428d74:	ldr	x0, [x8]
  428d78:	ldp	x29, x30, [sp], #16
  428d7c:	ret
  428d80:	adrp	x0, 447000 <ferror@plt+0x43020>
  428d84:	adrp	x1, 447000 <ferror@plt+0x43020>
  428d88:	adrp	x3, 447000 <ferror@plt+0x43020>
  428d8c:	adrp	x4, 447000 <ferror@plt+0x43020>
  428d90:	add	x0, x0, #0xf7f
  428d94:	add	x1, x1, #0x438
  428d98:	add	x3, x3, #0x774
  428d9c:	add	x4, x4, #0x75e
  428da0:	mov	w2, #0xcaa                 	// #3242
  428da4:	bl	427628 <ferror@plt+0x23648>
  428da8:	adrp	x0, 447000 <ferror@plt+0x43020>
  428dac:	adrp	x1, 447000 <ferror@plt+0x43020>
  428db0:	adrp	x3, 447000 <ferror@plt+0x43020>
  428db4:	add	x0, x0, #0xf7f
  428db8:	add	x1, x1, #0x438
  428dbc:	add	x3, x3, #0x774
  428dc0:	mov	w2, #0xcb1                 	// #3249
  428dc4:	mov	x4, xzr
  428dc8:	bl	427628 <ferror@plt+0x23648>
  428dcc:	sub	sp, sp, #0x120
  428dd0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428dd4:	ldr	w8, [x8, #1968]
  428dd8:	stp	x29, x30, [sp, #240]
  428ddc:	add	x29, sp, #0xf0
  428de0:	str	x28, [sp, #256]
  428de4:	stp	x20, x19, [sp, #272]
  428de8:	stp	x2, x3, [x29, #-112]
  428dec:	stp	x4, x5, [x29, #-96]
  428df0:	stp	x6, x7, [x29, #-80]
  428df4:	stp	q1, q2, [sp, #16]
  428df8:	str	q3, [sp, #48]
  428dfc:	str	q0, [sp]
  428e00:	stp	q4, q5, [sp, #64]
  428e04:	stp	q6, q7, [sp, #96]
  428e08:	cbz	w8, 428e9c <ferror@plt+0x24ebc>
  428e0c:	adrp	x20, 491000 <ferror@plt+0x8d020>
  428e10:	ldr	x8, [x20, #3776]
  428e14:	cbz	x8, 428ec4 <ferror@plt+0x24ee4>
  428e18:	mov	x8, #0xffffffffffffffd0    	// #-48
  428e1c:	mov	x10, sp
  428e20:	sub	x11, x29, #0x70
  428e24:	movk	x8, #0xff80, lsl #32
  428e28:	add	x9, x29, #0x30
  428e2c:	add	x10, x10, #0x80
  428e30:	add	x11, x11, #0x30
  428e34:	stp	x10, x8, [x29, #-16]
  428e38:	stp	x9, x11, [x29, #-32]
  428e3c:	ldp	q0, q1, [x29, #-32]
  428e40:	sub	x2, x29, #0x40
  428e44:	stp	q0, q1, [x29, #-64]
  428e48:	bl	4288c8 <ferror@plt+0x248e8>
  428e4c:	mov	x19, x0
  428e50:	mov	x0, xzr
  428e54:	mov	x1, x19
  428e58:	bl	41ffec <ferror@plt+0x1c00c>
  428e5c:	b	428e64 <ferror@plt+0x24e84>
  428e60:	clrex
  428e64:	ldr	x8, [x20, #3776]
  428e68:	ldr	x9, [x8]
  428e6c:	str	x9, [x0, #8]
  428e70:	ldaxr	x10, [x8]
  428e74:	cmp	x10, x9
  428e78:	b.ne	428e60 <ferror@plt+0x24e80>  // b.any
  428e7c:	stlxr	w10, x0, [x8]
  428e80:	cbnz	w10, 428e70 <ferror@plt+0x24e90>
  428e84:	mov	x0, x19
  428e88:	ldp	x20, x19, [sp, #272]
  428e8c:	ldr	x28, [sp, #256]
  428e90:	ldp	x29, x30, [sp, #240]
  428e94:	add	sp, sp, #0x120
  428e98:	ret
  428e9c:	adrp	x0, 447000 <ferror@plt+0x43020>
  428ea0:	adrp	x1, 447000 <ferror@plt+0x43020>
  428ea4:	adrp	x3, 447000 <ferror@plt+0x43020>
  428ea8:	adrp	x4, 447000 <ferror@plt+0x43020>
  428eac:	add	x0, x0, #0xf7f
  428eb0:	add	x1, x1, #0x438
  428eb4:	add	x3, x3, #0x783
  428eb8:	add	x4, x4, #0x75e
  428ebc:	mov	w2, #0xcd4                 	// #3284
  428ec0:	bl	427628 <ferror@plt+0x23648>
  428ec4:	adrp	x0, 447000 <ferror@plt+0x43020>
  428ec8:	add	x0, x0, #0x797
  428ecc:	bl	426a88 <ferror@plt+0x22aa8>
  428ed0:	ands	w8, w1, #0x7f
  428ed4:	b.eq	428f08 <ferror@plt+0x24f28>  // b.none
  428ed8:	mov	w9, #0x1000000             	// #16777216
  428edc:	cmp	w8, #0xe
  428ee0:	add	w9, w9, w8, lsl #24
  428ee4:	b.ne	428f1c <ferror@plt+0x24f3c>  // b.any
  428ee8:	mov	w10, #0x1ffffff             	// #33554431
  428eec:	cmp	w9, w10
  428ef0:	b.le	428f1c <ferror@plt+0x24f3c>
  428ef4:	mov	w8, #0x400                 	// #1024
  428ef8:	ldr	x9, [x2, #24]
  428efc:	str	w8, [x2, #16]
  428f00:	cbnz	x9, 428f44 <ferror@plt+0x24f64>
  428f04:	b	428f3c <ferror@plt+0x24f5c>
  428f08:	ubfx	w8, w1, #8, #8
  428f0c:	ldr	x9, [x2, #24]
  428f10:	str	w8, [x2, #16]
  428f14:	cbnz	x9, 428f44 <ferror@plt+0x24f64>
  428f18:	b	428f3c <ferror@plt+0x24f5c>
  428f1c:	mov	w10, #0x1ffffff             	// #33554431
  428f20:	lsl	w8, w8, #12
  428f24:	cmp	w9, w10
  428f28:	mov	w9, #0x200                 	// #512
  428f2c:	csel	w8, w8, w9, gt
  428f30:	ldr	x9, [x2, #24]
  428f34:	str	w8, [x2, #16]
  428f38:	cbnz	x9, 428f44 <ferror@plt+0x24f64>
  428f3c:	ldr	x8, [x2, #48]
  428f40:	cbz	x8, 428f48 <ferror@plt+0x24f68>
  428f44:	ret
  428f48:	ldr	x0, [x2, #8]
  428f4c:	b	412b20 <ferror@plt+0xeb40>
  428f50:	stp	x29, x30, [sp, #-48]!
  428f54:	stp	x28, x21, [sp, #16]
  428f58:	stp	x20, x19, [sp, #32]
  428f5c:	mov	x29, sp
  428f60:	sub	sp, sp, #0x1, lsl #12
  428f64:	sub	sp, sp, #0x10
  428f68:	mov	x19, x2
  428f6c:	add	x1, sp, #0x8
  428f70:	sub	x3, x29, #0x8
  428f74:	mov	w2, #0x1000                	// #4096
  428f78:	mov	x4, xzr
  428f7c:	mov	x20, x0
  428f80:	bl	43c944 <ferror@plt+0x38964>
  428f84:	tst	w0, #0xfffffffd
  428f88:	b.eq	428f9c <ferror@plt+0x24fbc>  // b.none
  428f8c:	cmp	w0, #0x3
  428f90:	b.ne	428fb4 <ferror@plt+0x24fd4>  // b.any
  428f94:	mov	w0, #0x1                   	// #1
  428f98:	b	429060 <ferror@plt+0x25080>
  428f9c:	mov	x21, x19
  428fa0:	ldr	x8, [x21, #24]!
  428fa4:	cmp	x8, x20
  428fa8:	b.eq	429014 <ferror@plt+0x25034>  // b.none
  428fac:	add	x8, x19, #0x30
  428fb0:	b	428ff0 <ferror@plt+0x25010>
  428fb4:	ldr	x8, [x19, #24]
  428fb8:	cmp	x8, x20
  428fbc:	b.eq	429078 <ferror@plt+0x25098>  // b.none
  428fc0:	ldr	x0, [x19, #64]
  428fc4:	ldur	x2, [x29, #-8]
  428fc8:	add	x1, sp, #0x8
  428fcc:	bl	423200 <ferror@plt+0x1f220>
  428fd0:	ldr	w8, [x19, #56]
  428fd4:	cbz	w8, 428f94 <ferror@plt+0x24fb4>
  428fd8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  428fdc:	add	x8, x8, #0x8f8
  428fe0:	ldr	x19, [x8]
  428fe4:	cbnz	x19, 4290a0 <ferror@plt+0x250c0>
  428fe8:	b	428f94 <ferror@plt+0x24fb4>
  428fec:	clrex
  428ff0:	dmb	ish
  428ff4:	ldr	x0, [x8]
  428ff8:	ldaxr	x9, [x8]
  428ffc:	cmp	x9, x0
  429000:	b.ne	428fec <ferror@plt+0x2500c>  // b.any
  429004:	stlxr	w9, xzr, [x8]
  429008:	cbnz	w9, 428ff8 <ferror@plt+0x25018>
  42900c:	b	429030 <ferror@plt+0x25050>
  429010:	clrex
  429014:	dmb	ish
  429018:	ldr	x0, [x21]
  42901c:	ldaxr	x8, [x21]
  429020:	cmp	x8, x0
  429024:	b.ne	429010 <ferror@plt+0x25030>  // b.any
  429028:	stlxr	w8, xzr, [x21]
  42902c:	cbnz	w8, 42901c <ferror@plt+0x2503c>
  429030:	cbz	x0, 429038 <ferror@plt+0x25058>
  429034:	bl	43a3d0 <ferror@plt+0x363f0>
  429038:	ldr	w8, [x19, #16]
  42903c:	cmn	w8, #0x1
  429040:	b.eq	42905c <ferror@plt+0x2507c>  // b.none
  429044:	ldr	x8, [x21]
  429048:	cbnz	x8, 42905c <ferror@plt+0x2507c>
  42904c:	ldr	x8, [x19, #48]
  429050:	cbnz	x8, 42905c <ferror@plt+0x2507c>
  429054:	ldr	x0, [x19, #8]
  429058:	bl	412b20 <ferror@plt+0xeb40>
  42905c:	mov	w0, wzr
  429060:	add	sp, sp, #0x1, lsl #12
  429064:	add	sp, sp, #0x10
  429068:	ldp	x20, x19, [sp, #32]
  42906c:	ldp	x28, x21, [sp, #16]
  429070:	ldp	x29, x30, [sp], #48
  429074:	ret
  429078:	ldr	x0, [x19, #40]
  42907c:	ldur	x2, [x29, #-8]
  429080:	add	x1, sp, #0x8
  429084:	bl	423200 <ferror@plt+0x1f220>
  429088:	ldr	w8, [x19, #32]
  42908c:	cbz	w8, 428f94 <ferror@plt+0x24fb4>
  429090:	adrp	x8, 491000 <ferror@plt+0x8d020>
  429094:	add	x8, x8, #0x900
  429098:	ldr	x19, [x8]
  42909c:	cbz	x19, 428f94 <ferror@plt+0x24fb4>
  4290a0:	ldur	x8, [x29, #-8]
  4290a4:	cbz	x8, 428f94 <ferror@plt+0x24fb4>
  4290a8:	mov	x20, xzr
  4290ac:	add	x21, sp, #0x8
  4290b0:	add	x0, x21, x20
  4290b4:	sub	x2, x8, x20
  4290b8:	mov	w1, #0x1                   	// #1
  4290bc:	mov	x3, x19
  4290c0:	bl	403ce0 <fwrite@plt>
  4290c4:	cbz	x0, 4290dc <ferror@plt+0x250fc>
  4290c8:	ldur	x8, [x29, #-8]
  4290cc:	add	x20, x0, x20
  4290d0:	cmp	x8, x20
  4290d4:	b.hi	4290b0 <ferror@plt+0x250d0>  // b.pmore
  4290d8:	b	428f94 <ferror@plt+0x24fb4>
  4290dc:	bl	403ee0 <__errno_location@plt>
  4290e0:	ldr	w0, [x0]
  4290e4:	bl	421238 <ferror@plt+0x1d258>
  4290e8:	mov	x1, x0
  4290ec:	adrp	x0, 447000 <ferror@plt+0x43020>
  4290f0:	add	x0, x0, #0xd9f
  4290f4:	bl	426a88 <ferror@plt+0x22aa8>
  4290f8:	stp	x29, x30, [sp, #-16]!
  4290fc:	ldr	w0, [x0]
  429100:	mov	w1, #0xe                   	// #14
  429104:	mov	x29, sp
  429108:	bl	4036d0 <kill@plt>
  42910c:	mov	w0, wzr
  429110:	ldp	x29, x30, [sp], #16
  429114:	ret
  429118:	stp	x29, x30, [sp, #-32]!
  42911c:	str	x19, [sp, #16]
  429120:	adrp	x19, 491000 <ferror@plt+0x8d020>
  429124:	ldr	w0, [x19, #3824]
  429128:	mov	x29, sp
  42912c:	cbz	w0, 42913c <ferror@plt+0x2515c>
  429130:	ldr	x19, [sp, #16]
  429134:	ldp	x29, x30, [sp], #32
  429138:	ret
  42913c:	adrp	x0, 447000 <ferror@plt+0x43020>
  429140:	add	x0, x0, #0xe20
  429144:	bl	41b3b0 <ferror@plt+0x173d0>
  429148:	str	w0, [x19, #3824]
  42914c:	ldr	x19, [sp, #16]
  429150:	ldp	x29, x30, [sp], #32
  429154:	ret
  429158:	stp	x29, x30, [sp, #-48]!
  42915c:	stp	x20, x19, [sp, #32]
  429160:	adrp	x20, 491000 <ferror@plt+0x8d020>
  429164:	add	x20, x20, #0xf00
  429168:	mov	x19, x0
  42916c:	mov	x0, x20
  429170:	stp	x22, x21, [sp, #16]
  429174:	mov	x29, sp
  429178:	mov	x22, x2
  42917c:	mov	x21, x1
  429180:	bl	432588 <ferror@plt+0x2e5a8>
  429184:	ldr	w8, [x19]
  429188:	cmp	w8, #0x1
  42918c:	b.ne	4291a8 <ferror@plt+0x251c8>  // b.any
  429190:	add	x0, x20, #0x10
  429194:	mov	x1, x20
  429198:	bl	432b10 <ferror@plt+0x2eb30>
  42919c:	ldr	w8, [x19]
  4291a0:	cmp	w8, #0x1
  4291a4:	b.eq	429190 <ferror@plt+0x251b0>  // b.none
  4291a8:	ldr	w8, [x19]
  4291ac:	cmp	w8, #0x2
  4291b0:	b.eq	4291e8 <ferror@plt+0x25208>  // b.none
  4291b4:	mov	w8, #0x1                   	// #1
  4291b8:	mov	x0, x20
  4291bc:	str	w8, [x19]
  4291c0:	bl	432634 <ferror@plt+0x2e654>
  4291c4:	mov	x0, x22
  4291c8:	blr	x21
  4291cc:	str	x0, [x19, #8]
  4291d0:	mov	x0, x20
  4291d4:	bl	432588 <ferror@plt+0x2e5a8>
  4291d8:	mov	w8, #0x2                   	// #2
  4291dc:	add	x0, x20, #0x10
  4291e0:	str	w8, [x19]
  4291e4:	bl	432c5c <ferror@plt+0x2ec7c>
  4291e8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4291ec:	add	x0, x0, #0xf00
  4291f0:	bl	432634 <ferror@plt+0x2e654>
  4291f4:	ldr	x0, [x19, #8]
  4291f8:	ldp	x20, x19, [sp, #32]
  4291fc:	ldp	x22, x21, [sp, #16]
  429200:	ldp	x29, x30, [sp], #48
  429204:	ret
  429208:	stp	x29, x30, [sp, #-48]!
  42920c:	stp	x20, x19, [sp, #32]
  429210:	adrp	x20, 491000 <ferror@plt+0x8d020>
  429214:	add	x20, x20, #0xf00
  429218:	mov	x19, x0
  42921c:	mov	x0, x20
  429220:	str	x21, [sp, #16]
  429224:	mov	x29, sp
  429228:	bl	432588 <ferror@plt+0x2e5a8>
  42922c:	dmb	ish
  429230:	ldr	x8, [x19]
  429234:	cbnz	x8, 429268 <ferror@plt+0x25288>
  429238:	adrp	x21, 491000 <ferror@plt+0x8d020>
  42923c:	ldr	x0, [x21, #3848]
  429240:	mov	x1, x19
  429244:	bl	420524 <ferror@plt+0x1c544>
  429248:	cbz	x0, 42928c <ferror@plt+0x252ac>
  42924c:	add	x0, x20, #0x10
  429250:	mov	x1, x20
  429254:	bl	432b10 <ferror@plt+0x2eb30>
  429258:	ldr	x0, [x20, #8]
  42925c:	mov	x1, x19
  429260:	bl	420524 <ferror@plt+0x1c544>
  429264:	cbnz	x0, 42924c <ferror@plt+0x2526c>
  429268:	mov	w19, wzr
  42926c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  429270:	add	x0, x0, #0xf00
  429274:	bl	432634 <ferror@plt+0x2e654>
  429278:	mov	w0, w19
  42927c:	ldp	x20, x19, [sp, #32]
  429280:	ldr	x21, [sp, #16]
  429284:	ldp	x29, x30, [sp], #48
  429288:	ret
  42928c:	ldr	x0, [x21, #3848]
  429290:	mov	x1, x19
  429294:	bl	41ffec <ferror@plt+0x1c00c>
  429298:	str	x0, [x21, #3848]
  42929c:	mov	w19, #0x1                   	// #1
  4292a0:	b	42926c <ferror@plt+0x2528c>
  4292a4:	stp	x29, x30, [sp, #-32]!
  4292a8:	stp	x20, x19, [sp, #16]
  4292ac:	dmb	ish
  4292b0:	ldr	x8, [x0]
  4292b4:	mov	x29, sp
  4292b8:	cbnz	x8, 429310 <ferror@plt+0x25330>
  4292bc:	cbz	x1, 42932c <ferror@plt+0x2534c>
  4292c0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4292c4:	ldr	x8, [x8, #3848]
  4292c8:	cbz	x8, 429348 <ferror@plt+0x25368>
  4292cc:	str	x1, [x0]
  4292d0:	dmb	ish
  4292d4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4292d8:	add	x20, x20, #0xf00
  4292dc:	mov	x19, x0
  4292e0:	mov	x0, x20
  4292e4:	bl	432588 <ferror@plt+0x2e5a8>
  4292e8:	ldr	x0, [x20, #8]
  4292ec:	mov	x1, x19
  4292f0:	bl	42019c <ferror@plt+0x1c1bc>
  4292f4:	str	x0, [x20, #8]
  4292f8:	add	x0, x20, #0x10
  4292fc:	bl	432c5c <ferror@plt+0x2ec7c>
  429300:	mov	x0, x20
  429304:	ldp	x20, x19, [sp, #16]
  429308:	ldp	x29, x30, [sp], #32
  42930c:	b	432634 <ferror@plt+0x2e654>
  429310:	adrp	x0, 447000 <ferror@plt+0x43020>
  429314:	adrp	x1, 447000 <ferror@plt+0x43020>
  429318:	adrp	x2, 447000 <ferror@plt+0x43020>
  42931c:	add	x0, x0, #0xf7f
  429320:	add	x1, x1, #0xe2f
  429324:	add	x2, x2, #0xe5e
  429328:	b	429360 <ferror@plt+0x25380>
  42932c:	adrp	x0, 447000 <ferror@plt+0x43020>
  429330:	adrp	x1, 447000 <ferror@plt+0x43020>
  429334:	adrp	x2, 447000 <ferror@plt+0x43020>
  429338:	add	x0, x0, #0xf7f
  42933c:	add	x1, x1, #0xe2f
  429340:	add	x2, x2, #0xe8c
  429344:	b	429360 <ferror@plt+0x25380>
  429348:	adrp	x0, 447000 <ferror@plt+0x43020>
  42934c:	adrp	x1, 447000 <ferror@plt+0x43020>
  429350:	adrp	x2, 447000 <ferror@plt+0x43020>
  429354:	add	x0, x0, #0xf7f
  429358:	add	x1, x1, #0xe2f
  42935c:	add	x2, x2, #0xe98
  429360:	ldp	x20, x19, [sp, #16]
  429364:	ldp	x29, x30, [sp], #32
  429368:	b	415dcc <ferror@plt+0x11dec>
  42936c:	add	x8, x0, #0x18
  429370:	ldaxr	w9, [x8]
  429374:	add	w9, w9, #0x1
  429378:	stlxr	w10, w9, [x8]
  42937c:	cbnz	w10, 429370 <ferror@plt+0x25390>
  429380:	ret
  429384:	mov	x1, x0
  429388:	add	x8, x0, #0x18
  42938c:	ldaxr	w9, [x8]
  429390:	subs	w9, w9, #0x1
  429394:	stlxr	w10, w9, [x8]
  429398:	cbnz	w10, 42938c <ferror@plt+0x253ac>
  42939c:	b.ne	4293b0 <ferror@plt+0x253d0>  // b.any
  4293a0:	ldr	w8, [x1, #28]
  4293a4:	cbz	w8, 4293b4 <ferror@plt+0x253d4>
  4293a8:	mov	x0, x1
  4293ac:	b	432f6c <ferror@plt+0x2ef8c>
  4293b0:	ret
  4293b4:	mov	w0, #0x30                  	// #48
  4293b8:	b	41efb0 <ferror@plt+0x1afd0>
  4293bc:	stp	x29, x30, [sp, #-32]!
  4293c0:	stp	x20, x19, [sp, #16]
  4293c4:	mov	x29, sp
  4293c8:	cbz	x0, 42942c <ferror@plt+0x2544c>
  4293cc:	mov	x19, x0
  4293d0:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4293d4:	add	x0, x0, #0x7c8
  4293d8:	mov	x1, x19
  4293dc:	bl	432ecc <ferror@plt+0x2eeec>
  4293e0:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4293e4:	add	x20, x20, #0xef8
  4293e8:	mov	x0, x20
  4293ec:	bl	432588 <ferror@plt+0x2e5a8>
  4293f0:	mov	x0, x20
  4293f4:	bl	432634 <ferror@plt+0x2e654>
  4293f8:	ldr	x0, [x19, #32]
  4293fc:	cbz	x0, 429410 <ferror@plt+0x25430>
  429400:	bl	4332d8 <ferror@plt+0x2f2f8>
  429404:	ldr	x0, [x19, #32]
  429408:	bl	414cbc <ferror@plt+0x10cdc>
  42940c:	str	xzr, [x19, #32]
  429410:	ldp	x8, x0, [x19]
  429414:	blr	x8
  429418:	str	x0, [x19, #40]
  42941c:	ldp	x20, x19, [sp, #16]
  429420:	mov	x0, xzr
  429424:	ldp	x29, x30, [sp], #32
  429428:	ret
  42942c:	adrp	x0, 447000 <ferror@plt+0x43020>
  429430:	adrp	x1, 447000 <ferror@plt+0x43020>
  429434:	adrp	x3, 447000 <ferror@plt+0x43020>
  429438:	adrp	x4, 447000 <ferror@plt+0x43020>
  42943c:	add	x0, x0, #0xf7f
  429440:	add	x1, x1, #0xeb1
  429444:	add	x3, x3, #0xebb
  429448:	add	x4, x4, #0xeca
  42944c:	mov	w2, #0x30c                 	// #780
  429450:	bl	427628 <ferror@plt+0x23648>
  429454:	sub	sp, sp, #0x40
  429458:	stp	x29, x30, [sp, #16]
  42945c:	stp	x22, x21, [sp, #32]
  429460:	stp	x20, x19, [sp, #48]
  429464:	add	x29, sp, #0x10
  429468:	str	xzr, [sp, #8]
  42946c:	cbz	x1, 4294ec <ferror@plt+0x2550c>
  429470:	mov	x19, x0
  429474:	adrp	x0, 491000 <ferror@plt+0x8d020>
  429478:	add	x0, x0, #0xef8
  42947c:	mov	x20, x2
  429480:	mov	x21, x1
  429484:	bl	432588 <ferror@plt+0x2e5a8>
  429488:	adrp	x0, 429000 <ferror@plt+0x25020>
  42948c:	add	x0, x0, #0x3bc
  429490:	add	x2, sp, #0x8
  429494:	mov	x1, xzr
  429498:	bl	432fb4 <ferror@plt+0x2efd4>
  42949c:	cbz	x0, 429508 <ferror@plt+0x25528>
  4294a0:	adrp	x8, 447000 <ferror@plt+0x43020>
  4294a4:	ldr	d0, [x8, #3608]
  4294a8:	mov	w8, #0x1                   	// #1
  4294ac:	mov	x22, x0
  4294b0:	str	w8, [x0, #16]
  4294b4:	str	d0, [x0, #24]
  4294b8:	stp	x21, x20, [x0]
  4294bc:	mov	x0, x19
  4294c0:	bl	4209b8 <ferror@plt+0x1c9d8>
  4294c4:	str	x0, [x22, #32]
  4294c8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4294cc:	add	x0, x0, #0xef8
  4294d0:	bl	432634 <ferror@plt+0x2e654>
  4294d4:	mov	x0, x22
  4294d8:	ldp	x20, x19, [sp, #48]
  4294dc:	ldp	x22, x21, [sp, #32]
  4294e0:	ldp	x29, x30, [sp, #16]
  4294e4:	add	sp, sp, #0x40
  4294e8:	ret
  4294ec:	adrp	x0, 447000 <ferror@plt+0x43020>
  4294f0:	adrp	x1, 447000 <ferror@plt+0x43020>
  4294f4:	adrp	x2, 444000 <ferror@plt+0x40020>
  4294f8:	add	x0, x0, #0xf7f
  4294fc:	add	x1, x1, #0xee8
  429500:	add	x2, x2, #0xf7b
  429504:	bl	415dcc <ferror@plt+0x11dec>
  429508:	adrp	x0, 491000 <ferror@plt+0x8d020>
  42950c:	add	x0, x0, #0xef8
  429510:	bl	432634 <ferror@plt+0x2e654>
  429514:	ldr	x8, [sp, #8]
  429518:	cmp	x19, #0x0
  42951c:	adrp	x0, 447000 <ferror@plt+0x43020>
  429520:	add	x0, x0, #0xecf
  429524:	ldr	x2, [x8, #8]
  429528:	adrp	x8, 480000 <ferror@plt+0x7c020>
  42952c:	add	x8, x8, #0x5ef
  429530:	csel	x1, x8, x19, eq  // eq = none
  429534:	bl	4295f8 <ferror@plt+0x25618>
  429538:	stp	x29, x30, [sp, #-64]!
  42953c:	stp	x24, x23, [sp, #16]
  429540:	stp	x22, x21, [sp, #32]
  429544:	stp	x20, x19, [sp, #48]
  429548:	mov	x29, sp
  42954c:	cbz	x2, 4295d4 <ferror@plt+0x255f4>
  429550:	mov	x21, x0
  429554:	adrp	x0, 491000 <ferror@plt+0x8d020>
  429558:	add	x0, x0, #0xef8
  42955c:	mov	x19, x5
  429560:	mov	x23, x4
  429564:	mov	x20, x3
  429568:	mov	x22, x2
  42956c:	mov	x24, x1
  429570:	bl	432588 <ferror@plt+0x2e5a8>
  429574:	mov	x0, x24
  429578:	mov	x1, x23
  42957c:	mov	x2, x19
  429580:	bl	432fb4 <ferror@plt+0x2efd4>
  429584:	mov	x19, x0
  429588:	cbz	x0, 4295b0 <ferror@plt+0x255d0>
  42958c:	adrp	x8, 447000 <ferror@plt+0x43020>
  429590:	ldr	d0, [x8, #3608]
  429594:	mov	w8, #0x1                   	// #1
  429598:	mov	x0, x21
  42959c:	str	w8, [x19, #16]
  4295a0:	str	d0, [x19, #24]
  4295a4:	stp	x22, x20, [x19]
  4295a8:	bl	4209b8 <ferror@plt+0x1c9d8>
  4295ac:	str	x0, [x19, #32]
  4295b0:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4295b4:	add	x0, x0, #0xef8
  4295b8:	bl	432634 <ferror@plt+0x2e654>
  4295bc:	mov	x0, x19
  4295c0:	ldp	x20, x19, [sp, #48]
  4295c4:	ldp	x22, x21, [sp, #32]
  4295c8:	ldp	x24, x23, [sp, #16]
  4295cc:	ldp	x29, x30, [sp], #64
  4295d0:	ret
  4295d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4295d8:	adrp	x1, 447000 <ferror@plt+0x43020>
  4295dc:	adrp	x2, 444000 <ferror@plt+0x40020>
  4295e0:	add	x0, x0, #0xf7f
  4295e4:	add	x1, x1, #0xee8
  4295e8:	add	x2, x2, #0xf7b
  4295ec:	bl	415dcc <ferror@plt+0x11dec>
  4295f0:	mov	x19, xzr
  4295f4:	b	4295bc <ferror@plt+0x255dc>
  4295f8:	sub	sp, sp, #0x120
  4295fc:	stp	x29, x30, [sp, #256]
  429600:	add	x29, sp, #0x100
  429604:	mov	x9, #0xffffffffffffffc8    	// #-56
  429608:	mov	x10, sp
  42960c:	sub	x11, x29, #0x78
  429610:	movk	x9, #0xff80, lsl #32
  429614:	add	x12, x29, #0x20
  429618:	add	x10, x10, #0x80
  42961c:	add	x11, x11, #0x38
  429620:	stp	x10, x9, [x29, #-16]
  429624:	stp	x12, x11, [x29, #-32]
  429628:	stp	x1, x2, [x29, #-120]
  42962c:	stp	x3, x4, [x29, #-104]
  429630:	stp	x5, x6, [x29, #-88]
  429634:	stur	x7, [x29, #-72]
  429638:	stp	q0, q1, [sp]
  42963c:	ldp	q0, q1, [x29, #-32]
  429640:	mov	x8, x0
  429644:	adrp	x0, 447000 <ferror@plt+0x43020>
  429648:	add	x0, x0, #0xf7f
  42964c:	sub	x3, x29, #0x40
  429650:	mov	w1, #0x4                   	// #4
  429654:	mov	x2, x8
  429658:	str	x28, [sp, #272]
  42965c:	stp	q2, q3, [sp, #32]
  429660:	stp	q4, q5, [sp, #64]
  429664:	stp	q6, q7, [sp, #96]
  429668:	stp	q0, q1, [x29, #-64]
  42966c:	bl	4160a0 <ferror@plt+0x120c0>
  429670:	b	429670 <ferror@plt+0x25690>
  429674:	stp	x29, x30, [sp, #-48]!
  429678:	stp	x22, x21, [sp, #16]
  42967c:	stp	x20, x19, [sp, #32]
  429680:	mov	x29, sp
  429684:	cbz	x1, 429704 <ferror@plt+0x25724>
  429688:	mov	x19, x0
  42968c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  429690:	add	x0, x0, #0xef8
  429694:	mov	x21, x3
  429698:	mov	x20, x2
  42969c:	mov	x22, x1
  4296a0:	bl	432588 <ferror@plt+0x2e5a8>
  4296a4:	adrp	x0, 429000 <ferror@plt+0x25020>
  4296a8:	add	x0, x0, #0x3bc
  4296ac:	mov	x1, xzr
  4296b0:	mov	x2, x21
  4296b4:	bl	432fb4 <ferror@plt+0x2efd4>
  4296b8:	mov	x21, x0
  4296bc:	cbz	x0, 4296e4 <ferror@plt+0x25704>
  4296c0:	adrp	x8, 447000 <ferror@plt+0x43020>
  4296c4:	ldr	d0, [x8, #3608]
  4296c8:	mov	w8, #0x1                   	// #1
  4296cc:	mov	x0, x19
  4296d0:	str	w8, [x21, #16]
  4296d4:	str	d0, [x21, #24]
  4296d8:	stp	x22, x20, [x21]
  4296dc:	bl	4209b8 <ferror@plt+0x1c9d8>
  4296e0:	str	x0, [x21, #32]
  4296e4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4296e8:	add	x0, x0, #0xef8
  4296ec:	bl	432634 <ferror@plt+0x2e654>
  4296f0:	mov	x0, x21
  4296f4:	ldp	x20, x19, [sp, #32]
  4296f8:	ldp	x22, x21, [sp, #16]
  4296fc:	ldp	x29, x30, [sp], #48
  429700:	ret
  429704:	adrp	x0, 447000 <ferror@plt+0x43020>
  429708:	adrp	x1, 447000 <ferror@plt+0x43020>
  42970c:	adrp	x2, 444000 <ferror@plt+0x40020>
  429710:	add	x0, x0, #0xf7f
  429714:	add	x1, x1, #0xee8
  429718:	add	x2, x2, #0xf7b
  42971c:	bl	415dcc <ferror@plt+0x11dec>
  429720:	mov	x21, xzr
  429724:	b	4296f0 <ferror@plt+0x25710>
  429728:	stp	x29, x30, [sp, #-32]!
  42972c:	stp	x20, x19, [sp, #16]
  429730:	mov	x19, x0
  429734:	adrp	x0, 491000 <ferror@plt+0x8d020>
  429738:	add	x0, x0, #0x7c8
  42973c:	mov	x29, sp
  429740:	bl	432e00 <ferror@plt+0x2ee20>
  429744:	mov	x20, x0
  429748:	cbnz	x0, 429770 <ferror@plt+0x25790>
  42974c:	mov	w0, #0x30                  	// #48
  429750:	bl	41ef2c <ferror@plt+0x1af4c>
  429754:	mov	w8, #0x1                   	// #1
  429758:	mov	x20, x0
  42975c:	str	w8, [x0, #24]
  429760:	adrp	x0, 491000 <ferror@plt+0x8d020>
  429764:	add	x0, x0, #0x7c8
  429768:	mov	x1, x20
  42976c:	bl	432ecc <ferror@plt+0x2eeec>
  429770:	ldr	w8, [x20, #28]
  429774:	cbz	w8, 429788 <ferror@plt+0x257a8>
  429778:	str	x19, [x20, #40]
  42977c:	ldp	x20, x19, [sp, #16]
  429780:	ldp	x29, x30, [sp], #32
  429784:	b	4332c8 <ferror@plt+0x2f2e8>
  429788:	adrp	x0, 447000 <ferror@plt+0x43020>
  42978c:	add	x0, x0, #0xf4c
  429790:	bl	4295f8 <ferror@plt+0x25618>
  429794:	stp	x29, x30, [sp, #-32]!
  429798:	adrp	x0, 491000 <ferror@plt+0x8d020>
  42979c:	add	x0, x0, #0x7c8
  4297a0:	str	x19, [sp, #16]
  4297a4:	mov	x29, sp
  4297a8:	bl	432e00 <ferror@plt+0x2ee20>
  4297ac:	mov	x19, x0
  4297b0:	cbz	x0, 4297c4 <ferror@plt+0x257e4>
  4297b4:	mov	x0, x19
  4297b8:	ldr	x19, [sp, #16]
  4297bc:	ldp	x29, x30, [sp], #32
  4297c0:	ret
  4297c4:	mov	w0, #0x30                  	// #48
  4297c8:	bl	41ef2c <ferror@plt+0x1af4c>
  4297cc:	mov	w8, #0x1                   	// #1
  4297d0:	mov	x19, x0
  4297d4:	str	w8, [x0, #24]
  4297d8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4297dc:	add	x0, x0, #0x7c8
  4297e0:	mov	x1, x19
  4297e4:	bl	432ecc <ferror@plt+0x2eeec>
  4297e8:	mov	x0, x19
  4297ec:	ldr	x19, [sp, #16]
  4297f0:	ldp	x29, x30, [sp], #32
  4297f4:	ret
  4297f8:	stp	x29, x30, [sp, #-32]!
  4297fc:	stp	x20, x19, [sp, #16]
  429800:	mov	x29, sp
  429804:	cbz	x0, 429878 <ferror@plt+0x25898>
  429808:	ldr	w8, [x0, #28]
  42980c:	mov	x20, x0
  429810:	cbz	w8, 429894 <ferror@plt+0x258b4>
  429814:	mov	x0, x20
  429818:	bl	4331a4 <ferror@plt+0x2f1c4>
  42981c:	ldr	x19, [x20, #40]
  429820:	add	x8, x20, #0x18
  429824:	str	wzr, [x20, #16]
  429828:	ldaxr	w9, [x8]
  42982c:	subs	w9, w9, #0x1
  429830:	stlxr	w10, w9, [x8]
  429834:	cbnz	w10, 429828 <ferror@plt+0x25848>
  429838:	b.ne	42984c <ferror@plt+0x2586c>  // b.any
  42983c:	ldr	w8, [x20, #28]
  429840:	cbz	w8, 42985c <ferror@plt+0x2587c>
  429844:	mov	x0, x20
  429848:	bl	432f6c <ferror@plt+0x2ef8c>
  42984c:	mov	x0, x19
  429850:	ldp	x20, x19, [sp, #16]
  429854:	ldp	x29, x30, [sp], #32
  429858:	ret
  42985c:	mov	w0, #0x30                  	// #48
  429860:	mov	x1, x20
  429864:	bl	41efb0 <ferror@plt+0x1afd0>
  429868:	mov	x0, x19
  42986c:	ldp	x20, x19, [sp, #16]
  429870:	ldp	x29, x30, [sp], #32
  429874:	ret
  429878:	adrp	x0, 447000 <ferror@plt+0x43020>
  42987c:	adrp	x1, 447000 <ferror@plt+0x43020>
  429880:	adrp	x2, 447000 <ferror@plt+0x43020>
  429884:	add	x0, x0, #0xf7f
  429888:	add	x1, x1, #0xf84
  42988c:	add	x2, x2, #0xfa6
  429890:	b	4298ac <ferror@plt+0x258cc>
  429894:	adrp	x0, 447000 <ferror@plt+0x43020>
  429898:	adrp	x1, 447000 <ferror@plt+0x43020>
  42989c:	adrp	x2, 447000 <ferror@plt+0x43020>
  4298a0:	add	x0, x0, #0xf7f
  4298a4:	add	x1, x1, #0xf84
  4298a8:	add	x2, x2, #0xfad
  4298ac:	bl	415dcc <ferror@plt+0x11dec>
  4298b0:	mov	x19, xzr
  4298b4:	mov	x0, x19
  4298b8:	ldp	x20, x19, [sp, #16]
  4298bc:	ldp	x29, x30, [sp], #32
  4298c0:	ret
  4298c4:	stp	x29, x30, [sp, #-16]!
  4298c8:	mov	w0, #0x54                  	// #84
  4298cc:	mov	x29, sp
  4298d0:	bl	403de0 <sysconf@plt>
  4298d4:	cmp	w0, #0x1
  4298d8:	csinc	w0, w0, wzr, gt
  4298dc:	ldp	x29, x30, [sp], #16
  4298e0:	ret
  4298e4:	mov	x1, x0
  4298e8:	add	x8, x0, #0x18
  4298ec:	ldaxr	w9, [x8]
  4298f0:	subs	w9, w9, #0x1
  4298f4:	stlxr	w10, w9, [x8]
  4298f8:	cbnz	w10, 4298ec <ferror@plt+0x2590c>
  4298fc:	b.ne	429910 <ferror@plt+0x25930>  // b.any
  429900:	ldr	w8, [x1, #28]
  429904:	cbz	w8, 429914 <ferror@plt+0x25934>
  429908:	mov	x0, x1
  42990c:	b	432f6c <ferror@plt+0x2ef8c>
  429910:	ret
  429914:	mov	w0, #0x30                  	// #48
  429918:	b	41efb0 <ferror@plt+0x1afd0>
  42991c:	stp	x29, x30, [sp, #-32]!
  429920:	mov	w0, #0x18                  	// #24
  429924:	str	x19, [sp, #16]
  429928:	mov	x29, sp
  42992c:	bl	414b40 <ferror@plt+0x10b60>
  429930:	ldrb	w8, [x0, #16]
  429934:	mov	x19, x0
  429938:	orr	w8, w8, #0x1
  42993c:	strb	w8, [x0, #16]
  429940:	bl	41165c <ferror@plt+0xd67c>
  429944:	str	x0, [x19]
  429948:	mov	x0, x19
  42994c:	ldr	x19, [sp, #16]
  429950:	ldp	x29, x30, [sp], #32
  429954:	ret
  429958:	cbz	x0, 429960 <ferror@plt+0x25980>
  42995c:	b	414cbc <ferror@plt+0x10cdc>
  429960:	adrp	x0, 447000 <ferror@plt+0x43020>
  429964:	adrp	x1, 447000 <ferror@plt+0x43020>
  429968:	adrp	x2, 447000 <ferror@plt+0x43020>
  42996c:	add	x0, x0, #0xf7f
  429970:	add	x1, x1, #0xfb8
  429974:	add	x2, x2, #0xfd7
  429978:	b	415dcc <ferror@plt+0x11dec>
  42997c:	cbz	x0, 4299b0 <ferror@plt+0x259d0>
  429980:	stp	x29, x30, [sp, #-32]!
  429984:	ldrb	w8, [x0, #16]
  429988:	str	x19, [sp, #16]
  42998c:	mov	x29, sp
  429990:	mov	x19, x0
  429994:	orr	w8, w8, #0x1
  429998:	strb	w8, [x0, #16]
  42999c:	bl	41165c <ferror@plt+0xd67c>
  4299a0:	str	x0, [x19]
  4299a4:	ldr	x19, [sp, #16]
  4299a8:	ldp	x29, x30, [sp], #32
  4299ac:	ret
  4299b0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4299b4:	adrp	x1, 447000 <ferror@plt+0x43020>
  4299b8:	adrp	x2, 447000 <ferror@plt+0x43020>
  4299bc:	add	x0, x0, #0xf7f
  4299c0:	add	x1, x1, #0xfe5
  4299c4:	add	x2, x2, #0xfd7
  4299c8:	b	415dcc <ferror@plt+0x11dec>
  4299cc:	cbz	x0, 429a00 <ferror@plt+0x25a20>
  4299d0:	stp	x29, x30, [sp, #-32]!
  4299d4:	ldrb	w8, [x0, #16]
  4299d8:	str	x19, [sp, #16]
  4299dc:	mov	x29, sp
  4299e0:	mov	x19, x0
  4299e4:	and	w8, w8, #0xfe
  4299e8:	strb	w8, [x0, #16]
  4299ec:	bl	41165c <ferror@plt+0xd67c>
  4299f0:	str	x0, [x19, #8]
  4299f4:	ldr	x19, [sp, #16]
  4299f8:	ldp	x29, x30, [sp], #32
  4299fc:	ret
  429a00:	adrp	x0, 447000 <ferror@plt+0x43020>
  429a04:	adrp	x1, 448000 <ferror@plt+0x44020>
  429a08:	adrp	x2, 447000 <ferror@plt+0x43020>
  429a0c:	add	x0, x0, #0xf7f
  429a10:	add	x1, x1, #0x2
  429a14:	add	x2, x2, #0xfd7
  429a18:	b	415dcc <ferror@plt+0x11dec>
  429a1c:	cbz	x0, 429a44 <ferror@plt+0x25a64>
  429a20:	stp	x29, x30, [sp, #-32]!
  429a24:	str	x19, [sp, #16]
  429a28:	mov	x29, sp
  429a2c:	mov	x19, x0
  429a30:	bl	41165c <ferror@plt+0xd67c>
  429a34:	str	x0, [x19]
  429a38:	ldr	x19, [sp, #16]
  429a3c:	ldp	x29, x30, [sp], #32
  429a40:	ret
  429a44:	adrp	x0, 447000 <ferror@plt+0x43020>
  429a48:	adrp	x1, 448000 <ferror@plt+0x44020>
  429a4c:	adrp	x2, 447000 <ferror@plt+0x43020>
  429a50:	add	x0, x0, #0xf7f
  429a54:	add	x1, x1, #0x1e
  429a58:	add	x2, x2, #0xfd7
  429a5c:	b	415dcc <ferror@plt+0x11dec>
  429a60:	stp	x29, x30, [sp, #-48]!
  429a64:	str	x21, [sp, #16]
  429a68:	stp	x20, x19, [sp, #32]
  429a6c:	mov	x29, sp
  429a70:	cbz	x0, 429ab0 <ferror@plt+0x25ad0>
  429a74:	ldrb	w8, [x0, #16]
  429a78:	mov	x19, x0
  429a7c:	tbnz	w8, #0, 429acc <ferror@plt+0x25aec>
  429a80:	ldp	x21, x20, [x19]
  429a84:	bl	41165c <ferror@plt+0xd67c>
  429a88:	ldrb	w8, [x19, #16]
  429a8c:	sub	x9, x21, x20
  429a90:	add	x9, x9, x0
  429a94:	str	x9, [x19]
  429a98:	orr	w8, w8, #0x1
  429a9c:	strb	w8, [x19, #16]
  429aa0:	ldp	x20, x19, [sp, #32]
  429aa4:	ldr	x21, [sp, #16]
  429aa8:	ldp	x29, x30, [sp], #48
  429aac:	ret
  429ab0:	adrp	x0, 447000 <ferror@plt+0x43020>
  429ab4:	adrp	x1, 448000 <ferror@plt+0x44020>
  429ab8:	adrp	x2, 447000 <ferror@plt+0x43020>
  429abc:	add	x0, x0, #0xf7f
  429ac0:	add	x1, x1, #0x3b
  429ac4:	add	x2, x2, #0xfd7
  429ac8:	b	429ae4 <ferror@plt+0x25b04>
  429acc:	adrp	x0, 447000 <ferror@plt+0x43020>
  429ad0:	adrp	x1, 448000 <ferror@plt+0x44020>
  429ad4:	adrp	x2, 448000 <ferror@plt+0x44020>
  429ad8:	add	x0, x0, #0xf7f
  429adc:	add	x1, x1, #0x3b
  429ae0:	add	x2, x2, #0x5b
  429ae4:	ldp	x20, x19, [sp, #32]
  429ae8:	ldr	x21, [sp, #16]
  429aec:	ldp	x29, x30, [sp], #48
  429af0:	b	415dcc <ferror@plt+0x11dec>
  429af4:	stp	x29, x30, [sp, #-32]!
  429af8:	stp	x20, x19, [sp, #16]
  429afc:	mov	x29, sp
  429b00:	cbz	x0, 429b7c <ferror@plt+0x25b9c>
  429b04:	ldrb	w8, [x0, #16]
  429b08:	mov	x19, x1
  429b0c:	mov	x20, x0
  429b10:	tbnz	w8, #0, 429b1c <ferror@plt+0x25b3c>
  429b14:	ldr	x0, [x20, #8]
  429b18:	b	429b24 <ferror@plt+0x25b44>
  429b1c:	bl	41165c <ferror@plt+0xd67c>
  429b20:	str	x0, [x20, #8]
  429b24:	ldr	x8, [x20]
  429b28:	mov	x9, #0x848000000000        	// #145685290680320
  429b2c:	movk	x9, #0x412e, lsl #48
  429b30:	fmov	d1, x9
  429b34:	sub	x8, x0, x8
  429b38:	scvtf	d0, x8
  429b3c:	fdiv	d0, d0, d1
  429b40:	cbz	x19, 429b70 <ferror@plt+0x25b90>
  429b44:	mov	x9, #0x34db                	// #13531
  429b48:	movk	x9, #0xd7b6, lsl #16
  429b4c:	movk	x9, #0xde82, lsl #32
  429b50:	movk	x9, #0x431b, lsl #48
  429b54:	smulh	x9, x8, x9
  429b58:	asr	x10, x9, #18
  429b5c:	add	x9, x10, x9, lsr #63
  429b60:	mov	w10, #0x4240                	// #16960
  429b64:	movk	w10, #0xf, lsl #16
  429b68:	msub	x8, x9, x10, x8
  429b6c:	str	x8, [x19]
  429b70:	ldp	x20, x19, [sp, #16]
  429b74:	ldp	x29, x30, [sp], #32
  429b78:	ret
  429b7c:	adrp	x0, 447000 <ferror@plt+0x43020>
  429b80:	adrp	x1, 448000 <ferror@plt+0x44020>
  429b84:	adrp	x2, 447000 <ferror@plt+0x43020>
  429b88:	add	x0, x0, #0xf7f
  429b8c:	add	x1, x1, #0x72
  429b90:	add	x2, x2, #0xfd7
  429b94:	bl	415dcc <ferror@plt+0x11dec>
  429b98:	fmov	d0, xzr
  429b9c:	ldp	x20, x19, [sp, #16]
  429ba0:	ldp	x29, x30, [sp], #32
  429ba4:	ret
  429ba8:	sub	sp, sp, #0x40
  429bac:	mov	x8, #0x34db                	// #13531
  429bb0:	movk	x8, #0xd7b6, lsl #16
  429bb4:	movk	x8, #0xde82, lsl #32
  429bb8:	movk	x8, #0x431b, lsl #48
  429bbc:	mov	w9, #0x4240                	// #16960
  429bc0:	umulh	x8, x0, x8
  429bc4:	movk	w9, #0xf, lsl #16
  429bc8:	lsr	x8, x8, #18
  429bcc:	mov	w10, #0x3e8                 	// #1000
  429bd0:	msub	x9, x8, x9, x0
  429bd4:	mul	x9, x9, x10
  429bd8:	add	x0, sp, #0x10
  429bdc:	mov	x1, sp
  429be0:	stp	x29, x30, [sp, #32]
  429be4:	str	x19, [sp, #48]
  429be8:	add	x29, sp, #0x20
  429bec:	stp	x8, x9, [sp, #16]
  429bf0:	bl	403c60 <nanosleep@plt>
  429bf4:	cmn	w0, #0x1
  429bf8:	b.ne	429c2c <ferror@plt+0x25c4c>  // b.any
  429bfc:	bl	403ee0 <__errno_location@plt>
  429c00:	mov	x19, x0
  429c04:	ldr	w8, [x19]
  429c08:	cmp	w8, #0x4
  429c0c:	b.ne	429c2c <ferror@plt+0x25c4c>  // b.any
  429c10:	ldr	q0, [sp]
  429c14:	add	x0, sp, #0x10
  429c18:	mov	x1, sp
  429c1c:	str	q0, [sp, #16]
  429c20:	bl	403c60 <nanosleep@plt>
  429c24:	cmn	w0, #0x1
  429c28:	b.eq	429c04 <ferror@plt+0x25c24>  // b.none
  429c2c:	ldr	x19, [sp, #48]
  429c30:	ldp	x29, x30, [sp, #32]
  429c34:	add	sp, sp, #0x40
  429c38:	ret
  429c3c:	ldr	x8, [x0, #8]
  429c40:	mov	w9, #0x4240                	// #16960
  429c44:	movk	w9, #0xf, lsl #16
  429c48:	cmp	x8, x9
  429c4c:	b.cs	429c94 <ferror@plt+0x25cb4>  // b.hs, b.nlast
  429c50:	sdiv	x10, x1, x9
  429c54:	msub	x10, x10, x9, x1
  429c58:	add	x8, x8, x10
  429c5c:	str	x8, [x0, #8]
  429c60:	tbnz	x1, #63, 429cb0 <ferror@plt+0x25cd0>
  429c64:	ldr	x10, [x0]
  429c68:	udiv	x11, x1, x9
  429c6c:	sub	x12, x9, #0x1
  429c70:	cmp	x8, x12
  429c74:	add	x9, x10, x11
  429c78:	str	x9, [x0]
  429c7c:	b.le	429cdc <ferror@plt+0x25cfc>
  429c80:	mov	x10, #0xffffffffffffbdc0    	// #-16960
  429c84:	movk	x10, #0xfff0, lsl #16
  429c88:	add	x9, x9, #0x1
  429c8c:	add	x8, x8, x10
  429c90:	b	429ce8 <ferror@plt+0x25d08>
  429c94:	adrp	x0, 447000 <ferror@plt+0x43020>
  429c98:	adrp	x1, 448000 <ferror@plt+0x44020>
  429c9c:	adrp	x2, 448000 <ferror@plt+0x44020>
  429ca0:	add	x0, x0, #0xf7f
  429ca4:	add	x1, x1, #0x9e
  429ca8:	add	x2, x2, #0xc5
  429cac:	b	415dcc <ferror@plt+0x11dec>
  429cb0:	mov	x10, #0xcb25                	// #52005
  429cb4:	movk	x10, #0x2849, lsl #16
  429cb8:	movk	x10, #0x217d, lsl #32
  429cbc:	movk	x10, #0xbce4, lsl #48
  429cc0:	ldr	x11, [x0]
  429cc4:	smulh	x10, x1, x10
  429cc8:	asr	x12, x10, #18
  429ccc:	add	x10, x12, x10, lsr #63
  429cd0:	sub	x10, x11, x10
  429cd4:	str	x10, [x0]
  429cd8:	tbnz	x8, #63, 429ce0 <ferror@plt+0x25d00>
  429cdc:	ret
  429ce0:	add	x8, x8, x9
  429ce4:	sub	x9, x10, #0x1
  429ce8:	stp	x9, x8, [x0]
  429cec:	ret
  429cf0:	sub	sp, sp, #0x80
  429cf4:	stp	x29, x30, [sp, #64]
  429cf8:	add	x29, sp, #0x40
  429cfc:	movi	v0.2d, #0x0
  429d00:	str	x23, [sp, #80]
  429d04:	stp	x22, x21, [sp, #96]
  429d08:	stp	x20, x19, [sp, #112]
  429d0c:	str	x0, [x29, #24]
  429d10:	str	xzr, [sp, #48]
  429d14:	stp	q0, q0, [sp, #16]
  429d18:	str	q0, [sp]
  429d1c:	cbz	x0, 42a0e4 <ferror@plt+0x26104>
  429d20:	mov	x19, x1
  429d24:	cbz	x1, 42a100 <ferror@plt+0x26120>
  429d28:	adrp	x8, 445000 <ferror@plt+0x41020>
  429d2c:	ldr	x21, [x8, #3512]
  429d30:	ldrb	w8, [x0]
  429d34:	ldrh	w9, [x21, x8, lsl #1]
  429d38:	tbz	w9, #8, 429d54 <ferror@plt+0x25d74>
  429d3c:	add	x10, x0, #0x1
  429d40:	str	x10, [x29, #24]
  429d44:	ldrb	w8, [x10], #1
  429d48:	ldrh	w9, [x21, x8, lsl #1]
  429d4c:	tbnz	w9, #8, 429d40 <ferror@plt+0x25d60>
  429d50:	sub	x0, x10, #0x1
  429d54:	cbz	w8, 429e80 <ferror@plt+0x25ea0>
  429d58:	tbnz	w9, #3, 429d6c <ferror@plt+0x25d8c>
  429d5c:	cmp	w8, #0x2d
  429d60:	b.eq	429d6c <ferror@plt+0x25d8c>  // b.none
  429d64:	cmp	w8, #0x2b
  429d68:	b.ne	429e80 <ferror@plt+0x25ea0>  // b.any
  429d6c:	add	x1, x29, #0x18
  429d70:	mov	w2, #0xa                   	// #10
  429d74:	bl	403500 <strtoul@plt>
  429d78:	ldr	x8, [x29, #24]
  429d7c:	ldrb	w9, [x8]
  429d80:	cmp	w9, #0x2d
  429d84:	b.ne	429de8 <ferror@plt+0x25e08>  // b.any
  429d88:	sub	w9, w0, #0x76c
  429d8c:	add	x0, x8, #0x1
  429d90:	add	x1, x29, #0x18
  429d94:	mov	w2, #0xa                   	// #10
  429d98:	str	w9, [sp, #20]
  429d9c:	str	x0, [x29, #24]
  429da0:	bl	403500 <strtoul@plt>
  429da4:	ldr	x8, [x29, #24]
  429da8:	sub	w9, w0, #0x1
  429dac:	str	w9, [sp, #16]
  429db0:	add	x0, x8, #0x1
  429db4:	str	x0, [x29, #24]
  429db8:	ldrb	w8, [x8]
  429dbc:	cmp	w8, #0x2d
  429dc0:	b.ne	429e80 <ferror@plt+0x25ea0>  // b.any
  429dc4:	add	x1, x29, #0x18
  429dc8:	mov	w2, #0xa                   	// #10
  429dcc:	bl	403500 <strtoul@plt>
  429dd0:	ldr	x8, [x29, #24]
  429dd4:	str	w0, [sp, #12]
  429dd8:	ldrb	w9, [x8]
  429ddc:	cbnz	w9, 429e64 <ferror@plt+0x25e84>
  429de0:	mov	w0, #0x1                   	// #1
  429de4:	b	429e84 <ferror@plt+0x25ea4>
  429de8:	mov	x9, #0xd70b                	// #55051
  429dec:	mov	x10, #0x594b                	// #22859
  429df0:	movk	x9, #0x70a3, lsl #16
  429df4:	movk	x10, #0x3886, lsl #16
  429df8:	movk	x9, #0xa3d, lsl #32
  429dfc:	movk	x10, #0xc5d6, lsl #32
  429e00:	movk	x9, #0xa3d7, lsl #48
  429e04:	movk	x10, #0x346d, lsl #48
  429e08:	smulh	x11, x0, x9
  429e0c:	smulh	x10, x0, x10
  429e10:	add	x11, x11, x0
  429e14:	asr	x12, x10, #11
  429e18:	add	x10, x12, x10, lsr #63
  429e1c:	lsr	x12, x11, #63
  429e20:	lsr	x11, x11, #6
  429e24:	add	w11, w11, w12
  429e28:	mov	w12, #0x64                  	// #100
  429e2c:	msub	w11, w11, w12, w0
  429e30:	mov	w12, #0x2710                	// #10000
  429e34:	msub	x12, x10, x12, x0
  429e38:	smulh	x9, x12, x9
  429e3c:	add	x9, x9, x12
  429e40:	lsr	x12, x9, #63
  429e44:	lsr	x9, x9, #6
  429e48:	add	w9, w9, w12
  429e4c:	sub	w10, w10, #0x76c
  429e50:	sub	w9, w9, #0x1
  429e54:	stp	w11, w9, [sp, #12]
  429e58:	str	w10, [sp, #20]
  429e5c:	ldrb	w9, [x8]
  429e60:	cbz	w9, 429de0 <ferror@plt+0x25e00>
  429e64:	cmp	w9, #0x54
  429e68:	b.ne	429e80 <ferror@plt+0x25ea0>  // b.any
  429e6c:	add	x0, x8, #0x1
  429e70:	str	x0, [x29, #24]
  429e74:	ldrb	w8, [x8, #1]
  429e78:	ldrh	w8, [x21, x8, lsl #1]
  429e7c:	tbnz	w8, #3, 429e9c <ferror@plt+0x25ebc>
  429e80:	mov	w0, wzr
  429e84:	ldp	x20, x19, [sp, #112]
  429e88:	ldp	x22, x21, [sp, #96]
  429e8c:	ldr	x23, [sp, #80]
  429e90:	ldp	x29, x30, [sp, #64]
  429e94:	add	sp, sp, #0x80
  429e98:	ret
  429e9c:	add	x1, x29, #0x18
  429ea0:	mov	w2, #0xa                   	// #10
  429ea4:	bl	403500 <strtoul@plt>
  429ea8:	ldr	x8, [x29, #24]
  429eac:	ldrb	w9, [x8]
  429eb0:	cmp	w9, #0x3a
  429eb4:	b.ne	429f04 <ferror@plt+0x25f24>  // b.any
  429eb8:	str	w0, [sp, #8]
  429ebc:	add	x0, x8, #0x1
  429ec0:	add	x1, x29, #0x18
  429ec4:	mov	w2, #0xa                   	// #10
  429ec8:	str	x0, [x29, #24]
  429ecc:	bl	403500 <strtoul@plt>
  429ed0:	ldr	x8, [x29, #24]
  429ed4:	str	w0, [sp, #4]
  429ed8:	add	x0, x8, #0x1
  429edc:	str	x0, [x29, #24]
  429ee0:	ldrb	w8, [x8]
  429ee4:	cmp	w8, #0x3a
  429ee8:	b.ne	429e80 <ferror@plt+0x25ea0>  // b.any
  429eec:	add	x1, x29, #0x18
  429ef0:	mov	w2, #0xa                   	// #10
  429ef4:	bl	403500 <strtoul@plt>
  429ef8:	ldr	x8, [x29, #24]
  429efc:	str	w0, [sp]
  429f00:	b	429f70 <ferror@plt+0x25f90>
  429f04:	mov	x9, #0xd70b                	// #55051
  429f08:	mov	x10, #0x594b                	// #22859
  429f0c:	movk	x9, #0x70a3, lsl #16
  429f10:	movk	x10, #0x3886, lsl #16
  429f14:	movk	x9, #0xa3d, lsl #32
  429f18:	movk	x10, #0xc5d6, lsl #32
  429f1c:	movk	x9, #0xa3d7, lsl #48
  429f20:	movk	x10, #0x346d, lsl #48
  429f24:	smulh	x11, x0, x9
  429f28:	smulh	x10, x0, x10
  429f2c:	add	x11, x11, x0
  429f30:	asr	x12, x10, #11
  429f34:	add	x10, x12, x10, lsr #63
  429f38:	lsr	x12, x11, #63
  429f3c:	lsr	x11, x11, #6
  429f40:	add	w11, w11, w12
  429f44:	mov	w12, #0x64                  	// #100
  429f48:	msub	w11, w11, w12, w0
  429f4c:	mov	w12, #0x2710                	// #10000
  429f50:	msub	x12, x10, x12, x0
  429f54:	smulh	x9, x12, x9
  429f58:	add	x9, x9, x12
  429f5c:	lsr	x12, x9, #63
  429f60:	lsr	x9, x9, #6
  429f64:	add	w9, w9, w12
  429f68:	stp	w11, w9, [sp]
  429f6c:	str	w10, [sp, #8]
  429f70:	str	xzr, [x19, #8]
  429f74:	ldrb	w22, [x8]
  429f78:	orr	w9, w22, #0x2
  429f7c:	cmp	w9, #0x2e
  429f80:	b.ne	429fe4 <ferror@plt+0x26004>  // b.any
  429f84:	add	x9, x8, #0x1
  429f88:	str	x9, [x29, #24]
  429f8c:	ldrb	w22, [x8, #1]
  429f90:	ldrh	w10, [x21, x22, lsl #1]
  429f94:	tbnz	w10, #3, 429fa0 <ferror@plt+0x25fc0>
  429f98:	mov	x8, x9
  429f9c:	b	429fe4 <ferror@plt+0x26004>
  429fa0:	mov	w10, #0x86a0                	// #34464
  429fa4:	mov	x11, #0x6666666666666666    	// #7378697629483820646
  429fa8:	mov	x9, xzr
  429fac:	add	x8, x8, #0x2
  429fb0:	movk	w10, #0x1, lsl #16
  429fb4:	movk	x11, #0x6667
  429fb8:	sub	x12, x22, #0x30
  429fbc:	madd	x9, x12, x10, x9
  429fc0:	str	x9, [x19, #8]
  429fc4:	str	x8, [x29, #24]
  429fc8:	ldrb	w22, [x8], #1
  429fcc:	smulh	x10, x10, x11
  429fd0:	asr	x13, x10, #2
  429fd4:	add	x10, x13, x10, lsr #63
  429fd8:	ldrh	w12, [x21, x22, lsl #1]
  429fdc:	tbnz	w12, #3, 429fb8 <ferror@plt+0x25fd8>
  429fe0:	sub	x8, x8, #0x1
  429fe4:	cmp	w22, #0x2b
  429fe8:	b.eq	42a010 <ferror@plt+0x26030>  // b.none
  429fec:	cmp	w22, #0x2d
  429ff0:	b.eq	42a010 <ferror@plt+0x26030>  // b.none
  429ff4:	cmp	w22, #0x5a
  429ff8:	b.ne	42a050 <ferror@plt+0x26070>  // b.any
  429ffc:	add	x8, x8, #0x1
  42a000:	mov	x0, sp
  42a004:	str	x8, [x29, #24]
  42a008:	bl	403f40 <timegm@plt>
  42a00c:	b	42a0b0 <ferror@plt+0x260d0>
  42a010:	add	x0, x8, #0x1
  42a014:	add	x1, x29, #0x18
  42a018:	mov	w2, #0xa                   	// #10
  42a01c:	bl	403500 <strtoul@plt>
  42a020:	ldr	x8, [x29, #24]
  42a024:	mov	x20, x0
  42a028:	ldrb	w9, [x8]
  42a02c:	cmp	w9, #0x3a
  42a030:	b.ne	42a064 <ferror@plt+0x26084>  // b.any
  42a034:	add	x0, x8, #0x1
  42a038:	add	x1, x29, #0x18
  42a03c:	mov	w2, #0xa                   	// #10
  42a040:	mov	w23, #0x3c                  	// #60
  42a044:	bl	403500 <strtoul@plt>
  42a048:	madd	x20, x20, x23, x0
  42a04c:	b	42a094 <ferror@plt+0x260b4>
  42a050:	mov	w8, #0xffffffff            	// #-1
  42a054:	mov	x0, sp
  42a058:	str	w8, [sp, #32]
  42a05c:	bl	403a70 <mktime@plt>
  42a060:	b	42a0b0 <ferror@plt+0x260d0>
  42a064:	mov	x8, #0xd70b                	// #55051
  42a068:	movk	x8, #0x70a3, lsl #16
  42a06c:	movk	x8, #0xa3d, lsl #32
  42a070:	movk	x8, #0xa3d7, lsl #48
  42a074:	smulh	x8, x20, x8
  42a078:	add	x8, x8, x20
  42a07c:	asr	x10, x8, #6
  42a080:	add	x8, x10, x8, lsr #63
  42a084:	mov	w10, #0x64                  	// #100
  42a088:	mov	w9, #0x3c                  	// #60
  42a08c:	msub	x10, x8, x10, x20
  42a090:	madd	x20, x8, x9, x10
  42a094:	mov	x0, sp
  42a098:	bl	403f40 <timegm@plt>
  42a09c:	mov	w8, #0x3c                  	// #60
  42a0a0:	mul	x8, x20, x8
  42a0a4:	cmp	w22, #0x2b
  42a0a8:	cneg	x8, x8, eq  // eq = none
  42a0ac:	add	x0, x8, x0
  42a0b0:	str	x0, [x19]
  42a0b4:	ldr	x9, [x29, #24]
  42a0b8:	ldrb	w8, [x9]
  42a0bc:	ldrh	w10, [x21, x8, lsl #1]
  42a0c0:	tbz	w10, #8, 42a0d8 <ferror@plt+0x260f8>
  42a0c4:	add	x9, x9, #0x1
  42a0c8:	str	x9, [x29, #24]
  42a0cc:	ldrb	w8, [x9], #1
  42a0d0:	ldrh	w10, [x21, x8, lsl #1]
  42a0d4:	tbnz	w10, #8, 42a0c8 <ferror@plt+0x260e8>
  42a0d8:	cmp	w8, #0x0
  42a0dc:	cset	w0, eq  // eq = none
  42a0e0:	b	429e84 <ferror@plt+0x25ea4>
  42a0e4:	adrp	x0, 447000 <ferror@plt+0x43020>
  42a0e8:	adrp	x1, 448000 <ferror@plt+0x44020>
  42a0ec:	adrp	x2, 448000 <ferror@plt+0x44020>
  42a0f0:	add	x0, x0, #0xf7f
  42a0f4:	add	x1, x1, #0xfc
  42a0f8:	add	x2, x2, #0x138
  42a0fc:	b	42a118 <ferror@plt+0x26138>
  42a100:	adrp	x0, 447000 <ferror@plt+0x43020>
  42a104:	adrp	x1, 448000 <ferror@plt+0x44020>
  42a108:	adrp	x2, 448000 <ferror@plt+0x44020>
  42a10c:	add	x0, x0, #0xf7f
  42a110:	add	x1, x1, #0xfc
  42a114:	add	x2, x2, #0x149
  42a118:	bl	415dcc <ferror@plt+0x11dec>
  42a11c:	mov	w0, wzr
  42a120:	b	429e84 <ferror@plt+0x25ea4>
  42a124:	sub	sp, sp, #0x60
  42a128:	stp	x29, x30, [sp, #64]
  42a12c:	ldr	x8, [x0, #8]
  42a130:	mov	w9, #0x4240                	// #16960
  42a134:	movk	w9, #0xf, lsl #16
  42a138:	str	x19, [sp, #80]
  42a13c:	cmp	x8, x9
  42a140:	add	x29, sp, #0x40
  42a144:	b.cs	42a198 <ferror@plt+0x261b8>  // b.hs, b.nlast
  42a148:	ldr	x8, [x0]
  42a14c:	mov	x19, x0
  42a150:	add	x0, x29, #0x18
  42a154:	add	x1, sp, #0x8
  42a158:	str	x8, [x29, #24]
  42a15c:	bl	403910 <gmtime_r@plt>
  42a160:	ldp	w9, w8, [x0, #16]
  42a164:	ldr	x7, [x19, #8]
  42a168:	ldp	w4, w3, [x0, #8]
  42a16c:	ldp	w6, w5, [x0]
  42a170:	add	w1, w8, #0x76c
  42a174:	add	w2, w9, #0x1
  42a178:	cbz	x7, 42a1c8 <ferror@plt+0x261e8>
  42a17c:	adrp	x0, 448000 <ferror@plt+0x44020>
  42a180:	add	x0, x0, #0x180
  42a184:	bl	420b78 <ferror@plt+0x1cb98>
  42a188:	ldr	x19, [sp, #80]
  42a18c:	ldp	x29, x30, [sp, #64]
  42a190:	add	sp, sp, #0x60
  42a194:	ret
  42a198:	adrp	x0, 447000 <ferror@plt+0x43020>
  42a19c:	adrp	x1, 448000 <ferror@plt+0x44020>
  42a1a0:	adrp	x2, 448000 <ferror@plt+0x44020>
  42a1a4:	add	x0, x0, #0xf7f
  42a1a8:	add	x1, x1, #0x157
  42a1ac:	add	x2, x2, #0xc5
  42a1b0:	bl	415dcc <ferror@plt+0x11dec>
  42a1b4:	mov	x0, xzr
  42a1b8:	ldr	x19, [sp, #80]
  42a1bc:	ldp	x29, x30, [sp, #64]
  42a1c0:	add	sp, sp, #0x60
  42a1c4:	ret
  42a1c8:	adrp	x0, 448000 <ferror@plt+0x44020>
  42a1cc:	add	x0, x0, #0x1a4
  42a1d0:	bl	420b78 <ferror@plt+0x1cb98>
  42a1d4:	ldr	x19, [sp, #80]
  42a1d8:	ldp	x29, x30, [sp, #64]
  42a1dc:	add	sp, sp, #0x60
  42a1e0:	ret
  42a1e4:	lsr	w8, w0, #8
  42a1e8:	cmp	w8, #0x2fa
  42a1ec:	b.hi	42a1fc <ferror@plt+0x2621c>  // b.pmore
  42a1f0:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a1f4:	add	x9, x9, #0x398
  42a1f8:	b	42a218 <ferror@plt+0x26238>
  42a1fc:	sub	w8, w0, #0xe0, lsl #12
  42a200:	lsr	w9, w8, #16
  42a204:	cmp	w9, #0x2
  42a208:	b.hi	42a254 <ferror@plt+0x26274>  // b.pmore
  42a20c:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a210:	lsr	w8, w8, #8
  42a214:	add	x9, x9, #0x48e
  42a218:	ldrsh	w8, [x9, w8, uxtw #1]
  42a21c:	mov	w9, #0x2710                	// #10000
  42a220:	cmp	w8, w9
  42a224:	and	w8, w8, #0xffff
  42a228:	b.lt	42a238 <ferror@plt+0x26258>  // b.tstop
  42a22c:	mov	w9, #0xffffd8f0            	// #-10000
  42a230:	add	w8, w8, w9
  42a234:	b	42a258 <ferror@plt+0x26278>
  42a238:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a23c:	sxth	x8, w8
  42a240:	add	x10, x10, #0x98e
  42a244:	and	w9, w0, #0xff
  42a248:	add	x8, x10, x8, lsl #8
  42a24c:	ldrb	w8, [x8, w9, uxtw]
  42a250:	b	42a258 <ferror@plt+0x26278>
  42a254:	mov	w8, #0x2                   	// #2
  42a258:	mov	w9, #0x1                   	// #1
  42a25c:	lsl	w8, w9, w8
  42a260:	mov	w9, #0xe3e0                	// #58336
  42a264:	tst	w8, w9
  42a268:	cset	w0, ne  // ne = any
  42a26c:	ret
  42a270:	lsr	w8, w0, #8
  42a274:	cmp	w8, #0x2fa
  42a278:	b.hi	42a288 <ferror@plt+0x262a8>  // b.pmore
  42a27c:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a280:	add	x9, x9, #0x398
  42a284:	b	42a2a4 <ferror@plt+0x262c4>
  42a288:	sub	w8, w0, #0xe0, lsl #12
  42a28c:	lsr	w9, w8, #16
  42a290:	cmp	w9, #0x2
  42a294:	b.hi	42a2e0 <ferror@plt+0x26300>  // b.pmore
  42a298:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a29c:	lsr	w8, w8, #8
  42a2a0:	add	x9, x9, #0x48e
  42a2a4:	ldrsh	w8, [x9, w8, uxtw #1]
  42a2a8:	mov	w9, #0x2710                	// #10000
  42a2ac:	cmp	w8, w9
  42a2b0:	and	w8, w8, #0xffff
  42a2b4:	b.lt	42a2c4 <ferror@plt+0x262e4>  // b.tstop
  42a2b8:	mov	w9, #0xffffd8f0            	// #-10000
  42a2bc:	add	w8, w8, w9
  42a2c0:	b	42a2e4 <ferror@plt+0x26304>
  42a2c4:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a2c8:	sxth	x8, w8
  42a2cc:	add	x10, x10, #0x98e
  42a2d0:	and	w9, w0, #0xff
  42a2d4:	add	x8, x10, x8, lsl #8
  42a2d8:	ldrb	w8, [x8, w9, uxtw]
  42a2dc:	b	42a2e4 <ferror@plt+0x26304>
  42a2e0:	mov	w8, #0x2                   	// #2
  42a2e4:	mov	w9, #0x1                   	// #1
  42a2e8:	lsl	w8, w9, w8
  42a2ec:	tst	w8, #0x3e0
  42a2f0:	cset	w0, ne  // ne = any
  42a2f4:	ret
  42a2f8:	lsr	w8, w0, #8
  42a2fc:	cmp	w8, #0x2fa
  42a300:	b.hi	42a310 <ferror@plt+0x26330>  // b.pmore
  42a304:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a308:	add	x9, x9, #0x398
  42a30c:	b	42a32c <ferror@plt+0x2634c>
  42a310:	sub	w8, w0, #0xe0, lsl #12
  42a314:	lsr	w9, w8, #16
  42a318:	cmp	w9, #0x2
  42a31c:	b.hi	42a378 <ferror@plt+0x26398>  // b.pmore
  42a320:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a324:	lsr	w8, w8, #8
  42a328:	add	x9, x9, #0x48e
  42a32c:	ldrsh	w8, [x9, w8, uxtw #1]
  42a330:	mov	w9, #0x2710                	// #10000
  42a334:	cmp	w8, w9
  42a338:	and	w8, w8, #0xffff
  42a33c:	b.lt	42a354 <ferror@plt+0x26374>  // b.tstop
  42a340:	mov	w9, #0xffffd8f0            	// #-10000
  42a344:	add	w8, w8, w9
  42a348:	cmp	w8, #0x0
  42a34c:	cset	w0, eq  // eq = none
  42a350:	ret
  42a354:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a358:	sxth	x8, w8
  42a35c:	add	x10, x10, #0x98e
  42a360:	and	w9, w0, #0xff
  42a364:	add	x8, x10, x8, lsl #8
  42a368:	ldrb	w8, [x8, w9, uxtw]
  42a36c:	cmp	w8, #0x0
  42a370:	cset	w0, eq  // eq = none
  42a374:	ret
  42a378:	mov	w8, #0x2                   	// #2
  42a37c:	cmp	w8, #0x0
  42a380:	cset	w0, eq  // eq = none
  42a384:	ret
  42a388:	lsr	w8, w0, #8
  42a38c:	cmp	w8, #0x2fa
  42a390:	b.hi	42a3a0 <ferror@plt+0x263c0>  // b.pmore
  42a394:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a398:	add	x9, x9, #0x398
  42a39c:	b	42a3bc <ferror@plt+0x263dc>
  42a3a0:	sub	w8, w0, #0xe0, lsl #12
  42a3a4:	lsr	w9, w8, #16
  42a3a8:	cmp	w9, #0x2
  42a3ac:	b.hi	42a408 <ferror@plt+0x26428>  // b.pmore
  42a3b0:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a3b4:	lsr	w8, w8, #8
  42a3b8:	add	x9, x9, #0x48e
  42a3bc:	ldrsh	w8, [x9, w8, uxtw #1]
  42a3c0:	mov	w9, #0x2710                	// #10000
  42a3c4:	cmp	w8, w9
  42a3c8:	and	w8, w8, #0xffff
  42a3cc:	b.lt	42a3e4 <ferror@plt+0x26404>  // b.tstop
  42a3d0:	mov	w9, #0xffffd8f0            	// #-10000
  42a3d4:	add	w8, w8, w9
  42a3d8:	cmp	w8, #0xd
  42a3dc:	cset	w0, eq  // eq = none
  42a3e0:	ret
  42a3e4:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a3e8:	sxth	x8, w8
  42a3ec:	add	x10, x10, #0x98e
  42a3f0:	and	w9, w0, #0xff
  42a3f4:	add	x8, x10, x8, lsl #8
  42a3f8:	ldrb	w8, [x8, w9, uxtw]
  42a3fc:	cmp	w8, #0xd
  42a400:	cset	w0, eq  // eq = none
  42a404:	ret
  42a408:	mov	w8, #0x2                   	// #2
  42a40c:	cmp	w8, #0xd
  42a410:	cset	w0, eq  // eq = none
  42a414:	ret
  42a418:	lsr	w8, w0, #8
  42a41c:	cmp	w8, #0x2fa
  42a420:	b.hi	42a430 <ferror@plt+0x26450>  // b.pmore
  42a424:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a428:	add	x9, x9, #0x398
  42a42c:	b	42a44c <ferror@plt+0x2646c>
  42a430:	sub	w8, w0, #0xe0, lsl #12
  42a434:	lsr	w9, w8, #16
  42a438:	cmp	w9, #0x2
  42a43c:	b.hi	42a488 <ferror@plt+0x264a8>  // b.pmore
  42a440:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a444:	lsr	w8, w8, #8
  42a448:	add	x9, x9, #0x48e
  42a44c:	ldrsh	w8, [x9, w8, uxtw #1]
  42a450:	mov	w9, #0x2710                	// #10000
  42a454:	cmp	w8, w9
  42a458:	and	w8, w8, #0xffff
  42a45c:	b.lt	42a46c <ferror@plt+0x2648c>  // b.tstop
  42a460:	mov	w9, #0xffffd8f0            	// #-10000
  42a464:	add	w8, w8, w9
  42a468:	b	42a48c <ferror@plt+0x264ac>
  42a46c:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a470:	sxth	x8, w8
  42a474:	add	x10, x10, #0x98e
  42a478:	and	w9, w0, #0xff
  42a47c:	add	x8, x10, x8, lsl #8
  42a480:	ldrb	w8, [x8, w9, uxtw]
  42a484:	b	42a48c <ferror@plt+0x264ac>
  42a488:	mov	w8, #0x2                   	// #2
  42a48c:	mov	w9, #0x1                   	// #1
  42a490:	lsl	w8, w9, w8
  42a494:	mov	w9, #0x17                  	// #23
  42a498:	movk	w9, #0x2000, lsl #16
  42a49c:	tst	w8, w9
  42a4a0:	cset	w0, eq  // eq = none
  42a4a4:	ret
  42a4a8:	lsr	w8, w0, #8
  42a4ac:	cmp	w8, #0x2fa
  42a4b0:	b.hi	42a4c0 <ferror@plt+0x264e0>  // b.pmore
  42a4b4:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a4b8:	add	x9, x9, #0x398
  42a4bc:	b	42a4dc <ferror@plt+0x264fc>
  42a4c0:	sub	w8, w0, #0xe0, lsl #12
  42a4c4:	lsr	w9, w8, #16
  42a4c8:	cmp	w9, #0x2
  42a4cc:	b.hi	42a528 <ferror@plt+0x26548>  // b.pmore
  42a4d0:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a4d4:	lsr	w8, w8, #8
  42a4d8:	add	x9, x9, #0x48e
  42a4dc:	ldrsh	w8, [x9, w8, uxtw #1]
  42a4e0:	mov	w9, #0x2710                	// #10000
  42a4e4:	cmp	w8, w9
  42a4e8:	and	w8, w8, #0xffff
  42a4ec:	b.lt	42a504 <ferror@plt+0x26524>  // b.tstop
  42a4f0:	mov	w9, #0xffffd8f0            	// #-10000
  42a4f4:	add	w8, w8, w9
  42a4f8:	cmp	w8, #0x5
  42a4fc:	cset	w0, eq  // eq = none
  42a500:	ret
  42a504:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a508:	sxth	x8, w8
  42a50c:	add	x10, x10, #0x98e
  42a510:	and	w9, w0, #0xff
  42a514:	add	x8, x10, x8, lsl #8
  42a518:	ldrb	w8, [x8, w9, uxtw]
  42a51c:	cmp	w8, #0x5
  42a520:	cset	w0, eq  // eq = none
  42a524:	ret
  42a528:	mov	w8, #0x2                   	// #2
  42a52c:	cmp	w8, #0x5
  42a530:	cset	w0, eq  // eq = none
  42a534:	ret
  42a538:	lsr	w8, w0, #8
  42a53c:	cmp	w8, #0x2fa
  42a540:	b.hi	42a550 <ferror@plt+0x26570>  // b.pmore
  42a544:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a548:	add	x9, x9, #0x398
  42a54c:	b	42a56c <ferror@plt+0x2658c>
  42a550:	sub	w8, w0, #0xe0, lsl #12
  42a554:	lsr	w9, w8, #16
  42a558:	cmp	w9, #0x2
  42a55c:	b.hi	42a5a8 <ferror@plt+0x265c8>  // b.pmore
  42a560:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a564:	lsr	w8, w8, #8
  42a568:	add	x9, x9, #0x48e
  42a56c:	ldrsh	w8, [x9, w8, uxtw #1]
  42a570:	mov	w9, #0x2710                	// #10000
  42a574:	cmp	w8, w9
  42a578:	and	w8, w8, #0xffff
  42a57c:	b.lt	42a58c <ferror@plt+0x265ac>  // b.tstop
  42a580:	mov	w9, #0xffffd8f0            	// #-10000
  42a584:	add	w8, w8, w9
  42a588:	b	42a5ac <ferror@plt+0x265cc>
  42a58c:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a590:	sxth	x8, w8
  42a594:	add	x10, x10, #0x98e
  42a598:	and	w9, w0, #0xff
  42a59c:	add	x8, x10, x8, lsl #8
  42a5a0:	ldrb	w8, [x8, w9, uxtw]
  42a5a4:	b	42a5ac <ferror@plt+0x265cc>
  42a5a8:	mov	w8, #0x2                   	// #2
  42a5ac:	mov	w9, #0x1                   	// #1
  42a5b0:	lsl	w8, w9, w8
  42a5b4:	mov	w9, #0x17                  	// #23
  42a5b8:	tst	w8, w9
  42a5bc:	cset	w0, eq  // eq = none
  42a5c0:	ret
  42a5c4:	lsr	w8, w0, #8
  42a5c8:	cmp	w8, #0x2fa
  42a5cc:	b.hi	42a5dc <ferror@plt+0x265fc>  // b.pmore
  42a5d0:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a5d4:	add	x9, x9, #0x398
  42a5d8:	b	42a5f8 <ferror@plt+0x26618>
  42a5dc:	sub	w8, w0, #0xe0, lsl #12
  42a5e0:	lsr	w9, w8, #16
  42a5e4:	cmp	w9, #0x2
  42a5e8:	b.hi	42a634 <ferror@plt+0x26654>  // b.pmore
  42a5ec:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a5f0:	lsr	w8, w8, #8
  42a5f4:	add	x9, x9, #0x48e
  42a5f8:	ldrsh	w8, [x9, w8, uxtw #1]
  42a5fc:	mov	w9, #0x2710                	// #10000
  42a600:	cmp	w8, w9
  42a604:	and	w8, w8, #0xffff
  42a608:	b.lt	42a618 <ferror@plt+0x26638>  // b.tstop
  42a60c:	mov	w9, #0xffffd8f0            	// #-10000
  42a610:	add	w8, w8, w9
  42a614:	b	42a638 <ferror@plt+0x26658>
  42a618:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a61c:	sxth	x8, w8
  42a620:	add	x10, x10, #0x98e
  42a624:	and	w9, w0, #0xff
  42a628:	add	x8, x10, x8, lsl #8
  42a62c:	ldrb	w8, [x8, w9, uxtw]
  42a630:	b	42a638 <ferror@plt+0x26658>
  42a634:	mov	w8, #0x2                   	// #2
  42a638:	mov	w9, #0x1                   	// #1
  42a63c:	lsl	w8, w9, w8
  42a640:	tst	w8, #0x7ff0000
  42a644:	cset	w0, ne  // ne = any
  42a648:	ret
  42a64c:	sub	w8, w0, #0x9
  42a650:	cmp	w8, #0x5
  42a654:	b.cs	42a664 <ferror@plt+0x26684>  // b.hs, b.nlast
  42a658:	mov	w9, #0x1b                  	// #27
  42a65c:	lsr	w8, w9, w8
  42a660:	tbnz	w8, #0, 42a6d4 <ferror@plt+0x266f4>
  42a664:	lsr	w8, w0, #8
  42a668:	cmp	w8, #0x2fa
  42a66c:	b.hi	42a67c <ferror@plt+0x2669c>  // b.pmore
  42a670:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a674:	add	x9, x9, #0x398
  42a678:	b	42a698 <ferror@plt+0x266b8>
  42a67c:	sub	w8, w0, #0xe0, lsl #12
  42a680:	lsr	w9, w8, #16
  42a684:	cmp	w9, #0x2
  42a688:	b.hi	42a6dc <ferror@plt+0x266fc>  // b.pmore
  42a68c:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a690:	lsr	w8, w8, #8
  42a694:	add	x9, x9, #0x48e
  42a698:	ldrsh	w8, [x9, w8, uxtw #1]
  42a69c:	mov	w9, #0x2710                	// #10000
  42a6a0:	cmp	w8, w9
  42a6a4:	and	w8, w8, #0xffff
  42a6a8:	b.lt	42a6b8 <ferror@plt+0x266d8>  // b.tstop
  42a6ac:	mov	w9, #0xffffd8f0            	// #-10000
  42a6b0:	add	w8, w8, w9
  42a6b4:	b	42a6e0 <ferror@plt+0x26700>
  42a6b8:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a6bc:	sxth	x8, w8
  42a6c0:	add	x10, x10, #0x98e
  42a6c4:	and	w9, w0, #0xff
  42a6c8:	add	x8, x10, x8, lsl #8
  42a6cc:	ldrb	w8, [x8, w9, uxtw]
  42a6d0:	b	42a6e0 <ferror@plt+0x26700>
  42a6d4:	mov	w0, #0x1                   	// #1
  42a6d8:	ret
  42a6dc:	mov	w8, #0x2                   	// #2
  42a6e0:	mov	w9, #0x1                   	// #1
  42a6e4:	lsl	w8, w9, w8
  42a6e8:	tst	w8, #0x38000000
  42a6ec:	cset	w0, ne  // ne = any
  42a6f0:	ret
  42a6f4:	lsr	w8, w0, #8
  42a6f8:	cmp	w8, #0x2fa
  42a6fc:	b.hi	42a70c <ferror@plt+0x2672c>  // b.pmore
  42a700:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a704:	add	x9, x9, #0x398
  42a708:	b	42a728 <ferror@plt+0x26748>
  42a70c:	sub	w8, w0, #0xe0, lsl #12
  42a710:	lsr	w9, w8, #16
  42a714:	cmp	w9, #0x2
  42a718:	b.hi	42a77c <ferror@plt+0x2679c>  // b.pmore
  42a71c:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a720:	lsr	w8, w8, #8
  42a724:	add	x9, x9, #0x48e
  42a728:	ldrsh	w8, [x9, w8, uxtw #1]
  42a72c:	mov	w9, #0x2710                	// #10000
  42a730:	cmp	w8, w9
  42a734:	and	w8, w8, #0xffff
  42a738:	b.lt	42a754 <ferror@plt+0x26774>  // b.tstop
  42a73c:	mov	w9, #0xffffd8f0            	// #-10000
  42a740:	add	w8, w8, w9
  42a744:	mov	w9, #0x1                   	// #1
  42a748:	lsl	w8, w9, w8
  42a74c:	and	w0, w8, #0x1c00
  42a750:	ret
  42a754:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a758:	sxth	x8, w8
  42a75c:	add	x10, x10, #0x98e
  42a760:	and	w9, w0, #0xff
  42a764:	add	x8, x10, x8, lsl #8
  42a768:	ldrb	w8, [x8, w9, uxtw]
  42a76c:	mov	w9, #0x1                   	// #1
  42a770:	lsl	w8, w9, w8
  42a774:	and	w0, w8, #0x1c00
  42a778:	ret
  42a77c:	mov	w8, #0x2                   	// #2
  42a780:	mov	w9, #0x1                   	// #1
  42a784:	lsl	w8, w9, w8
  42a788:	and	w0, w8, #0x1c00
  42a78c:	ret
  42a790:	lsr	w8, w0, #8
  42a794:	cmp	w8, #0x2fa
  42a798:	b.hi	42a7a8 <ferror@plt+0x267c8>  // b.pmore
  42a79c:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a7a0:	add	x9, x9, #0x398
  42a7a4:	b	42a7c4 <ferror@plt+0x267e4>
  42a7a8:	sub	w8, w0, #0xe0, lsl #12
  42a7ac:	lsr	w9, w8, #16
  42a7b0:	cmp	w9, #0x2
  42a7b4:	b.hi	42a810 <ferror@plt+0x26830>  // b.pmore
  42a7b8:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a7bc:	lsr	w8, w8, #8
  42a7c0:	add	x9, x9, #0x48e
  42a7c4:	ldrsh	w8, [x9, w8, uxtw #1]
  42a7c8:	mov	w9, #0x2710                	// #10000
  42a7cc:	cmp	w8, w9
  42a7d0:	and	w8, w8, #0xffff
  42a7d4:	b.lt	42a7ec <ferror@plt+0x2680c>  // b.tstop
  42a7d8:	mov	w9, #0xffffd8f0            	// #-10000
  42a7dc:	add	w8, w8, w9
  42a7e0:	cmp	w8, #0x9
  42a7e4:	cset	w0, eq  // eq = none
  42a7e8:	ret
  42a7ec:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a7f0:	sxth	x8, w8
  42a7f4:	add	x10, x10, #0x98e
  42a7f8:	and	w9, w0, #0xff
  42a7fc:	add	x8, x10, x8, lsl #8
  42a800:	ldrb	w8, [x8, w9, uxtw]
  42a804:	cmp	w8, #0x9
  42a808:	cset	w0, eq  // eq = none
  42a80c:	ret
  42a810:	mov	w8, #0x2                   	// #2
  42a814:	cmp	w8, #0x9
  42a818:	cset	w0, eq  // eq = none
  42a81c:	ret
  42a820:	mov	w9, #0xffffe078            	// #-8072
  42a824:	add	w9, w0, w9
  42a828:	mov	w8, w0
  42a82c:	cmp	w9, #0x74
  42a830:	mov	w0, #0x1                   	// #1
  42a834:	b.hi	42a854 <ferror@plt+0x26874>  // b.pmore
  42a838:	adrp	x8, 448000 <ferror@plt+0x44020>
  42a83c:	add	x8, x8, #0x1c4
  42a840:	adr	x10, 42a850 <ferror@plt+0x26870>
  42a844:	ldrb	w11, [x8, x9]
  42a848:	add	x10, x10, x11, lsl #2
  42a84c:	br	x10
  42a850:	ret
  42a854:	sub	w8, w8, #0x1c5
  42a858:	cmp	w8, #0x2d
  42a85c:	b.hi	42a878 <ferror@plt+0x26898>  // b.pmore
  42a860:	mov	w9, #0x1                   	// #1
  42a864:	lsl	x8, x9, x8
  42a868:	mov	x9, #0x49                  	// #73
  42a86c:	movk	x9, #0x2000, lsl #32
  42a870:	tst	x8, x9
  42a874:	b.ne	42a850 <ferror@plt+0x26870>  // b.any
  42a878:	mov	w0, wzr
  42a87c:	ret
  42a880:	sub	w8, w0, #0x41
  42a884:	cmp	w8, #0x25
  42a888:	b.hi	42a8a4 <ferror@plt+0x268c4>  // b.pmore
  42a88c:	mov	w9, #0x1                   	// #1
  42a890:	lsl	x8, x9, x8
  42a894:	tst	x8, #0x3f0000003f
  42a898:	b.eq	42a8a4 <ferror@plt+0x268c4>  // b.none
  42a89c:	mov	w0, #0x1                   	// #1
  42a8a0:	ret
  42a8a4:	lsr	w8, w0, #8
  42a8a8:	cmp	w8, #0x2fa
  42a8ac:	b.hi	42a8bc <ferror@plt+0x268dc>  // b.pmore
  42a8b0:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a8b4:	add	x9, x9, #0x398
  42a8b8:	b	42a8d8 <ferror@plt+0x268f8>
  42a8bc:	sub	w8, w0, #0xe0, lsl #12
  42a8c0:	lsr	w9, w8, #16
  42a8c4:	cmp	w9, #0x2
  42a8c8:	b.hi	42a924 <ferror@plt+0x26944>  // b.pmore
  42a8cc:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a8d0:	lsr	w8, w8, #8
  42a8d4:	add	x9, x9, #0x48e
  42a8d8:	ldrsh	w8, [x9, w8, uxtw #1]
  42a8dc:	mov	w9, #0x2710                	// #10000
  42a8e0:	cmp	w8, w9
  42a8e4:	and	w8, w8, #0xffff
  42a8e8:	b.lt	42a900 <ferror@plt+0x26920>  // b.tstop
  42a8ec:	mov	w9, #0xffffd8f0            	// #-10000
  42a8f0:	add	w8, w8, w9
  42a8f4:	cmp	w8, #0xd
  42a8f8:	cset	w0, eq  // eq = none
  42a8fc:	ret
  42a900:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a904:	sxth	x8, w8
  42a908:	add	x10, x10, #0x98e
  42a90c:	and	w9, w0, #0xff
  42a910:	add	x8, x10, x8, lsl #8
  42a914:	ldrb	w8, [x8, w9, uxtw]
  42a918:	cmp	w8, #0xd
  42a91c:	cset	w0, eq  // eq = none
  42a920:	ret
  42a924:	mov	w8, #0x2                   	// #2
  42a928:	cmp	w8, #0xd
  42a92c:	cset	w0, eq  // eq = none
  42a930:	ret
  42a934:	lsr	w8, w0, #8
  42a938:	cmp	w8, #0x2fa
  42a93c:	b.hi	42a94c <ferror@plt+0x2696c>  // b.pmore
  42a940:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a944:	add	x9, x9, #0x398
  42a948:	b	42a968 <ferror@plt+0x26988>
  42a94c:	sub	w8, w0, #0xe0, lsl #12
  42a950:	lsr	w9, w8, #16
  42a954:	cmp	w9, #0x2
  42a958:	b.hi	42a9a4 <ferror@plt+0x269c4>  // b.pmore
  42a95c:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a960:	lsr	w8, w8, #8
  42a964:	add	x9, x9, #0x48e
  42a968:	ldrsh	w8, [x9, w8, uxtw #1]
  42a96c:	mov	w9, #0x2710                	// #10000
  42a970:	cmp	w8, w9
  42a974:	and	w8, w8, #0xffff
  42a978:	b.lt	42a988 <ferror@plt+0x269a8>  // b.tstop
  42a97c:	mov	w9, #0xffffd8f0            	// #-10000
  42a980:	add	w8, w8, w9
  42a984:	b	42a9a8 <ferror@plt+0x269c8>
  42a988:	adrp	x10, 448000 <ferror@plt+0x44020>
  42a98c:	sxth	x8, w8
  42a990:	add	x10, x10, #0x98e
  42a994:	and	w9, w0, #0xff
  42a998:	add	x8, x10, x8, lsl #8
  42a99c:	ldrb	w8, [x8, w9, uxtw]
  42a9a0:	b	42a9a8 <ferror@plt+0x269c8>
  42a9a4:	mov	w8, #0x2                   	// #2
  42a9a8:	mov	w9, #0x1                   	// #1
  42a9ac:	lsl	w8, w9, w8
  42a9b0:	mov	w9, #0x14                  	// #20
  42a9b4:	tst	w8, w9
  42a9b8:	cset	w0, eq  // eq = none
  42a9bc:	ret
  42a9c0:	cmp	w0, #0xad
  42a9c4:	b.eq	42aa74 <ferror@plt+0x26a94>  // b.none
  42a9c8:	lsr	w8, w0, #8
  42a9cc:	cmp	w8, #0x2fa
  42a9d0:	b.hi	42a9e0 <ferror@plt+0x26a00>  // b.pmore
  42a9d4:	adrp	x9, 448000 <ferror@plt+0x44020>
  42a9d8:	add	x9, x9, #0x398
  42a9dc:	b	42a9fc <ferror@plt+0x26a1c>
  42a9e0:	sub	w8, w0, #0xe0, lsl #12
  42a9e4:	lsr	w9, w8, #16
  42a9e8:	cmp	w9, #0x2
  42a9ec:	b.hi	42aa38 <ferror@plt+0x26a58>  // b.pmore
  42a9f0:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42a9f4:	lsr	w8, w8, #8
  42a9f8:	add	x9, x9, #0x48e
  42a9fc:	ldrsh	w8, [x9, w8, uxtw #1]
  42aa00:	mov	w9, #0x2710                	// #10000
  42aa04:	cmp	w8, w9
  42aa08:	and	w8, w8, #0xffff
  42aa0c:	b.lt	42aa1c <ferror@plt+0x26a3c>  // b.tstop
  42aa10:	mov	w9, #0xffffd8f0            	// #-10000
  42aa14:	add	w9, w8, w9
  42aa18:	b	42aa3c <ferror@plt+0x26a5c>
  42aa1c:	adrp	x10, 448000 <ferror@plt+0x44020>
  42aa20:	sxth	x8, w8
  42aa24:	add	x10, x10, #0x98e
  42aa28:	and	w9, w0, #0xff
  42aa2c:	add	x8, x10, x8, lsl #8
  42aa30:	ldrb	w9, [x8, w9, uxtw]
  42aa34:	b	42aa3c <ferror@plt+0x26a5c>
  42aa38:	mov	w9, #0x2                   	// #2
  42aa3c:	mov	w8, #0x1                   	// #1
  42aa40:	lsl	w9, w8, w9
  42aa44:	mov	w10, #0x1802                	// #6146
  42aa48:	tst	w9, w10
  42aa4c:	b.ne	42aa78 <ferror@plt+0x26a98>  // b.any
  42aa50:	mov	w8, #0xffffeea0            	// #-4448
  42aa54:	add	w8, w0, w8
  42aa58:	mov	w9, #0x200b                	// #8203
  42aa5c:	cmp	w8, #0xa0
  42aa60:	cset	w8, cc  // cc = lo, ul, last
  42aa64:	cmp	w0, w9
  42aa68:	cset	w9, eq  // eq = none
  42aa6c:	orr	w0, w9, w8
  42aa70:	ret
  42aa74:	mov	w8, wzr
  42aa78:	mov	w0, w8
  42aa7c:	ret
  42aa80:	adrp	x8, 44f000 <ferror@plt+0x4b020>
  42aa84:	mov	x9, xzr
  42aa88:	mov	w10, #0x23                  	// #35
  42aa8c:	add	x8, x8, #0xc04
  42aa90:	b	42aaa0 <ferror@plt+0x26ac0>
  42aa94:	cmp	x9, x11
  42aa98:	mov	x10, x11
  42aa9c:	b.cs	42aad4 <ferror@plt+0x26af4>  // b.hs, b.nlast
  42aaa0:	add	x11, x10, x9
  42aaa4:	lsr	x11, x11, #1
  42aaa8:	lsl	x12, x11, #3
  42aaac:	ldr	w12, [x8, x12]
  42aab0:	cmp	w12, w0
  42aab4:	b.hi	42aa94 <ferror@plt+0x26ab4>  // b.pmore
  42aab8:	add	x9, x8, x11, lsl #3
  42aabc:	ldr	w9, [x9, #4]
  42aac0:	cmp	w9, w0
  42aac4:	b.cs	42aadc <ferror@plt+0x26afc>  // b.hs, b.nlast
  42aac8:	add	x9, x11, #0x1
  42aacc:	mov	x11, x10
  42aad0:	b	42aa94 <ferror@plt+0x26ab4>
  42aad4:	mov	w0, wzr
  42aad8:	ret
  42aadc:	mov	w0, #0x1                   	// #1
  42aae0:	ret
  42aae4:	adrp	x8, 44f000 <ferror@plt+0x4b020>
  42aae8:	mov	x9, xzr
  42aaec:	mov	w10, #0x23                  	// #35
  42aaf0:	add	x8, x8, #0xc04
  42aaf4:	b	42ab04 <ferror@plt+0x26b24>
  42aaf8:	cmp	x9, x11
  42aafc:	mov	x10, x11
  42ab00:	b.cs	42ab38 <ferror@plt+0x26b58>  // b.hs, b.nlast
  42ab04:	add	x11, x10, x9
  42ab08:	lsr	x11, x11, #1
  42ab0c:	lsl	x12, x11, #3
  42ab10:	ldr	w12, [x8, x12]
  42ab14:	cmp	w12, w0
  42ab18:	b.hi	42aaf8 <ferror@plt+0x26b18>  // b.pmore
  42ab1c:	add	x9, x8, x11, lsl #3
  42ab20:	ldr	w9, [x9, #4]
  42ab24:	cmp	w9, w0
  42ab28:	b.cs	42ab8c <ferror@plt+0x26bac>  // b.hs, b.nlast
  42ab2c:	add	x9, x11, #0x1
  42ab30:	mov	x11, x10
  42ab34:	b	42aaf8 <ferror@plt+0x26b18>
  42ab38:	adrp	x8, 44f000 <ferror@plt+0x4b020>
  42ab3c:	mov	x9, xzr
  42ab40:	mov	w10, #0xad                  	// #173
  42ab44:	add	x8, x8, #0xd1c
  42ab48:	b	42ab58 <ferror@plt+0x26b78>
  42ab4c:	cmp	x9, x11
  42ab50:	mov	x10, x11
  42ab54:	b.cs	42ab94 <ferror@plt+0x26bb4>  // b.hs, b.nlast
  42ab58:	add	x11, x10, x9
  42ab5c:	lsr	x11, x11, #1
  42ab60:	lsl	x12, x11, #3
  42ab64:	ldr	w12, [x8, x12]
  42ab68:	cmp	w12, w0
  42ab6c:	b.hi	42ab4c <ferror@plt+0x26b6c>  // b.pmore
  42ab70:	add	x9, x8, x11, lsl #3
  42ab74:	ldr	w9, [x9, #4]
  42ab78:	cmp	w9, w0
  42ab7c:	b.cs	42ab8c <ferror@plt+0x26bac>  // b.hs, b.nlast
  42ab80:	add	x9, x11, #0x1
  42ab84:	mov	x11, x10
  42ab88:	b	42ab4c <ferror@plt+0x26b6c>
  42ab8c:	mov	w0, #0x1                   	// #1
  42ab90:	ret
  42ab94:	mov	w0, wzr
  42ab98:	ret
  42ab9c:	stp	x29, x30, [sp, #-32]!
  42aba0:	lsr	w8, w0, #8
  42aba4:	str	x19, [sp, #16]
  42aba8:	mov	w19, w0
  42abac:	cmp	w8, #0x2fa
  42abb0:	mov	x29, sp
  42abb4:	b.hi	42ac10 <ferror@plt+0x26c30>  // b.pmore
  42abb8:	adrp	x9, 448000 <ferror@plt+0x44020>
  42abbc:	add	x9, x9, #0x398
  42abc0:	ldrsh	w9, [x9, w8, uxtw #1]
  42abc4:	mov	w10, #0x2710                	// #10000
  42abc8:	cmp	w9, w10
  42abcc:	and	w9, w9, #0xffff
  42abd0:	b.lt	42ac40 <ferror@plt+0x26c60>  // b.tstop
  42abd4:	mov	w10, #0xffffd8f0            	// #-10000
  42abd8:	add	w9, w9, w10
  42abdc:	cmp	w9, #0x5
  42abe0:	b.eq	42ac60 <ferror@plt+0x26c80>  // b.none
  42abe4:	cmp	w9, #0x8
  42abe8:	b.ne	42acfc <ferror@plt+0x26d1c>  // b.any
  42abec:	cmp	w19, #0x1ca
  42abf0:	b.gt	42ac9c <ferror@plt+0x26cbc>
  42abf4:	cmp	w19, #0x1c5
  42abf8:	b.eq	42ad0c <ferror@plt+0x26d2c>  // b.none
  42abfc:	cmp	w19, #0x1c8
  42ac00:	mov	w0, w19
  42ac04:	b.ne	42acf0 <ferror@plt+0x26d10>  // b.any
  42ac08:	mov	w8, #0x1                   	// #1
  42ac0c:	b	42ad18 <ferror@plt+0x26d38>
  42ac10:	sub	w9, w19, #0xe0, lsl #12
  42ac14:	lsr	w10, w9, #16
  42ac18:	cmp	w10, #0x2
  42ac1c:	b.hi	42acfc <ferror@plt+0x26d1c>  // b.pmore
  42ac20:	adrp	x10, 44f000 <ferror@plt+0x4b020>
  42ac24:	lsr	w9, w9, #8
  42ac28:	add	x10, x10, #0x48e
  42ac2c:	ldrsh	w9, [x10, w9, uxtw #1]
  42ac30:	mov	w10, #0x2710                	// #10000
  42ac34:	cmp	w9, w10
  42ac38:	and	w9, w9, #0xffff
  42ac3c:	b.ge	42abd4 <ferror@plt+0x26bf4>  // b.tcont
  42ac40:	adrp	x11, 448000 <ferror@plt+0x44020>
  42ac44:	sxth	x9, w9
  42ac48:	add	x11, x11, #0x98e
  42ac4c:	and	w10, w19, #0xff
  42ac50:	add	x9, x11, x9, lsl #8
  42ac54:	ldrb	w9, [x9, w10, uxtw]
  42ac58:	cmp	w9, #0x5
  42ac5c:	b.ne	42abe4 <ferror@plt+0x26c04>  // b.any
  42ac60:	adrp	x9, 450000 <ferror@plt+0x4c020>
  42ac64:	adrp	x11, 450000 <ferror@plt+0x4c020>
  42ac68:	add	x9, x9, #0x284
  42ac6c:	sub	w10, w8, #0xe00
  42ac70:	add	x11, x11, #0x87a
  42ac74:	add	x9, x9, w8, uxtw #1
  42ac78:	add	x10, x11, w10, uxtw #1
  42ac7c:	cmp	w8, #0x2fb
  42ac80:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  42ac84:	ldrsh	x8, [x8]
  42ac88:	mov	w9, #0x2710                	// #10000
  42ac8c:	cmp	x8, x9
  42ac90:	b.ne	42acb8 <ferror@plt+0x26cd8>  // b.any
  42ac94:	mov	w0, w19
  42ac98:	b	42acf0 <ferror@plt+0x26d10>
  42ac9c:	cmp	w19, #0x1cb
  42aca0:	b.eq	42ad14 <ferror@plt+0x26d34>  // b.none
  42aca4:	cmp	w19, #0x1f2
  42aca8:	mov	w0, w19
  42acac:	b.ne	42acf0 <ferror@plt+0x26d10>  // b.any
  42acb0:	mov	w8, #0x3                   	// #3
  42acb4:	b	42ad18 <ferror@plt+0x26d38>
  42acb8:	adrp	x10, 453000 <ferror@plt+0x4f020>
  42acbc:	add	x10, x10, #0xdf0
  42acc0:	and	w9, w19, #0xff
  42acc4:	add	x8, x10, x8, lsl #10
  42acc8:	ldr	w0, [x8, w9, uxtw #2]
  42accc:	lsr	w8, w0, #24
  42acd0:	cbz	w8, 42acec <ferror@plt+0x26d0c>
  42acd4:	adrp	x8, 450000 <ferror@plt+0x4c020>
  42acd8:	add	x8, x8, #0xe7a
  42acdc:	add	x8, x8, x0
  42ace0:	mov	x9, #0xffffffffff000000    	// #-16777216
  42ace4:	add	x0, x8, x9
  42ace8:	bl	42ca40 <ferror@plt+0x28a60>
  42acec:	cbz	w0, 42acfc <ferror@plt+0x26d1c>
  42acf0:	ldr	x19, [sp, #16]
  42acf4:	ldp	x29, x30, [sp], #32
  42acf8:	ret
  42acfc:	mov	w0, w19
  42ad00:	ldr	x19, [sp, #16]
  42ad04:	ldp	x29, x30, [sp], #32
  42ad08:	ret
  42ad0c:	mov	x8, xzr
  42ad10:	b	42ad18 <ferror@plt+0x26d38>
  42ad14:	mov	w8, #0x2                   	// #2
  42ad18:	adrp	x10, 44f000 <ferror@plt+0x4b020>
  42ad1c:	mov	w9, #0xc                   	// #12
  42ad20:	add	x10, x10, #0xa90
  42ad24:	madd	x8, x8, x9, x10
  42ad28:	ldr	w0, [x8, #4]
  42ad2c:	ldr	x19, [sp, #16]
  42ad30:	ldp	x29, x30, [sp], #32
  42ad34:	ret
  42ad38:	lsr	w8, w0, #8
  42ad3c:	cmp	w8, #0x2fa
  42ad40:	b.hi	42adb4 <ferror@plt+0x26dd4>  // b.pmore
  42ad44:	adrp	x9, 448000 <ferror@plt+0x44020>
  42ad48:	add	x9, x9, #0x398
  42ad4c:	ldrsh	w9, [x9, w8, uxtw #1]
  42ad50:	mov	w10, #0x2710                	// #10000
  42ad54:	cmp	w9, w10
  42ad58:	and	w9, w9, #0xffff
  42ad5c:	b.lt	42ade4 <ferror@plt+0x26e04>  // b.tstop
  42ad60:	mov	w10, #0xffffd8f0            	// #-10000
  42ad64:	add	w9, w9, w10
  42ad68:	cmp	w9, #0x9
  42ad6c:	b.eq	42ae04 <ferror@plt+0x26e24>  // b.none
  42ad70:	cmp	w9, #0x8
  42ad74:	b.ne	42ae74 <ferror@plt+0x26e94>  // b.any
  42ad78:	cmp	w0, #0x1f1
  42ad7c:	b.le	42ae78 <ferror@plt+0x26e98>
  42ad80:	mov	w8, #0xffffe078            	// #-8072
  42ad84:	add	w8, w0, w8
  42ad88:	cmp	w8, #0x74
  42ad8c:	b.hi	42ae9c <ferror@plt+0x26ebc>  // b.pmore
  42ad90:	adrp	x9, 448000 <ferror@plt+0x44020>
  42ad94:	add	x9, x9, #0x239
  42ad98:	adr	x10, 42adac <ferror@plt+0x26dcc>
  42ad9c:	ldrb	w11, [x9, x8]
  42ada0:	add	x10, x10, x11, lsl #2
  42ada4:	mov	w8, w0
  42ada8:	br	x10
  42adac:	mov	w8, #0x4                   	// #4
  42adb0:	b	42af8c <ferror@plt+0x26fac>
  42adb4:	sub	w9, w0, #0xe0, lsl #12
  42adb8:	lsr	w10, w9, #16
  42adbc:	cmp	w10, #0x2
  42adc0:	b.hi	42ae74 <ferror@plt+0x26e94>  // b.pmore
  42adc4:	adrp	x10, 44f000 <ferror@plt+0x4b020>
  42adc8:	lsr	w9, w9, #8
  42adcc:	add	x10, x10, #0x48e
  42add0:	ldrsh	w9, [x10, w9, uxtw #1]
  42add4:	mov	w10, #0x2710                	// #10000
  42add8:	cmp	w9, w10
  42addc:	and	w9, w9, #0xffff
  42ade0:	b.ge	42ad60 <ferror@plt+0x26d80>  // b.tcont
  42ade4:	adrp	x11, 448000 <ferror@plt+0x44020>
  42ade8:	sxth	x9, w9
  42adec:	add	x11, x11, #0x98e
  42adf0:	and	w10, w0, #0xff
  42adf4:	add	x9, x11, x9, lsl #8
  42adf8:	ldrb	w9, [x9, w10, uxtw]
  42adfc:	cmp	w9, #0x9
  42ae00:	b.ne	42ad70 <ferror@plt+0x26d90>  // b.any
  42ae04:	adrp	x9, 450000 <ferror@plt+0x4c020>
  42ae08:	adrp	x11, 450000 <ferror@plt+0x4c020>
  42ae0c:	add	x9, x9, #0x284
  42ae10:	sub	w10, w8, #0xe00
  42ae14:	add	x11, x11, #0x87a
  42ae18:	add	x9, x9, w8, uxtw #1
  42ae1c:	add	x10, x11, w10, uxtw #1
  42ae20:	cmp	w8, #0x2fb
  42ae24:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  42ae28:	ldrsh	x8, [x8]
  42ae2c:	mov	w9, #0x2710                	// #10000
  42ae30:	cmp	x8, x9
  42ae34:	b.ne	42ae3c <ferror@plt+0x26e5c>  // b.any
  42ae38:	ret
  42ae3c:	adrp	x10, 453000 <ferror@plt+0x4f020>
  42ae40:	add	x10, x10, #0xdf0
  42ae44:	and	w9, w0, #0xff
  42ae48:	add	x8, x10, x8, lsl #10
  42ae4c:	ldr	w8, [x8, w9, uxtw #2]
  42ae50:	lsr	w9, w8, #24
  42ae54:	cbz	w9, 42ae70 <ferror@plt+0x26e90>
  42ae58:	adrp	x9, 450000 <ferror@plt+0x4c020>
  42ae5c:	add	x9, x9, #0xe7a
  42ae60:	add	x8, x9, x8
  42ae64:	mov	x9, #0xffffffffff000000    	// #-16777216
  42ae68:	add	x0, x8, x9
  42ae6c:	b	42ca40 <ferror@plt+0x28a60>
  42ae70:	cbnz	w8, 42afa0 <ferror@plt+0x26fc0>
  42ae74:	ret
  42ae78:	cmp	w0, #0x1c5
  42ae7c:	b.eq	42aeb0 <ferror@plt+0x26ed0>  // b.none
  42ae80:	cmp	w0, #0x1c8
  42ae84:	b.eq	42aeb8 <ferror@plt+0x26ed8>  // b.none
  42ae88:	cmp	w0, #0x1cb
  42ae8c:	mov	w8, w0
  42ae90:	b.ne	42afa0 <ferror@plt+0x26fc0>  // b.any
  42ae94:	mov	w8, #0x2                   	// #2
  42ae98:	b	42af8c <ferror@plt+0x26fac>
  42ae9c:	cmp	w0, #0x1f2
  42aea0:	mov	w8, w0
  42aea4:	b.ne	42afa0 <ferror@plt+0x26fc0>  // b.any
  42aea8:	mov	w8, #0x3                   	// #3
  42aeac:	b	42af8c <ferror@plt+0x26fac>
  42aeb0:	mov	x8, xzr
  42aeb4:	b	42af8c <ferror@plt+0x26fac>
  42aeb8:	mov	w8, #0x1                   	// #1
  42aebc:	b	42af8c <ferror@plt+0x26fac>
  42aec0:	mov	w8, #0x5                   	// #5
  42aec4:	b	42af8c <ferror@plt+0x26fac>
  42aec8:	mov	w8, #0x6                   	// #6
  42aecc:	b	42af8c <ferror@plt+0x26fac>
  42aed0:	mov	w8, #0x7                   	// #7
  42aed4:	b	42af8c <ferror@plt+0x26fac>
  42aed8:	mov	w8, #0x8                   	// #8
  42aedc:	b	42af8c <ferror@plt+0x26fac>
  42aee0:	mov	w8, #0x9                   	// #9
  42aee4:	b	42af8c <ferror@plt+0x26fac>
  42aee8:	mov	w8, #0xa                   	// #10
  42aeec:	b	42af8c <ferror@plt+0x26fac>
  42aef0:	mov	w8, #0xb                   	// #11
  42aef4:	b	42af8c <ferror@plt+0x26fac>
  42aef8:	mov	w8, #0xc                   	// #12
  42aefc:	b	42af8c <ferror@plt+0x26fac>
  42af00:	mov	w8, #0xd                   	// #13
  42af04:	b	42af8c <ferror@plt+0x26fac>
  42af08:	mov	w8, #0xe                   	// #14
  42af0c:	b	42af8c <ferror@plt+0x26fac>
  42af10:	mov	w8, #0xf                   	// #15
  42af14:	b	42af8c <ferror@plt+0x26fac>
  42af18:	mov	w8, #0x10                  	// #16
  42af1c:	b	42af8c <ferror@plt+0x26fac>
  42af20:	mov	w8, #0x11                  	// #17
  42af24:	b	42af8c <ferror@plt+0x26fac>
  42af28:	mov	w8, #0x12                  	// #18
  42af2c:	b	42af8c <ferror@plt+0x26fac>
  42af30:	mov	w8, #0x13                  	// #19
  42af34:	b	42af8c <ferror@plt+0x26fac>
  42af38:	mov	w8, #0x14                  	// #20
  42af3c:	b	42af8c <ferror@plt+0x26fac>
  42af40:	mov	w8, #0x15                  	// #21
  42af44:	b	42af8c <ferror@plt+0x26fac>
  42af48:	mov	w8, #0x16                  	// #22
  42af4c:	b	42af8c <ferror@plt+0x26fac>
  42af50:	mov	w8, #0x17                  	// #23
  42af54:	b	42af8c <ferror@plt+0x26fac>
  42af58:	mov	w8, #0x18                  	// #24
  42af5c:	b	42af8c <ferror@plt+0x26fac>
  42af60:	mov	w8, #0x19                  	// #25
  42af64:	b	42af8c <ferror@plt+0x26fac>
  42af68:	mov	w8, #0x1a                  	// #26
  42af6c:	b	42af8c <ferror@plt+0x26fac>
  42af70:	mov	w8, #0x1b                  	// #27
  42af74:	b	42af8c <ferror@plt+0x26fac>
  42af78:	mov	w8, #0x1c                  	// #28
  42af7c:	b	42af8c <ferror@plt+0x26fac>
  42af80:	mov	w8, #0x1d                  	// #29
  42af84:	b	42af8c <ferror@plt+0x26fac>
  42af88:	mov	w8, #0x1e                  	// #30
  42af8c:	adrp	x10, 44f000 <ferror@plt+0x4b020>
  42af90:	mov	w9, #0xc                   	// #12
  42af94:	add	x10, x10, #0xa90
  42af98:	madd	x8, x8, x9, x10
  42af9c:	ldr	w8, [x8, #8]
  42afa0:	mov	w0, w8
  42afa4:	ret
  42afa8:	adrp	x10, 44f000 <ferror@plt+0x4b020>
  42afac:	mov	x9, xzr
  42afb0:	add	x10, x10, #0xa90
  42afb4:	ldr	w8, [x10, x9]
  42afb8:	cmp	w8, w0
  42afbc:	b.eq	42b040 <ferror@plt+0x27060>  // b.none
  42afc0:	add	x11, x10, x9
  42afc4:	ldr	w12, [x11, #4]
  42afc8:	cmp	w12, w0
  42afcc:	b.eq	42b044 <ferror@plt+0x27064>  // b.none
  42afd0:	ldr	w11, [x11, #8]
  42afd4:	cmp	w11, w0
  42afd8:	b.eq	42b044 <ferror@plt+0x27064>  // b.none
  42afdc:	add	x9, x9, #0xc
  42afe0:	cmp	x9, #0x174
  42afe4:	b.ne	42afb4 <ferror@plt+0x26fd4>  // b.any
  42afe8:	lsr	w8, w0, #8
  42afec:	cmp	w8, #0x2fa
  42aff0:	b.hi	42b000 <ferror@plt+0x27020>  // b.pmore
  42aff4:	adrp	x9, 448000 <ferror@plt+0x44020>
  42aff8:	add	x9, x9, #0x398
  42affc:	b	42b01c <ferror@plt+0x2703c>
  42b000:	sub	w8, w0, #0xe0, lsl #12
  42b004:	lsr	w9, w8, #16
  42b008:	cmp	w9, #0x2
  42b00c:	b.hi	42b040 <ferror@plt+0x27060>  // b.pmore
  42b010:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42b014:	lsr	w8, w8, #8
  42b018:	add	x9, x9, #0x48e
  42b01c:	ldrsh	w8, [x9, w8, uxtw #1]
  42b020:	mov	w9, #0x2710                	// #10000
  42b024:	cmp	w8, w9
  42b028:	and	w8, w8, #0xffff
  42b02c:	b.lt	42b04c <ferror@plt+0x2706c>  // b.tstop
  42b030:	mov	w9, #0xffffd8f0            	// #-10000
  42b034:	add	w8, w8, w9
  42b038:	cmp	w8, #0x5
  42b03c:	b.eq	42b06c <ferror@plt+0x2708c>  // b.none
  42b040:	mov	w8, w0
  42b044:	mov	w0, w8
  42b048:	ret
  42b04c:	adrp	x10, 448000 <ferror@plt+0x44020>
  42b050:	sxth	x8, w8
  42b054:	add	x10, x10, #0x98e
  42b058:	and	w9, w0, #0xff
  42b05c:	add	x8, x10, x8, lsl #8
  42b060:	ldrb	w8, [x8, w9, uxtw]
  42b064:	cmp	w8, #0x5
  42b068:	b.ne	42b040 <ferror@plt+0x27060>  // b.any
  42b06c:	b	42ab9c <ferror@plt+0x26bbc>
  42b070:	lsr	w8, w0, #8
  42b074:	cmp	w8, #0x2fa
  42b078:	b.hi	42b0ac <ferror@plt+0x270cc>  // b.pmore
  42b07c:	adrp	x9, 448000 <ferror@plt+0x44020>
  42b080:	add	x9, x9, #0x398
  42b084:	ldrsh	w9, [x9, w8, uxtw #1]
  42b088:	mov	w10, #0x2710                	// #10000
  42b08c:	cmp	w9, w10
  42b090:	and	w9, w9, #0xffff
  42b094:	b.lt	42b0dc <ferror@plt+0x270fc>  // b.tstop
  42b098:	mov	w10, #0xffffd8f0            	// #-10000
  42b09c:	add	w9, w9, w10
  42b0a0:	cmp	w9, #0xd
  42b0a4:	b.eq	42b0fc <ferror@plt+0x2711c>  // b.none
  42b0a8:	b	42b138 <ferror@plt+0x27158>
  42b0ac:	sub	w9, w0, #0xe0, lsl #12
  42b0b0:	lsr	w10, w9, #16
  42b0b4:	cmp	w10, #0x2
  42b0b8:	b.hi	42b138 <ferror@plt+0x27158>  // b.pmore
  42b0bc:	adrp	x10, 44f000 <ferror@plt+0x4b020>
  42b0c0:	lsr	w9, w9, #8
  42b0c4:	add	x10, x10, #0x48e
  42b0c8:	ldrsh	w9, [x10, w9, uxtw #1]
  42b0cc:	mov	w10, #0x2710                	// #10000
  42b0d0:	cmp	w9, w10
  42b0d4:	and	w9, w9, #0xffff
  42b0d8:	b.ge	42b098 <ferror@plt+0x270b8>  // b.tcont
  42b0dc:	adrp	x11, 448000 <ferror@plt+0x44020>
  42b0e0:	sxth	x9, w9
  42b0e4:	add	x11, x11, #0x98e
  42b0e8:	and	w10, w0, #0xff
  42b0ec:	add	x9, x11, x9, lsl #8
  42b0f0:	ldrb	w9, [x9, w10, uxtw]
  42b0f4:	cmp	w9, #0xd
  42b0f8:	b.ne	42b138 <ferror@plt+0x27158>  // b.any
  42b0fc:	adrp	x9, 450000 <ferror@plt+0x4c020>
  42b100:	adrp	x11, 450000 <ferror@plt+0x4c020>
  42b104:	add	x9, x9, #0x284
  42b108:	sub	w10, w8, #0xe00
  42b10c:	add	x11, x11, #0x87a
  42b110:	add	x9, x9, w8, uxtw #1
  42b114:	add	x10, x11, w10, uxtw #1
  42b118:	cmp	w8, #0x2fb
  42b11c:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  42b120:	ldrsh	x8, [x8]
  42b124:	mov	w9, #0x2710                	// #10000
  42b128:	cmp	x8, x9
  42b12c:	b.ne	42b140 <ferror@plt+0x27160>  // b.any
  42b130:	mov	w0, wzr
  42b134:	ret
  42b138:	mov	w0, #0xffffffff            	// #-1
  42b13c:	ret
  42b140:	adrp	x10, 453000 <ferror@plt+0x4f020>
  42b144:	add	x10, x10, #0xdf0
  42b148:	and	w9, w0, #0xff
  42b14c:	add	x8, x10, x8, lsl #10
  42b150:	ldr	w0, [x8, w9, uxtw #2]
  42b154:	ret
  42b158:	sub	w8, w0, #0x41
  42b15c:	cmp	w8, #0x5
  42b160:	b.hi	42b16c <ferror@plt+0x2718c>  // b.pmore
  42b164:	sub	w0, w0, #0x37
  42b168:	ret
  42b16c:	sub	w8, w0, #0x61
  42b170:	cmp	w8, #0x5
  42b174:	b.hi	42b180 <ferror@plt+0x271a0>  // b.pmore
  42b178:	sub	w0, w0, #0x57
  42b17c:	ret
  42b180:	lsr	w8, w0, #8
  42b184:	cmp	w8, #0x2fa
  42b188:	b.hi	42b1bc <ferror@plt+0x271dc>  // b.pmore
  42b18c:	adrp	x9, 448000 <ferror@plt+0x44020>
  42b190:	add	x9, x9, #0x398
  42b194:	ldrsh	w9, [x9, w8, uxtw #1]
  42b198:	mov	w10, #0x2710                	// #10000
  42b19c:	cmp	w9, w10
  42b1a0:	and	w9, w9, #0xffff
  42b1a4:	b.lt	42b1ec <ferror@plt+0x2720c>  // b.tstop
  42b1a8:	mov	w10, #0xffffd8f0            	// #-10000
  42b1ac:	add	w9, w9, w10
  42b1b0:	cmp	w9, #0xd
  42b1b4:	b.eq	42b20c <ferror@plt+0x2722c>  // b.none
  42b1b8:	b	42b248 <ferror@plt+0x27268>
  42b1bc:	sub	w9, w0, #0xe0, lsl #12
  42b1c0:	lsr	w10, w9, #16
  42b1c4:	cmp	w10, #0x2
  42b1c8:	b.hi	42b248 <ferror@plt+0x27268>  // b.pmore
  42b1cc:	adrp	x10, 44f000 <ferror@plt+0x4b020>
  42b1d0:	lsr	w9, w9, #8
  42b1d4:	add	x10, x10, #0x48e
  42b1d8:	ldrsh	w9, [x10, w9, uxtw #1]
  42b1dc:	mov	w10, #0x2710                	// #10000
  42b1e0:	cmp	w9, w10
  42b1e4:	and	w9, w9, #0xffff
  42b1e8:	b.ge	42b1a8 <ferror@plt+0x271c8>  // b.tcont
  42b1ec:	adrp	x11, 448000 <ferror@plt+0x44020>
  42b1f0:	sxth	x9, w9
  42b1f4:	add	x11, x11, #0x98e
  42b1f8:	and	w10, w0, #0xff
  42b1fc:	add	x9, x11, x9, lsl #8
  42b200:	ldrb	w9, [x9, w10, uxtw]
  42b204:	cmp	w9, #0xd
  42b208:	b.ne	42b248 <ferror@plt+0x27268>  // b.any
  42b20c:	adrp	x9, 450000 <ferror@plt+0x4c020>
  42b210:	adrp	x11, 450000 <ferror@plt+0x4c020>
  42b214:	add	x9, x9, #0x284
  42b218:	sub	w10, w8, #0xe00
  42b21c:	add	x11, x11, #0x87a
  42b220:	add	x9, x9, w8, uxtw #1
  42b224:	add	x10, x11, w10, uxtw #1
  42b228:	cmp	w8, #0x2fb
  42b22c:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  42b230:	ldrsh	x8, [x8]
  42b234:	mov	w9, #0x2710                	// #10000
  42b238:	cmp	x8, x9
  42b23c:	b.ne	42b250 <ferror@plt+0x27270>  // b.any
  42b240:	mov	w0, wzr
  42b244:	ret
  42b248:	mov	w0, #0xffffffff            	// #-1
  42b24c:	ret
  42b250:	adrp	x10, 453000 <ferror@plt+0x4f020>
  42b254:	add	x10, x10, #0xdf0
  42b258:	and	w9, w0, #0xff
  42b25c:	add	x8, x10, x8, lsl #10
  42b260:	ldr	w0, [x8, w9, uxtw #2]
  42b264:	ret
  42b268:	lsr	w8, w0, #8
  42b26c:	cmp	w8, #0x2fa
  42b270:	b.hi	42b280 <ferror@plt+0x272a0>  // b.pmore
  42b274:	adrp	x9, 448000 <ferror@plt+0x44020>
  42b278:	add	x9, x9, #0x398
  42b27c:	b	42b29c <ferror@plt+0x272bc>
  42b280:	sub	w8, w0, #0xe0, lsl #12
  42b284:	lsr	w9, w8, #16
  42b288:	cmp	w9, #0x2
  42b28c:	b.hi	42b2d8 <ferror@plt+0x272f8>  // b.pmore
  42b290:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42b294:	lsr	w8, w8, #8
  42b298:	add	x9, x9, #0x48e
  42b29c:	ldrsh	w8, [x9, w8, uxtw #1]
  42b2a0:	mov	w9, #0x2710                	// #10000
  42b2a4:	cmp	w8, w9
  42b2a8:	and	w8, w8, #0xffff
  42b2ac:	b.lt	42b2bc <ferror@plt+0x272dc>  // b.tstop
  42b2b0:	mov	w9, #0xffffd8f0            	// #-10000
  42b2b4:	add	w0, w8, w9
  42b2b8:	ret
  42b2bc:	adrp	x10, 448000 <ferror@plt+0x44020>
  42b2c0:	sxth	x8, w8
  42b2c4:	add	x10, x10, #0x98e
  42b2c8:	and	w9, w0, #0xff
  42b2cc:	add	x8, x10, x8, lsl #8
  42b2d0:	ldrb	w0, [x8, w9, uxtw]
  42b2d4:	ret
  42b2d8:	mov	w0, #0x2                   	// #2
  42b2dc:	ret
  42b2e0:	stp	x29, x30, [sp, #-64]!
  42b2e4:	str	x23, [sp, #16]
  42b2e8:	stp	x22, x21, [sp, #32]
  42b2ec:	stp	x20, x19, [sp, #48]
  42b2f0:	mov	x29, sp
  42b2f4:	cbz	x0, 42b3bc <ferror@plt+0x273dc>
  42b2f8:	mov	x19, x1
  42b2fc:	mov	x20, x0
  42b300:	mov	w0, wzr
  42b304:	mov	x1, xzr
  42b308:	bl	403fd0 <setlocale@plt>
  42b30c:	cbz	x0, 42b364 <ferror@plt+0x27384>
  42b310:	ldrb	w8, [x0]
  42b314:	cmp	w8, #0x74
  42b318:	b.eq	42b33c <ferror@plt+0x2735c>  // b.none
  42b31c:	cmp	w8, #0x6c
  42b320:	b.eq	42b350 <ferror@plt+0x27370>  // b.none
  42b324:	cmp	w8, #0x61
  42b328:	b.ne	42b364 <ferror@plt+0x27384>  // b.any
  42b32c:	ldrb	w8, [x0, #1]
  42b330:	cmp	w8, #0x7a
  42b334:	b.ne	42b364 <ferror@plt+0x27384>  // b.any
  42b338:	b	42b348 <ferror@plt+0x27368>
  42b33c:	ldrb	w8, [x0, #1]
  42b340:	cmp	w8, #0x72
  42b344:	b.ne	42b364 <ferror@plt+0x27384>  // b.any
  42b348:	mov	w21, #0x1                   	// #1
  42b34c:	b	42b368 <ferror@plt+0x27388>
  42b350:	ldrb	w8, [x0, #1]
  42b354:	cmp	w8, #0x74
  42b358:	b.ne	42b364 <ferror@plt+0x27384>  // b.any
  42b35c:	mov	w21, #0x2                   	// #2
  42b360:	b	42b368 <ferror@plt+0x27388>
  42b364:	mov	w21, wzr
  42b368:	mov	x0, x20
  42b36c:	mov	x1, x19
  42b370:	mov	x2, xzr
  42b374:	mov	w3, w21
  42b378:	bl	42b3e0 <ferror@plt+0x27400>
  42b37c:	mov	x23, x0
  42b380:	add	x0, x0, #0x1
  42b384:	bl	414b40 <ferror@plt+0x10b60>
  42b388:	mov	x22, x0
  42b38c:	mov	x0, x20
  42b390:	mov	x1, x19
  42b394:	mov	x2, x22
  42b398:	mov	w3, w21
  42b39c:	bl	42b3e0 <ferror@plt+0x27400>
  42b3a0:	strb	wzr, [x22, x23]
  42b3a4:	mov	x0, x22
  42b3a8:	ldp	x20, x19, [sp, #48]
  42b3ac:	ldp	x22, x21, [sp, #32]
  42b3b0:	ldr	x23, [sp, #16]
  42b3b4:	ldp	x29, x30, [sp], #64
  42b3b8:	ret
  42b3bc:	adrp	x0, 447000 <ferror@plt+0x43020>
  42b3c0:	adrp	x1, 45e000 <ferror@plt+0x5a020>
  42b3c4:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  42b3c8:	add	x0, x0, #0xf7f
  42b3cc:	add	x1, x1, #0xe58
  42b3d0:	add	x2, x2, #0xd06
  42b3d4:	bl	415dcc <ferror@plt+0x11dec>
  42b3d8:	mov	x22, xzr
  42b3dc:	b	42b3a4 <ferror@plt+0x273c4>
  42b3e0:	sub	sp, sp, #0xc0
  42b3e4:	stp	x29, x30, [sp, #96]
  42b3e8:	stp	x28, x27, [sp, #112]
  42b3ec:	stp	x26, x25, [sp, #128]
  42b3f0:	stp	x24, x23, [sp, #144]
  42b3f4:	stp	x22, x21, [sp, #160]
  42b3f8:	stp	x20, x19, [sp, #176]
  42b3fc:	add	x29, sp, #0x60
  42b400:	cbz	x1, 42bc04 <ferror@plt+0x27c24>
  42b404:	add	x8, x0, x1
  42b408:	str	x8, [sp, #16]
  42b40c:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42b410:	ldr	x21, [x8, #4064]
  42b414:	mov	w27, #0xfb00                	// #64256
  42b418:	mov	w19, w3
  42b41c:	mov	x20, x2
  42b420:	mov	x26, x1
  42b424:	mov	x23, x0
  42b428:	mov	x22, xzr
  42b42c:	movk	w27, #0x2, lsl #16
  42b430:	mov	w28, #0x1                   	// #1
  42b434:	str	wzr, [sp, #12]
  42b438:	str	x1, [sp]
  42b43c:	mov	x24, x23
  42b440:	ldrb	w23, [x23]
  42b444:	cbz	x23, 42bc08 <ferror@plt+0x27c28>
  42b448:	mov	x0, x24
  42b44c:	bl	42ca40 <ferror@plt+0x28a60>
  42b450:	cmp	w0, w27
  42b454:	b.cs	42b468 <ferror@plt+0x27488>  // b.hs, b.nlast
  42b458:	adrp	x9, 448000 <ferror@plt+0x44020>
  42b45c:	lsr	w8, w0, #8
  42b460:	add	x9, x9, #0x398
  42b464:	b	42b488 <ferror@plt+0x274a8>
  42b468:	mov	w8, #0xfff20000            	// #-917504
  42b46c:	add	w8, w0, w8
  42b470:	lsr	w9, w8, #16
  42b474:	cmp	w9, #0x2
  42b478:	b.hi	42b4f4 <ferror@plt+0x27514>  // b.pmore
  42b47c:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42b480:	lsr	w8, w8, #8
  42b484:	add	x9, x9, #0x48e
  42b488:	ldrsh	w8, [x9, w8, uxtw #1]
  42b48c:	mov	w9, #0x2710                	// #10000
  42b490:	cmp	w8, w9
  42b494:	and	w8, w8, #0xffff
  42b498:	b.lt	42b4b8 <ferror@plt+0x274d8>  // b.tstop
  42b49c:	mov	w9, #0xffffd8f0            	// #-10000
  42b4a0:	add	w8, w8, w9
  42b4a4:	ldrb	w25, [x21, x23]
  42b4a8:	cmp	w19, #0x2
  42b4ac:	add	x23, x24, x25
  42b4b0:	b.eq	42b4e0 <ferror@plt+0x27500>  // b.none
  42b4b4:	b	42b508 <ferror@plt+0x27528>
  42b4b8:	adrp	x10, 448000 <ferror@plt+0x44020>
  42b4bc:	sxth	x8, w8
  42b4c0:	add	x10, x10, #0x98e
  42b4c4:	and	w9, w0, #0xff
  42b4c8:	add	x8, x10, x8, lsl #8
  42b4cc:	ldrb	w8, [x8, w9, uxtw]
  42b4d0:	ldrb	w25, [x21, x23]
  42b4d4:	cmp	w19, #0x2
  42b4d8:	add	x23, x24, x25
  42b4dc:	b.ne	42b508 <ferror@plt+0x27528>  // b.any
  42b4e0:	cmp	w0, #0x69
  42b4e4:	b.ne	42b52c <ferror@plt+0x2754c>  // b.any
  42b4e8:	mov	w9, #0x1                   	// #1
  42b4ec:	str	w9, [sp, #12]
  42b4f0:	b	42b780 <ferror@plt+0x277a0>
  42b4f4:	mov	w8, #0x2                   	// #2
  42b4f8:	ldrb	w25, [x21, x23]
  42b4fc:	cmp	w19, #0x2
  42b500:	add	x23, x24, x25
  42b504:	b.eq	42b4e0 <ferror@plt+0x27500>  // b.none
  42b508:	cmp	w19, #0x1
  42b50c:	b.ne	42b5b0 <ferror@plt+0x275d0>  // b.any
  42b510:	cmp	w0, #0x69
  42b514:	b.ne	42b5b0 <ferror@plt+0x275d0>  // b.any
  42b518:	add	x8, x20, x22
  42b51c:	cmp	x20, #0x0
  42b520:	csel	x1, xzr, x8, eq  // eq = none
  42b524:	mov	w0, #0x130                 	// #304
  42b528:	b	42bbe8 <ferror@plt+0x27c08>
  42b52c:	ldr	w9, [sp, #12]
  42b530:	cbz	w9, 42b5b0 <ferror@plt+0x275d0>
  42b534:	add	x2, sp, #0x18
  42b538:	mov	w3, #0x12                  	// #18
  42b53c:	mov	w1, wzr
  42b540:	bl	42f820 <ferror@plt+0x2b840>
  42b544:	cbz	x0, 42b7ec <ferror@plt+0x2780c>
  42b548:	mov	x24, x0
  42b54c:	add	x25, sp, #0x18
  42b550:	cbnz	x20, 42b564 <ferror@plt+0x27584>
  42b554:	b	42b590 <ferror@plt+0x275b0>
  42b558:	subs	x24, x24, #0x1
  42b55c:	add	x25, x25, #0x4
  42b560:	b.eq	42b7ec <ferror@plt+0x2780c>  // b.none
  42b564:	ldr	w0, [x25]
  42b568:	cmp	w0, #0x307
  42b56c:	b.eq	42b558 <ferror@plt+0x27578>  // b.none
  42b570:	bl	42ab9c <ferror@plt+0x26bbc>
  42b574:	add	x1, x20, x22
  42b578:	bl	42cbc4 <ferror@plt+0x28be4>
  42b57c:	add	x22, x22, w0, sxtw
  42b580:	b	42b558 <ferror@plt+0x27578>
  42b584:	subs	x24, x24, #0x1
  42b588:	add	x25, x25, #0x4
  42b58c:	b.eq	42b7ec <ferror@plt+0x2780c>  // b.none
  42b590:	ldr	w0, [x25]
  42b594:	cmp	w0, #0x307
  42b598:	b.eq	42b584 <ferror@plt+0x275a4>  // b.none
  42b59c:	bl	42ab9c <ferror@plt+0x26bbc>
  42b5a0:	mov	x1, xzr
  42b5a4:	bl	42cbc4 <ferror@plt+0x28be4>
  42b5a8:	add	x22, x22, w0, sxtw
  42b5ac:	b	42b584 <ferror@plt+0x275a4>
  42b5b0:	cmp	w0, #0x345
  42b5b4:	b.ne	42b780 <ferror@plt+0x277a0>  // b.any
  42b5b8:	ldrb	w8, [x23]
  42b5bc:	add	x9, x20, x22
  42b5c0:	cmp	x20, #0x0
  42b5c4:	csel	x25, x9, xzr, ne  // ne = any
  42b5c8:	mov	w24, wzr
  42b5cc:	cbz	w8, 42b768 <ferror@plt+0x27788>
  42b5d0:	cbz	x25, 42b6a0 <ferror@plt+0x276c0>
  42b5d4:	mov	x0, x23
  42b5d8:	bl	42ca40 <ferror@plt+0x28a60>
  42b5dc:	cmp	w0, w27
  42b5e0:	b.cs	42b618 <ferror@plt+0x27638>  // b.hs, b.nlast
  42b5e4:	adrp	x9, 448000 <ferror@plt+0x44020>
  42b5e8:	lsr	w8, w0, #8
  42b5ec:	add	x9, x9, #0x398
  42b5f0:	ldrsh	x8, [x9, w8, uxtw #1]
  42b5f4:	mov	w9, #0x270f                	// #9999
  42b5f8:	cmp	x8, x9
  42b5fc:	b.le	42b648 <ferror@plt+0x27668>
  42b600:	mov	w9, #0xffffd8f0            	// #-10000
  42b604:	add	w8, w9, w8, uxth
  42b608:	lsl	w8, w28, w8
  42b60c:	tst	w8, #0x1c00
  42b610:	b.ne	42b67c <ferror@plt+0x2769c>  // b.any
  42b614:	b	42b768 <ferror@plt+0x27788>
  42b618:	mov	w8, #0xfff20000            	// #-917504
  42b61c:	add	w8, w0, w8
  42b620:	lsr	w9, w8, #16
  42b624:	cmp	w9, #0x2
  42b628:	b.hi	42b66c <ferror@plt+0x2768c>  // b.pmore
  42b62c:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42b630:	lsr	w8, w8, #8
  42b634:	add	x9, x9, #0x48e
  42b638:	ldrsh	x8, [x9, w8, uxtw #1]
  42b63c:	mov	w9, #0x270f                	// #9999
  42b640:	cmp	x8, x9
  42b644:	b.gt	42b600 <ferror@plt+0x27620>
  42b648:	adrp	x10, 448000 <ferror@plt+0x44020>
  42b64c:	add	x10, x10, #0x98e
  42b650:	and	w9, w0, #0xff
  42b654:	add	x8, x10, x8, lsl #8
  42b658:	ldrb	w8, [x8, w9, uxtw]
  42b65c:	lsl	w8, w28, w8
  42b660:	tst	w8, #0x1c00
  42b664:	b.ne	42b67c <ferror@plt+0x2769c>  // b.any
  42b668:	b	42b768 <ferror@plt+0x27788>
  42b66c:	mov	w8, #0x2                   	// #2
  42b670:	lsl	w8, w28, w8
  42b674:	tst	w8, #0x1c00
  42b678:	b.eq	42b768 <ferror@plt+0x27788>  // b.none
  42b67c:	add	x1, x25, w24, sxtw
  42b680:	bl	42cbc4 <ferror@plt+0x28be4>
  42b684:	ldrb	w8, [x23]
  42b688:	add	w24, w0, w24
  42b68c:	ldrb	w8, [x21, x8]
  42b690:	add	x23, x23, x8
  42b694:	ldrb	w8, [x23]
  42b698:	cbnz	w8, 42b5d4 <ferror@plt+0x275f4>
  42b69c:	b	42b768 <ferror@plt+0x27788>
  42b6a0:	mov	x0, x23
  42b6a4:	bl	42ca40 <ferror@plt+0x28a60>
  42b6a8:	cmp	w0, w27
  42b6ac:	b.cs	42b6e4 <ferror@plt+0x27704>  // b.hs, b.nlast
  42b6b0:	adrp	x9, 448000 <ferror@plt+0x44020>
  42b6b4:	lsr	w8, w0, #8
  42b6b8:	add	x9, x9, #0x398
  42b6bc:	ldrsh	x8, [x9, w8, uxtw #1]
  42b6c0:	mov	w9, #0x270f                	// #9999
  42b6c4:	cmp	x8, x9
  42b6c8:	b.le	42b714 <ferror@plt+0x27734>
  42b6cc:	mov	w9, #0xffffd8f0            	// #-10000
  42b6d0:	add	w8, w9, w8, uxth
  42b6d4:	lsl	w8, w28, w8
  42b6d8:	tst	w8, #0x1c00
  42b6dc:	b.ne	42b748 <ferror@plt+0x27768>  // b.any
  42b6e0:	b	42b768 <ferror@plt+0x27788>
  42b6e4:	mov	w8, #0xfff20000            	// #-917504
  42b6e8:	add	w8, w0, w8
  42b6ec:	lsr	w9, w8, #16
  42b6f0:	cmp	w9, #0x2
  42b6f4:	b.hi	42b738 <ferror@plt+0x27758>  // b.pmore
  42b6f8:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42b6fc:	lsr	w8, w8, #8
  42b700:	add	x9, x9, #0x48e
  42b704:	ldrsh	x8, [x9, w8, uxtw #1]
  42b708:	mov	w9, #0x270f                	// #9999
  42b70c:	cmp	x8, x9
  42b710:	b.gt	42b6cc <ferror@plt+0x276ec>
  42b714:	adrp	x10, 448000 <ferror@plt+0x44020>
  42b718:	add	x10, x10, #0x98e
  42b71c:	and	w9, w0, #0xff
  42b720:	add	x8, x10, x8, lsl #8
  42b724:	ldrb	w8, [x8, w9, uxtw]
  42b728:	lsl	w8, w28, w8
  42b72c:	tst	w8, #0x1c00
  42b730:	b.ne	42b748 <ferror@plt+0x27768>  // b.any
  42b734:	b	42b768 <ferror@plt+0x27788>
  42b738:	mov	w8, #0x2                   	// #2
  42b73c:	lsl	w8, w28, w8
  42b740:	tst	w8, #0x1c00
  42b744:	b.eq	42b768 <ferror@plt+0x27788>  // b.none
  42b748:	mov	x1, xzr
  42b74c:	bl	42cbc4 <ferror@plt+0x28be4>
  42b750:	ldrb	w8, [x23]
  42b754:	add	w24, w0, w24
  42b758:	ldrb	w8, [x21, x8]
  42b75c:	add	x23, x23, x8
  42b760:	ldrb	w8, [x23]
  42b764:	cbnz	w8, 42b6a0 <ferror@plt+0x276c0>
  42b768:	add	x22, x22, w24, sxtw
  42b76c:	add	x8, x20, x22
  42b770:	cmp	x20, #0x0
  42b774:	csel	x1, x8, xzr, ne  // ne = any
  42b778:	mov	w0, #0x399                 	// #921
  42b77c:	b	42bbe8 <ferror@plt+0x27c08>
  42b780:	lsl	w9, w28, w8
  42b784:	mov	w10, #0x120                 	// #288
  42b788:	tst	w9, w10
  42b78c:	b.eq	42b7d0 <ferror@plt+0x277f0>  // b.none
  42b790:	adrp	x10, 450000 <ferror@plt+0x4c020>
  42b794:	lsr	w9, w0, #8
  42b798:	add	x10, x10, #0x284
  42b79c:	adrp	x11, 450000 <ferror@plt+0x4c020>
  42b7a0:	add	x10, x10, w9, uxtw #1
  42b7a4:	sub	w9, w9, #0xe00
  42b7a8:	add	x11, x11, #0x87a
  42b7ac:	add	x9, x11, w9, uxtw #1
  42b7b0:	cmp	w0, w27
  42b7b4:	csel	x9, x10, x9, cc  // cc = lo, ul, last
  42b7b8:	ldrsh	x9, [x9]
  42b7bc:	mov	w10, #0x2710                	// #10000
  42b7c0:	cmp	x9, x10
  42b7c4:	b.ne	42b9c4 <ferror@plt+0x279e4>  // b.any
  42b7c8:	mov	w9, wzr
  42b7cc:	b	42ba3c <ferror@plt+0x27a5c>
  42b7d0:	cbz	x20, 42b7e4 <ferror@plt+0x27804>
  42b7d4:	add	x0, x20, x22
  42b7d8:	mov	x1, x24
  42b7dc:	mov	x2, x25
  42b7e0:	bl	4034a0 <memcpy@plt>
  42b7e4:	add	x22, x22, x25
  42b7e8:	b	42bbf0 <ferror@plt+0x27c10>
  42b7ec:	ldrb	w25, [x23]
  42b7f0:	add	x8, x20, x22
  42b7f4:	cmp	x20, #0x0
  42b7f8:	csel	x26, xzr, x8, eq  // eq = none
  42b7fc:	mov	w24, wzr
  42b800:	cbz	w25, 42b9b8 <ferror@plt+0x279d8>
  42b804:	cbnz	x26, 42b820 <ferror@plt+0x27840>
  42b808:	b	42b8f4 <ferror@plt+0x27914>
  42b80c:	and	x8, x25, #0xff
  42b810:	ldrb	w8, [x21, x8]
  42b814:	add	x23, x23, x8
  42b818:	ldrb	w25, [x23]
  42b81c:	cbz	w25, 42b9b8 <ferror@plt+0x279d8>
  42b820:	mov	x0, x23
  42b824:	bl	42ca40 <ferror@plt+0x28a60>
  42b828:	cmp	w0, w27
  42b82c:	b.cs	42b840 <ferror@plt+0x27860>  // b.hs, b.nlast
  42b830:	adrp	x9, 448000 <ferror@plt+0x44020>
  42b834:	lsr	w8, w0, #8
  42b838:	add	x9, x9, #0x398
  42b83c:	b	42b860 <ferror@plt+0x27880>
  42b840:	mov	w8, #0xfff20000            	// #-917504
  42b844:	add	w8, w0, w8
  42b848:	lsr	w9, w8, #16
  42b84c:	cmp	w9, #0x2
  42b850:	b.hi	42b8b4 <ferror@plt+0x278d4>  // b.pmore
  42b854:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42b858:	lsr	w8, w8, #8
  42b85c:	add	x9, x9, #0x48e
  42b860:	ldrsh	w8, [x9, w8, uxtw #1]
  42b864:	mov	w9, #0x2710                	// #10000
  42b868:	cmp	w8, w9
  42b86c:	and	w8, w8, #0xffff
  42b870:	b.lt	42b88c <ferror@plt+0x278ac>  // b.tstop
  42b874:	mov	w9, #0xffffd8f0            	// #-10000
  42b878:	add	w8, w8, w9
  42b87c:	lsl	w8, w28, w8
  42b880:	tst	w8, #0x1c00
  42b884:	b.ne	42b8c4 <ferror@plt+0x278e4>  // b.any
  42b888:	b	42b9b8 <ferror@plt+0x279d8>
  42b88c:	adrp	x10, 448000 <ferror@plt+0x44020>
  42b890:	sxth	x8, w8
  42b894:	add	x10, x10, #0x98e
  42b898:	and	w9, w0, #0xff
  42b89c:	add	x8, x10, x8, lsl #8
  42b8a0:	ldrb	w8, [x8, w9, uxtw]
  42b8a4:	lsl	w8, w28, w8
  42b8a8:	tst	w8, #0x1c00
  42b8ac:	b.ne	42b8c4 <ferror@plt+0x278e4>  // b.any
  42b8b0:	b	42b9b8 <ferror@plt+0x279d8>
  42b8b4:	mov	w8, #0x2                   	// #2
  42b8b8:	lsl	w8, w28, w8
  42b8bc:	tst	w8, #0x1c00
  42b8c0:	b.eq	42b9b8 <ferror@plt+0x279d8>  // b.none
  42b8c4:	cmp	w0, #0x307
  42b8c8:	b.eq	42b80c <ferror@plt+0x2782c>  // b.none
  42b8cc:	add	x1, x26, w24, sxtw
  42b8d0:	bl	42cbc4 <ferror@plt+0x28be4>
  42b8d4:	ldrb	w25, [x23]
  42b8d8:	add	w24, w0, w24
  42b8dc:	b	42b80c <ferror@plt+0x2782c>
  42b8e0:	and	x8, x25, #0xff
  42b8e4:	ldrb	w8, [x21, x8]
  42b8e8:	add	x23, x23, x8
  42b8ec:	ldrb	w25, [x23]
  42b8f0:	cbz	w25, 42b9b8 <ferror@plt+0x279d8>
  42b8f4:	mov	x0, x23
  42b8f8:	bl	42ca40 <ferror@plt+0x28a60>
  42b8fc:	cmp	w0, w27
  42b900:	b.cs	42b938 <ferror@plt+0x27958>  // b.hs, b.nlast
  42b904:	adrp	x9, 448000 <ferror@plt+0x44020>
  42b908:	lsr	w8, w0, #8
  42b90c:	add	x9, x9, #0x398
  42b910:	ldrsh	x8, [x9, w8, uxtw #1]
  42b914:	mov	w9, #0x270f                	// #9999
  42b918:	cmp	x8, x9
  42b91c:	b.le	42b968 <ferror@plt+0x27988>
  42b920:	mov	w9, #0xffffd8f0            	// #-10000
  42b924:	add	w8, w9, w8, uxth
  42b928:	lsl	w8, w28, w8
  42b92c:	tst	w8, #0x1c00
  42b930:	b.ne	42b99c <ferror@plt+0x279bc>  // b.any
  42b934:	b	42b9b8 <ferror@plt+0x279d8>
  42b938:	mov	w8, #0xfff20000            	// #-917504
  42b93c:	add	w8, w0, w8
  42b940:	lsr	w9, w8, #16
  42b944:	cmp	w9, #0x2
  42b948:	b.hi	42b98c <ferror@plt+0x279ac>  // b.pmore
  42b94c:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42b950:	lsr	w8, w8, #8
  42b954:	add	x9, x9, #0x48e
  42b958:	ldrsh	x8, [x9, w8, uxtw #1]
  42b95c:	mov	w9, #0x270f                	// #9999
  42b960:	cmp	x8, x9
  42b964:	b.gt	42b920 <ferror@plt+0x27940>
  42b968:	adrp	x10, 448000 <ferror@plt+0x44020>
  42b96c:	add	x10, x10, #0x98e
  42b970:	and	w9, w0, #0xff
  42b974:	add	x8, x10, x8, lsl #8
  42b978:	ldrb	w8, [x8, w9, uxtw]
  42b97c:	lsl	w8, w28, w8
  42b980:	tst	w8, #0x1c00
  42b984:	b.ne	42b99c <ferror@plt+0x279bc>  // b.any
  42b988:	b	42b9b8 <ferror@plt+0x279d8>
  42b98c:	mov	w8, #0x2                   	// #2
  42b990:	lsl	w8, w28, w8
  42b994:	tst	w8, #0x1c00
  42b998:	b.eq	42b9b8 <ferror@plt+0x279d8>  // b.none
  42b99c:	cmp	w0, #0x307
  42b9a0:	b.eq	42b8e0 <ferror@plt+0x27900>  // b.none
  42b9a4:	mov	x1, xzr
  42b9a8:	bl	42cbc4 <ferror@plt+0x28be4>
  42b9ac:	ldrb	w25, [x23]
  42b9b0:	add	w24, w0, w24
  42b9b4:	b	42b8e0 <ferror@plt+0x27900>
  42b9b8:	ldr	x26, [sp]
  42b9bc:	add	x22, x22, w24, sxtw
  42b9c0:	b	42bbf0 <ferror@plt+0x27c10>
  42b9c4:	adrp	x11, 453000 <ferror@plt+0x4f020>
  42b9c8:	add	x11, x11, #0xdf0
  42b9cc:	and	w10, w0, #0xff
  42b9d0:	add	x9, x11, x9, lsl #10
  42b9d4:	ldr	w9, [x9, w10, uxtw #2]
  42b9d8:	lsr	w10, w9, #24
  42b9dc:	cbz	w10, 42ba3c <ferror@plt+0x27a5c>
  42b9e0:	add	x10, x20, x22
  42b9e4:	cmp	x20, #0x0
  42b9e8:	mov	w11, #0xff000000            	// #-16777216
  42b9ec:	csel	x24, xzr, x10, eq  // eq = none
  42b9f0:	adrp	x10, 450000 <ferror@plt+0x4c020>
  42b9f4:	add	w9, w9, w11
  42b9f8:	add	x10, x10, #0xe7a
  42b9fc:	cmp	w8, #0x8
  42ba00:	add	x25, x10, w9, sxtw
  42ba04:	b.ne	42ba7c <ferror@plt+0x27a9c>  // b.any
  42ba08:	cmp	w8, #0x5
  42ba0c:	b.ne	42ba90 <ferror@plt+0x27ab0>  // b.any
  42ba10:	mov	x0, x25
  42ba14:	bl	403510 <strlen@plt>
  42ba18:	sxtw	x26, w0
  42ba1c:	cbz	x24, 42ba30 <ferror@plt+0x27a50>
  42ba20:	mov	x0, x24
  42ba24:	mov	x1, x25
  42ba28:	mov	x2, x26
  42ba2c:	bl	4034a0 <memcpy@plt>
  42ba30:	add	x22, x26, x22
  42ba34:	ldr	x26, [sp]
  42ba38:	b	42bbf0 <ferror@plt+0x27c10>
  42ba3c:	cmp	w8, #0x8
  42ba40:	b.ne	42bbd4 <ferror@plt+0x27bf4>  // b.any
  42ba44:	cmp	w0, #0x1f1
  42ba48:	b.le	42bab4 <ferror@plt+0x27ad4>
  42ba4c:	mov	w8, #0xffffe078            	// #-8072
  42ba50:	add	w8, w0, w8
  42ba54:	cmp	w8, #0x74
  42ba58:	b.hi	42bad4 <ferror@plt+0x27af4>  // b.pmore
  42ba5c:	adrp	x12, 448000 <ferror@plt+0x44020>
  42ba60:	add	x12, x12, #0x2ae
  42ba64:	adr	x10, 42ba74 <ferror@plt+0x27a94>
  42ba68:	ldrb	w11, [x12, x8]
  42ba6c:	add	x10, x10, x11, lsl #2
  42ba70:	br	x10
  42ba74:	mov	w8, #0x4                   	// #4
  42ba78:	b	42bbc0 <ferror@plt+0x27be0>
  42ba7c:	ldrb	w9, [x25]
  42ba80:	ldrb	w9, [x21, x9]
  42ba84:	add	x25, x25, x9
  42ba88:	cmp	w8, #0x5
  42ba8c:	b.eq	42ba10 <ferror@plt+0x27a30>  // b.none
  42ba90:	mov	x0, x25
  42ba94:	bl	403510 <strlen@plt>
  42ba98:	add	x8, x0, x25
  42ba9c:	add	x25, x8, #0x1
  42baa0:	mov	x0, x25
  42baa4:	bl	403510 <strlen@plt>
  42baa8:	sxtw	x26, w0
  42baac:	cbnz	x24, 42ba20 <ferror@plt+0x27a40>
  42bab0:	b	42ba30 <ferror@plt+0x27a50>
  42bab4:	cmp	w0, #0x1c5
  42bab8:	b.eq	42bae4 <ferror@plt+0x27b04>  // b.none
  42babc:	cmp	w0, #0x1c8
  42bac0:	b.eq	42baec <ferror@plt+0x27b0c>  // b.none
  42bac4:	cmp	w0, #0x1cb
  42bac8:	b.ne	42bbd4 <ferror@plt+0x27bf4>  // b.any
  42bacc:	mov	w8, #0x2                   	// #2
  42bad0:	b	42bbc0 <ferror@plt+0x27be0>
  42bad4:	cmp	w0, #0x1f2
  42bad8:	b.ne	42bbd4 <ferror@plt+0x27bf4>  // b.any
  42badc:	mov	w8, #0x3                   	// #3
  42bae0:	b	42bbc0 <ferror@plt+0x27be0>
  42bae4:	mov	x8, xzr
  42bae8:	b	42bbc0 <ferror@plt+0x27be0>
  42baec:	mov	w8, #0x1                   	// #1
  42baf0:	b	42bbc0 <ferror@plt+0x27be0>
  42baf4:	mov	w8, #0x5                   	// #5
  42baf8:	b	42bbc0 <ferror@plt+0x27be0>
  42bafc:	mov	w8, #0x6                   	// #6
  42bb00:	b	42bbc0 <ferror@plt+0x27be0>
  42bb04:	mov	w8, #0x7                   	// #7
  42bb08:	b	42bbc0 <ferror@plt+0x27be0>
  42bb0c:	mov	w8, #0x8                   	// #8
  42bb10:	b	42bbc0 <ferror@plt+0x27be0>
  42bb14:	mov	w8, #0x9                   	// #9
  42bb18:	b	42bbc0 <ferror@plt+0x27be0>
  42bb1c:	mov	w8, #0xa                   	// #10
  42bb20:	b	42bbc0 <ferror@plt+0x27be0>
  42bb24:	mov	w8, #0xb                   	// #11
  42bb28:	b	42bbc0 <ferror@plt+0x27be0>
  42bb2c:	mov	w8, #0xc                   	// #12
  42bb30:	b	42bbc0 <ferror@plt+0x27be0>
  42bb34:	mov	w8, #0xd                   	// #13
  42bb38:	b	42bbc0 <ferror@plt+0x27be0>
  42bb3c:	mov	w8, #0xe                   	// #14
  42bb40:	b	42bbc0 <ferror@plt+0x27be0>
  42bb44:	mov	w8, #0xf                   	// #15
  42bb48:	b	42bbc0 <ferror@plt+0x27be0>
  42bb4c:	mov	w8, #0x10                  	// #16
  42bb50:	b	42bbc0 <ferror@plt+0x27be0>
  42bb54:	mov	w8, #0x11                  	// #17
  42bb58:	b	42bbc0 <ferror@plt+0x27be0>
  42bb5c:	mov	w8, #0x12                  	// #18
  42bb60:	b	42bbc0 <ferror@plt+0x27be0>
  42bb64:	mov	w8, #0x13                  	// #19
  42bb68:	b	42bbc0 <ferror@plt+0x27be0>
  42bb6c:	mov	w8, #0x14                  	// #20
  42bb70:	b	42bbc0 <ferror@plt+0x27be0>
  42bb74:	mov	w8, #0x15                  	// #21
  42bb78:	b	42bbc0 <ferror@plt+0x27be0>
  42bb7c:	mov	w8, #0x16                  	// #22
  42bb80:	b	42bbc0 <ferror@plt+0x27be0>
  42bb84:	mov	w8, #0x17                  	// #23
  42bb88:	b	42bbc0 <ferror@plt+0x27be0>
  42bb8c:	mov	w8, #0x18                  	// #24
  42bb90:	b	42bbc0 <ferror@plt+0x27be0>
  42bb94:	mov	w8, #0x19                  	// #25
  42bb98:	b	42bbc0 <ferror@plt+0x27be0>
  42bb9c:	mov	w8, #0x1a                  	// #26
  42bba0:	b	42bbc0 <ferror@plt+0x27be0>
  42bba4:	mov	w8, #0x1b                  	// #27
  42bba8:	b	42bbc0 <ferror@plt+0x27be0>
  42bbac:	mov	w8, #0x1c                  	// #28
  42bbb0:	b	42bbc0 <ferror@plt+0x27be0>
  42bbb4:	mov	w8, #0x1d                  	// #29
  42bbb8:	b	42bbc0 <ferror@plt+0x27be0>
  42bbbc:	mov	w8, #0x1e                  	// #30
  42bbc0:	adrp	x10, 44f000 <ferror@plt+0x4b020>
  42bbc4:	mov	w9, #0xc                   	// #12
  42bbc8:	add	x10, x10, #0xa90
  42bbcc:	madd	x8, x8, x9, x10
  42bbd0:	ldr	w9, [x8, #4]
  42bbd4:	cmp	w9, #0x0
  42bbd8:	add	x8, x20, x22
  42bbdc:	csel	w0, w0, w9, eq  // eq = none
  42bbe0:	cmp	x20, #0x0
  42bbe4:	csel	x1, xzr, x8, eq  // eq = none
  42bbe8:	bl	42cbc4 <ferror@plt+0x28be4>
  42bbec:	add	x22, x22, w0, sxtw
  42bbf0:	tbnz	x26, #63, 42b43c <ferror@plt+0x2745c>
  42bbf4:	ldr	x8, [sp, #16]
  42bbf8:	cmp	x23, x8
  42bbfc:	b.cc	42b43c <ferror@plt+0x2745c>  // b.lo, b.ul, b.last
  42bc00:	b	42bc08 <ferror@plt+0x27c28>
  42bc04:	mov	x22, xzr
  42bc08:	mov	x0, x22
  42bc0c:	ldp	x20, x19, [sp, #176]
  42bc10:	ldp	x22, x21, [sp, #160]
  42bc14:	ldp	x24, x23, [sp, #144]
  42bc18:	ldp	x26, x25, [sp, #128]
  42bc1c:	ldp	x28, x27, [sp, #112]
  42bc20:	ldp	x29, x30, [sp, #96]
  42bc24:	add	sp, sp, #0xc0
  42bc28:	ret
  42bc2c:	stp	x29, x30, [sp, #-64]!
  42bc30:	str	x23, [sp, #16]
  42bc34:	stp	x22, x21, [sp, #32]
  42bc38:	stp	x20, x19, [sp, #48]
  42bc3c:	mov	x29, sp
  42bc40:	cbz	x0, 42bd08 <ferror@plt+0x27d28>
  42bc44:	mov	x19, x1
  42bc48:	mov	x20, x0
  42bc4c:	mov	w0, wzr
  42bc50:	mov	x1, xzr
  42bc54:	bl	403fd0 <setlocale@plt>
  42bc58:	cbz	x0, 42bcb0 <ferror@plt+0x27cd0>
  42bc5c:	ldrb	w8, [x0]
  42bc60:	cmp	w8, #0x74
  42bc64:	b.eq	42bc88 <ferror@plt+0x27ca8>  // b.none
  42bc68:	cmp	w8, #0x6c
  42bc6c:	b.eq	42bc9c <ferror@plt+0x27cbc>  // b.none
  42bc70:	cmp	w8, #0x61
  42bc74:	b.ne	42bcb0 <ferror@plt+0x27cd0>  // b.any
  42bc78:	ldrb	w8, [x0, #1]
  42bc7c:	cmp	w8, #0x7a
  42bc80:	b.ne	42bcb0 <ferror@plt+0x27cd0>  // b.any
  42bc84:	b	42bc94 <ferror@plt+0x27cb4>
  42bc88:	ldrb	w8, [x0, #1]
  42bc8c:	cmp	w8, #0x72
  42bc90:	b.ne	42bcb0 <ferror@plt+0x27cd0>  // b.any
  42bc94:	mov	w21, #0x1                   	// #1
  42bc98:	b	42bcb4 <ferror@plt+0x27cd4>
  42bc9c:	ldrb	w8, [x0, #1]
  42bca0:	cmp	w8, #0x74
  42bca4:	b.ne	42bcb0 <ferror@plt+0x27cd0>  // b.any
  42bca8:	mov	w21, #0x2                   	// #2
  42bcac:	b	42bcb4 <ferror@plt+0x27cd4>
  42bcb0:	mov	w21, wzr
  42bcb4:	mov	x0, x20
  42bcb8:	mov	x1, x19
  42bcbc:	mov	x2, xzr
  42bcc0:	mov	w3, w21
  42bcc4:	bl	42bd2c <ferror@plt+0x27d4c>
  42bcc8:	mov	x23, x0
  42bccc:	add	x0, x0, #0x1
  42bcd0:	bl	414b40 <ferror@plt+0x10b60>
  42bcd4:	mov	x22, x0
  42bcd8:	mov	x0, x20
  42bcdc:	mov	x1, x19
  42bce0:	mov	x2, x22
  42bce4:	mov	w3, w21
  42bce8:	bl	42bd2c <ferror@plt+0x27d4c>
  42bcec:	strb	wzr, [x22, x23]
  42bcf0:	mov	x0, x22
  42bcf4:	ldp	x20, x19, [sp, #48]
  42bcf8:	ldp	x22, x21, [sp, #32]
  42bcfc:	ldr	x23, [sp, #16]
  42bd00:	ldp	x29, x30, [sp], #64
  42bd04:	ret
  42bd08:	adrp	x0, 447000 <ferror@plt+0x43020>
  42bd0c:	adrp	x1, 45e000 <ferror@plt+0x5a020>
  42bd10:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  42bd14:	add	x0, x0, #0xf7f
  42bd18:	add	x1, x1, #0xe83
  42bd1c:	add	x2, x2, #0xd06
  42bd20:	bl	415dcc <ferror@plt+0x11dec>
  42bd24:	mov	x22, xzr
  42bd28:	b	42bcf0 <ferror@plt+0x27d10>
  42bd2c:	sub	sp, sp, #0x80
  42bd30:	stp	x29, x30, [sp, #32]
  42bd34:	stp	x28, x27, [sp, #48]
  42bd38:	stp	x26, x25, [sp, #64]
  42bd3c:	stp	x24, x23, [sp, #80]
  42bd40:	stp	x22, x21, [sp, #96]
  42bd44:	stp	x20, x19, [sp, #112]
  42bd48:	add	x29, sp, #0x20
  42bd4c:	cbz	x1, 42c33c <ferror@plt+0x2835c>
  42bd50:	add	x8, x0, x1
  42bd54:	str	x8, [sp, #16]
  42bd58:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42bd5c:	ldr	x8, [x8, #4064]
  42bd60:	mov	w19, w3
  42bd64:	mov	x28, x2
  42bd68:	mov	x27, x1
  42bd6c:	mov	x23, x0
  42bd70:	mov	x22, xzr
  42bd74:	stur	x8, [x29, #-8]
  42bd78:	str	w3, [sp, #12]
  42bd7c:	mov	x25, x23
  42bd80:	ldrb	w23, [x23]
  42bd84:	cbz	x23, 42c340 <ferror@plt+0x28360>
  42bd88:	mov	x0, x25
  42bd8c:	bl	42ca40 <ferror@plt+0x28a60>
  42bd90:	mov	w8, #0xfb00                	// #64256
  42bd94:	movk	w8, #0x2, lsl #16
  42bd98:	mov	w24, w0
  42bd9c:	cmp	w0, w8
  42bda0:	b.cs	42bdb4 <ferror@plt+0x27dd4>  // b.hs, b.nlast
  42bda4:	adrp	x9, 448000 <ferror@plt+0x44020>
  42bda8:	lsr	w8, w24, #8
  42bdac:	add	x9, x9, #0x398
  42bdb0:	b	42bdd4 <ferror@plt+0x27df4>
  42bdb4:	mov	w8, #0xfff20000            	// #-917504
  42bdb8:	add	w8, w24, w8
  42bdbc:	lsr	w9, w8, #16
  42bdc0:	cmp	w9, #0x2
  42bdc4:	b.hi	42be10 <ferror@plt+0x27e30>  // b.pmore
  42bdc8:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42bdcc:	lsr	w8, w8, #8
  42bdd0:	add	x9, x9, #0x48e
  42bdd4:	ldrsh	w8, [x9, w8, uxtw #1]
  42bdd8:	mov	w9, #0x2710                	// #10000
  42bddc:	cmp	w8, w9
  42bde0:	and	w8, w8, #0xffff
  42bde4:	b.lt	42bdf4 <ferror@plt+0x27e14>  // b.tstop
  42bde8:	mov	w9, #0xffffd8f0            	// #-10000
  42bdec:	add	w21, w8, w9
  42bdf0:	b	42be14 <ferror@plt+0x27e34>
  42bdf4:	adrp	x10, 448000 <ferror@plt+0x44020>
  42bdf8:	sxth	x8, w8
  42bdfc:	add	x10, x10, #0x98e
  42be00:	and	w9, w24, #0xff
  42be04:	add	x8, x10, x8, lsl #8
  42be08:	ldrb	w21, [x8, w9, uxtw]
  42be0c:	b	42be14 <ferror@plt+0x27e34>
  42be10:	mov	w21, #0x2                   	// #2
  42be14:	ldur	x8, [x29, #-8]
  42be18:	cmp	w19, #0x1
  42be1c:	ldrb	w26, [x8, x23]
  42be20:	add	x23, x25, x26
  42be24:	b.ne	42be6c <ferror@plt+0x27e8c>  // b.any
  42be28:	cmp	w24, #0x49
  42be2c:	b.ne	42be6c <ferror@plt+0x27e8c>  // b.any
  42be30:	mov	x0, x23
  42be34:	bl	42ca40 <ferror@plt+0x28a60>
  42be38:	add	x8, x28, x22
  42be3c:	cmp	x28, #0x0
  42be40:	csel	x1, xzr, x8, eq  // eq = none
  42be44:	cmp	w0, #0x307
  42be48:	b.ne	42bea0 <ferror@plt+0x27ec0>  // b.any
  42be4c:	mov	w0, #0x69                  	// #105
  42be50:	bl	42cbc4 <ferror@plt+0x28be4>
  42be54:	ldrb	w8, [x23]
  42be58:	ldur	x9, [x29, #-8]
  42be5c:	add	x22, x22, w0, sxtw
  42be60:	ldrb	w8, [x9, x8]
  42be64:	add	x23, x23, x8
  42be68:	b	42c328 <ferror@plt+0x28348>
  42be6c:	mov	x20, x27
  42be70:	cmp	w19, #0x2
  42be74:	b.ne	42bf60 <ferror@plt+0x27f80>  // b.any
  42be78:	cmp	w24, #0x127
  42be7c:	b.gt	42bea8 <ferror@plt+0x27ec8>
  42be80:	sub	w8, w24, #0x49
  42be84:	cmp	w8, #0x2
  42be88:	mov	x27, x20
  42be8c:	b.cc	42bf24 <ferror@plt+0x27f44>  // b.lo, b.ul, b.last
  42be90:	sub	w8, w24, #0xcc
  42be94:	cmp	w8, #0x2
  42be98:	b.cc	42bec4 <ferror@plt+0x27ee4>  // b.lo, b.ul, b.last
  42be9c:	b	42bfac <ferror@plt+0x27fcc>
  42bea0:	mov	w0, #0x131                 	// #305
  42bea4:	b	42c320 <ferror@plt+0x28340>
  42bea8:	cmp	w24, #0x3a3
  42beac:	mov	x27, x20
  42beb0:	b.eq	42bf6c <ferror@plt+0x27f8c>  // b.none
  42beb4:	cmp	w24, #0x12e
  42beb8:	b.eq	42bf24 <ferror@plt+0x27f44>  // b.none
  42bebc:	cmp	w24, #0x128
  42bec0:	b.ne	42bfac <ferror@plt+0x27fcc>  // b.any
  42bec4:	add	x8, x28, x22
  42bec8:	cmp	x28, #0x0
  42becc:	csel	x1, x8, xzr, ne  // ne = any
  42bed0:	mov	w0, #0x69                  	// #105
  42bed4:	bl	42cbc4 <ferror@plt+0x28be4>
  42bed8:	add	x19, x22, w0, sxtw
  42bedc:	cmp	x28, #0x0
  42bee0:	add	x8, x28, x19
  42bee4:	csel	x1, x8, xzr, ne  // ne = any
  42bee8:	mov	w0, #0x307                 	// #775
  42beec:	bl	42cbc4 <ferror@plt+0x28be4>
  42bef0:	cmp	w24, #0x128
  42bef4:	add	x22, x19, w0, sxtw
  42bef8:	b.eq	42c130 <ferror@plt+0x28150>  // b.none
  42befc:	cmp	w24, #0xcd
  42bf00:	b.eq	42c144 <ferror@plt+0x28164>  // b.none
  42bf04:	ldr	w19, [sp, #12]
  42bf08:	cmp	w24, #0xcc
  42bf0c:	b.ne	42c328 <ferror@plt+0x28348>  // b.any
  42bf10:	add	x8, x28, x22
  42bf14:	cmp	x28, #0x0
  42bf18:	csel	x1, x8, xzr, ne  // ne = any
  42bf1c:	mov	w0, #0x300                 	// #768
  42bf20:	b	42c320 <ferror@plt+0x28340>
  42bf24:	ldrb	w19, [x23]
  42bf28:	cbz	w19, 42bfac <ferror@plt+0x27fcc>
  42bf2c:	mov	x27, x23
  42bf30:	mov	x0, x27
  42bf34:	bl	42ca40 <ferror@plt+0x28a60>
  42bf38:	bl	42e7e0 <ferror@plt+0x2a800>
  42bf3c:	cbz	w0, 42bf60 <ferror@plt+0x27f80>
  42bf40:	cmp	w0, #0xe6
  42bf44:	b.eq	42c180 <ferror@plt+0x281a0>  // b.none
  42bf48:	ldur	x9, [x29, #-8]
  42bf4c:	and	x8, x19, #0xff
  42bf50:	ldrb	w8, [x9, x8]
  42bf54:	add	x27, x27, x8
  42bf58:	ldrb	w19, [x27]
  42bf5c:	cbnz	w19, 42bf30 <ferror@plt+0x27f50>
  42bf60:	cmp	w24, #0x3a3
  42bf64:	mov	x27, x20
  42bf68:	b.ne	42bfac <ferror@plt+0x27fcc>  // b.any
  42bf6c:	tbnz	x27, #63, 42bf7c <ferror@plt+0x27f9c>
  42bf70:	ldr	x8, [sp, #16]
  42bf74:	cmp	x23, x8
  42bf78:	b.cs	42c008 <ferror@plt+0x28028>  // b.hs, b.nlast
  42bf7c:	ldrb	w8, [x23]
  42bf80:	cbz	w8, 42c008 <ferror@plt+0x28028>
  42bf84:	mov	x0, x23
  42bf88:	bl	42ca40 <ferror@plt+0x28a60>
  42bf8c:	mov	w8, #0xfb00                	// #64256
  42bf90:	movk	w8, #0x2, lsl #16
  42bf94:	cmp	w0, w8
  42bf98:	b.cs	42c0f0 <ferror@plt+0x28110>  // b.hs, b.nlast
  42bf9c:	adrp	x9, 448000 <ferror@plt+0x44020>
  42bfa0:	lsr	w8, w0, #8
  42bfa4:	add	x9, x9, #0x398
  42bfa8:	b	42c110 <ferror@plt+0x28130>
  42bfac:	mov	w8, #0x1                   	// #1
  42bfb0:	lsl	w8, w8, w21
  42bfb4:	tst	w8, #0x300
  42bfb8:	b.eq	42c014 <ferror@plt+0x28034>  // b.none
  42bfbc:	adrp	x9, 450000 <ferror@plt+0x4c020>
  42bfc0:	lsr	w8, w24, #8
  42bfc4:	add	x9, x9, #0x284
  42bfc8:	adrp	x10, 450000 <ferror@plt+0x4c020>
  42bfcc:	add	x9, x9, w8, uxtw #1
  42bfd0:	sub	w8, w8, #0xe00
  42bfd4:	add	x10, x10, #0x87a
  42bfd8:	add	x8, x10, w8, uxtw #1
  42bfdc:	mov	w10, #0xfb00                	// #64256
  42bfe0:	movk	w10, #0x2, lsl #16
  42bfe4:	cmp	w24, w10
  42bfe8:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  42bfec:	ldrsh	x8, [x8]
  42bff0:	mov	w9, #0x2710                	// #10000
  42bff4:	cmp	x8, x9
  42bff8:	b.ne	42c030 <ferror@plt+0x28050>  // b.any
  42bffc:	ldr	w19, [sp, #12]
  42c000:	mov	w8, wzr
  42c004:	b	42c0b0 <ferror@plt+0x280d0>
  42c008:	ldr	w19, [sp, #12]
  42c00c:	mov	w0, #0x3c2                 	// #962
  42c010:	b	42c1dc <ferror@plt+0x281fc>
  42c014:	cbz	x28, 42c028 <ferror@plt+0x28048>
  42c018:	add	x0, x28, x22
  42c01c:	mov	x1, x25
  42c020:	mov	x2, x26
  42c024:	bl	4034a0 <memcpy@plt>
  42c028:	add	x22, x22, x26
  42c02c:	b	42c15c <ferror@plt+0x2817c>
  42c030:	adrp	x10, 453000 <ferror@plt+0x4f020>
  42c034:	add	x10, x10, #0xdf0
  42c038:	and	w9, w24, #0xff
  42c03c:	add	x8, x10, x8, lsl #10
  42c040:	ldr	w8, [x8, w9, uxtw #2]
  42c044:	ldr	w19, [sp, #12]
  42c048:	lsr	w9, w8, #24
  42c04c:	cbz	w9, 42c0b0 <ferror@plt+0x280d0>
  42c050:	add	x9, x28, x22
  42c054:	cmp	x28, #0x0
  42c058:	mov	w10, #0xff000000            	// #-16777216
  42c05c:	csel	x24, xzr, x9, eq  // eq = none
  42c060:	adrp	x9, 450000 <ferror@plt+0x4c020>
  42c064:	add	w8, w8, w10
  42c068:	add	x9, x9, #0xe7a
  42c06c:	cmp	w21, #0x8
  42c070:	add	x25, x9, w8, sxtw
  42c074:	b.eq	42c088 <ferror@plt+0x280a8>  // b.none
  42c078:	ldrb	w8, [x25]
  42c07c:	ldur	x9, [x29, #-8]
  42c080:	ldrb	w8, [x9, x8]
  42c084:	add	x25, x25, x8
  42c088:	mov	x0, x25
  42c08c:	bl	403510 <strlen@plt>
  42c090:	sxtw	x26, w0
  42c094:	cbz	x24, 42c0a8 <ferror@plt+0x280c8>
  42c098:	mov	x0, x24
  42c09c:	mov	x1, x25
  42c0a0:	mov	x2, x26
  42c0a4:	bl	4034a0 <memcpy@plt>
  42c0a8:	add	x22, x26, x22
  42c0ac:	b	42c328 <ferror@plt+0x28348>
  42c0b0:	cmp	w21, #0x8
  42c0b4:	b.ne	42c30c <ferror@plt+0x2832c>  // b.any
  42c0b8:	cmp	w24, #0x1f1
  42c0bc:	b.le	42c1ec <ferror@plt+0x2820c>
  42c0c0:	mov	w9, #0xffffe078            	// #-8072
  42c0c4:	add	w9, w24, w9
  42c0c8:	cmp	w9, #0x74
  42c0cc:	b.hi	42c20c <ferror@plt+0x2822c>  // b.pmore
  42c0d0:	adrp	x12, 448000 <ferror@plt+0x44020>
  42c0d4:	add	x12, x12, #0x323
  42c0d8:	adr	x10, 42c0e8 <ferror@plt+0x28108>
  42c0dc:	ldrb	w11, [x12, x9]
  42c0e0:	add	x10, x10, x11, lsl #2
  42c0e4:	br	x10
  42c0e8:	mov	w8, #0x4                   	// #4
  42c0ec:	b	42c2f8 <ferror@plt+0x28318>
  42c0f0:	mov	w8, #0xfff20000            	// #-917504
  42c0f4:	add	w8, w0, w8
  42c0f8:	lsr	w9, w8, #16
  42c0fc:	cmp	w9, #0x2
  42c100:	b.hi	42c1c0 <ferror@plt+0x281e0>  // b.pmore
  42c104:	adrp	x9, 44f000 <ferror@plt+0x4b020>
  42c108:	lsr	w8, w8, #8
  42c10c:	add	x9, x9, #0x48e
  42c110:	ldrsh	w8, [x9, w8, uxtw #1]
  42c114:	mov	w9, #0x2710                	// #10000
  42c118:	cmp	w8, w9
  42c11c:	and	w8, w8, #0xffff
  42c120:	b.lt	42c164 <ferror@plt+0x28184>  // b.tstop
  42c124:	mov	w9, #0xffffd8f0            	// #-10000
  42c128:	add	w8, w8, w9
  42c12c:	b	42c1c4 <ferror@plt+0x281e4>
  42c130:	add	x8, x28, x22
  42c134:	cmp	x28, #0x0
  42c138:	csel	x1, x8, xzr, ne  // ne = any
  42c13c:	mov	w0, #0x303                 	// #771
  42c140:	b	42c154 <ferror@plt+0x28174>
  42c144:	add	x8, x28, x22
  42c148:	cmp	x28, #0x0
  42c14c:	csel	x1, x8, xzr, ne  // ne = any
  42c150:	mov	w0, #0x301                 	// #769
  42c154:	bl	42cbc4 <ferror@plt+0x28be4>
  42c158:	add	x22, x22, w0, sxtw
  42c15c:	ldr	w19, [sp, #12]
  42c160:	b	42c328 <ferror@plt+0x28348>
  42c164:	adrp	x10, 448000 <ferror@plt+0x44020>
  42c168:	sxth	x8, w8
  42c16c:	add	x10, x10, #0x98e
  42c170:	and	w9, w0, #0xff
  42c174:	add	x8, x10, x8, lsl #8
  42c178:	ldrb	w8, [x8, w9, uxtw]
  42c17c:	b	42c1c4 <ferror@plt+0x281e4>
  42c180:	mov	w0, w24
  42c184:	bl	42ad38 <ferror@plt+0x26d58>
  42c188:	add	x8, x28, x22
  42c18c:	cmp	x28, #0x0
  42c190:	csel	x1, x8, xzr, ne  // ne = any
  42c194:	bl	42cbc4 <ferror@plt+0x28be4>
  42c198:	add	x19, x22, w0, sxtw
  42c19c:	cmp	x28, #0x0
  42c1a0:	add	x8, x28, x19
  42c1a4:	csel	x1, x8, xzr, ne  // ne = any
  42c1a8:	mov	w0, #0x307                 	// #775
  42c1ac:	bl	42cbc4 <ferror@plt+0x28be4>
  42c1b0:	add	x22, x19, w0, sxtw
  42c1b4:	ldr	w19, [sp, #12]
  42c1b8:	mov	x27, x20
  42c1bc:	b	42c328 <ferror@plt+0x28348>
  42c1c0:	mov	w8, #0x2                   	// #2
  42c1c4:	ldr	w19, [sp, #12]
  42c1c8:	mov	w9, #0x1                   	// #1
  42c1cc:	lsl	w8, w9, w8
  42c1d0:	tst	w8, #0x3e0
  42c1d4:	mov	w8, #0x3c2                 	// #962
  42c1d8:	cinc	w0, w8, ne  // ne = any
  42c1dc:	add	x8, x28, x22
  42c1e0:	cmp	x28, #0x0
  42c1e4:	csel	x1, xzr, x8, eq  // eq = none
  42c1e8:	b	42c320 <ferror@plt+0x28340>
  42c1ec:	cmp	w24, #0x1c5
  42c1f0:	b.eq	42c21c <ferror@plt+0x2823c>  // b.none
  42c1f4:	cmp	w24, #0x1c8
  42c1f8:	b.eq	42c224 <ferror@plt+0x28244>  // b.none
  42c1fc:	cmp	w24, #0x1cb
  42c200:	b.ne	42c30c <ferror@plt+0x2832c>  // b.any
  42c204:	mov	w8, #0x2                   	// #2
  42c208:	b	42c2f8 <ferror@plt+0x28318>
  42c20c:	cmp	w24, #0x1f2
  42c210:	b.ne	42c30c <ferror@plt+0x2832c>  // b.any
  42c214:	mov	w8, #0x3                   	// #3
  42c218:	b	42c2f8 <ferror@plt+0x28318>
  42c21c:	mov	x8, xzr
  42c220:	b	42c2f8 <ferror@plt+0x28318>
  42c224:	mov	w8, #0x1                   	// #1
  42c228:	b	42c2f8 <ferror@plt+0x28318>
  42c22c:	mov	w8, #0x5                   	// #5
  42c230:	b	42c2f8 <ferror@plt+0x28318>
  42c234:	mov	w8, #0x6                   	// #6
  42c238:	b	42c2f8 <ferror@plt+0x28318>
  42c23c:	mov	w8, #0x7                   	// #7
  42c240:	b	42c2f8 <ferror@plt+0x28318>
  42c244:	mov	w8, #0x8                   	// #8
  42c248:	b	42c2f8 <ferror@plt+0x28318>
  42c24c:	mov	w8, #0x9                   	// #9
  42c250:	b	42c2f8 <ferror@plt+0x28318>
  42c254:	mov	w8, #0xa                   	// #10
  42c258:	b	42c2f8 <ferror@plt+0x28318>
  42c25c:	mov	w8, #0xb                   	// #11
  42c260:	b	42c2f8 <ferror@plt+0x28318>
  42c264:	mov	w8, #0xc                   	// #12
  42c268:	b	42c2f8 <ferror@plt+0x28318>
  42c26c:	mov	w8, #0xd                   	// #13
  42c270:	b	42c2f8 <ferror@plt+0x28318>
  42c274:	mov	w8, #0xe                   	// #14
  42c278:	b	42c2f8 <ferror@plt+0x28318>
  42c27c:	mov	w8, #0xf                   	// #15
  42c280:	b	42c2f8 <ferror@plt+0x28318>
  42c284:	mov	w8, #0x10                  	// #16
  42c288:	b	42c2f8 <ferror@plt+0x28318>
  42c28c:	mov	w8, #0x11                  	// #17
  42c290:	b	42c2f8 <ferror@plt+0x28318>
  42c294:	mov	w8, #0x12                  	// #18
  42c298:	b	42c2f8 <ferror@plt+0x28318>
  42c29c:	mov	w8, #0x13                  	// #19
  42c2a0:	b	42c2f8 <ferror@plt+0x28318>
  42c2a4:	mov	w8, #0x14                  	// #20
  42c2a8:	b	42c2f8 <ferror@plt+0x28318>
  42c2ac:	mov	w8, #0x15                  	// #21
  42c2b0:	b	42c2f8 <ferror@plt+0x28318>
  42c2b4:	mov	w8, #0x16                  	// #22
  42c2b8:	b	42c2f8 <ferror@plt+0x28318>
  42c2bc:	mov	w8, #0x17                  	// #23
  42c2c0:	b	42c2f8 <ferror@plt+0x28318>
  42c2c4:	mov	w8, #0x18                  	// #24
  42c2c8:	b	42c2f8 <ferror@plt+0x28318>
  42c2cc:	mov	w8, #0x19                  	// #25
  42c2d0:	b	42c2f8 <ferror@plt+0x28318>
  42c2d4:	mov	w8, #0x1a                  	// #26
  42c2d8:	b	42c2f8 <ferror@plt+0x28318>
  42c2dc:	mov	w8, #0x1b                  	// #27
  42c2e0:	b	42c2f8 <ferror@plt+0x28318>
  42c2e4:	mov	w8, #0x1c                  	// #28
  42c2e8:	b	42c2f8 <ferror@plt+0x28318>
  42c2ec:	mov	w8, #0x1d                  	// #29
  42c2f0:	b	42c2f8 <ferror@plt+0x28318>
  42c2f4:	mov	w8, #0x1e                  	// #30
  42c2f8:	adrp	x10, 44f000 <ferror@plt+0x4b020>
  42c2fc:	mov	w9, #0xc                   	// #12
  42c300:	add	x10, x10, #0xa90
  42c304:	madd	x8, x8, x9, x10
  42c308:	ldr	w8, [x8, #8]
  42c30c:	cmp	w8, #0x0
  42c310:	add	x9, x28, x22
  42c314:	csel	w0, w24, w8, eq  // eq = none
  42c318:	cmp	x28, #0x0
  42c31c:	csel	x1, xzr, x9, eq  // eq = none
  42c320:	bl	42cbc4 <ferror@plt+0x28be4>
  42c324:	add	x22, x22, w0, sxtw
  42c328:	tbnz	x27, #63, 42bd7c <ferror@plt+0x27d9c>
  42c32c:	ldr	x8, [sp, #16]
  42c330:	cmp	x23, x8
  42c334:	b.cc	42bd7c <ferror@plt+0x27d9c>  // b.lo, b.ul, b.last
  42c338:	b	42c340 <ferror@plt+0x28360>
  42c33c:	mov	x22, xzr
  42c340:	mov	x0, x22
  42c344:	ldp	x20, x19, [sp, #112]
  42c348:	ldp	x22, x21, [sp, #96]
  42c34c:	ldp	x24, x23, [sp, #80]
  42c350:	ldp	x26, x25, [sp, #64]
  42c354:	ldp	x28, x27, [sp, #48]
  42c358:	ldp	x29, x30, [sp, #32]
  42c35c:	add	sp, sp, #0x80
  42c360:	ret
  42c364:	stp	x29, x30, [sp, #-80]!
  42c368:	stp	x26, x25, [sp, #16]
  42c36c:	stp	x24, x23, [sp, #32]
  42c370:	stp	x22, x21, [sp, #48]
  42c374:	stp	x20, x19, [sp, #64]
  42c378:	mov	x29, sp
  42c37c:	cbz	x0, 42c550 <ferror@plt+0x28570>
  42c380:	mov	x19, x0
  42c384:	mov	x0, xzr
  42c388:	mov	x21, x1
  42c38c:	bl	4230f0 <ferror@plt+0x1f110>
  42c390:	mov	x20, x0
  42c394:	cbz	x21, 42c530 <ferror@plt+0x28550>
  42c398:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42c39c:	ldr	x22, [x8, #4064]
  42c3a0:	tbnz	x21, #63, 42c46c <ferror@plt+0x2848c>
  42c3a4:	adrp	x26, 451000 <ferror@plt+0x4d020>
  42c3a8:	add	x21, x19, x21
  42c3ac:	mov	w23, #0xfa62                	// #64098
  42c3b0:	mov	w24, #0x1fb4                	// #8116
  42c3b4:	mov	w25, #0xa                   	// #10
  42c3b8:	add	x26, x26, #0x30e
  42c3bc:	b	42c3e4 <ferror@plt+0x28404>
  42c3c0:	bl	42ad38 <ferror@plt+0x26d58>
  42c3c4:	mov	w1, w0
  42c3c8:	mov	x0, x20
  42c3cc:	bl	423e14 <ferror@plt+0x1fe34>
  42c3d0:	ldrb	w8, [x19]
  42c3d4:	ldrb	w8, [x22, x8]
  42c3d8:	add	x19, x19, x8
  42c3dc:	cmp	x19, x21
  42c3e0:	b.cs	42c530 <ferror@plt+0x28550>  // b.hs, b.nlast
  42c3e4:	ldrb	w8, [x19]
  42c3e8:	cbz	w8, 42c530 <ferror@plt+0x28550>
  42c3ec:	mov	x0, x19
  42c3f0:	bl	42ca40 <ferror@plt+0x28a60>
  42c3f4:	sub	w8, w0, #0xb5
  42c3f8:	cmp	w8, w23
  42c3fc:	b.hi	42c3c0 <ferror@plt+0x283e0>  // b.pmore
  42c400:	cmp	w0, w24
  42c404:	b.ne	42c410 <ferror@plt+0x28430>  // b.any
  42c408:	mov	w8, #0x4f                  	// #79
  42c40c:	b	42c458 <ferror@plt+0x28478>
  42c410:	mov	w8, wzr
  42c414:	mov	w9, #0x9f                  	// #159
  42c418:	mov	w10, #0x4f                  	// #79
  42c41c:	mov	w11, #0x1fb4                	// #8116
  42c420:	cmp	w10, w8
  42c424:	b.eq	42c3c0 <ferror@plt+0x283e0>  // b.none
  42c428:	cmp	w0, w11
  42c42c:	csel	w8, w10, w8, hi  // hi = pmore
  42c430:	csel	w9, w9, w10, hi  // hi = pmore
  42c434:	add	w10, w9, w8
  42c438:	cmp	w10, #0x0
  42c43c:	cinc	w12, w10, lt  // lt = tstop
  42c440:	asr	w10, w12, #1
  42c444:	smull	x11, w10, w25
  42c448:	ldrh	w11, [x26, x11]
  42c44c:	cmp	w0, w11
  42c450:	b.ne	42c420 <ferror@plt+0x28440>  // b.any
  42c454:	sbfx	x8, x12, #1, #31
  42c458:	madd	x8, x8, x25, x26
  42c45c:	add	x1, x8, #0x2
  42c460:	mov	x0, x20
  42c464:	bl	423584 <ferror@plt+0x1f5a4>
  42c468:	b	42c3d0 <ferror@plt+0x283f0>
  42c46c:	ldrb	w8, [x19]
  42c470:	cbz	w8, 42c530 <ferror@plt+0x28550>
  42c474:	adrp	x25, 451000 <ferror@plt+0x4d020>
  42c478:	mov	w21, #0xfa63                	// #64099
  42c47c:	mov	w23, #0x1fb4                	// #8116
  42c480:	mov	w24, #0xa                   	// #10
  42c484:	add	x25, x25, #0x30e
  42c488:	b	42c4b0 <ferror@plt+0x284d0>
  42c48c:	bl	42ad38 <ferror@plt+0x26d58>
  42c490:	mov	w1, w0
  42c494:	mov	x0, x20
  42c498:	bl	423e14 <ferror@plt+0x1fe34>
  42c49c:	ldrb	w8, [x19]
  42c4a0:	ldrb	w8, [x22, x8]
  42c4a4:	add	x19, x19, x8
  42c4a8:	ldrb	w8, [x19]
  42c4ac:	cbz	w8, 42c530 <ferror@plt+0x28550>
  42c4b0:	mov	x0, x19
  42c4b4:	bl	42ca40 <ferror@plt+0x28a60>
  42c4b8:	sub	w8, w0, #0xb5
  42c4bc:	cmp	w8, w21
  42c4c0:	b.cs	42c48c <ferror@plt+0x284ac>  // b.hs, b.nlast
  42c4c4:	cmp	w0, w23
  42c4c8:	b.ne	42c4d4 <ferror@plt+0x284f4>  // b.any
  42c4cc:	mov	w8, #0x4f                  	// #79
  42c4d0:	b	42c51c <ferror@plt+0x2853c>
  42c4d4:	mov	w8, wzr
  42c4d8:	mov	w9, #0x9f                  	// #159
  42c4dc:	mov	w10, #0x4f                  	// #79
  42c4e0:	mov	w11, #0x1fb4                	// #8116
  42c4e4:	cmp	w10, w8
  42c4e8:	b.eq	42c48c <ferror@plt+0x284ac>  // b.none
  42c4ec:	cmp	w0, w11
  42c4f0:	csel	w8, w10, w8, hi  // hi = pmore
  42c4f4:	csel	w9, w9, w10, hi  // hi = pmore
  42c4f8:	add	w10, w9, w8
  42c4fc:	cmp	w10, #0x0
  42c500:	cinc	w12, w10, lt  // lt = tstop
  42c504:	asr	w10, w12, #1
  42c508:	smull	x11, w10, w24
  42c50c:	ldrh	w11, [x25, x11]
  42c510:	cmp	w0, w11
  42c514:	b.ne	42c4e4 <ferror@plt+0x28504>  // b.any
  42c518:	sbfx	x8, x12, #1, #31
  42c51c:	madd	x8, x8, x24, x25
  42c520:	add	x1, x8, #0x2
  42c524:	mov	x0, x20
  42c528:	bl	423584 <ferror@plt+0x1f5a4>
  42c52c:	b	42c49c <ferror@plt+0x284bc>
  42c530:	mov	x0, x20
  42c534:	ldp	x20, x19, [sp, #64]
  42c538:	ldp	x22, x21, [sp, #48]
  42c53c:	ldp	x24, x23, [sp, #32]
  42c540:	ldp	x26, x25, [sp, #16]
  42c544:	mov	w1, wzr
  42c548:	ldp	x29, x30, [sp], #80
  42c54c:	b	423334 <ferror@plt+0x1f354>
  42c550:	adrp	x0, 447000 <ferror@plt+0x43020>
  42c554:	adrp	x1, 45e000 <ferror@plt+0x5a020>
  42c558:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  42c55c:	add	x0, x0, #0xf7f
  42c560:	add	x1, x1, #0xeb0
  42c564:	add	x2, x2, #0xd06
  42c568:	bl	415dcc <ferror@plt+0x11dec>
  42c56c:	ldp	x20, x19, [sp, #64]
  42c570:	ldp	x22, x21, [sp, #48]
  42c574:	ldp	x24, x23, [sp, #32]
  42c578:	ldp	x26, x25, [sp, #16]
  42c57c:	mov	x0, xzr
  42c580:	ldp	x29, x30, [sp], #80
  42c584:	ret
  42c588:	lsr	w8, w0, #16
  42c58c:	cbz	w8, 42c5a4 <ferror@plt+0x285c4>
  42c590:	mov	w9, wzr
  42c594:	cmp	w9, #0x0
  42c598:	cset	w8, ne  // ne = any
  42c59c:	cbnz	x1, 42c600 <ferror@plt+0x28620>
  42c5a0:	b	42c608 <ferror@plt+0x28628>
  42c5a4:	mov	w8, w0
  42c5a8:	adrp	x9, 451000 <ferror@plt+0x4d020>
  42c5ac:	add	x9, x9, #0xb54
  42c5b0:	lsr	x10, x8, #8
  42c5b4:	ldrb	w9, [x9, x10]
  42c5b8:	adrp	x10, 45e000 <ferror@plt+0x5a020>
  42c5bc:	ubfx	x11, x8, #4, #4
  42c5c0:	add	x10, x10, #0x1f0
  42c5c4:	add	x9, x11, x9
  42c5c8:	ldrb	w9, [x10, x9]
  42c5cc:	adrp	x10, 451000 <ferror@plt+0x4d020>
  42c5d0:	ubfx	x11, x8, #2, #2
  42c5d4:	add	x10, x10, #0xa74
  42c5d8:	add	x9, x11, x9
  42c5dc:	ldrb	w9, [x10, x9]
  42c5e0:	and	x8, x8, #0x3
  42c5e4:	add	x8, x8, x9
  42c5e8:	adrp	x9, 451000 <ferror@plt+0x4d020>
  42c5ec:	add	x9, x9, #0x944
  42c5f0:	ldrsh	w9, [x9, x8, lsl #1]
  42c5f4:	cmp	w9, #0x0
  42c5f8:	cset	w8, ne  // ne = any
  42c5fc:	cbz	x1, 42c608 <ferror@plt+0x28628>
  42c600:	add	w9, w9, w0
  42c604:	str	w9, [x1]
  42c608:	mov	w0, w8
  42c60c:	ret
  42c610:	lsr	w8, w0, #13
  42c614:	cbnz	w8, 42c628 <ferror@plt+0x28648>
  42c618:	adrp	x8, 451000 <ferror@plt+0x4d020>
  42c61c:	add	x8, x8, #0xc54
  42c620:	ldrb	w0, [x8, w0, uxtw]
  42c624:	ret
  42c628:	adrp	x8, 491000 <ferror@plt+0x8d020>
  42c62c:	ldr	w12, [x8, #2024]
  42c630:	adrp	x10, 45e000 <ferror@plt+0x5a020>
  42c634:	mov	w11, wzr
  42c638:	mov	w9, #0x170                 	// #368
  42c63c:	add	x10, x10, #0x2d0
  42c640:	b	42c660 <ferror@plt+0x28680>
  42c644:	sub	w9, w12, #0x1
  42c648:	add	w12, w9, w11
  42c64c:	cmp	w12, #0x0
  42c650:	cinc	w12, w12, lt  // lt = tstop
  42c654:	cmp	w11, w9
  42c658:	asr	w12, w12, #1
  42c65c:	b.gt	42c690 <ferror@plt+0x286b0>
  42c660:	sbfiz	x13, x12, #3, #32
  42c664:	ldr	w13, [x10, x13]
  42c668:	cmp	w13, w0
  42c66c:	b.hi	42c644 <ferror@plt+0x28664>  // b.pmore
  42c670:	sxtw	x11, w12
  42c674:	add	x11, x10, x11, lsl #3
  42c678:	ldrh	w14, [x11, #4]
  42c67c:	add	w13, w13, w14
  42c680:	cmp	w13, w0
  42c684:	b.hi	42c698 <ferror@plt+0x286b8>  // b.pmore
  42c688:	add	w11, w12, #0x1
  42c68c:	b	42c648 <ferror@plt+0x28668>
  42c690:	mov	w0, #0x3d                  	// #61
  42c694:	ret
  42c698:	ldrh	w0, [x11, #6]
  42c69c:	str	w12, [x8, #2024]
  42c6a0:	ret
  42c6a4:	cmn	w0, #0x1
  42c6a8:	b.eq	42c6c4 <ferror@plt+0x286e4>  // b.none
  42c6ac:	cmp	w0, #0x66
  42c6b0:	b.hi	42c6cc <ferror@plt+0x286ec>  // b.pmore
  42c6b4:	adrp	x8, 453000 <ferror@plt+0x4f020>
  42c6b8:	add	x8, x8, #0xc54
  42c6bc:	ldr	w0, [x8, w0, uxtw #2]
  42c6c0:	ret
  42c6c4:	mov	w0, wzr
  42c6c8:	ret
  42c6cc:	mov	w0, #0x7a7a                	// #31354
  42c6d0:	movk	w0, #0x5a7a, lsl #16
  42c6d4:	ret
  42c6d8:	cbz	w0, 42c70c <ferror@plt+0x2872c>
  42c6dc:	adrp	x9, 453000 <ferror@plt+0x4f020>
  42c6e0:	mov	w8, w0
  42c6e4:	mov	x0, xzr
  42c6e8:	add	x9, x9, #0xc54
  42c6ec:	ldr	w10, [x9, x0, lsl #2]
  42c6f0:	cmp	w10, w8
  42c6f4:	b.eq	42c708 <ferror@plt+0x28728>  // b.none
  42c6f8:	add	x0, x0, #0x1
  42c6fc:	cmp	x0, #0x67
  42c700:	b.ne	42c6ec <ferror@plt+0x2870c>  // b.any
  42c704:	mov	w0, #0x3d                  	// #61
  42c708:	ret
  42c70c:	mov	w0, #0xffffffff            	// #-1
  42c710:	ret
  42c714:	sub	x8, x1, #0x1
  42c718:	cmp	x8, x0
  42c71c:	b.cc	42c738 <ferror@plt+0x28758>  // b.lo, b.ul, b.last
  42c720:	ldrb	w9, [x8], #-1
  42c724:	and	w9, w9, #0xc0
  42c728:	cmp	w9, #0x80
  42c72c:	b.eq	42c718 <ferror@plt+0x28738>  // b.none
  42c730:	add	x0, x8, #0x1
  42c734:	ret
  42c738:	mov	x0, xzr
  42c73c:	ret
  42c740:	ldrb	w8, [x0]
  42c744:	cbz	w8, 42c78c <ferror@plt+0x287ac>
  42c748:	cbz	x1, 42c77c <ferror@plt+0x2879c>
  42c74c:	add	x0, x0, #0x1
  42c750:	cmp	x0, x1
  42c754:	b.cs	42c78c <ferror@plt+0x287ac>  // b.hs, b.nlast
  42c758:	ldrb	w8, [x0]
  42c75c:	and	w8, w8, #0xc0
  42c760:	cmp	w8, #0x80
  42c764:	b.ne	42c78c <ferror@plt+0x287ac>  // b.any
  42c768:	add	x0, x0, #0x1
  42c76c:	cmp	x1, x0
  42c770:	b.ne	42c758 <ferror@plt+0x28778>  // b.any
  42c774:	mov	x0, x1
  42c778:	b	42c78c <ferror@plt+0x287ac>
  42c77c:	ldrb	w8, [x0, #1]!
  42c780:	and	w8, w8, #0xc0
  42c784:	cmp	w8, #0x80
  42c788:	b.eq	42c77c <ferror@plt+0x2879c>  // b.none
  42c78c:	cmp	x0, x1
  42c790:	csel	x0, xzr, x0, eq  // eq = none
  42c794:	ret
  42c798:	ldrb	w8, [x0, #-1]!
  42c79c:	and	w8, w8, #0xc0
  42c7a0:	cmp	w8, #0x80
  42c7a4:	b.eq	42c798 <ferror@plt+0x287b8>  // b.none
  42c7a8:	ret
  42c7ac:	stp	x29, x30, [sp, #-16]!
  42c7b0:	mov	x29, sp
  42c7b4:	cbnz	x0, 42c7bc <ferror@plt+0x287dc>
  42c7b8:	cbnz	x1, 42c874 <ferror@plt+0x28894>
  42c7bc:	tbnz	x1, #63, 42c828 <ferror@plt+0x28848>
  42c7c0:	cbz	x1, 42c890 <ferror@plt+0x288b0>
  42c7c4:	ldrb	w9, [x0]
  42c7c8:	cbz	x9, 42c890 <ferror@plt+0x288b0>
  42c7cc:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42c7d0:	add	x8, x8, #0xee0
  42c7d4:	ldrb	w9, [x8, x9]
  42c7d8:	cmp	x9, x1
  42c7dc:	b.ge	42c860 <ferror@plt+0x28880>  // b.tcont
  42c7e0:	add	x10, x0, x9
  42c7e4:	ldrb	w12, [x10]
  42c7e8:	cbz	w12, 42c860 <ferror@plt+0x28880>
  42c7ec:	mov	w13, #0x1                   	// #1
  42c7f0:	and	x9, x12, #0xff
  42c7f4:	ldrb	w9, [x8, x9]
  42c7f8:	mov	x11, x13
  42c7fc:	add	x10, x10, x9
  42c800:	sub	x9, x10, x0
  42c804:	cmp	x9, x1
  42c808:	b.ge	42c818 <ferror@plt+0x28838>  // b.tcont
  42c80c:	ldrb	w12, [x10]
  42c810:	add	x13, x11, #0x1
  42c814:	cbnz	w12, 42c7f0 <ferror@plt+0x28810>
  42c818:	cmp	x9, x1
  42c81c:	cinc	x0, x11, le
  42c820:	ldp	x29, x30, [sp], #16
  42c824:	ret
  42c828:	ldrb	w10, [x0]
  42c82c:	cbz	w10, 42c890 <ferror@plt+0x288b0>
  42c830:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  42c834:	mov	x8, xzr
  42c838:	add	x9, x9, #0xee0
  42c83c:	and	x10, x10, #0xff
  42c840:	ldrb	w10, [x9, x10]
  42c844:	add	x8, x8, #0x1
  42c848:	add	x0, x0, x10
  42c84c:	ldrb	w10, [x0]
  42c850:	cbnz	w10, 42c83c <ferror@plt+0x2885c>
  42c854:	mov	x0, x8
  42c858:	ldp	x29, x30, [sp], #16
  42c85c:	ret
  42c860:	mov	x11, xzr
  42c864:	cmp	x9, x1
  42c868:	cinc	x0, x11, le
  42c86c:	ldp	x29, x30, [sp], #16
  42c870:	ret
  42c874:	adrp	x0, 447000 <ferror@plt+0x43020>
  42c878:	adrp	x1, 45e000 <ferror@plt+0x5a020>
  42c87c:	adrp	x2, 45f000 <ferror@plt+0x5b020>
  42c880:	add	x0, x0, #0xf7f
  42c884:	add	x1, x1, #0xfe8
  42c888:	add	x2, x2, #0x13
  42c88c:	bl	415dcc <ferror@plt+0x11dec>
  42c890:	mov	x8, xzr
  42c894:	mov	x0, x8
  42c898:	ldp	x29, x30, [sp], #16
  42c89c:	ret
  42c8a0:	stp	x29, x30, [sp, #-48]!
  42c8a4:	stp	x22, x21, [sp, #16]
  42c8a8:	stp	x20, x19, [sp, #32]
  42c8ac:	mov	x20, x2
  42c8b0:	mov	x21, x1
  42c8b4:	cmp	x1, #0x1
  42c8b8:	mov	x19, x0
  42c8bc:	mov	x29, sp
  42c8c0:	b.lt	42c8e8 <ferror@plt+0x28908>  // b.tstop
  42c8c4:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42c8c8:	add	x8, x8, #0xee0
  42c8cc:	mov	x9, x21
  42c8d0:	ldrb	w10, [x19]
  42c8d4:	subs	x9, x9, #0x1
  42c8d8:	ldrb	w10, [x8, x10]
  42c8dc:	add	x19, x19, x10
  42c8e0:	b.ne	42c8d0 <ferror@plt+0x288f0>  // b.any
  42c8e4:	b	42c920 <ferror@plt+0x28940>
  42c8e8:	cbz	x21, 42c920 <ferror@plt+0x28940>
  42c8ec:	mov	x22, x21
  42c8f0:	mov	x1, x19
  42c8f4:	add	x8, x1, x22
  42c8f8:	add	x19, x8, #0x1
  42c8fc:	ldrb	w8, [x19, #-1]!
  42c900:	and	w8, w8, #0xc0
  42c904:	cmp	w8, #0x80
  42c908:	b.eq	42c8fc <ferror@plt+0x2891c>  // b.none
  42c90c:	mov	x0, x19
  42c910:	bl	42cb04 <ferror@plt+0x28b24>
  42c914:	adds	x22, x0, x22
  42c918:	mov	x1, x19
  42c91c:	b.ne	42c8f4 <ferror@plt+0x28914>  // b.any
  42c920:	sub	x22, x20, x21
  42c924:	cmp	x22, #0x1
  42c928:	b.lt	42c954 <ferror@plt+0x28974>  // b.tstop
  42c92c:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  42c930:	sub	x8, x21, x20
  42c934:	add	x9, x9, #0xee0
  42c938:	mov	x20, x19
  42c93c:	ldrb	w10, [x20]
  42c940:	adds	x8, x8, #0x1
  42c944:	ldrb	w10, [x9, x10]
  42c948:	add	x20, x20, x10
  42c94c:	b.cc	42c93c <ferror@plt+0x2895c>  // b.lo, b.ul, b.last
  42c950:	b	42c98c <ferror@plt+0x289ac>
  42c954:	mov	x20, x19
  42c958:	cbz	x22, 42c98c <ferror@plt+0x289ac>
  42c95c:	mov	x1, x19
  42c960:	add	x8, x1, x22
  42c964:	add	x20, x8, #0x1
  42c968:	ldrb	w8, [x20, #-1]!
  42c96c:	and	w8, w8, #0xc0
  42c970:	cmp	w8, #0x80
  42c974:	b.eq	42c968 <ferror@plt+0x28988>  // b.none
  42c978:	mov	x0, x20
  42c97c:	bl	42cb04 <ferror@plt+0x28b24>
  42c980:	adds	x22, x0, x22
  42c984:	mov	x1, x20
  42c988:	b.ne	42c960 <ferror@plt+0x28980>  // b.any
  42c98c:	sub	x20, x20, x19
  42c990:	add	x0, x20, #0x1
  42c994:	bl	414b40 <ferror@plt+0x10b60>
  42c998:	mov	x1, x19
  42c99c:	mov	x2, x20
  42c9a0:	mov	x21, x0
  42c9a4:	bl	4034a0 <memcpy@plt>
  42c9a8:	strb	wzr, [x21, x20]
  42c9ac:	mov	x0, x21
  42c9b0:	ldp	x20, x19, [sp, #32]
  42c9b4:	ldp	x22, x21, [sp, #16]
  42c9b8:	ldp	x29, x30, [sp], #48
  42c9bc:	ret
  42c9c0:	stp	x29, x30, [sp, #-32]!
  42c9c4:	stp	x20, x19, [sp, #16]
  42c9c8:	mov	x19, x1
  42c9cc:	cmp	x1, #0x1
  42c9d0:	mov	x20, x0
  42c9d4:	mov	x29, sp
  42c9d8:	b.lt	42c9fc <ferror@plt+0x28a1c>  // b.tstop
  42c9dc:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42c9e0:	add	x8, x8, #0xee0
  42c9e4:	ldrb	w9, [x20]
  42c9e8:	subs	x19, x19, #0x1
  42c9ec:	ldrb	w9, [x8, x9]
  42c9f0:	add	x20, x20, x9
  42c9f4:	b.ne	42c9e4 <ferror@plt+0x28a04>  // b.any
  42c9f8:	b	42ca30 <ferror@plt+0x28a50>
  42c9fc:	cbz	x19, 42ca30 <ferror@plt+0x28a50>
  42ca00:	mov	x1, x20
  42ca04:	add	x8, x1, x19
  42ca08:	add	x20, x8, #0x1
  42ca0c:	ldrb	w8, [x20, #-1]!
  42ca10:	and	w8, w8, #0xc0
  42ca14:	cmp	w8, #0x80
  42ca18:	b.eq	42ca0c <ferror@plt+0x28a2c>  // b.none
  42ca1c:	mov	x0, x20
  42ca20:	bl	42cb04 <ferror@plt+0x28b24>
  42ca24:	adds	x19, x0, x19
  42ca28:	mov	x1, x20
  42ca2c:	b.ne	42ca04 <ferror@plt+0x28a24>  // b.any
  42ca30:	mov	x0, x20
  42ca34:	ldp	x20, x19, [sp, #16]
  42ca38:	ldp	x29, x30, [sp], #32
  42ca3c:	ret
  42ca40:	ldrsb	w9, [x0]
  42ca44:	and	w8, w9, #0xff
  42ca48:	tbnz	w9, #31, 42ca54 <ferror@plt+0x28a74>
  42ca4c:	and	w0, w8, #0x7f
  42ca50:	ret
  42ca54:	and	w9, w8, #0xe0
  42ca58:	cmp	w9, #0xc0
  42ca5c:	b.ne	42ca6c <ferror@plt+0x28a8c>  // b.any
  42ca60:	mov	w9, #0x1f                  	// #31
  42ca64:	mov	w10, #0x2                   	// #2
  42ca68:	b	42cac8 <ferror@plt+0x28ae8>
  42ca6c:	and	w9, w8, #0xf0
  42ca70:	cmp	w9, #0xe0
  42ca74:	b.ne	42ca84 <ferror@plt+0x28aa4>  // b.any
  42ca78:	mov	w9, #0xf                   	// #15
  42ca7c:	mov	w10, #0x3                   	// #3
  42ca80:	b	42cac8 <ferror@plt+0x28ae8>
  42ca84:	and	w9, w8, #0xf8
  42ca88:	cmp	w9, #0xf0
  42ca8c:	b.ne	42ca9c <ferror@plt+0x28abc>  // b.any
  42ca90:	mov	w9, #0x7                   	// #7
  42ca94:	mov	w10, #0x4                   	// #4
  42ca98:	b	42cac8 <ferror@plt+0x28ae8>
  42ca9c:	and	w9, w8, #0xfc
  42caa0:	cmp	w9, #0xf8
  42caa4:	b.ne	42cab4 <ferror@plt+0x28ad4>  // b.any
  42caa8:	mov	w9, #0x3                   	// #3
  42caac:	mov	w10, #0x5                   	// #5
  42cab0:	b	42cac8 <ferror@plt+0x28ae8>
  42cab4:	and	w9, w8, #0xfe
  42cab8:	cmp	w9, #0xfc
  42cabc:	b.ne	42cafc <ferror@plt+0x28b1c>  // b.any
  42cac0:	mov	w9, #0x1                   	// #1
  42cac4:	mov	w10, #0x6                   	// #6
  42cac8:	and	w11, w9, w8
  42cacc:	add	x8, x0, #0x1
  42cad0:	sub	x9, x10, #0x1
  42cad4:	ldrb	w0, [x8]
  42cad8:	and	w10, w0, #0xc0
  42cadc:	cmp	w10, #0x80
  42cae0:	b.ne	42cafc <ferror@plt+0x28b1c>  // b.any
  42cae4:	bfi	w0, w11, #6, #26
  42cae8:	subs	x9, x9, #0x1
  42caec:	add	x8, x8, #0x1
  42caf0:	mov	w11, w0
  42caf4:	b.ne	42cad4 <ferror@plt+0x28af4>  // b.any
  42caf8:	ret
  42cafc:	mov	w0, #0xffffffff            	// #-1
  42cb00:	ret
  42cb04:	stp	x29, x30, [sp, #-16]!
  42cb08:	mov	x8, x0
  42cb0c:	cmp	x1, x0
  42cb10:	mov	x29, sp
  42cb14:	b.cs	42cb30 <ferror@plt+0x28b50>  // b.hs, b.nlast
  42cb18:	mov	x0, x1
  42cb1c:	mov	x1, x8
  42cb20:	bl	42cb04 <ferror@plt+0x28b24>
  42cb24:	neg	x0, x0
  42cb28:	ldp	x29, x30, [sp], #16
  42cb2c:	ret
  42cb30:	cmp	x8, x1
  42cb34:	b.cs	42cb64 <ferror@plt+0x28b84>  // b.hs, b.nlast
  42cb38:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  42cb3c:	mov	x0, xzr
  42cb40:	add	x9, x9, #0xee0
  42cb44:	ldrb	w10, [x8]
  42cb48:	add	x0, x0, #0x1
  42cb4c:	ldrb	w10, [x9, x10]
  42cb50:	add	x8, x8, x10
  42cb54:	cmp	x8, x1
  42cb58:	b.cc	42cb44 <ferror@plt+0x28b64>  // b.lo, b.ul, b.last
  42cb5c:	ldp	x29, x30, [sp], #16
  42cb60:	ret
  42cb64:	mov	x0, xzr
  42cb68:	ldp	x29, x30, [sp], #16
  42cb6c:	ret
  42cb70:	stp	x29, x30, [sp, #-32]!
  42cb74:	mov	x8, x1
  42cb78:	str	x19, [sp, #16]
  42cb7c:	mov	x29, sp
  42cb80:	cbz	x2, 42cba8 <ferror@plt+0x28bc8>
  42cb84:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  42cb88:	add	x9, x9, #0xee0
  42cb8c:	mov	x8, x1
  42cb90:	ldrb	w10, [x8]
  42cb94:	cbz	x10, 42cba8 <ferror@plt+0x28bc8>
  42cb98:	ldrb	w10, [x9, x10]
  42cb9c:	subs	x2, x2, #0x1
  42cba0:	add	x8, x8, x10
  42cba4:	b.ne	42cb90 <ferror@plt+0x28bb0>  // b.any
  42cba8:	sub	x19, x8, x1
  42cbac:	mov	x2, x19
  42cbb0:	bl	403e70 <strncpy@plt>
  42cbb4:	strb	wzr, [x0, x19]
  42cbb8:	ldr	x19, [sp, #16]
  42cbbc:	ldp	x29, x30, [sp], #32
  42cbc0:	ret
  42cbc4:	cmp	w0, #0x80
  42cbc8:	b.cs	42cbdc <ferror@plt+0x28bfc>  // b.hs, b.nlast
  42cbcc:	mov	w9, wzr
  42cbd0:	mov	w8, #0x1                   	// #1
  42cbd4:	cbnz	x1, 42cc48 <ferror@plt+0x28c68>
  42cbd8:	b	42cc20 <ferror@plt+0x28c40>
  42cbdc:	cmp	w0, #0x800
  42cbe0:	b.cs	42cbf4 <ferror@plt+0x28c14>  // b.hs, b.nlast
  42cbe4:	mov	w9, #0xc0                  	// #192
  42cbe8:	mov	w8, #0x2                   	// #2
  42cbec:	cbnz	x1, 42cc48 <ferror@plt+0x28c68>
  42cbf0:	b	42cc20 <ferror@plt+0x28c40>
  42cbf4:	cmp	w0, #0x10, lsl #12
  42cbf8:	b.cs	42cc0c <ferror@plt+0x28c2c>  // b.hs, b.nlast
  42cbfc:	mov	w9, #0xe0                  	// #224
  42cc00:	mov	w8, #0x3                   	// #3
  42cc04:	cbnz	x1, 42cc48 <ferror@plt+0x28c68>
  42cc08:	b	42cc20 <ferror@plt+0x28c40>
  42cc0c:	cmp	w0, #0x200, lsl #12
  42cc10:	b.cs	42cc28 <ferror@plt+0x28c48>  // b.hs, b.nlast
  42cc14:	mov	w9, #0xf0                  	// #240
  42cc18:	mov	w8, #0x4                   	// #4
  42cc1c:	cbnz	x1, 42cc48 <ferror@plt+0x28c68>
  42cc20:	mov	w0, w8
  42cc24:	ret
  42cc28:	lsr	w8, w0, #26
  42cc2c:	mov	w9, #0x5                   	// #5
  42cc30:	mov	w10, #0xfc                  	// #252
  42cc34:	mov	w11, #0xf8                  	// #248
  42cc38:	cmp	w8, #0x0
  42cc3c:	cinc	w8, w9, ne  // ne = any
  42cc40:	csel	w9, w11, w10, eq  // eq = none
  42cc44:	cbz	x1, 42cc20 <ferror@plt+0x28c40>
  42cc48:	cmp	w8, #0x2
  42cc4c:	b.cc	42cc74 <ferror@plt+0x28c94>  // b.lo, b.ul, b.last
  42cc50:	mov	w10, w8
  42cc54:	sub	x11, x1, #0x1
  42cc58:	mov	w12, #0x80                  	// #128
  42cc5c:	bfxil	w12, w0, #0, #6
  42cc60:	cmp	x10, #0x2
  42cc64:	strb	w12, [x11, x10]
  42cc68:	sub	x10, x10, #0x1
  42cc6c:	lsr	w0, w0, #6
  42cc70:	b.gt	42cc58 <ferror@plt+0x28c78>
  42cc74:	orr	w9, w0, w9
  42cc78:	strb	w9, [x1]
  42cc7c:	mov	w0, w8
  42cc80:	ret
  42cc84:	sub	sp, sp, #0x20
  42cc88:	cmp	w2, #0x80
  42cc8c:	stp	x29, x30, [sp, #16]
  42cc90:	add	x29, sp, #0x10
  42cc94:	b.cs	42cca4 <ferror@plt+0x28cc4>  // b.hs, b.nlast
  42cc98:	mov	w8, wzr
  42cc9c:	mov	w9, #0x1                   	// #1
  42cca0:	b	42cd24 <ferror@plt+0x28d44>
  42cca4:	cmp	w2, #0x800
  42cca8:	b.cs	42ccb8 <ferror@plt+0x28cd8>  // b.hs, b.nlast
  42ccac:	mov	w8, #0xc0                  	// #192
  42ccb0:	mov	w9, #0x2                   	// #2
  42ccb4:	b	42ccfc <ferror@plt+0x28d1c>
  42ccb8:	cmp	w2, #0x10, lsl #12
  42ccbc:	b.cs	42cccc <ferror@plt+0x28cec>  // b.hs, b.nlast
  42ccc0:	mov	w8, #0xe0                  	// #224
  42ccc4:	mov	w9, #0x3                   	// #3
  42ccc8:	b	42ccfc <ferror@plt+0x28d1c>
  42cccc:	cmp	w2, #0x200, lsl #12
  42ccd0:	b.cs	42cce0 <ferror@plt+0x28d00>  // b.hs, b.nlast
  42ccd4:	mov	w8, #0xf0                  	// #240
  42ccd8:	mov	w9, #0x4                   	// #4
  42ccdc:	b	42ccfc <ferror@plt+0x28d1c>
  42cce0:	lsr	w8, w2, #26
  42cce4:	mov	w9, #0x5                   	// #5
  42cce8:	mov	w10, #0xfc                  	// #252
  42ccec:	mov	w11, #0xf8                  	// #248
  42ccf0:	cmp	w8, #0x0
  42ccf4:	cinc	w9, w9, ne  // ne = any
  42ccf8:	csel	w8, w11, w10, eq  // eq = none
  42ccfc:	add	x11, sp, #0x4
  42cd00:	mov	w10, w9
  42cd04:	sub	x11, x11, #0x1
  42cd08:	mov	w12, #0x80                  	// #128
  42cd0c:	bfxil	w12, w2, #0, #6
  42cd10:	cmp	x10, #0x2
  42cd14:	strb	w12, [x11, x10]
  42cd18:	sub	x10, x10, #0x1
  42cd1c:	lsr	w2, w2, #6
  42cd20:	b.gt	42cd08 <ferror@plt+0x28d28>
  42cd24:	orr	w8, w2, w8
  42cd28:	add	x10, sp, #0x4
  42cd2c:	add	x2, sp, #0x4
  42cd30:	strb	w8, [sp, #4]
  42cd34:	strb	wzr, [x10, w9, sxtw]
  42cd38:	bl	422b10 <ferror@plt+0x1eb30>
  42cd3c:	ldp	x29, x30, [sp, #16]
  42cd40:	add	sp, sp, #0x20
  42cd44:	ret
  42cd48:	sub	sp, sp, #0x20
  42cd4c:	cmp	w2, #0x80
  42cd50:	stp	x29, x30, [sp, #16]
  42cd54:	add	x29, sp, #0x10
  42cd58:	b.cs	42cd68 <ferror@plt+0x28d88>  // b.hs, b.nlast
  42cd5c:	mov	w8, wzr
  42cd60:	mov	w9, #0x1                   	// #1
  42cd64:	b	42cde8 <ferror@plt+0x28e08>
  42cd68:	cmp	w2, #0x800
  42cd6c:	b.cs	42cd7c <ferror@plt+0x28d9c>  // b.hs, b.nlast
  42cd70:	mov	w8, #0xc0                  	// #192
  42cd74:	mov	w9, #0x2                   	// #2
  42cd78:	b	42cdc0 <ferror@plt+0x28de0>
  42cd7c:	cmp	w2, #0x10, lsl #12
  42cd80:	b.cs	42cd90 <ferror@plt+0x28db0>  // b.hs, b.nlast
  42cd84:	mov	w8, #0xe0                  	// #224
  42cd88:	mov	w9, #0x3                   	// #3
  42cd8c:	b	42cdc0 <ferror@plt+0x28de0>
  42cd90:	cmp	w2, #0x200, lsl #12
  42cd94:	b.cs	42cda4 <ferror@plt+0x28dc4>  // b.hs, b.nlast
  42cd98:	mov	w8, #0xf0                  	// #240
  42cd9c:	mov	w9, #0x4                   	// #4
  42cda0:	b	42cdc0 <ferror@plt+0x28de0>
  42cda4:	lsr	w8, w2, #26
  42cda8:	mov	w9, #0x5                   	// #5
  42cdac:	mov	w10, #0xfc                  	// #252
  42cdb0:	mov	w11, #0xf8                  	// #248
  42cdb4:	cmp	w8, #0x0
  42cdb8:	cinc	w9, w9, ne  // ne = any
  42cdbc:	csel	w8, w11, w10, eq  // eq = none
  42cdc0:	add	x11, sp, #0x4
  42cdc4:	mov	w10, w9
  42cdc8:	sub	x11, x11, #0x1
  42cdcc:	mov	w12, #0x80                  	// #128
  42cdd0:	bfxil	w12, w2, #0, #6
  42cdd4:	cmp	x10, #0x2
  42cdd8:	strb	w12, [x11, x10]
  42cddc:	sub	x10, x10, #0x1
  42cde0:	lsr	w2, w2, #6
  42cde4:	b.gt	42cdcc <ferror@plt+0x28dec>
  42cde8:	orr	w8, w2, w8
  42cdec:	add	x10, sp, #0x4
  42cdf0:	add	x2, sp, #0x4
  42cdf4:	strb	w8, [sp, #4]
  42cdf8:	strb	wzr, [x10, w9, sxtw]
  42cdfc:	bl	422d30 <ferror@plt+0x1ed50>
  42ce00:	ldp	x29, x30, [sp, #16]
  42ce04:	add	sp, sp, #0x20
  42ce08:	ret
  42ce0c:	cbz	x1, 42cf4c <ferror@plt+0x28f6c>
  42ce10:	ldrsb	w9, [x0]
  42ce14:	mov	x8, x0
  42ce18:	and	w0, w9, #0xff
  42ce1c:	tbnz	w9, #31, 42ce38 <ferror@plt+0x28e58>
  42ce20:	lsr	w9, w0, #11
  42ce24:	lsr	w8, w0, #16
  42ce28:	cmp	w9, #0x1b
  42ce2c:	ccmp	w8, #0x10, #0x2, ne  // ne = any
  42ce30:	csinv	w0, w0, wzr, ls  // ls = plast
  42ce34:	ret
  42ce38:	cmp	w0, #0xc0
  42ce3c:	b.cc	42cef4 <ferror@plt+0x28f14>  // b.lo, b.ul, b.last
  42ce40:	cmp	w0, #0xe0
  42ce44:	b.cs	42ce58 <ferror@plt+0x28e78>  // b.hs, b.nlast
  42ce48:	mov	w9, #0x80                  	// #128
  42ce4c:	mov	w10, #0x1f                  	// #31
  42ce50:	mov	w11, #0x2                   	// #2
  42ce54:	b	42ceb4 <ferror@plt+0x28ed4>
  42ce58:	cmp	w0, #0xf0
  42ce5c:	b.cs	42ce70 <ferror@plt+0x28e90>  // b.hs, b.nlast
  42ce60:	mov	w9, #0x800                 	// #2048
  42ce64:	mov	w10, #0xf                   	// #15
  42ce68:	mov	w11, #0x3                   	// #3
  42ce6c:	b	42ceb4 <ferror@plt+0x28ed4>
  42ce70:	cmp	w0, #0xf8
  42ce74:	b.cs	42ce88 <ferror@plt+0x28ea8>  // b.hs, b.nlast
  42ce78:	mov	w9, #0x10000               	// #65536
  42ce7c:	mov	w10, #0x7                   	// #7
  42ce80:	mov	w11, #0x4                   	// #4
  42ce84:	b	42ceb4 <ferror@plt+0x28ed4>
  42ce88:	cmp	w0, #0xfc
  42ce8c:	b.cs	42cea0 <ferror@plt+0x28ec0>  // b.hs, b.nlast
  42ce90:	mov	w9, #0x200000              	// #2097152
  42ce94:	mov	w10, #0x3                   	// #3
  42ce98:	mov	w11, #0x5                   	// #5
  42ce9c:	b	42ceb4 <ferror@plt+0x28ed4>
  42cea0:	cmp	w0, #0xfd
  42cea4:	b.hi	42cef4 <ferror@plt+0x28f14>  // b.pmore
  42cea8:	mov	w9, #0x4000000             	// #67108864
  42ceac:	mov	w10, #0x1                   	// #1
  42ceb0:	mov	w11, #0x6                   	// #6
  42ceb4:	cmp	x11, x1
  42ceb8:	b.hi	42cf14 <ferror@plt+0x28f34>  // b.pmore
  42cebc:	and	w12, w10, w0
  42cec0:	sub	x10, x11, #0x1
  42cec4:	add	x8, x8, #0x1
  42cec8:	ldrb	w0, [x8]
  42cecc:	and	w11, w0, #0xc0
  42ced0:	cmp	w11, #0x80
  42ced4:	b.ne	42cf04 <ferror@plt+0x28f24>  // b.any
  42ced8:	bfi	w0, w12, #6, #26
  42cedc:	subs	x10, x10, #0x1
  42cee0:	add	x8, x8, #0x1
  42cee4:	mov	w12, w0
  42cee8:	b.ne	42cec8 <ferror@plt+0x28ee8>  // b.any
  42ceec:	cmp	w0, w9
  42cef0:	b.cs	42cefc <ferror@plt+0x28f1c>  // b.hs, b.nlast
  42cef4:	mov	w0, #0xffffffff            	// #-1
  42cef8:	ret
  42cefc:	tbz	w0, #31, 42ce20 <ferror@plt+0x28e40>
  42cf00:	b	42ce34 <ferror@plt+0x28e54>
  42cf04:	cmp	w0, #0x0
  42cf08:	mov	w8, #0xfffffffe            	// #-2
  42cf0c:	cinc	w0, w8, ne  // ne = any
  42cf10:	ret
  42cf14:	cmp	x1, #0x2
  42cf18:	b.lt	42cf4c <ferror@plt+0x28f6c>  // b.tstop
  42cf1c:	mov	w9, #0x2                   	// #2
  42cf20:	mov	w10, #0x1                   	// #1
  42cf24:	mov	w0, #0xfffffffe            	// #-2
  42cf28:	ldrb	w10, [x8, x10]
  42cf2c:	and	w10, w10, #0xc0
  42cf30:	cmp	w10, #0x80
  42cf34:	b.ne	42cef4 <ferror@plt+0x28f14>  // b.any
  42cf38:	mov	w10, w9
  42cf3c:	add	w9, w9, #0x1
  42cf40:	cmp	x10, x1
  42cf44:	b.lt	42cf28 <ferror@plt+0x28f48>  // b.tstop
  42cf48:	b	42ce34 <ferror@plt+0x28e54>
  42cf4c:	mov	w0, #0xfffffffe            	// #-2
  42cf50:	ret
  42cf54:	stp	x29, x30, [sp, #-48]!
  42cf58:	str	x21, [sp, #16]
  42cf5c:	stp	x20, x19, [sp, #32]
  42cf60:	mov	x29, sp
  42cf64:	cbz	x0, 42d078 <ferror@plt+0x29098>
  42cf68:	mov	x19, x2
  42cf6c:	mov	x20, x0
  42cf70:	tbnz	x1, #63, 42cfac <ferror@plt+0x28fcc>
  42cf74:	mov	w21, wzr
  42cf78:	cbz	x1, 42cfdc <ferror@plt+0x28ffc>
  42cf7c:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  42cf80:	add	x8, x20, x1
  42cf84:	add	x9, x9, #0xee0
  42cf88:	mov	x10, x20
  42cf8c:	ldrb	w11, [x10]
  42cf90:	cbz	x11, 42cfdc <ferror@plt+0x28ffc>
  42cf94:	ldrb	w11, [x9, x11]
  42cf98:	add	w21, w21, #0x1
  42cf9c:	add	x10, x10, x11
  42cfa0:	cmp	x10, x8
  42cfa4:	b.cc	42cf8c <ferror@plt+0x28fac>  // b.lo, b.ul, b.last
  42cfa8:	b	42cfdc <ferror@plt+0x28ffc>
  42cfac:	ldrb	w9, [x20]
  42cfb0:	cbz	w9, 42cff8 <ferror@plt+0x29018>
  42cfb4:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42cfb8:	mov	w21, wzr
  42cfbc:	add	x8, x8, #0xee0
  42cfc0:	mov	x10, x20
  42cfc4:	and	x9, x9, #0xff
  42cfc8:	ldrb	w9, [x8, x9]
  42cfcc:	add	w21, w21, #0x1
  42cfd0:	add	x10, x10, x9
  42cfd4:	ldrb	w9, [x10]
  42cfd8:	cbnz	w9, 42cfc4 <ferror@plt+0x28fe4>
  42cfdc:	add	w0, w21, #0x1
  42cfe0:	mov	w1, #0x4                   	// #4
  42cfe4:	bl	414dac <ferror@plt+0x10dcc>
  42cfe8:	cbz	w21, 42d00c <ferror@plt+0x2902c>
  42cfec:	mov	x8, xzr
  42cff0:	mov	w9, w21
  42cff4:	b	42d040 <ferror@plt+0x29060>
  42cff8:	mov	w21, wzr
  42cffc:	add	w0, w21, #0x1
  42d000:	mov	w1, #0x4                   	// #4
  42d004:	bl	414dac <ferror@plt+0x10dcc>
  42d008:	cbnz	w21, 42cfec <ferror@plt+0x2900c>
  42d00c:	str	wzr, [x0, w21, uxtw #2]
  42d010:	cbz	x19, 42d01c <ferror@plt+0x2903c>
  42d014:	mov	w8, w21
  42d018:	str	x8, [x19]
  42d01c:	ldp	x20, x19, [sp, #32]
  42d020:	ldr	x21, [sp, #16]
  42d024:	ldp	x29, x30, [sp], #48
  42d028:	ret
  42d02c:	mov	w10, #0xfffd                	// #65533
  42d030:	str	w10, [x0, x8, lsl #2]
  42d034:	add	x8, x8, #0x1
  42d038:	cmp	x8, x9
  42d03c:	b.eq	42d00c <ferror@plt+0x2902c>  // b.none
  42d040:	ldrsb	w11, [x20], #1
  42d044:	and	w10, w11, #0xff
  42d048:	tbz	w11, #31, 42d030 <ferror@plt+0x29050>
  42d04c:	tbz	w10, #6, 42d02c <ferror@plt+0x2904c>
  42d050:	mov	w11, #0x40                  	// #64
  42d054:	ldrb	w12, [x20], #1
  42d058:	lsl	w11, w11, #5
  42d05c:	tst	w11, w10, lsl #6
  42d060:	bfi	w12, w10, #6, #26
  42d064:	mov	w10, w12
  42d068:	b.ne	42d054 <ferror@plt+0x29074>  // b.any
  42d06c:	sub	w10, w11, #0x1
  42d070:	and	w10, w12, w10
  42d074:	b	42d030 <ferror@plt+0x29050>
  42d078:	adrp	x0, 447000 <ferror@plt+0x43020>
  42d07c:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  42d080:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  42d084:	add	x0, x0, #0xf7f
  42d088:	add	x1, x1, #0x29
  42d08c:	add	x2, x2, #0xd06
  42d090:	bl	415dcc <ferror@plt+0x11dec>
  42d094:	mov	x0, xzr
  42d098:	ldp	x20, x19, [sp, #32]
  42d09c:	ldr	x21, [sp, #16]
  42d0a0:	ldp	x29, x30, [sp], #48
  42d0a4:	ret
  42d0a8:	stp	x29, x30, [sp, #-64]!
  42d0ac:	stp	x22, x21, [sp, #32]
  42d0b0:	stp	x20, x19, [sp, #48]
  42d0b4:	mov	x22, x4
  42d0b8:	mov	x21, x3
  42d0bc:	mov	x19, x2
  42d0c0:	mov	x20, x0
  42d0c4:	stp	x24, x23, [sp, #16]
  42d0c8:	mov	x29, sp
  42d0cc:	tbnz	x1, #63, 42d1d4 <ferror@plt+0x291f4>
  42d0d0:	mov	w23, wzr
  42d0d4:	cbz	x1, 42d334 <ferror@plt+0x29354>
  42d0d8:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  42d0dc:	add	x8, x20, x1
  42d0e0:	add	x9, x9, #0xee0
  42d0e4:	mov	x24, x20
  42d0e8:	b	42d104 <ferror@plt+0x29124>
  42d0ec:	ldrb	w10, [x9, w10, uxtw]
  42d0f0:	add	w23, w23, #0x1
  42d0f4:	add	x24, x24, x10
  42d0f8:	sub	x1, x8, x24
  42d0fc:	cmp	x1, #0x0
  42d100:	b.le	42d334 <ferror@plt+0x29354>
  42d104:	ldrb	w10, [x24]
  42d108:	cbz	w10, 42d334 <ferror@plt+0x29354>
  42d10c:	sxtb	w11, w10
  42d110:	tbz	w11, #31, 42d0ec <ferror@plt+0x2910c>
  42d114:	cmp	w10, #0xc0
  42d118:	b.cc	42d2dc <ferror@plt+0x292fc>  // b.lo, b.ul, b.last
  42d11c:	cmp	w10, #0xe0
  42d120:	b.cs	42d134 <ferror@plt+0x29154>  // b.hs, b.nlast
  42d124:	mov	w11, #0x80                  	// #128
  42d128:	mov	w12, #0x1f                  	// #31
  42d12c:	mov	w13, #0x2                   	// #2
  42d130:	b	42d190 <ferror@plt+0x291b0>
  42d134:	cmp	w10, #0xf0
  42d138:	b.cs	42d14c <ferror@plt+0x2916c>  // b.hs, b.nlast
  42d13c:	mov	w11, #0x800                 	// #2048
  42d140:	mov	w12, #0xf                   	// #15
  42d144:	mov	w13, #0x3                   	// #3
  42d148:	b	42d190 <ferror@plt+0x291b0>
  42d14c:	cmp	w10, #0xf8
  42d150:	b.cs	42d164 <ferror@plt+0x29184>  // b.hs, b.nlast
  42d154:	mov	w11, #0x10000               	// #65536
  42d158:	mov	w12, #0x7                   	// #7
  42d15c:	mov	w13, #0x4                   	// #4
  42d160:	b	42d190 <ferror@plt+0x291b0>
  42d164:	cmp	w10, #0xfc
  42d168:	b.cs	42d17c <ferror@plt+0x2919c>  // b.hs, b.nlast
  42d16c:	mov	w11, #0x200000              	// #2097152
  42d170:	mov	w12, #0x3                   	// #3
  42d174:	mov	w13, #0x5                   	// #5
  42d178:	b	42d190 <ferror@plt+0x291b0>
  42d17c:	cmp	w10, #0xfd
  42d180:	b.hi	42d2dc <ferror@plt+0x292fc>  // b.pmore
  42d184:	mov	w11, #0x4000000             	// #67108864
  42d188:	mov	w12, #0x1                   	// #1
  42d18c:	mov	w13, #0x6                   	// #6
  42d190:	cmp	x13, x1
  42d194:	b.hi	42d300 <ferror@plt+0x29320>  // b.pmore
  42d198:	and	w15, w12, w10
  42d19c:	mov	w14, #0x1                   	// #1
  42d1a0:	ldrb	w12, [x24, x14]
  42d1a4:	and	w16, w12, #0xc0
  42d1a8:	cmp	w16, #0x80
  42d1ac:	b.ne	42d2d8 <ferror@plt+0x292f8>  // b.any
  42d1b0:	bfi	w12, w15, #6, #26
  42d1b4:	add	x14, x14, #0x1
  42d1b8:	cmp	x13, x14
  42d1bc:	mov	w15, w12
  42d1c0:	b.ne	42d1a0 <ferror@plt+0x291c0>  // b.any
  42d1c4:	cmp	w12, w11
  42d1c8:	b.cc	42d2dc <ferror@plt+0x292fc>  // b.lo, b.ul, b.last
  42d1cc:	tbz	w12, #31, 42d0ec <ferror@plt+0x2910c>
  42d1d0:	b	42d2c4 <ferror@plt+0x292e4>
  42d1d4:	ldrb	w9, [x20]
  42d1d8:	cbz	w9, 42d2d0 <ferror@plt+0x292f0>
  42d1dc:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42d1e0:	mov	w23, wzr
  42d1e4:	add	x8, x8, #0xee0
  42d1e8:	mov	x24, x20
  42d1ec:	b	42d204 <ferror@plt+0x29224>
  42d1f0:	ldrb	w9, [x8, w9, uxtw]
  42d1f4:	add	w23, w23, #0x1
  42d1f8:	add	x24, x24, x9
  42d1fc:	ldrb	w9, [x24]
  42d200:	cbz	w9, 42d334 <ferror@plt+0x29354>
  42d204:	sxtb	w10, w9
  42d208:	and	w9, w9, #0xff
  42d20c:	tbz	w10, #31, 42d1f0 <ferror@plt+0x29210>
  42d210:	cmp	w9, #0xc0
  42d214:	b.cc	42d2dc <ferror@plt+0x292fc>  // b.lo, b.ul, b.last
  42d218:	cmp	w9, #0xe0
  42d21c:	b.cs	42d230 <ferror@plt+0x29250>  // b.hs, b.nlast
  42d220:	mov	w10, #0x80                  	// #128
  42d224:	mov	w11, #0x1f                  	// #31
  42d228:	mov	w13, #0x2                   	// #2
  42d22c:	b	42d28c <ferror@plt+0x292ac>
  42d230:	cmp	w9, #0xf0
  42d234:	b.cs	42d248 <ferror@plt+0x29268>  // b.hs, b.nlast
  42d238:	mov	w10, #0x800                 	// #2048
  42d23c:	mov	w11, #0xf                   	// #15
  42d240:	mov	w13, #0x3                   	// #3
  42d244:	b	42d28c <ferror@plt+0x292ac>
  42d248:	cmp	w9, #0xf8
  42d24c:	b.cs	42d260 <ferror@plt+0x29280>  // b.hs, b.nlast
  42d250:	mov	w10, #0x10000               	// #65536
  42d254:	mov	w11, #0x7                   	// #7
  42d258:	mov	w13, #0x4                   	// #4
  42d25c:	b	42d28c <ferror@plt+0x292ac>
  42d260:	cmp	w9, #0xfc
  42d264:	b.cs	42d278 <ferror@plt+0x29298>  // b.hs, b.nlast
  42d268:	mov	w10, #0x200000              	// #2097152
  42d26c:	mov	w11, #0x3                   	// #3
  42d270:	mov	w13, #0x5                   	// #5
  42d274:	b	42d28c <ferror@plt+0x292ac>
  42d278:	cmp	w9, #0xfe
  42d27c:	b.cs	42d2dc <ferror@plt+0x292fc>  // b.hs, b.nlast
  42d280:	mov	w10, #0x4000000             	// #67108864
  42d284:	mov	w11, #0x1                   	// #1
  42d288:	mov	w13, #0x6                   	// #6
  42d28c:	and	w14, w11, w9
  42d290:	mov	w11, #0x1                   	// #1
  42d294:	ldrb	w12, [x24, x11]
  42d298:	and	w15, w12, #0xc0
  42d29c:	cmp	w15, #0x80
  42d2a0:	b.ne	42d2d8 <ferror@plt+0x292f8>  // b.any
  42d2a4:	bfi	w12, w14, #6, #26
  42d2a8:	add	x11, x11, #0x1
  42d2ac:	cmp	x13, x11
  42d2b0:	mov	w14, w12
  42d2b4:	b.ne	42d294 <ferror@plt+0x292b4>  // b.any
  42d2b8:	cmp	w12, w10
  42d2bc:	b.cc	42d2dc <ferror@plt+0x292fc>  // b.lo, b.ul, b.last
  42d2c0:	tbz	w12, #31, 42d1f0 <ferror@plt+0x29210>
  42d2c4:	cmn	w12, #0x2
  42d2c8:	b.ne	42d2dc <ferror@plt+0x292fc>  // b.any
  42d2cc:	b	42d330 <ferror@plt+0x29350>
  42d2d0:	mov	w23, wzr
  42d2d4:	b	42d334 <ferror@plt+0x29354>
  42d2d8:	cbz	w12, 42d330 <ferror@plt+0x29350>
  42d2dc:	bl	438744 <ferror@plt+0x34764>
  42d2e0:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42d2e4:	mov	w1, w0
  42d2e8:	add	x3, x3, #0x91
  42d2ec:	mov	w2, #0x1                   	// #1
  42d2f0:	mov	x0, x22
  42d2f4:	bl	409b3c <ferror@plt+0x5b5c>
  42d2f8:	mov	x0, xzr
  42d2fc:	b	42d44c <ferror@plt+0x2946c>
  42d300:	cmp	x1, #0x2
  42d304:	b.lt	42d330 <ferror@plt+0x29350>  // b.tstop
  42d308:	mov	w8, #0x2                   	// #2
  42d30c:	mov	w9, #0x1                   	// #1
  42d310:	ldrb	w9, [x24, x9]
  42d314:	and	w9, w9, #0xc0
  42d318:	cmp	w9, #0x80
  42d31c:	b.ne	42d2dc <ferror@plt+0x292fc>  // b.any
  42d320:	mov	w9, w8
  42d324:	cmp	x1, x9
  42d328:	add	w8, w8, #0x1
  42d32c:	b.gt	42d310 <ferror@plt+0x29330>
  42d330:	cbz	x19, 42d46c <ferror@plt+0x2948c>
  42d334:	add	w0, w23, #0x1
  42d338:	mov	w1, #0x4                   	// #4
  42d33c:	bl	414dac <ferror@plt+0x10dcc>
  42d340:	mov	x24, x20
  42d344:	cbz	w23, 42d43c <ferror@plt+0x2945c>
  42d348:	adrp	x10, 45e000 <ferror@plt+0x5a020>
  42d34c:	mov	x8, xzr
  42d350:	mov	w9, w23
  42d354:	add	x10, x10, #0xee0
  42d358:	mov	x24, x20
  42d35c:	b	42d380 <ferror@plt+0x293a0>
  42d360:	and	w11, w11, #0x7f
  42d364:	str	w11, [x0, x8, lsl #2]
  42d368:	ldrb	w11, [x24]
  42d36c:	add	x8, x8, #0x1
  42d370:	cmp	x8, x9
  42d374:	ldrb	w11, [x10, x11]
  42d378:	add	x24, x24, x11
  42d37c:	b.eq	42d43c <ferror@plt+0x2945c>  // b.none
  42d380:	ldrsb	w12, [x24]
  42d384:	and	w11, w12, #0xff
  42d388:	tbz	w12, #31, 42d360 <ferror@plt+0x29380>
  42d38c:	and	w12, w11, #0xe0
  42d390:	cmp	w12, #0xc0
  42d394:	b.ne	42d3a4 <ferror@plt+0x293c4>  // b.any
  42d398:	mov	w12, #0x1f                  	// #31
  42d39c:	mov	w13, #0x2                   	// #2
  42d3a0:	b	42d400 <ferror@plt+0x29420>
  42d3a4:	and	w12, w11, #0xf0
  42d3a8:	cmp	w12, #0xe0
  42d3ac:	b.ne	42d3bc <ferror@plt+0x293dc>  // b.any
  42d3b0:	mov	w12, #0xf                   	// #15
  42d3b4:	mov	w13, #0x3                   	// #3
  42d3b8:	b	42d400 <ferror@plt+0x29420>
  42d3bc:	and	w12, w11, #0xf8
  42d3c0:	cmp	w12, #0xf0
  42d3c4:	b.ne	42d3d4 <ferror@plt+0x293f4>  // b.any
  42d3c8:	mov	w12, #0x7                   	// #7
  42d3cc:	mov	w13, #0x4                   	// #4
  42d3d0:	b	42d400 <ferror@plt+0x29420>
  42d3d4:	and	w12, w11, #0xfc
  42d3d8:	cmp	w12, #0xf8
  42d3dc:	b.ne	42d3ec <ferror@plt+0x2940c>  // b.any
  42d3e0:	mov	w12, #0x3                   	// #3
  42d3e4:	mov	w13, #0x5                   	// #5
  42d3e8:	b	42d400 <ferror@plt+0x29420>
  42d3ec:	and	w12, w11, #0xfe
  42d3f0:	cmp	w12, #0xfc
  42d3f4:	b.ne	42d434 <ferror@plt+0x29454>  // b.any
  42d3f8:	mov	w12, #0x1                   	// #1
  42d3fc:	mov	w13, #0x6                   	// #6
  42d400:	and	w14, w12, w11
  42d404:	sub	x12, x13, #0x1
  42d408:	add	x13, x24, #0x1
  42d40c:	ldrb	w11, [x13]
  42d410:	and	w15, w11, #0xc0
  42d414:	cmp	w15, #0x80
  42d418:	b.ne	42d434 <ferror@plt+0x29454>  // b.any
  42d41c:	bfi	w11, w14, #6, #26
  42d420:	subs	x12, x12, #0x1
  42d424:	add	x13, x13, #0x1
  42d428:	mov	w14, w11
  42d42c:	b.ne	42d40c <ferror@plt+0x2942c>  // b.any
  42d430:	b	42d364 <ferror@plt+0x29384>
  42d434:	mov	w11, #0xffffffff            	// #-1
  42d438:	b	42d364 <ferror@plt+0x29384>
  42d43c:	str	wzr, [x0, w23, uxtw #2]
  42d440:	cbz	x21, 42d44c <ferror@plt+0x2946c>
  42d444:	mov	w8, w23
  42d448:	str	x8, [x21]
  42d44c:	cbz	x19, 42d458 <ferror@plt+0x29478>
  42d450:	sub	x8, x24, x20
  42d454:	str	x8, [x19]
  42d458:	ldp	x20, x19, [sp, #48]
  42d45c:	ldp	x22, x21, [sp, #32]
  42d460:	ldp	x24, x23, [sp, #16]
  42d464:	ldp	x29, x30, [sp], #64
  42d468:	ret
  42d46c:	bl	438744 <ferror@plt+0x34764>
  42d470:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42d474:	mov	w1, w0
  42d478:	add	x3, x3, #0x66
  42d47c:	mov	w2, #0x3                   	// #3
  42d480:	mov	x0, x22
  42d484:	bl	409b3c <ferror@plt+0x5b5c>
  42d488:	mov	x0, xzr
  42d48c:	b	42d458 <ferror@plt+0x29478>
  42d490:	stp	x29, x30, [sp, #-64]!
  42d494:	stp	x22, x21, [sp, #32]
  42d498:	stp	x20, x19, [sp, #48]
  42d49c:	mov	x20, x3
  42d4a0:	mov	x19, x2
  42d4a4:	mov	x21, x0
  42d4a8:	stp	x24, x23, [sp, #16]
  42d4ac:	mov	x29, sp
  42d4b0:	cbz	x1, 42d530 <ferror@plt+0x29550>
  42d4b4:	mov	x22, x4
  42d4b8:	mov	x23, xzr
  42d4bc:	mov	w24, wzr
  42d4c0:	mov	w8, #0x5                   	// #5
  42d4c4:	b	42d4dc <ferror@plt+0x294fc>
  42d4c8:	mov	w9, #0x1                   	// #1
  42d4cc:	add	x23, x23, #0x1
  42d4d0:	cmp	x1, x23
  42d4d4:	add	w24, w9, w24
  42d4d8:	b.eq	42d534 <ferror@plt+0x29554>  // b.none
  42d4dc:	ldr	w9, [x21, x23, lsl #2]
  42d4e0:	cbz	w9, 42d534 <ferror@plt+0x29554>
  42d4e4:	tbnz	w9, #31, 42d664 <ferror@plt+0x29684>
  42d4e8:	cmp	w9, #0x80
  42d4ec:	b.cc	42d4c8 <ferror@plt+0x294e8>  // b.lo, b.ul, b.last
  42d4f0:	cmp	w9, #0x800
  42d4f4:	b.cs	42d500 <ferror@plt+0x29520>  // b.hs, b.nlast
  42d4f8:	mov	w9, #0x2                   	// #2
  42d4fc:	b	42d4cc <ferror@plt+0x294ec>
  42d500:	cmp	w9, #0x10, lsl #12
  42d504:	b.cs	42d510 <ferror@plt+0x29530>  // b.hs, b.nlast
  42d508:	mov	w9, #0x3                   	// #3
  42d50c:	b	42d4cc <ferror@plt+0x294ec>
  42d510:	cmp	w9, #0x200, lsl #12
  42d514:	b.cs	42d520 <ferror@plt+0x29540>  // b.hs, b.nlast
  42d518:	mov	w9, #0x4                   	// #4
  42d51c:	b	42d4cc <ferror@plt+0x294ec>
  42d520:	lsr	w9, w9, #26
  42d524:	cmp	w9, #0x0
  42d528:	cinc	w9, w8, ne  // ne = any
  42d52c:	b	42d4cc <ferror@plt+0x294ec>
  42d530:	mov	w24, wzr
  42d534:	add	w0, w24, #0x1
  42d538:	bl	414b40 <ferror@plt+0x10b60>
  42d53c:	cbz	w24, 42d62c <ferror@plt+0x2964c>
  42d540:	mov	x23, xzr
  42d544:	add	x9, x0, w24, uxtw
  42d548:	mov	w10, #0x5                   	// #5
  42d54c:	mov	w11, #0xfc                  	// #252
  42d550:	mov	w12, #0xf8                  	// #248
  42d554:	mov	x8, x0
  42d558:	b	42d570 <ferror@plt+0x29590>
  42d55c:	orr	w13, w13, w14
  42d560:	strb	w13, [x8]
  42d564:	add	x8, x8, w15, uxtw
  42d568:	cmp	x8, x9
  42d56c:	b.cs	42d634 <ferror@plt+0x29654>  // b.hs, b.nlast
  42d570:	ldr	w13, [x21, x23, lsl #2]
  42d574:	cmp	w13, #0x80
  42d578:	b.cs	42d590 <ferror@plt+0x295b0>  // b.hs, b.nlast
  42d57c:	mov	w14, wzr
  42d580:	mov	w15, #0x1                   	// #1
  42d584:	add	x23, x23, #0x1
  42d588:	cbnz	x8, 42d5fc <ferror@plt+0x2961c>
  42d58c:	b	42d564 <ferror@plt+0x29584>
  42d590:	cmp	w13, #0x800
  42d594:	b.cs	42d5ac <ferror@plt+0x295cc>  // b.hs, b.nlast
  42d598:	mov	w14, #0xc0                  	// #192
  42d59c:	mov	w15, #0x2                   	// #2
  42d5a0:	add	x23, x23, #0x1
  42d5a4:	cbnz	x8, 42d5fc <ferror@plt+0x2961c>
  42d5a8:	b	42d564 <ferror@plt+0x29584>
  42d5ac:	cmp	w13, #0x10, lsl #12
  42d5b0:	b.cs	42d5c8 <ferror@plt+0x295e8>  // b.hs, b.nlast
  42d5b4:	mov	w14, #0xe0                  	// #224
  42d5b8:	mov	w15, #0x3                   	// #3
  42d5bc:	add	x23, x23, #0x1
  42d5c0:	cbnz	x8, 42d5fc <ferror@plt+0x2961c>
  42d5c4:	b	42d564 <ferror@plt+0x29584>
  42d5c8:	cmp	w13, #0x200, lsl #12
  42d5cc:	b.cs	42d5e4 <ferror@plt+0x29604>  // b.hs, b.nlast
  42d5d0:	mov	w14, #0xf0                  	// #240
  42d5d4:	mov	w15, #0x4                   	// #4
  42d5d8:	add	x23, x23, #0x1
  42d5dc:	cbnz	x8, 42d5fc <ferror@plt+0x2961c>
  42d5e0:	b	42d564 <ferror@plt+0x29584>
  42d5e4:	lsr	w14, w13, #26
  42d5e8:	cmp	w14, #0x0
  42d5ec:	cinc	w15, w10, ne  // ne = any
  42d5f0:	csel	w14, w12, w11, eq  // eq = none
  42d5f4:	add	x23, x23, #0x1
  42d5f8:	cbz	x8, 42d564 <ferror@plt+0x29584>
  42d5fc:	cmp	w15, #0x2
  42d600:	b.cc	42d55c <ferror@plt+0x2957c>  // b.lo, b.ul, b.last
  42d604:	mov	w16, w15
  42d608:	sub	x17, x8, #0x1
  42d60c:	mov	w18, #0x80                  	// #128
  42d610:	bfxil	w18, w13, #0, #6
  42d614:	cmp	x16, #0x2
  42d618:	strb	w18, [x17, x16]
  42d61c:	sub	x16, x16, #0x1
  42d620:	lsr	w13, w13, #6
  42d624:	b.gt	42d60c <ferror@plt+0x2962c>
  42d628:	b	42d55c <ferror@plt+0x2957c>
  42d62c:	mov	w23, wzr
  42d630:	mov	x8, x0
  42d634:	strb	wzr, [x8]
  42d638:	cbz	x20, 42d644 <ferror@plt+0x29664>
  42d63c:	sub	x8, x8, x0
  42d640:	str	x8, [x20]
  42d644:	cbz	x19, 42d650 <ferror@plt+0x29670>
  42d648:	mov	w8, w23
  42d64c:	str	x8, [x19]
  42d650:	ldp	x20, x19, [sp, #48]
  42d654:	ldp	x22, x21, [sp, #32]
  42d658:	ldp	x24, x23, [sp, #16]
  42d65c:	ldp	x29, x30, [sp], #64
  42d660:	ret
  42d664:	bl	438744 <ferror@plt+0x34764>
  42d668:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42d66c:	mov	w1, w0
  42d670:	add	x3, x3, #0xbb
  42d674:	mov	w2, #0x1                   	// #1
  42d678:	mov	x0, x22
  42d67c:	bl	409b3c <ferror@plt+0x5b5c>
  42d680:	mov	x0, xzr
  42d684:	cbnz	x19, 42d648 <ferror@plt+0x29668>
  42d688:	b	42d650 <ferror@plt+0x29670>
  42d68c:	stp	x29, x30, [sp, #-64]!
  42d690:	stp	x24, x23, [sp, #16]
  42d694:	stp	x22, x21, [sp, #32]
  42d698:	stp	x20, x19, [sp, #48]
  42d69c:	mov	x29, sp
  42d6a0:	cbz	x0, 42da10 <ferror@plt+0x29a30>
  42d6a4:	mov	x22, x4
  42d6a8:	mov	x21, x3
  42d6ac:	mov	x19, x2
  42d6b0:	mov	x20, x0
  42d6b4:	tbnz	x1, #63, 42d778 <ferror@plt+0x29798>
  42d6b8:	cbz	x1, 42d834 <ferror@plt+0x29854>
  42d6bc:	mov	w9, #0x2400                	// #9216
  42d6c0:	mov	w13, wzr
  42d6c4:	mov	w24, wzr
  42d6c8:	movk	w9, #0xfca0, lsl #16
  42d6cc:	mov	w10, #0xdc00                	// #56320
  42d6d0:	mov	w11, #0x5                   	// #5
  42d6d4:	mov	w12, #0xd800                	// #55296
  42d6d8:	mov	x23, x20
  42d6dc:	b	42d700 <ferror@plt+0x29720>
  42d6e0:	mov	w13, #0x1                   	// #1
  42d6e4:	mov	w8, wzr
  42d6e8:	add	w24, w13, w24
  42d6ec:	add	x23, x23, #0x2
  42d6f0:	sub	x13, x23, x20
  42d6f4:	cmp	x1, x13, asr #1
  42d6f8:	mov	w13, w8
  42d6fc:	b.le	42d83c <ferror@plt+0x2985c>
  42d700:	ldrh	w8, [x23]
  42d704:	cbz	w8, 42d88c <ferror@plt+0x298ac>
  42d708:	and	w14, w8, #0xfc00
  42d70c:	cmp	w14, w10
  42d710:	b.ne	42d724 <ferror@plt+0x29744>  // b.any
  42d714:	cbz	w13, 42d868 <ferror@plt+0x29888>
  42d718:	add	w13, w9, w13, lsl #10
  42d71c:	add	w8, w13, w8
  42d720:	b	42d730 <ferror@plt+0x29750>
  42d724:	cbnz	w13, 42d868 <ferror@plt+0x29888>
  42d728:	cmp	w14, w12
  42d72c:	b.eq	42d6ec <ferror@plt+0x2970c>  // b.none
  42d730:	cmp	w8, #0x80
  42d734:	b.cc	42d6e0 <ferror@plt+0x29700>  // b.lo, b.ul, b.last
  42d738:	cmp	w8, #0x800
  42d73c:	b.cs	42d748 <ferror@plt+0x29768>  // b.hs, b.nlast
  42d740:	mov	w13, #0x2                   	// #2
  42d744:	b	42d6e4 <ferror@plt+0x29704>
  42d748:	cmp	w8, #0x10, lsl #12
  42d74c:	b.cs	42d758 <ferror@plt+0x29778>  // b.hs, b.nlast
  42d750:	mov	w13, #0x3                   	// #3
  42d754:	b	42d6e4 <ferror@plt+0x29704>
  42d758:	cmp	w8, #0x200, lsl #12
  42d75c:	b.cs	42d768 <ferror@plt+0x29788>  // b.hs, b.nlast
  42d760:	mov	w13, #0x4                   	// #4
  42d764:	b	42d6e4 <ferror@plt+0x29704>
  42d768:	lsr	w8, w8, #26
  42d76c:	cmp	w8, #0x0
  42d770:	cinc	w13, w11, ne  // ne = any
  42d774:	b	42d6e4 <ferror@plt+0x29704>
  42d778:	ldrh	w13, [x20]
  42d77c:	cbz	w13, 42d834 <ferror@plt+0x29854>
  42d780:	mov	w9, #0x2400                	// #9216
  42d784:	mov	w14, wzr
  42d788:	mov	w24, wzr
  42d78c:	movk	w9, #0xfca0, lsl #16
  42d790:	mov	w10, #0xdc00                	// #56320
  42d794:	mov	w11, #0x5                   	// #5
  42d798:	mov	w12, #0xd800                	// #55296
  42d79c:	mov	x23, x20
  42d7a0:	b	42d7bc <ferror@plt+0x297dc>
  42d7a4:	mov	w13, #0x1                   	// #1
  42d7a8:	mov	w8, wzr
  42d7ac:	add	w24, w13, w24
  42d7b0:	ldrh	w13, [x23, #2]!
  42d7b4:	mov	w14, w8
  42d7b8:	cbz	w13, 42d83c <ferror@plt+0x2985c>
  42d7bc:	and	w8, w13, #0xfc00
  42d7c0:	cmp	w8, w10
  42d7c4:	and	w8, w13, #0xffff
  42d7c8:	b.ne	42d7dc <ferror@plt+0x297fc>  // b.any
  42d7cc:	cbz	w14, 42d868 <ferror@plt+0x29888>
  42d7d0:	add	w13, w9, w14, lsl #10
  42d7d4:	add	w8, w13, w8
  42d7d8:	b	42d7ec <ferror@plt+0x2980c>
  42d7dc:	cbnz	w14, 42d868 <ferror@plt+0x29888>
  42d7e0:	and	w13, w13, #0xfffffc00
  42d7e4:	cmp	w12, w13, uxth
  42d7e8:	b.eq	42d7b0 <ferror@plt+0x297d0>  // b.none
  42d7ec:	cmp	w8, #0x80
  42d7f0:	b.cc	42d7a4 <ferror@plt+0x297c4>  // b.lo, b.ul, b.last
  42d7f4:	cmp	w8, #0x800
  42d7f8:	b.cs	42d804 <ferror@plt+0x29824>  // b.hs, b.nlast
  42d7fc:	mov	w13, #0x2                   	// #2
  42d800:	b	42d7a8 <ferror@plt+0x297c8>
  42d804:	cmp	w8, #0x10, lsl #12
  42d808:	b.cs	42d814 <ferror@plt+0x29834>  // b.hs, b.nlast
  42d80c:	mov	w13, #0x3                   	// #3
  42d810:	b	42d7a8 <ferror@plt+0x297c8>
  42d814:	cmp	w8, #0x200, lsl #12
  42d818:	b.cs	42d824 <ferror@plt+0x29844>  // b.hs, b.nlast
  42d81c:	mov	w13, #0x4                   	// #4
  42d820:	b	42d7a8 <ferror@plt+0x297c8>
  42d824:	lsr	w8, w8, #26
  42d828:	cmp	w8, #0x0
  42d82c:	cinc	w13, w11, ne  // ne = any
  42d830:	b	42d7a8 <ferror@plt+0x297c8>
  42d834:	mov	w24, wzr
  42d838:	mov	w8, wzr
  42d83c:	cbnz	x19, 42d894 <ferror@plt+0x298b4>
  42d840:	cbz	w8, 42d894 <ferror@plt+0x298b4>
  42d844:	bl	438744 <ferror@plt+0x34764>
  42d848:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42d84c:	mov	w1, w0
  42d850:	add	x3, x3, #0x66
  42d854:	mov	w2, #0x3                   	// #3
  42d858:	mov	x0, x22
  42d85c:	bl	409b3c <ferror@plt+0x5b5c>
  42d860:	mov	x0, xzr
  42d864:	b	42d9fc <ferror@plt+0x29a1c>
  42d868:	bl	438744 <ferror@plt+0x34764>
  42d86c:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42d870:	mov	w1, w0
  42d874:	add	x3, x3, #0x12a
  42d878:	mov	w2, #0x1                   	// #1
  42d87c:	mov	x0, x22
  42d880:	bl	409b3c <ferror@plt+0x5b5c>
  42d884:	mov	x0, xzr
  42d888:	b	42d9ec <ferror@plt+0x29a0c>
  42d88c:	mov	w8, w13
  42d890:	cbz	x19, 42d840 <ferror@plt+0x29860>
  42d894:	add	w8, w24, #0x1
  42d898:	sxtw	x0, w8
  42d89c:	bl	414b40 <ferror@plt+0x10b60>
  42d8a0:	cmp	w24, #0x1
  42d8a4:	mov	x9, x0
  42d8a8:	mov	x23, x20
  42d8ac:	b.lt	42d9dc <ferror@plt+0x299fc>  // b.tstop
  42d8b0:	mov	w11, #0x2400                	// #9216
  42d8b4:	mov	w10, wzr
  42d8b8:	add	x8, x0, w24, sxtw
  42d8bc:	movk	w11, #0xfca0, lsl #16
  42d8c0:	mov	w12, #0xd800                	// #55296
  42d8c4:	mov	w13, #0xdc00                	// #56320
  42d8c8:	mov	w14, #0x5                   	// #5
  42d8cc:	mov	w15, #0xfc                  	// #252
  42d8d0:	mov	w16, #0xf8                  	// #248
  42d8d4:	mov	x23, x20
  42d8d8:	mov	x9, x0
  42d8dc:	b	42d8f0 <ferror@plt+0x29910>
  42d8e0:	mov	w10, w17
  42d8e4:	cmp	x9, x8
  42d8e8:	add	x23, x23, #0x2
  42d8ec:	b.cs	42d9dc <ferror@plt+0x299fc>  // b.hs, b.nlast
  42d8f0:	ldrh	w17, [x23]
  42d8f4:	and	w18, w17, #0xfc00
  42d8f8:	cmp	w18, w12
  42d8fc:	b.eq	42d8e0 <ferror@plt+0x29900>  // b.none
  42d900:	cmp	w18, w13
  42d904:	b.ne	42d914 <ferror@plt+0x29934>  // b.any
  42d908:	add	w18, w11, w10, lsl #10
  42d90c:	mov	w10, wzr
  42d910:	add	w17, w18, w17
  42d914:	cmp	w17, #0x80
  42d918:	b.cs	42d92c <ferror@plt+0x2994c>  // b.hs, b.nlast
  42d91c:	mov	w18, wzr
  42d920:	mov	w1, #0x1                   	// #1
  42d924:	cbnz	x9, 42d998 <ferror@plt+0x299b8>
  42d928:	b	42d970 <ferror@plt+0x29990>
  42d92c:	cmp	w17, #0x800
  42d930:	b.cs	42d944 <ferror@plt+0x29964>  // b.hs, b.nlast
  42d934:	mov	w18, #0xc0                  	// #192
  42d938:	mov	w1, #0x2                   	// #2
  42d93c:	cbnz	x9, 42d998 <ferror@plt+0x299b8>
  42d940:	b	42d970 <ferror@plt+0x29990>
  42d944:	cmp	w17, #0x10, lsl #12
  42d948:	b.cs	42d95c <ferror@plt+0x2997c>  // b.hs, b.nlast
  42d94c:	mov	w18, #0xe0                  	// #224
  42d950:	mov	w1, #0x3                   	// #3
  42d954:	cbnz	x9, 42d998 <ferror@plt+0x299b8>
  42d958:	b	42d970 <ferror@plt+0x29990>
  42d95c:	cmp	w17, #0x200, lsl #12
  42d960:	b.cs	42d984 <ferror@plt+0x299a4>  // b.hs, b.nlast
  42d964:	mov	w18, #0xf0                  	// #240
  42d968:	mov	w1, #0x4                   	// #4
  42d96c:	cbnz	x9, 42d998 <ferror@plt+0x299b8>
  42d970:	add	x9, x9, w1, uxtw
  42d974:	cmp	x9, x8
  42d978:	add	x23, x23, #0x2
  42d97c:	b.cc	42d8f0 <ferror@plt+0x29910>  // b.lo, b.ul, b.last
  42d980:	b	42d9dc <ferror@plt+0x299fc>
  42d984:	lsr	w18, w17, #26
  42d988:	cmp	w18, #0x0
  42d98c:	cinc	w1, w14, ne  // ne = any
  42d990:	csel	w18, w16, w15, eq  // eq = none
  42d994:	cbz	x9, 42d970 <ferror@plt+0x29990>
  42d998:	cmp	w1, #0x2
  42d99c:	b.cc	42d9c4 <ferror@plt+0x299e4>  // b.lo, b.ul, b.last
  42d9a0:	mov	w2, w1
  42d9a4:	sub	x3, x9, #0x1
  42d9a8:	mov	w4, #0x80                  	// #128
  42d9ac:	bfxil	w4, w17, #0, #6
  42d9b0:	cmp	x2, #0x2
  42d9b4:	strb	w4, [x3, x2]
  42d9b8:	sub	x2, x2, #0x1
  42d9bc:	lsr	w17, w17, #6
  42d9c0:	b.gt	42d9a8 <ferror@plt+0x299c8>
  42d9c4:	orr	w17, w17, w18
  42d9c8:	strb	w17, [x9]
  42d9cc:	add	x9, x9, w1, uxtw
  42d9d0:	cmp	x9, x8
  42d9d4:	add	x23, x23, #0x2
  42d9d8:	b.cc	42d8f0 <ferror@plt+0x29910>  // b.lo, b.ul, b.last
  42d9dc:	strb	wzr, [x9]
  42d9e0:	cbz	x21, 42d9ec <ferror@plt+0x29a0c>
  42d9e4:	sub	x8, x9, x0
  42d9e8:	str	x8, [x21]
  42d9ec:	cbz	x19, 42d9fc <ferror@plt+0x29a1c>
  42d9f0:	sub	x8, x23, x20
  42d9f4:	asr	x8, x8, #1
  42d9f8:	str	x8, [x19]
  42d9fc:	ldp	x20, x19, [sp, #48]
  42da00:	ldp	x22, x21, [sp, #32]
  42da04:	ldp	x24, x23, [sp, #16]
  42da08:	ldp	x29, x30, [sp], #64
  42da0c:	ret
  42da10:	adrp	x0, 447000 <ferror@plt+0x43020>
  42da14:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  42da18:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  42da1c:	add	x0, x0, #0xf7f
  42da20:	add	x1, x1, #0xdc
  42da24:	add	x2, x2, #0xd06
  42da28:	bl	415dcc <ferror@plt+0x11dec>
  42da2c:	mov	x0, xzr
  42da30:	b	42d9fc <ferror@plt+0x29a1c>
  42da34:	stp	x29, x30, [sp, #-64]!
  42da38:	stp	x24, x23, [sp, #16]
  42da3c:	stp	x22, x21, [sp, #32]
  42da40:	stp	x20, x19, [sp, #48]
  42da44:	mov	x29, sp
  42da48:	cbz	x0, 42dc40 <ferror@plt+0x29c60>
  42da4c:	mov	x22, x4
  42da50:	mov	x21, x3
  42da54:	mov	x19, x2
  42da58:	mov	x20, x0
  42da5c:	tbnz	x1, #63, 42dac0 <ferror@plt+0x29ae0>
  42da60:	cbz	x1, 42db20 <ferror@plt+0x29b40>
  42da64:	mov	w11, wzr
  42da68:	mov	w24, wzr
  42da6c:	mov	w9, #0xdc00                	// #56320
  42da70:	mov	w10, #0xd800                	// #55296
  42da74:	mov	x23, x20
  42da78:	b	42da9c <ferror@plt+0x29abc>
  42da7c:	cbz	w11, 42db54 <ferror@plt+0x29b74>
  42da80:	mov	w8, wzr
  42da84:	add	w24, w24, #0x4
  42da88:	add	x23, x23, #0x2
  42da8c:	sub	x11, x23, x20
  42da90:	cmp	x1, x11, asr #1
  42da94:	mov	w11, w8
  42da98:	b.le	42db28 <ferror@plt+0x29b48>
  42da9c:	ldrh	w8, [x23]
  42daa0:	cbz	w8, 42db78 <ferror@plt+0x29b98>
  42daa4:	and	w12, w8, #0xfc00
  42daa8:	cmp	w12, w9
  42daac:	b.eq	42da7c <ferror@plt+0x29a9c>  // b.none
  42dab0:	cbnz	w11, 42db54 <ferror@plt+0x29b74>
  42dab4:	cmp	w12, w10
  42dab8:	b.ne	42da80 <ferror@plt+0x29aa0>  // b.any
  42dabc:	b	42da88 <ferror@plt+0x29aa8>
  42dac0:	ldrh	w11, [x20]
  42dac4:	cbz	w11, 42db20 <ferror@plt+0x29b40>
  42dac8:	mov	w8, wzr
  42dacc:	mov	w24, wzr
  42dad0:	mov	w9, #0xdc00                	// #56320
  42dad4:	mov	w10, #0xd800                	// #55296
  42dad8:	mov	x23, x20
  42dadc:	b	42daf4 <ferror@plt+0x29b14>
  42dae0:	cbz	w8, 42db54 <ferror@plt+0x29b74>
  42dae4:	mov	w8, wzr
  42dae8:	add	w24, w24, #0x4
  42daec:	ldrh	w11, [x23, #2]!
  42daf0:	cbz	w11, 42db28 <ferror@plt+0x29b48>
  42daf4:	and	w12, w11, #0xfc00
  42daf8:	cmp	w12, w9
  42dafc:	b.eq	42dae0 <ferror@plt+0x29b00>  // b.none
  42db00:	cbnz	w8, 42db54 <ferror@plt+0x29b74>
  42db04:	and	w8, w11, #0xfffffc00
  42db08:	cmp	w10, w8, uxth
  42db0c:	b.ne	42dae4 <ferror@plt+0x29b04>  // b.any
  42db10:	and	w8, w11, #0xffff
  42db14:	ldrh	w11, [x23, #2]!
  42db18:	cbnz	w11, 42daf4 <ferror@plt+0x29b14>
  42db1c:	b	42db28 <ferror@plt+0x29b48>
  42db20:	mov	w24, wzr
  42db24:	mov	w8, wzr
  42db28:	cbnz	x19, 42db80 <ferror@plt+0x29ba0>
  42db2c:	cbz	w8, 42db80 <ferror@plt+0x29ba0>
  42db30:	bl	438744 <ferror@plt+0x34764>
  42db34:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42db38:	mov	w1, w0
  42db3c:	add	x3, x3, #0x66
  42db40:	mov	w2, #0x3                   	// #3
  42db44:	mov	x0, x22
  42db48:	bl	409b3c <ferror@plt+0x5b5c>
  42db4c:	mov	x0, xzr
  42db50:	b	42dc2c <ferror@plt+0x29c4c>
  42db54:	bl	438744 <ferror@plt+0x34764>
  42db58:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42db5c:	mov	w1, w0
  42db60:	add	x3, x3, #0x12a
  42db64:	mov	w2, #0x1                   	// #1
  42db68:	mov	x0, x22
  42db6c:	bl	409b3c <ferror@plt+0x5b5c>
  42db70:	mov	x0, xzr
  42db74:	b	42dc1c <ferror@plt+0x29c3c>
  42db78:	mov	w8, w11
  42db7c:	cbz	x19, 42db2c <ferror@plt+0x29b4c>
  42db80:	add	w8, w24, #0x4
  42db84:	sxtw	x0, w8
  42db88:	bl	414b40 <ferror@plt+0x10b60>
  42db8c:	cmp	w24, #0x1
  42db90:	mov	x8, x0
  42db94:	mov	x23, x20
  42db98:	b.lt	42dc08 <ferror@plt+0x29c28>  // b.tstop
  42db9c:	mov	w13, #0x2400                	// #9216
  42dba0:	mov	w10, wzr
  42dba4:	add	x9, x0, w24, sxtw
  42dba8:	mov	w11, #0xd800                	// #55296
  42dbac:	mov	w12, #0xdc00                	// #56320
  42dbb0:	movk	w13, #0xfca0, lsl #16
  42dbb4:	mov	x23, x20
  42dbb8:	mov	x8, x0
  42dbbc:	b	42dbd0 <ferror@plt+0x29bf0>
  42dbc0:	str	w14, [x8], #4
  42dbc4:	cmp	x8, x9
  42dbc8:	add	x23, x23, #0x2
  42dbcc:	b.cs	42dc08 <ferror@plt+0x29c28>  // b.hs, b.nlast
  42dbd0:	ldrh	w14, [x23]
  42dbd4:	and	w15, w14, #0xfc00
  42dbd8:	cmp	w15, w11
  42dbdc:	b.eq	42dbf8 <ferror@plt+0x29c18>  // b.none
  42dbe0:	cmp	w15, w12
  42dbe4:	b.ne	42dbc0 <ferror@plt+0x29be0>  // b.any
  42dbe8:	add	w14, w14, w10, lsl #10
  42dbec:	mov	w10, wzr
  42dbf0:	add	w14, w14, w13
  42dbf4:	b	42dbc0 <ferror@plt+0x29be0>
  42dbf8:	mov	w10, w14
  42dbfc:	cmp	x8, x9
  42dc00:	add	x23, x23, #0x2
  42dc04:	b.cc	42dbd0 <ferror@plt+0x29bf0>  // b.lo, b.ul, b.last
  42dc08:	str	wzr, [x8]
  42dc0c:	cbz	x21, 42dc1c <ferror@plt+0x29c3c>
  42dc10:	sub	x8, x8, x0
  42dc14:	lsr	x8, x8, #2
  42dc18:	str	x8, [x21]
  42dc1c:	cbz	x19, 42dc2c <ferror@plt+0x29c4c>
  42dc20:	sub	x8, x23, x20
  42dc24:	asr	x8, x8, #1
  42dc28:	str	x8, [x19]
  42dc2c:	ldp	x20, x19, [sp, #48]
  42dc30:	ldp	x22, x21, [sp, #32]
  42dc34:	ldp	x24, x23, [sp, #16]
  42dc38:	ldp	x29, x30, [sp], #64
  42dc3c:	ret
  42dc40:	adrp	x0, 447000 <ferror@plt+0x43020>
  42dc44:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  42dc48:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  42dc4c:	add	x0, x0, #0xf7f
  42dc50:	add	x1, x1, #0x14f
  42dc54:	add	x2, x2, #0xd06
  42dc58:	bl	415dcc <ferror@plt+0x11dec>
  42dc5c:	mov	x0, xzr
  42dc60:	b	42dc2c <ferror@plt+0x29c4c>
  42dc64:	stp	x29, x30, [sp, #-64]!
  42dc68:	stp	x24, x23, [sp, #16]
  42dc6c:	stp	x22, x21, [sp, #32]
  42dc70:	stp	x20, x19, [sp, #48]
  42dc74:	mov	x29, sp
  42dc78:	cbz	x0, 42df4c <ferror@plt+0x29f6c>
  42dc7c:	mov	x22, x4
  42dc80:	mov	x21, x3
  42dc84:	mov	x19, x2
  42dc88:	mov	x20, x0
  42dc8c:	tbnz	x1, #63, 42ddc4 <ferror@plt+0x29de4>
  42dc90:	mov	w24, wzr
  42dc94:	cbz	x1, 42dfa4 <ferror@plt+0x29fc4>
  42dc98:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  42dc9c:	add	x8, x20, x1
  42dca0:	add	x9, x9, #0xee0
  42dca4:	mov	x23, x20
  42dca8:	ldrb	w10, [x23]
  42dcac:	cbz	w10, 42dfa4 <ferror@plt+0x29fc4>
  42dcb0:	sxtb	w11, w10
  42dcb4:	tbz	w11, #31, 42dd94 <ferror@plt+0x29db4>
  42dcb8:	cmp	w10, #0xc0
  42dcbc:	b.cc	42df00 <ferror@plt+0x29f20>  // b.lo, b.ul, b.last
  42dcc0:	cmp	w10, #0xe0
  42dcc4:	b.cs	42dcd8 <ferror@plt+0x29cf8>  // b.hs, b.nlast
  42dcc8:	mov	w12, #0x80                  	// #128
  42dccc:	mov	w11, #0x1f                  	// #31
  42dcd0:	mov	w13, #0x2                   	// #2
  42dcd4:	b	42dd34 <ferror@plt+0x29d54>
  42dcd8:	cmp	w10, #0xf0
  42dcdc:	b.cs	42dcf0 <ferror@plt+0x29d10>  // b.hs, b.nlast
  42dce0:	mov	w12, #0x800                 	// #2048
  42dce4:	mov	w11, #0xf                   	// #15
  42dce8:	mov	w13, #0x3                   	// #3
  42dcec:	b	42dd34 <ferror@plt+0x29d54>
  42dcf0:	cmp	w10, #0xf8
  42dcf4:	b.cs	42dd08 <ferror@plt+0x29d28>  // b.hs, b.nlast
  42dcf8:	mov	w12, #0x10000               	// #65536
  42dcfc:	mov	w11, #0x7                   	// #7
  42dd00:	mov	w13, #0x4                   	// #4
  42dd04:	b	42dd34 <ferror@plt+0x29d54>
  42dd08:	cmp	w10, #0xfc
  42dd0c:	b.cs	42dd20 <ferror@plt+0x29d40>  // b.hs, b.nlast
  42dd10:	mov	w12, #0x200000              	// #2097152
  42dd14:	mov	w11, #0x3                   	// #3
  42dd18:	mov	w13, #0x5                   	// #5
  42dd1c:	b	42dd34 <ferror@plt+0x29d54>
  42dd20:	cmp	w10, #0xfd
  42dd24:	b.hi	42df00 <ferror@plt+0x29f20>  // b.pmore
  42dd28:	mov	w12, #0x4000000             	// #67108864
  42dd2c:	mov	w11, #0x1                   	// #1
  42dd30:	mov	w13, #0x6                   	// #6
  42dd34:	cmp	x13, x1
  42dd38:	b.hi	42df70 <ferror@plt+0x29f90>  // b.pmore
  42dd3c:	and	w15, w11, w10
  42dd40:	mov	w14, #0x1                   	// #1
  42dd44:	ldrb	w11, [x23, x14]
  42dd48:	and	w16, w11, #0xc0
  42dd4c:	cmp	w16, #0x80
  42dd50:	b.ne	42defc <ferror@plt+0x29f1c>  // b.any
  42dd54:	bfi	w11, w15, #6, #26
  42dd58:	add	x14, x14, #0x1
  42dd5c:	cmp	x13, x14
  42dd60:	mov	w15, w11
  42dd64:	b.ne	42dd44 <ferror@plt+0x29d64>  // b.any
  42dd68:	cmp	w11, w12
  42dd6c:	b.cc	42df00 <ferror@plt+0x29f20>  // b.lo, b.ul, b.last
  42dd70:	tbnz	w11, #31, 42def0 <ferror@plt+0x29f10>
  42dd74:	lsr	w12, w11, #11
  42dd78:	cmp	w12, #0x1b
  42dd7c:	b.cc	42dd94 <ferror@plt+0x29db4>  // b.lo, b.ul, b.last
  42dd80:	lsr	w12, w11, #13
  42dd84:	cmp	w12, #0x6
  42dd88:	b.ls	42df24 <ferror@plt+0x29f44>  // b.plast
  42dd8c:	cmp	w11, #0x10, lsl #12
  42dd90:	b.cs	42ddb4 <ferror@plt+0x29dd4>  // b.hs, b.nlast
  42dd94:	mov	w11, #0x1                   	// #1
  42dd98:	ldrb	w10, [x9, w10, uxtw]
  42dd9c:	add	w24, w24, w11
  42dda0:	add	x23, x23, x10
  42dda4:	sub	x1, x8, x23
  42dda8:	cmp	x1, #0x0
  42ddac:	b.gt	42dca8 <ferror@plt+0x29cc8>
  42ddb0:	b	42dfa4 <ferror@plt+0x29fc4>
  42ddb4:	cmp	w11, #0x110, lsl #12
  42ddb8:	b.cs	42df38 <ferror@plt+0x29f58>  // b.hs, b.nlast
  42ddbc:	mov	w11, #0x2                   	// #2
  42ddc0:	b	42dd98 <ferror@plt+0x29db8>
  42ddc4:	ldrb	w9, [x20]
  42ddc8:	cbz	w9, 42dee8 <ferror@plt+0x29f08>
  42ddcc:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42ddd0:	mov	w24, wzr
  42ddd4:	add	x8, x8, #0xee0
  42ddd8:	mov	x23, x20
  42dddc:	sxtb	w10, w9
  42dde0:	and	w9, w9, #0xff
  42dde4:	tbz	w10, #31, 42deb8 <ferror@plt+0x29ed8>
  42dde8:	cmp	w9, #0xc0
  42ddec:	b.cc	42df00 <ferror@plt+0x29f20>  // b.lo, b.ul, b.last
  42ddf0:	cmp	w9, #0xe0
  42ddf4:	b.cs	42de08 <ferror@plt+0x29e28>  // b.hs, b.nlast
  42ddf8:	mov	w10, #0x80                  	// #128
  42ddfc:	mov	w11, #0x1f                  	// #31
  42de00:	mov	w12, #0x2                   	// #2
  42de04:	b	42de64 <ferror@plt+0x29e84>
  42de08:	cmp	w9, #0xf0
  42de0c:	b.cs	42de20 <ferror@plt+0x29e40>  // b.hs, b.nlast
  42de10:	mov	w10, #0x800                 	// #2048
  42de14:	mov	w11, #0xf                   	// #15
  42de18:	mov	w12, #0x3                   	// #3
  42de1c:	b	42de64 <ferror@plt+0x29e84>
  42de20:	cmp	w9, #0xf8
  42de24:	b.cs	42de38 <ferror@plt+0x29e58>  // b.hs, b.nlast
  42de28:	mov	w10, #0x10000               	// #65536
  42de2c:	mov	w11, #0x7                   	// #7
  42de30:	mov	w12, #0x4                   	// #4
  42de34:	b	42de64 <ferror@plt+0x29e84>
  42de38:	cmp	w9, #0xfc
  42de3c:	b.cs	42de50 <ferror@plt+0x29e70>  // b.hs, b.nlast
  42de40:	mov	w10, #0x200000              	// #2097152
  42de44:	mov	w11, #0x3                   	// #3
  42de48:	mov	w12, #0x5                   	// #5
  42de4c:	b	42de64 <ferror@plt+0x29e84>
  42de50:	cmp	w9, #0xfe
  42de54:	b.cs	42df00 <ferror@plt+0x29f20>  // b.hs, b.nlast
  42de58:	mov	w10, #0x4000000             	// #67108864
  42de5c:	mov	w11, #0x1                   	// #1
  42de60:	mov	w12, #0x6                   	// #6
  42de64:	and	w14, w11, w9
  42de68:	mov	w13, #0x1                   	// #1
  42de6c:	ldrb	w11, [x23, x13]
  42de70:	and	w15, w11, #0xc0
  42de74:	cmp	w15, #0x80
  42de78:	b.ne	42defc <ferror@plt+0x29f1c>  // b.any
  42de7c:	bfi	w11, w14, #6, #26
  42de80:	add	x13, x13, #0x1
  42de84:	cmp	x12, x13
  42de88:	mov	w14, w11
  42de8c:	b.ne	42de6c <ferror@plt+0x29e8c>  // b.any
  42de90:	cmp	w11, w10
  42de94:	b.cc	42df00 <ferror@plt+0x29f20>  // b.lo, b.ul, b.last
  42de98:	tbnz	w11, #31, 42def0 <ferror@plt+0x29f10>
  42de9c:	lsr	w10, w11, #11
  42dea0:	cmp	w10, #0x1b
  42dea4:	b.cc	42deb8 <ferror@plt+0x29ed8>  // b.lo, b.ul, b.last
  42dea8:	cmp	w11, #0xe, lsl #12
  42deac:	b.cc	42df24 <ferror@plt+0x29f44>  // b.lo, b.ul, b.last
  42deb0:	cmp	w11, #0x10, lsl #12
  42deb4:	b.cs	42ded4 <ferror@plt+0x29ef4>  // b.hs, b.nlast
  42deb8:	mov	w10, #0x1                   	// #1
  42debc:	ldrb	w9, [x8, w9, uxtw]
  42dec0:	add	w24, w24, w10
  42dec4:	add	x23, x23, x9
  42dec8:	ldrb	w9, [x23]
  42decc:	cbnz	w9, 42dddc <ferror@plt+0x29dfc>
  42ded0:	b	42dfa4 <ferror@plt+0x29fc4>
  42ded4:	lsr	w10, w11, #16
  42ded8:	cmp	w10, #0x10
  42dedc:	b.hi	42df38 <ferror@plt+0x29f58>  // b.pmore
  42dee0:	mov	w10, #0x2                   	// #2
  42dee4:	b	42debc <ferror@plt+0x29edc>
  42dee8:	mov	w24, wzr
  42deec:	b	42dfa4 <ferror@plt+0x29fc4>
  42def0:	cmn	w11, #0x2
  42def4:	b.ne	42df00 <ferror@plt+0x29f20>  // b.any
  42def8:	b	42dfa0 <ferror@plt+0x29fc0>
  42defc:	cbz	w11, 42dfa0 <ferror@plt+0x29fc0>
  42df00:	bl	438744 <ferror@plt+0x34764>
  42df04:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42df08:	mov	w1, w0
  42df0c:	add	x3, x3, #0x91
  42df10:	mov	w2, #0x1                   	// #1
  42df14:	mov	x0, x22
  42df18:	bl	409b3c <ferror@plt+0x5b5c>
  42df1c:	mov	x0, xzr
  42df20:	b	42e0f0 <ferror@plt+0x2a110>
  42df24:	bl	438744 <ferror@plt+0x34764>
  42df28:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42df2c:	mov	w1, w0
  42df30:	add	x3, x3, #0x12a
  42df34:	b	42df10 <ferror@plt+0x29f30>
  42df38:	bl	438744 <ferror@plt+0x34764>
  42df3c:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42df40:	mov	w1, w0
  42df44:	add	x3, x3, #0x1ee
  42df48:	b	42df10 <ferror@plt+0x29f30>
  42df4c:	adrp	x0, 447000 <ferror@plt+0x43020>
  42df50:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  42df54:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  42df58:	add	x0, x0, #0xf7f
  42df5c:	add	x1, x1, #0x1a0
  42df60:	add	x2, x2, #0xd06
  42df64:	bl	415dcc <ferror@plt+0x11dec>
  42df68:	mov	x0, xzr
  42df6c:	b	42e0fc <ferror@plt+0x2a11c>
  42df70:	cmp	x1, #0x2
  42df74:	b.lt	42dfa0 <ferror@plt+0x29fc0>  // b.tstop
  42df78:	mov	w8, #0x2                   	// #2
  42df7c:	mov	w9, #0x1                   	// #1
  42df80:	ldrb	w9, [x23, x9]
  42df84:	and	w9, w9, #0xc0
  42df88:	cmp	w9, #0x80
  42df8c:	b.ne	42df00 <ferror@plt+0x29f20>  // b.any
  42df90:	mov	w9, w8
  42df94:	cmp	x1, x9
  42df98:	add	w8, w8, #0x1
  42df9c:	b.gt	42df80 <ferror@plt+0x29fa0>
  42dfa0:	cbz	x19, 42e124 <ferror@plt+0x2a144>
  42dfa4:	add	w8, w24, #0x1
  42dfa8:	sxtw	x0, w8
  42dfac:	mov	w1, #0x2                   	// #2
  42dfb0:	bl	414dac <ferror@plt+0x10dcc>
  42dfb4:	cmp	w24, #0x1
  42dfb8:	b.lt	42e110 <ferror@plt+0x2a130>  // b.tstop
  42dfbc:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  42dfc0:	mov	w8, wzr
  42dfc4:	add	x9, x9, #0xee0
  42dfc8:	mov	w10, #0xffffd800            	// #-10240
  42dfcc:	mov	x23, x20
  42dfd0:	b	42dffc <ferror@plt+0x2a01c>
  42dfd4:	and	w11, w11, #0x7f
  42dfd8:	mov	w12, #0x1                   	// #1
  42dfdc:	mov	w13, w8
  42dfe0:	strh	w11, [x0, w13, sxtw #1]
  42dfe4:	ldrb	w11, [x23]
  42dfe8:	add	w8, w8, w12
  42dfec:	cmp	w8, w24
  42dff0:	ldrb	w11, [x9, x11]
  42dff4:	add	x23, x23, x11
  42dff8:	b.ge	42e0dc <ferror@plt+0x2a0fc>  // b.tcont
  42dffc:	ldrsb	w12, [x23]
  42e000:	and	w11, w12, #0xff
  42e004:	tbz	w12, #31, 42dfd4 <ferror@plt+0x29ff4>
  42e008:	and	w12, w11, #0xe0
  42e00c:	cmp	w12, #0xc0
  42e010:	b.ne	42e020 <ferror@plt+0x2a040>  // b.any
  42e014:	mov	w12, #0x1f                  	// #31
  42e018:	mov	w13, #0x2                   	// #2
  42e01c:	b	42e07c <ferror@plt+0x2a09c>
  42e020:	and	w12, w11, #0xf0
  42e024:	cmp	w12, #0xe0
  42e028:	b.ne	42e038 <ferror@plt+0x2a058>  // b.any
  42e02c:	mov	w12, #0xf                   	// #15
  42e030:	mov	w13, #0x3                   	// #3
  42e034:	b	42e07c <ferror@plt+0x2a09c>
  42e038:	and	w12, w11, #0xf8
  42e03c:	cmp	w12, #0xf0
  42e040:	b.ne	42e050 <ferror@plt+0x2a070>  // b.any
  42e044:	mov	w12, #0x7                   	// #7
  42e048:	mov	w13, #0x4                   	// #4
  42e04c:	b	42e07c <ferror@plt+0x2a09c>
  42e050:	and	w12, w11, #0xfc
  42e054:	cmp	w12, #0xf8
  42e058:	b.ne	42e068 <ferror@plt+0x2a088>  // b.any
  42e05c:	mov	w12, #0x3                   	// #3
  42e060:	mov	w13, #0x5                   	// #5
  42e064:	b	42e07c <ferror@plt+0x2a09c>
  42e068:	and	w12, w11, #0xfe
  42e06c:	cmp	w12, #0xfc
  42e070:	b.ne	42e0b8 <ferror@plt+0x2a0d8>  // b.any
  42e074:	mov	w12, #0x1                   	// #1
  42e078:	mov	w13, #0x6                   	// #6
  42e07c:	and	w14, w12, w11
  42e080:	sub	x12, x13, #0x1
  42e084:	add	x13, x23, #0x1
  42e088:	ldrb	w11, [x13]
  42e08c:	and	w15, w11, #0xc0
  42e090:	cmp	w15, #0x80
  42e094:	b.ne	42e0b8 <ferror@plt+0x2a0d8>  // b.any
  42e098:	bfi	w11, w14, #6, #26
  42e09c:	subs	x12, x12, #0x1
  42e0a0:	add	x13, x13, #0x1
  42e0a4:	mov	w14, w11
  42e0a8:	b.ne	42e088 <ferror@plt+0x2a0a8>  // b.any
  42e0ac:	lsr	w12, w11, #16
  42e0b0:	cbz	w12, 42dfd8 <ferror@plt+0x29ff8>
  42e0b4:	b	42e0bc <ferror@plt+0x2a0dc>
  42e0b8:	mov	w11, #0xffffffff            	// #-1
  42e0bc:	sub	w12, w11, #0x10, lsl #12
  42e0c0:	mov	w11, #0xffffdc00            	// #-9216
  42e0c4:	add	w14, w10, w12, lsr #10
  42e0c8:	add	w13, w8, #0x1
  42e0cc:	bfxil	w11, w12, #0, #10
  42e0d0:	strh	w14, [x0, w8, uxtw #1]
  42e0d4:	mov	w12, #0x2                   	// #2
  42e0d8:	b	42dfe0 <ferror@plt+0x2a000>
  42e0dc:	mov	w8, w8
  42e0e0:	strh	wzr, [x0, x8, lsl #1]
  42e0e4:	cbz	x21, 42e0f0 <ferror@plt+0x2a110>
  42e0e8:	sxtw	x8, w24
  42e0ec:	str	x8, [x21]
  42e0f0:	cbz	x19, 42e0fc <ferror@plt+0x2a11c>
  42e0f4:	sub	x8, x23, x20
  42e0f8:	str	x8, [x19]
  42e0fc:	ldp	x20, x19, [sp, #48]
  42e100:	ldp	x22, x21, [sp, #32]
  42e104:	ldp	x24, x23, [sp, #16]
  42e108:	ldp	x29, x30, [sp], #64
  42e10c:	ret
  42e110:	mov	x8, xzr
  42e114:	mov	x23, x20
  42e118:	strh	wzr, [x0, x8, lsl #1]
  42e11c:	cbnz	x21, 42e0e8 <ferror@plt+0x2a108>
  42e120:	b	42e0f0 <ferror@plt+0x2a110>
  42e124:	bl	438744 <ferror@plt+0x34764>
  42e128:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42e12c:	mov	w1, w0
  42e130:	add	x3, x3, #0x66
  42e134:	mov	w2, #0x3                   	// #3
  42e138:	mov	x0, x22
  42e13c:	bl	409b3c <ferror@plt+0x5b5c>
  42e140:	mov	x0, xzr
  42e144:	b	42e0fc <ferror@plt+0x2a11c>
  42e148:	stp	x29, x30, [sp, #-64]!
  42e14c:	stp	x22, x21, [sp, #32]
  42e150:	stp	x20, x19, [sp, #48]
  42e154:	mov	x20, x3
  42e158:	mov	x19, x2
  42e15c:	mov	x21, x0
  42e160:	stp	x24, x23, [sp, #16]
  42e164:	mov	x29, sp
  42e168:	cbz	x1, 42e1d8 <ferror@plt+0x2a1f8>
  42e16c:	mov	x22, x4
  42e170:	mov	x23, xzr
  42e174:	mov	w24, wzr
  42e178:	b	42e190 <ferror@plt+0x2a1b0>
  42e17c:	mov	w8, #0x1                   	// #1
  42e180:	add	x23, x23, #0x1
  42e184:	cmp	x1, x23
  42e188:	add	w24, w24, w8
  42e18c:	b.eq	42e1dc <ferror@plt+0x2a1fc>  // b.none
  42e190:	ldr	w8, [x21, x23, lsl #2]
  42e194:	cbz	w8, 42e1dc <ferror@plt+0x2a1fc>
  42e198:	lsr	w9, w8, #11
  42e19c:	cmp	w9, #0x1b
  42e1a0:	b.cc	42e17c <ferror@plt+0x2a19c>  // b.lo, b.ul, b.last
  42e1a4:	lsr	w9, w8, #13
  42e1a8:	cmp	w9, #0x6
  42e1ac:	b.ls	42e294 <ferror@plt+0x2a2b4>  // b.plast
  42e1b0:	cmp	w8, #0x10, lsl #12
  42e1b4:	b.cc	42e17c <ferror@plt+0x2a19c>  // b.lo, b.ul, b.last
  42e1b8:	cmp	w8, #0x110, lsl #12
  42e1bc:	b.cs	42e2a8 <ferror@plt+0x2a2c8>  // b.hs, b.nlast
  42e1c0:	mov	w8, #0x2                   	// #2
  42e1c4:	add	x23, x23, #0x1
  42e1c8:	cmp	x1, x23
  42e1cc:	add	w24, w24, w8
  42e1d0:	b.ne	42e190 <ferror@plt+0x2a1b0>  // b.any
  42e1d4:	b	42e1dc <ferror@plt+0x2a1fc>
  42e1d8:	mov	w24, wzr
  42e1dc:	add	w8, w24, #0x1
  42e1e0:	sxtw	x0, w8
  42e1e4:	mov	w1, #0x2                   	// #2
  42e1e8:	bl	414dac <ferror@plt+0x10dcc>
  42e1ec:	cmp	w24, #0x1
  42e1f0:	b.lt	42e280 <ferror@plt+0x2a2a0>  // b.tstop
  42e1f4:	mov	x23, xzr
  42e1f8:	mov	w8, wzr
  42e1fc:	mov	w9, #0xffffd800            	// #-10240
  42e200:	b	42e234 <ferror@plt+0x2a254>
  42e204:	sub	w12, w10, #0x10, lsl #12
  42e208:	mov	w10, #0xffffdc00            	// #-9216
  42e20c:	add	w11, w8, #0x1
  42e210:	add	w13, w9, w12, lsr #10
  42e214:	bfxil	w10, w12, #0, #10
  42e218:	mov	w12, #0x2                   	// #2
  42e21c:	strh	w13, [x0, w8, uxtw #1]
  42e220:	add	w8, w8, w12
  42e224:	cmp	w8, w24
  42e228:	add	x23, x23, #0x1
  42e22c:	strh	w10, [x0, w11, sxtw #1]
  42e230:	b.ge	42e24c <ferror@plt+0x2a26c>  // b.tcont
  42e234:	ldr	w10, [x21, x23, lsl #2]
  42e238:	lsr	w11, w10, #16
  42e23c:	cbnz	w11, 42e204 <ferror@plt+0x2a224>
  42e240:	mov	w12, #0x1                   	// #1
  42e244:	mov	w11, w8
  42e248:	b	42e220 <ferror@plt+0x2a240>
  42e24c:	mov	w8, w8
  42e250:	strh	wzr, [x0, x8, lsl #1]
  42e254:	cbz	x20, 42e260 <ferror@plt+0x2a280>
  42e258:	sxtw	x8, w24
  42e25c:	str	x8, [x20]
  42e260:	cbz	x19, 42e26c <ferror@plt+0x2a28c>
  42e264:	mov	w8, w23
  42e268:	str	x8, [x19]
  42e26c:	ldp	x20, x19, [sp, #48]
  42e270:	ldp	x22, x21, [sp, #32]
  42e274:	ldp	x24, x23, [sp, #16]
  42e278:	ldp	x29, x30, [sp], #64
  42e27c:	ret
  42e280:	mov	x8, xzr
  42e284:	mov	w23, wzr
  42e288:	strh	wzr, [x0, x8, lsl #1]
  42e28c:	cbnz	x20, 42e258 <ferror@plt+0x2a278>
  42e290:	b	42e260 <ferror@plt+0x2a280>
  42e294:	bl	438744 <ferror@plt+0x34764>
  42e298:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42e29c:	mov	w1, w0
  42e2a0:	add	x3, x3, #0x12a
  42e2a4:	b	42e2b8 <ferror@plt+0x2a2d8>
  42e2a8:	bl	438744 <ferror@plt+0x34764>
  42e2ac:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42e2b0:	mov	w1, w0
  42e2b4:	add	x3, x3, #0x1ee
  42e2b8:	mov	w2, #0x1                   	// #1
  42e2bc:	mov	x0, x22
  42e2c0:	bl	409b3c <ferror@plt+0x5b5c>
  42e2c4:	mov	x0, xzr
  42e2c8:	cbnz	x19, 42e264 <ferror@plt+0x2a284>
  42e2cc:	b	42e26c <ferror@plt+0x2a28c>
  42e2d0:	tbnz	x1, #63, 42e408 <ferror@plt+0x2a428>
  42e2d4:	mov	x8, x0
  42e2d8:	cbz	x1, 42e50c <ferror@plt+0x2a52c>
  42e2dc:	mov	x10, xzr
  42e2e0:	mov	w9, #0x10ffff              	// #1114111
  42e2e4:	mov	x8, x0
  42e2e8:	b	42e300 <ferror@plt+0x2a320>
  42e2ec:	mov	x10, x8
  42e2f0:	add	x8, x10, #0x1
  42e2f4:	sub	x10, x8, x0
  42e2f8:	cmp	x10, x1
  42e2fc:	b.ge	42e50c <ferror@plt+0x2a52c>  // b.tcont
  42e300:	ldrb	w11, [x8]
  42e304:	cbz	w11, 42e50c <ferror@plt+0x2a52c>
  42e308:	sxtb	w12, w11
  42e30c:	tbz	w12, #31, 42e2ec <ferror@plt+0x2a30c>
  42e310:	and	w12, w11, #0xe0
  42e314:	cmp	w12, #0xc0
  42e318:	b.ne	42e348 <ferror@plt+0x2a368>  // b.any
  42e31c:	sub	x10, x1, x10
  42e320:	cmp	x10, #0x2
  42e324:	b.lt	42e50c <ferror@plt+0x2a52c>  // b.tstop
  42e328:	and	w10, w11, #0x1e
  42e32c:	cbz	w10, 42e50c <ferror@plt+0x2a52c>
  42e330:	mov	x10, x8
  42e334:	ldrb	w11, [x10, #1]!
  42e338:	and	w11, w11, #0xc0
  42e33c:	cmp	w11, #0x80
  42e340:	b.eq	42e2f0 <ferror@plt+0x2a310>  // b.none
  42e344:	b	42e50c <ferror@plt+0x2a52c>
  42e348:	and	w12, w11, #0xf0
  42e34c:	sub	x10, x1, x10
  42e350:	cmp	w12, #0xe0
  42e354:	b.ne	42e380 <ferror@plt+0x2a3a0>  // b.any
  42e358:	cmp	x10, #0x3
  42e35c:	b.lt	42e50c <ferror@plt+0x2a52c>  // b.tstop
  42e360:	and	w12, w11, #0xf
  42e364:	mov	w11, #0x800                 	// #2048
  42e368:	mov	x10, x8
  42e36c:	ldrb	w13, [x10, #1]
  42e370:	and	w14, w13, #0xc0
  42e374:	cmp	w14, #0x80
  42e378:	b.eq	42e3c8 <ferror@plt+0x2a3e8>  // b.none
  42e37c:	b	42e50c <ferror@plt+0x2a52c>
  42e380:	cmp	x10, #0x4
  42e384:	b.lt	42e50c <ferror@plt+0x2a52c>  // b.tstop
  42e388:	and	w10, w11, #0xf8
  42e38c:	cmp	w10, #0xf0
  42e390:	b.ne	42e50c <ferror@plt+0x2a52c>  // b.any
  42e394:	mov	x10, x8
  42e398:	ldrb	w12, [x10, #1]!
  42e39c:	and	w13, w12, #0xc0
  42e3a0:	cmp	w13, #0x80
  42e3a4:	b.ne	42e50c <ferror@plt+0x2a52c>  // b.any
  42e3a8:	and	w11, w11, #0x7
  42e3ac:	and	w12, w12, #0x3f
  42e3b0:	bfi	w12, w11, #6, #3
  42e3b4:	mov	w11, #0x10000               	// #65536
  42e3b8:	ldrb	w13, [x10, #1]
  42e3bc:	and	w14, w13, #0xc0
  42e3c0:	cmp	w14, #0x80
  42e3c4:	b.ne	42e50c <ferror@plt+0x2a52c>  // b.any
  42e3c8:	ldrb	w14, [x10, #2]!
  42e3cc:	and	w15, w14, #0xc0
  42e3d0:	cmp	w15, #0x80
  42e3d4:	b.ne	42e50c <ferror@plt+0x2a52c>  // b.any
  42e3d8:	lsl	w15, w12, #12
  42e3dc:	bfi	w15, w13, #6, #6
  42e3e0:	mov	w12, w15
  42e3e4:	bfxil	w12, w14, #0, #6
  42e3e8:	cmp	w12, w11
  42e3ec:	b.cc	42e50c <ferror@plt+0x2a52c>  // b.lo, b.ul, b.last
  42e3f0:	lsr	w11, w15, #11
  42e3f4:	cmp	w11, #0x1b
  42e3f8:	b.eq	42e50c <ferror@plt+0x2a52c>  // b.none
  42e3fc:	cmp	w12, w9
  42e400:	b.ls	42e2f0 <ferror@plt+0x2a310>  // b.plast
  42e404:	b	42e50c <ferror@plt+0x2a52c>
  42e408:	ldrb	w11, [x0]
  42e40c:	mov	x8, x0
  42e410:	cbz	w11, 42e50c <ferror@plt+0x2a52c>
  42e414:	mov	w9, #0x10ffff              	// #1114111
  42e418:	mov	x8, x0
  42e41c:	b	42e430 <ferror@plt+0x2a450>
  42e420:	mov	x10, x8
  42e424:	ldrb	w11, [x10, #1]!
  42e428:	mov	x8, x10
  42e42c:	cbz	w11, 42e50c <ferror@plt+0x2a52c>
  42e430:	sxtb	w10, w11
  42e434:	tbz	w10, #31, 42e420 <ferror@plt+0x2a440>
  42e438:	and	w11, w11, #0xff
  42e43c:	and	w10, w11, #0xe0
  42e440:	cmp	w10, #0xc0
  42e444:	b.ne	42e468 <ferror@plt+0x2a488>  // b.any
  42e448:	tst	w11, #0x1e
  42e44c:	b.eq	42e50c <ferror@plt+0x2a52c>  // b.none
  42e450:	mov	x10, x8
  42e454:	ldrb	w11, [x10, #1]!
  42e458:	and	w11, w11, #0xc0
  42e45c:	cmp	w11, #0x80
  42e460:	b.eq	42e424 <ferror@plt+0x2a444>  // b.none
  42e464:	b	42e50c <ferror@plt+0x2a52c>
  42e468:	and	w10, w11, #0xf0
  42e46c:	cmp	w10, #0xe0
  42e470:	b.ne	42e494 <ferror@plt+0x2a4b4>  // b.any
  42e474:	and	w12, w11, #0xf
  42e478:	mov	w11, #0x800                 	// #2048
  42e47c:	mov	x10, x8
  42e480:	ldrb	w13, [x10, #1]
  42e484:	and	w14, w13, #0xc0
  42e488:	cmp	w14, #0x80
  42e48c:	b.eq	42e4d0 <ferror@plt+0x2a4f0>  // b.none
  42e490:	b	42e50c <ferror@plt+0x2a52c>
  42e494:	and	w10, w11, #0xf8
  42e498:	cmp	w10, #0xf0
  42e49c:	b.ne	42e50c <ferror@plt+0x2a52c>  // b.any
  42e4a0:	mov	x10, x8
  42e4a4:	ldrb	w12, [x10, #1]!
  42e4a8:	and	w13, w12, #0xc0
  42e4ac:	cmp	w13, #0x80
  42e4b0:	b.ne	42e50c <ferror@plt+0x2a52c>  // b.any
  42e4b4:	and	w12, w12, #0x3f
  42e4b8:	bfi	w12, w11, #6, #3
  42e4bc:	mov	w11, #0x10000               	// #65536
  42e4c0:	ldrb	w13, [x10, #1]
  42e4c4:	and	w14, w13, #0xc0
  42e4c8:	cmp	w14, #0x80
  42e4cc:	b.ne	42e50c <ferror@plt+0x2a52c>  // b.any
  42e4d0:	ldrb	w14, [x10, #2]!
  42e4d4:	and	w15, w14, #0xc0
  42e4d8:	cmp	w15, #0x80
  42e4dc:	b.ne	42e50c <ferror@plt+0x2a52c>  // b.any
  42e4e0:	lsl	w15, w12, #12
  42e4e4:	bfi	w15, w13, #6, #6
  42e4e8:	mov	w12, w15
  42e4ec:	bfxil	w12, w14, #0, #6
  42e4f0:	cmp	w12, w11
  42e4f4:	b.cc	42e50c <ferror@plt+0x2a52c>  // b.lo, b.ul, b.last
  42e4f8:	lsr	w11, w15, #11
  42e4fc:	cmp	w11, #0x1b
  42e500:	b.eq	42e50c <ferror@plt+0x2a52c>  // b.none
  42e504:	cmp	w12, w9
  42e508:	b.ls	42e424 <ferror@plt+0x2a444>  // b.plast
  42e50c:	cbz	x2, 42e514 <ferror@plt+0x2a534>
  42e510:	str	x8, [x2]
  42e514:	tbnz	x1, #63, 42e52c <ferror@plt+0x2a54c>
  42e518:	add	x9, x0, x1
  42e51c:	cmp	x8, x9
  42e520:	b.eq	42e52c <ferror@plt+0x2a54c>  // b.none
  42e524:	mov	w0, wzr
  42e528:	ret
  42e52c:	tbnz	x1, #63, 42e538 <ferror@plt+0x2a558>
  42e530:	mov	w0, #0x1                   	// #1
  42e534:	ret
  42e538:	ldrb	w8, [x8]
  42e53c:	cbz	w8, 42e530 <ferror@plt+0x2a550>
  42e540:	mov	w0, wzr
  42e544:	ret
  42e548:	cmp	w0, #0x110, lsl #12
  42e54c:	lsr	w8, w0, #11
  42e550:	cset	w9, cc  // cc = lo, ul, last
  42e554:	cmp	w8, #0x1b
  42e558:	cset	w8, ne  // ne = any
  42e55c:	and	w0, w9, w8
  42e560:	ret
  42e564:	stp	x29, x30, [sp, #-32]!
  42e568:	stp	x20, x19, [sp, #16]
  42e56c:	mov	x20, x1
  42e570:	mov	x19, x0
  42e574:	mov	x29, sp
  42e578:	tbz	x1, #63, 42e588 <ferror@plt+0x2a5a8>
  42e57c:	mov	x0, x19
  42e580:	bl	403510 <strlen@plt>
  42e584:	mov	x20, x0
  42e588:	add	x0, x20, #0x1
  42e58c:	bl	414b40 <ferror@plt+0x10b60>
  42e590:	cmp	x20, #0x1
  42e594:	add	x8, x0, x20
  42e598:	b.lt	42e690 <ferror@plt+0x2a6b0>  // b.tstop
  42e59c:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  42e5a0:	add	x9, x9, #0xee0
  42e5a4:	mov	x11, x8
  42e5a8:	mov	x10, x19
  42e5ac:	b	42e5bc <ferror@plt+0x2a5dc>
  42e5b0:	cmp	x11, x0
  42e5b4:	mov	x19, x10
  42e5b8:	b.ls	42e690 <ferror@plt+0x2a6b0>  // b.plast
  42e5bc:	ldrb	w15, [x10], #1
  42e5c0:	mov	x13, x11
  42e5c4:	ldrb	w14, [x9, x15]
  42e5c8:	sub	w12, w14, #0x1
  42e5cc:	sub	x11, x11, x14
  42e5d0:	tst	w12, #0xff
  42e5d4:	strb	w15, [x11]
  42e5d8:	b.eq	42e5b0 <ferror@plt+0x2a5d0>  // b.none
  42e5dc:	sub	w16, w14, #0x2
  42e5e0:	and	w15, w16, #0xff
  42e5e4:	cmp	w15, #0x1f
  42e5e8:	b.cs	42e5f4 <ferror@plt+0x2a614>  // b.hs, b.nlast
  42e5ec:	mov	x13, x11
  42e5f0:	b	42e674 <ferror@plt+0x2a694>
  42e5f4:	sub	w17, w14, #0x2
  42e5f8:	neg	x15, x14
  42e5fc:	and	x17, x17, #0xff
  42e600:	add	x15, x13, x15
  42e604:	add	x1, x19, x17
  42e608:	add	x18, x15, #0x1
  42e60c:	add	x1, x1, #0x2
  42e610:	cmp	x18, x1
  42e614:	b.cs	42e630 <ferror@plt+0x2a650>  // b.hs, b.nlast
  42e618:	sub	x14, x17, x14
  42e61c:	add	x13, x13, x14
  42e620:	add	x13, x13, #0x2
  42e624:	cmp	x10, x13
  42e628:	mov	x13, x11
  42e62c:	b.cc	42e674 <ferror@plt+0x2a694>  // b.lo, b.ul, b.last
  42e630:	and	x13, x16, #0xff
  42e634:	add	x14, x13, #0x1
  42e638:	add	x16, x15, #0x11
  42e63c:	and	x15, x14, #0x1e0
  42e640:	sub	w12, w12, w15
  42e644:	add	x10, x10, x15
  42e648:	add	x13, x11, x15
  42e64c:	add	x17, x19, #0x11
  42e650:	mov	x18, x15
  42e654:	ldp	q0, q1, [x17, #-16]
  42e658:	subs	x18, x18, #0x20
  42e65c:	add	x17, x17, #0x20
  42e660:	stp	q0, q1, [x16, #-16]
  42e664:	add	x16, x16, #0x20
  42e668:	b.ne	42e654 <ferror@plt+0x2a674>  // b.any
  42e66c:	cmp	x14, x15
  42e670:	b.eq	42e5b0 <ferror@plt+0x2a5d0>  // b.none
  42e674:	add	x13, x13, #0x1
  42e678:	ldrb	w14, [x10], #1
  42e67c:	sub	w12, w12, #0x1
  42e680:	tst	w12, #0xff
  42e684:	strb	w14, [x13], #1
  42e688:	b.ne	42e678 <ferror@plt+0x2a698>  // b.any
  42e68c:	b	42e5b0 <ferror@plt+0x2a5d0>
  42e690:	ldp	x20, x19, [sp, #16]
  42e694:	strb	wzr, [x8]
  42e698:	ldp	x29, x30, [sp], #32
  42e69c:	ret
  42e6a0:	sub	sp, sp, #0x50
  42e6a4:	stp	x29, x30, [sp, #16]
  42e6a8:	stp	x24, x23, [sp, #32]
  42e6ac:	stp	x22, x21, [sp, #48]
  42e6b0:	stp	x20, x19, [sp, #64]
  42e6b4:	add	x29, sp, #0x10
  42e6b8:	cbz	x0, 42e794 <ferror@plt+0x2a7b4>
  42e6bc:	mov	x20, x0
  42e6c0:	bl	403510 <strlen@plt>
  42e6c4:	cbz	w0, 42e774 <ferror@plt+0x2a794>
  42e6c8:	adrp	x21, 45f000 <ferror@plt+0x5b020>
  42e6cc:	mov	x19, xzr
  42e6d0:	add	x21, x21, #0x239
  42e6d4:	mov	x22, x20
  42e6d8:	b	42e70c <ferror@plt+0x2a72c>
  42e6dc:	sxtw	x2, w24
  42e6e0:	mov	x0, x19
  42e6e4:	mov	x1, x22
  42e6e8:	bl	423200 <ferror@plt+0x1f220>
  42e6ec:	mov	x0, x19
  42e6f0:	mov	x1, x21
  42e6f4:	bl	423584 <ferror@plt+0x1f5a4>
  42e6f8:	ldr	x8, [sp, #8]
  42e6fc:	mvn	w9, w24
  42e700:	adds	w0, w23, w9
  42e704:	add	x22, x8, #0x1
  42e708:	b.eq	42e740 <ferror@plt+0x2a760>  // b.none
  42e70c:	sxtw	x23, w0
  42e710:	add	x2, sp, #0x8
  42e714:	mov	x0, x22
  42e718:	mov	x1, x23
  42e71c:	bl	42e2d0 <ferror@plt+0x2a2f0>
  42e720:	cbnz	w0, 42e740 <ferror@plt+0x2a760>
  42e724:	ldr	x8, [sp, #8]
  42e728:	sub	x24, x8, x22
  42e72c:	cbnz	x19, 42e6dc <ferror@plt+0x2a6fc>
  42e730:	mov	x0, x23
  42e734:	bl	423078 <ferror@plt+0x1f098>
  42e738:	mov	x19, x0
  42e73c:	b	42e6dc <ferror@plt+0x2a6fc>
  42e740:	cbz	x19, 42e774 <ferror@plt+0x2a794>
  42e744:	mov	x0, x19
  42e748:	mov	x1, x22
  42e74c:	bl	423584 <ferror@plt+0x1f5a4>
  42e750:	ldr	x0, [x19]
  42e754:	mov	x1, #0xffffffffffffffff    	// #-1
  42e758:	mov	x2, xzr
  42e75c:	bl	42e2d0 <ferror@plt+0x2a2f0>
  42e760:	cbz	w0, 42e7b8 <ferror@plt+0x2a7d8>
  42e764:	mov	x0, x19
  42e768:	mov	w1, wzr
  42e76c:	bl	423334 <ferror@plt+0x1f354>
  42e770:	b	42e77c <ferror@plt+0x2a79c>
  42e774:	mov	x0, x20
  42e778:	bl	4209b8 <ferror@plt+0x1c9d8>
  42e77c:	ldp	x20, x19, [sp, #64]
  42e780:	ldp	x22, x21, [sp, #48]
  42e784:	ldp	x24, x23, [sp, #32]
  42e788:	ldp	x29, x30, [sp, #16]
  42e78c:	add	sp, sp, #0x50
  42e790:	ret
  42e794:	adrp	x0, 447000 <ferror@plt+0x43020>
  42e798:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  42e79c:	adrp	x2, 444000 <ferror@plt+0x40020>
  42e7a0:	add	x0, x0, #0xf7f
  42e7a4:	add	x1, x1, #0x210
  42e7a8:	add	x2, x2, #0x24d
  42e7ac:	bl	415dcc <ferror@plt+0x11dec>
  42e7b0:	mov	x0, xzr
  42e7b4:	b	42e77c <ferror@plt+0x2a79c>
  42e7b8:	adrp	x0, 447000 <ferror@plt+0x43020>
  42e7bc:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  42e7c0:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  42e7c4:	adrp	x4, 45f000 <ferror@plt+0x5b020>
  42e7c8:	add	x0, x0, #0xf7f
  42e7cc:	add	x1, x1, #0x23d
  42e7d0:	add	x3, x3, #0x245
  42e7d4:	add	x4, x4, #0x258
  42e7d8:	mov	w2, #0x6c8                 	// #1736
  42e7dc:	bl	427628 <ferror@plt+0x23648>
  42e7e0:	lsr	w8, w0, #8
  42e7e4:	cmp	w8, #0x2fa
  42e7e8:	b.hi	42e814 <ferror@plt+0x2a834>  // b.pmore
  42e7ec:	adrp	x9, 45f000 <ferror@plt+0x5b020>
  42e7f0:	add	x9, x9, #0x280
  42e7f4:	ldrsh	w8, [x9, w8, uxtw #1]
  42e7f8:	mov	w9, #0x1100                	// #4352
  42e7fc:	cmp	w8, w9
  42e800:	and	w8, w8, #0xffff
  42e804:	b.lt	42e840 <ferror@plt+0x2a860>  // b.tstop
  42e808:	mov	w9, #0xffffef00            	// #-4352
  42e80c:	add	w0, w8, w9
  42e810:	ret
  42e814:	sub	w8, w0, #0xe0, lsl #12
  42e818:	lsr	w9, w8, #16
  42e81c:	cmp	w9, #0x2
  42e820:	b.hi	42e85c <ferror@plt+0x2a87c>  // b.pmore
  42e824:	adrp	x9, 45f000 <ferror@plt+0x5b020>
  42e828:	lsr	w8, w8, #8
  42e82c:	add	x9, x9, #0x876
  42e830:	ldrsh	w8, [x9, w8, uxtw #1]
  42e834:	mov	w9, #0xffffef00            	// #-4352
  42e838:	add	w0, w8, w9
  42e83c:	ret
  42e840:	adrp	x10, 465000 <ferror@plt+0x61020>
  42e844:	sxth	x8, w8
  42e848:	add	x10, x10, #0xeb4
  42e84c:	and	w9, w0, #0xff
  42e850:	add	x8, x10, x8, lsl #8
  42e854:	ldrb	w0, [x8, w9, uxtw]
  42e858:	ret
  42e85c:	mov	w0, wzr
  42e860:	ret
  42e864:	subs	x8, x1, #0x1
  42e868:	b.eq	42ea24 <ferror@plt+0x2aa44>  // b.none
  42e86c:	mov	w10, #0xfb00                	// #64256
  42e870:	adrp	x11, 45f000 <ferror@plt+0x5b020>
  42e874:	adrp	x14, 465000 <ferror@plt+0x61020>
  42e878:	adrp	x15, 45f000 <ferror@plt+0x5b020>
  42e87c:	mov	w9, #0xfff20000            	// #-917504
  42e880:	movk	w10, #0x2, lsl #16
  42e884:	add	x11, x11, #0x280
  42e888:	mov	w12, #0x10ff                	// #4351
  42e88c:	mov	w13, #0xffffef00            	// #-4352
  42e890:	add	x14, x14, #0xeb4
  42e894:	add	x15, x15, #0x876
  42e898:	b	42e8a0 <ferror@plt+0x2a8c0>
  42e89c:	cbz	w17, 42ea24 <ferror@plt+0x2aa44>
  42e8a0:	ldr	w16, [x0]
  42e8a4:	cmp	w16, w10
  42e8a8:	b.cs	42e8c8 <ferror@plt+0x2a8e8>  // b.hs, b.nlast
  42e8ac:	lsr	x17, x16, #7
  42e8b0:	and	x17, x17, #0x1fffffe
  42e8b4:	ldrsh	x17, [x11, x17]
  42e8b8:	cmp	x17, x12
  42e8bc:	b.le	42e8e8 <ferror@plt+0x2a908>
  42e8c0:	add	w16, w13, w17, uxth
  42e8c4:	b	42e8fc <ferror@plt+0x2a91c>
  42e8c8:	add	w16, w16, w9
  42e8cc:	lsr	w17, w16, #16
  42e8d0:	cmp	w17, #0x2
  42e8d4:	b.hi	42e8f8 <ferror@plt+0x2a918>  // b.pmore
  42e8d8:	lsr	w16, w16, #8
  42e8dc:	ldrsh	w16, [x15, w16, uxtw #1]
  42e8e0:	add	w16, w16, w13
  42e8e4:	b	42e8fc <ferror@plt+0x2a91c>
  42e8e8:	and	w16, w16, #0xff
  42e8ec:	add	x17, x14, x17, lsl #8
  42e8f0:	ldrb	w16, [x17, w16, uxtw]
  42e8f4:	b	42e8fc <ferror@plt+0x2a91c>
  42e8f8:	mov	w16, wzr
  42e8fc:	mov	x1, xzr
  42e900:	mov	w17, wzr
  42e904:	b	42e91c <ferror@plt+0x2a93c>
  42e908:	mov	w3, wzr
  42e90c:	cmp	x18, x8
  42e910:	mov	x1, x18
  42e914:	mov	w16, w3
  42e918:	b.eq	42e89c <ferror@plt+0x2a8bc>  // b.none
  42e91c:	add	x18, x1, #0x1
  42e920:	ldr	w2, [x0, x18, lsl #2]
  42e924:	cmp	w2, w10
  42e928:	b.cs	42e94c <ferror@plt+0x2a96c>  // b.hs, b.nlast
  42e92c:	lsr	x3, x2, #7
  42e930:	and	x3, x3, #0x1fffffe
  42e934:	ldrsh	x3, [x11, x3]
  42e938:	cmp	x3, x12
  42e93c:	b.le	42e970 <ferror@plt+0x2a990>
  42e940:	add	w3, w13, w3, uxth
  42e944:	cbnz	w3, 42e980 <ferror@plt+0x2a9a0>
  42e948:	b	42e90c <ferror@plt+0x2a92c>
  42e94c:	add	w3, w2, w9
  42e950:	lsr	w4, w3, #16
  42e954:	cmp	w4, #0x2
  42e958:	b.hi	42e908 <ferror@plt+0x2a928>  // b.pmore
  42e95c:	lsr	w3, w3, #8
  42e960:	ldrsh	w3, [x15, w3, uxtw #1]
  42e964:	add	w3, w3, w13
  42e968:	cbnz	w3, 42e980 <ferror@plt+0x2a9a0>
  42e96c:	b	42e90c <ferror@plt+0x2a92c>
  42e970:	and	x4, x2, #0xff
  42e974:	add	x3, x14, x3, lsl #8
  42e978:	ldrb	w3, [x3, x4]
  42e97c:	cbz	w3, 42e90c <ferror@plt+0x2a92c>
  42e980:	cmp	w16, w3
  42e984:	b.le	42e90c <ferror@plt+0x2a92c>
  42e988:	ldr	w4, [x0, x1, lsl #2]
  42e98c:	cmp	w4, w10
  42e990:	b.cs	42e9b8 <ferror@plt+0x2a9d8>  // b.hs, b.nlast
  42e994:	lsr	x5, x4, #7
  42e998:	and	x5, x5, #0x1fffffe
  42e99c:	ldrsh	x5, [x11, x5]
  42e9a0:	cmp	x5, x12
  42e9a4:	b.le	42e9e0 <ferror@plt+0x2aa00>
  42e9a8:	add	w5, w13, w5, uxth
  42e9ac:	cmp	w5, w3
  42e9b0:	b.gt	42ea04 <ferror@plt+0x2aa24>
  42e9b4:	b	42ea1c <ferror@plt+0x2aa3c>
  42e9b8:	add	w5, w4, w9
  42e9bc:	lsr	w6, w5, #16
  42e9c0:	cmp	w6, #0x2
  42e9c4:	b.hi	42e9f8 <ferror@plt+0x2aa18>  // b.pmore
  42e9c8:	lsr	w5, w5, #8
  42e9cc:	ldrsh	w5, [x15, w5, uxtw #1]
  42e9d0:	add	w5, w5, w13
  42e9d4:	cmp	w5, w3
  42e9d8:	b.gt	42ea04 <ferror@plt+0x2aa24>
  42e9dc:	b	42ea1c <ferror@plt+0x2aa3c>
  42e9e0:	and	x6, x4, #0xff
  42e9e4:	add	x5, x14, x5, lsl #8
  42e9e8:	ldrb	w5, [x5, x6]
  42e9ec:	cmp	w5, w3
  42e9f0:	b.gt	42ea04 <ferror@plt+0x2aa24>
  42e9f4:	b	42ea1c <ferror@plt+0x2aa3c>
  42e9f8:	mov	w5, wzr
  42e9fc:	cmp	w5, w3
  42ea00:	b.le	42ea1c <ferror@plt+0x2aa3c>
  42ea04:	add	x17, x0, x1, lsl #2
  42ea08:	sub	x1, x1, #0x1
  42ea0c:	stp	w2, w4, [x17]
  42ea10:	cmn	x1, #0x1
  42ea14:	mov	w17, #0x1                   	// #1
  42ea18:	b.ne	42e988 <ferror@plt+0x2a9a8>  // b.any
  42ea1c:	mov	w3, w16
  42ea20:	b	42e90c <ferror@plt+0x2a92c>
  42ea24:	ret
  42ea28:	stp	x29, x30, [sp, #-80]!
  42ea2c:	mov	w8, #0xffff5400            	// #-44032
  42ea30:	stp	x22, x21, [sp, #48]
  42ea34:	add	w21, w0, w8
  42ea38:	lsr	w8, w21, #2
  42ea3c:	stp	x20, x19, [sp, #64]
  42ea40:	cmp	w8, #0xae8
  42ea44:	mov	x19, x1
  42ea48:	str	x25, [sp, #16]
  42ea4c:	stp	x24, x23, [sp, #32]
  42ea50:	mov	x29, sp
  42ea54:	b.hi	42eaf0 <ferror@plt+0x2ab10>  // b.pmore
  42ea58:	mov	w22, #0x4925                	// #18725
  42ea5c:	ubfx	w8, w21, #2, #14
  42ea60:	movk	w22, #0x2492, lsl #16
  42ea64:	umull	x8, w8, w22
  42ea68:	and	w23, w21, #0xffff
  42ea6c:	mov	w9, #0x1c                  	// #28
  42ea70:	lsr	x8, x8, #32
  42ea74:	msub	w24, w8, w9, w23
  42ea78:	mov	w10, #0x2                   	// #2
  42ea7c:	cmp	w24, #0x0
  42ea80:	cinc	x25, x10, ne  // ne = any
  42ea84:	lsl	x0, x25, #2
  42ea88:	str	x25, [x19]
  42ea8c:	bl	414b40 <ferror@plt+0x10b60>
  42ea90:	mov	x20, x0
  42ea94:	cbz	x0, 42ebfc <ferror@plt+0x2ac1c>
  42ea98:	mov	w8, #0x5c4d                	// #23629
  42ea9c:	movk	w8, #0xdee9, lsl #16
  42eaa0:	umull	x8, w23, w8
  42eaa4:	mov	w9, #0x1100                	// #4352
  42eaa8:	mov	w10, #0x24c                 	// #588
  42eaac:	lsr	x8, x8, #41
  42eab0:	orr	w9, w8, w9
  42eab4:	msub	w8, w8, w10, w21
  42eab8:	ubfx	w8, w8, #2, #14
  42eabc:	umull	x8, w8, w22
  42eac0:	mov	w11, #0x1161                	// #4449
  42eac4:	lsr	x8, x8, #32
  42eac8:	tst	w24, #0xffff
  42eacc:	add	w8, w8, w11
  42ead0:	stp	w9, w8, [x20]
  42ead4:	b.eq	42ebf8 <ferror@plt+0x2ac18>  // b.none
  42ead8:	mov	w8, #0x11a7                	// #4519
  42eadc:	add	w8, w24, w8
  42eae0:	and	w8, w8, #0xffff
  42eae4:	mov	w25, #0x3                   	// #3
  42eae8:	str	w8, [x20, #8]
  42eaec:	b	42ebfc <ferror@plt+0x2ac1c>
  42eaf0:	mov	w9, #0xf97d                	// #63869
  42eaf4:	sub	w8, w0, #0xa0
  42eaf8:	movk	w9, #0x2, lsl #16
  42eafc:	mov	w20, w0
  42eb00:	cmp	w8, w9
  42eb04:	b.hi	42ebe0 <ferror@plt+0x2ac00>  // b.pmore
  42eb08:	mov	w8, #0xfb4f                	// #64335
  42eb0c:	cmp	w20, w8
  42eb10:	adrp	x8, 468000 <ferror@plt+0x64020>
  42eb14:	add	x8, x8, #0x6b4
  42eb18:	b.ne	42eb24 <ferror@plt+0x2ab44>  // b.any
  42eb1c:	mov	w9, #0xb26                 	// #2854
  42eb20:	b	42eb6c <ferror@plt+0x2ab8c>
  42eb24:	mov	w9, wzr
  42eb28:	mov	w10, #0x164c                	// #5708
  42eb2c:	mov	w11, #0xb26                 	// #2854
  42eb30:	mov	w12, #0xfb4f                	// #64335
  42eb34:	cmp	w11, w9
  42eb38:	b.eq	42ebe0 <ferror@plt+0x2ac00>  // b.none
  42eb3c:	cmp	w12, w20
  42eb40:	csel	w9, w11, w9, cc  // cc = lo, ul, last
  42eb44:	csel	w10, w10, w11, cc  // cc = lo, ul, last
  42eb48:	add	w11, w9, w10
  42eb4c:	cmp	w11, #0x0
  42eb50:	cinc	w13, w11, lt  // lt = tstop
  42eb54:	asr	w11, w13, #1
  42eb58:	sbfiz	x12, x11, #3, #32
  42eb5c:	ldr	w12, [x8, x12]
  42eb60:	cmp	w12, w20
  42eb64:	b.ne	42eb34 <ferror@plt+0x2ab54>  // b.any
  42eb68:	sbfx	x9, x13, #1, #31
  42eb6c:	add	x8, x8, x9, lsl #3
  42eb70:	ldrh	w8, [x8, #4]
  42eb74:	mov	w9, #0xffff                	// #65535
  42eb78:	cmp	x8, x9
  42eb7c:	b.eq	42ebe0 <ferror@plt+0x2ac00>  // b.none
  42eb80:	adrp	x9, 473000 <ferror@plt+0x6f020>
  42eb84:	add	x9, x9, #0x914
  42eb88:	add	x21, x9, x8
  42eb8c:	mov	x1, #0xffffffffffffffff    	// #-1
  42eb90:	mov	x0, x21
  42eb94:	bl	42c7ac <ferror@plt+0x287cc>
  42eb98:	str	x0, [x19]
  42eb9c:	lsl	x0, x0, #2
  42eba0:	bl	414b40 <ferror@plt+0x10b60>
  42eba4:	ldrb	w8, [x21]
  42eba8:	mov	x20, x0
  42ebac:	cbz	w8, 42ec00 <ferror@plt+0x2ac20>
  42ebb0:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42ebb4:	ldr	x19, [x8, #4064]
  42ebb8:	mov	x22, x20
  42ebbc:	mov	x0, x21
  42ebc0:	bl	42ca40 <ferror@plt+0x28a60>
  42ebc4:	ldrb	w8, [x21]
  42ebc8:	str	w0, [x22], #4
  42ebcc:	ldrb	w8, [x19, x8]
  42ebd0:	add	x21, x21, x8
  42ebd4:	ldrb	w8, [x21]
  42ebd8:	cbnz	w8, 42ebbc <ferror@plt+0x2abdc>
  42ebdc:	b	42ec00 <ferror@plt+0x2ac20>
  42ebe0:	mov	w0, #0x4                   	// #4
  42ebe4:	bl	414b40 <ferror@plt+0x10b60>
  42ebe8:	mov	w8, #0x1                   	// #1
  42ebec:	str	w20, [x0]
  42ebf0:	str	x8, [x19]
  42ebf4:	b	42ec04 <ferror@plt+0x2ac24>
  42ebf8:	mov	w25, #0x2                   	// #2
  42ebfc:	str	x25, [x19]
  42ec00:	mov	x0, x20
  42ec04:	ldp	x20, x19, [sp, #64]
  42ec08:	ldp	x22, x21, [sp, #48]
  42ec0c:	ldp	x24, x23, [sp, #32]
  42ec10:	ldr	x25, [sp, #16]
  42ec14:	ldp	x29, x30, [sp], #80
  42ec18:	ret
  42ec1c:	sub	sp, sp, #0x70
  42ec20:	stp	x26, x25, [sp, #48]
  42ec24:	add	x8, x0, x1
  42ec28:	adrp	x26, 468000 <ferror@plt+0x64020>
  42ec2c:	stp	x20, x19, [sp, #96]
  42ec30:	mov	x19, x1
  42ec34:	mov	x20, x0
  42ec38:	orr	w25, w2, #0x1
  42ec3c:	str	x8, [sp, #8]
  42ec40:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42ec44:	add	x26, x26, #0x6b4
  42ec48:	stp	x29, x30, [sp, #16]
  42ec4c:	stp	x28, x27, [sp, #32]
  42ec50:	stp	x24, x23, [sp, #64]
  42ec54:	stp	x22, x21, [sp, #80]
  42ec58:	add	x29, sp, #0x10
  42ec5c:	str	w2, [sp]
  42ec60:	cbz	x1, 42edb0 <ferror@plt+0x2add0>
  42ec64:	ldr	x28, [x8, #4064]
  42ec68:	cmp	w25, #0x3
  42ec6c:	b.ne	42f098 <ferror@plt+0x2b0b8>  // b.any
  42ec70:	mov	x27, xzr
  42ec74:	mov	w23, #0xffff5400            	// #-44032
  42ec78:	mov	w24, #0x2                   	// #2
  42ec7c:	mov	x21, x20
  42ec80:	b	42ecc8 <ferror@plt+0x2ace8>
  42ec84:	mov	w10, #0x4925                	// #18725
  42ec88:	and	w9, w8, #0xffff
  42ec8c:	ubfx	w8, w8, #2, #14
  42ec90:	movk	w10, #0x2492, lsl #16
  42ec94:	umull	x8, w8, w10
  42ec98:	lsr	x8, x8, #32
  42ec9c:	mov	w10, #0x1c                  	// #28
  42eca0:	msub	w8, w8, w10, w9
  42eca4:	cmp	w8, #0x0
  42eca8:	cinc	x0, x24, ne  // ne = any
  42ecac:	ldrb	w8, [x28, x22]
  42ecb0:	add	x27, x0, x27
  42ecb4:	add	x21, x21, x8
  42ecb8:	tbnz	x19, #63, 42ecc8 <ferror@plt+0x2ace8>
  42ecbc:	ldr	x8, [sp, #8]
  42ecc0:	cmp	x21, x8
  42ecc4:	b.cs	42edb4 <ferror@plt+0x2add4>  // b.hs, b.nlast
  42ecc8:	ldrb	w22, [x21]
  42eccc:	cbz	x22, 42edb4 <ferror@plt+0x2add4>
  42ecd0:	mov	x0, x21
  42ecd4:	bl	42ca40 <ferror@plt+0x28a60>
  42ecd8:	add	w8, w0, w23
  42ecdc:	lsr	w9, w8, #2
  42ece0:	cmp	w9, #0xae9
  42ece4:	b.cc	42ec84 <ferror@plt+0x2aca4>  // b.lo, b.ul, b.last
  42ece8:	mov	w9, #0xf97e                	// #63870
  42ecec:	sub	w8, w0, #0xa0
  42ecf0:	movk	w9, #0x2, lsl #16
  42ecf4:	cmp	w8, w9
  42ecf8:	b.cs	42ed98 <ferror@plt+0x2adb8>  // b.hs, b.nlast
  42ecfc:	mov	w8, #0xfb4f                	// #64335
  42ed00:	cmp	w0, w8
  42ed04:	b.ne	42ed10 <ferror@plt+0x2ad30>  // b.any
  42ed08:	mov	w8, #0xb26                 	// #2854
  42ed0c:	b	42ed58 <ferror@plt+0x2ad78>
  42ed10:	mov	w8, wzr
  42ed14:	mov	w9, #0x164c                	// #5708
  42ed18:	mov	w10, #0xb26                 	// #2854
  42ed1c:	mov	w11, #0xfb4f                	// #64335
  42ed20:	cmp	w10, w8
  42ed24:	b.eq	42ed98 <ferror@plt+0x2adb8>  // b.none
  42ed28:	cmp	w11, w0
  42ed2c:	csel	w8, w10, w8, cc  // cc = lo, ul, last
  42ed30:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  42ed34:	add	w10, w8, w9
  42ed38:	cmp	w10, #0x0
  42ed3c:	cinc	w12, w10, lt  // lt = tstop
  42ed40:	asr	w10, w12, #1
  42ed44:	sbfiz	x11, x10, #3, #32
  42ed48:	ldr	w11, [x26, x11]
  42ed4c:	cmp	w11, w0
  42ed50:	b.ne	42ed20 <ferror@plt+0x2ad40>  // b.any
  42ed54:	sbfx	x8, x12, #1, #31
  42ed58:	add	x9, x26, x8, lsl #3
  42ed5c:	ldrh	w8, [x9, #6]
  42ed60:	mov	w10, #0xffff                	// #65535
  42ed64:	cmp	w8, w10
  42ed68:	b.ne	42ed70 <ferror@plt+0x2ad90>  // b.any
  42ed6c:	ldrh	w8, [x9, #4]
  42ed70:	adrp	x9, 473000 <ferror@plt+0x6f020>
  42ed74:	add	x9, x9, #0x914
  42ed78:	add	x0, x9, x8
  42ed7c:	mov	x1, #0xffffffffffffffff    	// #-1
  42ed80:	bl	42c7ac <ferror@plt+0x287cc>
  42ed84:	ldrb	w8, [x28, x22]
  42ed88:	add	x27, x0, x27
  42ed8c:	add	x21, x21, x8
  42ed90:	tbz	x19, #63, 42ecbc <ferror@plt+0x2acdc>
  42ed94:	b	42ecc8 <ferror@plt+0x2ace8>
  42ed98:	mov	w0, #0x1                   	// #1
  42ed9c:	ldrb	w8, [x28, x22]
  42eda0:	add	x27, x0, x27
  42eda4:	add	x21, x21, x8
  42eda8:	tbz	x19, #63, 42ecbc <ferror@plt+0x2acdc>
  42edac:	b	42ecc8 <ferror@plt+0x2ace8>
  42edb0:	mov	x27, xzr
  42edb4:	add	x0, x27, #0x1
  42edb8:	mov	w1, #0x4                   	// #4
  42edbc:	bl	414dac <ferror@plt+0x10dcc>
  42edc0:	mov	x21, x0
  42edc4:	cbz	x19, 42f408 <ferror@plt+0x2b428>
  42edc8:	ldr	w8, [sp]
  42edcc:	str	w25, [sp, #4]
  42edd0:	mov	x23, xzr
  42edd4:	mov	x25, xzr
  42edd8:	orr	w8, w8, #0x2
  42eddc:	str	w8, [sp]
  42ede0:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42ede4:	ldr	x27, [x8, #4064]
  42ede8:	ldrb	w8, [x20]
  42edec:	cbz	w8, 42f1d4 <ferror@plt+0x2b1f4>
  42edf0:	mov	x0, x20
  42edf4:	bl	42ca40 <ferror@plt+0x28a60>
  42edf8:	mov	w8, #0xffff5400            	// #-44032
  42edfc:	add	w8, w0, w8
  42ee00:	lsr	w9, w8, #2
  42ee04:	cmp	w9, #0xae8
  42ee08:	b.hi	42ee94 <ferror@plt+0x2aeb4>  // b.pmore
  42ee0c:	mov	w13, #0x4925                	// #18725
  42ee10:	ubfx	w9, w8, #2, #14
  42ee14:	movk	w13, #0x2492, lsl #16
  42ee18:	umull	x9, w9, w13
  42ee1c:	and	w11, w8, #0xffff
  42ee20:	lsr	x9, x9, #32
  42ee24:	mov	w10, #0x1c                  	// #28
  42ee28:	msub	w9, w9, w10, w11
  42ee2c:	cbz	x21, 42eee0 <ferror@plt+0x2af00>
  42ee30:	mov	w12, #0x5c4d                	// #23629
  42ee34:	movk	w12, #0xdee9, lsl #16
  42ee38:	umull	x11, w11, w12
  42ee3c:	lsr	x11, x11, #41
  42ee40:	mov	w14, #0x24c                 	// #588
  42ee44:	msub	w8, w11, w14, w8
  42ee48:	ubfx	w8, w8, #2, #14
  42ee4c:	mov	w12, #0x1100                	// #4352
  42ee50:	umull	x8, w8, w13
  42ee54:	orr	w12, w11, w12
  42ee58:	lsr	x8, x8, #32
  42ee5c:	mov	w11, #0x1161                	// #4449
  42ee60:	add	x10, x21, x23, lsl #2
  42ee64:	tst	w9, #0xffff
  42ee68:	add	w8, w8, w11
  42ee6c:	stp	w12, w8, [x10]
  42ee70:	b.eq	42f088 <ferror@plt+0x2b0a8>  // b.none
  42ee74:	mov	w8, #0x11a7                	// #4519
  42ee78:	add	w8, w9, w8
  42ee7c:	and	w8, w8, #0xffff
  42ee80:	str	w8, [x10, #8]
  42ee84:	mov	w8, #0x3                   	// #3
  42ee88:	add	x28, x8, x23
  42ee8c:	cbnz	x28, 42efb4 <ferror@plt+0x2afd4>
  42ee90:	b	42f060 <ferror@plt+0x2b080>
  42ee94:	mov	w9, #0xf97e                	// #63870
  42ee98:	sub	w8, w0, #0xa0
  42ee9c:	movk	w9, #0x2, lsl #16
  42eea0:	cmp	w8, w9
  42eea4:	b.cs	42efa8 <ferror@plt+0x2afc8>  // b.hs, b.nlast
  42eea8:	mov	w8, #0xfb4f                	// #64335
  42eeac:	cmp	w0, w8
  42eeb0:	b.ne	42eef8 <ferror@plt+0x2af18>  // b.any
  42eeb4:	mov	w8, #0xb26                 	// #2854
  42eeb8:	ldr	w9, [sp, #4]
  42eebc:	cmp	w9, #0x3
  42eec0:	b.ne	42ef4c <ferror@plt+0x2af6c>  // b.any
  42eec4:	add	x9, x26, x8, lsl #3
  42eec8:	ldrh	w8, [x9, #6]
  42eecc:	mov	w10, #0xffff                	// #65535
  42eed0:	cmp	w8, w10
  42eed4:	b.ne	42ef60 <ferror@plt+0x2af80>  // b.any
  42eed8:	ldrh	w8, [x9, #4]
  42eedc:	b	42ef60 <ferror@plt+0x2af80>
  42eee0:	tst	w9, #0xffff
  42eee4:	mov	w8, #0x2                   	// #2
  42eee8:	cinc	x8, x8, ne  // ne = any
  42eeec:	add	x28, x8, x23
  42eef0:	cbnz	x28, 42efb4 <ferror@plt+0x2afd4>
  42eef4:	b	42f060 <ferror@plt+0x2b080>
  42eef8:	mov	w8, wzr
  42eefc:	mov	w9, #0x164c                	// #5708
  42ef00:	mov	w10, #0xb26                 	// #2854
  42ef04:	mov	w11, #0xfb4f                	// #64335
  42ef08:	cmp	w10, w8
  42ef0c:	b.eq	42efa8 <ferror@plt+0x2afc8>  // b.none
  42ef10:	cmp	w11, w0
  42ef14:	csel	w8, w10, w8, cc  // cc = lo, ul, last
  42ef18:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  42ef1c:	add	w10, w8, w9
  42ef20:	cmp	w10, #0x0
  42ef24:	cinc	w12, w10, lt  // lt = tstop
  42ef28:	asr	w10, w12, #1
  42ef2c:	sbfiz	x11, x10, #3, #32
  42ef30:	ldr	w11, [x26, x11]
  42ef34:	cmp	w11, w0
  42ef38:	b.ne	42ef08 <ferror@plt+0x2af28>  // b.any
  42ef3c:	sbfx	x8, x12, #1, #31
  42ef40:	ldr	w9, [sp, #4]
  42ef44:	cmp	w9, #0x3
  42ef48:	b.eq	42eec4 <ferror@plt+0x2aee4>  // b.none
  42ef4c:	add	x8, x26, x8, lsl #3
  42ef50:	ldrh	w8, [x8, #4]
  42ef54:	mov	w9, #0xffff                	// #65535
  42ef58:	cmp	w8, w9
  42ef5c:	b.eq	42efa8 <ferror@plt+0x2afc8>  // b.none
  42ef60:	adrp	x9, 473000 <ferror@plt+0x6f020>
  42ef64:	add	x9, x9, #0x914
  42ef68:	add	x22, x9, x8
  42ef6c:	ldrb	w8, [x22]
  42ef70:	mov	x28, x23
  42ef74:	cbz	w8, 42efb0 <ferror@plt+0x2afd0>
  42ef78:	mov	x24, x23
  42ef7c:	mov	x0, x22
  42ef80:	bl	42ca40 <ferror@plt+0x28a60>
  42ef84:	ldrb	w8, [x22]
  42ef88:	str	w0, [x21, x24, lsl #2]
  42ef8c:	add	x28, x24, #0x1
  42ef90:	mov	x24, x28
  42ef94:	ldrb	w8, [x27, x8]
  42ef98:	add	x22, x22, x8
  42ef9c:	ldrb	w8, [x22]
  42efa0:	cbnz	w8, 42ef7c <ferror@plt+0x2af9c>
  42efa4:	b	42efb0 <ferror@plt+0x2afd0>
  42efa8:	add	x28, x23, #0x1
  42efac:	str	w0, [x21, x23, lsl #2]
  42efb0:	cbz	x28, 42f060 <ferror@plt+0x2b080>
  42efb4:	ldr	w8, [x21, x23, lsl #2]
  42efb8:	mov	w9, #0xf97e                	// #63870
  42efbc:	movk	w9, #0x2, lsl #16
  42efc0:	add	w9, w9, #0x182
  42efc4:	cmp	w8, w9
  42efc8:	b.cs	42f000 <ferror@plt+0x2b020>  // b.hs, b.nlast
  42efcc:	lsr	x9, x8, #7
  42efd0:	adrp	x10, 45f000 <ferror@plt+0x5b020>
  42efd4:	and	x9, x9, #0x1fffffe
  42efd8:	add	x10, x10, #0x280
  42efdc:	ldrsh	w9, [x10, x9]
  42efe0:	mov	w10, #0x1100                	// #4352
  42efe4:	cmp	w9, w10
  42efe8:	and	w9, w9, #0xffff
  42efec:	b.lt	42f034 <ferror@plt+0x2b054>  // b.tstop
  42eff0:	mov	w8, #0xffffef00            	// #-4352
  42eff4:	add	w8, w9, w8
  42eff8:	cbnz	w8, 42f060 <ferror@plt+0x2b080>
  42effc:	b	42f050 <ferror@plt+0x2b070>
  42f000:	mov	w9, #0xfff20000            	// #-917504
  42f004:	add	w8, w8, w9
  42f008:	lsr	w9, w8, #16
  42f00c:	cmp	w9, #0x2
  42f010:	b.hi	42f050 <ferror@plt+0x2b070>  // b.pmore
  42f014:	adrp	x9, 45f000 <ferror@plt+0x5b020>
  42f018:	lsr	w8, w8, #8
  42f01c:	add	x9, x9, #0x876
  42f020:	ldrsh	w8, [x9, w8, uxtw #1]
  42f024:	mov	w9, #0xffffef00            	// #-4352
  42f028:	add	w8, w8, w9
  42f02c:	cbnz	w8, 42f060 <ferror@plt+0x2b080>
  42f030:	b	42f050 <ferror@plt+0x2b070>
  42f034:	adrp	x10, 465000 <ferror@plt+0x61020>
  42f038:	sxth	x9, w9
  42f03c:	add	x10, x10, #0xeb4
  42f040:	and	x8, x8, #0xff
  42f044:	add	x9, x10, x9, lsl #8
  42f048:	ldrb	w8, [x9, x8]
  42f04c:	cbnz	w8, 42f060 <ferror@plt+0x2b080>
  42f050:	add	x0, x21, x25, lsl #2
  42f054:	sub	x1, x28, x25
  42f058:	bl	42e864 <ferror@plt+0x2a884>
  42f05c:	mov	x25, x23
  42f060:	ldrb	w8, [x20]
  42f064:	mov	x23, x28
  42f068:	ldrb	w8, [x27, x8]
  42f06c:	add	x20, x20, x8
  42f070:	tbnz	x19, #63, 42ede8 <ferror@plt+0x2ae08>
  42f074:	ldr	x8, [sp, #8]
  42f078:	mov	x23, x28
  42f07c:	cmp	x20, x8
  42f080:	b.cc	42ede8 <ferror@plt+0x2ae08>  // b.lo, b.ul, b.last
  42f084:	b	42f1d8 <ferror@plt+0x2b1f8>
  42f088:	mov	w8, #0x2                   	// #2
  42f08c:	add	x28, x8, x23
  42f090:	cbnz	x28, 42efb4 <ferror@plt+0x2afd4>
  42f094:	b	42f060 <ferror@plt+0x2b080>
  42f098:	mov	x27, xzr
  42f09c:	mov	w23, #0xffff5400            	// #-44032
  42f0a0:	mov	w24, #0x2                   	// #2
  42f0a4:	mov	x21, x20
  42f0a8:	b	42f0cc <ferror@plt+0x2b0ec>
  42f0ac:	mov	w0, #0x1                   	// #1
  42f0b0:	ldrb	w8, [x28, x22]
  42f0b4:	add	x27, x0, x27
  42f0b8:	add	x21, x21, x8
  42f0bc:	tbnz	x19, #63, 42f0cc <ferror@plt+0x2b0ec>
  42f0c0:	ldr	x8, [sp, #8]
  42f0c4:	cmp	x21, x8
  42f0c8:	b.cs	42edb4 <ferror@plt+0x2add4>  // b.hs, b.nlast
  42f0cc:	ldrb	w22, [x21]
  42f0d0:	cbz	x22, 42edb4 <ferror@plt+0x2add4>
  42f0d4:	mov	x0, x21
  42f0d8:	bl	42ca40 <ferror@plt+0x28a60>
  42f0dc:	add	w8, w0, w23
  42f0e0:	lsr	w9, w8, #2
  42f0e4:	cmp	w9, #0xae8
  42f0e8:	b.hi	42f128 <ferror@plt+0x2b148>  // b.pmore
  42f0ec:	mov	w10, #0x4925                	// #18725
  42f0f0:	and	w9, w8, #0xffff
  42f0f4:	ubfx	w8, w8, #2, #14
  42f0f8:	movk	w10, #0x2492, lsl #16
  42f0fc:	umull	x8, w8, w10
  42f100:	lsr	x8, x8, #32
  42f104:	mov	w10, #0x1c                  	// #28
  42f108:	msub	w8, w8, w10, w9
  42f10c:	cmp	w8, #0x0
  42f110:	cinc	x0, x24, ne  // ne = any
  42f114:	ldrb	w8, [x28, x22]
  42f118:	add	x27, x0, x27
  42f11c:	add	x21, x21, x8
  42f120:	tbz	x19, #63, 42f0c0 <ferror@plt+0x2b0e0>
  42f124:	b	42f0cc <ferror@plt+0x2b0ec>
  42f128:	mov	w9, #0xf97e                	// #63870
  42f12c:	sub	w8, w0, #0xa0
  42f130:	movk	w9, #0x2, lsl #16
  42f134:	cmp	w8, w9
  42f138:	b.cs	42f0ac <ferror@plt+0x2b0cc>  // b.hs, b.nlast
  42f13c:	mov	w8, #0xfb4f                	// #64335
  42f140:	cmp	w0, w8
  42f144:	b.ne	42f150 <ferror@plt+0x2b170>  // b.any
  42f148:	mov	w8, #0xb26                 	// #2854
  42f14c:	b	42f198 <ferror@plt+0x2b1b8>
  42f150:	mov	w8, wzr
  42f154:	mov	w9, #0x164c                	// #5708
  42f158:	mov	w10, #0xb26                 	// #2854
  42f15c:	mov	w11, #0xfb4f                	// #64335
  42f160:	cmp	w10, w8
  42f164:	b.eq	42f0ac <ferror@plt+0x2b0cc>  // b.none
  42f168:	cmp	w11, w0
  42f16c:	csel	w8, w10, w8, cc  // cc = lo, ul, last
  42f170:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  42f174:	add	w10, w8, w9
  42f178:	cmp	w10, #0x0
  42f17c:	cinc	w12, w10, lt  // lt = tstop
  42f180:	asr	w10, w12, #1
  42f184:	sbfiz	x11, x10, #3, #32
  42f188:	ldr	w11, [x26, x11]
  42f18c:	cmp	w11, w0
  42f190:	b.ne	42f160 <ferror@plt+0x2b180>  // b.any
  42f194:	sbfx	x8, x12, #1, #31
  42f198:	add	x8, x26, x8, lsl #3
  42f19c:	ldrh	w8, [x8, #4]
  42f1a0:	mov	w9, #0xffff                	// #65535
  42f1a4:	cmp	x8, x9
  42f1a8:	b.eq	42f0ac <ferror@plt+0x2b0cc>  // b.none
  42f1ac:	adrp	x9, 473000 <ferror@plt+0x6f020>
  42f1b0:	add	x9, x9, #0x914
  42f1b4:	add	x0, x9, x8
  42f1b8:	mov	x1, #0xffffffffffffffff    	// #-1
  42f1bc:	bl	42c7ac <ferror@plt+0x287cc>
  42f1c0:	ldrb	w8, [x28, x22]
  42f1c4:	add	x27, x0, x27
  42f1c8:	add	x21, x21, x8
  42f1cc:	tbz	x19, #63, 42f0c0 <ferror@plt+0x2b0e0>
  42f1d0:	b	42f0cc <ferror@plt+0x2b0ec>
  42f1d4:	mov	x28, x23
  42f1d8:	cbz	x28, 42f408 <ferror@plt+0x2b428>
  42f1dc:	add	x0, x21, x25, lsl #2
  42f1e0:	sub	x1, x28, x25
  42f1e4:	bl	42e864 <ferror@plt+0x2a884>
  42f1e8:	ldr	w8, [sp]
  42f1ec:	str	wzr, [x21, x28, lsl #2]
  42f1f0:	cmp	w8, #0x3
  42f1f4:	b.ne	42f410 <ferror@plt+0x2b430>  // b.any
  42f1f8:	adrp	x27, 45f000 <ferror@plt+0x5b020>
  42f1fc:	mov	w8, wzr
  42f200:	mov	x25, xzr
  42f204:	mov	x19, xzr
  42f208:	add	x20, x21, #0x14
  42f20c:	mov	w22, #0x1100                	// #4352
  42f210:	mov	w23, #0xffffef00            	// #-4352
  42f214:	mov	w24, #0xfff20000            	// #-917504
  42f218:	add	x27, x27, #0x280
  42f21c:	b	42f238 <ferror@plt+0x2b258>
  42f220:	cmp	w26, #0x0
  42f224:	csel	x19, x25, x19, eq  // eq = none
  42f228:	add	x25, x25, #0x1
  42f22c:	cmp	x25, x28
  42f230:	mov	w8, w26
  42f234:	b.cs	42f410 <ferror@plt+0x2b430>  // b.hs, b.nlast
  42f238:	ldr	w1, [x21, x25, lsl #2]
  42f23c:	mov	w9, #0xf97e                	// #63870
  42f240:	movk	w9, #0x2, lsl #16
  42f244:	add	w9, w9, #0x182
  42f248:	cmp	w1, w9
  42f24c:	b.cs	42f274 <ferror@plt+0x2b294>  // b.hs, b.nlast
  42f250:	lsr	x9, x1, #7
  42f254:	and	x9, x9, #0x1fffffe
  42f258:	ldrsh	w9, [x27, x9]
  42f25c:	cmp	w9, w22
  42f260:	and	w9, w9, #0xffff
  42f264:	b.lt	42f2a0 <ferror@plt+0x2b2c0>  // b.tstop
  42f268:	add	w26, w9, w23
  42f26c:	cbnz	x25, 42f2c8 <ferror@plt+0x2b2e8>
  42f270:	b	42f220 <ferror@plt+0x2b240>
  42f274:	add	w9, w1, w24
  42f278:	lsr	w10, w9, #16
  42f27c:	cmp	w10, #0x2
  42f280:	b.hi	42f2c0 <ferror@plt+0x2b2e0>  // b.pmore
  42f284:	adrp	x10, 45f000 <ferror@plt+0x5b020>
  42f288:	lsr	w9, w9, #8
  42f28c:	add	x10, x10, #0x876
  42f290:	ldrsh	w9, [x10, w9, uxtw #1]
  42f294:	add	w26, w9, w23
  42f298:	cbnz	x25, 42f2c8 <ferror@plt+0x2b2e8>
  42f29c:	b	42f220 <ferror@plt+0x2b240>
  42f2a0:	adrp	x11, 465000 <ferror@plt+0x61020>
  42f2a4:	sxth	x9, w9
  42f2a8:	add	x11, x11, #0xeb4
  42f2ac:	and	x10, x1, #0xff
  42f2b0:	add	x9, x11, x9, lsl #8
  42f2b4:	ldrb	w26, [x9, x10]
  42f2b8:	cbnz	x25, 42f2c8 <ferror@plt+0x2b2e8>
  42f2bc:	b	42f220 <ferror@plt+0x2b240>
  42f2c0:	mov	w26, wzr
  42f2c4:	cbz	x25, 42f220 <ferror@plt+0x2b240>
  42f2c8:	cbz	w8, 42f2d4 <ferror@plt+0x2b2f4>
  42f2cc:	cmp	w8, w26
  42f2d0:	b.ge	42f220 <ferror@plt+0x2b240>  // b.tcont
  42f2d4:	add	x2, x21, x19, lsl #2
  42f2d8:	ldr	w0, [x2]
  42f2dc:	bl	42f438 <ferror@plt+0x2b458>
  42f2e0:	cbz	w0, 42f220 <ferror@plt+0x2b240>
  42f2e4:	add	x8, x25, #0x1
  42f2e8:	cmp	x8, x28
  42f2ec:	b.cs	42f354 <ferror@plt+0x2b374>  // b.hs, b.nlast
  42f2f0:	mvn	x9, x25
  42f2f4:	add	x10, x28, x9
  42f2f8:	cmp	x10, #0x8
  42f2fc:	mov	x9, x25
  42f300:	b.cc	42f338 <ferror@plt+0x2b358>  // b.lo, b.ul, b.last
  42f304:	and	x11, x10, #0xfffffffffffffff8
  42f308:	add	x8, x8, x11
  42f30c:	add	x9, x25, x11
  42f310:	add	x12, x20, x25, lsl #2
  42f314:	mov	x13, x11
  42f318:	ldp	q0, q1, [x12, #-16]
  42f31c:	subs	x13, x13, #0x8
  42f320:	stur	q0, [x12, #-20]
  42f324:	stur	q1, [x12, #-4]
  42f328:	add	x12, x12, #0x20
  42f32c:	b.ne	42f318 <ferror@plt+0x2b338>  // b.any
  42f330:	cmp	x10, x11
  42f334:	b.eq	42f354 <ferror@plt+0x2b374>  // b.none
  42f338:	ldr	w11, [x21, x8, lsl #2]
  42f33c:	mov	x10, x8
  42f340:	add	x8, x8, #0x1
  42f344:	cmp	x28, x8
  42f348:	str	w11, [x21, x9, lsl #2]
  42f34c:	mov	x9, x10
  42f350:	b.ne	42f338 <ferror@plt+0x2b358>  // b.any
  42f354:	sub	x8, x25, #0x1
  42f358:	cmp	x8, x19
  42f35c:	sub	x28, x28, #0x1
  42f360:	b.ne	42f370 <ferror@plt+0x2b390>  // b.any
  42f364:	mov	w26, wzr
  42f368:	mov	x25, x19
  42f36c:	b	42f228 <ferror@plt+0x2b248>
  42f370:	add	x9, x21, x25, lsl #2
  42f374:	ldur	w9, [x9, #-8]
  42f378:	mov	w10, #0xf97e                	// #63870
  42f37c:	movk	w10, #0x2, lsl #16
  42f380:	add	w10, w10, #0x182
  42f384:	cmp	w9, w10
  42f388:	b.cs	42f3b0 <ferror@plt+0x2b3d0>  // b.hs, b.nlast
  42f38c:	lsr	x10, x9, #7
  42f390:	and	x10, x10, #0x1fffffe
  42f394:	ldrsh	w10, [x27, x10]
  42f398:	cmp	w10, w22
  42f39c:	and	w10, w10, #0xffff
  42f3a0:	b.lt	42f3dc <ferror@plt+0x2b3fc>  // b.tstop
  42f3a4:	add	w26, w10, w23
  42f3a8:	mov	x25, x8
  42f3ac:	b	42f228 <ferror@plt+0x2b248>
  42f3b0:	add	w9, w9, w24
  42f3b4:	lsr	w10, w9, #16
  42f3b8:	cmp	w10, #0x2
  42f3bc:	b.hi	42f3fc <ferror@plt+0x2b41c>  // b.pmore
  42f3c0:	adrp	x10, 45f000 <ferror@plt+0x5b020>
  42f3c4:	lsr	w9, w9, #8
  42f3c8:	add	x10, x10, #0x876
  42f3cc:	ldrsh	w9, [x10, w9, uxtw #1]
  42f3d0:	mov	x25, x8
  42f3d4:	add	w26, w9, w23
  42f3d8:	b	42f228 <ferror@plt+0x2b248>
  42f3dc:	adrp	x11, 465000 <ferror@plt+0x61020>
  42f3e0:	sxth	x10, w10
  42f3e4:	add	x11, x11, #0xeb4
  42f3e8:	and	x9, x9, #0xff
  42f3ec:	add	x10, x11, x10, lsl #8
  42f3f0:	ldrb	w26, [x10, x9]
  42f3f4:	mov	x25, x8
  42f3f8:	b	42f228 <ferror@plt+0x2b248>
  42f3fc:	mov	w26, wzr
  42f400:	mov	x25, x8
  42f404:	b	42f228 <ferror@plt+0x2b248>
  42f408:	mov	x28, xzr
  42f40c:	str	wzr, [x21]
  42f410:	str	wzr, [x21, x28, lsl #2]
  42f414:	mov	x0, x21
  42f418:	ldp	x20, x19, [sp, #96]
  42f41c:	ldp	x22, x21, [sp, #80]
  42f420:	ldp	x24, x23, [sp, #64]
  42f424:	ldp	x26, x25, [sp, #48]
  42f428:	ldp	x28, x27, [sp, #32]
  42f42c:	ldp	x29, x30, [sp, #16]
  42f430:	add	sp, sp, #0x70
  42f434:	ret
  42f438:	mov	w8, #0xffffef00            	// #-4352
  42f43c:	add	w8, w0, w8
  42f440:	cmp	w8, #0x12
  42f444:	b.hi	42f478 <ferror@plt+0x2b498>  // b.pmore
  42f448:	mov	w9, #0xffffee9f            	// #-4449
  42f44c:	add	w9, w1, w9
  42f450:	cmp	w9, #0x14
  42f454:	b.hi	42f478 <ferror@plt+0x2b498>  // b.pmore
  42f458:	mov	w10, #0x15                  	// #21
  42f45c:	mov	w11, #0x1c                  	// #28
  42f460:	mov	w12, #0xac00                	// #44032
  42f464:	madd	w8, w8, w10, w9
  42f468:	madd	w8, w8, w11, w12
  42f46c:	mov	w0, #0x1                   	// #1
  42f470:	str	w8, [x2]
  42f474:	ret
  42f478:	mov	w8, #0xffff5400            	// #-44032
  42f47c:	add	w9, w0, w8
  42f480:	lsr	w8, w9, #2
  42f484:	cmp	w8, #0xae8
  42f488:	mov	w8, #0x11ff                	// #4607
  42f48c:	movk	w8, #0x1, lsl #16
  42f490:	b.hi	42f4dc <ferror@plt+0x2b4fc>  // b.pmore
  42f494:	mov	w10, #0xffffee58            	// #-4520
  42f498:	add	w10, w1, w10
  42f49c:	cmp	w10, #0x1a
  42f4a0:	b.hi	42f4f8 <ferror@plt+0x2b518>  // b.pmore
  42f4a4:	mov	w11, #0x4925                	// #18725
  42f4a8:	and	w10, w9, #0xffff
  42f4ac:	ubfx	w9, w9, #2, #14
  42f4b0:	movk	w11, #0x2492, lsl #16
  42f4b4:	umull	x9, w9, w11
  42f4b8:	lsr	x9, x9, #32
  42f4bc:	mov	w11, #0x1c                  	// #28
  42f4c0:	msub	w9, w9, w11, w10
  42f4c4:	tst	w9, #0xffff
  42f4c8:	b.ne	42f4f8 <ferror@plt+0x2b518>  // b.any
  42f4cc:	add	w8, w0, w1
  42f4d0:	mov	w9, #0xffffee59            	// #-4519
  42f4d4:	add	w8, w8, w9
  42f4d8:	b	42f46c <ferror@plt+0x2b48c>
  42f4dc:	cmp	w0, w8
  42f4e0:	b.ls	42f4f8 <ferror@plt+0x2b518>  // b.plast
  42f4e4:	mov	w9, wzr
  42f4e8:	mov	w10, wzr
  42f4ec:	cmp	w1, w8
  42f4f0:	b.hi	42f648 <ferror@plt+0x2b668>  // b.pmore
  42f4f4:	b	42f538 <ferror@plt+0x2b558>
  42f4f8:	adrp	x10, 477000 <ferror@plt+0x73020>
  42f4fc:	lsr	w9, w0, #8
  42f500:	add	x10, x10, #0xe16
  42f504:	ldrsh	x9, [x10, w9, uxtw #1]
  42f508:	mov	w10, #0x1100                	// #4352
  42f50c:	cmp	x9, x10
  42f510:	b.lt	42f5b0 <ferror@plt+0x2b5d0>  // b.tstop
  42f514:	mov	w10, #0xffffef00            	// #-4352
  42f518:	add	w10, w9, w10
  42f51c:	sub	w9, w10, #0x93
  42f520:	and	w9, w9, #0xffff
  42f524:	cmp	w9, #0xe1
  42f528:	b.ls	42f5d4 <ferror@plt+0x2b5f4>  // b.plast
  42f52c:	and	w9, w10, #0xffff
  42f530:	cmp	w1, w8
  42f534:	b.hi	42f648 <ferror@plt+0x2b668>  // b.pmore
  42f538:	adrp	x11, 477000 <ferror@plt+0x73020>
  42f53c:	lsr	w8, w1, #8
  42f540:	add	x11, x11, #0xe16
  42f544:	ldrsh	x8, [x11, w8, uxtw #1]
  42f548:	mov	w11, #0x1100                	// #4352
  42f54c:	cmp	x8, x11
  42f550:	b.lt	42f600 <ferror@plt+0x2b620>  // b.tstop
  42f554:	mov	w11, #0xffffef00            	// #-4352
  42f558:	add	w8, w8, w11
  42f55c:	and	w8, w8, #0xffff
  42f560:	cmp	w8, #0x194
  42f564:	b.cs	42f620 <ferror@plt+0x2b640>  // b.hs, b.nlast
  42f568:	sub	w10, w10, #0x1
  42f56c:	and	w10, w10, #0xffff
  42f570:	cmp	w10, #0x91
  42f574:	mov	w0, wzr
  42f578:	b.hi	42f474 <ferror@plt+0x2b494>  // b.pmore
  42f57c:	sub	w10, w8, #0x175
  42f580:	and	w10, w10, #0xffff
  42f584:	cmp	w10, #0x1e
  42f588:	b.hi	42f474 <ferror@plt+0x2b494>  // b.pmore
  42f58c:	adrp	x10, 47a000 <ferror@plt+0x76020>
  42f590:	add	x10, x10, #0xd94
  42f594:	mov	w11, #0x3e                  	// #62
  42f598:	umaddl	x9, w9, w11, x10
  42f59c:	add	x8, x9, w8, uxtw #1
  42f5a0:	sub	x8, x8, #0x328
  42f5a4:	ldrh	w8, [x8]
  42f5a8:	cbnz	w8, 42f46c <ferror@plt+0x2b48c>
  42f5ac:	b	42f648 <ferror@plt+0x2b668>
  42f5b0:	adrp	x11, 478000 <ferror@plt+0x74020>
  42f5b4:	add	x11, x11, #0x794
  42f5b8:	and	w10, w0, #0xff
  42f5bc:	add	x9, x11, x9, lsl #9
  42f5c0:	ldrh	w10, [x9, w10, uxtw #1]
  42f5c4:	sub	w9, w10, #0x93
  42f5c8:	and	w9, w9, #0xffff
  42f5cc:	cmp	w9, #0xe1
  42f5d0:	b.hi	42f52c <ferror@plt+0x2b54c>  // b.pmore
  42f5d4:	and	x8, x10, #0xffff
  42f5d8:	sub	x8, x8, #0x93
  42f5dc:	adrp	x9, 478000 <ferror@plt+0x74020>
  42f5e0:	lsl	x10, x8, #3
  42f5e4:	add	x9, x9, #0x3c
  42f5e8:	ldr	w10, [x9, x10]
  42f5ec:	cmp	w10, w1
  42f5f0:	b.ne	42f648 <ferror@plt+0x2b668>  // b.any
  42f5f4:	add	x8, x9, x8, lsl #3
  42f5f8:	ldr	w8, [x8, #4]
  42f5fc:	b	42f46c <ferror@plt+0x2b48c>
  42f600:	adrp	x12, 478000 <ferror@plt+0x74020>
  42f604:	add	x12, x12, #0x794
  42f608:	and	w11, w1, #0xff
  42f60c:	add	x8, x12, x8, lsl #9
  42f610:	ldrh	w8, [x8, w11, uxtw #1]
  42f614:	and	w8, w8, #0xffff
  42f618:	cmp	w8, #0x194
  42f61c:	b.cc	42f568 <ferror@plt+0x2b588>  // b.lo, b.ul, b.last
  42f620:	sub	x8, x8, #0x194
  42f624:	adrp	x9, 478000 <ferror@plt+0x74020>
  42f628:	lsl	x10, x8, #2
  42f62c:	add	x9, x9, #0x74c
  42f630:	ldrh	w10, [x9, x10]
  42f634:	cmp	w10, w0
  42f638:	b.ne	42f648 <ferror@plt+0x2b668>  // b.any
  42f63c:	add	x8, x9, x8, lsl #2
  42f640:	ldrh	w8, [x8, #2]
  42f644:	b	42f46c <ferror@plt+0x2b48c>
  42f648:	mov	w0, wzr
  42f64c:	ret
  42f650:	stp	x29, x30, [sp, #-32]!
  42f654:	stp	x20, x19, [sp, #16]
  42f658:	mov	x29, sp
  42f65c:	bl	42ec1c <ferror@plt+0x2ac3c>
  42f660:	mov	x1, #0xffffffffffffffff    	// #-1
  42f664:	mov	x2, xzr
  42f668:	mov	x3, xzr
  42f66c:	mov	x4, xzr
  42f670:	mov	x19, x0
  42f674:	bl	42d490 <ferror@plt+0x294b0>
  42f678:	mov	x20, x0
  42f67c:	mov	x0, x19
  42f680:	bl	414cbc <ferror@plt+0x10cdc>
  42f684:	mov	x0, x20
  42f688:	ldp	x20, x19, [sp, #16]
  42f68c:	ldp	x29, x30, [sp], #32
  42f690:	ret
  42f694:	mov	w8, #0xffff5400            	// #-44032
  42f698:	add	w8, w0, w8
  42f69c:	lsr	w9, w8, #2
  42f6a0:	cmp	w9, #0xae8
  42f6a4:	b.ls	42f6d8 <ferror@plt+0x2b6f8>  // b.plast
  42f6a8:	mov	w9, #0xf95d                	// #63837
  42f6ac:	sub	w8, w0, #0xc0
  42f6b0:	movk	w9, #0x2, lsl #16
  42f6b4:	cmp	w8, w9
  42f6b8:	b.hi	42f7d0 <ferror@plt+0x2b7f0>  // b.pmore
  42f6bc:	mov	w8, #0xf91b                	// #63771
  42f6c0:	cmp	w0, w8
  42f6c4:	adrp	x8, 45f000 <ferror@plt+0x5b020>
  42f6c8:	add	x8, x8, #0xe78
  42f6cc:	b.ne	42f764 <ferror@plt+0x2b784>  // b.any
  42f6d0:	mov	w9, #0x402                 	// #1026
  42f6d4:	b	42f7b0 <ferror@plt+0x2b7d0>
  42f6d8:	mov	w9, #0x4925                	// #18725
  42f6dc:	ubfx	w11, w8, #2, #14
  42f6e0:	movk	w9, #0x2492, lsl #16
  42f6e4:	umull	x11, w11, w9
  42f6e8:	and	w10, w8, #0xffff
  42f6ec:	lsr	x11, x11, #32
  42f6f0:	mov	w12, #0x1c                  	// #28
  42f6f4:	msub	w11, w11, w12, w10
  42f6f8:	cbz	w11, 42f71c <ferror@plt+0x2b73c>
  42f6fc:	sub	w8, w0, w11
  42f700:	mov	w9, #0x11a7                	// #4519
  42f704:	str	w8, [x1]
  42f708:	add	w9, w11, w9
  42f70c:	mov	w8, #0x1                   	// #1
  42f710:	mov	w0, w8
  42f714:	str	w9, [x2]
  42f718:	ret
  42f71c:	mov	w11, #0x5c4d                	// #23629
  42f720:	movk	w11, #0xdee9, lsl #16
  42f724:	umull	x10, w10, w11
  42f728:	mov	w13, #0x24c                 	// #588
  42f72c:	lsr	x10, x10, #41
  42f730:	msub	w8, w10, w13, w8
  42f734:	ubfx	w8, w8, #2, #14
  42f738:	mov	w12, #0x1100                	// #4352
  42f73c:	umull	x8, w8, w9
  42f740:	mov	w14, #0x1161                	// #4449
  42f744:	orr	w11, w10, w12
  42f748:	lsr	x8, x8, #32
  42f74c:	str	w11, [x1]
  42f750:	add	w9, w8, w14
  42f754:	mov	w8, #0x1                   	// #1
  42f758:	mov	w0, w8
  42f75c:	str	w9, [x2]
  42f760:	ret
  42f764:	mov	w9, wzr
  42f768:	mov	w10, #0x805                 	// #2053
  42f76c:	mov	w12, #0x402                 	// #1026
  42f770:	mov	w13, #0xf91b                	// #63771
  42f774:	mov	w11, #0xc                   	// #12
  42f778:	cmp	w12, w9
  42f77c:	b.eq	42f7d0 <ferror@plt+0x2b7f0>  // b.none
  42f780:	cmp	w13, w0
  42f784:	csel	w10, w10, w12, cc  // cc = lo, ul, last
  42f788:	csel	w9, w12, w9, cc  // cc = lo, ul, last
  42f78c:	add	w12, w9, w10
  42f790:	cmp	w12, #0x0
  42f794:	cinc	w14, w12, lt  // lt = tstop
  42f798:	asr	w12, w14, #1
  42f79c:	smull	x13, w12, w11
  42f7a0:	ldr	w13, [x8, x13]
  42f7a4:	cmp	w13, w0
  42f7a8:	b.ne	42f778 <ferror@plt+0x2b798>  // b.any
  42f7ac:	sbfx	x9, x14, #1, #31
  42f7b0:	mov	w10, #0xc                   	// #12
  42f7b4:	madd	x8, x9, x10, x8
  42f7b8:	ldp	w10, w9, [x8, #4]
  42f7bc:	mov	w8, #0x1                   	// #1
  42f7c0:	str	w10, [x1]
  42f7c4:	mov	w0, w8
  42f7c8:	str	w9, [x2]
  42f7cc:	ret
  42f7d0:	mov	w9, wzr
  42f7d4:	mov	w8, wzr
  42f7d8:	str	w0, [x1]
  42f7dc:	mov	w0, w8
  42f7e0:	str	w9, [x2]
  42f7e4:	ret
  42f7e8:	stp	x29, x30, [sp, #-32]!
  42f7ec:	str	x19, [sp, #16]
  42f7f0:	mov	x29, sp
  42f7f4:	mov	x19, x2
  42f7f8:	bl	42f438 <ferror@plt+0x2b458>
  42f7fc:	cbz	w0, 42f810 <ferror@plt+0x2b830>
  42f800:	mov	w0, #0x1                   	// #1
  42f804:	ldr	x19, [sp, #16]
  42f808:	ldp	x29, x30, [sp], #32
  42f80c:	ret
  42f810:	str	wzr, [x19]
  42f814:	ldr	x19, [sp, #16]
  42f818:	ldp	x29, x30, [sp], #32
  42f81c:	ret
  42f820:	sub	sp, sp, #0x50
  42f824:	mov	w8, #0xffff5400            	// #-44032
  42f828:	add	w8, w0, w8
  42f82c:	lsr	w9, w8, #2
  42f830:	stp	x20, x19, [sp, #64]
  42f834:	mov	x20, x3
  42f838:	mov	x19, x2
  42f83c:	cmp	w9, #0xae8
  42f840:	stp	x29, x30, [sp, #16]
  42f844:	stp	x24, x23, [sp, #32]
  42f848:	stp	x22, x21, [sp, #48]
  42f84c:	add	x29, sp, #0x10
  42f850:	b.hi	42f8d4 <ferror@plt+0x2b8f4>  // b.pmore
  42f854:	mov	w10, #0x4925                	// #18725
  42f858:	ubfx	w9, w8, #2, #14
  42f85c:	movk	w10, #0x2492, lsl #16
  42f860:	umull	x9, w9, w10
  42f864:	and	w11, w8, #0xffff
  42f868:	lsr	x9, x9, #32
  42f86c:	mov	w12, #0x1c                  	// #28
  42f870:	msub	w9, w9, w12, w11
  42f874:	cbz	x19, 42f920 <ferror@plt+0x2b940>
  42f878:	mov	w12, #0x5c4d                	// #23629
  42f87c:	movk	w12, #0xdee9, lsl #16
  42f880:	umull	x11, w11, w12
  42f884:	mov	w14, #0x24c                 	// #588
  42f888:	lsr	x11, x11, #41
  42f88c:	msub	w8, w11, w14, w8
  42f890:	ubfx	w8, w8, #2, #14
  42f894:	umull	x8, w8, w10
  42f898:	mov	w13, #0x1100                	// #4352
  42f89c:	mov	w15, #0x1161                	// #4449
  42f8a0:	lsr	x8, x8, #32
  42f8a4:	tst	w9, #0xffff
  42f8a8:	orr	w12, w11, w13
  42f8ac:	add	w8, w8, w15
  42f8b0:	stp	w12, w8, [sp, #4]
  42f8b4:	b.eq	42fa18 <ferror@plt+0x2ba38>  // b.none
  42f8b8:	mov	w8, #0x11a7                	// #4519
  42f8bc:	add	w8, w9, w8
  42f8c0:	and	w8, w8, #0xffff
  42f8c4:	mov	w21, #0x3                   	// #3
  42f8c8:	str	w8, [sp, #12]
  42f8cc:	cbnz	x19, 42fa20 <ferror@plt+0x2ba40>
  42f8d0:	b	42fa48 <ferror@plt+0x2ba68>
  42f8d4:	mov	w9, #0xf97d                	// #63869
  42f8d8:	sub	w8, w0, #0xa0
  42f8dc:	movk	w9, #0x2, lsl #16
  42f8e0:	cmp	w8, w9
  42f8e4:	b.hi	42fa00 <ferror@plt+0x2ba20>  // b.pmore
  42f8e8:	mov	w8, #0xfb4f                	// #64335
  42f8ec:	cmp	w0, w8
  42f8f0:	b.ne	42f930 <ferror@plt+0x2b950>  // b.any
  42f8f4:	mov	w8, #0xb26                 	// #2854
  42f8f8:	adrp	x9, 468000 <ferror@plt+0x64020>
  42f8fc:	add	x9, x9, #0x6b4
  42f900:	cbz	w1, 42f98c <ferror@plt+0x2b9ac>
  42f904:	add	x9, x9, x8, lsl #3
  42f908:	ldrh	w8, [x9, #6]
  42f90c:	mov	w10, #0xffff                	// #65535
  42f910:	cmp	w8, w10
  42f914:	b.ne	42f9a0 <ferror@plt+0x2b9c0>  // b.any
  42f918:	ldrh	w8, [x9, #4]
  42f91c:	b	42f9a0 <ferror@plt+0x2b9c0>
  42f920:	tst	w9, #0xffff
  42f924:	mov	w8, #0x2                   	// #2
  42f928:	cinc	x21, x8, ne  // ne = any
  42f92c:	b	42fa48 <ferror@plt+0x2ba68>
  42f930:	adrp	x10, 468000 <ferror@plt+0x64020>
  42f934:	mov	w8, wzr
  42f938:	mov	w9, #0x164c                	// #5708
  42f93c:	mov	w11, #0xb26                 	// #2854
  42f940:	mov	w12, #0xfb4f                	// #64335
  42f944:	add	x10, x10, #0x6b4
  42f948:	cmp	w11, w8
  42f94c:	b.eq	42fa00 <ferror@plt+0x2ba20>  // b.none
  42f950:	cmp	w12, w0
  42f954:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  42f958:	csel	w9, w9, w11, cc  // cc = lo, ul, last
  42f95c:	add	w11, w8, w9
  42f960:	cmp	w11, #0x0
  42f964:	cinc	w13, w11, lt  // lt = tstop
  42f968:	asr	w11, w13, #1
  42f96c:	sbfiz	x12, x11, #3, #32
  42f970:	ldr	w12, [x10, x12]
  42f974:	cmp	w12, w0
  42f978:	b.ne	42f948 <ferror@plt+0x2b968>  // b.any
  42f97c:	sbfx	x8, x13, #1, #31
  42f980:	adrp	x9, 468000 <ferror@plt+0x64020>
  42f984:	add	x9, x9, #0x6b4
  42f988:	cbnz	w1, 42f904 <ferror@plt+0x2b924>
  42f98c:	add	x8, x9, x8, lsl #3
  42f990:	ldrh	w8, [x8, #4]
  42f994:	mov	w9, #0xffff                	// #65535
  42f998:	cmp	w8, w9
  42f99c:	b.eq	42fa00 <ferror@plt+0x2ba20>  // b.none
  42f9a0:	adrp	x9, 473000 <ferror@plt+0x6f020>
  42f9a4:	add	x9, x9, #0x914
  42f9a8:	add	x22, x9, x8
  42f9ac:	mov	x1, #0xffffffffffffffff    	// #-1
  42f9b0:	mov	x0, x22
  42f9b4:	bl	42c7ac <ferror@plt+0x287cc>
  42f9b8:	mov	x21, x0
  42f9bc:	cbz	x0, 42fa48 <ferror@plt+0x2ba68>
  42f9c0:	cbz	x20, 42fa48 <ferror@plt+0x2ba68>
  42f9c4:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  42f9c8:	ldr	x23, [x8, #4064]
  42f9cc:	mov	x24, xzr
  42f9d0:	mov	x0, x22
  42f9d4:	bl	42ca40 <ferror@plt+0x28a60>
  42f9d8:	str	w0, [x19, x24, lsl #2]
  42f9dc:	add	x24, x24, #0x1
  42f9e0:	cmp	x24, x21
  42f9e4:	b.cs	42fa48 <ferror@plt+0x2ba68>  // b.hs, b.nlast
  42f9e8:	ldrb	w8, [x22]
  42f9ec:	cmp	x24, x20
  42f9f0:	ldrb	w8, [x23, x8]
  42f9f4:	add	x22, x22, x8
  42f9f8:	b.cc	42f9d0 <ferror@plt+0x2b9f0>  // b.lo, b.ul, b.last
  42f9fc:	b	42fa48 <ferror@plt+0x2ba68>
  42fa00:	mov	w21, #0x1                   	// #1
  42fa04:	cbz	x19, 42fa48 <ferror@plt+0x2ba68>
  42fa08:	cbz	x20, 42fa48 <ferror@plt+0x2ba68>
  42fa0c:	mov	w21, #0x1                   	// #1
  42fa10:	str	w0, [x19]
  42fa14:	b	42fa48 <ferror@plt+0x2ba68>
  42fa18:	mov	w21, #0x2                   	// #2
  42fa1c:	cbz	x19, 42fa48 <ferror@plt+0x2ba68>
  42fa20:	cbz	x20, 42fa48 <ferror@plt+0x2ba68>
  42fa24:	sub	x8, x21, #0x1
  42fa28:	sub	x9, x20, #0x1
  42fa2c:	cmp	x8, x9
  42fa30:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  42fa34:	lsl	x8, x8, #2
  42fa38:	add	x2, x8, #0x4
  42fa3c:	add	x1, sp, #0x4
  42fa40:	mov	x0, x19
  42fa44:	bl	4034a0 <memcpy@plt>
  42fa48:	mov	x0, x21
  42fa4c:	ldp	x20, x19, [sp, #64]
  42fa50:	ldp	x22, x21, [sp, #48]
  42fa54:	ldp	x24, x23, [sp, #32]
  42fa58:	ldp	x29, x30, [sp, #16]
  42fa5c:	add	sp, sp, #0x50
  42fa60:	ret
  42fa64:	cmp	w1, #0x0
  42fa68:	mov	x8, x0
  42fa6c:	csinv	w0, w1, wzr, ge  // ge = tcont
  42fa70:	cmp	w0, #0x3e
  42fa74:	b.gt	42fa88 <ferror@plt+0x2baa8>
  42fa78:	add	w0, w0, #0x1
  42fa7c:	lsr	x9, x8, x0
  42fa80:	tbz	w9, #0, 42fa70 <ferror@plt+0x2ba90>
  42fa84:	ret
  42fa88:	mov	w0, #0xffffffff            	// #-1
  42fa8c:	ret
  42fa90:	cmp	w1, #0x40
  42fa94:	mov	w9, #0x40                  	// #64
  42fa98:	mov	x8, x0
  42fa9c:	csel	w0, w1, w9, cc  // cc = lo, ul, last
  42faa0:	subs	x0, x0, #0x1
  42faa4:	b.lt	42fab4 <ferror@plt+0x2bad4>  // b.tstop
  42faa8:	lsr	x9, x8, x0
  42faac:	tbz	w9, #0, 42faa0 <ferror@plt+0x2bac0>
  42fab0:	ret
  42fab4:	mov	w0, #0xffffffff            	// #-1
  42fab8:	ret
  42fabc:	clz	x8, x0
  42fac0:	cmp	x0, #0x0
  42fac4:	eor	w8, w8, #0x3f
  42fac8:	mov	w9, #0x1                   	// #1
  42facc:	csinc	w0, w9, w8, eq  // eq = none
  42fad0:	ret
  42fad4:	stp	x29, x30, [sp, #-16]!
  42fad8:	mov	x29, sp
  42fadc:	bl	43f180 <ferror@plt+0x3b1a0>
  42fae0:	cbz	w0, 42faf4 <ferror@plt+0x2bb14>
  42fae4:	bl	403ee0 <__errno_location@plt>
  42fae8:	ldr	w0, [x0]
  42faec:	bl	421238 <ferror@plt+0x1d258>
  42faf0:	cbnz	x0, 42fafc <ferror@plt+0x2bb1c>
  42faf4:	ldp	x29, x30, [sp], #16
  42faf8:	ret
  42fafc:	mov	x1, x0
  42fb00:	bl	42fb04 <ferror@plt+0x2bb24>
  42fb04:	sub	sp, sp, #0x120
  42fb08:	stp	x29, x30, [sp, #256]
  42fb0c:	add	x29, sp, #0x100
  42fb10:	mov	x8, #0xffffffffffffffc8    	// #-56
  42fb14:	mov	x9, sp
  42fb18:	sub	x10, x29, #0x78
  42fb1c:	movk	x8, #0xff80, lsl #32
  42fb20:	add	x11, x29, #0x20
  42fb24:	add	x9, x9, #0x80
  42fb28:	add	x10, x10, #0x38
  42fb2c:	stp	x9, x8, [x29, #-16]
  42fb30:	stp	x11, x10, [x29, #-32]
  42fb34:	stp	x1, x2, [x29, #-120]
  42fb38:	stp	x3, x4, [x29, #-104]
  42fb3c:	stp	x5, x6, [x29, #-88]
  42fb40:	stur	x7, [x29, #-72]
  42fb44:	stp	q0, q1, [sp]
  42fb48:	ldp	q0, q1, [x29, #-32]
  42fb4c:	adrp	x0, 447000 <ferror@plt+0x43020>
  42fb50:	adrp	x2, 47d000 <ferror@plt+0x79020>
  42fb54:	add	x0, x0, #0xf7f
  42fb58:	add	x2, x2, #0x108
  42fb5c:	sub	x3, x29, #0x40
  42fb60:	mov	w1, #0x4                   	// #4
  42fb64:	str	x28, [sp, #272]
  42fb68:	stp	q2, q3, [sp, #32]
  42fb6c:	stp	q4, q5, [sp, #64]
  42fb70:	stp	q6, q7, [sp, #96]
  42fb74:	stp	q0, q1, [x29, #-64]
  42fb78:	bl	4160a0 <ferror@plt+0x120c0>
  42fb7c:	b	42fb7c <ferror@plt+0x2bb9c>
  42fb80:	stp	x29, x30, [sp, #-80]!
  42fb84:	str	x25, [sp, #16]
  42fb88:	stp	x24, x23, [sp, #32]
  42fb8c:	stp	x22, x21, [sp, #48]
  42fb90:	stp	x20, x19, [sp, #64]
  42fb94:	mov	x29, sp
  42fb98:	cbz	x0, 42fd18 <ferror@plt+0x2bd38>
  42fb9c:	mov	x21, x0
  42fba0:	bl	40a028 <ferror@plt+0x6048>
  42fba4:	cbnz	w0, 42fbbc <ferror@plt+0x2bbdc>
  42fba8:	mov	w1, #0x2f                  	// #47
  42fbac:	mov	x0, x21
  42fbb0:	mov	w25, #0x2f                  	// #47
  42fbb4:	bl	403ca0 <strchr@plt>
  42fbb8:	cbz	x0, 42fbf8 <ferror@plt+0x2bc18>
  42fbbc:	mov	w1, #0x8                   	// #8
  42fbc0:	mov	x0, x21
  42fbc4:	bl	40a0d0 <ferror@plt+0x60f0>
  42fbc8:	cbz	w0, 42fcfc <ferror@plt+0x2bd1c>
  42fbcc:	mov	w1, #0x4                   	// #4
  42fbd0:	mov	x0, x21
  42fbd4:	bl	40a0d0 <ferror@plt+0x60f0>
  42fbd8:	cbnz	w0, 42fcfc <ferror@plt+0x2bd1c>
  42fbdc:	mov	x0, x21
  42fbe0:	ldp	x20, x19, [sp, #64]
  42fbe4:	ldp	x22, x21, [sp, #48]
  42fbe8:	ldp	x24, x23, [sp, #32]
  42fbec:	ldr	x25, [sp, #16]
  42fbf0:	ldp	x29, x30, [sp], #80
  42fbf4:	b	4209b8 <ferror@plt+0x1c9d8>
  42fbf8:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  42fbfc:	add	x0, x0, #0x95d
  42fc00:	bl	4093d4 <ferror@plt+0x53f4>
  42fc04:	adrp	x8, 47d000 <ferror@plt+0x79020>
  42fc08:	add	x8, x8, #0x16e
  42fc0c:	cmp	x0, #0x0
  42fc10:	csel	x19, x8, x0, eq  // eq = none
  42fc14:	mov	x0, x21
  42fc18:	bl	403510 <strlen@plt>
  42fc1c:	mov	x20, x0
  42fc20:	add	x23, x0, #0x1
  42fc24:	mov	x0, x19
  42fc28:	bl	403510 <strlen@plt>
  42fc2c:	add	x8, x20, x0
  42fc30:	mov	x22, x0
  42fc34:	add	x0, x8, #0x2
  42fc38:	bl	414b40 <ferror@plt+0x10b60>
  42fc3c:	add	x24, x0, x22
  42fc40:	add	x22, x24, #0x1
  42fc44:	mov	x20, x0
  42fc48:	mov	x0, x22
  42fc4c:	mov	x1, x21
  42fc50:	mov	x2, x23
  42fc54:	bl	4034a0 <memcpy@plt>
  42fc58:	strb	w25, [x24]
  42fc5c:	mov	x23, xzr
  42fc60:	ldrb	w8, [x19, x23]
  42fc64:	cbnz	w8, 42fc84 <ferror@plt+0x2bca4>
  42fc68:	b	42fc98 <ferror@plt+0x2bcb8>
  42fc6c:	add	x19, x19, x23
  42fc70:	ldrb	w8, [x19], #1
  42fc74:	cbz	w8, 42fcf4 <ferror@plt+0x2bd14>
  42fc78:	mov	x23, xzr
  42fc7c:	ldrb	w8, [x19, x23]
  42fc80:	cbz	w8, 42fc98 <ferror@plt+0x2bcb8>
  42fc84:	cmp	w8, #0x3a
  42fc88:	b.eq	42fc98 <ferror@plt+0x2bcb8>  // b.none
  42fc8c:	add	x23, x23, #0x1
  42fc90:	ldrb	w8, [x19, x23]
  42fc94:	cbnz	w8, 42fc84 <ferror@plt+0x2bca4>
  42fc98:	mov	x21, x22
  42fc9c:	cbz	x23, 42fcb8 <ferror@plt+0x2bcd8>
  42fca0:	add	x8, x19, x23
  42fca4:	sub	x2, x8, x19
  42fca8:	sub	x21, x24, x2
  42fcac:	mov	x0, x21
  42fcb0:	mov	x1, x19
  42fcb4:	bl	4034a0 <memcpy@plt>
  42fcb8:	mov	w1, #0x8                   	// #8
  42fcbc:	mov	x0, x21
  42fcc0:	bl	40a0d0 <ferror@plt+0x60f0>
  42fcc4:	cbz	w0, 42fc6c <ferror@plt+0x2bc8c>
  42fcc8:	mov	w1, #0x4                   	// #4
  42fccc:	mov	x0, x21
  42fcd0:	bl	40a0d0 <ferror@plt+0x60f0>
  42fcd4:	cbnz	w0, 42fc6c <ferror@plt+0x2bc8c>
  42fcd8:	mov	x0, x21
  42fcdc:	bl	4209b8 <ferror@plt+0x1c9d8>
  42fce0:	mov	x19, x0
  42fce4:	mov	x0, x20
  42fce8:	bl	414cbc <ferror@plt+0x10cdc>
  42fcec:	mov	x0, x19
  42fcf0:	b	42fd00 <ferror@plt+0x2bd20>
  42fcf4:	mov	x0, x20
  42fcf8:	bl	414cbc <ferror@plt+0x10cdc>
  42fcfc:	mov	x0, xzr
  42fd00:	ldp	x20, x19, [sp, #64]
  42fd04:	ldp	x22, x21, [sp, #48]
  42fd08:	ldp	x24, x23, [sp, #32]
  42fd0c:	ldr	x25, [sp, #16]
  42fd10:	ldp	x29, x30, [sp], #80
  42fd14:	ret
  42fd18:	adrp	x0, 447000 <ferror@plt+0x43020>
  42fd1c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  42fd20:	adrp	x2, 47d000 <ferror@plt+0x79020>
  42fd24:	add	x0, x0, #0xf7f
  42fd28:	add	x1, x1, #0x131
  42fd2c:	add	x2, x2, #0x15e
  42fd30:	bl	415dcc <ferror@plt+0x11dec>
  42fd34:	b	42fcfc <ferror@plt+0x2bd1c>
  42fd38:	stp	x29, x30, [sp, #-16]!
  42fd3c:	mov	x29, sp
  42fd40:	bl	42fd50 <ferror@plt+0x2bd70>
  42fd44:	ldr	x0, [x0]
  42fd48:	ldp	x29, x30, [sp], #16
  42fd4c:	ret
  42fd50:	sub	sp, sp, #0xa0
  42fd54:	stp	x29, x30, [sp, #64]
  42fd58:	stp	x28, x27, [sp, #80]
  42fd5c:	stp	x26, x25, [sp, #96]
  42fd60:	stp	x24, x23, [sp, #112]
  42fd64:	stp	x22, x21, [sp, #128]
  42fd68:	stp	x20, x19, [sp, #144]
  42fd6c:	dmb	ish
  42fd70:	adrp	x25, 491000 <ferror@plt+0x8d020>
  42fd74:	ldr	x8, [x25, #4016]
  42fd78:	add	x29, sp, #0x40
  42fd7c:	cbnz	x8, 42fff0 <ferror@plt+0x2c010>
  42fd80:	adrp	x19, 491000 <ferror@plt+0x8d020>
  42fd84:	add	x19, x19, #0xfb0
  42fd88:	mov	x0, x19
  42fd8c:	bl	429208 <ferror@plt+0x25228>
  42fd90:	cbz	w0, 42fff0 <ferror@plt+0x2c010>
  42fd94:	mov	w0, #0x46                  	// #70
  42fd98:	stur	xzr, [x29, #-8]
  42fd9c:	bl	403de0 <sysconf@plt>
  42fda0:	cmp	x0, #0x0
  42fda4:	mov	w8, #0x40                  	// #64
  42fda8:	csel	x21, x8, x0, lt  // lt = tstop
  42fdac:	adrp	x0, 47d000 <ferror@plt+0x79020>
  42fdb0:	add	x0, x0, #0x3a0
  42fdb4:	bl	4093d4 <ferror@plt+0x53f4>
  42fdb8:	adrp	x27, 491000 <ferror@plt+0x8d020>
  42fdbc:	adrp	x26, 491000 <ferror@plt+0x8d020>
  42fdc0:	cbz	x0, 42fe74 <ferror@plt+0x2be94>
  42fdc4:	mov	x22, x0
  42fdc8:	mov	x20, xzr
  42fdcc:	mov	x0, x20
  42fdd0:	bl	414cbc <ferror@plt+0x10cdc>
  42fdd4:	add	x0, x21, #0x6
  42fdd8:	bl	414b40 <ferror@plt+0x10b60>
  42fddc:	mov	x20, x0
  42fde0:	bl	403ee0 <__errno_location@plt>
  42fde4:	mov	x24, x0
  42fde8:	str	wzr, [x0]
  42fdec:	add	x1, sp, #0x8
  42fdf0:	sub	x4, x29, #0x8
  42fdf4:	mov	x0, x22
  42fdf8:	mov	x2, x20
  42fdfc:	mov	x3, x21
  42fe00:	bl	4034b0 <getpwnam_r@plt>
  42fe04:	ldur	x8, [x29, #-8]
  42fe08:	cbz	x8, 42fe30 <ferror@plt+0x2be50>
  42fe0c:	ldr	w28, [x8, #16]
  42fe10:	mov	w23, w0
  42fe14:	bl	403640 <getuid@plt>
  42fe18:	cmp	w28, w0
  42fe1c:	b.ne	42fe30 <ferror@plt+0x2be50>  // b.any
  42fe20:	tbnz	w23, #31, 42fe50 <ferror@plt+0x2be70>
  42fe24:	ldur	x0, [x29, #-8]
  42fe28:	cbz	x0, 42fe5c <ferror@plt+0x2be7c>
  42fe2c:	b	42ff28 <ferror@plt+0x2bf48>
  42fe30:	bl	403640 <getuid@plt>
  42fe34:	add	x1, sp, #0x8
  42fe38:	sub	x4, x29, #0x8
  42fe3c:	mov	x2, x20
  42fe40:	mov	x3, x21
  42fe44:	bl	4036e0 <getpwuid_r@plt>
  42fe48:	mov	w23, w0
  42fe4c:	tbz	w23, #31, 42fe24 <ferror@plt+0x2be44>
  42fe50:	ldr	w23, [x24]
  42fe54:	ldur	x0, [x29, #-8]
  42fe58:	cbnz	x0, 42ff28 <ferror@plt+0x2bf48>
  42fe5c:	tst	w23, #0xfffffffd
  42fe60:	b.eq	42fefc <ferror@plt+0x2bf1c>  // b.none
  42fe64:	cmp	x21, #0x8, lsl #12
  42fe68:	lsl	x21, x21, #1
  42fe6c:	b.le	42fdcc <ferror@plt+0x2bdec>
  42fe70:	b	42fed8 <ferror@plt+0x2bef8>
  42fe74:	mov	x20, xzr
  42fe78:	mov	x0, x20
  42fe7c:	bl	414cbc <ferror@plt+0x10cdc>
  42fe80:	add	x0, x21, #0x6
  42fe84:	bl	414b40 <ferror@plt+0x10b60>
  42fe88:	mov	x20, x0
  42fe8c:	bl	403ee0 <__errno_location@plt>
  42fe90:	mov	x22, x0
  42fe94:	str	wzr, [x0]
  42fe98:	bl	403640 <getuid@plt>
  42fe9c:	add	x1, sp, #0x8
  42fea0:	sub	x4, x29, #0x8
  42fea4:	mov	x2, x20
  42fea8:	mov	x3, x21
  42feac:	bl	4036e0 <getpwuid_r@plt>
  42feb0:	mov	w23, w0
  42feb4:	tbz	w0, #31, 42febc <ferror@plt+0x2bedc>
  42feb8:	ldr	w23, [x22]
  42febc:	ldur	x0, [x29, #-8]
  42fec0:	cbnz	x0, 42ff28 <ferror@plt+0x2bf48>
  42fec4:	tst	w23, #0xfffffffd
  42fec8:	b.eq	42fefc <ferror@plt+0x2bf1c>  // b.none
  42fecc:	cmp	x21, #0x8, lsl #12
  42fed0:	lsl	x21, x21, #1
  42fed4:	b.le	42fe78 <ferror@plt+0x2be98>
  42fed8:	mov	w0, w23
  42fedc:	bl	421238 <ferror@plt+0x1d258>
  42fee0:	mov	x1, x0
  42fee4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  42fee8:	add	x0, x0, #0x3da
  42feec:	bl	43037c <ferror@plt+0x2c39c>
  42fef0:	ldur	x0, [x29, #-8]
  42fef4:	cbnz	x0, 42ff28 <ferror@plt+0x2bf48>
  42fef8:	b	42ff18 <ferror@plt+0x2bf38>
  42fefc:	bl	403640 <getuid@plt>
  42ff00:	mov	w1, w0
  42ff04:	adrp	x0, 47d000 <ferror@plt+0x79020>
  42ff08:	add	x0, x0, #0x3a8
  42ff0c:	bl	43037c <ferror@plt+0x2c39c>
  42ff10:	ldur	x0, [x29, #-8]
  42ff14:	cbnz	x0, 42ff28 <ferror@plt+0x2bf48>
  42ff18:	bl	403640 <getuid@plt>
  42ff1c:	bl	403b40 <getpwuid@plt>
  42ff20:	stur	x0, [x29, #-8]
  42ff24:	cbz	x0, 42ffbc <ferror@plt+0x2bfdc>
  42ff28:	ldr	x0, [x0]
  42ff2c:	bl	4209b8 <ferror@plt+0x1c9d8>
  42ff30:	ldur	x8, [x29, #-8]
  42ff34:	str	x0, [x27, #4024]
  42ff38:	ldr	x0, [x8, #24]
  42ff3c:	cbz	x0, 42ffb0 <ferror@plt+0x2bfd0>
  42ff40:	ldrb	w8, [x0]
  42ff44:	cbz	w8, 42ffb0 <ferror@plt+0x2bfd0>
  42ff48:	adrp	x1, 47d000 <ferror@plt+0x79020>
  42ff4c:	add	x1, x1, #0x3fb
  42ff50:	mov	w2, wzr
  42ff54:	bl	42214c <ferror@plt+0x1e16c>
  42ff58:	mov	x21, x0
  42ff5c:	ldr	x0, [x0]
  42ff60:	adrp	x1, 47d000 <ferror@plt+0x79020>
  42ff64:	add	x1, x1, #0x3fd
  42ff68:	mov	w2, wzr
  42ff6c:	bl	42214c <ferror@plt+0x1e16c>
  42ff70:	ldur	x8, [x29, #-8]
  42ff74:	mov	x22, x0
  42ff78:	ldr	x23, [x8]
  42ff7c:	ldrb	w8, [x23]
  42ff80:	mov	w0, w8
  42ff84:	bl	4216dc <ferror@plt+0x1d6fc>
  42ff88:	strb	w0, [x23]
  42ff8c:	ldur	x8, [x29, #-8]
  42ff90:	mov	x1, x22
  42ff94:	ldr	x0, [x8]
  42ff98:	bl	422610 <ferror@plt+0x1e630>
  42ff9c:	str	x0, [x26, #4032]
  42ffa0:	mov	x0, x21
  42ffa4:	bl	42251c <ferror@plt+0x1e53c>
  42ffa8:	mov	x0, x22
  42ffac:	bl	42251c <ferror@plt+0x1e53c>
  42ffb0:	adrp	x21, 491000 <ferror@plt+0x8d020>
  42ffb4:	ldr	x8, [x21, #4040]
  42ffb8:	cbz	x8, 430014 <ferror@plt+0x2c034>
  42ffbc:	mov	x0, x20
  42ffc0:	bl	414cbc <ferror@plt+0x10cdc>
  42ffc4:	ldr	x8, [x27, #4024]
  42ffc8:	cbz	x8, 430034 <ferror@plt+0x2c054>
  42ffcc:	ldr	x8, [x26, #4032]
  42ffd0:	cbnz	x8, 42ffe4 <ferror@plt+0x2c004>
  42ffd4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  42ffd8:	add	x0, x0, #0x408
  42ffdc:	bl	4209b8 <ferror@plt+0x1c9d8>
  42ffe0:	str	x0, [x26, #4032]
  42ffe4:	add	x1, x19, #0x8
  42ffe8:	mov	x0, x19
  42ffec:	bl	4292a4 <ferror@plt+0x252c4>
  42fff0:	ldr	x0, [x25, #4016]
  42fff4:	ldp	x20, x19, [sp, #144]
  42fff8:	ldp	x22, x21, [sp, #128]
  42fffc:	ldp	x24, x23, [sp, #112]
  430000:	ldp	x26, x25, [sp, #96]
  430004:	ldp	x28, x27, [sp, #80]
  430008:	ldp	x29, x30, [sp, #64]
  43000c:	add	sp, sp, #0xa0
  430010:	ret
  430014:	ldur	x8, [x29, #-8]
  430018:	ldr	x0, [x8, #32]
  43001c:	bl	4209b8 <ferror@plt+0x1c9d8>
  430020:	str	x0, [x21, #4040]
  430024:	mov	x0, x20
  430028:	bl	414cbc <ferror@plt+0x10cdc>
  43002c:	ldr	x8, [x27, #4024]
  430030:	cbnz	x8, 42ffcc <ferror@plt+0x2bfec>
  430034:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430038:	add	x0, x0, #0x3ff
  43003c:	bl	4209b8 <ferror@plt+0x1c9d8>
  430040:	str	x0, [x27, #4024]
  430044:	ldr	x8, [x26, #4032]
  430048:	cbnz	x8, 42ffe4 <ferror@plt+0x2c004>
  43004c:	b	42ffd4 <ferror@plt+0x2bff4>
  430050:	stp	x29, x30, [sp, #-16]!
  430054:	mov	x29, sp
  430058:	bl	42fd50 <ferror@plt+0x2bd70>
  43005c:	ldr	x0, [x0, #8]
  430060:	ldp	x29, x30, [sp], #16
  430064:	ret
  430068:	stp	x29, x30, [sp, #-32]!
  43006c:	str	x19, [sp, #16]
  430070:	dmb	ish
  430074:	adrp	x19, 491000 <ferror@plt+0x8d020>
  430078:	ldr	x8, [x19, #3896]
  43007c:	mov	x29, sp
  430080:	cbz	x8, 430094 <ferror@plt+0x2c0b4>
  430084:	ldr	x0, [x19, #3896]
  430088:	ldr	x19, [sp, #16]
  43008c:	ldp	x29, x30, [sp], #32
  430090:	ret
  430094:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430098:	add	x0, x0, #0xf38
  43009c:	bl	429208 <ferror@plt+0x25228>
  4300a0:	cbz	w0, 430084 <ferror@plt+0x2c0a4>
  4300a4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4300a8:	add	x0, x0, #0x4bf
  4300ac:	bl	4093d4 <ferror@plt+0x53f4>
  4300b0:	bl	4209b8 <ferror@plt+0x1c9d8>
  4300b4:	mov	x1, x0
  4300b8:	cbnz	x0, 4300c4 <ferror@plt+0x2c0e4>
  4300bc:	bl	42fd50 <ferror@plt+0x2bd70>
  4300c0:	ldr	x1, [x0, #16]
  4300c4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4300c8:	add	x0, x0, #0xf38
  4300cc:	bl	4292a4 <ferror@plt+0x252c4>
  4300d0:	ldr	x0, [x19, #3896]
  4300d4:	ldr	x19, [sp, #16]
  4300d8:	ldp	x29, x30, [sp], #32
  4300dc:	ret
  4300e0:	stp	x29, x30, [sp, #-32]!
  4300e4:	stp	x20, x19, [sp, #16]
  4300e8:	dmb	ish
  4300ec:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4300f0:	ldr	x8, [x20, #3872]
  4300f4:	mov	x29, sp
  4300f8:	cbz	x8, 43010c <ferror@plt+0x2c12c>
  4300fc:	ldr	x0, [x20, #3872]
  430100:	ldp	x20, x19, [sp, #16]
  430104:	ldp	x29, x30, [sp], #32
  430108:	ret
  43010c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430110:	add	x0, x0, #0xf20
  430114:	bl	429208 <ferror@plt+0x25228>
  430118:	cbz	w0, 4300fc <ferror@plt+0x2c11c>
  43011c:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430120:	add	x0, x0, #0x17e
  430124:	bl	4093d4 <ferror@plt+0x53f4>
  430128:	bl	4209b8 <ferror@plt+0x1c9d8>
  43012c:	mov	x19, x0
  430130:	cbz	x0, 43013c <ferror@plt+0x2c15c>
  430134:	ldrb	w8, [x19]
  430138:	cbnz	w8, 43019c <ferror@plt+0x2c1bc>
  43013c:	mov	x0, x19
  430140:	bl	414cbc <ferror@plt+0x10cdc>
  430144:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430148:	add	x0, x0, #0x185
  43014c:	bl	4209b8 <ferror@plt+0x1c9d8>
  430150:	mov	x19, x0
  430154:	bl	403510 <strlen@plt>
  430158:	cmp	x0, #0x2
  43015c:	b.cc	430178 <ferror@plt+0x2c198>  // b.lo, b.ul, b.last
  430160:	sub	x8, x0, #0x1
  430164:	ldrb	w9, [x19, x8]
  430168:	cmp	w9, #0x2f
  43016c:	b.ne	43017c <ferror@plt+0x2c19c>  // b.any
  430170:	strb	wzr, [x19, x8]
  430174:	b	43017c <ferror@plt+0x2c19c>
  430178:	cbz	x19, 430184 <ferror@plt+0x2c1a4>
  43017c:	ldrb	w8, [x19]
  430180:	cbnz	w8, 43019c <ferror@plt+0x2c1bc>
  430184:	mov	x0, x19
  430188:	bl	414cbc <ferror@plt+0x10cdc>
  43018c:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430190:	add	x0, x0, #0x185
  430194:	bl	4209b8 <ferror@plt+0x1c9d8>
  430198:	mov	x19, x0
  43019c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4301a0:	add	x0, x0, #0xf20
  4301a4:	mov	x1, x19
  4301a8:	bl	4292a4 <ferror@plt+0x252c4>
  4301ac:	ldr	x0, [x20, #3872]
  4301b0:	ldp	x20, x19, [sp, #16]
  4301b4:	ldp	x29, x30, [sp], #32
  4301b8:	ret
  4301bc:	sub	sp, sp, #0x90
  4301c0:	stp	x29, x30, [sp, #112]
  4301c4:	stp	x20, x19, [sp, #128]
  4301c8:	dmb	ish
  4301cc:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4301d0:	ldr	x8, [x19, #3880]
  4301d4:	add	x29, sp, #0x70
  4301d8:	cbnz	x8, 430220 <ferror@plt+0x2c240>
  4301dc:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4301e0:	add	x0, x0, #0xf28
  4301e4:	bl	429208 <ferror@plt+0x25228>
  4301e8:	cbz	w0, 430220 <ferror@plt+0x2c240>
  4301ec:	add	x0, sp, #0xc
  4301f0:	mov	w1, #0x64                  	// #100
  4301f4:	add	x20, sp, #0xc
  4301f8:	bl	403df0 <gethostname@plt>
  4301fc:	adrp	x8, 47d000 <ferror@plt+0x79020>
  430200:	add	x8, x8, #0x18a
  430204:	cmn	w0, #0x1
  430208:	csel	x0, x8, x20, eq  // eq = none
  43020c:	bl	4209b8 <ferror@plt+0x1c9d8>
  430210:	mov	x1, x0
  430214:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430218:	add	x0, x0, #0xf28
  43021c:	bl	4292a4 <ferror@plt+0x252c4>
  430220:	ldr	x0, [x19, #3880]
  430224:	ldp	x20, x19, [sp, #128]
  430228:	ldp	x29, x30, [sp, #112]
  43022c:	add	sp, sp, #0x90
  430230:	ret
  430234:	stp	x29, x30, [sp, #-32]!
  430238:	stp	x20, x19, [sp, #16]
  43023c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  430240:	add	x19, x19, #0xf40
  430244:	mov	x0, x19
  430248:	mov	x29, sp
  43024c:	bl	432588 <ferror@plt+0x2e5a8>
  430250:	ldr	x20, [x19, #8]
  430254:	mov	x0, x19
  430258:	bl	432634 <ferror@plt+0x2e654>
  43025c:	mov	x0, x20
  430260:	ldp	x20, x19, [sp, #16]
  430264:	ldp	x29, x30, [sp], #32
  430268:	ret
  43026c:	stp	x29, x30, [sp, #-32]!
  430270:	stp	x20, x19, [sp, #16]
  430274:	adrp	x20, 491000 <ferror@plt+0x8d020>
  430278:	add	x20, x20, #0xf40
  43027c:	mov	x19, x0
  430280:	mov	x0, x20
  430284:	mov	x29, sp
  430288:	bl	432588 <ferror@plt+0x2e5a8>
  43028c:	ldr	x0, [x20, #8]
  430290:	bl	414cbc <ferror@plt+0x10cdc>
  430294:	mov	x0, x19
  430298:	bl	4209b8 <ferror@plt+0x1c9d8>
  43029c:	str	x0, [x20, #8]
  4302a0:	mov	x0, x20
  4302a4:	ldp	x20, x19, [sp, #16]
  4302a8:	ldp	x29, x30, [sp], #32
  4302ac:	b	432634 <ferror@plt+0x2e654>
  4302b0:	stp	x29, x30, [sp, #-32]!
  4302b4:	stp	x20, x19, [sp, #16]
  4302b8:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4302bc:	add	x20, x20, #0xf50
  4302c0:	mov	x0, x20
  4302c4:	mov	x29, sp
  4302c8:	bl	432588 <ferror@plt+0x2e5a8>
  4302cc:	ldr	x19, [x20, #8]
  4302d0:	mov	x0, x20
  4302d4:	bl	432634 <ferror@plt+0x2e654>
  4302d8:	cbz	x19, 4302ec <ferror@plt+0x2c30c>
  4302dc:	mov	x0, x19
  4302e0:	ldp	x20, x19, [sp, #16]
  4302e4:	ldp	x29, x30, [sp], #32
  4302e8:	ret
  4302ec:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4302f0:	add	x20, x20, #0xf40
  4302f4:	mov	x0, x20
  4302f8:	bl	432588 <ferror@plt+0x2e5a8>
  4302fc:	ldr	x19, [x20, #8]
  430300:	mov	x0, x20
  430304:	bl	432634 <ferror@plt+0x2e654>
  430308:	mov	x0, x19
  43030c:	ldp	x20, x19, [sp, #16]
  430310:	ldp	x29, x30, [sp], #32
  430314:	ret
  430318:	stp	x29, x30, [sp, #-32]!
  43031c:	stp	x20, x19, [sp, #16]
  430320:	adrp	x19, 491000 <ferror@plt+0x8d020>
  430324:	add	x19, x19, #0xf50
  430328:	mov	x20, x0
  43032c:	mov	x0, x19
  430330:	mov	x29, sp
  430334:	bl	432588 <ferror@plt+0x2e5a8>
  430338:	ldr	x8, [x19, #8]
  43033c:	cbz	x8, 430360 <ferror@plt+0x2c380>
  430340:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430344:	add	x0, x0, #0xf50
  430348:	bl	432634 <ferror@plt+0x2e654>
  43034c:	ldp	x20, x19, [sp, #16]
  430350:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430354:	add	x0, x0, #0x194
  430358:	ldp	x29, x30, [sp], #32
  43035c:	b	43037c <ferror@plt+0x2c39c>
  430360:	mov	x0, x20
  430364:	bl	4209b8 <ferror@plt+0x1c9d8>
  430368:	str	x0, [x19, #8]
  43036c:	mov	x0, x19
  430370:	ldp	x20, x19, [sp, #16]
  430374:	ldp	x29, x30, [sp], #32
  430378:	b	432634 <ferror@plt+0x2e654>
  43037c:	sub	sp, sp, #0x120
  430380:	stp	x29, x30, [sp, #256]
  430384:	add	x29, sp, #0x100
  430388:	mov	x9, #0xffffffffffffffc8    	// #-56
  43038c:	mov	x10, sp
  430390:	sub	x11, x29, #0x78
  430394:	movk	x9, #0xff80, lsl #32
  430398:	add	x12, x29, #0x20
  43039c:	add	x10, x10, #0x80
  4303a0:	add	x11, x11, #0x38
  4303a4:	stp	x10, x9, [x29, #-16]
  4303a8:	stp	x12, x11, [x29, #-32]
  4303ac:	stp	x1, x2, [x29, #-120]
  4303b0:	stp	x3, x4, [x29, #-104]
  4303b4:	stp	x5, x6, [x29, #-88]
  4303b8:	stur	x7, [x29, #-72]
  4303bc:	stp	q0, q1, [sp]
  4303c0:	ldp	q0, q1, [x29, #-32]
  4303c4:	mov	x8, x0
  4303c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4303cc:	add	x0, x0, #0xf7f
  4303d0:	sub	x3, x29, #0x40
  4303d4:	mov	w1, #0x10                  	// #16
  4303d8:	mov	x2, x8
  4303dc:	str	x28, [sp, #272]
  4303e0:	stp	q2, q3, [sp, #32]
  4303e4:	stp	q4, q5, [sp, #64]
  4303e8:	stp	q6, q7, [sp, #96]
  4303ec:	stp	q0, q1, [x29, #-64]
  4303f0:	bl	4160a0 <ferror@plt+0x120c0>
  4303f4:	ldr	x28, [sp, #272]
  4303f8:	ldp	x29, x30, [sp, #256]
  4303fc:	add	sp, sp, #0x120
  430400:	ret
  430404:	stp	x29, x30, [sp, #-32]!
  430408:	str	x19, [sp, #16]
  43040c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  430410:	add	x19, x19, #0xf60
  430414:	mov	x0, x19
  430418:	mov	x29, sp
  43041c:	bl	432588 <ferror@plt+0x2e5a8>
  430420:	ldr	x19, [x19, #8]
  430424:	cbnz	x19, 4304cc <ferror@plt+0x2c4ec>
  430428:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43042c:	add	x0, x0, #0x1c3
  430430:	bl	4093d4 <ferror@plt+0x53f4>
  430434:	cbz	x0, 430454 <ferror@plt+0x2c474>
  430438:	ldrb	w8, [x0]
  43043c:	cbz	w8, 430454 <ferror@plt+0x2c474>
  430440:	bl	4209b8 <ferror@plt+0x1c9d8>
  430444:	cbz	x0, 430454 <ferror@plt+0x2c474>
  430448:	ldrb	w8, [x0]
  43044c:	mov	x19, x0
  430450:	cbnz	w8, 4304c4 <ferror@plt+0x2c4e4>
  430454:	dmb	ish
  430458:	adrp	x19, 491000 <ferror@plt+0x8d020>
  43045c:	ldr	x0, [x19, #3896]
  430460:	cbnz	x0, 4304a8 <ferror@plt+0x2c4c8>
  430464:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430468:	add	x0, x0, #0xf38
  43046c:	bl	429208 <ferror@plt+0x25228>
  430470:	cbz	w0, 4304a0 <ferror@plt+0x2c4c0>
  430474:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430478:	add	x0, x0, #0x4bf
  43047c:	bl	4093d4 <ferror@plt+0x53f4>
  430480:	bl	4209b8 <ferror@plt+0x1c9d8>
  430484:	mov	x1, x0
  430488:	cbnz	x0, 430494 <ferror@plt+0x2c4b4>
  43048c:	bl	42fd50 <ferror@plt+0x2bd70>
  430490:	ldr	x1, [x0, #16]
  430494:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430498:	add	x0, x0, #0xf38
  43049c:	bl	4292a4 <ferror@plt+0x252c4>
  4304a0:	ldr	x0, [x19, #3896]
  4304a4:	cbz	x0, 4304e8 <ferror@plt+0x2c508>
  4304a8:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4304ac:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4304b0:	add	x1, x1, #0x1d1
  4304b4:	add	x2, x2, #0x1d8
  4304b8:	mov	x3, xzr
  4304bc:	bl	40b61c <ferror@plt+0x763c>
  4304c0:	mov	x19, x0
  4304c4:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4304c8:	str	x19, [x8, #3944]
  4304cc:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4304d0:	add	x0, x0, #0xf60
  4304d4:	bl	432634 <ferror@plt+0x2e654>
  4304d8:	mov	x0, x19
  4304dc:	ldr	x19, [sp, #16]
  4304e0:	ldp	x29, x30, [sp], #32
  4304e4:	ret
  4304e8:	bl	4300e0 <ferror@plt+0x2c100>
  4304ec:	mov	x19, x0
  4304f0:	bl	42fd50 <ferror@plt+0x2bd70>
  4304f4:	ldr	x1, [x0]
  4304f8:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4304fc:	adrp	x3, 47d000 <ferror@plt+0x79020>
  430500:	add	x2, x2, #0x1d1
  430504:	add	x3, x3, #0x1d8
  430508:	mov	x0, x19
  43050c:	mov	x4, xzr
  430510:	bl	40b61c <ferror@plt+0x763c>
  430514:	b	4304c0 <ferror@plt+0x2c4e0>
  430518:	stp	x29, x30, [sp, #-32]!
  43051c:	str	x19, [sp, #16]
  430520:	adrp	x19, 491000 <ferror@plt+0x8d020>
  430524:	add	x19, x19, #0xf60
  430528:	mov	x0, x19
  43052c:	mov	x29, sp
  430530:	bl	432588 <ferror@plt+0x2e5a8>
  430534:	bl	430550 <ferror@plt+0x2c570>
  430538:	mov	x0, x19
  43053c:	bl	432634 <ferror@plt+0x2e654>
  430540:	ldr	x0, [x19, #16]
  430544:	ldr	x19, [sp, #16]
  430548:	ldp	x29, x30, [sp], #32
  43054c:	ret
  430550:	stp	x29, x30, [sp, #-32]!
  430554:	stp	x20, x19, [sp, #16]
  430558:	adrp	x20, 491000 <ferror@plt+0x8d020>
  43055c:	ldr	x8, [x20, #3952]
  430560:	mov	x29, sp
  430564:	cbz	x8, 430574 <ferror@plt+0x2c594>
  430568:	ldp	x20, x19, [sp, #16]
  43056c:	ldp	x29, x30, [sp], #32
  430570:	ret
  430574:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430578:	add	x0, x0, #0x410
  43057c:	bl	4093d4 <ferror@plt+0x53f4>
  430580:	cbz	x0, 4305ac <ferror@plt+0x2c5cc>
  430584:	ldrb	w8, [x0]
  430588:	cbz	w8, 4305ac <ferror@plt+0x2c5cc>
  43058c:	bl	4209b8 <ferror@plt+0x1c9d8>
  430590:	cbz	x0, 4305ac <ferror@plt+0x2c5cc>
  430594:	ldrb	w8, [x0]
  430598:	cbz	w8, 4305ac <ferror@plt+0x2c5cc>
  43059c:	str	x0, [x20, #3952]
  4305a0:	ldp	x20, x19, [sp, #16]
  4305a4:	ldp	x29, x30, [sp], #32
  4305a8:	ret
  4305ac:	dmb	ish
  4305b0:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4305b4:	ldr	x0, [x19, #3896]
  4305b8:	cbnz	x0, 430600 <ferror@plt+0x2c620>
  4305bc:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4305c0:	add	x0, x0, #0xf38
  4305c4:	bl	429208 <ferror@plt+0x25228>
  4305c8:	cbz	w0, 4305f8 <ferror@plt+0x2c618>
  4305cc:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4305d0:	add	x0, x0, #0x4bf
  4305d4:	bl	4093d4 <ferror@plt+0x53f4>
  4305d8:	bl	4209b8 <ferror@plt+0x1c9d8>
  4305dc:	mov	x1, x0
  4305e0:	cbnz	x0, 4305ec <ferror@plt+0x2c60c>
  4305e4:	bl	42fd50 <ferror@plt+0x2bd70>
  4305e8:	ldr	x1, [x0, #16]
  4305ec:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4305f0:	add	x0, x0, #0xf38
  4305f4:	bl	4292a4 <ferror@plt+0x252c4>
  4305f8:	ldr	x0, [x19, #3896]
  4305fc:	cbz	x0, 430620 <ferror@plt+0x2c640>
  430600:	adrp	x1, 47d000 <ferror@plt+0x79020>
  430604:	add	x1, x1, #0x420
  430608:	mov	x2, xzr
  43060c:	bl	40b61c <ferror@plt+0x763c>
  430610:	str	x0, [x20, #3952]
  430614:	ldp	x20, x19, [sp, #16]
  430618:	ldp	x29, x30, [sp], #32
  43061c:	ret
  430620:	bl	4300e0 <ferror@plt+0x2c100>
  430624:	mov	x19, x0
  430628:	bl	42fd50 <ferror@plt+0x2bd70>
  43062c:	ldr	x1, [x0]
  430630:	adrp	x2, 47d000 <ferror@plt+0x79020>
  430634:	add	x2, x2, #0x420
  430638:	mov	x0, x19
  43063c:	mov	x3, xzr
  430640:	bl	40b61c <ferror@plt+0x763c>
  430644:	str	x0, [x20, #3952]
  430648:	ldp	x20, x19, [sp, #16]
  43064c:	ldp	x29, x30, [sp], #32
  430650:	ret
  430654:	stp	x29, x30, [sp, #-32]!
  430658:	str	x19, [sp, #16]
  43065c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  430660:	add	x19, x19, #0xf60
  430664:	mov	x0, x19
  430668:	mov	x29, sp
  43066c:	bl	432588 <ferror@plt+0x2e5a8>
  430670:	ldr	x19, [x19, #24]
  430674:	cbnz	x19, 430714 <ferror@plt+0x2c734>
  430678:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43067c:	add	x0, x0, #0x1de
  430680:	bl	4093d4 <ferror@plt+0x53f4>
  430684:	cbz	x0, 4306a4 <ferror@plt+0x2c6c4>
  430688:	ldrb	w8, [x0]
  43068c:	cbz	w8, 4306a4 <ferror@plt+0x2c6c4>
  430690:	bl	4209b8 <ferror@plt+0x1c9d8>
  430694:	cbz	x0, 4306a4 <ferror@plt+0x2c6c4>
  430698:	ldrb	w8, [x0]
  43069c:	mov	x19, x0
  4306a0:	cbnz	w8, 43070c <ferror@plt+0x2c72c>
  4306a4:	dmb	ish
  4306a8:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4306ac:	ldr	x0, [x19, #3896]
  4306b0:	cbnz	x0, 4306f8 <ferror@plt+0x2c718>
  4306b4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4306b8:	add	x0, x0, #0xf38
  4306bc:	bl	429208 <ferror@plt+0x25228>
  4306c0:	cbz	w0, 4306f0 <ferror@plt+0x2c710>
  4306c4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4306c8:	add	x0, x0, #0x4bf
  4306cc:	bl	4093d4 <ferror@plt+0x53f4>
  4306d0:	bl	4209b8 <ferror@plt+0x1c9d8>
  4306d4:	mov	x1, x0
  4306d8:	cbnz	x0, 4306e4 <ferror@plt+0x2c704>
  4306dc:	bl	42fd50 <ferror@plt+0x2bd70>
  4306e0:	ldr	x1, [x0, #16]
  4306e4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4306e8:	add	x0, x0, #0xf38
  4306ec:	bl	4292a4 <ferror@plt+0x252c4>
  4306f0:	ldr	x0, [x19, #3896]
  4306f4:	cbz	x0, 430730 <ferror@plt+0x2c750>
  4306f8:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4306fc:	add	x1, x1, #0x1ed
  430700:	mov	x2, xzr
  430704:	bl	40b61c <ferror@plt+0x763c>
  430708:	mov	x19, x0
  43070c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  430710:	str	x19, [x8, #3960]
  430714:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430718:	add	x0, x0, #0xf60
  43071c:	bl	432634 <ferror@plt+0x2e654>
  430720:	mov	x0, x19
  430724:	ldr	x19, [sp, #16]
  430728:	ldp	x29, x30, [sp], #32
  43072c:	ret
  430730:	bl	4300e0 <ferror@plt+0x2c100>
  430734:	mov	x19, x0
  430738:	bl	42fd50 <ferror@plt+0x2bd70>
  43073c:	ldr	x1, [x0]
  430740:	adrp	x2, 47d000 <ferror@plt+0x79020>
  430744:	add	x2, x2, #0x1ed
  430748:	mov	x0, x19
  43074c:	mov	x3, xzr
  430750:	bl	40b61c <ferror@plt+0x763c>
  430754:	b	430708 <ferror@plt+0x2c728>
  430758:	stp	x29, x30, [sp, #-16]!
  43075c:	dmb	ish
  430760:	adrp	x8, 491000 <ferror@plt+0x8d020>
  430764:	ldr	x8, [x8, #3976]
  430768:	mov	x29, sp
  43076c:	cbnz	x8, 4307a8 <ferror@plt+0x2c7c8>
  430770:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430774:	add	x0, x0, #0xf88
  430778:	bl	429208 <ferror@plt+0x25228>
  43077c:	cbz	w0, 4307a8 <ferror@plt+0x2c7c8>
  430780:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430784:	add	x0, x0, #0x1f4
  430788:	bl	403ef0 <getenv@plt>
  43078c:	bl	4209b8 <ferror@plt+0x1c9d8>
  430790:	adrp	x8, 491000 <ferror@plt+0x8d020>
  430794:	add	x8, x8, #0xf80
  430798:	str	x0, [x8], #8
  43079c:	mov	w1, #0x1                   	// #1
  4307a0:	mov	x0, x8
  4307a4:	bl	4292a4 <ferror@plt+0x252c4>
  4307a8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4307ac:	ldr	x0, [x8, #3968]
  4307b0:	cbz	x0, 4307bc <ferror@plt+0x2c7dc>
  4307b4:	ldp	x29, x30, [sp], #16
  4307b8:	ret
  4307bc:	ldp	x29, x30, [sp], #16
  4307c0:	b	430654 <ferror@plt+0x2c674>
  4307c4:	stp	x29, x30, [sp, #-48]!
  4307c8:	stp	x20, x19, [sp, #32]
  4307cc:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4307d0:	add	x19, x19, #0xf60
  4307d4:	mov	x0, x19
  4307d8:	str	x21, [sp, #16]
  4307dc:	mov	x29, sp
  4307e0:	bl	432588 <ferror@plt+0x2e5a8>
  4307e4:	ldr	x19, [x19, #48]
  4307e8:	cbz	x19, 430a50 <ferror@plt+0x2ca70>
  4307ec:	mov	w0, #0x40                  	// #64
  4307f0:	bl	414c04 <ferror@plt+0x10c24>
  4307f4:	adrp	x21, 491000 <ferror@plt+0x8d020>
  4307f8:	str	x0, [x21, #3984]
  4307fc:	bl	430a68 <ferror@plt+0x2ca88>
  430800:	ldr	x8, [x21, #3984]
  430804:	ldr	x20, [x19]
  430808:	ldr	x1, [x8]
  43080c:	cbz	x1, 430838 <ferror@plt+0x2c858>
  430810:	mov	x0, x20
  430814:	bl	426a68 <ferror@plt+0x22a88>
  430818:	cbz	w0, 43084c <ferror@plt+0x2c86c>
  43081c:	mov	x0, x20
  430820:	bl	414cbc <ferror@plt+0x10cdc>
  430824:	ldr	x8, [x21, #3984]
  430828:	ldr	x1, [x8, #8]
  43082c:	ldr	x20, [x19, #8]
  430830:	cbnz	x1, 43086c <ferror@plt+0x2c88c>
  430834:	b	4308a4 <ferror@plt+0x2c8c4>
  430838:	str	x20, [x8]
  43083c:	ldr	x1, [x8, #8]
  430840:	ldr	x20, [x19, #8]
  430844:	cbnz	x1, 43086c <ferror@plt+0x2c88c>
  430848:	b	4308a4 <ferror@plt+0x2c8c4>
  43084c:	ldr	x8, [x21, #3984]
  430850:	ldr	x0, [x8]
  430854:	bl	414cbc <ferror@plt+0x10cdc>
  430858:	ldr	x8, [x21, #3984]
  43085c:	str	x20, [x8]
  430860:	ldr	x1, [x8, #8]
  430864:	ldr	x20, [x19, #8]
  430868:	cbz	x1, 4308a4 <ferror@plt+0x2c8c4>
  43086c:	mov	x0, x20
  430870:	bl	426a68 <ferror@plt+0x22a88>
  430874:	cbz	w0, 430894 <ferror@plt+0x2c8b4>
  430878:	mov	x0, x20
  43087c:	bl	414cbc <ferror@plt+0x10cdc>
  430880:	ldr	x8, [x21, #3984]
  430884:	ldr	x1, [x8, #16]
  430888:	ldr	x20, [x19, #16]
  43088c:	cbnz	x1, 4308b4 <ferror@plt+0x2c8d4>
  430890:	b	4308ec <ferror@plt+0x2c90c>
  430894:	ldr	x8, [x21, #3984]
  430898:	ldr	x0, [x8, #8]
  43089c:	bl	414cbc <ferror@plt+0x10cdc>
  4308a0:	ldr	x8, [x21, #3984]
  4308a4:	str	x20, [x8, #8]
  4308a8:	ldr	x1, [x8, #16]
  4308ac:	ldr	x20, [x19, #16]
  4308b0:	cbz	x1, 4308ec <ferror@plt+0x2c90c>
  4308b4:	mov	x0, x20
  4308b8:	bl	426a68 <ferror@plt+0x22a88>
  4308bc:	cbz	w0, 4308dc <ferror@plt+0x2c8fc>
  4308c0:	mov	x0, x20
  4308c4:	bl	414cbc <ferror@plt+0x10cdc>
  4308c8:	ldr	x8, [x21, #3984]
  4308cc:	ldr	x1, [x8, #24]
  4308d0:	ldr	x20, [x19, #24]
  4308d4:	cbnz	x1, 4308fc <ferror@plt+0x2c91c>
  4308d8:	b	430934 <ferror@plt+0x2c954>
  4308dc:	ldr	x8, [x21, #3984]
  4308e0:	ldr	x0, [x8, #16]
  4308e4:	bl	414cbc <ferror@plt+0x10cdc>
  4308e8:	ldr	x8, [x21, #3984]
  4308ec:	str	x20, [x8, #16]
  4308f0:	ldr	x1, [x8, #24]
  4308f4:	ldr	x20, [x19, #24]
  4308f8:	cbz	x1, 430934 <ferror@plt+0x2c954>
  4308fc:	mov	x0, x20
  430900:	bl	426a68 <ferror@plt+0x22a88>
  430904:	cbz	w0, 430924 <ferror@plt+0x2c944>
  430908:	mov	x0, x20
  43090c:	bl	414cbc <ferror@plt+0x10cdc>
  430910:	ldr	x8, [x21, #3984]
  430914:	ldr	x1, [x8, #32]
  430918:	ldr	x20, [x19, #32]
  43091c:	cbnz	x1, 430944 <ferror@plt+0x2c964>
  430920:	b	43097c <ferror@plt+0x2c99c>
  430924:	ldr	x8, [x21, #3984]
  430928:	ldr	x0, [x8, #24]
  43092c:	bl	414cbc <ferror@plt+0x10cdc>
  430930:	ldr	x8, [x21, #3984]
  430934:	str	x20, [x8, #24]
  430938:	ldr	x1, [x8, #32]
  43093c:	ldr	x20, [x19, #32]
  430940:	cbz	x1, 43097c <ferror@plt+0x2c99c>
  430944:	mov	x0, x20
  430948:	bl	426a68 <ferror@plt+0x22a88>
  43094c:	cbz	w0, 43096c <ferror@plt+0x2c98c>
  430950:	mov	x0, x20
  430954:	bl	414cbc <ferror@plt+0x10cdc>
  430958:	ldr	x8, [x21, #3984]
  43095c:	ldr	x1, [x8, #40]
  430960:	ldr	x20, [x19, #40]
  430964:	cbnz	x1, 43098c <ferror@plt+0x2c9ac>
  430968:	b	4309c4 <ferror@plt+0x2c9e4>
  43096c:	ldr	x8, [x21, #3984]
  430970:	ldr	x0, [x8, #32]
  430974:	bl	414cbc <ferror@plt+0x10cdc>
  430978:	ldr	x8, [x21, #3984]
  43097c:	str	x20, [x8, #32]
  430980:	ldr	x1, [x8, #40]
  430984:	ldr	x20, [x19, #40]
  430988:	cbz	x1, 4309c4 <ferror@plt+0x2c9e4>
  43098c:	mov	x0, x20
  430990:	bl	426a68 <ferror@plt+0x22a88>
  430994:	cbz	w0, 4309b4 <ferror@plt+0x2c9d4>
  430998:	mov	x0, x20
  43099c:	bl	414cbc <ferror@plt+0x10cdc>
  4309a0:	ldr	x8, [x21, #3984]
  4309a4:	ldr	x1, [x8, #48]
  4309a8:	ldr	x20, [x19, #48]
  4309ac:	cbnz	x1, 4309d4 <ferror@plt+0x2c9f4>
  4309b0:	b	430a0c <ferror@plt+0x2ca2c>
  4309b4:	ldr	x8, [x21, #3984]
  4309b8:	ldr	x0, [x8, #40]
  4309bc:	bl	414cbc <ferror@plt+0x10cdc>
  4309c0:	ldr	x8, [x21, #3984]
  4309c4:	str	x20, [x8, #40]
  4309c8:	ldr	x1, [x8, #48]
  4309cc:	ldr	x20, [x19, #48]
  4309d0:	cbz	x1, 430a0c <ferror@plt+0x2ca2c>
  4309d4:	mov	x0, x20
  4309d8:	bl	426a68 <ferror@plt+0x22a88>
  4309dc:	cbz	w0, 4309fc <ferror@plt+0x2ca1c>
  4309e0:	mov	x0, x20
  4309e4:	bl	414cbc <ferror@plt+0x10cdc>
  4309e8:	ldr	x8, [x21, #3984]
  4309ec:	ldr	x1, [x8, #56]
  4309f0:	ldr	x20, [x19, #56]
  4309f4:	cbnz	x1, 430a1c <ferror@plt+0x2ca3c>
  4309f8:	b	430a44 <ferror@plt+0x2ca64>
  4309fc:	ldr	x8, [x21, #3984]
  430a00:	ldr	x0, [x8, #48]
  430a04:	bl	414cbc <ferror@plt+0x10cdc>
  430a08:	ldr	x8, [x21, #3984]
  430a0c:	str	x20, [x8, #48]
  430a10:	ldr	x1, [x8, #56]
  430a14:	ldr	x20, [x19, #56]
  430a18:	cbz	x1, 430a44 <ferror@plt+0x2ca64>
  430a1c:	mov	x0, x20
  430a20:	bl	426a68 <ferror@plt+0x22a88>
  430a24:	cbz	w0, 430a34 <ferror@plt+0x2ca54>
  430a28:	mov	x0, x20
  430a2c:	bl	414cbc <ferror@plt+0x10cdc>
  430a30:	b	430a48 <ferror@plt+0x2ca68>
  430a34:	ldr	x8, [x21, #3984]
  430a38:	ldr	x0, [x8, #56]
  430a3c:	bl	414cbc <ferror@plt+0x10cdc>
  430a40:	ldr	x8, [x21, #3984]
  430a44:	str	x20, [x8, #56]
  430a48:	mov	x0, x19
  430a4c:	bl	414cbc <ferror@plt+0x10cdc>
  430a50:	ldp	x20, x19, [sp, #32]
  430a54:	ldr	x21, [sp, #16]
  430a58:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430a5c:	add	x0, x0, #0xf60
  430a60:	ldp	x29, x30, [sp], #48
  430a64:	b	432634 <ferror@plt+0x2e654>
  430a68:	sub	sp, sp, #0x70
  430a6c:	stp	x29, x30, [sp, #16]
  430a70:	stp	x28, x27, [sp, #32]
  430a74:	stp	x26, x25, [sp, #48]
  430a78:	stp	x24, x23, [sp, #64]
  430a7c:	stp	x22, x21, [sp, #80]
  430a80:	stp	x20, x19, [sp, #96]
  430a84:	add	x29, sp, #0x10
  430a88:	bl	430550 <ferror@plt+0x2c570>
  430a8c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  430a90:	ldr	x0, [x8, #3952]
  430a94:	adrp	x1, 47d000 <ferror@plt+0x79020>
  430a98:	add	x1, x1, #0x428
  430a9c:	mov	x2, xzr
  430aa0:	bl	40b61c <ferror@plt+0x763c>
  430aa4:	add	x1, sp, #0x8
  430aa8:	mov	x2, xzr
  430aac:	mov	x3, xzr
  430ab0:	mov	x19, x0
  430ab4:	bl	40a230 <ferror@plt+0x6250>
  430ab8:	cbz	w0, 430de8 <ferror@plt+0x2ce08>
  430abc:	ldr	x0, [sp, #8]
  430ac0:	adrp	x1, 444000 <ferror@plt+0x40020>
  430ac4:	add	x1, x1, #0x410
  430ac8:	mov	w2, #0xffffffff            	// #-1
  430acc:	str	x19, [sp]
  430ad0:	bl	42214c <ferror@plt+0x1e16c>
  430ad4:	mov	x20, x0
  430ad8:	bl	423024 <ferror@plt+0x1f044>
  430adc:	ldr	x8, [sp, #8]
  430ae0:	mov	w21, w0
  430ae4:	mov	x0, x8
  430ae8:	bl	414cbc <ferror@plt+0x10cdc>
  430aec:	cmp	w21, #0x1
  430af0:	b.lt	430ddc <ferror@plt+0x2cdfc>  // b.tstop
  430af4:	mov	w23, w21
  430af8:	adrp	x21, 47d000 <ferror@plt+0x79020>
  430afc:	adrp	x25, 47d000 <ferror@plt+0x79020>
  430b00:	adrp	x26, 47d000 <ferror@plt+0x79020>
  430b04:	mov	x28, xzr
  430b08:	add	x21, x21, #0x437
  430b0c:	add	x25, x25, #0x447
  430b10:	add	x26, x26, #0x459
  430b14:	b	430b50 <ferror@plt+0x2cb70>
  430b18:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430b1c:	add	x0, x0, #0xf38
  430b20:	bl	4292a4 <ferror@plt+0x252c4>
  430b24:	adrp	x19, 491000 <ferror@plt+0x8d020>
  430b28:	add	x19, x19, #0xf38
  430b2c:	ldr	x0, [x19]
  430b30:	mov	x1, x24
  430b34:	mov	x2, xzr
  430b38:	bl	40b61c <ferror@plt+0x763c>
  430b3c:	ldr	x8, [x19, #88]
  430b40:	str	x0, [x8, x22, lsl #3]
  430b44:	add	x28, x28, #0x1
  430b48:	cmp	x28, x23
  430b4c:	b.eq	430ddc <ferror@plt+0x2cdfc>  // b.none
  430b50:	ldr	x24, [x20, x28, lsl #3]
  430b54:	mov	x0, x24
  430b58:	bl	403510 <strlen@plt>
  430b5c:	cmp	w0, #0x1
  430b60:	b.lt	430b7c <ferror@plt+0x2cb9c>  // b.tstop
  430b64:	sub	w8, w0, #0x1
  430b68:	sxtw	x8, w8
  430b6c:	ldrb	w9, [x24, x8]
  430b70:	cmp	w9, #0xa
  430b74:	b.ne	430b7c <ferror@plt+0x2cb9c>  // b.any
  430b78:	strb	wzr, [x24, x8]
  430b7c:	add	x27, x24, #0x7
  430b80:	b	430b8c <ferror@plt+0x2cbac>
  430b84:	add	x24, x24, #0x1
  430b88:	add	x27, x27, #0x1
  430b8c:	ldrb	w8, [x24]
  430b90:	cmp	w8, #0x20
  430b94:	b.eq	430b84 <ferror@plt+0x2cba4>  // b.none
  430b98:	cmp	w8, #0x9
  430b9c:	b.eq	430b84 <ferror@plt+0x2cba4>  // b.none
  430ba0:	mov	w2, #0xf                   	// #15
  430ba4:	mov	x0, x24
  430ba8:	mov	x1, x21
  430bac:	bl	403880 <strncmp@plt>
  430bb0:	cbz	w0, 430c60 <ferror@plt+0x2cc80>
  430bb4:	mov	w2, #0x11                  	// #17
  430bb8:	mov	x0, x24
  430bbc:	mov	x1, x25
  430bc0:	bl	403880 <strncmp@plt>
  430bc4:	cbz	w0, 430c6c <ferror@plt+0x2cc8c>
  430bc8:	mov	w2, #0x10                  	// #16
  430bcc:	mov	x0, x24
  430bd0:	mov	x1, x26
  430bd4:	bl	403880 <strncmp@plt>
  430bd8:	cbz	w0, 430c78 <ferror@plt+0x2cc98>
  430bdc:	adrp	x1, 47d000 <ferror@plt+0x79020>
  430be0:	mov	w2, #0xd                   	// #13
  430be4:	mov	x0, x24
  430be8:	add	x1, x1, #0x46a
  430bec:	bl	403880 <strncmp@plt>
  430bf0:	cbz	w0, 430c84 <ferror@plt+0x2cca4>
  430bf4:	adrp	x1, 47d000 <ferror@plt+0x79020>
  430bf8:	mov	w2, #0x10                  	// #16
  430bfc:	mov	x0, x24
  430c00:	add	x1, x1, #0x478
  430c04:	bl	403880 <strncmp@plt>
  430c08:	cbz	w0, 430c90 <ferror@plt+0x2ccb0>
  430c0c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  430c10:	mov	w2, #0x13                  	// #19
  430c14:	mov	x0, x24
  430c18:	add	x1, x1, #0x489
  430c1c:	bl	403880 <strncmp@plt>
  430c20:	cbz	w0, 430c9c <ferror@plt+0x2ccbc>
  430c24:	adrp	x1, 47d000 <ferror@plt+0x79020>
  430c28:	mov	w2, #0x11                  	// #17
  430c2c:	mov	x0, x24
  430c30:	add	x1, x1, #0x49d
  430c34:	bl	403880 <strncmp@plt>
  430c38:	cbz	w0, 430ca8 <ferror@plt+0x2ccc8>
  430c3c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  430c40:	mov	w2, #0xe                   	// #14
  430c44:	mov	x0, x24
  430c48:	add	x1, x1, #0x4af
  430c4c:	bl	403880 <strncmp@plt>
  430c50:	cbnz	w0, 430b44 <ferror@plt+0x2cb64>
  430c54:	mov	w8, #0xe                   	// #14
  430c58:	mov	w22, #0x7                   	// #7
  430c5c:	b	430cb0 <ferror@plt+0x2ccd0>
  430c60:	mov	x22, xzr
  430c64:	mov	w8, #0xf                   	// #15
  430c68:	b	430cb0 <ferror@plt+0x2ccd0>
  430c6c:	mov	w8, #0x11                  	// #17
  430c70:	mov	w22, #0x1                   	// #1
  430c74:	b	430cb0 <ferror@plt+0x2ccd0>
  430c78:	mov	w8, #0x10                  	// #16
  430c7c:	mov	w22, #0x2                   	// #2
  430c80:	b	430cb0 <ferror@plt+0x2ccd0>
  430c84:	mov	w8, #0xd                   	// #13
  430c88:	mov	w22, #0x3                   	// #3
  430c8c:	b	430cb0 <ferror@plt+0x2ccd0>
  430c90:	mov	w8, #0x10                  	// #16
  430c94:	mov	w22, #0x4                   	// #4
  430c98:	b	430cb0 <ferror@plt+0x2ccd0>
  430c9c:	mov	w8, #0x13                  	// #19
  430ca0:	mov	w22, #0x5                   	// #5
  430ca4:	b	430cb0 <ferror@plt+0x2ccd0>
  430ca8:	mov	w8, #0x11                  	// #17
  430cac:	mov	w22, #0x6                   	// #6
  430cb0:	add	x9, x24, x8
  430cb4:	add	x27, x27, x8
  430cb8:	b	430cc4 <ferror@plt+0x2cce4>
  430cbc:	add	x9, x9, #0x1
  430cc0:	add	x27, x27, #0x1
  430cc4:	ldrb	w8, [x9]
  430cc8:	cmp	w8, #0x9
  430ccc:	b.eq	430cbc <ferror@plt+0x2ccdc>  // b.none
  430cd0:	cmp	w8, #0x20
  430cd4:	b.eq	430cbc <ferror@plt+0x2ccdc>  // b.none
  430cd8:	cmp	w8, #0x3d
  430cdc:	b.eq	430ce8 <ferror@plt+0x2cd08>  // b.none
  430ce0:	b	430b44 <ferror@plt+0x2cb64>
  430ce4:	add	x27, x27, #0x1
  430ce8:	ldurb	w8, [x27, #-6]
  430cec:	cmp	w8, #0x9
  430cf0:	b.eq	430ce4 <ferror@plt+0x2cd04>  // b.none
  430cf4:	cmp	w8, #0x20
  430cf8:	b.eq	430ce4 <ferror@plt+0x2cd04>  // b.none
  430cfc:	cmp	w8, #0x22
  430d00:	b.ne	430b44 <ferror@plt+0x2cb64>  // b.any
  430d04:	sub	x24, x27, #0x5
  430d08:	adrp	x1, 47d000 <ferror@plt+0x79020>
  430d0c:	mov	w2, #0x5                   	// #5
  430d10:	mov	x0, x24
  430d14:	add	x1, x1, #0x4be
  430d18:	bl	403880 <strncmp@plt>
  430d1c:	cbz	w0, 430d44 <ferror@plt+0x2cd64>
  430d20:	ldrb	w8, [x24]
  430d24:	cmp	w8, #0x2f
  430d28:	b.ne	430b44 <ferror@plt+0x2cb64>  // b.any
  430d2c:	mov	w19, wzr
  430d30:	mov	w1, #0x22                  	// #34
  430d34:	mov	x0, x24
  430d38:	bl	403a40 <strrchr@plt>
  430d3c:	cbnz	x0, 430d5c <ferror@plt+0x2cd7c>
  430d40:	b	430b44 <ferror@plt+0x2cb64>
  430d44:	mov	w19, #0x1                   	// #1
  430d48:	mov	x24, x27
  430d4c:	mov	w1, #0x22                  	// #34
  430d50:	mov	x0, x24
  430d54:	bl	403a40 <strrchr@plt>
  430d58:	cbz	x0, 430b44 <ferror@plt+0x2cb64>
  430d5c:	strb	wzr, [x0]
  430d60:	mov	x0, x24
  430d64:	bl	403510 <strlen@plt>
  430d68:	sub	w8, w0, #0x1
  430d6c:	sxtw	x8, w8
  430d70:	ldrb	w9, [x24, x8]
  430d74:	cmp	w9, #0x2f
  430d78:	b.ne	430d80 <ferror@plt+0x2cda0>  // b.any
  430d7c:	strb	wzr, [x24, x8]
  430d80:	cbz	w19, 430dc8 <ferror@plt+0x2cde8>
  430d84:	dmb	ish
  430d88:	adrp	x8, 491000 <ferror@plt+0x8d020>
  430d8c:	ldr	x8, [x8, #3896]
  430d90:	cbnz	x8, 430b24 <ferror@plt+0x2cb44>
  430d94:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430d98:	add	x0, x0, #0xf38
  430d9c:	bl	429208 <ferror@plt+0x25228>
  430da0:	cbz	w0, 430b24 <ferror@plt+0x2cb44>
  430da4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430da8:	add	x0, x0, #0x4bf
  430dac:	bl	4093d4 <ferror@plt+0x53f4>
  430db0:	bl	4209b8 <ferror@plt+0x1c9d8>
  430db4:	mov	x1, x0
  430db8:	cbnz	x0, 430b18 <ferror@plt+0x2cb38>
  430dbc:	bl	42fd50 <ferror@plt+0x2bd70>
  430dc0:	ldr	x1, [x0, #16]
  430dc4:	b	430b18 <ferror@plt+0x2cb38>
  430dc8:	mov	x0, x24
  430dcc:	bl	4209b8 <ferror@plt+0x1c9d8>
  430dd0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  430dd4:	ldr	x8, [x8, #3984]
  430dd8:	b	430b40 <ferror@plt+0x2cb60>
  430ddc:	mov	x0, x20
  430de0:	bl	42251c <ferror@plt+0x1e53c>
  430de4:	ldr	x19, [sp]
  430de8:	mov	x0, x19
  430dec:	bl	414cbc <ferror@plt+0x10cdc>
  430df0:	ldp	x20, x19, [sp, #96]
  430df4:	ldp	x22, x21, [sp, #80]
  430df8:	ldp	x24, x23, [sp, #64]
  430dfc:	ldp	x26, x25, [sp, #48]
  430e00:	ldp	x28, x27, [sp, #32]
  430e04:	ldp	x29, x30, [sp, #16]
  430e08:	add	sp, sp, #0x70
  430e0c:	ret
  430e10:	stp	x29, x30, [sp, #-48]!
  430e14:	cmp	w0, #0x8
  430e18:	str	x21, [sp, #16]
  430e1c:	stp	x20, x19, [sp, #32]
  430e20:	mov	x29, sp
  430e24:	b.cs	430e64 <ferror@plt+0x2ce84>  // b.hs, b.nlast
  430e28:	adrp	x20, 491000 <ferror@plt+0x8d020>
  430e2c:	add	x20, x20, #0xf60
  430e30:	mov	w19, w0
  430e34:	mov	x0, x20
  430e38:	bl	432588 <ferror@plt+0x2e5a8>
  430e3c:	ldr	x8, [x20, #48]
  430e40:	cbz	x8, 430e94 <ferror@plt+0x2ceb4>
  430e44:	mov	x0, x20
  430e48:	bl	432634 <ferror@plt+0x2e654>
  430e4c:	ldr	x8, [x20, #48]
  430e50:	ldr	x0, [x8, w19, uxtw #3]
  430e54:	ldp	x20, x19, [sp, #32]
  430e58:	ldr	x21, [sp, #16]
  430e5c:	ldp	x29, x30, [sp], #48
  430e60:	ret
  430e64:	adrp	x0, 447000 <ferror@plt+0x43020>
  430e68:	adrp	x1, 47d000 <ferror@plt+0x79020>
  430e6c:	adrp	x2, 47d000 <ferror@plt+0x79020>
  430e70:	add	x0, x0, #0xf7f
  430e74:	add	x1, x1, #0x204
  430e78:	add	x2, x2, #0x238
  430e7c:	bl	415dcc <ferror@plt+0x11dec>
  430e80:	mov	x0, xzr
  430e84:	ldp	x20, x19, [sp, #32]
  430e88:	ldr	x21, [sp, #16]
  430e8c:	ldp	x29, x30, [sp], #48
  430e90:	ret
  430e94:	mov	w0, #0x40                  	// #64
  430e98:	bl	414c04 <ferror@plt+0x10c24>
  430e9c:	adrp	x21, 491000 <ferror@plt+0x8d020>
  430ea0:	str	x0, [x21, #3984]
  430ea4:	bl	430a68 <ferror@plt+0x2ca88>
  430ea8:	ldr	x8, [x21, #3984]
  430eac:	ldr	x8, [x8]
  430eb0:	cbnz	x8, 430e44 <ferror@plt+0x2ce64>
  430eb4:	dmb	ish
  430eb8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  430ebc:	ldr	x8, [x8, #3896]
  430ec0:	cbnz	x8, 430f00 <ferror@plt+0x2cf20>
  430ec4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430ec8:	add	x0, x0, #0xf38
  430ecc:	bl	429208 <ferror@plt+0x25228>
  430ed0:	cbz	w0, 430f00 <ferror@plt+0x2cf20>
  430ed4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430ed8:	add	x0, x0, #0x4bf
  430edc:	bl	4093d4 <ferror@plt+0x53f4>
  430ee0:	bl	4209b8 <ferror@plt+0x1c9d8>
  430ee4:	mov	x1, x0
  430ee8:	cbnz	x0, 430ef4 <ferror@plt+0x2cf14>
  430eec:	bl	42fd50 <ferror@plt+0x2bd70>
  430ef0:	ldr	x1, [x0, #16]
  430ef4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430ef8:	add	x0, x0, #0xf38
  430efc:	bl	4292a4 <ferror@plt+0x252c4>
  430f00:	adrp	x21, 491000 <ferror@plt+0x8d020>
  430f04:	add	x21, x21, #0xf38
  430f08:	ldr	x0, [x21]
  430f0c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  430f10:	add	x1, x1, #0x282
  430f14:	mov	x2, xzr
  430f18:	bl	40b61c <ferror@plt+0x763c>
  430f1c:	ldr	x8, [x21, #88]
  430f20:	str	x0, [x8]
  430f24:	b	430e44 <ferror@plt+0x2ce64>
  430f28:	stp	x29, x30, [sp, #-32]!
  430f2c:	str	x19, [sp, #16]
  430f30:	adrp	x19, 491000 <ferror@plt+0x8d020>
  430f34:	add	x19, x19, #0xf60
  430f38:	mov	x0, x19
  430f3c:	mov	x29, sp
  430f40:	bl	432588 <ferror@plt+0x2e5a8>
  430f44:	ldr	x19, [x19, #56]
  430f48:	cbnz	x19, 430f88 <ferror@plt+0x2cfa8>
  430f4c:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430f50:	add	x0, x0, #0x28a
  430f54:	bl	4093d4 <ferror@plt+0x53f4>
  430f58:	cbz	x0, 430f64 <ferror@plt+0x2cf84>
  430f5c:	ldrb	w8, [x0]
  430f60:	cbnz	w8, 430f6c <ferror@plt+0x2cf8c>
  430f64:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430f68:	add	x0, x0, #0x298
  430f6c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  430f70:	add	x1, x1, #0xe9d
  430f74:	mov	w2, wzr
  430f78:	bl	42214c <ferror@plt+0x1e16c>
  430f7c:	mov	x19, x0
  430f80:	adrp	x8, 491000 <ferror@plt+0x8d020>
  430f84:	str	x0, [x8, #3992]
  430f88:	adrp	x0, 491000 <ferror@plt+0x8d020>
  430f8c:	add	x0, x0, #0xf60
  430f90:	bl	432634 <ferror@plt+0x2e654>
  430f94:	mov	x0, x19
  430f98:	ldr	x19, [sp, #16]
  430f9c:	ldp	x29, x30, [sp], #32
  430fa0:	ret
  430fa4:	stp	x29, x30, [sp, #-32]!
  430fa8:	str	x19, [sp, #16]
  430fac:	adrp	x19, 491000 <ferror@plt+0x8d020>
  430fb0:	add	x19, x19, #0xf60
  430fb4:	mov	x0, x19
  430fb8:	mov	x29, sp
  430fbc:	bl	432588 <ferror@plt+0x2e5a8>
  430fc0:	ldr	x19, [x19, #64]
  430fc4:	cbnz	x19, 431004 <ferror@plt+0x2d024>
  430fc8:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430fcc:	add	x0, x0, #0x2b6
  430fd0:	bl	4093d4 <ferror@plt+0x53f4>
  430fd4:	cbz	x0, 430fe0 <ferror@plt+0x2d000>
  430fd8:	ldrb	w8, [x0]
  430fdc:	cbnz	w8, 430fe8 <ferror@plt+0x2d008>
  430fe0:	adrp	x0, 47d000 <ferror@plt+0x79020>
  430fe4:	add	x0, x0, #0x2c6
  430fe8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  430fec:	add	x1, x1, #0xe9d
  430ff0:	mov	w2, wzr
  430ff4:	bl	42214c <ferror@plt+0x1e16c>
  430ff8:	mov	x19, x0
  430ffc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  431000:	str	x0, [x8, #4000]
  431004:	adrp	x0, 491000 <ferror@plt+0x8d020>
  431008:	add	x0, x0, #0xf60
  43100c:	bl	432634 <ferror@plt+0x2e654>
  431010:	mov	x0, x19
  431014:	ldr	x19, [sp, #16]
  431018:	ldp	x29, x30, [sp], #32
  43101c:	ret
  431020:	cbz	x0, 43102c <ferror@plt+0x2d04c>
  431024:	str	xzr, [x0]
  431028:	ret
  43102c:	adrp	x0, 447000 <ferror@plt+0x43020>
  431030:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431034:	adrp	x2, 47d000 <ferror@plt+0x79020>
  431038:	add	x0, x0, #0xf7f
  43103c:	add	x1, x1, #0x2cf
  431040:	add	x2, x2, #0x2f2
  431044:	b	415dcc <ferror@plt+0x11dec>
  431048:	mov	w1, wzr
  43104c:	b	431050 <ferror@plt+0x2d070>
  431050:	stp	x29, x30, [sp, #-48]!
  431054:	stp	x20, x19, [sp, #32]
  431058:	mov	x20, x0
  43105c:	mov	x0, xzr
  431060:	str	x21, [sp, #16]
  431064:	mov	x29, sp
  431068:	mov	w21, w1
  43106c:	bl	4230f0 <ferror@plt+0x1f110>
  431070:	mov	x19, x0
  431074:	tbnz	w21, #1, 4310b0 <ferror@plt+0x2d0d0>
  431078:	cmp	x20, #0x3e7
  43107c:	b.ls	4310b8 <ferror@plt+0x2d0d8>  // b.plast
  431080:	mov	w8, #0x423f                	// #16959
  431084:	movk	w8, #0xf, lsl #16
  431088:	cmp	x20, x8
  43108c:	b.hi	431110 <ferror@plt+0x2d130>  // b.pmore
  431090:	mov	x8, #0x400000000000        	// #70368744177664
  431094:	movk	x8, #0x408f, lsl #48
  431098:	ucvtf	d0, x20
  43109c:	fmov	d1, x8
  4310a0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4310a4:	fdiv	d0, d0, d1
  4310a8:	add	x1, x1, #0x352
  4310ac:	b	431294 <ferror@plt+0x2d2b4>
  4310b0:	cmp	x20, #0x3ff
  4310b4:	b.hi	4310ec <ferror@plt+0x2d10c>  // b.pmore
  4310b8:	adrp	x0, 441000 <ferror@plt+0x3d020>
  4310bc:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4310c0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4310c4:	add	x0, x0, #0x92c
  4310c8:	add	x1, x1, #0x30b
  4310cc:	add	x2, x2, #0x313
  4310d0:	mov	x3, x20
  4310d4:	bl	40bf7c <ferror@plt+0x7f9c>
  4310d8:	mov	x1, x0
  4310dc:	mov	x0, x19
  4310e0:	mov	w2, w20
  4310e4:	bl	4248f0 <ferror@plt+0x20910>
  4310e8:	b	431340 <ferror@plt+0x2d360>
  4310ec:	lsr	x8, x20, #20
  4310f0:	cbnz	x8, 431140 <ferror@plt+0x2d160>
  4310f4:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  4310f8:	ucvtf	d0, x20
  4310fc:	fmov	d1, x8
  431100:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431104:	fmul	d0, d0, d1
  431108:	add	x1, x1, #0x31c
  43110c:	b	431294 <ferror@plt+0x2d2b4>
  431110:	mov	w8, #0xc9ff                	// #51711
  431114:	movk	w8, #0x3b9a, lsl #16
  431118:	cmp	x20, x8
  43111c:	b.hi	431164 <ferror@plt+0x2d184>  // b.pmore
  431120:	mov	x8, #0x848000000000        	// #145685290680320
  431124:	movk	x8, #0x412e, lsl #48
  431128:	ucvtf	d0, x20
  43112c:	fmov	d1, x8
  431130:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431134:	fdiv	d0, d0, d1
  431138:	add	x1, x1, #0x35a
  43113c:	b	431294 <ferror@plt+0x2d2b4>
  431140:	lsr	x8, x20, #30
  431144:	cbnz	x8, 431198 <ferror@plt+0x2d1b8>
  431148:	mov	x8, #0x3eb0000000000000    	// #4517110426252607488
  43114c:	ucvtf	d0, x20
  431150:	fmov	d1, x8
  431154:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431158:	fmul	d0, d0, d1
  43115c:	add	x1, x1, #0x325
  431160:	b	431294 <ferror@plt+0x2d2b4>
  431164:	mov	x8, #0xfff                 	// #4095
  431168:	movk	x8, #0xd4a5, lsl #16
  43116c:	movk	x8, #0xe8, lsl #32
  431170:	cmp	x20, x8
  431174:	b.hi	4311bc <ferror@plt+0x2d1dc>  // b.pmore
  431178:	mov	x8, #0xcd6500000000        	// #225833675390976
  43117c:	movk	x8, #0x41cd, lsl #48
  431180:	ucvtf	d0, x20
  431184:	fmov	d1, x8
  431188:	adrp	x1, 47d000 <ferror@plt+0x79020>
  43118c:	fdiv	d0, d0, d1
  431190:	add	x1, x1, #0x362
  431194:	b	431294 <ferror@plt+0x2d2b4>
  431198:	lsr	x8, x20, #40
  43119c:	cbnz	x8, 4311f0 <ferror@plt+0x2d210>
  4311a0:	mov	x8, #0x3e10000000000000    	// #4472074429978902528
  4311a4:	ucvtf	d0, x20
  4311a8:	fmov	d1, x8
  4311ac:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4311b0:	fmul	d0, d0, d1
  4311b4:	add	x1, x1, #0x32e
  4311b8:	b	431294 <ferror@plt+0x2d2b4>
  4311bc:	mov	x8, #0x7fff                	// #32767
  4311c0:	movk	x8, #0xa4c6, lsl #16
  4311c4:	movk	x8, #0x8d7e, lsl #32
  4311c8:	movk	x8, #0x3, lsl #48
  4311cc:	cmp	x20, x8
  4311d0:	b.hi	431214 <ferror@plt+0x2d234>  // b.pmore
  4311d4:	adrp	x8, 47d000 <ferror@plt+0x79020>
  4311d8:	ldr	d0, [x8, #256]
  4311dc:	ucvtf	d1, x20
  4311e0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4311e4:	add	x1, x1, #0x36a
  4311e8:	fdiv	d0, d1, d0
  4311ec:	b	431294 <ferror@plt+0x2d2b4>
  4311f0:	lsr	x8, x20, #50
  4311f4:	cbnz	x8, 431244 <ferror@plt+0x2d264>
  4311f8:	mov	x8, #0x3d70000000000000    	// #4427038433705197568
  4311fc:	ucvtf	d0, x20
  431200:	fmov	d1, x8
  431204:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431208:	fmul	d0, d0, d1
  43120c:	add	x1, x1, #0x337
  431210:	b	431294 <ferror@plt+0x2d2b4>
  431214:	mov	x8, #0xffffffffa763ffff    	// #-1486618625
  431218:	movk	x8, #0xb6b3, lsl #32
  43121c:	movk	x8, #0xde0, lsl #48
  431220:	cmp	x20, x8
  431224:	ucvtf	d0, x20
  431228:	b.hi	431268 <ferror@plt+0x2d288>  // b.pmore
  43122c:	adrp	x8, 47d000 <ferror@plt+0x79020>
  431230:	ldr	d1, [x8, #248]
  431234:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431238:	add	x1, x1, #0x372
  43123c:	fdiv	d0, d0, d1
  431240:	b	431294 <ferror@plt+0x2d2b4>
  431244:	lsr	x8, x20, #60
  431248:	ucvtf	d0, x20
  43124c:	cbnz	x8, 431280 <ferror@plt+0x2d2a0>
  431250:	mov	x8, #0x3cd0000000000000    	// #4382002437431492608
  431254:	fmov	d1, x8
  431258:	adrp	x1, 47d000 <ferror@plt+0x79020>
  43125c:	fmul	d0, d0, d1
  431260:	add	x1, x1, #0x340
  431264:	b	431294 <ferror@plt+0x2d2b4>
  431268:	adrp	x8, 47d000 <ferror@plt+0x79020>
  43126c:	ldr	d1, [x8, #240]
  431270:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431274:	add	x1, x1, #0x37a
  431278:	fdiv	d0, d0, d1
  43127c:	b	431294 <ferror@plt+0x2d2b4>
  431280:	mov	x8, #0x3c30000000000000    	// #4336966441157787648
  431284:	fmov	d1, x8
  431288:	adrp	x1, 47d000 <ferror@plt+0x79020>
  43128c:	fmul	d0, d0, d1
  431290:	add	x1, x1, #0x349
  431294:	mov	x0, x19
  431298:	bl	4248f0 <ferror@plt+0x20910>
  43129c:	tbz	w21, #0, 431340 <ferror@plt+0x2d360>
  4312a0:	cmp	x20, #0x3e8
  4312a4:	mov	x3, x20
  4312a8:	b.cc	4312d4 <ferror@plt+0x2d2f4>  // b.lo, b.ul, b.last
  4312ac:	mov	x9, #0xf7cf                	// #63439
  4312b0:	movk	x9, #0xe353, lsl #16
  4312b4:	movk	x9, #0x9ba5, lsl #32
  4312b8:	lsr	x8, x20, #3
  4312bc:	movk	x9, #0x20c4, lsl #48
  4312c0:	umulh	x8, x8, x9
  4312c4:	lsr	x8, x8, #4
  4312c8:	mov	w9, #0x3e8                 	// #1000
  4312cc:	msub	x8, x8, x9, x20
  4312d0:	add	x3, x8, #0x3e8
  4312d4:	adrp	x0, 441000 <ferror@plt+0x3d020>
  4312d8:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4312dc:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4312e0:	add	x0, x0, #0x92c
  4312e4:	add	x1, x1, #0x382
  4312e8:	add	x2, x2, #0x38a
  4312ec:	bl	40bf7c <ferror@plt+0x7f9c>
  4312f0:	mov	x21, x0
  4312f4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4312f8:	add	x0, x0, #0x393
  4312fc:	mov	x1, x20
  431300:	bl	420b78 <ferror@plt+0x1cb98>
  431304:	adrp	x1, 443000 <ferror@plt+0x3f020>
  431308:	mov	x20, x0
  43130c:	add	x1, x1, #0xeb5
  431310:	mov	x0, x19
  431314:	bl	423584 <ferror@plt+0x1f5a4>
  431318:	mov	x0, x19
  43131c:	mov	x1, x21
  431320:	mov	x2, x20
  431324:	bl	4249ac <ferror@plt+0x209cc>
  431328:	mov	x0, x20
  43132c:	bl	414cbc <ferror@plt+0x10cdc>
  431330:	adrp	x1, 445000 <ferror@plt+0x41020>
  431334:	add	x1, x1, #0x941
  431338:	mov	x0, x19
  43133c:	bl	423584 <ferror@plt+0x1f5a4>
  431340:	mov	x0, x19
  431344:	ldp	x20, x19, [sp, #32]
  431348:	ldr	x21, [sp, #16]
  43134c:	mov	w1, wzr
  431350:	ldp	x29, x30, [sp], #48
  431354:	b	423334 <ferror@plt+0x1f354>
  431358:	stp	x29, x30, [sp, #-32]!
  43135c:	str	x19, [sp, #16]
  431360:	mov	x19, x0
  431364:	cmp	x0, #0x3ff
  431368:	mov	x29, sp
  43136c:	b.gt	4313a0 <ferror@plt+0x2d3c0>
  431370:	adrp	x0, 441000 <ferror@plt+0x3d020>
  431374:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431378:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43137c:	and	x3, x19, #0xffffffff
  431380:	add	x0, x0, #0x92c
  431384:	add	x1, x1, #0x30b
  431388:	add	x2, x2, #0x313
  43138c:	bl	40bf7c <ferror@plt+0x7f9c>
  431390:	mov	w1, w19
  431394:	ldr	x19, [sp, #16]
  431398:	ldp	x29, x30, [sp], #32
  43139c:	b	420b78 <ferror@plt+0x1cb98>
  4313a0:	cmp	x19, #0x100, lsl #12
  4313a4:	b.ge	4313cc <ferror@plt+0x2d3ec>  // b.tcont
  4313a8:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  4313ac:	scvtf	d0, x19
  4313b0:	fmov	d1, x8
  4313b4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4313b8:	fmul	d0, d0, d1
  4313bc:	add	x0, x0, #0x398
  4313c0:	ldr	x19, [sp, #16]
  4313c4:	ldp	x29, x30, [sp], #32
  4313c8:	b	420b78 <ferror@plt+0x1cb98>
  4313cc:	mov	w8, #0x3fffffff            	// #1073741823
  4313d0:	cmp	x19, x8
  4313d4:	b.gt	4313fc <ferror@plt+0x2d41c>
  4313d8:	mov	x8, #0x3eb0000000000000    	// #4517110426252607488
  4313dc:	scvtf	d0, x19
  4313e0:	fmov	d1, x8
  4313e4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4313e8:	fmul	d0, d0, d1
  4313ec:	add	x0, x0, #0x35a
  4313f0:	ldr	x19, [sp, #16]
  4313f4:	ldp	x29, x30, [sp], #32
  4313f8:	b	420b78 <ferror@plt+0x1cb98>
  4313fc:	mov	x8, #0xffffffffff          	// #1099511627775
  431400:	cmp	x19, x8
  431404:	b.gt	43142c <ferror@plt+0x2d44c>
  431408:	mov	x8, #0x3e10000000000000    	// #4472074429978902528
  43140c:	scvtf	d0, x19
  431410:	fmov	d1, x8
  431414:	adrp	x0, 47d000 <ferror@plt+0x79020>
  431418:	fmul	d0, d0, d1
  43141c:	add	x0, x0, #0x362
  431420:	ldr	x19, [sp, #16]
  431424:	ldp	x29, x30, [sp], #32
  431428:	b	420b78 <ferror@plt+0x1cb98>
  43142c:	mov	x8, #0x3ffffffffffff       	// #1125899906842623
  431430:	cmp	x19, x8
  431434:	b.gt	43145c <ferror@plt+0x2d47c>
  431438:	mov	x8, #0x3d70000000000000    	// #4427038433705197568
  43143c:	scvtf	d0, x19
  431440:	fmov	d1, x8
  431444:	adrp	x0, 47d000 <ferror@plt+0x79020>
  431448:	fmul	d0, d0, d1
  43144c:	add	x0, x0, #0x36a
  431450:	ldr	x19, [sp, #16]
  431454:	ldp	x29, x30, [sp], #32
  431458:	b	420b78 <ferror@plt+0x1cb98>
  43145c:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  431460:	cmp	x19, x8
  431464:	scvtf	d0, x19
  431468:	b.gt	43148c <ferror@plt+0x2d4ac>
  43146c:	mov	x8, #0x3cd0000000000000    	// #4382002437431492608
  431470:	fmov	d1, x8
  431474:	adrp	x0, 47d000 <ferror@plt+0x79020>
  431478:	fmul	d0, d0, d1
  43147c:	add	x0, x0, #0x372
  431480:	ldr	x19, [sp, #16]
  431484:	ldp	x29, x30, [sp], #32
  431488:	b	420b78 <ferror@plt+0x1cb98>
  43148c:	mov	x8, #0x3c30000000000000    	// #4336966441157787648
  431490:	fmov	d1, x8
  431494:	adrp	x0, 47d000 <ferror@plt+0x79020>
  431498:	fmul	d0, d0, d1
  43149c:	add	x0, x0, #0x37a
  4314a0:	ldr	x19, [sp, #16]
  4314a4:	ldp	x29, x30, [sp], #32
  4314a8:	b	420b78 <ferror@plt+0x1cb98>
  4314ac:	sub	sp, sp, #0x30
  4314b0:	stp	x29, x30, [sp, #32]
  4314b4:	dmb	ish
  4314b8:	adrp	x8, 491000 <ferror@plt+0x8d020>
  4314bc:	ldr	x8, [x8, #4008]
  4314c0:	add	x29, sp, #0x20
  4314c4:	cbnz	x8, 431578 <ferror@plt+0x2d598>
  4314c8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4314cc:	add	x0, x0, #0xfa8
  4314d0:	bl	429208 <ferror@plt+0x25228>
  4314d4:	cbz	w0, 431578 <ferror@plt+0x2d598>
  4314d8:	sub	x0, x29, #0x4
  4314dc:	sub	x1, x29, #0x8
  4314e0:	sub	x2, x29, #0xc
  4314e4:	bl	4035c0 <getresuid@plt>
  4314e8:	cbnz	w0, 431500 <ferror@plt+0x2d520>
  4314ec:	add	x0, sp, #0x10
  4314f0:	add	x1, sp, #0xc
  4314f4:	add	x2, sp, #0x8
  4314f8:	bl	403dd0 <getresgid@plt>
  4314fc:	cbz	w0, 431528 <ferror@plt+0x2d548>
  431500:	bl	403640 <getuid@plt>
  431504:	stur	w0, [x29, #-4]
  431508:	stur	w0, [x29, #-12]
  43150c:	bl	403c10 <getgid@plt>
  431510:	str	w0, [sp, #16]
  431514:	str	w0, [sp, #8]
  431518:	bl	403590 <geteuid@plt>
  43151c:	stur	w0, [x29, #-8]
  431520:	bl	403570 <getegid@plt>
  431524:	str	w0, [sp, #12]
  431528:	ldp	w8, w9, [x29, #-8]
  43152c:	cmp	w9, w8
  431530:	mov	w8, #0x1                   	// #1
  431534:	b.ne	431564 <ferror@plt+0x2d584>  // b.any
  431538:	ldur	w10, [x29, #-12]
  43153c:	cmp	w9, w10
  431540:	b.ne	431564 <ferror@plt+0x2d584>  // b.any
  431544:	ldp	w9, w8, [sp, #12]
  431548:	cmp	w8, w9
  43154c:	b.ne	431560 <ferror@plt+0x2d580>  // b.any
  431550:	ldr	w9, [sp, #8]
  431554:	cmp	w8, w9
  431558:	cset	w8, ne  // ne = any
  43155c:	b	431564 <ferror@plt+0x2d584>
  431560:	mov	w8, #0x1                   	// #1
  431564:	adrp	x0, 491000 <ferror@plt+0x8d020>
  431568:	add	x0, x0, #0xf30
  43156c:	str	w8, [x0], #120
  431570:	mov	w1, #0x1                   	// #1
  431574:	bl	4292a4 <ferror@plt+0x252c4>
  431578:	adrp	x8, 491000 <ferror@plt+0x8d020>
  43157c:	ldr	w0, [x8, #3888]
  431580:	ldp	x29, x30, [sp, #32]
  431584:	add	sp, sp, #0x30
  431588:	ret
  43158c:	stp	x29, x30, [sp, #-32]!
  431590:	mov	x29, sp
  431594:	mov	w0, #0x8                   	// #8
  431598:	str	x19, [sp, #16]
  43159c:	str	xzr, [x29, #24]
  4315a0:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4315a4:	add	x2, x29, #0x18
  4315a8:	mov	w1, #0x1                   	// #1
  4315ac:	mov	x19, x0
  4315b0:	bl	431d7c <ferror@plt+0x2dd9c>
  4315b4:	cbz	w0, 431604 <ferror@plt+0x2d624>
  4315b8:	ldr	w0, [x19]
  4315bc:	add	x2, x29, #0x18
  4315c0:	mov	w1, #0x1                   	// #1
  4315c4:	bl	431f58 <ferror@plt+0x2df78>
  4315c8:	cbz	w0, 4315f0 <ferror@plt+0x2d610>
  4315cc:	ldr	w0, [x19, #4]
  4315d0:	add	x2, x29, #0x18
  4315d4:	mov	w1, #0x1                   	// #1
  4315d8:	bl	431f58 <ferror@plt+0x2df78>
  4315dc:	cbz	w0, 4315f0 <ferror@plt+0x2d610>
  4315e0:	mov	x0, x19
  4315e4:	ldr	x19, [sp, #16]
  4315e8:	ldp	x29, x30, [sp], #32
  4315ec:	ret
  4315f0:	ldr	x8, [x29, #24]
  4315f4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4315f8:	add	x0, x0, #0x4e4
  4315fc:	ldr	x1, [x8, #8]
  431600:	bl	431618 <ferror@plt+0x2d638>
  431604:	ldr	x8, [x29, #24]
  431608:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43160c:	add	x0, x0, #0x4c4
  431610:	ldr	x1, [x8, #8]
  431614:	bl	431618 <ferror@plt+0x2d638>
  431618:	sub	sp, sp, #0x120
  43161c:	stp	x29, x30, [sp, #256]
  431620:	add	x29, sp, #0x100
  431624:	mov	x9, #0xffffffffffffffc8    	// #-56
  431628:	mov	x10, sp
  43162c:	sub	x11, x29, #0x78
  431630:	movk	x9, #0xff80, lsl #32
  431634:	add	x12, x29, #0x20
  431638:	add	x10, x10, #0x80
  43163c:	add	x11, x11, #0x38
  431640:	stp	x10, x9, [x29, #-16]
  431644:	stp	x12, x11, [x29, #-32]
  431648:	stp	x1, x2, [x29, #-120]
  43164c:	stp	x3, x4, [x29, #-104]
  431650:	stp	x5, x6, [x29, #-88]
  431654:	stur	x7, [x29, #-72]
  431658:	stp	q0, q1, [sp]
  43165c:	ldp	q0, q1, [x29, #-32]
  431660:	mov	x8, x0
  431664:	adrp	x0, 447000 <ferror@plt+0x43020>
  431668:	add	x0, x0, #0xf7f
  43166c:	sub	x3, x29, #0x40
  431670:	mov	w1, #0x4                   	// #4
  431674:	mov	x2, x8
  431678:	str	x28, [sp, #272]
  43167c:	stp	q2, q3, [sp, #32]
  431680:	stp	q4, q5, [sp, #64]
  431684:	stp	q6, q7, [sp, #96]
  431688:	stp	q0, q1, [x29, #-64]
  43168c:	bl	4160a0 <ferror@plt+0x120c0>
  431690:	b	431690 <ferror@plt+0x2d6b0>
  431694:	ldr	w8, [x0]
  431698:	mov	w9, #0x1                   	// #1
  43169c:	strh	w9, [x1, #4]
  4316a0:	str	w8, [x1]
  4316a4:	ret
  4316a8:	sub	sp, sp, #0x30
  4316ac:	str	x19, [sp, #32]
  4316b0:	mov	x19, x0
  4316b4:	stp	x29, x30, [sp, #16]
  4316b8:	add	x29, sp, #0x10
  4316bc:	ldr	w0, [x19]
  4316c0:	mov	x1, sp
  4316c4:	mov	w2, #0x10                  	// #16
  4316c8:	bl	403db0 <read@plt>
  4316cc:	cmp	x0, #0x10
  4316d0:	b.eq	4316bc <ferror@plt+0x2d6dc>  // b.none
  4316d4:	ldr	x19, [sp, #32]
  4316d8:	ldp	x29, x30, [sp, #16]
  4316dc:	add	sp, sp, #0x30
  4316e0:	ret
  4316e4:	sub	sp, sp, #0x30
  4316e8:	stp	x29, x30, [sp, #16]
  4316ec:	add	x29, sp, #0x10
  4316f0:	mov	w8, #0x1                   	// #1
  4316f4:	str	x8, [x29, #24]
  4316f8:	str	x19, [sp, #32]
  4316fc:	mov	x19, x0
  431700:	ldr	w0, [x0, #4]
  431704:	cmn	w0, #0x1
  431708:	b.eq	43175c <ferror@plt+0x2d77c>  // b.none
  43170c:	add	x1, x29, #0x18
  431710:	mov	w2, #0x1                   	// #1
  431714:	bl	403a80 <write@plt>
  431718:	cmn	w0, #0x1
  43171c:	b.ne	431784 <ferror@plt+0x2d7a4>  // b.any
  431720:	bl	403ee0 <__errno_location@plt>
  431724:	ldr	w8, [x0]
  431728:	cmp	w8, #0x4
  43172c:	b.ne	431784 <ferror@plt+0x2d7a4>  // b.any
  431730:	ldr	w8, [x19, #4]
  431734:	add	x1, x29, #0x18
  431738:	mov	w2, #0x1                   	// #1
  43173c:	str	x0, [sp, #8]
  431740:	mov	w0, w8
  431744:	bl	403a80 <write@plt>
  431748:	mov	x8, x0
  43174c:	ldr	x0, [sp, #8]
  431750:	cmn	w8, #0x1
  431754:	b.eq	431724 <ferror@plt+0x2d744>  // b.none
  431758:	b	431784 <ferror@plt+0x2d7a4>
  43175c:	ldr	w0, [x19]
  431760:	add	x1, x29, #0x18
  431764:	mov	w2, #0x8                   	// #8
  431768:	bl	403a80 <write@plt>
  43176c:	cmn	w0, #0x1
  431770:	b.ne	431784 <ferror@plt+0x2d7a4>  // b.any
  431774:	bl	403ee0 <__errno_location@plt>
  431778:	ldr	w8, [x0]
  43177c:	cmp	w8, #0x4
  431780:	b.eq	43175c <ferror@plt+0x2d77c>  // b.none
  431784:	ldr	x19, [sp, #32]
  431788:	ldp	x29, x30, [sp, #16]
  43178c:	add	sp, sp, #0x30
  431790:	ret
  431794:	stp	x29, x30, [sp, #-32]!
  431798:	str	x19, [sp, #16]
  43179c:	mov	x19, x0
  4317a0:	ldr	w0, [x0]
  4317a4:	mov	x29, sp
  4317a8:	bl	403a20 <close@plt>
  4317ac:	ldr	w0, [x19, #4]
  4317b0:	cmn	w0, #0x1
  4317b4:	b.eq	4317bc <ferror@plt+0x2d7dc>  // b.none
  4317b8:	bl	403a20 <close@plt>
  4317bc:	mov	x1, x19
  4317c0:	ldr	x19, [sp, #16]
  4317c4:	mov	w0, #0x8                   	// #8
  4317c8:	ldp	x29, x30, [sp], #32
  4317cc:	b	41efb0 <ferror@plt+0x1afd0>
  4317d0:	sub	sp, sp, #0x140
  4317d4:	stp	x29, x30, [sp, #288]
  4317d8:	add	x29, sp, #0x120
  4317dc:	mov	x9, #0xffffffffffffffc8    	// #-56
  4317e0:	mov	x10, sp
  4317e4:	add	x11, sp, #0x88
  4317e8:	movk	x9, #0xff80, lsl #32
  4317ec:	add	x12, x29, #0x20
  4317f0:	add	x10, x10, #0x80
  4317f4:	add	x11, x11, #0x38
  4317f8:	stp	x10, x9, [x29, #-48]
  4317fc:	stp	x12, x11, [x29, #-64]
  431800:	stp	q0, q1, [sp]
  431804:	ldp	q0, q1, [x29, #-64]
  431808:	str	x28, [sp, #304]
  43180c:	stp	x1, x2, [sp, #136]
  431810:	stp	x3, x4, [sp, #152]
  431814:	stp	x5, x6, [sp, #168]
  431818:	str	x7, [sp, #184]
  43181c:	stp	q2, q3, [sp, #32]
  431820:	stp	q4, q5, [sp, #64]
  431824:	stp	q6, q7, [sp, #96]
  431828:	stp	q0, q1, [x29, #-96]
  43182c:	cbz	x0, 431860 <ferror@plt+0x2d880>
  431830:	adrp	x9, 491000 <ferror@plt+0x8d020>
  431834:	mov	x8, x0
  431838:	ldp	q0, q1, [x29, #-96]
  43183c:	ldr	x0, [x9, #2304]
  431840:	sub	x2, x29, #0x20
  431844:	mov	x1, x8
  431848:	stp	q0, q1, [x29, #-32]
  43184c:	bl	403eb0 <vfprintf@plt>
  431850:	ldr	x28, [sp, #304]
  431854:	ldp	x29, x30, [sp, #288]
  431858:	add	sp, sp, #0x140
  43185c:	ret
  431860:	adrp	x0, 447000 <ferror@plt+0x43020>
  431864:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431868:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  43186c:	add	x0, x0, #0xf7f
  431870:	add	x1, x1, #0x50c
  431874:	add	x2, x2, #0xfa2
  431878:	bl	415dcc <ferror@plt+0x11dec>
  43187c:	mov	w0, #0xffffffff            	// #-1
  431880:	ldr	x28, [sp, #304]
  431884:	ldp	x29, x30, [sp, #288]
  431888:	add	sp, sp, #0x140
  43188c:	ret
  431890:	sub	sp, sp, #0x50
  431894:	stp	x29, x30, [sp, #64]
  431898:	add	x29, sp, #0x40
  43189c:	cbz	x0, 4318d0 <ferror@plt+0x2d8f0>
  4318a0:	adrp	x9, 491000 <ferror@plt+0x8d020>
  4318a4:	mov	x8, x0
  4318a8:	ldp	q1, q0, [x1]
  4318ac:	ldr	x0, [x9, #2304]
  4318b0:	add	x2, sp, #0x20
  4318b4:	mov	x1, x8
  4318b8:	stp	q1, q0, [sp]
  4318bc:	stp	q1, q0, [sp, #32]
  4318c0:	bl	403eb0 <vfprintf@plt>
  4318c4:	ldp	x29, x30, [sp, #64]
  4318c8:	add	sp, sp, #0x50
  4318cc:	ret
  4318d0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4318d4:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4318d8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4318dc:	add	x0, x0, #0xf7f
  4318e0:	add	x1, x1, #0x50c
  4318e4:	add	x2, x2, #0xfa2
  4318e8:	bl	415dcc <ferror@plt+0x11dec>
  4318ec:	mov	w0, #0xffffffff            	// #-1
  4318f0:	ldp	x29, x30, [sp, #64]
  4318f4:	add	sp, sp, #0x50
  4318f8:	ret
  4318fc:	sub	sp, sp, #0x130
  431900:	stp	x29, x30, [sp, #272]
  431904:	add	x29, sp, #0x110
  431908:	mov	x8, #0xffffffffffffffd0    	// #-48
  43190c:	mov	x9, sp
  431910:	add	x10, sp, #0x80
  431914:	movk	x8, #0xff80, lsl #32
  431918:	add	x11, x29, #0x20
  43191c:	add	x9, x9, #0x80
  431920:	add	x10, x10, #0x30
  431924:	stp	x9, x8, [x29, #-48]
  431928:	stp	x11, x10, [x29, #-64]
  43192c:	stp	q1, q2, [sp, #16]
  431930:	str	q0, [sp]
  431934:	ldp	q0, q1, [x29, #-64]
  431938:	str	x28, [sp, #288]
  43193c:	stp	x2, x3, [sp, #128]
  431940:	stp	x4, x5, [sp, #144]
  431944:	stp	x6, x7, [sp, #160]
  431948:	stp	q3, q4, [sp, #48]
  43194c:	stp	q5, q6, [sp, #80]
  431950:	str	q7, [sp, #112]
  431954:	stp	q0, q1, [x29, #-96]
  431958:	cbz	x1, 43197c <ferror@plt+0x2d99c>
  43195c:	ldp	q0, q1, [x29, #-96]
  431960:	sub	x2, x29, #0x20
  431964:	stp	q0, q1, [x29, #-32]
  431968:	bl	403eb0 <vfprintf@plt>
  43196c:	ldr	x28, [sp, #288]
  431970:	ldp	x29, x30, [sp, #272]
  431974:	add	sp, sp, #0x130
  431978:	ret
  43197c:	adrp	x0, 447000 <ferror@plt+0x43020>
  431980:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431984:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  431988:	add	x0, x0, #0xf7f
  43198c:	add	x1, x1, #0x533
  431990:	add	x2, x2, #0xfa2
  431994:	bl	415dcc <ferror@plt+0x11dec>
  431998:	mov	w0, #0xffffffff            	// #-1
  43199c:	ldr	x28, [sp, #288]
  4319a0:	ldp	x29, x30, [sp, #272]
  4319a4:	add	sp, sp, #0x130
  4319a8:	ret
  4319ac:	sub	sp, sp, #0x30
  4319b0:	stp	x29, x30, [sp, #32]
  4319b4:	add	x29, sp, #0x20
  4319b8:	cbz	x1, 4319d8 <ferror@plt+0x2d9f8>
  4319bc:	ldp	q1, q0, [x2]
  4319c0:	mov	x2, sp
  4319c4:	stp	q1, q0, [sp]
  4319c8:	bl	403eb0 <vfprintf@plt>
  4319cc:	ldp	x29, x30, [sp, #32]
  4319d0:	add	sp, sp, #0x30
  4319d4:	ret
  4319d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4319dc:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4319e0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4319e4:	add	x0, x0, #0xf7f
  4319e8:	add	x1, x1, #0x533
  4319ec:	add	x2, x2, #0xfa2
  4319f0:	bl	415dcc <ferror@plt+0x11dec>
  4319f4:	mov	w0, #0xffffffff            	// #-1
  4319f8:	ldp	x29, x30, [sp, #32]
  4319fc:	add	sp, sp, #0x30
  431a00:	ret
  431a04:	sub	sp, sp, #0x130
  431a08:	stp	x29, x30, [sp, #272]
  431a0c:	add	x29, sp, #0x110
  431a10:	mov	x8, #0xffffffffffffffd0    	// #-48
  431a14:	mov	x9, sp
  431a18:	add	x10, sp, #0x80
  431a1c:	movk	x8, #0xff80, lsl #32
  431a20:	add	x11, x29, #0x20
  431a24:	add	x9, x9, #0x80
  431a28:	add	x10, x10, #0x30
  431a2c:	stp	x9, x8, [x29, #-48]
  431a30:	stp	x11, x10, [x29, #-64]
  431a34:	stp	q1, q2, [sp, #16]
  431a38:	str	q0, [sp]
  431a3c:	ldp	q0, q1, [x29, #-64]
  431a40:	str	x28, [sp, #288]
  431a44:	stp	x2, x3, [sp, #128]
  431a48:	stp	x4, x5, [sp, #144]
  431a4c:	stp	x6, x7, [sp, #160]
  431a50:	stp	q3, q4, [sp, #48]
  431a54:	stp	q5, q6, [sp, #80]
  431a58:	str	q7, [sp, #112]
  431a5c:	stp	q0, q1, [x29, #-96]
  431a60:	cbz	x0, 431a88 <ferror@plt+0x2daa8>
  431a64:	cbz	x1, 431aa4 <ferror@plt+0x2dac4>
  431a68:	ldp	q0, q1, [x29, #-96]
  431a6c:	sub	x2, x29, #0x20
  431a70:	stp	q0, q1, [x29, #-32]
  431a74:	bl	403d90 <vsprintf@plt>
  431a78:	ldr	x28, [sp, #288]
  431a7c:	ldp	x29, x30, [sp, #272]
  431a80:	add	sp, sp, #0x130
  431a84:	ret
  431a88:	adrp	x0, 447000 <ferror@plt+0x43020>
  431a8c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431a90:	adrp	x2, 47d000 <ferror@plt+0x79020>
  431a94:	add	x0, x0, #0xf7f
  431a98:	add	x1, x1, #0x563
  431a9c:	add	x2, x2, #0x5d8
  431aa0:	b	431abc <ferror@plt+0x2dadc>
  431aa4:	adrp	x0, 447000 <ferror@plt+0x43020>
  431aa8:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431aac:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  431ab0:	add	x0, x0, #0xf7f
  431ab4:	add	x1, x1, #0x563
  431ab8:	add	x2, x2, #0xfa2
  431abc:	bl	415dcc <ferror@plt+0x11dec>
  431ac0:	mov	w0, #0xffffffff            	// #-1
  431ac4:	ldr	x28, [sp, #288]
  431ac8:	ldp	x29, x30, [sp, #272]
  431acc:	add	sp, sp, #0x130
  431ad0:	ret
  431ad4:	sub	sp, sp, #0x30
  431ad8:	stp	x29, x30, [sp, #32]
  431adc:	add	x29, sp, #0x20
  431ae0:	cbz	x0, 431b04 <ferror@plt+0x2db24>
  431ae4:	cbz	x1, 431b20 <ferror@plt+0x2db40>
  431ae8:	ldp	q1, q0, [x2]
  431aec:	mov	x2, sp
  431af0:	stp	q1, q0, [sp]
  431af4:	bl	403d90 <vsprintf@plt>
  431af8:	ldp	x29, x30, [sp, #32]
  431afc:	add	sp, sp, #0x30
  431b00:	ret
  431b04:	adrp	x0, 447000 <ferror@plt+0x43020>
  431b08:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431b0c:	adrp	x2, 47d000 <ferror@plt+0x79020>
  431b10:	add	x0, x0, #0xf7f
  431b14:	add	x1, x1, #0x563
  431b18:	add	x2, x2, #0x5d8
  431b1c:	b	431b38 <ferror@plt+0x2db58>
  431b20:	adrp	x0, 447000 <ferror@plt+0x43020>
  431b24:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431b28:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  431b2c:	add	x0, x0, #0xf7f
  431b30:	add	x1, x1, #0x563
  431b34:	add	x2, x2, #0xfa2
  431b38:	bl	415dcc <ferror@plt+0x11dec>
  431b3c:	mov	w0, #0xffffffff            	// #-1
  431b40:	ldp	x29, x30, [sp, #32]
  431b44:	add	sp, sp, #0x30
  431b48:	ret
  431b4c:	sub	sp, sp, #0x130
  431b50:	stp	x29, x30, [sp, #272]
  431b54:	add	x29, sp, #0x110
  431b58:	mov	x8, #0xffffffffffffffd8    	// #-40
  431b5c:	mov	x9, sp
  431b60:	add	x10, sp, #0x88
  431b64:	movk	x8, #0xff80, lsl #32
  431b68:	add	x11, x29, #0x20
  431b6c:	add	x9, x9, #0x80
  431b70:	add	x10, x10, #0x28
  431b74:	stp	x9, x8, [x29, #-48]
  431b78:	stp	x11, x10, [x29, #-64]
  431b7c:	stp	q1, q2, [sp, #16]
  431b80:	str	q0, [sp]
  431b84:	ldp	q0, q1, [x29, #-64]
  431b88:	str	x28, [sp, #288]
  431b8c:	stp	x3, x4, [sp, #136]
  431b90:	stp	x5, x6, [sp, #152]
  431b94:	str	x7, [sp, #168]
  431b98:	stp	q3, q4, [sp, #48]
  431b9c:	stp	q5, q6, [sp, #80]
  431ba0:	str	q7, [sp, #112]
  431ba4:	stp	q0, q1, [x29, #-96]
  431ba8:	cbnz	x0, 431bb0 <ferror@plt+0x2dbd0>
  431bac:	cbnz	x1, 431bd4 <ferror@plt+0x2dbf4>
  431bb0:	cbz	x2, 431bf0 <ferror@plt+0x2dc10>
  431bb4:	ldp	q0, q1, [x29, #-96]
  431bb8:	sub	x3, x29, #0x20
  431bbc:	stp	q0, q1, [x29, #-32]
  431bc0:	bl	403e50 <vsnprintf@plt>
  431bc4:	ldr	x28, [sp, #288]
  431bc8:	ldp	x29, x30, [sp, #272]
  431bcc:	add	sp, sp, #0x130
  431bd0:	ret
  431bd4:	adrp	x0, 447000 <ferror@plt+0x43020>
  431bd8:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431bdc:	adrp	x2, 47d000 <ferror@plt+0x79020>
  431be0:	add	x0, x0, #0xf7f
  431be4:	add	x1, x1, #0x594
  431be8:	add	x2, x2, #0x5ce
  431bec:	b	431c08 <ferror@plt+0x2dc28>
  431bf0:	adrp	x0, 447000 <ferror@plt+0x43020>
  431bf4:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431bf8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  431bfc:	add	x0, x0, #0xf7f
  431c00:	add	x1, x1, #0x594
  431c04:	add	x2, x2, #0xfa2
  431c08:	bl	415dcc <ferror@plt+0x11dec>
  431c0c:	mov	w0, #0xffffffff            	// #-1
  431c10:	ldr	x28, [sp, #288]
  431c14:	ldp	x29, x30, [sp, #272]
  431c18:	add	sp, sp, #0x130
  431c1c:	ret
  431c20:	sub	sp, sp, #0x30
  431c24:	stp	x29, x30, [sp, #32]
  431c28:	add	x29, sp, #0x20
  431c2c:	cbnz	x0, 431c34 <ferror@plt+0x2dc54>
  431c30:	cbnz	x1, 431c54 <ferror@plt+0x2dc74>
  431c34:	cbz	x2, 431c70 <ferror@plt+0x2dc90>
  431c38:	ldp	q1, q0, [x3]
  431c3c:	mov	x3, sp
  431c40:	stp	q1, q0, [sp]
  431c44:	bl	403e50 <vsnprintf@plt>
  431c48:	ldp	x29, x30, [sp, #32]
  431c4c:	add	sp, sp, #0x30
  431c50:	ret
  431c54:	adrp	x0, 447000 <ferror@plt+0x43020>
  431c58:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431c5c:	adrp	x2, 47d000 <ferror@plt+0x79020>
  431c60:	add	x0, x0, #0xf7f
  431c64:	add	x1, x1, #0x594
  431c68:	add	x2, x2, #0x5ce
  431c6c:	b	431c88 <ferror@plt+0x2dca8>
  431c70:	adrp	x0, 447000 <ferror@plt+0x43020>
  431c74:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431c78:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  431c7c:	add	x0, x0, #0xf7f
  431c80:	add	x1, x1, #0x594
  431c84:	add	x2, x2, #0xfa2
  431c88:	bl	415dcc <ferror@plt+0x11dec>
  431c8c:	mov	w0, #0xffffffff            	// #-1
  431c90:	ldp	x29, x30, [sp, #32]
  431c94:	add	sp, sp, #0x30
  431c98:	ret
  431c9c:	sub	sp, sp, #0x50
  431ca0:	stp	x29, x30, [sp, #32]
  431ca4:	str	x21, [sp, #48]
  431ca8:	stp	x20, x19, [sp, #64]
  431cac:	add	x29, sp, #0x20
  431cb0:	cbz	x0, 431d18 <ferror@plt+0x2dd38>
  431cb4:	ldp	q1, q0, [x2]
  431cb8:	mov	x2, sp
  431cbc:	mov	x19, x0
  431cc0:	stp	q1, q0, [sp]
  431cc4:	bl	403c70 <vasprintf@plt>
  431cc8:	mov	w20, w0
  431ccc:	tbnz	w0, #31, 431cfc <ferror@plt+0x2dd1c>
  431cd0:	bl	415034 <ferror@plt+0x11054>
  431cd4:	cbnz	w0, 431d00 <ferror@plt+0x2dd20>
  431cd8:	ldr	x0, [x19]
  431cdc:	mov	w1, w20
  431ce0:	bl	420a5c <ferror@plt+0x1ca7c>
  431ce4:	ldr	x8, [x19]
  431ce8:	mov	x21, x0
  431cec:	mov	x0, x8
  431cf0:	bl	403bf0 <free@plt>
  431cf4:	str	x21, [x19]
  431cf8:	b	431d00 <ferror@plt+0x2dd20>
  431cfc:	str	xzr, [x19]
  431d00:	mov	w0, w20
  431d04:	ldp	x20, x19, [sp, #64]
  431d08:	ldr	x21, [sp, #48]
  431d0c:	ldp	x29, x30, [sp, #32]
  431d10:	add	sp, sp, #0x50
  431d14:	ret
  431d18:	adrp	x0, 447000 <ferror@plt+0x43020>
  431d1c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431d20:	adrp	x2, 47d000 <ferror@plt+0x79020>
  431d24:	add	x0, x0, #0xf7f
  431d28:	add	x1, x1, #0x5e7
  431d2c:	add	x2, x2, #0x5d8
  431d30:	bl	415dcc <ferror@plt+0x11dec>
  431d34:	mov	w20, #0xffffffff            	// #-1
  431d38:	b	431d00 <ferror@plt+0x2dd20>
  431d3c:	stp	x29, x30, [sp, #-32]!
  431d40:	str	x19, [sp, #16]
  431d44:	adrp	x19, 491000 <ferror@plt+0x8d020>
  431d48:	ldr	w0, [x19, #4048]
  431d4c:	mov	x29, sp
  431d50:	cbz	w0, 431d60 <ferror@plt+0x2dd80>
  431d54:	ldr	x19, [sp, #16]
  431d58:	ldp	x29, x30, [sp], #32
  431d5c:	ret
  431d60:	adrp	x0, 47d000 <ferror@plt+0x79020>
  431d64:	add	x0, x0, #0x61a
  431d68:	bl	41b3b0 <ferror@plt+0x173d0>
  431d6c:	str	w0, [x19, #4048]
  431d70:	ldr	x19, [sp, #16]
  431d74:	ldp	x29, x30, [sp], #32
  431d78:	ret
  431d7c:	stp	x29, x30, [sp, #-64]!
  431d80:	cmp	w1, #0x2
  431d84:	str	x23, [sp, #16]
  431d88:	stp	x22, x21, [sp, #32]
  431d8c:	stp	x20, x19, [sp, #48]
  431d90:	mov	x29, sp
  431d94:	b.cs	431eec <ferror@plt+0x2df0c>  // b.hs, b.nlast
  431d98:	mov	w21, w1
  431d9c:	ubfiz	w1, w1, #19, #1
  431da0:	mov	x19, x2
  431da4:	mov	x20, x0
  431da8:	bl	403af0 <pipe2@plt>
  431dac:	cbz	w0, 431e0c <ferror@plt+0x2de2c>
  431db0:	cmn	w0, #0x1
  431db4:	b.ne	431dc8 <ferror@plt+0x2dde8>  // b.any
  431db8:	bl	403ee0 <__errno_location@plt>
  431dbc:	ldr	w23, [x0]
  431dc0:	cmp	w23, #0x26
  431dc4:	b.ne	431e54 <ferror@plt+0x2de74>  // b.any
  431dc8:	mov	x0, x20
  431dcc:	bl	403650 <pipe@plt>
  431dd0:	cmn	w0, #0x1
  431dd4:	b.eq	431e14 <ferror@plt+0x2de34>  // b.none
  431dd8:	cbz	w21, 431e0c <ferror@plt+0x2de2c>
  431ddc:	ldr	w0, [x20]
  431de0:	mov	w1, #0x2                   	// #2
  431de4:	mov	w2, w21
  431de8:	bl	403d00 <fcntl@plt>
  431dec:	cmn	w0, #0x1
  431df0:	b.eq	431e8c <ferror@plt+0x2deac>  // b.none
  431df4:	ldr	w0, [x20, #4]
  431df8:	mov	w1, #0x2                   	// #2
  431dfc:	mov	w2, w21
  431e00:	bl	403d00 <fcntl@plt>
  431e04:	cmn	w0, #0x1
  431e08:	b.eq	431e8c <ferror@plt+0x2deac>  // b.none
  431e0c:	mov	w0, #0x1                   	// #1
  431e10:	b	431ed8 <ferror@plt+0x2def8>
  431e14:	bl	403ee0 <__errno_location@plt>
  431e18:	adrp	x23, 491000 <ferror@plt+0x8d020>
  431e1c:	ldr	w22, [x23, #4048]
  431e20:	ldr	w21, [x0]
  431e24:	mov	x20, x0
  431e28:	cbz	w22, 431f10 <ferror@plt+0x2df30>
  431e2c:	mov	w0, w21
  431e30:	bl	421238 <ferror@plt+0x1d258>
  431e34:	mov	x3, x0
  431e38:	mov	x0, x19
  431e3c:	mov	w1, w22
  431e40:	mov	w2, wzr
  431e44:	bl	409b3c <ferror@plt+0x5b5c>
  431e48:	mov	w0, wzr
  431e4c:	str	w21, [x20]
  431e50:	b	431ed8 <ferror@plt+0x2def8>
  431e54:	adrp	x21, 491000 <ferror@plt+0x8d020>
  431e58:	ldr	w20, [x21, #4048]
  431e5c:	mov	x22, x0
  431e60:	cbz	w20, 431f28 <ferror@plt+0x2df48>
  431e64:	mov	w0, w23
  431e68:	bl	421238 <ferror@plt+0x1d258>
  431e6c:	mov	x3, x0
  431e70:	mov	x0, x19
  431e74:	mov	w1, w20
  431e78:	mov	w2, wzr
  431e7c:	bl	409b3c <ferror@plt+0x5b5c>
  431e80:	mov	w0, wzr
  431e84:	str	w23, [x22]
  431e88:	b	431ed8 <ferror@plt+0x2def8>
  431e8c:	bl	403ee0 <__errno_location@plt>
  431e90:	mov	x21, x0
  431e94:	ldr	w22, [x0]
  431e98:	ldr	w0, [x20]
  431e9c:	bl	403a20 <close@plt>
  431ea0:	ldr	w0, [x20, #4]
  431ea4:	bl	403a20 <close@plt>
  431ea8:	adrp	x23, 491000 <ferror@plt+0x8d020>
  431eac:	ldr	w20, [x23, #4048]
  431eb0:	cbz	w20, 431f40 <ferror@plt+0x2df60>
  431eb4:	mov	w0, w22
  431eb8:	bl	421238 <ferror@plt+0x1d258>
  431ebc:	mov	x3, x0
  431ec0:	mov	x0, x19
  431ec4:	mov	w1, w20
  431ec8:	mov	w2, wzr
  431ecc:	bl	409b3c <ferror@plt+0x5b5c>
  431ed0:	mov	w0, wzr
  431ed4:	str	w22, [x21]
  431ed8:	ldp	x20, x19, [sp, #48]
  431edc:	ldp	x22, x21, [sp, #32]
  431ee0:	ldr	x23, [sp, #16]
  431ee4:	ldp	x29, x30, [sp], #64
  431ee8:	ret
  431eec:	adrp	x0, 447000 <ferror@plt+0x43020>
  431ef0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  431ef4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  431ef8:	add	x0, x0, #0xf7f
  431efc:	add	x1, x1, #0x62d
  431f00:	add	x2, x2, #0x65e
  431f04:	bl	415dcc <ferror@plt+0x11dec>
  431f08:	mov	w0, wzr
  431f0c:	b	431ed8 <ferror@plt+0x2def8>
  431f10:	adrp	x0, 47d000 <ferror@plt+0x79020>
  431f14:	add	x0, x0, #0x61a
  431f18:	bl	41b3b0 <ferror@plt+0x173d0>
  431f1c:	mov	w22, w0
  431f20:	str	w0, [x23, #4048]
  431f24:	b	431e2c <ferror@plt+0x2de4c>
  431f28:	adrp	x0, 47d000 <ferror@plt+0x79020>
  431f2c:	add	x0, x0, #0x61a
  431f30:	bl	41b3b0 <ferror@plt+0x173d0>
  431f34:	mov	w20, w0
  431f38:	str	w0, [x21, #4048]
  431f3c:	b	431e64 <ferror@plt+0x2de84>
  431f40:	adrp	x0, 47d000 <ferror@plt+0x79020>
  431f44:	add	x0, x0, #0x61a
  431f48:	bl	41b3b0 <ferror@plt+0x173d0>
  431f4c:	mov	w20, w0
  431f50:	str	w0, [x23, #4048]
  431f54:	b	431eb4 <ferror@plt+0x2ded4>
  431f58:	stp	x29, x30, [sp, #-64]!
  431f5c:	stp	x22, x21, [sp, #32]
  431f60:	mov	w21, w1
  431f64:	mov	w1, #0x3                   	// #3
  431f68:	str	x23, [sp, #16]
  431f6c:	stp	x20, x19, [sp, #48]
  431f70:	mov	x29, sp
  431f74:	mov	x19, x2
  431f78:	mov	w20, w0
  431f7c:	bl	403d00 <fcntl@plt>
  431f80:	cmn	w0, #0x1
  431f84:	b.eq	431fb8 <ferror@plt+0x2dfd8>  // b.none
  431f88:	sxtw	x8, w0
  431f8c:	orr	x9, x8, #0x800
  431f90:	and	x8, x8, #0xfffffffffffff7ff
  431f94:	cmp	w21, #0x0
  431f98:	csel	x2, x8, x9, eq  // eq = none
  431f9c:	mov	w1, #0x4                   	// #4
  431fa0:	mov	w0, w20
  431fa4:	bl	403d00 <fcntl@plt>
  431fa8:	cmn	w0, #0x1
  431fac:	b.eq	431fdc <ferror@plt+0x2dffc>  // b.none
  431fb0:	mov	w0, #0x1                   	// #1
  431fb4:	b	432018 <ferror@plt+0x2e038>
  431fb8:	bl	403ee0 <__errno_location@plt>
  431fbc:	adrp	x23, 491000 <ferror@plt+0x8d020>
  431fc0:	ldr	w22, [x23, #4048]
  431fc4:	ldr	w21, [x0]
  431fc8:	mov	x20, x0
  431fcc:	cbnz	w22, 431ff4 <ferror@plt+0x2e014>
  431fd0:	adrp	x0, 47d000 <ferror@plt+0x79020>
  431fd4:	add	x0, x0, #0x61a
  431fd8:	b	432038 <ferror@plt+0x2e058>
  431fdc:	bl	403ee0 <__errno_location@plt>
  431fe0:	adrp	x8, 491000 <ferror@plt+0x8d020>
  431fe4:	ldr	w22, [x8, #4048]
  431fe8:	ldr	w21, [x0]
  431fec:	mov	x20, x0
  431ff0:	cbz	w22, 43202c <ferror@plt+0x2e04c>
  431ff4:	mov	w0, w21
  431ff8:	bl	421238 <ferror@plt+0x1d258>
  431ffc:	mov	x3, x0
  432000:	mov	x0, x19
  432004:	mov	w1, w22
  432008:	mov	w2, wzr
  43200c:	bl	409b3c <ferror@plt+0x5b5c>
  432010:	mov	w0, wzr
  432014:	str	w21, [x20]
  432018:	ldp	x20, x19, [sp, #48]
  43201c:	ldp	x22, x21, [sp, #32]
  432020:	ldr	x23, [sp, #16]
  432024:	ldp	x29, x30, [sp], #64
  432028:	ret
  43202c:	adrp	x0, 47d000 <ferror@plt+0x79020>
  432030:	add	x0, x0, #0x61a
  432034:	mov	x23, x8
  432038:	bl	41b3b0 <ferror@plt+0x173d0>
  43203c:	mov	w22, w0
  432040:	str	w0, [x23, #4048]
  432044:	b	431ff4 <ferror@plt+0x2e014>
  432048:	cmp	w0, #0xf
  43204c:	b.hi	432068 <ferror@plt+0x2e088>  // b.pmore
  432050:	mov	w8, #0x1                   	// #1
  432054:	lsl	w8, w8, w0
  432058:	mov	w9, #0x9406                	// #37894
  43205c:	tst	w8, w9
  432060:	b.eq	432068 <ferror@plt+0x2e088>  // b.none
  432064:	b	413940 <ferror@plt+0xf960>
  432068:	stp	x29, x30, [sp, #-16]!
  43206c:	adrp	x0, 447000 <ferror@plt+0x43020>
  432070:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432074:	adrp	x2, 47d000 <ferror@plt+0x79020>
  432078:	add	x0, x0, #0xf7f
  43207c:	add	x1, x1, #0x67e
  432080:	add	x2, x2, #0x6a5
  432084:	mov	x29, sp
  432088:	bl	415dcc <ferror@plt+0x11dec>
  43208c:	mov	x0, xzr
  432090:	ldp	x29, x30, [sp], #16
  432094:	ret
  432098:	stp	x29, x30, [sp, #-64]!
  43209c:	stp	x22, x21, [sp, #32]
  4320a0:	stp	x20, x19, [sp, #48]
  4320a4:	mov	x19, x4
  4320a8:	mov	x20, x3
  4320ac:	mov	x21, x2
  4320b0:	cmp	w1, #0xf
  4320b4:	mov	w22, w0
  4320b8:	str	x23, [sp, #16]
  4320bc:	mov	x29, sp
  4320c0:	b.hi	432138 <ferror@plt+0x2e158>  // b.pmore
  4320c4:	mov	w8, #0x1                   	// #1
  4320c8:	lsl	w8, w8, w1
  4320cc:	mov	w9, #0x9406                	// #37894
  4320d0:	tst	w8, w9
  4320d4:	b.eq	432138 <ferror@plt+0x2e158>  // b.none
  4320d8:	mov	w0, w1
  4320dc:	bl	413940 <ferror@plt+0xf960>
  4320e0:	mov	x23, x0
  4320e4:	cbz	w22, 4320f4 <ferror@plt+0x2e114>
  4320e8:	mov	x0, x23
  4320ec:	mov	w1, w22
  4320f0:	bl	41071c <ferror@plt+0xc73c>
  4320f4:	mov	x0, x23
  4320f8:	mov	x1, x21
  4320fc:	mov	x2, x20
  432100:	mov	x3, x19
  432104:	bl	4105ac <ferror@plt+0xc5cc>
  432108:	mov	x0, x23
  43210c:	mov	x1, xzr
  432110:	bl	40f4a0 <ferror@plt+0xb4c0>
  432114:	mov	w19, w0
  432118:	mov	x0, x23
  43211c:	bl	410bcc <ferror@plt+0xcbec>
  432120:	mov	w0, w19
  432124:	ldp	x20, x19, [sp, #48]
  432128:	ldp	x22, x21, [sp, #32]
  43212c:	ldr	x23, [sp, #16]
  432130:	ldp	x29, x30, [sp], #64
  432134:	ret
  432138:	adrp	x0, 447000 <ferror@plt+0x43020>
  43213c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432140:	adrp	x2, 47d000 <ferror@plt+0x79020>
  432144:	add	x0, x0, #0xf7f
  432148:	add	x1, x1, #0x67e
  43214c:	add	x2, x2, #0x6a5
  432150:	bl	415dcc <ferror@plt+0x11dec>
  432154:	mov	x23, xzr
  432158:	cbnz	w22, 4320e8 <ferror@plt+0x2e108>
  43215c:	b	4320f4 <ferror@plt+0x2e114>
  432160:	stp	x29, x30, [sp, #-48]!
  432164:	stp	x20, x19, [sp, #32]
  432168:	mov	x19, x2
  43216c:	cmp	w0, #0xf
  432170:	mov	x20, x1
  432174:	str	x21, [sp, #16]
  432178:	mov	x29, sp
  43217c:	b.hi	4321dc <ferror@plt+0x2e1fc>  // b.pmore
  432180:	mov	w8, #0x1                   	// #1
  432184:	lsl	w8, w8, w0
  432188:	mov	w9, #0x9406                	// #37894
  43218c:	tst	w8, w9
  432190:	b.eq	4321dc <ferror@plt+0x2e1fc>  // b.none
  432194:	bl	413940 <ferror@plt+0xf960>
  432198:	mov	x21, x0
  43219c:	mov	x0, x21
  4321a0:	mov	x1, x20
  4321a4:	mov	x2, x19
  4321a8:	mov	x3, xzr
  4321ac:	bl	4105ac <ferror@plt+0xc5cc>
  4321b0:	mov	x0, x21
  4321b4:	mov	x1, xzr
  4321b8:	bl	40f4a0 <ferror@plt+0xb4c0>
  4321bc:	mov	w19, w0
  4321c0:	mov	x0, x21
  4321c4:	bl	410bcc <ferror@plt+0xcbec>
  4321c8:	mov	w0, w19
  4321cc:	ldp	x20, x19, [sp, #32]
  4321d0:	ldr	x21, [sp, #16]
  4321d4:	ldp	x29, x30, [sp], #48
  4321d8:	ret
  4321dc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4321e0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4321e4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4321e8:	add	x0, x0, #0xf7f
  4321ec:	add	x1, x1, #0x67e
  4321f0:	add	x2, x2, #0x6a5
  4321f4:	bl	415dcc <ferror@plt+0x11dec>
  4321f8:	mov	x21, xzr
  4321fc:	b	43219c <ferror@plt+0x2e1bc>
  432200:	sub	sp, sp, #0x30
  432204:	stp	x29, x30, [sp, #16]
  432208:	stp	x20, x19, [sp, #32]
  43220c:	add	x29, sp, #0x10
  432210:	cbz	x1, 432248 <ferror@plt+0x2e268>
  432214:	str	x1, [sp, #8]
  432218:	ldr	x1, [x0, #104]
  43221c:	ldr	w20, [x0, #96]
  432220:	mov	x19, x2
  432224:	bl	411544 <ferror@plt+0xd564>
  432228:	mov	w1, w0
  43222c:	mov	w0, w20
  432230:	mov	x2, x19
  432234:	ldr	x3, [sp, #8]
  432238:	ldp	x20, x19, [sp, #32]
  43223c:	ldp	x29, x30, [sp, #16]
  432240:	add	sp, sp, #0x30
  432244:	br	x3
  432248:	bl	432444 <ferror@plt+0x2e464>
  43224c:	ldp	x20, x19, [sp, #32]
  432250:	ldp	x29, x30, [sp, #16]
  432254:	mov	w0, wzr
  432258:	add	sp, sp, #0x30
  43225c:	ret
  432260:	stp	x29, x30, [sp, #-48]!
  432264:	stp	x20, x19, [sp, #32]
  432268:	mov	w20, w0
  43226c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  432270:	mov	w19, w1
  432274:	add	x0, x0, #0x7f0
  432278:	mov	w1, #0x70                  	// #112
  43227c:	str	x21, [sp, #16]
  432280:	mov	x29, sp
  432284:	bl	40f3f0 <ferror@plt+0xb410>
  432288:	mov	w1, w20
  43228c:	mov	w2, w19
  432290:	mov	x21, x0
  432294:	str	w20, [x0, #96]
  432298:	bl	411124 <ferror@plt+0xd144>
  43229c:	str	x0, [x21, #104]
  4322a0:	mov	x0, x21
  4322a4:	ldp	x20, x19, [sp, #32]
  4322a8:	ldr	x21, [sp, #16]
  4322ac:	ldp	x29, x30, [sp], #48
  4322b0:	ret
  4322b4:	stp	x29, x30, [sp, #-80]!
  4322b8:	str	x25, [sp, #16]
  4322bc:	stp	x24, x23, [sp, #32]
  4322c0:	stp	x22, x21, [sp, #48]
  4322c4:	stp	x20, x19, [sp, #64]
  4322c8:	mov	x29, sp
  4322cc:	cbz	x3, 432368 <ferror@plt+0x2e388>
  4322d0:	mov	w23, w0
  4322d4:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4322d8:	mov	w25, w1
  4322dc:	add	x0, x0, #0x7f0
  4322e0:	mov	w1, #0x70                  	// #112
  4322e4:	mov	x19, x5
  4322e8:	mov	x20, x4
  4322ec:	mov	x21, x3
  4322f0:	mov	w24, w2
  4322f4:	bl	40f3f0 <ferror@plt+0xb410>
  4322f8:	mov	w1, w25
  4322fc:	mov	w2, w24
  432300:	mov	x22, x0
  432304:	str	w25, [x0, #96]
  432308:	bl	411124 <ferror@plt+0xd144>
  43230c:	str	x0, [x22, #104]
  432310:	cbz	w23, 432320 <ferror@plt+0x2e340>
  432314:	mov	x0, x22
  432318:	mov	w1, w23
  43231c:	bl	41071c <ferror@plt+0xc73c>
  432320:	mov	x0, x22
  432324:	mov	x1, x21
  432328:	mov	x2, x20
  43232c:	mov	x3, x19
  432330:	bl	4105ac <ferror@plt+0xc5cc>
  432334:	mov	x0, x22
  432338:	mov	x1, xzr
  43233c:	bl	40f4a0 <ferror@plt+0xb4c0>
  432340:	mov	w19, w0
  432344:	mov	x0, x22
  432348:	bl	410bcc <ferror@plt+0xcbec>
  43234c:	mov	w0, w19
  432350:	ldp	x20, x19, [sp, #64]
  432354:	ldp	x22, x21, [sp, #48]
  432358:	ldp	x24, x23, [sp, #32]
  43235c:	ldr	x25, [sp, #16]
  432360:	ldp	x29, x30, [sp], #80
  432364:	ret
  432368:	adrp	x0, 447000 <ferror@plt+0x43020>
  43236c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432370:	adrp	x2, 443000 <ferror@plt+0x3f020>
  432374:	add	x0, x0, #0xf7f
  432378:	add	x1, x1, #0x709
  43237c:	add	x2, x2, #0x271
  432380:	bl	415dcc <ferror@plt+0x11dec>
  432384:	mov	w0, wzr
  432388:	b	432350 <ferror@plt+0x2e370>
  43238c:	stp	x29, x30, [sp, #-64]!
  432390:	str	x23, [sp, #16]
  432394:	stp	x22, x21, [sp, #32]
  432398:	stp	x20, x19, [sp, #48]
  43239c:	mov	x29, sp
  4323a0:	cbz	x2, 432420 <ferror@plt+0x2e440>
  4323a4:	mov	w22, w0
  4323a8:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4323ac:	mov	w21, w1
  4323b0:	add	x0, x0, #0x7f0
  4323b4:	mov	w1, #0x70                  	// #112
  4323b8:	mov	x19, x3
  4323bc:	mov	x20, x2
  4323c0:	bl	40f3f0 <ferror@plt+0xb410>
  4323c4:	mov	w1, w22
  4323c8:	mov	w2, w21
  4323cc:	mov	x23, x0
  4323d0:	str	w22, [x0, #96]
  4323d4:	bl	411124 <ferror@plt+0xd144>
  4323d8:	str	x0, [x23, #104]
  4323dc:	mov	x0, x23
  4323e0:	mov	x1, x20
  4323e4:	mov	x2, x19
  4323e8:	mov	x3, xzr
  4323ec:	bl	4105ac <ferror@plt+0xc5cc>
  4323f0:	mov	x0, x23
  4323f4:	mov	x1, xzr
  4323f8:	bl	40f4a0 <ferror@plt+0xb4c0>
  4323fc:	mov	w19, w0
  432400:	mov	x0, x23
  432404:	bl	410bcc <ferror@plt+0xcbec>
  432408:	mov	w0, w19
  43240c:	ldp	x20, x19, [sp, #48]
  432410:	ldp	x22, x21, [sp, #32]
  432414:	ldr	x23, [sp, #16]
  432418:	ldp	x29, x30, [sp], #64
  43241c:	ret
  432420:	adrp	x0, 447000 <ferror@plt+0x43020>
  432424:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432428:	adrp	x2, 443000 <ferror@plt+0x3f020>
  43242c:	add	x0, x0, #0xf7f
  432430:	add	x1, x1, #0x709
  432434:	add	x2, x2, #0x271
  432438:	bl	415dcc <ferror@plt+0x11dec>
  43243c:	mov	w0, wzr
  432440:	b	43240c <ferror@plt+0x2e42c>
  432444:	sub	sp, sp, #0x120
  432448:	stp	x29, x30, [sp, #256]
  43244c:	add	x29, sp, #0x100
  432450:	mov	x8, #0xffffffffffffffc8    	// #-56
  432454:	mov	x9, sp
  432458:	sub	x10, x29, #0x78
  43245c:	movk	x8, #0xff80, lsl #32
  432460:	add	x11, x29, #0x20
  432464:	add	x9, x9, #0x80
  432468:	add	x10, x10, #0x38
  43246c:	stp	x9, x8, [x29, #-16]
  432470:	stp	x11, x10, [x29, #-32]
  432474:	stp	x1, x2, [x29, #-120]
  432478:	stp	x3, x4, [x29, #-104]
  43247c:	stp	x5, x6, [x29, #-88]
  432480:	stur	x7, [x29, #-72]
  432484:	stp	q0, q1, [sp]
  432488:	ldp	q0, q1, [x29, #-32]
  43248c:	adrp	x0, 447000 <ferror@plt+0x43020>
  432490:	adrp	x2, 47d000 <ferror@plt+0x79020>
  432494:	add	x0, x0, #0xf7f
  432498:	add	x2, x2, #0x769
  43249c:	sub	x3, x29, #0x40
  4324a0:	mov	w1, #0x10                  	// #16
  4324a4:	str	x28, [sp, #272]
  4324a8:	stp	q2, q3, [sp, #32]
  4324ac:	stp	q4, q5, [sp, #64]
  4324b0:	stp	q6, q7, [sp, #96]
  4324b4:	stp	q0, q1, [x29, #-64]
  4324b8:	bl	4160a0 <ferror@plt+0x120c0>
  4324bc:	ldr	x28, [sp, #272]
  4324c0:	ldp	x29, x30, [sp, #256]
  4324c4:	add	sp, sp, #0x120
  4324c8:	ret
  4324cc:	stp	x29, x30, [sp, #-32]!
  4324d0:	str	x19, [sp, #16]
  4324d4:	mov	x29, sp
  4324d8:	mov	x19, x0
  4324dc:	bl	4324f0 <ferror@plt+0x2e510>
  4324e0:	str	x0, [x19]
  4324e4:	ldr	x19, [sp, #16]
  4324e8:	ldp	x29, x30, [sp], #32
  4324ec:	ret
  4324f0:	stp	x29, x30, [sp, #-32]!
  4324f4:	mov	w0, #0x30                  	// #48
  4324f8:	str	x19, [sp, #16]
  4324fc:	mov	x29, sp
  432500:	bl	4037e0 <malloc@plt>
  432504:	cbz	x0, 432540 <ferror@plt+0x2e560>
  432508:	mov	x19, x0
  43250c:	add	x0, x29, #0x18
  432510:	bl	403610 <pthread_mutexattr_init@plt>
  432514:	add	x0, x29, #0x18
  432518:	mov	w1, #0x3                   	// #3
  43251c:	bl	403520 <pthread_mutexattr_settype@plt>
  432520:	add	x1, x29, #0x18
  432524:	mov	x0, x19
  432528:	bl	403a10 <pthread_mutex_init@plt>
  43252c:	cbnz	w0, 432554 <ferror@plt+0x2e574>
  432530:	mov	x0, x19
  432534:	ldr	x19, [sp, #16]
  432538:	ldp	x29, x30, [sp], #32
  43253c:	ret
  432540:	bl	403ee0 <__errno_location@plt>
  432544:	ldr	w0, [x0]
  432548:	adrp	x1, 445000 <ferror@plt+0x41020>
  43254c:	add	x1, x1, #0xaed
  432550:	bl	4325fc <ferror@plt+0x2e61c>
  432554:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432558:	add	x1, x1, #0x94e
  43255c:	bl	4325fc <ferror@plt+0x2e61c>
  432560:	stp	x29, x30, [sp, #-32]!
  432564:	str	x19, [sp, #16]
  432568:	ldr	x19, [x0]
  43256c:	mov	x29, sp
  432570:	mov	x0, x19
  432574:	bl	403d20 <pthread_mutex_destroy@plt>
  432578:	mov	x0, x19
  43257c:	ldr	x19, [sp, #16]
  432580:	ldp	x29, x30, [sp], #32
  432584:	b	403bf0 <free@plt>
  432588:	stp	x29, x30, [sp, #-32]!
  43258c:	stp	x20, x19, [sp, #16]
  432590:	dmb	ish
  432594:	mov	x19, x0
  432598:	ldr	x0, [x0]
  43259c:	mov	x29, sp
  4325a0:	cbz	x0, 4325b8 <ferror@plt+0x2e5d8>
  4325a4:	bl	403f30 <pthread_mutex_lock@plt>
  4325a8:	cbnz	w0, 4325f0 <ferror@plt+0x2e610>
  4325ac:	ldp	x20, x19, [sp, #16]
  4325b0:	ldp	x29, x30, [sp], #32
  4325b4:	ret
  4325b8:	bl	4324f0 <ferror@plt+0x2e510>
  4325bc:	ldaxr	x8, [x19]
  4325c0:	cbnz	x8, 4325d0 <ferror@plt+0x2e5f0>
  4325c4:	stlxr	w8, x0, [x19]
  4325c8:	cbnz	w8, 4325bc <ferror@plt+0x2e5dc>
  4325cc:	b	4325e4 <ferror@plt+0x2e604>
  4325d0:	clrex
  4325d4:	mov	x20, x0
  4325d8:	bl	403d20 <pthread_mutex_destroy@plt>
  4325dc:	mov	x0, x20
  4325e0:	bl	403bf0 <free@plt>
  4325e4:	ldr	x0, [x19]
  4325e8:	bl	403f30 <pthread_mutex_lock@plt>
  4325ec:	cbz	w0, 4325ac <ferror@plt+0x2e5cc>
  4325f0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4325f4:	add	x1, x1, #0x7ba
  4325f8:	bl	4325fc <ferror@plt+0x2e61c>
  4325fc:	stp	x29, x30, [sp, #-32]!
  432600:	adrp	x8, 491000 <ferror@plt+0x8d020>
  432604:	stp	x20, x19, [sp, #16]
  432608:	ldr	x20, [x8, #2296]
  43260c:	mov	x29, sp
  432610:	mov	x19, x1
  432614:	bl	403a00 <strerror@plt>
  432618:	adrp	x1, 47d000 <ferror@plt+0x79020>
  43261c:	mov	x3, x0
  432620:	add	x1, x1, #0x961
  432624:	mov	x0, x20
  432628:	mov	x2, x19
  43262c:	bl	403fa0 <fprintf@plt>
  432630:	bl	403aa0 <abort@plt>
  432634:	stp	x29, x30, [sp, #-32]!
  432638:	stp	x20, x19, [sp, #16]
  43263c:	dmb	ish
  432640:	mov	x19, x0
  432644:	ldr	x0, [x0]
  432648:	mov	x29, sp
  43264c:	cbz	x0, 432664 <ferror@plt+0x2e684>
  432650:	bl	403f50 <pthread_mutex_unlock@plt>
  432654:	cbnz	w0, 43269c <ferror@plt+0x2e6bc>
  432658:	ldp	x20, x19, [sp, #16]
  43265c:	ldp	x29, x30, [sp], #32
  432660:	ret
  432664:	bl	4324f0 <ferror@plt+0x2e510>
  432668:	ldaxr	x8, [x19]
  43266c:	cbnz	x8, 43267c <ferror@plt+0x2e69c>
  432670:	stlxr	w8, x0, [x19]
  432674:	cbnz	w8, 432668 <ferror@plt+0x2e688>
  432678:	b	432690 <ferror@plt+0x2e6b0>
  43267c:	clrex
  432680:	mov	x20, x0
  432684:	bl	403d20 <pthread_mutex_destroy@plt>
  432688:	mov	x0, x20
  43268c:	bl	403bf0 <free@plt>
  432690:	ldr	x0, [x19]
  432694:	bl	403f50 <pthread_mutex_unlock@plt>
  432698:	cbz	w0, 432658 <ferror@plt+0x2e678>
  43269c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4326a0:	add	x1, x1, #0x7cd
  4326a4:	bl	4325fc <ferror@plt+0x2e61c>
  4326a8:	stp	x29, x30, [sp, #-32]!
  4326ac:	stp	x20, x19, [sp, #16]
  4326b0:	dmb	ish
  4326b4:	mov	x19, x0
  4326b8:	ldr	x0, [x0]
  4326bc:	mov	x29, sp
  4326c0:	cbz	x0, 4326dc <ferror@plt+0x2e6fc>
  4326c4:	bl	4035d0 <pthread_mutex_trylock@plt>
  4326c8:	cbnz	w0, 432714 <ferror@plt+0x2e734>
  4326cc:	mov	w0, #0x1                   	// #1
  4326d0:	ldp	x20, x19, [sp, #16]
  4326d4:	ldp	x29, x30, [sp], #32
  4326d8:	ret
  4326dc:	bl	4324f0 <ferror@plt+0x2e510>
  4326e0:	ldaxr	x8, [x19]
  4326e4:	cbnz	x8, 4326f4 <ferror@plt+0x2e714>
  4326e8:	stlxr	w8, x0, [x19]
  4326ec:	cbnz	w8, 4326e0 <ferror@plt+0x2e700>
  4326f0:	b	432708 <ferror@plt+0x2e728>
  4326f4:	clrex
  4326f8:	mov	x20, x0
  4326fc:	bl	403d20 <pthread_mutex_destroy@plt>
  432700:	mov	x0, x20
  432704:	bl	403bf0 <free@plt>
  432708:	ldr	x0, [x19]
  43270c:	bl	4035d0 <pthread_mutex_trylock@plt>
  432710:	cbz	w0, 4326cc <ferror@plt+0x2e6ec>
  432714:	cmp	w0, #0x10
  432718:	b.ne	43272c <ferror@plt+0x2e74c>  // b.any
  43271c:	mov	w0, wzr
  432720:	ldp	x20, x19, [sp, #16]
  432724:	ldp	x29, x30, [sp], #32
  432728:	ret
  43272c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432730:	add	x1, x1, #0x7e2
  432734:	bl	4325fc <ferror@plt+0x2e61c>
  432738:	sub	sp, sp, #0x30
  43273c:	stp	x20, x19, [sp, #32]
  432740:	mov	x19, x0
  432744:	mov	w0, #0x30                  	// #48
  432748:	stp	x29, x30, [sp, #16]
  43274c:	add	x29, sp, #0x10
  432750:	bl	41e5d4 <ferror@plt+0x1a5f4>
  432754:	mov	x20, x0
  432758:	add	x0, sp, #0x8
  43275c:	bl	403610 <pthread_mutexattr_init@plt>
  432760:	add	x0, sp, #0x8
  432764:	mov	w1, #0x1                   	// #1
  432768:	bl	403520 <pthread_mutexattr_settype@plt>
  43276c:	add	x1, sp, #0x8
  432770:	mov	x0, x20
  432774:	bl	403a10 <pthread_mutex_init@plt>
  432778:	add	x0, sp, #0x8
  43277c:	bl	403720 <pthread_mutexattr_destroy@plt>
  432780:	str	x20, [x19]
  432784:	ldp	x20, x19, [sp, #32]
  432788:	ldp	x29, x30, [sp, #16]
  43278c:	add	sp, sp, #0x30
  432790:	ret
  432794:	stp	x29, x30, [sp, #-32]!
  432798:	str	x19, [sp, #16]
  43279c:	ldr	x19, [x0]
  4327a0:	mov	x29, sp
  4327a4:	mov	x0, x19
  4327a8:	bl	403d20 <pthread_mutex_destroy@plt>
  4327ac:	mov	x1, x19
  4327b0:	ldr	x19, [sp, #16]
  4327b4:	mov	w0, #0x30                  	// #48
  4327b8:	ldp	x29, x30, [sp], #32
  4327bc:	b	41efb0 <ferror@plt+0x1afd0>
  4327c0:	stp	x29, x30, [sp, #-16]!
  4327c4:	mov	x29, sp
  4327c8:	bl	4327d4 <ferror@plt+0x2e7f4>
  4327cc:	ldp	x29, x30, [sp], #16
  4327d0:	b	403f30 <pthread_mutex_lock@plt>
  4327d4:	sub	sp, sp, #0x30
  4327d8:	stp	x29, x30, [sp, #16]
  4327dc:	stp	x20, x19, [sp, #32]
  4327e0:	dmb	ish
  4327e4:	mov	x19, x0
  4327e8:	ldr	x0, [x0]
  4327ec:	add	x29, sp, #0x10
  4327f0:	cbz	x0, 432804 <ferror@plt+0x2e824>
  4327f4:	ldp	x20, x19, [sp, #32]
  4327f8:	ldp	x29, x30, [sp, #16]
  4327fc:	add	sp, sp, #0x30
  432800:	ret
  432804:	mov	w0, #0x30                  	// #48
  432808:	bl	41e5d4 <ferror@plt+0x1a5f4>
  43280c:	mov	x20, x0
  432810:	add	x0, sp, #0x8
  432814:	bl	403610 <pthread_mutexattr_init@plt>
  432818:	add	x0, sp, #0x8
  43281c:	mov	w1, #0x1                   	// #1
  432820:	bl	403520 <pthread_mutexattr_settype@plt>
  432824:	add	x1, sp, #0x8
  432828:	mov	x0, x20
  43282c:	bl	403a10 <pthread_mutex_init@plt>
  432830:	add	x0, sp, #0x8
  432834:	bl	403720 <pthread_mutexattr_destroy@plt>
  432838:	ldaxr	x8, [x19]
  43283c:	cbnz	x8, 43284c <ferror@plt+0x2e86c>
  432840:	stlxr	w8, x20, [x19]
  432844:	cbnz	w8, 432838 <ferror@plt+0x2e858>
  432848:	b	432864 <ferror@plt+0x2e884>
  43284c:	clrex
  432850:	mov	x0, x20
  432854:	bl	403d20 <pthread_mutex_destroy@plt>
  432858:	mov	w0, #0x30                  	// #48
  43285c:	mov	x1, x20
  432860:	bl	41efb0 <ferror@plt+0x1afd0>
  432864:	ldr	x0, [x19]
  432868:	ldp	x20, x19, [sp, #32]
  43286c:	ldp	x29, x30, [sp, #16]
  432870:	add	sp, sp, #0x30
  432874:	ret
  432878:	ldr	x0, [x0]
  43287c:	b	403f50 <pthread_mutex_unlock@plt>
  432880:	stp	x29, x30, [sp, #-16]!
  432884:	mov	x29, sp
  432888:	bl	4327d4 <ferror@plt+0x2e7f4>
  43288c:	bl	4035d0 <pthread_mutex_trylock@plt>
  432890:	cmp	w0, #0x0
  432894:	cset	w0, eq  // eq = none
  432898:	ldp	x29, x30, [sp], #16
  43289c:	ret
  4328a0:	stp	x29, x30, [sp, #-32]!
  4328a4:	stp	x20, x19, [sp, #16]
  4328a8:	mov	x19, x0
  4328ac:	mov	w0, #0x38                  	// #56
  4328b0:	mov	x29, sp
  4328b4:	bl	4037e0 <malloc@plt>
  4328b8:	cbz	x0, 4328dc <ferror@plt+0x2e8fc>
  4328bc:	mov	x1, xzr
  4328c0:	mov	x20, x0
  4328c4:	bl	403e40 <pthread_rwlock_init@plt>
  4328c8:	cbnz	w0, 4328f0 <ferror@plt+0x2e910>
  4328cc:	str	x20, [x19]
  4328d0:	ldp	x20, x19, [sp, #16]
  4328d4:	ldp	x29, x30, [sp], #32
  4328d8:	ret
  4328dc:	bl	403ee0 <__errno_location@plt>
  4328e0:	ldr	w0, [x0]
  4328e4:	adrp	x1, 445000 <ferror@plt+0x41020>
  4328e8:	add	x1, x1, #0xaed
  4328ec:	bl	4325fc <ferror@plt+0x2e61c>
  4328f0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4328f4:	add	x1, x1, #0x9b6
  4328f8:	bl	4325fc <ferror@plt+0x2e61c>
  4328fc:	stp	x29, x30, [sp, #-32]!
  432900:	str	x19, [sp, #16]
  432904:	ldr	x19, [x0]
  432908:	mov	x29, sp
  43290c:	mov	x0, x19
  432910:	bl	403950 <pthread_rwlock_destroy@plt>
  432914:	mov	x0, x19
  432918:	ldr	x19, [sp, #16]
  43291c:	ldp	x29, x30, [sp], #32
  432920:	b	403bf0 <free@plt>
  432924:	stp	x29, x30, [sp, #-16]!
  432928:	mov	x29, sp
  43292c:	bl	432938 <ferror@plt+0x2e958>
  432930:	ldp	x29, x30, [sp], #16
  432934:	b	403c20 <pthread_rwlock_wrlock@plt>
  432938:	stp	x29, x30, [sp, #-32]!
  43293c:	stp	x20, x19, [sp, #16]
  432940:	dmb	ish
  432944:	mov	x19, x0
  432948:	ldr	x0, [x0]
  43294c:	mov	x29, sp
  432950:	cbz	x0, 432960 <ferror@plt+0x2e980>
  432954:	ldp	x20, x19, [sp, #16]
  432958:	ldp	x29, x30, [sp], #32
  43295c:	ret
  432960:	mov	w0, #0x38                  	// #56
  432964:	bl	4037e0 <malloc@plt>
  432968:	cbz	x0, 4329b4 <ferror@plt+0x2e9d4>
  43296c:	mov	x1, xzr
  432970:	mov	x20, x0
  432974:	bl	403e40 <pthread_rwlock_init@plt>
  432978:	cbnz	w0, 4329c8 <ferror@plt+0x2e9e8>
  43297c:	ldaxr	x8, [x19]
  432980:	cbnz	x8, 432990 <ferror@plt+0x2e9b0>
  432984:	stlxr	w8, x20, [x19]
  432988:	cbnz	w8, 43297c <ferror@plt+0x2e99c>
  43298c:	b	4329a4 <ferror@plt+0x2e9c4>
  432990:	clrex
  432994:	mov	x0, x20
  432998:	bl	403950 <pthread_rwlock_destroy@plt>
  43299c:	mov	x0, x20
  4329a0:	bl	403bf0 <free@plt>
  4329a4:	ldr	x0, [x19]
  4329a8:	ldp	x20, x19, [sp, #16]
  4329ac:	ldp	x29, x30, [sp], #32
  4329b0:	ret
  4329b4:	bl	403ee0 <__errno_location@plt>
  4329b8:	ldr	w0, [x0]
  4329bc:	adrp	x1, 445000 <ferror@plt+0x41020>
  4329c0:	add	x1, x1, #0xaed
  4329c4:	bl	4325fc <ferror@plt+0x2e61c>
  4329c8:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4329cc:	add	x1, x1, #0x9b6
  4329d0:	bl	4325fc <ferror@plt+0x2e61c>
  4329d4:	stp	x29, x30, [sp, #-16]!
  4329d8:	mov	x29, sp
  4329dc:	bl	432938 <ferror@plt+0x2e958>
  4329e0:	bl	403700 <pthread_rwlock_trywrlock@plt>
  4329e4:	cmp	w0, #0x0
  4329e8:	cset	w0, eq  // eq = none
  4329ec:	ldp	x29, x30, [sp], #16
  4329f0:	ret
  4329f4:	stp	x29, x30, [sp, #-16]!
  4329f8:	mov	x29, sp
  4329fc:	bl	432938 <ferror@plt+0x2e958>
  432a00:	ldp	x29, x30, [sp], #16
  432a04:	b	403ed0 <pthread_rwlock_unlock@plt>
  432a08:	stp	x29, x30, [sp, #-16]!
  432a0c:	mov	x29, sp
  432a10:	bl	432938 <ferror@plt+0x2e958>
  432a14:	ldp	x29, x30, [sp], #16
  432a18:	b	403bd0 <pthread_rwlock_rdlock@plt>
  432a1c:	stp	x29, x30, [sp, #-16]!
  432a20:	mov	x29, sp
  432a24:	bl	432938 <ferror@plt+0x2e958>
  432a28:	bl	403b20 <pthread_rwlock_tryrdlock@plt>
  432a2c:	cmp	w0, #0x0
  432a30:	cset	w0, eq  // eq = none
  432a34:	ldp	x29, x30, [sp], #16
  432a38:	ret
  432a3c:	stp	x29, x30, [sp, #-16]!
  432a40:	mov	x29, sp
  432a44:	bl	432938 <ferror@plt+0x2e958>
  432a48:	ldp	x29, x30, [sp], #16
  432a4c:	b	403ed0 <pthread_rwlock_unlock@plt>
  432a50:	stp	x29, x30, [sp, #-32]!
  432a54:	str	x19, [sp, #16]
  432a58:	mov	x29, sp
  432a5c:	mov	x19, x0
  432a60:	bl	432a74 <ferror@plt+0x2ea94>
  432a64:	str	x0, [x19]
  432a68:	ldr	x19, [sp, #16]
  432a6c:	ldp	x29, x30, [sp], #32
  432a70:	ret
  432a74:	stp	x29, x30, [sp, #-32]!
  432a78:	mov	x29, sp
  432a7c:	add	x0, x29, #0x18
  432a80:	str	x19, [sp, #16]
  432a84:	bl	403c90 <pthread_condattr_init@plt>
  432a88:	add	x0, x29, #0x18
  432a8c:	mov	w1, #0x1                   	// #1
  432a90:	bl	403e00 <pthread_condattr_setclock@plt>
  432a94:	mov	w0, #0x30                  	// #48
  432a98:	bl	4037e0 <malloc@plt>
  432a9c:	cbz	x0, 432ac8 <ferror@plt+0x2eae8>
  432aa0:	add	x1, x29, #0x18
  432aa4:	mov	x19, x0
  432aa8:	bl	403d50 <pthread_cond_init@plt>
  432aac:	cbnz	w0, 432adc <ferror@plt+0x2eafc>
  432ab0:	add	x0, x29, #0x18
  432ab4:	bl	403810 <pthread_condattr_destroy@plt>
  432ab8:	mov	x0, x19
  432abc:	ldr	x19, [sp, #16]
  432ac0:	ldp	x29, x30, [sp], #32
  432ac4:	ret
  432ac8:	bl	403ee0 <__errno_location@plt>
  432acc:	ldr	w0, [x0]
  432ad0:	adrp	x1, 445000 <ferror@plt+0x41020>
  432ad4:	add	x1, x1, #0xaed
  432ad8:	bl	4325fc <ferror@plt+0x2e61c>
  432adc:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432ae0:	add	x1, x1, #0x9ca
  432ae4:	bl	4325fc <ferror@plt+0x2e61c>
  432ae8:	stp	x29, x30, [sp, #-32]!
  432aec:	str	x19, [sp, #16]
  432af0:	ldr	x19, [x0]
  432af4:	mov	x29, sp
  432af8:	mov	x0, x19
  432afc:	bl	403ea0 <pthread_cond_destroy@plt>
  432b00:	mov	x0, x19
  432b04:	ldr	x19, [sp, #16]
  432b08:	ldp	x29, x30, [sp], #32
  432b0c:	b	403bf0 <free@plt>
  432b10:	stp	x29, x30, [sp, #-48]!
  432b14:	str	x21, [sp, #16]
  432b18:	stp	x20, x19, [sp, #32]
  432b1c:	dmb	ish
  432b20:	ldr	x20, [x0]
  432b24:	mov	x19, x1
  432b28:	mov	x29, sp
  432b2c:	cbz	x20, 432b58 <ferror@plt+0x2eb78>
  432b30:	dmb	ish
  432b34:	ldr	x1, [x19]
  432b38:	cbz	x1, 432b9c <ferror@plt+0x2ebbc>
  432b3c:	mov	x0, x20
  432b40:	bl	403c30 <pthread_cond_wait@plt>
  432b44:	cbnz	w0, 432bdc <ferror@plt+0x2ebfc>
  432b48:	ldp	x20, x19, [sp, #32]
  432b4c:	ldr	x21, [sp, #16]
  432b50:	ldp	x29, x30, [sp], #48
  432b54:	ret
  432b58:	mov	x21, x0
  432b5c:	bl	432a74 <ferror@plt+0x2ea94>
  432b60:	mov	x20, x0
  432b64:	ldaxr	x8, [x21]
  432b68:	cbnz	x8, 432b78 <ferror@plt+0x2eb98>
  432b6c:	stlxr	w8, x20, [x21]
  432b70:	cbnz	w8, 432b64 <ferror@plt+0x2eb84>
  432b74:	b	432b8c <ferror@plt+0x2ebac>
  432b78:	clrex
  432b7c:	mov	x0, x20
  432b80:	bl	403ea0 <pthread_cond_destroy@plt>
  432b84:	mov	x0, x20
  432b88:	bl	403bf0 <free@plt>
  432b8c:	ldr	x20, [x21]
  432b90:	dmb	ish
  432b94:	ldr	x1, [x19]
  432b98:	cbnz	x1, 432b3c <ferror@plt+0x2eb5c>
  432b9c:	bl	4324f0 <ferror@plt+0x2e510>
  432ba0:	mov	x21, x0
  432ba4:	ldaxr	x8, [x19]
  432ba8:	cbnz	x8, 432bb8 <ferror@plt+0x2ebd8>
  432bac:	stlxr	w8, x21, [x19]
  432bb0:	cbnz	w8, 432ba4 <ferror@plt+0x2ebc4>
  432bb4:	b	432bcc <ferror@plt+0x2ebec>
  432bb8:	clrex
  432bbc:	mov	x0, x21
  432bc0:	bl	403d20 <pthread_mutex_destroy@plt>
  432bc4:	mov	x0, x21
  432bc8:	bl	403bf0 <free@plt>
  432bcc:	ldr	x1, [x19]
  432bd0:	mov	x0, x20
  432bd4:	bl	403c30 <pthread_cond_wait@plt>
  432bd8:	cbz	w0, 432b48 <ferror@plt+0x2eb68>
  432bdc:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432be0:	add	x1, x1, #0x7f8
  432be4:	bl	4325fc <ferror@plt+0x2e61c>
  432be8:	stp	x29, x30, [sp, #-32]!
  432bec:	stp	x20, x19, [sp, #16]
  432bf0:	dmb	ish
  432bf4:	mov	x19, x0
  432bf8:	ldr	x0, [x0]
  432bfc:	mov	x29, sp
  432c00:	cbz	x0, 432c18 <ferror@plt+0x2ec38>
  432c04:	bl	403870 <pthread_cond_signal@plt>
  432c08:	cbnz	w0, 432c50 <ferror@plt+0x2ec70>
  432c0c:	ldp	x20, x19, [sp, #16]
  432c10:	ldp	x29, x30, [sp], #32
  432c14:	ret
  432c18:	bl	432a74 <ferror@plt+0x2ea94>
  432c1c:	ldaxr	x8, [x19]
  432c20:	cbnz	x8, 432c30 <ferror@plt+0x2ec50>
  432c24:	stlxr	w8, x0, [x19]
  432c28:	cbnz	w8, 432c1c <ferror@plt+0x2ec3c>
  432c2c:	b	432c44 <ferror@plt+0x2ec64>
  432c30:	clrex
  432c34:	mov	x20, x0
  432c38:	bl	403ea0 <pthread_cond_destroy@plt>
  432c3c:	mov	x0, x20
  432c40:	bl	403bf0 <free@plt>
  432c44:	ldr	x0, [x19]
  432c48:	bl	403870 <pthread_cond_signal@plt>
  432c4c:	cbz	w0, 432c0c <ferror@plt+0x2ec2c>
  432c50:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432c54:	add	x1, x1, #0x80a
  432c58:	bl	4325fc <ferror@plt+0x2e61c>
  432c5c:	stp	x29, x30, [sp, #-32]!
  432c60:	stp	x20, x19, [sp, #16]
  432c64:	dmb	ish
  432c68:	mov	x19, x0
  432c6c:	ldr	x0, [x0]
  432c70:	mov	x29, sp
  432c74:	cbz	x0, 432c8c <ferror@plt+0x2ecac>
  432c78:	bl	403960 <pthread_cond_broadcast@plt>
  432c7c:	cbnz	w0, 432cc4 <ferror@plt+0x2ece4>
  432c80:	ldp	x20, x19, [sp, #16]
  432c84:	ldp	x29, x30, [sp], #32
  432c88:	ret
  432c8c:	bl	432a74 <ferror@plt+0x2ea94>
  432c90:	ldaxr	x8, [x19]
  432c94:	cbnz	x8, 432ca4 <ferror@plt+0x2ecc4>
  432c98:	stlxr	w8, x0, [x19]
  432c9c:	cbnz	w8, 432c90 <ferror@plt+0x2ecb0>
  432ca0:	b	432cb8 <ferror@plt+0x2ecd8>
  432ca4:	clrex
  432ca8:	mov	x20, x0
  432cac:	bl	403ea0 <pthread_cond_destroy@plt>
  432cb0:	mov	x0, x20
  432cb4:	bl	403bf0 <free@plt>
  432cb8:	ldr	x0, [x19]
  432cbc:	bl	403960 <pthread_cond_broadcast@plt>
  432cc0:	cbz	w0, 432c80 <ferror@plt+0x2eca0>
  432cc4:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432cc8:	add	x1, x1, #0x81e
  432ccc:	bl	4325fc <ferror@plt+0x2e61c>
  432cd0:	sub	sp, sp, #0x40
  432cd4:	mov	x8, #0x34db                	// #13531
  432cd8:	movk	x8, #0xd7b6, lsl #16
  432cdc:	movk	x8, #0xde82, lsl #32
  432ce0:	movk	x8, #0x431b, lsl #48
  432ce4:	smulh	x8, x2, x8
  432ce8:	mov	w9, #0x4240                	// #16960
  432cec:	asr	x11, x8, #18
  432cf0:	movk	w9, #0xf, lsl #16
  432cf4:	add	x8, x11, x8, lsr #63
  432cf8:	mov	w10, #0x3e8                 	// #1000
  432cfc:	msub	x9, x8, x9, x2
  432d00:	mul	x9, x9, x10
  432d04:	stp	x29, x30, [sp, #16]
  432d08:	str	x21, [sp, #32]
  432d0c:	stp	x20, x19, [sp, #48]
  432d10:	stp	x8, x9, [sp]
  432d14:	dmb	ish
  432d18:	ldr	x20, [x0]
  432d1c:	mov	x19, x1
  432d20:	add	x29, sp, #0x10
  432d24:	cbz	x20, 432d4c <ferror@plt+0x2ed6c>
  432d28:	dmb	ish
  432d2c:	ldr	x1, [x19]
  432d30:	cbz	x1, 432d90 <ferror@plt+0x2edb0>
  432d34:	mov	x2, sp
  432d38:	mov	x0, x20
  432d3c:	bl	403fb0 <pthread_cond_timedwait@plt>
  432d40:	cbnz	w0, 432dd4 <ferror@plt+0x2edf4>
  432d44:	mov	w0, #0x1                   	// #1
  432d48:	b	432de0 <ferror@plt+0x2ee00>
  432d4c:	mov	x21, x0
  432d50:	bl	432a74 <ferror@plt+0x2ea94>
  432d54:	mov	x20, x0
  432d58:	ldaxr	x8, [x21]
  432d5c:	cbnz	x8, 432d6c <ferror@plt+0x2ed8c>
  432d60:	stlxr	w8, x20, [x21]
  432d64:	cbnz	w8, 432d58 <ferror@plt+0x2ed78>
  432d68:	b	432d80 <ferror@plt+0x2eda0>
  432d6c:	clrex
  432d70:	mov	x0, x20
  432d74:	bl	403ea0 <pthread_cond_destroy@plt>
  432d78:	mov	x0, x20
  432d7c:	bl	403bf0 <free@plt>
  432d80:	ldr	x20, [x21]
  432d84:	dmb	ish
  432d88:	ldr	x1, [x19]
  432d8c:	cbnz	x1, 432d34 <ferror@plt+0x2ed54>
  432d90:	bl	4324f0 <ferror@plt+0x2e510>
  432d94:	mov	x21, x0
  432d98:	ldaxr	x8, [x19]
  432d9c:	cbnz	x8, 432dac <ferror@plt+0x2edcc>
  432da0:	stlxr	w8, x21, [x19]
  432da4:	cbnz	w8, 432d98 <ferror@plt+0x2edb8>
  432da8:	b	432dc0 <ferror@plt+0x2ede0>
  432dac:	clrex
  432db0:	mov	x0, x21
  432db4:	bl	403d20 <pthread_mutex_destroy@plt>
  432db8:	mov	x0, x21
  432dbc:	bl	403bf0 <free@plt>
  432dc0:	ldr	x1, [x19]
  432dc4:	mov	x2, sp
  432dc8:	mov	x0, x20
  432dcc:	bl	403fb0 <pthread_cond_timedwait@plt>
  432dd0:	cbz	w0, 432d44 <ferror@plt+0x2ed64>
  432dd4:	cmp	w0, #0x6e
  432dd8:	b.ne	432df4 <ferror@plt+0x2ee14>  // b.any
  432ddc:	mov	w0, wzr
  432de0:	ldp	x20, x19, [sp, #48]
  432de4:	ldr	x21, [sp, #32]
  432de8:	ldp	x29, x30, [sp, #16]
  432dec:	add	sp, sp, #0x40
  432df0:	ret
  432df4:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432df8:	add	x1, x1, #0x835
  432dfc:	bl	4325fc <ferror@plt+0x2e61c>
  432e00:	stp	x29, x30, [sp, #-16]!
  432e04:	mov	x29, sp
  432e08:	bl	432e18 <ferror@plt+0x2ee38>
  432e0c:	ldr	w0, [x0]
  432e10:	ldp	x29, x30, [sp], #16
  432e14:	b	4039a0 <pthread_getspecific@plt>
  432e18:	stp	x29, x30, [sp, #-48]!
  432e1c:	str	x21, [sp, #16]
  432e20:	stp	x20, x19, [sp, #32]
  432e24:	dmb	ish
  432e28:	ldr	x20, [x0]
  432e2c:	mov	x29, sp
  432e30:	cbz	x20, 432e48 <ferror@plt+0x2ee68>
  432e34:	mov	x0, x20
  432e38:	ldp	x20, x19, [sp, #32]
  432e3c:	ldr	x21, [sp, #16]
  432e40:	ldp	x29, x30, [sp], #48
  432e44:	ret
  432e48:	ldr	x21, [x0, #8]
  432e4c:	mov	x19, x0
  432e50:	mov	w0, #0x4                   	// #4
  432e54:	bl	4037e0 <malloc@plt>
  432e58:	cbz	x0, 432ea0 <ferror@plt+0x2eec0>
  432e5c:	mov	x1, x21
  432e60:	mov	x20, x0
  432e64:	bl	4035e0 <pthread_key_create@plt>
  432e68:	cbnz	w0, 432eb4 <ferror@plt+0x2eed4>
  432e6c:	ldaxr	x8, [x19]
  432e70:	cbnz	x8, 432e80 <ferror@plt+0x2eea0>
  432e74:	stlxr	w8, x20, [x19]
  432e78:	cbnz	w8, 432e6c <ferror@plt+0x2ee8c>
  432e7c:	b	432e34 <ferror@plt+0x2ee54>
  432e80:	clrex
  432e84:	ldr	w0, [x20]
  432e88:	bl	403c40 <pthread_key_delete@plt>
  432e8c:	cbnz	w0, 432ec0 <ferror@plt+0x2eee0>
  432e90:	mov	x0, x20
  432e94:	bl	403bf0 <free@plt>
  432e98:	ldr	x20, [x19]
  432e9c:	b	432e34 <ferror@plt+0x2ee54>
  432ea0:	bl	403ee0 <__errno_location@plt>
  432ea4:	ldr	w0, [x0]
  432ea8:	adrp	x1, 445000 <ferror@plt+0x41020>
  432eac:	add	x1, x1, #0xaed
  432eb0:	bl	4325fc <ferror@plt+0x2e61c>
  432eb4:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432eb8:	add	x1, x1, #0x9dc
  432ebc:	bl	4325fc <ferror@plt+0x2e61c>
  432ec0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432ec4:	add	x1, x1, #0x9ef
  432ec8:	bl	4325fc <ferror@plt+0x2e61c>
  432ecc:	stp	x29, x30, [sp, #-32]!
  432ed0:	str	x19, [sp, #16]
  432ed4:	mov	x29, sp
  432ed8:	mov	x19, x1
  432edc:	bl	432e18 <ferror@plt+0x2ee38>
  432ee0:	ldr	w0, [x0]
  432ee4:	mov	x1, x19
  432ee8:	bl	403cb0 <pthread_setspecific@plt>
  432eec:	cbnz	w0, 432efc <ferror@plt+0x2ef1c>
  432ef0:	ldr	x19, [sp, #16]
  432ef4:	ldp	x29, x30, [sp], #32
  432ef8:	ret
  432efc:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432f00:	add	x1, x1, #0x84c
  432f04:	bl	4325fc <ferror@plt+0x2e61c>
  432f08:	stp	x29, x30, [sp, #-48]!
  432f0c:	str	x21, [sp, #16]
  432f10:	stp	x20, x19, [sp, #32]
  432f14:	mov	x29, sp
  432f18:	mov	x19, x1
  432f1c:	mov	x21, x0
  432f20:	bl	432e18 <ferror@plt+0x2ee38>
  432f24:	mov	x20, x0
  432f28:	ldr	w0, [x0]
  432f2c:	bl	4039a0 <pthread_getspecific@plt>
  432f30:	cbz	x0, 432f40 <ferror@plt+0x2ef60>
  432f34:	ldr	x8, [x21, #8]
  432f38:	cbz	x8, 432f40 <ferror@plt+0x2ef60>
  432f3c:	blr	x8
  432f40:	ldr	w0, [x20]
  432f44:	mov	x1, x19
  432f48:	bl	403cb0 <pthread_setspecific@plt>
  432f4c:	cbnz	w0, 432f60 <ferror@plt+0x2ef80>
  432f50:	ldp	x20, x19, [sp, #32]
  432f54:	ldr	x21, [sp, #16]
  432f58:	ldp	x29, x30, [sp], #48
  432f5c:	ret
  432f60:	adrp	x1, 47d000 <ferror@plt+0x79020>
  432f64:	add	x1, x1, #0x84c
  432f68:	bl	4325fc <ferror@plt+0x2e61c>
  432f6c:	stp	x29, x30, [sp, #-32]!
  432f70:	stp	x20, x19, [sp, #16]
  432f74:	ldr	w8, [x0, #56]
  432f78:	mov	x19, x0
  432f7c:	mov	x29, sp
  432f80:	cbnz	w8, 432f8c <ferror@plt+0x2efac>
  432f84:	ldr	x0, [x19, #48]
  432f88:	bl	4038b0 <pthread_detach@plt>
  432f8c:	ldr	x20, [x19, #64]
  432f90:	mov	x0, x20
  432f94:	bl	403d20 <pthread_mutex_destroy@plt>
  432f98:	mov	x0, x20
  432f9c:	bl	403bf0 <free@plt>
  432fa0:	mov	x1, x19
  432fa4:	ldp	x20, x19, [sp, #16]
  432fa8:	mov	w0, #0x48                  	// #72
  432fac:	ldp	x29, x30, [sp], #32
  432fb0:	b	41efb0 <ferror@plt+0x1afd0>
  432fb4:	sub	sp, sp, #0x70
  432fb8:	stp	x22, x21, [sp, #80]
  432fbc:	mov	x21, x0
  432fc0:	mov	w0, #0x48                  	// #72
  432fc4:	stp	x29, x30, [sp, #64]
  432fc8:	stp	x20, x19, [sp, #96]
  432fcc:	add	x29, sp, #0x40
  432fd0:	mov	x20, x2
  432fd4:	mov	x22, x1
  432fd8:	bl	41ef2c <ferror@plt+0x1af4c>
  432fdc:	mov	x19, x0
  432fe0:	mov	x0, sp
  432fe4:	bl	403680 <pthread_attr_init@plt>
  432fe8:	cbnz	w0, 4330a8 <ferror@plt+0x2f0c8>
  432fec:	cbz	x22, 433018 <ferror@plt+0x2f038>
  432ff0:	mov	w0, #0x4b                  	// #75
  432ff4:	bl	403de0 <sysconf@plt>
  432ff8:	cmp	x0, x22
  432ffc:	b.ls	43300c <ferror@plt+0x2f02c>  // b.plast
  433000:	mov	w0, #0x4b                  	// #75
  433004:	bl	403de0 <sysconf@plt>
  433008:	mov	x22, x0
  43300c:	mov	x0, sp
  433010:	mov	x1, x22
  433014:	bl	403930 <pthread_attr_setstacksize@plt>
  433018:	add	x0, x19, #0x30
  43301c:	mov	x1, sp
  433020:	mov	x2, x21
  433024:	mov	x3, x19
  433028:	bl	403a50 <pthread_create@plt>
  43302c:	mov	w21, w0
  433030:	mov	x0, sp
  433034:	bl	403830 <pthread_attr_destroy@plt>
  433038:	cbnz	w0, 4330d0 <ferror@plt+0x2f0f0>
  43303c:	cbz	w21, 433088 <ferror@plt+0x2f0a8>
  433040:	cmp	w21, #0xb
  433044:	b.ne	4330f8 <ferror@plt+0x2f118>  // b.any
  433048:	bl	429118 <ferror@plt+0x25138>
  43304c:	mov	w21, w0
  433050:	mov	w0, #0xb                   	// #11
  433054:	bl	421238 <ferror@plt+0x1d258>
  433058:	adrp	x3, 47d000 <ferror@plt+0x79020>
  43305c:	mov	x4, x0
  433060:	add	x3, x3, #0x8e9
  433064:	mov	x0, x20
  433068:	mov	w1, w21
  43306c:	mov	w2, wzr
  433070:	bl	40998c <ferror@plt+0x59ac>
  433074:	mov	w0, #0x48                  	// #72
  433078:	mov	x1, x19
  43307c:	bl	41efb0 <ferror@plt+0x1afd0>
  433080:	mov	x19, xzr
  433084:	b	433090 <ferror@plt+0x2f0b0>
  433088:	bl	4324f0 <ferror@plt+0x2e510>
  43308c:	str	x0, [x19, #64]
  433090:	mov	x0, x19
  433094:	ldp	x20, x19, [sp, #96]
  433098:	ldp	x22, x21, [sp, #80]
  43309c:	ldp	x29, x30, [sp, #64]
  4330a0:	add	sp, sp, #0x70
  4330a4:	ret
  4330a8:	bl	421238 <ferror@plt+0x1d258>
  4330ac:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4330b0:	adrp	x3, 47d000 <ferror@plt+0x79020>
  4330b4:	adrp	x5, 47d000 <ferror@plt+0x79020>
  4330b8:	add	x1, x1, #0x88e
  4330bc:	add	x3, x3, #0x89e
  4330c0:	add	x5, x5, #0x8b2
  4330c4:	mov	w2, #0x45e                 	// #1118
  4330c8:	mov	x4, x0
  4330cc:	bl	433124 <ferror@plt+0x2f144>
  4330d0:	bl	421238 <ferror@plt+0x1d258>
  4330d4:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4330d8:	adrp	x3, 47d000 <ferror@plt+0x79020>
  4330dc:	adrp	x5, 47d000 <ferror@plt+0x79020>
  4330e0:	add	x1, x1, #0x88e
  4330e4:	add	x3, x3, #0x89e
  4330e8:	add	x5, x5, #0x8cc
  4330ec:	mov	w2, #0x46e                 	// #1134
  4330f0:	mov	x4, x0
  4330f4:	bl	433124 <ferror@plt+0x2f144>
  4330f8:	mov	w0, w21
  4330fc:	bl	421238 <ferror@plt+0x1d258>
  433100:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433104:	adrp	x3, 47d000 <ferror@plt+0x79020>
  433108:	adrp	x5, 47d000 <ferror@plt+0x79020>
  43310c:	add	x1, x1, #0x88e
  433110:	add	x3, x3, #0x89e
  433114:	add	x5, x5, #0x903
  433118:	mov	w2, #0x478                 	// #1144
  43311c:	mov	x4, x0
  433120:	bl	433124 <ferror@plt+0x2f144>
  433124:	sub	sp, sp, #0x120
  433128:	stp	x29, x30, [sp, #256]
  43312c:	add	x29, sp, #0x100
  433130:	mov	x8, #0xffffffffffffffc8    	// #-56
  433134:	mov	x9, sp
  433138:	sub	x10, x29, #0x78
  43313c:	movk	x8, #0xff80, lsl #32
  433140:	add	x11, x29, #0x20
  433144:	add	x9, x9, #0x80
  433148:	add	x10, x10, #0x38
  43314c:	stp	x9, x8, [x29, #-16]
  433150:	stp	x11, x10, [x29, #-32]
  433154:	stp	x1, x2, [x29, #-120]
  433158:	stp	x3, x4, [x29, #-104]
  43315c:	stp	x5, x6, [x29, #-88]
  433160:	stur	x7, [x29, #-72]
  433164:	stp	q0, q1, [sp]
  433168:	ldp	q0, q1, [x29, #-32]
  43316c:	adrp	x0, 447000 <ferror@plt+0x43020>
  433170:	adrp	x2, 47d000 <ferror@plt+0x79020>
  433174:	add	x0, x0, #0xf7f
  433178:	add	x2, x2, #0x860
  43317c:	sub	x3, x29, #0x40
  433180:	mov	w1, #0x4                   	// #4
  433184:	str	x28, [sp, #272]
  433188:	stp	q2, q3, [sp, #32]
  43318c:	stp	q4, q5, [sp, #64]
  433190:	stp	q6, q7, [sp, #96]
  433194:	stp	q0, q1, [x29, #-64]
  433198:	bl	4160a0 <ferror@plt+0x120c0>
  43319c:	b	43319c <ferror@plt+0x2f1bc>
  4331a0:	b	403bb0 <sched_yield@plt>
  4331a4:	stp	x29, x30, [sp, #-48]!
  4331a8:	str	x21, [sp, #16]
  4331ac:	stp	x20, x19, [sp, #32]
  4331b0:	dmb	ish
  4331b4:	mov	x21, x0
  4331b8:	mov	x19, x0
  4331bc:	ldr	x0, [x21, #64]!
  4331c0:	mov	x29, sp
  4331c4:	cbz	x0, 433214 <ferror@plt+0x2f234>
  4331c8:	bl	403f30 <pthread_mutex_lock@plt>
  4331cc:	cbnz	w0, 433268 <ferror@plt+0x2f288>
  4331d0:	ldr	w8, [x19, #56]
  4331d4:	cbnz	w8, 4331f0 <ferror@plt+0x2f210>
  4331d8:	ldr	x0, [x19, #48]
  4331dc:	mov	x1, xzr
  4331e0:	bl	403a90 <pthread_join@plt>
  4331e4:	cbnz	w0, 4332a0 <ferror@plt+0x2f2c0>
  4331e8:	mov	w8, #0x1                   	// #1
  4331ec:	str	w8, [x19, #56]
  4331f0:	dmb	ish
  4331f4:	ldr	x0, [x21]
  4331f8:	cbz	x0, 43322c <ferror@plt+0x2f24c>
  4331fc:	bl	403f50 <pthread_mutex_unlock@plt>
  433200:	cbnz	w0, 433294 <ferror@plt+0x2f2b4>
  433204:	ldp	x20, x19, [sp, #32]
  433208:	ldr	x21, [sp, #16]
  43320c:	ldp	x29, x30, [sp], #48
  433210:	ret
  433214:	bl	4324f0 <ferror@plt+0x2e510>
  433218:	ldaxr	x8, [x21]
  43321c:	cbnz	x8, 433248 <ferror@plt+0x2f268>
  433220:	stlxr	w8, x0, [x21]
  433224:	cbnz	w8, 433218 <ferror@plt+0x2f238>
  433228:	b	43325c <ferror@plt+0x2f27c>
  43322c:	bl	4324f0 <ferror@plt+0x2e510>
  433230:	mov	x19, x0
  433234:	ldaxr	x8, [x21]
  433238:	cbnz	x8, 433274 <ferror@plt+0x2f294>
  43323c:	stlxr	w8, x19, [x21]
  433240:	cbnz	w8, 433234 <ferror@plt+0x2f254>
  433244:	b	433288 <ferror@plt+0x2f2a8>
  433248:	clrex
  43324c:	mov	x20, x0
  433250:	bl	403d20 <pthread_mutex_destroy@plt>
  433254:	mov	x0, x20
  433258:	bl	403bf0 <free@plt>
  43325c:	ldr	x0, [x21]
  433260:	bl	403f30 <pthread_mutex_lock@plt>
  433264:	cbz	w0, 4331d0 <ferror@plt+0x2f1f0>
  433268:	adrp	x1, 47d000 <ferror@plt+0x79020>
  43326c:	add	x1, x1, #0x7ba
  433270:	bl	4325fc <ferror@plt+0x2e61c>
  433274:	clrex
  433278:	mov	x0, x19
  43327c:	bl	403d20 <pthread_mutex_destroy@plt>
  433280:	mov	x0, x19
  433284:	bl	403bf0 <free@plt>
  433288:	ldr	x0, [x21]
  43328c:	bl	403f50 <pthread_mutex_unlock@plt>
  433290:	cbz	w0, 433204 <ferror@plt+0x2f224>
  433294:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433298:	add	x1, x1, #0x7cd
  43329c:	bl	4325fc <ferror@plt+0x2e61c>
  4332a0:	bl	421238 <ferror@plt+0x1d258>
  4332a4:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4332a8:	adrp	x3, 47d000 <ferror@plt+0x79020>
  4332ac:	adrp	x5, 47d000 <ferror@plt+0x79020>
  4332b0:	add	x1, x1, #0x88e
  4332b4:	add	x3, x3, #0x912
  4332b8:	add	x5, x5, #0x927
  4332bc:	mov	w2, #0x496                 	// #1174
  4332c0:	mov	x4, x0
  4332c4:	bl	433124 <ferror@plt+0x2f144>
  4332c8:	stp	x29, x30, [sp, #-16]!
  4332cc:	mov	x0, xzr
  4332d0:	mov	x29, sp
  4332d4:	bl	403ab0 <pthread_exit@plt>
  4332d8:	mov	x1, x0
  4332dc:	mov	w0, #0xf                   	// #15
  4332e0:	mov	w2, wzr
  4332e4:	mov	w3, wzr
  4332e8:	mov	w4, wzr
  4332ec:	mov	w5, wzr
  4332f0:	b	403f20 <prctl@plt>
  4332f4:	stp	x29, x30, [sp, #-32]!
  4332f8:	stp	x20, x19, [sp, #16]
  4332fc:	mov	x19, x0
  433300:	ldr	x0, [x0, #104]
  433304:	mov	x29, sp
  433308:	mov	x20, x1
  43330c:	bl	43b090 <ferror@plt+0x370b0>
  433310:	mov	w8, #0xffffffff            	// #-1
  433314:	str	w8, [x20]
  433318:	ldr	w8, [x19, #112]
  43331c:	ldp	x20, x19, [sp, #16]
  433320:	bics	wzr, w8, w0
  433324:	cset	w0, eq  // eq = none
  433328:	ldp	x29, x30, [sp], #32
  43332c:	ret
  433330:	stp	x29, x30, [sp, #-32]!
  433334:	str	x19, [sp, #16]
  433338:	mov	x19, x0
  43333c:	ldr	x0, [x0, #104]
  433340:	mov	x29, sp
  433344:	bl	43b090 <ferror@plt+0x370b0>
  433348:	ldrh	w8, [x19, #102]
  43334c:	ldr	w9, [x19, #112]
  433350:	ldr	x19, [sp, #16]
  433354:	orr	w8, w0, w8
  433358:	and	w0, w8, w9
  43335c:	ldp	x29, x30, [sp], #32
  433360:	ret
  433364:	sub	sp, sp, #0x30
  433368:	stp	x29, x30, [sp, #16]
  43336c:	stp	x20, x19, [sp, #32]
  433370:	mov	x20, x0
  433374:	ldr	x0, [x0, #104]
  433378:	add	x29, sp, #0x10
  43337c:	mov	x19, x2
  433380:	str	x1, [sp, #8]
  433384:	bl	43b090 <ferror@plt+0x370b0>
  433388:	ldr	x3, [sp, #8]
  43338c:	cbz	x3, 4333bc <ferror@plt+0x2f3dc>
  433390:	ldrh	w9, [x20, #102]
  433394:	ldr	w10, [x20, #112]
  433398:	ldr	x8, [x20, #104]
  43339c:	mov	x2, x19
  4333a0:	ldp	x20, x19, [sp, #32]
  4333a4:	ldp	x29, x30, [sp, #16]
  4333a8:	orr	w9, w0, w9
  4333ac:	and	w1, w9, w10
  4333b0:	mov	x0, x8
  4333b4:	add	sp, sp, #0x30
  4333b8:	br	x3
  4333bc:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4333c0:	add	x0, x0, #0xab7
  4333c4:	bl	4336c0 <ferror@plt+0x2f6e0>
  4333c8:	ldp	x20, x19, [sp, #32]
  4333cc:	ldp	x29, x30, [sp, #16]
  4333d0:	mov	w0, wzr
  4333d4:	add	sp, sp, #0x30
  4333d8:	ret
  4333dc:	ldr	x0, [x0, #104]
  4333e0:	b	43a3d0 <ferror@plt+0x363f0>
  4333e4:	sub	sp, sp, #0xb0
  4333e8:	stp	x29, x30, [sp, #128]
  4333ec:	stp	x22, x21, [sp, #144]
  4333f0:	stp	x20, x19, [sp, #160]
  4333f4:	add	x29, sp, #0x80
  4333f8:	cbz	x0, 43361c <ferror@plt+0x2f63c>
  4333fc:	cbz	x1, 433638 <ferror@plt+0x2f658>
  433400:	mov	x19, x2
  433404:	cbz	x2, 433410 <ferror@plt+0x2f430>
  433408:	ldr	x8, [x19]
  43340c:	cbnz	x8, 433654 <ferror@plt+0x2f674>
  433410:	ldrb	w8, [x1]
  433414:	cmp	w8, #0x61
  433418:	b.eq	43344c <ferror@plt+0x2f46c>  // b.none
  43341c:	cmp	w8, #0x72
  433420:	b.eq	43343c <ferror@plt+0x2f45c>  // b.none
  433424:	cmp	w8, #0x77
  433428:	b.ne	433468 <ferror@plt+0x2f488>  // b.any
  43342c:	mov	w21, #0x2                   	// #2
  433430:	ldrb	w8, [x1, #1]
  433434:	cbnz	w8, 433458 <ferror@plt+0x2f478>
  433438:	b	433480 <ferror@plt+0x2f4a0>
  43343c:	mov	w21, #0x1                   	// #1
  433440:	ldrb	w8, [x1, #1]
  433444:	cbnz	w8, 433458 <ferror@plt+0x2f478>
  433448:	b	433480 <ferror@plt+0x2f4a0>
  43344c:	mov	w21, #0x4                   	// #4
  433450:	ldrb	w8, [x1, #1]
  433454:	cbz	w8, 433480 <ferror@plt+0x2f4a0>
  433458:	cmp	w8, #0x2b
  43345c:	b.ne	433468 <ferror@plt+0x2f488>  // b.any
  433460:	ldrb	w8, [x1, #2]
  433464:	cbz	w8, 43347c <ferror@plt+0x2f49c>
  433468:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43346c:	add	x0, x0, #0xa7e
  433470:	bl	4336c0 <ferror@plt+0x2f6e0>
  433474:	mov	x19, xzr
  433478:	b	433604 <ferror@plt+0x2f624>
  43347c:	orr	w21, w21, #0x8
  433480:	sub	x8, x21, #0x1
  433484:	cmp	w8, #0xc
  433488:	b.cs	433678 <ferror@plt+0x2f698>  // b.hs, b.nlast
  43348c:	mov	w9, #0xb0b                 	// #2827
  433490:	lsr	w9, w9, w8
  433494:	tbz	w9, #0, 433678 <ferror@plt+0x2f698>
  433498:	adrp	x9, 47d000 <ferror@plt+0x79020>
  43349c:	add	x9, x9, #0xb6c
  4334a0:	ldr	w1, [x9, x8, lsl #2]
  4334a4:	mov	w2, #0x1b6                 	// #438
  4334a8:	bl	403800 <open@plt>
  4334ac:	cmn	w0, #0x1
  4334b0:	b.eq	433538 <ferror@plt+0x2f558>  // b.none
  4334b4:	mov	w20, w0
  4334b8:	mov	x2, sp
  4334bc:	mov	w0, wzr
  4334c0:	mov	w1, w20
  4334c4:	bl	403e20 <__fxstat@plt>
  4334c8:	cmn	w0, #0x1
  4334cc:	b.eq	43356c <ferror@plt+0x2f58c>  // b.none
  4334d0:	mov	w0, #0x78                  	// #120
  4334d4:	bl	414b40 <ferror@plt+0x10b60>
  4334d8:	ldr	w8, [sp, #16]
  4334dc:	mov	x19, x0
  4334e0:	and	w9, w8, #0xf000
  4334e4:	cmp	w9, #0x2, lsl #12
  4334e8:	mov	w8, #0x20                  	// #32
  4334ec:	b.eq	433504 <ferror@plt+0x2f524>  // b.none
  4334f0:	cmp	w9, #0x8, lsl #12
  4334f4:	b.eq	433504 <ferror@plt+0x2f524>  // b.none
  4334f8:	cmp	w9, #0x6, lsl #12
  4334fc:	cset	w8, eq  // eq = none
  433500:	lsl	w8, w8, #5
  433504:	ldrb	w9, [x19, #94]
  433508:	cmp	w21, #0xc
  43350c:	and	w9, w9, #0xffffffdf
  433510:	orr	w8, w9, w8
  433514:	strb	w8, [x19, #94]
  433518:	b.hi	43369c <ferror@plt+0x2f6bc>  // b.pmore
  43351c:	mov	w9, #0x1                   	// #1
  433520:	lsl	w9, w9, w21
  433524:	mov	w10, #0x1600                	// #5632
  433528:	tst	w9, w10
  43352c:	b.eq	4335b4 <ferror@plt+0x2f5d4>  // b.none
  433530:	orr	w8, w8, #0x18
  433534:	b	4335dc <ferror@plt+0x2f5fc>
  433538:	bl	403ee0 <__errno_location@plt>
  43353c:	ldr	w20, [x0]
  433540:	bl	40a1cc <ferror@plt+0x61ec>
  433544:	mov	w21, w0
  433548:	mov	w0, w20
  43354c:	bl	40a20c <ferror@plt+0x622c>
  433550:	mov	w22, w0
  433554:	mov	w0, w20
  433558:	bl	421238 <ferror@plt+0x1d258>
  43355c:	mov	x3, x0
  433560:	mov	x0, x19
  433564:	mov	w1, w21
  433568:	b	4335a4 <ferror@plt+0x2f5c4>
  43356c:	bl	403ee0 <__errno_location@plt>
  433570:	ldr	w21, [x0]
  433574:	mov	w0, w20
  433578:	bl	403a20 <close@plt>
  43357c:	bl	40a1cc <ferror@plt+0x61ec>
  433580:	mov	w20, w0
  433584:	mov	w0, w21
  433588:	bl	40a20c <ferror@plt+0x622c>
  43358c:	mov	w22, w0
  433590:	mov	w0, w21
  433594:	bl	421238 <ferror@plt+0x1d258>
  433598:	mov	x3, x0
  43359c:	mov	x0, x19
  4335a0:	mov	w1, w20
  4335a4:	mov	w2, w22
  4335a8:	bl	409b3c <ferror@plt+0x5b5c>
  4335ac:	mov	x19, xzr
  4335b0:	b	433604 <ferror@plt+0x2f624>
  4335b4:	mov	w10, #0x14                  	// #20
  4335b8:	tst	w9, w10
  4335bc:	b.eq	4335cc <ferror@plt+0x2f5ec>  // b.none
  4335c0:	and	w8, w8, #0xffffffe7
  4335c4:	orr	w8, w8, #0x10
  4335c8:	b	4335dc <ferror@plt+0x2f5fc>
  4335cc:	cmp	w21, #0x1
  4335d0:	b.ne	43369c <ferror@plt+0x2f6bc>  // b.any
  4335d4:	and	w8, w8, #0xffffffe7
  4335d8:	orr	w8, w8, #0x8
  4335dc:	mov	x0, x19
  4335e0:	strb	w8, [x19, #94]
  4335e4:	bl	43a310 <ferror@plt+0x36330>
  4335e8:	ldrb	w8, [x19, #94]
  4335ec:	adrp	x9, 491000 <ferror@plt+0x8d020>
  4335f0:	add	x9, x9, #0x850
  4335f4:	str	x9, [x19, #8]
  4335f8:	orr	w8, w8, #0x4
  4335fc:	strb	w8, [x19, #94]
  433600:	str	w20, [x19, #112]
  433604:	mov	x0, x19
  433608:	ldp	x20, x19, [sp, #160]
  43360c:	ldp	x22, x21, [sp, #144]
  433610:	ldp	x29, x30, [sp, #128]
  433614:	add	sp, sp, #0xb0
  433618:	ret
  43361c:	adrp	x0, 447000 <ferror@plt+0x43020>
  433620:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433624:	adrp	x2, 441000 <ferror@plt+0x3d020>
  433628:	add	x0, x0, #0xf7f
  43362c:	add	x1, x1, #0xa02
  433630:	add	x2, x2, #0x693
  433634:	b	43366c <ferror@plt+0x2f68c>
  433638:	adrp	x0, 447000 <ferror@plt+0x43020>
  43363c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433640:	adrp	x2, 47d000 <ferror@plt+0x79020>
  433644:	add	x0, x0, #0xf7f
  433648:	add	x1, x1, #0xa02
  43364c:	add	x2, x2, #0xa4d
  433650:	b	43366c <ferror@plt+0x2f68c>
  433654:	adrp	x0, 447000 <ferror@plt+0x43020>
  433658:	adrp	x1, 47d000 <ferror@plt+0x79020>
  43365c:	adrp	x2, 47d000 <ferror@plt+0x79020>
  433660:	add	x0, x0, #0xf7f
  433664:	add	x1, x1, #0xa02
  433668:	add	x2, x2, #0xa5a
  43366c:	bl	415dcc <ferror@plt+0x11dec>
  433670:	mov	x19, xzr
  433674:	b	433604 <ferror@plt+0x2f624>
  433678:	adrp	x0, 447000 <ferror@plt+0x43020>
  43367c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433680:	adrp	x3, 47d000 <ferror@plt+0x79020>
  433684:	add	x0, x0, #0xf7f
  433688:	add	x1, x1, #0xa97
  43368c:	add	x3, x3, #0xaa1
  433690:	mov	w2, #0x20b                 	// #523
  433694:	mov	x4, xzr
  433698:	bl	427628 <ferror@plt+0x23648>
  43369c:	adrp	x0, 447000 <ferror@plt+0x43020>
  4336a0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4336a4:	adrp	x3, 47d000 <ferror@plt+0x79020>
  4336a8:	add	x0, x0, #0xf7f
  4336ac:	add	x1, x1, #0xa97
  4336b0:	add	x3, x3, #0xaa1
  4336b4:	mov	w2, #0x23d                 	// #573
  4336b8:	mov	x4, xzr
  4336bc:	bl	427628 <ferror@plt+0x23648>
  4336c0:	sub	sp, sp, #0x120
  4336c4:	stp	x29, x30, [sp, #256]
  4336c8:	add	x29, sp, #0x100
  4336cc:	mov	x9, #0xffffffffffffffc8    	// #-56
  4336d0:	mov	x10, sp
  4336d4:	sub	x11, x29, #0x78
  4336d8:	movk	x9, #0xff80, lsl #32
  4336dc:	add	x12, x29, #0x20
  4336e0:	add	x10, x10, #0x80
  4336e4:	add	x11, x11, #0x38
  4336e8:	stp	x10, x9, [x29, #-16]
  4336ec:	stp	x12, x11, [x29, #-32]
  4336f0:	stp	x1, x2, [x29, #-120]
  4336f4:	stp	x3, x4, [x29, #-104]
  4336f8:	stp	x5, x6, [x29, #-88]
  4336fc:	stur	x7, [x29, #-72]
  433700:	stp	q0, q1, [sp]
  433704:	ldp	q0, q1, [x29, #-32]
  433708:	mov	x8, x0
  43370c:	adrp	x0, 447000 <ferror@plt+0x43020>
  433710:	add	x0, x0, #0xf7f
  433714:	sub	x3, x29, #0x40
  433718:	mov	w1, #0x10                  	// #16
  43371c:	mov	x2, x8
  433720:	str	x28, [sp, #272]
  433724:	stp	q2, q3, [sp, #32]
  433728:	stp	q4, q5, [sp, #64]
  43372c:	stp	q6, q7, [sp, #96]
  433730:	stp	q0, q1, [x29, #-64]
  433734:	bl	4160a0 <ferror@plt+0x120c0>
  433738:	ldr	x28, [sp, #272]
  43373c:	ldp	x29, x30, [sp, #256]
  433740:	add	sp, sp, #0x120
  433744:	ret
  433748:	sub	sp, sp, #0xa0
  43374c:	stp	x20, x19, [sp, #144]
  433750:	mov	w20, w0
  433754:	mov	w0, #0x78                  	// #120
  433758:	stp	x29, x30, [sp, #128]
  43375c:	add	x29, sp, #0x80
  433760:	bl	414b40 <ferror@plt+0x10b60>
  433764:	mov	x19, x0
  433768:	bl	43a310 <ferror@plt+0x36330>
  43376c:	adrp	x8, 491000 <ferror@plt+0x8d020>
  433770:	add	x8, x8, #0x850
  433774:	mov	x2, sp
  433778:	mov	w0, wzr
  43377c:	mov	w1, w20
  433780:	str	x8, [x19, #8]
  433784:	str	w20, [x19, #112]
  433788:	bl	403e20 <__fxstat@plt>
  43378c:	cbz	w0, 43379c <ferror@plt+0x2f7bc>
  433790:	ldrb	w8, [x19, #94]
  433794:	and	w8, w8, #0xffffffdf
  433798:	b	4337d0 <ferror@plt+0x2f7f0>
  43379c:	ldr	w8, [sp, #16]
  4337a0:	and	w9, w8, #0xf000
  4337a4:	cmp	w9, #0x2, lsl #12
  4337a8:	mov	w8, #0x20                  	// #32
  4337ac:	b.eq	4337c4 <ferror@plt+0x2f7e4>  // b.none
  4337b0:	cmp	w9, #0x8, lsl #12
  4337b4:	b.eq	4337c4 <ferror@plt+0x2f7e4>  // b.none
  4337b8:	cmp	w9, #0x6, lsl #12
  4337bc:	cset	w8, eq  // eq = none
  4337c0:	lsl	w8, w8, #5
  4337c4:	ldrb	w9, [x19, #94]
  4337c8:	and	w9, w9, #0xffffffdf
  4337cc:	orr	w8, w9, w8
  4337d0:	mov	x0, x19
  4337d4:	strb	w8, [x19, #94]
  4337d8:	bl	4337f0 <ferror@plt+0x2f810>
  4337dc:	mov	x0, x19
  4337e0:	ldp	x20, x19, [sp, #144]
  4337e4:	ldp	x29, x30, [sp, #128]
  4337e8:	add	sp, sp, #0xa0
  4337ec:	ret
  4337f0:	stp	x29, x30, [sp, #-32]!
  4337f4:	str	x19, [sp, #16]
  4337f8:	mov	x19, x0
  4337fc:	ldr	w0, [x0, #112]
  433800:	mov	w1, #0x3                   	// #3
  433804:	mov	x29, sp
  433808:	bl	403d00 <fcntl@plt>
  43380c:	cmn	w0, #0x1
  433810:	b.eq	43384c <ferror@plt+0x2f86c>  // b.none
  433814:	and	w8, w0, #0x3
  433818:	cmp	w8, #0x2
  43381c:	ubfx	w0, w0, #10, #2
  433820:	b.eq	43389c <ferror@plt+0x2f8bc>  // b.none
  433824:	cmp	x8, #0x1
  433828:	b.eq	433880 <ferror@plt+0x2f8a0>  // b.none
  43382c:	cbnz	x8, 4338b4 <ferror@plt+0x2f8d4>
  433830:	ldrb	w8, [x19, #94]
  433834:	and	w8, w8, #0xffffffef
  433838:	orr	w8, w8, #0x8
  43383c:	strb	w8, [x19, #94]
  433840:	ldr	x19, [sp, #16]
  433844:	ldp	x29, x30, [sp], #32
  433848:	ret
  43384c:	bl	403ee0 <__errno_location@plt>
  433850:	ldr	w19, [x0]
  433854:	mov	w0, w19
  433858:	bl	421238 <ferror@plt+0x1d258>
  43385c:	mov	x1, x0
  433860:	adrp	x0, 47d000 <ferror@plt+0x79020>
  433864:	add	x0, x0, #0xb1f
  433868:	mov	w2, w19
  43386c:	bl	4336c0 <ferror@plt+0x2f6e0>
  433870:	mov	w0, wzr
  433874:	ldr	x19, [sp, #16]
  433878:	ldp	x29, x30, [sp], #32
  43387c:	ret
  433880:	ldrb	w8, [x19, #94]
  433884:	and	w8, w8, #0xffffffe7
  433888:	orr	w8, w8, #0x10
  43388c:	strb	w8, [x19, #94]
  433890:	ldr	x19, [sp, #16]
  433894:	ldp	x29, x30, [sp], #32
  433898:	ret
  43389c:	ldrb	w8, [x19, #94]
  4338a0:	orr	w8, w8, #0x18
  4338a4:	strb	w8, [x19, #94]
  4338a8:	ldr	x19, [sp, #16]
  4338ac:	ldp	x29, x30, [sp], #32
  4338b0:	ret
  4338b4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4338b8:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4338bc:	adrp	x3, 47d000 <ferror@plt+0x79020>
  4338c0:	add	x0, x0, #0xf7f
  4338c4:	add	x1, x1, #0xa97
  4338c8:	add	x3, x3, #0xb57
  4338cc:	mov	w2, #0x1b8                 	// #440
  4338d0:	mov	x4, xzr
  4338d4:	bl	427628 <ferror@plt+0x23648>
  4338d8:	ldr	w0, [x0, #112]
  4338dc:	ret
  4338e0:	stp	x29, x30, [sp, #-64]!
  4338e4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4338e8:	cmp	x2, x8
  4338ec:	stp	x24, x23, [sp, #16]
  4338f0:	stp	x22, x21, [sp, #32]
  4338f4:	stp	x20, x19, [sp, #48]
  4338f8:	mov	x19, x4
  4338fc:	mov	x20, x3
  433900:	mov	x21, x1
  433904:	mov	x22, x0
  433908:	csel	x23, x2, x8, cc  // cc = lo, ul, last
  43390c:	mov	x29, sp
  433910:	ldr	w0, [x22, #112]
  433914:	mov	x1, x21
  433918:	mov	x2, x23
  43391c:	bl	403db0 <read@plt>
  433920:	tbz	x0, #63, 433948 <ferror@plt+0x2f968>
  433924:	bl	403ee0 <__errno_location@plt>
  433928:	ldr	w24, [x0]
  43392c:	str	xzr, [x20]
  433930:	cmp	w24, #0x4
  433934:	b.eq	433910 <ferror@plt+0x2f930>  // b.none
  433938:	cmp	w24, #0xb
  43393c:	b.ne	43395c <ferror@plt+0x2f97c>  // b.any
  433940:	mov	w0, #0x3                   	// #3
  433944:	b	433990 <ferror@plt+0x2f9b0>
  433948:	cmp	x0, #0x0
  43394c:	mov	w8, #0x1                   	// #1
  433950:	str	x0, [x20]
  433954:	cinc	w0, w8, eq  // eq = none
  433958:	b	433990 <ferror@plt+0x2f9b0>
  43395c:	bl	43d8a4 <ferror@plt+0x398c4>
  433960:	mov	w20, w0
  433964:	mov	w0, w24
  433968:	bl	43b0e0 <ferror@plt+0x37100>
  43396c:	mov	w21, w0
  433970:	mov	w0, w24
  433974:	bl	421238 <ferror@plt+0x1d258>
  433978:	mov	x3, x0
  43397c:	mov	x0, x19
  433980:	mov	w1, w20
  433984:	mov	w2, w21
  433988:	bl	409b3c <ferror@plt+0x5b5c>
  43398c:	mov	w0, wzr
  433990:	ldp	x20, x19, [sp, #48]
  433994:	ldp	x22, x21, [sp, #32]
  433998:	ldp	x24, x23, [sp, #16]
  43399c:	ldp	x29, x30, [sp], #64
  4339a0:	ret
  4339a4:	stp	x29, x30, [sp, #-64]!
  4339a8:	stp	x24, x23, [sp, #16]
  4339ac:	stp	x22, x21, [sp, #32]
  4339b0:	stp	x20, x19, [sp, #48]
  4339b4:	mov	x19, x4
  4339b8:	mov	x20, x3
  4339bc:	mov	x21, x2
  4339c0:	mov	x22, x1
  4339c4:	mov	x23, x0
  4339c8:	mov	x29, sp
  4339cc:	ldr	w0, [x23, #112]
  4339d0:	mov	x1, x22
  4339d4:	mov	x2, x21
  4339d8:	bl	403a80 <write@plt>
  4339dc:	tbz	x0, #63, 433a04 <ferror@plt+0x2fa24>
  4339e0:	bl	403ee0 <__errno_location@plt>
  4339e4:	ldr	w24, [x0]
  4339e8:	str	xzr, [x20]
  4339ec:	cmp	w24, #0x4
  4339f0:	b.eq	4339cc <ferror@plt+0x2f9ec>  // b.none
  4339f4:	cmp	w24, #0xb
  4339f8:	b.ne	433a10 <ferror@plt+0x2fa30>  // b.any
  4339fc:	mov	w0, #0x3                   	// #3
  433a00:	b	433a44 <ferror@plt+0x2fa64>
  433a04:	str	x0, [x20]
  433a08:	mov	w0, #0x1                   	// #1
  433a0c:	b	433a44 <ferror@plt+0x2fa64>
  433a10:	bl	43d8a4 <ferror@plt+0x398c4>
  433a14:	mov	w20, w0
  433a18:	mov	w0, w24
  433a1c:	bl	43b0e0 <ferror@plt+0x37100>
  433a20:	mov	w21, w0
  433a24:	mov	w0, w24
  433a28:	bl	421238 <ferror@plt+0x1d258>
  433a2c:	mov	x3, x0
  433a30:	mov	x0, x19
  433a34:	mov	w1, w20
  433a38:	mov	w2, w21
  433a3c:	bl	409b3c <ferror@plt+0x5b5c>
  433a40:	mov	w0, wzr
  433a44:	ldp	x20, x19, [sp, #48]
  433a48:	ldp	x22, x21, [sp, #32]
  433a4c:	ldp	x24, x23, [sp, #16]
  433a50:	ldp	x29, x30, [sp], #64
  433a54:	ret
  433a58:	stp	x29, x30, [sp, #-48]!
  433a5c:	cmp	w2, #0x3
  433a60:	stp	x22, x21, [sp, #16]
  433a64:	stp	x20, x19, [sp, #32]
  433a68:	mov	x29, sp
  433a6c:	b.cs	433aec <ferror@plt+0x2fb0c>  // b.hs, b.nlast
  433a70:	adrp	x8, 47d000 <ferror@plt+0x79020>
  433a74:	add	x8, x8, #0xb9c
  433a78:	ldr	w2, [x8, w2, sxtw #2]
  433a7c:	ldr	w0, [x0, #112]
  433a80:	mov	x19, x3
  433a84:	bl	403710 <lseek@plt>
  433a88:	tbnz	x0, #63, 433aa0 <ferror@plt+0x2fac0>
  433a8c:	mov	w0, #0x1                   	// #1
  433a90:	ldp	x20, x19, [sp, #32]
  433a94:	ldp	x22, x21, [sp, #16]
  433a98:	ldp	x29, x30, [sp], #48
  433a9c:	ret
  433aa0:	bl	403ee0 <__errno_location@plt>
  433aa4:	ldr	w20, [x0]
  433aa8:	bl	43d8a4 <ferror@plt+0x398c4>
  433aac:	mov	w21, w0
  433ab0:	mov	w0, w20
  433ab4:	bl	43b0e0 <ferror@plt+0x37100>
  433ab8:	mov	w22, w0
  433abc:	mov	w0, w20
  433ac0:	bl	421238 <ferror@plt+0x1d258>
  433ac4:	mov	x3, x0
  433ac8:	mov	x0, x19
  433acc:	mov	w1, w21
  433ad0:	mov	w2, w22
  433ad4:	bl	409b3c <ferror@plt+0x5b5c>
  433ad8:	mov	w0, wzr
  433adc:	ldp	x20, x19, [sp, #32]
  433ae0:	ldp	x22, x21, [sp, #16]
  433ae4:	ldp	x29, x30, [sp], #48
  433ae8:	ret
  433aec:	adrp	x0, 447000 <ferror@plt+0x43020>
  433af0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433af4:	adrp	x3, 47d000 <ferror@plt+0x79020>
  433af8:	add	x0, x0, #0xf7f
  433afc:	add	x1, x1, #0xa97
  433b00:	add	x3, x3, #0xafe
  433b04:	mov	w2, #0x121                 	// #289
  433b08:	mov	x4, xzr
  433b0c:	bl	427628 <ferror@plt+0x23648>
  433b10:	stp	x29, x30, [sp, #-48]!
  433b14:	stp	x22, x21, [sp, #16]
  433b18:	stp	x20, x19, [sp, #32]
  433b1c:	ldr	w0, [x0, #112]
  433b20:	mov	x29, sp
  433b24:	mov	x19, x1
  433b28:	bl	403a20 <close@plt>
  433b2c:	tbnz	w0, #31, 433b44 <ferror@plt+0x2fb64>
  433b30:	mov	w0, #0x1                   	// #1
  433b34:	ldp	x20, x19, [sp, #32]
  433b38:	ldp	x22, x21, [sp, #16]
  433b3c:	ldp	x29, x30, [sp], #48
  433b40:	ret
  433b44:	bl	403ee0 <__errno_location@plt>
  433b48:	ldr	w20, [x0]
  433b4c:	bl	43d8a4 <ferror@plt+0x398c4>
  433b50:	mov	w21, w0
  433b54:	mov	w0, w20
  433b58:	bl	43b0e0 <ferror@plt+0x37100>
  433b5c:	mov	w22, w0
  433b60:	mov	w0, w20
  433b64:	bl	421238 <ferror@plt+0x1d258>
  433b68:	mov	x3, x0
  433b6c:	mov	x0, x19
  433b70:	mov	w1, w21
  433b74:	mov	w2, w22
  433b78:	bl	409b3c <ferror@plt+0x5b5c>
  433b7c:	mov	w0, wzr
  433b80:	ldp	x20, x19, [sp, #32]
  433b84:	ldp	x22, x21, [sp, #16]
  433b88:	ldp	x29, x30, [sp], #48
  433b8c:	ret
  433b90:	stp	x29, x30, [sp, #-48]!
  433b94:	stp	x20, x19, [sp, #32]
  433b98:	mov	x20, x0
  433b9c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  433ba0:	mov	w19, w1
  433ba4:	add	x0, x0, #0x820
  433ba8:	mov	w1, #0x78                  	// #120
  433bac:	str	x21, [sp, #16]
  433bb0:	mov	x29, sp
  433bb4:	bl	40f3f0 <ferror@plt+0xb410>
  433bb8:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433bbc:	add	x1, x1, #0xb0d
  433bc0:	mov	x21, x0
  433bc4:	bl	4109e8 <ferror@plt+0xca08>
  433bc8:	mov	x0, x20
  433bcc:	str	x20, [x21, #104]
  433bd0:	bl	43a370 <ferror@plt+0x36390>
  433bd4:	str	w19, [x21, #112]
  433bd8:	ldr	w8, [x20, #112]
  433bdc:	mov	x1, x21
  433be0:	mov	x0, x21
  433be4:	str	w8, [x1, #96]!
  433be8:	strh	w19, [x21, #100]
  433bec:	bl	40f95c <ferror@plt+0xb97c>
  433bf0:	mov	x0, x21
  433bf4:	ldp	x20, x19, [sp, #32]
  433bf8:	ldr	x21, [sp, #16]
  433bfc:	ldp	x29, x30, [sp], #48
  433c00:	ret
  433c04:	b	414cbc <ferror@plt+0x10cdc>
  433c08:	stp	x29, x30, [sp, #-48]!
  433c0c:	stp	x22, x21, [sp, #16]
  433c10:	stp	x20, x19, [sp, #32]
  433c14:	ldr	w0, [x0, #112]
  433c18:	mov	x19, x2
  433c1c:	ubfiz	w2, w1, #10, #2
  433c20:	mov	w1, #0x4                   	// #4
  433c24:	mov	x29, sp
  433c28:	bl	403d00 <fcntl@plt>
  433c2c:	cmn	w0, #0x1
  433c30:	b.eq	433c48 <ferror@plt+0x2fc68>  // b.none
  433c34:	mov	w0, #0x1                   	// #1
  433c38:	ldp	x20, x19, [sp, #32]
  433c3c:	ldp	x22, x21, [sp, #16]
  433c40:	ldp	x29, x30, [sp], #48
  433c44:	ret
  433c48:	bl	403ee0 <__errno_location@plt>
  433c4c:	ldr	w20, [x0]
  433c50:	bl	43d8a4 <ferror@plt+0x398c4>
  433c54:	mov	w21, w0
  433c58:	mov	w0, w20
  433c5c:	bl	43b0e0 <ferror@plt+0x37100>
  433c60:	mov	w22, w0
  433c64:	mov	w0, w20
  433c68:	bl	421238 <ferror@plt+0x1d258>
  433c6c:	mov	x3, x0
  433c70:	mov	x0, x19
  433c74:	mov	w1, w21
  433c78:	mov	w2, w22
  433c7c:	bl	409b3c <ferror@plt+0x5b5c>
  433c80:	mov	w0, wzr
  433c84:	ldp	x20, x19, [sp, #32]
  433c88:	ldp	x22, x21, [sp, #16]
  433c8c:	ldp	x29, x30, [sp], #48
  433c90:	ret
  433c94:	stp	x29, x30, [sp, #-32]!
  433c98:	str	x19, [sp, #16]
  433c9c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  433ca0:	ldr	w0, [x19, #4052]
  433ca4:	mov	x29, sp
  433ca8:	cbz	w0, 433cb8 <ferror@plt+0x2fcd8>
  433cac:	ldr	x19, [sp, #16]
  433cb0:	ldp	x29, x30, [sp], #32
  433cb4:	ret
  433cb8:	adrp	x0, 47d000 <ferror@plt+0x79020>
  433cbc:	add	x0, x0, #0xbfc
  433cc0:	bl	41b3b0 <ferror@plt+0x173d0>
  433cc4:	str	w0, [x19, #4052]
  433cc8:	ldr	x19, [sp, #16]
  433ccc:	ldp	x29, x30, [sp], #32
  433cd0:	ret
  433cd4:	stp	x29, x30, [sp, #-32]!
  433cd8:	str	x19, [sp, #16]
  433cdc:	adrp	x19, 491000 <ferror@plt+0x8d020>
  433ce0:	ldr	w0, [x19, #4056]
  433ce4:	mov	x29, sp
  433ce8:	cbz	w0, 433cf8 <ferror@plt+0x2fd18>
  433cec:	ldr	x19, [sp, #16]
  433cf0:	ldp	x29, x30, [sp], #32
  433cf4:	ret
  433cf8:	adrp	x0, 47d000 <ferror@plt+0x79020>
  433cfc:	add	x0, x0, #0xc0f
  433d00:	bl	41b3b0 <ferror@plt+0x173d0>
  433d04:	str	w0, [x19, #4056]
  433d08:	ldr	x19, [sp, #16]
  433d0c:	ldp	x29, x30, [sp], #32
  433d10:	ret
  433d14:	sub	sp, sp, #0x60
  433d18:	mov	x8, x2
  433d1c:	mov	x2, x1
  433d20:	stp	x29, x30, [sp, #80]
  433d24:	add	x29, sp, #0x50
  433d28:	cbz	x1, 433d98 <ferror@plt+0x2fdb8>
  433d2c:	mvn	w12, w3
  433d30:	mov	w13, #0x1                   	// #1
  433d34:	ubfx	w9, w3, #2, #1
  433d38:	ubfx	w10, w3, #7, #1
  433d3c:	ubfx	w11, w3, #3, #1
  433d40:	and	w12, w12, #0x1
  433d44:	mov	x1, x0
  433d48:	ubfx	w14, w3, #4, #1
  433d4c:	ubfx	w15, w3, #5, #1
  433d50:	bic	w0, w13, w3, lsr #1
  433d54:	ubfx	w13, w3, #6, #1
  433d58:	stp	xzr, x7, [sp, #64]
  433d5c:	stp	x5, x6, [sp, #32]
  433d60:	str	x4, [sp, #24]
  433d64:	mov	x3, x8
  433d68:	mov	w4, w12
  433d6c:	mov	w5, w9
  433d70:	mov	w6, w10
  433d74:	mov	w7, w11
  433d78:	stp	xzr, xzr, [sp, #48]
  433d7c:	str	w13, [sp, #16]
  433d80:	str	w15, [sp, #8]
  433d84:	str	w14, [sp]
  433d88:	bl	434430 <ferror@plt+0x30450>
  433d8c:	ldp	x29, x30, [sp, #80]
  433d90:	add	sp, sp, #0x60
  433d94:	ret
  433d98:	adrp	x0, 447000 <ferror@plt+0x43020>
  433d9c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433da0:	adrp	x2, 446000 <ferror@plt+0x42020>
  433da4:	add	x0, x0, #0xf7f
  433da8:	add	x1, x1, #0xc28
  433dac:	add	x2, x2, #0xcef
  433db0:	bl	415dcc <ferror@plt+0x11dec>
  433db4:	mov	w0, wzr
  433db8:	ldp	x29, x30, [sp, #80]
  433dbc:	add	sp, sp, #0x60
  433dc0:	ret
  433dc4:	sub	sp, sp, #0x60
  433dc8:	mov	x8, x2
  433dcc:	mov	x2, x1
  433dd0:	stp	x29, x30, [sp, #80]
  433dd4:	add	x29, sp, #0x50
  433dd8:	cbz	x1, 433e6c <ferror@plt+0x2fe8c>
  433ddc:	ldr	x13, [x29, #16]
  433de0:	mov	x1, x0
  433de4:	tbz	w3, #3, 433dec <ferror@plt+0x2fe0c>
  433de8:	cbnz	x13, 433e88 <ferror@plt+0x2fea8>
  433dec:	ldr	x14, [x29, #24]
  433df0:	tbz	w3, #4, 433df8 <ferror@plt+0x2fe18>
  433df4:	cbnz	x14, 433ea4 <ferror@plt+0x2fec4>
  433df8:	tbz	w3, #5, 433e00 <ferror@plt+0x2fe20>
  433dfc:	cbnz	x7, 433ec0 <ferror@plt+0x2fee0>
  433e00:	ldr	x15, [x29, #32]
  433e04:	mvn	w12, w3
  433e08:	mov	w16, #0x1                   	// #1
  433e0c:	ubfx	w9, w3, #2, #1
  433e10:	ubfx	w10, w3, #7, #1
  433e14:	ubfx	w11, w3, #3, #1
  433e18:	and	w12, w12, #0x1
  433e1c:	bic	w0, w16, w3, lsr #1
  433e20:	ubfx	w16, w3, #4, #1
  433e24:	ubfx	w17, w3, #5, #1
  433e28:	ubfx	w18, w3, #6, #1
  433e2c:	stp	x7, x13, [sp, #48]
  433e30:	stp	x5, x6, [sp, #32]
  433e34:	str	x4, [sp, #24]
  433e38:	mov	x3, x8
  433e3c:	mov	w4, w12
  433e40:	mov	w5, w9
  433e44:	mov	w6, w10
  433e48:	mov	w7, w11
  433e4c:	stp	x14, x15, [sp, #64]
  433e50:	str	w18, [sp, #16]
  433e54:	str	w17, [sp, #8]
  433e58:	str	w16, [sp]
  433e5c:	bl	434430 <ferror@plt+0x30450>
  433e60:	ldp	x29, x30, [sp, #80]
  433e64:	add	sp, sp, #0x60
  433e68:	ret
  433e6c:	adrp	x0, 447000 <ferror@plt+0x43020>
  433e70:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433e74:	adrp	x2, 446000 <ferror@plt+0x42020>
  433e78:	add	x0, x0, #0xf7f
  433e7c:	add	x1, x1, #0xf81
  433e80:	add	x2, x2, #0xcef
  433e84:	b	433ed8 <ferror@plt+0x2fef8>
  433e88:	adrp	x0, 447000 <ferror@plt+0x43020>
  433e8c:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433e90:	adrp	x2, 47d000 <ferror@plt+0x79020>
  433e94:	add	x0, x0, #0xf7f
  433e98:	add	x1, x1, #0xf81
  433e9c:	add	x2, x2, #0xd54
  433ea0:	b	433ed8 <ferror@plt+0x2fef8>
  433ea4:	adrp	x0, 447000 <ferror@plt+0x43020>
  433ea8:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433eac:	adrp	x2, 47d000 <ferror@plt+0x79020>
  433eb0:	add	x0, x0, #0xf7f
  433eb4:	add	x1, x1, #0xf81
  433eb8:	add	x2, x2, #0xd95
  433ebc:	b	433ed8 <ferror@plt+0x2fef8>
  433ec0:	adrp	x0, 447000 <ferror@plt+0x43020>
  433ec4:	adrp	x1, 47d000 <ferror@plt+0x79020>
  433ec8:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  433ecc:	add	x0, x0, #0xf7f
  433ed0:	add	x1, x1, #0xf81
  433ed4:	add	x2, x2, #0x1e
  433ed8:	bl	415dcc <ferror@plt+0x11dec>
  433edc:	mov	w0, wzr
  433ee0:	ldp	x29, x30, [sp, #80]
  433ee4:	add	sp, sp, #0x60
  433ee8:	ret
  433eec:	stp	x29, x30, [sp, #-96]!
  433ef0:	stp	x28, x27, [sp, #16]
  433ef4:	stp	x26, x25, [sp, #32]
  433ef8:	stp	x24, x23, [sp, #48]
  433efc:	stp	x22, x21, [sp, #64]
  433f00:	stp	x20, x19, [sp, #80]
  433f04:	mov	x29, sp
  433f08:	sub	sp, sp, #0x1, lsl #12
  433f0c:	sub	sp, sp, #0xe0
  433f10:	mov	x8, x2
  433f14:	mov	x2, x1
  433f18:	mov	w9, #0xffffffff            	// #-1
  433f1c:	stp	w9, w9, [sp, #216]
  433f20:	cbz	x1, 43435c <ferror@plt+0x3037c>
  433f24:	tbnz	w3, #1, 43437c <ferror@plt+0x3039c>
  433f28:	mov	x19, x7
  433f2c:	mov	x20, x6
  433f30:	mov	x1, x0
  433f34:	tbz	w3, #3, 433f3c <ferror@plt+0x2ff5c>
  433f38:	cbnz	x20, 43439c <ferror@plt+0x303bc>
  433f3c:	tbz	w3, #4, 433f44 <ferror@plt+0x2ff64>
  433f40:	cbnz	x19, 4343bc <ferror@plt+0x303dc>
  433f44:	cbz	x20, 433f4c <ferror@plt+0x2ff6c>
  433f48:	str	xzr, [x20]
  433f4c:	ldr	x21, [x29, #104]
  433f50:	cbz	x19, 433f58 <ferror@plt+0x2ff78>
  433f54:	str	xzr, [x19]
  433f58:	mvn	w10, w3
  433f5c:	cmp	x20, #0x0
  433f60:	add	x14, sp, #0xdc
  433f64:	ubfx	w9, w3, #2, #1
  433f68:	and	w10, w10, #0x1
  433f6c:	csel	x14, x14, xzr, ne  // ne = any
  433f70:	cmp	x19, #0x0
  433f74:	add	x15, sp, #0xd8
  433f78:	ubfx	w6, w3, #7, #1
  433f7c:	ubfx	w7, w3, #3, #1
  433f80:	ubfx	w11, w3, #4, #1
  433f84:	ubfx	w12, w3, #5, #1
  433f88:	ubfx	w13, w3, #6, #1
  433f8c:	csel	x15, x15, xzr, ne  // ne = any
  433f90:	add	x16, sp, #0xd4
  433f94:	stp	x4, x5, [sp, #24]
  433f98:	mov	w0, wzr
  433f9c:	mov	x3, x8
  433fa0:	mov	w4, w10
  433fa4:	mov	w5, w9
  433fa8:	stp	x15, x21, [sp, #64]
  433fac:	str	w13, [sp, #16]
  433fb0:	str	w12, [sp, #8]
  433fb4:	str	w11, [sp]
  433fb8:	stp	x16, xzr, [sp, #40]
  433fbc:	str	x14, [sp, #56]
  433fc0:	bl	434430 <ferror@plt+0x30450>
  433fc4:	cbz	w0, 4342f8 <ferror@plt+0x30318>
  433fc8:	ldr	w8, [sp, #220]
  433fcc:	tbnz	w8, #31, 434000 <ferror@plt+0x30020>
  433fd0:	mov	x0, xzr
  433fd4:	bl	4230f0 <ferror@plt+0x1f110>
  433fd8:	mov	x22, x0
  433fdc:	ldr	w8, [sp, #216]
  433fe0:	tbnz	w8, #31, 43400c <ferror@plt+0x3002c>
  433fe4:	mov	x0, xzr
  433fe8:	bl	4230f0 <ferror@plt+0x1f110>
  433fec:	mov	x23, x0
  433ff0:	ldp	w8, w0, [sp, #216]
  433ff4:	tst	w8, w0
  433ff8:	b.ge	43401c <ferror@plt+0x3003c>  // b.tcont
  433ffc:	b	434294 <ferror@plt+0x302b4>
  434000:	mov	x22, xzr
  434004:	ldr	w8, [sp, #216]
  434008:	tbz	w8, #31, 433fe4 <ferror@plt+0x30004>
  43400c:	mov	x23, xzr
  434010:	ldr	w0, [sp, #220]
  434014:	tst	w8, w0
  434018:	b.lt	434294 <ferror@plt+0x302b4>  // b.tstop
  43401c:	mov	w25, #0x1                   	// #1
  434020:	add	x26, sp, #0x50
  434024:	mov	w27, #0xffffffff            	// #-1
  434028:	b	434048 <ferror@plt+0x30068>
  43402c:	bl	403ee0 <__errno_location@plt>
  434030:	ldr	w24, [x0]
  434034:	cmp	w24, #0x4
  434038:	b.ne	43431c <ferror@plt+0x3033c>  // b.any
  43403c:	ldp	w8, w0, [sp, #216]
  434040:	tst	w8, w0
  434044:	b.lt	434294 <ferror@plt+0x302b4>  // b.tstop
  434048:	movi	v0.2d, #0x0
  43404c:	stp	q0, q0, [sp, #176]
  434050:	stp	q0, q0, [sp, #144]
  434054:	stp	q0, q0, [sp, #112]
  434058:	stp	q0, q0, [sp, #80]
  43405c:	tbnz	w0, #31, 434078 <ferror@plt+0x30098>
  434060:	lsr	w9, w0, #6
  434064:	lsl	x9, x9, #3
  434068:	ldr	x10, [x26, x9]
  43406c:	lsl	x11, x25, x0
  434070:	orr	x10, x10, x11
  434074:	str	x10, [x26, x9]
  434078:	tbnz	w8, #31, 434094 <ferror@plt+0x300b4>
  43407c:	lsr	w9, w8, #6
  434080:	lsl	x9, x9, #3
  434084:	ldr	x10, [x26, x9]
  434088:	lsl	x11, x25, x8
  43408c:	orr	x10, x10, x11
  434090:	str	x10, [x26, x9]
  434094:	cmp	w0, w8
  434098:	csel	w8, w0, w8, gt
  43409c:	add	w0, w8, #0x1
  4340a0:	add	x1, sp, #0x50
  4340a4:	mov	x2, xzr
  4340a8:	mov	x3, xzr
  4340ac:	mov	x4, xzr
  4340b0:	bl	403e10 <select@plt>
  4340b4:	tbnz	w0, #31, 43402c <ferror@plt+0x3004c>
  4340b8:	ldr	w24, [sp, #220]
  4340bc:	tbnz	w24, #31, 434120 <ferror@plt+0x30140>
  4340c0:	lsr	x8, x24, #3
  4340c4:	and	x8, x8, #0x1ffffff8
  4340c8:	ldr	x8, [x26, x8]
  4340cc:	lsr	x8, x8, x24
  4340d0:	tbz	w8, #0, 434120 <ferror@plt+0x30140>
  4340d4:	add	x1, sp, #0xe0
  4340d8:	mov	w2, #0x1000                	// #4096
  4340dc:	mov	w0, w24
  4340e0:	bl	403db0 <read@plt>
  4340e4:	cbz	x0, 434108 <ferror@plt+0x30128>
  4340e8:	mov	x2, x0
  4340ec:	cmp	x0, #0x1
  4340f0:	b.ge	434170 <ferror@plt+0x30190>  // b.tcont
  4340f4:	bl	403ee0 <__errno_location@plt>
  4340f8:	ldr	w0, [x0]
  4340fc:	cmp	w0, #0x4
  434100:	b.eq	4340d4 <ferror@plt+0x300f4>  // b.none
  434104:	b	4341b4 <ferror@plt+0x301d4>
  434108:	ldr	w0, [sp, #220]
  43410c:	tbnz	w0, #31, 43411c <ferror@plt+0x3013c>
  434110:	mov	x1, xzr
  434114:	bl	42092c <ferror@plt+0x1c94c>
  434118:	str	w27, [sp, #220]
  43411c:	str	w27, [sp, #220]
  434120:	ldr	w24, [sp, #216]
  434124:	tbnz	w24, #31, 43403c <ferror@plt+0x3005c>
  434128:	lsr	x8, x24, #3
  43412c:	and	x8, x8, #0x1ffffff8
  434130:	ldr	x8, [x26, x8]
  434134:	lsr	x8, x8, x24
  434138:	tbz	w8, #0, 43403c <ferror@plt+0x3005c>
  43413c:	add	x1, sp, #0xe0
  434140:	mov	w2, #0x1000                	// #4096
  434144:	mov	w0, w24
  434148:	bl	403db0 <read@plt>
  43414c:	cbz	x0, 434188 <ferror@plt+0x301a8>
  434150:	mov	x2, x0
  434154:	cmp	x0, #0x1
  434158:	b.ge	4341a4 <ferror@plt+0x301c4>  // b.tcont
  43415c:	bl	403ee0 <__errno_location@plt>
  434160:	ldr	w0, [x0]
  434164:	cmp	w0, #0x4
  434168:	b.eq	43413c <ferror@plt+0x3015c>  // b.none
  43416c:	b	4341b4 <ferror@plt+0x301d4>
  434170:	add	x1, sp, #0xe0
  434174:	mov	x0, x22
  434178:	bl	423200 <ferror@plt+0x1f220>
  43417c:	ldr	w24, [sp, #216]
  434180:	tbz	w24, #31, 434128 <ferror@plt+0x30148>
  434184:	b	43403c <ferror@plt+0x3005c>
  434188:	ldr	w0, [sp, #216]
  43418c:	tbnz	w0, #31, 43419c <ferror@plt+0x301bc>
  434190:	mov	x1, xzr
  434194:	bl	42092c <ferror@plt+0x1c94c>
  434198:	str	w27, [sp, #216]
  43419c:	str	w27, [sp, #216]
  4341a0:	b	43403c <ferror@plt+0x3005c>
  4341a4:	add	x1, sp, #0xe0
  4341a8:	mov	x0, x23
  4341ac:	bl	423200 <ferror@plt+0x1f220>
  4341b0:	b	43403c <ferror@plt+0x3005c>
  4341b4:	adrp	x25, 491000 <ferror@plt+0x8d020>
  4341b8:	ldr	w24, [x25, #4052]
  4341bc:	cbz	w24, 4343dc <ferror@plt+0x303fc>
  4341c0:	bl	421238 <ferror@plt+0x1d258>
  4341c4:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  4341c8:	mov	x4, x0
  4341cc:	add	x3, x3, #0x181
  4341d0:	mov	w2, #0x1                   	// #1
  4341d4:	mov	x0, x21
  4341d8:	mov	w1, w24
  4341dc:	bl	40998c <ferror@plt+0x59ac>
  4341e0:	ldr	w0, [sp, #220]
  4341e4:	mov	w25, #0x1                   	// #1
  4341e8:	tbnz	w0, #31, 4341fc <ferror@plt+0x3021c>
  4341ec:	mov	x1, xzr
  4341f0:	bl	42092c <ferror@plt+0x1c94c>
  4341f4:	mov	w8, #0xffffffff            	// #-1
  4341f8:	str	w8, [sp, #220]
  4341fc:	ldr	w0, [sp, #216]
  434200:	ldr	x26, [x29, #96]
  434204:	tbnz	w0, #31, 434218 <ferror@plt+0x30238>
  434208:	mov	x1, xzr
  43420c:	bl	42092c <ferror@plt+0x1c94c>
  434210:	mov	w8, #0xffffffff            	// #-1
  434214:	str	w8, [sp, #216]
  434218:	ldr	w0, [sp, #212]
  43421c:	add	x1, sp, #0xe0
  434220:	mov	w2, wzr
  434224:	bl	403f60 <waitpid@plt>
  434228:	tbz	w0, #31, 434254 <ferror@plt+0x30274>
  43422c:	bl	403ee0 <__errno_location@plt>
  434230:	ldr	w24, [x0]
  434234:	cmp	w24, #0x4
  434238:	b.eq	434218 <ferror@plt+0x30238>  // b.none
  43423c:	cmp	w24, #0xa
  434240:	b.ne	4342a0 <ferror@plt+0x302c0>  // b.any
  434244:	cbz	x26, 434254 <ferror@plt+0x30274>
  434248:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43424c:	add	x0, x0, #0xe19
  434250:	bl	434e34 <ferror@plt+0x30e54>
  434254:	cbnz	w25, 4342d4 <ferror@plt+0x302f4>
  434258:	cbz	x26, 434264 <ferror@plt+0x30284>
  43425c:	ldr	w8, [sp, #224]
  434260:	str	w8, [x26]
  434264:	cbz	x20, 434278 <ferror@plt+0x30298>
  434268:	mov	x0, x22
  43426c:	mov	w1, wzr
  434270:	bl	423334 <ferror@plt+0x1f354>
  434274:	str	x0, [x20]
  434278:	cbz	x19, 43428c <ferror@plt+0x302ac>
  43427c:	mov	x0, x23
  434280:	mov	w1, wzr
  434284:	bl	423334 <ferror@plt+0x1f354>
  434288:	str	x0, [x19]
  43428c:	mov	w0, #0x1                   	// #1
  434290:	b	4342f8 <ferror@plt+0x30318>
  434294:	mov	w25, wzr
  434298:	tbz	w0, #31, 4341ec <ferror@plt+0x3020c>
  43429c:	b	4341fc <ferror@plt+0x3021c>
  4342a0:	cbnz	w25, 4342d4 <ferror@plt+0x302f4>
  4342a4:	adrp	x20, 491000 <ferror@plt+0x8d020>
  4342a8:	ldr	w19, [x20, #4052]
  4342ac:	cbz	w19, 434400 <ferror@plt+0x30420>
  4342b0:	mov	w0, w24
  4342b4:	bl	421238 <ferror@plt+0x1d258>
  4342b8:	adrp	x3, 47d000 <ferror@plt+0x79020>
  4342bc:	mov	x4, x0
  4342c0:	add	x3, x3, #0xf5e
  4342c4:	mov	w2, #0x1                   	// #1
  4342c8:	mov	x0, x21
  4342cc:	mov	w1, w19
  4342d0:	bl	40998c <ferror@plt+0x59ac>
  4342d4:	cbz	x22, 4342e4 <ferror@plt+0x30304>
  4342d8:	mov	w1, #0x1                   	// #1
  4342dc:	mov	x0, x22
  4342e0:	bl	423334 <ferror@plt+0x1f354>
  4342e4:	cbz	x23, 4342f4 <ferror@plt+0x30314>
  4342e8:	mov	w1, #0x1                   	// #1
  4342ec:	mov	x0, x23
  4342f0:	bl	423334 <ferror@plt+0x1f354>
  4342f4:	mov	w0, wzr
  4342f8:	add	sp, sp, #0x1, lsl #12
  4342fc:	add	sp, sp, #0xe0
  434300:	ldp	x20, x19, [sp, #80]
  434304:	ldp	x22, x21, [sp, #64]
  434308:	ldp	x24, x23, [sp, #48]
  43430c:	ldp	x26, x25, [sp, #32]
  434310:	ldp	x28, x27, [sp, #16]
  434314:	ldp	x29, x30, [sp], #96
  434318:	ret
  43431c:	adrp	x26, 491000 <ferror@plt+0x8d020>
  434320:	ldr	w25, [x26, #4052]
  434324:	cbz	w25, 434418 <ferror@plt+0x30438>
  434328:	mov	w0, w24
  43432c:	bl	421238 <ferror@plt+0x1d258>
  434330:	adrp	x3, 47d000 <ferror@plt+0x79020>
  434334:	mov	x4, x0
  434338:	add	x3, x3, #0xdd5
  43433c:	mov	w2, #0x1                   	// #1
  434340:	mov	x0, x21
  434344:	mov	w1, w25
  434348:	bl	40998c <ferror@plt+0x59ac>
  43434c:	ldr	w0, [sp, #220]
  434350:	mov	w25, #0x1                   	// #1
  434354:	tbz	w0, #31, 4341ec <ferror@plt+0x3020c>
  434358:	b	4341fc <ferror@plt+0x3021c>
  43435c:	adrp	x0, 447000 <ferror@plt+0x43020>
  434360:	adrp	x1, 47d000 <ferror@plt+0x79020>
  434364:	adrp	x2, 446000 <ferror@plt+0x42020>
  434368:	add	x0, x0, #0xf7f
  43436c:	add	x1, x1, #0xca2
  434370:	add	x2, x2, #0xcef
  434374:	bl	415dcc <ferror@plt+0x11dec>
  434378:	b	4342f4 <ferror@plt+0x30314>
  43437c:	adrp	x0, 447000 <ferror@plt+0x43020>
  434380:	adrp	x1, 47d000 <ferror@plt+0x79020>
  434384:	adrp	x2, 47d000 <ferror@plt+0x79020>
  434388:	add	x0, x0, #0xf7f
  43438c:	add	x1, x1, #0xca2
  434390:	add	x2, x2, #0xd2f
  434394:	bl	415dcc <ferror@plt+0x11dec>
  434398:	b	4342f4 <ferror@plt+0x30314>
  43439c:	adrp	x0, 447000 <ferror@plt+0x43020>
  4343a0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4343a4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4343a8:	add	x0, x0, #0xf7f
  4343ac:	add	x1, x1, #0xca2
  4343b0:	add	x2, x2, #0xd54
  4343b4:	bl	415dcc <ferror@plt+0x11dec>
  4343b8:	b	4342f4 <ferror@plt+0x30314>
  4343bc:	adrp	x0, 447000 <ferror@plt+0x43020>
  4343c0:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4343c4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  4343c8:	add	x0, x0, #0xf7f
  4343cc:	add	x1, x1, #0xca2
  4343d0:	add	x2, x2, #0xd95
  4343d4:	bl	415dcc <ferror@plt+0x11dec>
  4343d8:	b	4342f4 <ferror@plt+0x30314>
  4343dc:	adrp	x8, 47d000 <ferror@plt+0x79020>
  4343e0:	add	x8, x8, #0xbfc
  4343e4:	mov	w26, w0
  4343e8:	mov	x0, x8
  4343ec:	bl	41b3b0 <ferror@plt+0x173d0>
  4343f0:	mov	w24, w0
  4343f4:	mov	w0, w26
  4343f8:	str	w24, [x25, #4052]
  4343fc:	b	4341c0 <ferror@plt+0x301e0>
  434400:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434404:	add	x0, x0, #0xbfc
  434408:	bl	41b3b0 <ferror@plt+0x173d0>
  43440c:	mov	w19, w0
  434410:	str	w0, [x20, #4052]
  434414:	b	4342b0 <ferror@plt+0x302d0>
  434418:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43441c:	add	x0, x0, #0xbfc
  434420:	bl	41b3b0 <ferror@plt+0x173d0>
  434424:	mov	w25, w0
  434428:	str	w0, [x26, #4052]
  43442c:	b	434328 <ferror@plt+0x30348>
  434430:	sub	sp, sp, #0x110
  434434:	stp	x29, x30, [sp, #176]
  434438:	add	x29, sp, #0xb0
  43443c:	stp	x22, x21, [sp, #240]
  434440:	ldr	x22, [x29, #168]
  434444:	stp	x24, x23, [sp, #224]
  434448:	mov	w23, w0
  43444c:	mov	x8, #0xffffffffffffffff    	// #-1
  434450:	sub	x0, x29, #0x28
  434454:	stp	x28, x27, [sp, #192]
  434458:	stp	x26, x25, [sp, #208]
  43445c:	stp	x20, x19, [sp, #256]
  434460:	mov	w28, w7
  434464:	mov	w27, w6
  434468:	mov	w26, w5
  43446c:	mov	w24, w4
  434470:	mov	x25, x3
  434474:	mov	x19, x2
  434478:	mov	x20, x1
  43447c:	stp	x8, x8, [x29, #-24]
  434480:	stp	x8, x8, [x29, #-40]
  434484:	stur	x8, [x29, #-48]
  434488:	bl	403650 <pipe@plt>
  43448c:	tbnz	w0, #31, 4347b0 <ferror@plt+0x307d0>
  434490:	cbz	w23, 4344a0 <ferror@plt+0x304c0>
  434494:	sub	x0, x29, #0x30
  434498:	bl	403650 <pipe@plt>
  43449c:	tbnz	w0, #31, 434680 <ferror@plt+0x306a0>
  4344a0:	ldr	x21, [x29, #144]
  4344a4:	cbz	x21, 4344b4 <ferror@plt+0x304d4>
  4344a8:	sub	x0, x29, #0x10
  4344ac:	bl	403650 <pipe@plt>
  4344b0:	tbnz	w0, #31, 434680 <ferror@plt+0x306a0>
  4344b4:	ldr	x8, [x29, #152]
  4344b8:	stur	x8, [x29, #-72]
  4344bc:	cbz	x8, 4344cc <ferror@plt+0x304ec>
  4344c0:	sub	x0, x29, #0x18
  4344c4:	bl	403650 <pipe@plt>
  4344c8:	tbnz	w0, #31, 434680 <ferror@plt+0x306a0>
  4344cc:	ldr	x8, [x29, #160]
  4344d0:	stur	x8, [x29, #-80]
  4344d4:	cbz	x8, 4344e4 <ferror@plt+0x30504>
  4344d8:	sub	x0, x29, #0x20
  4344dc:	bl	403650 <pipe@plt>
  4344e0:	tbnz	w0, #31, 434680 <ferror@plt+0x306a0>
  4344e4:	str	x20, [sp, #80]
  4344e8:	bl	4036f0 <fork@plt>
  4344ec:	tbnz	w0, #31, 434880 <ferror@plt+0x308a0>
  4344f0:	mov	w20, w0
  4344f4:	cbz	w0, 434c70 <ferror@plt+0x30c90>
  4344f8:	ldur	w0, [x29, #-36]
  4344fc:	tbnz	w0, #31, 434510 <ferror@plt+0x30530>
  434500:	mov	x1, xzr
  434504:	bl	42092c <ferror@plt+0x1c94c>
  434508:	mov	w8, #0xffffffff            	// #-1
  43450c:	stur	w8, [x29, #-36]
  434510:	ldur	w0, [x29, #-44]
  434514:	tbnz	w0, #31, 434528 <ferror@plt+0x30548>
  434518:	mov	x1, xzr
  43451c:	bl	42092c <ferror@plt+0x1c94c>
  434520:	mov	w8, #0xffffffff            	// #-1
  434524:	stur	w8, [x29, #-44]
  434528:	ldur	w0, [x29, #-16]
  43452c:	tbnz	w0, #31, 434540 <ferror@plt+0x30560>
  434530:	mov	x1, xzr
  434534:	bl	42092c <ferror@plt+0x1c94c>
  434538:	mov	w8, #0xffffffff            	// #-1
  43453c:	stur	w8, [x29, #-16]
  434540:	ldur	w0, [x29, #-20]
  434544:	tbnz	w0, #31, 434558 <ferror@plt+0x30578>
  434548:	mov	x1, xzr
  43454c:	bl	42092c <ferror@plt+0x1c94c>
  434550:	mov	w8, #0xffffffff            	// #-1
  434554:	stur	w8, [x29, #-20]
  434558:	ldur	w0, [x29, #-28]
  43455c:	tbnz	w0, #31, 434570 <ferror@plt+0x30590>
  434560:	mov	x1, xzr
  434564:	bl	42092c <ferror@plt+0x1c94c>
  434568:	mov	w8, #0xffffffff            	// #-1
  43456c:	stur	w8, [x29, #-28]
  434570:	ldr	x8, [x29, #136]
  434574:	str	x22, [sp, #88]
  434578:	str	x8, [sp, #72]
  43457c:	cbz	w23, 4345b8 <ferror@plt+0x305d8>
  434580:	sub	x1, x29, #0x34
  434584:	mov	w0, w20
  434588:	mov	w2, wzr
  43458c:	bl	403f60 <waitpid@plt>
  434590:	tbz	w0, #31, 4345b8 <ferror@plt+0x305d8>
  434594:	bl	403ee0 <__errno_location@plt>
  434598:	ldr	w8, [x0]
  43459c:	cmp	w8, #0x4
  4345a0:	b.eq	434580 <ferror@plt+0x305a0>  // b.none
  4345a4:	cmp	w8, #0xa
  4345a8:	b.eq	4345b8 <ferror@plt+0x305d8>  // b.none
  4345ac:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  4345b0:	add	x0, x0, #0x1c1
  4345b4:	bl	434e34 <ferror@plt+0x30e54>
  4345b8:	ldur	w24, [x29, #-40]
  4345bc:	str	x19, [sp, #64]
  4345c0:	mov	x28, xzr
  4345c4:	sub	x22, x29, #0x3c
  4345c8:	mov	w19, #0x8                   	// #8
  4345cc:	cmp	x28, #0x7
  4345d0:	b.hi	43460c <ferror@plt+0x3062c>  // b.pmore
  4345d4:	add	x26, x22, x28
  4345d8:	sub	x27, x19, x28
  4345dc:	mov	w0, w24
  4345e0:	mov	x1, x26
  4345e4:	mov	x2, x27
  4345e8:	bl	403db0 <read@plt>
  4345ec:	tbz	x0, #63, 434604 <ferror@plt+0x30624>
  4345f0:	bl	403ee0 <__errno_location@plt>
  4345f4:	ldr	w25, [x0]
  4345f8:	cmp	w25, #0x4
  4345fc:	b.eq	4345dc <ferror@plt+0x305fc>  // b.none
  434600:	b	43480c <ferror@plt+0x3082c>
  434604:	add	x28, x0, x28
  434608:	cbnz	x0, 4345cc <ferror@plt+0x305ec>
  43460c:	lsr	x8, x28, #2
  434610:	cmp	w8, #0x2
  434614:	b.lt	4348b8 <ferror@plt+0x308d8>  // b.tstop
  434618:	ldur	w8, [x29, #-60]
  43461c:	ldr	x22, [sp, #88]
  434620:	cmp	w8, #0x3
  434624:	b.hi	434a58 <ferror@plt+0x30a78>  // b.pmore
  434628:	adrp	x9, 47d000 <ferror@plt+0x79020>
  43462c:	add	x9, x9, #0xba8
  434630:	adr	x10, 434640 <ferror@plt+0x30660>
  434634:	ldrb	w11, [x9, x8]
  434638:	add	x10, x10, x11, lsl #2
  43463c:	br	x10
  434640:	adrp	x19, 491000 <ferror@plt+0x8d020>
  434644:	ldr	w21, [x19, #4052]
  434648:	cbz	w21, 434b98 <ferror@plt+0x30bb8>
  43464c:	ldur	w0, [x29, #-56]
  434650:	bl	421238 <ferror@plt+0x1d258>
  434654:	ldr	x4, [sp, #80]
  434658:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  43465c:	mov	x5, x0
  434660:	add	x3, x3, #0x1f5
  434664:	mov	w2, #0x2                   	// #2
  434668:	mov	x0, x22
  43466c:	mov	w1, w21
  434670:	bl	40998c <ferror@plt+0x59ac>
  434674:	cmp	w20, #0x1
  434678:	b.ge	434844 <ferror@plt+0x30864>  // b.tcont
  43467c:	b	4346b8 <ferror@plt+0x306d8>
  434680:	bl	403ee0 <__errno_location@plt>
  434684:	adrp	x19, 491000 <ferror@plt+0x8d020>
  434688:	ldr	w20, [x19, #4052]
  43468c:	ldr	w21, [x0]
  434690:	cbz	w20, 434a8c <ferror@plt+0x30aac>
  434694:	mov	w0, w21
  434698:	bl	421238 <ferror@plt+0x1d258>
  43469c:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  4346a0:	mov	x4, x0
  4346a4:	add	x3, x3, #0x301
  4346a8:	mov	w2, #0x13                  	// #19
  4346ac:	mov	x0, x22
  4346b0:	mov	w1, w20
  4346b4:	bl	40998c <ferror@plt+0x59ac>
  4346b8:	ldur	w0, [x29, #-40]
  4346bc:	tbnz	w0, #31, 4346d0 <ferror@plt+0x306f0>
  4346c0:	mov	x1, xzr
  4346c4:	bl	42092c <ferror@plt+0x1c94c>
  4346c8:	mov	w8, #0xffffffff            	// #-1
  4346cc:	stur	w8, [x29, #-40]
  4346d0:	ldur	w0, [x29, #-36]
  4346d4:	tbnz	w0, #31, 4346e8 <ferror@plt+0x30708>
  4346d8:	mov	x1, xzr
  4346dc:	bl	42092c <ferror@plt+0x1c94c>
  4346e0:	mov	w8, #0xffffffff            	// #-1
  4346e4:	stur	w8, [x29, #-36]
  4346e8:	ldur	w0, [x29, #-48]
  4346ec:	tbnz	w0, #31, 434700 <ferror@plt+0x30720>
  4346f0:	mov	x1, xzr
  4346f4:	bl	42092c <ferror@plt+0x1c94c>
  4346f8:	mov	w8, #0xffffffff            	// #-1
  4346fc:	stur	w8, [x29, #-48]
  434700:	ldur	w0, [x29, #-44]
  434704:	tbnz	w0, #31, 434718 <ferror@plt+0x30738>
  434708:	mov	x1, xzr
  43470c:	bl	42092c <ferror@plt+0x1c94c>
  434710:	mov	w8, #0xffffffff            	// #-1
  434714:	stur	w8, [x29, #-44]
  434718:	ldur	w0, [x29, #-16]
  43471c:	tbnz	w0, #31, 434730 <ferror@plt+0x30750>
  434720:	mov	x1, xzr
  434724:	bl	42092c <ferror@plt+0x1c94c>
  434728:	mov	w8, #0xffffffff            	// #-1
  43472c:	stur	w8, [x29, #-16]
  434730:	ldur	w0, [x29, #-12]
  434734:	tbnz	w0, #31, 434748 <ferror@plt+0x30768>
  434738:	mov	x1, xzr
  43473c:	bl	42092c <ferror@plt+0x1c94c>
  434740:	mov	w8, #0xffffffff            	// #-1
  434744:	stur	w8, [x29, #-12]
  434748:	ldur	w0, [x29, #-24]
  43474c:	tbnz	w0, #31, 434760 <ferror@plt+0x30780>
  434750:	mov	x1, xzr
  434754:	bl	42092c <ferror@plt+0x1c94c>
  434758:	mov	w8, #0xffffffff            	// #-1
  43475c:	stur	w8, [x29, #-24]
  434760:	ldur	w0, [x29, #-20]
  434764:	tbnz	w0, #31, 434778 <ferror@plt+0x30798>
  434768:	mov	x1, xzr
  43476c:	bl	42092c <ferror@plt+0x1c94c>
  434770:	mov	w8, #0xffffffff            	// #-1
  434774:	stur	w8, [x29, #-20]
  434778:	ldur	w0, [x29, #-32]
  43477c:	tbnz	w0, #31, 434790 <ferror@plt+0x307b0>
  434780:	mov	x1, xzr
  434784:	bl	42092c <ferror@plt+0x1c94c>
  434788:	mov	w8, #0xffffffff            	// #-1
  43478c:	stur	w8, [x29, #-32]
  434790:	ldur	w0, [x29, #-28]
  434794:	tbnz	w0, #31, 4347e8 <ferror@plt+0x30808>
  434798:	mov	x1, xzr
  43479c:	bl	42092c <ferror@plt+0x1c94c>
  4347a0:	mov	w0, wzr
  4347a4:	mov	w8, #0xffffffff            	// #-1
  4347a8:	stur	w8, [x29, #-28]
  4347ac:	b	4347ec <ferror@plt+0x3080c>
  4347b0:	bl	403ee0 <__errno_location@plt>
  4347b4:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4347b8:	ldr	w20, [x19, #4052]
  4347bc:	ldr	w21, [x0]
  4347c0:	cbz	w20, 434aa4 <ferror@plt+0x30ac4>
  4347c4:	mov	w0, w21
  4347c8:	bl	421238 <ferror@plt+0x1d258>
  4347cc:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  4347d0:	mov	x4, x0
  4347d4:	add	x3, x3, #0x301
  4347d8:	mov	w2, #0x13                  	// #19
  4347dc:	mov	x0, x22
  4347e0:	mov	w1, w20
  4347e4:	bl	40998c <ferror@plt+0x59ac>
  4347e8:	mov	w0, wzr
  4347ec:	ldp	x20, x19, [sp, #256]
  4347f0:	ldp	x22, x21, [sp, #240]
  4347f4:	ldp	x24, x23, [sp, #224]
  4347f8:	ldp	x26, x25, [sp, #208]
  4347fc:	ldp	x28, x27, [sp, #192]
  434800:	ldp	x29, x30, [sp, #176]
  434804:	add	sp, sp, #0x110
  434808:	ret
  43480c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  434810:	ldr	w21, [x19, #4052]
  434814:	cbz	w21, 434b50 <ferror@plt+0x30b70>
  434818:	mov	w0, w25
  43481c:	bl	421238 <ferror@plt+0x1d258>
  434820:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  434824:	mov	x4, x0
  434828:	add	x3, x3, #0x389
  43482c:	ldr	x0, [sp, #88]
  434830:	mov	w2, #0x13                  	// #19
  434834:	mov	w1, w21
  434838:	bl	40998c <ferror@plt+0x59ac>
  43483c:	cmp	w20, #0x1
  434840:	b.lt	4346b8 <ferror@plt+0x306d8>  // b.tstop
  434844:	mov	w0, w20
  434848:	mov	x1, xzr
  43484c:	mov	w2, wzr
  434850:	bl	403f60 <waitpid@plt>
  434854:	tbz	w0, #31, 4346b8 <ferror@plt+0x306d8>
  434858:	bl	403ee0 <__errno_location@plt>
  43485c:	ldr	w8, [x0]
  434860:	cmp	w8, #0x4
  434864:	b.eq	434844 <ferror@plt+0x30864>  // b.none
  434868:	cmp	w8, #0xa
  43486c:	b.eq	4346b8 <ferror@plt+0x306d8>  // b.none
  434870:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  434874:	add	x0, x0, #0x1c1
  434878:	bl	434e34 <ferror@plt+0x30e54>
  43487c:	b	4346b8 <ferror@plt+0x306d8>
  434880:	bl	403ee0 <__errno_location@plt>
  434884:	adrp	x19, 491000 <ferror@plt+0x8d020>
  434888:	ldr	w20, [x19, #4052]
  43488c:	ldr	w21, [x0]
  434890:	cbz	w20, 434b68 <ferror@plt+0x30b88>
  434894:	mov	w0, w21
  434898:	bl	421238 <ferror@plt+0x1d258>
  43489c:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  4348a0:	mov	x4, x0
  4348a4:	add	x3, x3, #0x1ad
  4348a8:	mov	x0, x22
  4348ac:	mov	w1, w20
  4348b0:	mov	w2, wzr
  4348b4:	b	4346b4 <ferror@plt+0x306d4>
  4348b8:	cbz	w23, 43491c <ferror@plt+0x3093c>
  4348bc:	ldur	w25, [x29, #-48]
  4348c0:	mov	x26, xzr
  4348c4:	sub	x27, x29, #0x3c
  4348c8:	mov	w19, #0x4                   	// #4
  4348cc:	cmp	x26, #0x7
  4348d0:	b.hi	43490c <ferror@plt+0x3092c>  // b.pmore
  4348d4:	add	x23, x27, x26
  4348d8:	sub	x24, x19, x26
  4348dc:	mov	w0, w25
  4348e0:	mov	x1, x23
  4348e4:	mov	x2, x24
  4348e8:	bl	403db0 <read@plt>
  4348ec:	tbz	x0, #63, 434904 <ferror@plt+0x30924>
  4348f0:	bl	403ee0 <__errno_location@plt>
  4348f4:	ldr	w22, [x0]
  4348f8:	cmp	w22, #0x4
  4348fc:	b.eq	4348dc <ferror@plt+0x308fc>  // b.none
  434900:	b	43498c <ferror@plt+0x309ac>
  434904:	add	x26, x0, x26
  434908:	cbnz	x0, 4348cc <ferror@plt+0x308ec>
  43490c:	lsr	x8, x26, #2
  434910:	cmp	w8, #0x0
  434914:	b.le	434abc <ferror@plt+0x30adc>
  434918:	ldur	w20, [x29, #-60]
  43491c:	ldur	w0, [x29, #-40]
  434920:	tbnz	w0, #31, 434934 <ferror@plt+0x30954>
  434924:	mov	x1, xzr
  434928:	bl	42092c <ferror@plt+0x1c94c>
  43492c:	mov	w8, #0xffffffff            	// #-1
  434930:	stur	w8, [x29, #-40]
  434934:	ldur	w0, [x29, #-48]
  434938:	tbnz	w0, #31, 43494c <ferror@plt+0x3096c>
  43493c:	mov	x1, xzr
  434940:	bl	42092c <ferror@plt+0x1c94c>
  434944:	mov	w8, #0xffffffff            	// #-1
  434948:	stur	w8, [x29, #-48]
  43494c:	ldr	x8, [sp, #72]
  434950:	cbz	x8, 434958 <ferror@plt+0x30978>
  434954:	str	w20, [x8]
  434958:	ldur	x9, [x29, #-72]
  43495c:	cbz	x21, 434968 <ferror@plt+0x30988>
  434960:	ldur	w8, [x29, #-12]
  434964:	str	w8, [x21]
  434968:	cbz	x9, 434974 <ferror@plt+0x30994>
  43496c:	ldur	w8, [x29, #-24]
  434970:	str	w8, [x9]
  434974:	ldur	x9, [x29, #-80]
  434978:	cbz	x9, 434984 <ferror@plt+0x309a4>
  43497c:	ldur	w8, [x29, #-32]
  434980:	str	w8, [x9]
  434984:	mov	w0, #0x1                   	// #1
  434988:	b	4347ec <ferror@plt+0x3080c>
  43498c:	adrp	x19, 491000 <ferror@plt+0x8d020>
  434990:	ldr	w21, [x19, #4052]
  434994:	cbz	w21, 434b80 <ferror@plt+0x30ba0>
  434998:	mov	w0, w22
  43499c:	b	43481c <ferror@plt+0x3083c>
  4349a0:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4349a4:	ldr	w21, [x19, #4052]
  4349a8:	cbz	w21, 434bb0 <ferror@plt+0x30bd0>
  4349ac:	ldur	w0, [x29, #-56]
  4349b0:	bl	421238 <ferror@plt+0x1d258>
  4349b4:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  4349b8:	mov	x4, x0
  4349bc:	add	x3, x3, #0x247
  4349c0:	mov	w2, #0x13                  	// #19
  4349c4:	mov	x0, x22
  4349c8:	mov	w1, w21
  4349cc:	bl	40998c <ferror@plt+0x59ac>
  4349d0:	cmp	w20, #0x1
  4349d4:	b.ge	434844 <ferror@plt+0x30864>  // b.tcont
  4349d8:	b	4346b8 <ferror@plt+0x306d8>
  4349dc:	adrp	x19, 491000 <ferror@plt+0x8d020>
  4349e0:	ldr	w21, [x19, #4052]
  4349e4:	cbz	w21, 434bc8 <ferror@plt+0x30be8>
  4349e8:	ldur	w0, [x29, #-56]
  4349ec:	bl	421238 <ferror@plt+0x1d258>
  4349f0:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  4349f4:	mov	x4, x0
  4349f8:	add	x3, x3, #0x280
  4349fc:	mov	x0, x22
  434a00:	mov	w1, w21
  434a04:	mov	w2, wzr
  434a08:	bl	40998c <ferror@plt+0x59ac>
  434a0c:	cmp	w20, #0x1
  434a10:	b.ge	434844 <ferror@plt+0x30864>  // b.tcont
  434a14:	b	4346b8 <ferror@plt+0x306d8>
  434a18:	adrp	x19, 491000 <ferror@plt+0x8d020>
  434a1c:	ldr	w22, [x19, #4052]
  434a20:	cbz	w22, 434be0 <ferror@plt+0x30c00>
  434a24:	ldur	w0, [x29, #-56]
  434a28:	sub	w8, w0, #0x1
  434a2c:	cmp	w8, #0x4f
  434a30:	b.hi	434c04 <ferror@plt+0x30c24>  // b.pmore
  434a34:	adrp	x9, 47d000 <ferror@plt+0x79020>
  434a38:	add	x9, x9, #0xbac
  434a3c:	adr	x10, 434a50 <ferror@plt+0x30a70>
  434a40:	ldrb	w11, [x9, x8]
  434a44:	add	x10, x10, x11, lsl #2
  434a48:	mov	w23, #0x3                   	// #3
  434a4c:	br	x10
  434a50:	mov	w23, #0x4                   	// #4
  434a54:	b	434c08 <ferror@plt+0x30c28>
  434a58:	adrp	x19, 491000 <ferror@plt+0x8d020>
  434a5c:	ldr	w1, [x19, #4052]
  434a60:	cbz	w1, 434c40 <ferror@plt+0x30c60>
  434a64:	ldr	x8, [sp, #64]
  434a68:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  434a6c:	add	x3, x3, #0x2a2
  434a70:	mov	w2, #0x13                  	// #19
  434a74:	ldr	x4, [x8]
  434a78:	mov	x0, x22
  434a7c:	bl	40998c <ferror@plt+0x59ac>
  434a80:	cmp	w20, #0x1
  434a84:	b.ge	434844 <ferror@plt+0x30864>  // b.tcont
  434a88:	b	4346b8 <ferror@plt+0x306d8>
  434a8c:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434a90:	add	x0, x0, #0xbfc
  434a94:	bl	41b3b0 <ferror@plt+0x173d0>
  434a98:	mov	w20, w0
  434a9c:	str	w0, [x19, #4052]
  434aa0:	b	434694 <ferror@plt+0x306b4>
  434aa4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434aa8:	add	x0, x0, #0xbfc
  434aac:	bl	41b3b0 <ferror@plt+0x173d0>
  434ab0:	mov	w20, w0
  434ab4:	str	w0, [x19, #4052]
  434ab8:	b	4347c4 <ferror@plt+0x307e4>
  434abc:	bl	403ee0 <__errno_location@plt>
  434ac0:	adrp	x19, 491000 <ferror@plt+0x8d020>
  434ac4:	ldr	w21, [x19, #4052]
  434ac8:	ldr	w22, [x0]
  434acc:	cbz	w21, 434c58 <ferror@plt+0x30c78>
  434ad0:	mov	w0, w22
  434ad4:	bl	421238 <ferror@plt+0x1d258>
  434ad8:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  434adc:	mov	x4, x0
  434ae0:	add	x3, x3, #0x2cd
  434ae4:	b	43482c <ferror@plt+0x3084c>
  434ae8:	mov	w23, #0x8                   	// #8
  434aec:	b	434c08 <ferror@plt+0x30c28>
  434af0:	mov	w23, #0xd                   	// #13
  434af4:	b	434c08 <ferror@plt+0x30c28>
  434af8:	mov	w23, #0x5                   	// #5
  434afc:	b	434c08 <ferror@plt+0x30c28>
  434b00:	mov	w23, #0x6                   	// #6
  434b04:	b	434c08 <ferror@plt+0x30c28>
  434b08:	mov	w23, #0x9                   	// #9
  434b0c:	b	434c08 <ferror@plt+0x30c28>
  434b10:	mov	w23, #0xa                   	// #10
  434b14:	b	434c08 <ferror@plt+0x30c28>
  434b18:	mov	w23, #0x11                  	// #17
  434b1c:	b	434c08 <ferror@plt+0x30c28>
  434b20:	mov	w23, #0x10                  	// #16
  434b24:	b	434c08 <ferror@plt+0x30c28>
  434b28:	mov	w23, #0xe                   	// #14
  434b2c:	b	434c08 <ferror@plt+0x30c28>
  434b30:	mov	w23, #0xf                   	// #15
  434b34:	b	434c08 <ferror@plt+0x30c28>
  434b38:	mov	w23, #0x7                   	// #7
  434b3c:	b	434c08 <ferror@plt+0x30c28>
  434b40:	mov	w23, #0xb                   	// #11
  434b44:	b	434c08 <ferror@plt+0x30c28>
  434b48:	mov	w23, #0x12                  	// #18
  434b4c:	b	434c08 <ferror@plt+0x30c28>
  434b50:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434b54:	add	x0, x0, #0xbfc
  434b58:	bl	41b3b0 <ferror@plt+0x173d0>
  434b5c:	mov	w21, w0
  434b60:	str	w0, [x19, #4052]
  434b64:	b	434818 <ferror@plt+0x30838>
  434b68:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434b6c:	add	x0, x0, #0xbfc
  434b70:	bl	41b3b0 <ferror@plt+0x173d0>
  434b74:	mov	w20, w0
  434b78:	str	w0, [x19, #4052]
  434b7c:	b	434894 <ferror@plt+0x308b4>
  434b80:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434b84:	add	x0, x0, #0xbfc
  434b88:	bl	41b3b0 <ferror@plt+0x173d0>
  434b8c:	mov	w21, w0
  434b90:	str	w0, [x19, #4052]
  434b94:	b	434998 <ferror@plt+0x309b8>
  434b98:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434b9c:	add	x0, x0, #0xbfc
  434ba0:	bl	41b3b0 <ferror@plt+0x173d0>
  434ba4:	mov	w21, w0
  434ba8:	str	w0, [x19, #4052]
  434bac:	b	43464c <ferror@plt+0x3066c>
  434bb0:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434bb4:	add	x0, x0, #0xbfc
  434bb8:	bl	41b3b0 <ferror@plt+0x173d0>
  434bbc:	mov	w21, w0
  434bc0:	str	w0, [x19, #4052]
  434bc4:	b	4349ac <ferror@plt+0x309cc>
  434bc8:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434bcc:	add	x0, x0, #0xbfc
  434bd0:	bl	41b3b0 <ferror@plt+0x173d0>
  434bd4:	mov	w21, w0
  434bd8:	str	w0, [x19, #4052]
  434bdc:	b	4349e8 <ferror@plt+0x30a08>
  434be0:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434be4:	add	x0, x0, #0xbfc
  434be8:	bl	41b3b0 <ferror@plt+0x173d0>
  434bec:	mov	w22, w0
  434bf0:	str	w0, [x19, #4052]
  434bf4:	ldur	w0, [x29, #-56]
  434bf8:	sub	w8, w0, #0x1
  434bfc:	cmp	w8, #0x4f
  434c00:	b.ls	434a34 <ferror@plt+0x30a54>  // b.plast
  434c04:	mov	w23, #0x13                  	// #19
  434c08:	ldr	x8, [sp, #64]
  434c0c:	ldr	x21, [x8]
  434c10:	bl	421238 <ferror@plt+0x1d258>
  434c14:	mov	x5, x0
  434c18:	ldr	x0, [sp, #88]
  434c1c:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  434c20:	add	x3, x3, #0x21d
  434c24:	mov	w1, w22
  434c28:	mov	w2, w23
  434c2c:	mov	x4, x21
  434c30:	bl	40998c <ferror@plt+0x59ac>
  434c34:	cmp	w20, #0x1
  434c38:	b.ge	434844 <ferror@plt+0x30864>  // b.tcont
  434c3c:	b	4346b8 <ferror@plt+0x306d8>
  434c40:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434c44:	add	x0, x0, #0xbfc
  434c48:	bl	41b3b0 <ferror@plt+0x173d0>
  434c4c:	mov	w1, w0
  434c50:	str	w0, [x19, #4052]
  434c54:	b	434a64 <ferror@plt+0x30a84>
  434c58:	adrp	x0, 47d000 <ferror@plt+0x79020>
  434c5c:	add	x0, x0, #0xbfc
  434c60:	bl	41b3b0 <ferror@plt+0x173d0>
  434c64:	mov	w21, w0
  434c68:	str	w0, [x19, #4052]
  434c6c:	b	434ad0 <ferror@plt+0x30af0>
  434c70:	mov	w0, #0x11                  	// #17
  434c74:	mov	x1, xzr
  434c78:	mov	x22, x19
  434c7c:	bl	403780 <signal@plt>
  434c80:	mov	w0, #0x2                   	// #2
  434c84:	mov	x1, xzr
  434c88:	bl	403780 <signal@plt>
  434c8c:	mov	w0, #0xf                   	// #15
  434c90:	mov	x1, xzr
  434c94:	bl	403780 <signal@plt>
  434c98:	mov	w0, #0x1                   	// #1
  434c9c:	mov	x1, xzr
  434ca0:	bl	403780 <signal@plt>
  434ca4:	mov	w0, #0xd                   	// #13
  434ca8:	mov	x1, xzr
  434cac:	bl	403780 <signal@plt>
  434cb0:	ldur	w0, [x29, #-40]
  434cb4:	tbz	w0, #31, 434d28 <ferror@plt+0x30d48>
  434cb8:	ldur	w0, [x29, #-48]
  434cbc:	tbz	w0, #31, 434d40 <ferror@plt+0x30d60>
  434cc0:	ldur	w0, [x29, #-12]
  434cc4:	tbz	w0, #31, 434d58 <ferror@plt+0x30d78>
  434cc8:	ldur	w0, [x29, #-24]
  434ccc:	tbz	w0, #31, 434d70 <ferror@plt+0x30d90>
  434cd0:	ldur	w0, [x29, #-32]
  434cd4:	tbnz	w0, #31, 434ce8 <ferror@plt+0x30d08>
  434cd8:	mov	x1, xzr
  434cdc:	bl	42092c <ferror@plt+0x1c94c>
  434ce0:	mov	w8, #0xffffffff            	// #-1
  434ce4:	stur	w8, [x29, #-32]
  434ce8:	ldr	w8, [x29, #104]
  434cec:	ldp	x20, x21, [x29, #120]
  434cf0:	ldr	w19, [x29, #112]
  434cf4:	stur	w8, [x29, #-80]
  434cf8:	ldr	w8, [x29, #96]
  434cfc:	stur	w8, [x29, #-72]
  434d00:	cbz	w23, 434da0 <ferror@plt+0x30dc0>
  434d04:	bl	4036f0 <fork@plt>
  434d08:	stur	w0, [x29, #-60]
  434d0c:	tbz	w0, #31, 434d8c <ferror@plt+0x30dac>
  434d10:	ldur	w0, [x29, #-44]
  434d14:	sub	x1, x29, #0x3c
  434d18:	bl	435194 <ferror@plt+0x311b4>
  434d1c:	ldur	w0, [x29, #-36]
  434d20:	mov	w1, #0x3                   	// #3
  434d24:	bl	4351f4 <ferror@plt+0x31214>
  434d28:	mov	x1, xzr
  434d2c:	bl	42092c <ferror@plt+0x1c94c>
  434d30:	mov	w8, #0xffffffff            	// #-1
  434d34:	stur	w8, [x29, #-40]
  434d38:	ldur	w0, [x29, #-48]
  434d3c:	tbnz	w0, #31, 434cc0 <ferror@plt+0x30ce0>
  434d40:	mov	x1, xzr
  434d44:	bl	42092c <ferror@plt+0x1c94c>
  434d48:	mov	w8, #0xffffffff            	// #-1
  434d4c:	stur	w8, [x29, #-48]
  434d50:	ldur	w0, [x29, #-12]
  434d54:	tbnz	w0, #31, 434cc8 <ferror@plt+0x30ce8>
  434d58:	mov	x1, xzr
  434d5c:	bl	42092c <ferror@plt+0x1c94c>
  434d60:	mov	w8, #0xffffffff            	// #-1
  434d64:	stur	w8, [x29, #-12]
  434d68:	ldur	w0, [x29, #-24]
  434d6c:	tbnz	w0, #31, 434cd0 <ferror@plt+0x30cf0>
  434d70:	mov	x1, xzr
  434d74:	bl	42092c <ferror@plt+0x1c94c>
  434d78:	mov	w8, #0xffffffff            	// #-1
  434d7c:	stur	w8, [x29, #-24]
  434d80:	ldur	w0, [x29, #-32]
  434d84:	tbz	w0, #31, 434cd8 <ferror@plt+0x30cf8>
  434d88:	b	434ce8 <ferror@plt+0x30d08>
  434d8c:	sub	x8, x29, #0x30
  434d90:	orr	x23, x8, #0x4
  434d94:	cbnz	w0, 434de4 <ferror@plt+0x30e04>
  434d98:	mov	x0, x23
  434d9c:	bl	434e00 <ferror@plt+0x30e20>
  434da0:	ldur	w8, [x29, #-80]
  434da4:	ldur	w0, [x29, #-36]
  434da8:	ldp	w2, w1, [x29, #-20]
  434dac:	ldur	w3, [x29, #-28]
  434db0:	str	w8, [sp, #32]
  434db4:	ldur	w8, [x29, #-72]
  434db8:	ldr	x4, [sp, #80]
  434dbc:	mov	x5, x22
  434dc0:	mov	x6, x25
  434dc4:	mov	w7, w24
  434dc8:	stp	x20, x21, [sp, #48]
  434dcc:	str	w19, [sp, #40]
  434dd0:	str	w8, [sp, #24]
  434dd4:	str	w28, [sp, #16]
  434dd8:	str	w27, [sp, #8]
  434ddc:	str	w26, [sp]
  434de0:	bl	435234 <ferror@plt+0x31254>
  434de4:	ldur	w0, [x29, #-44]
  434de8:	sub	x1, x29, #0x3c
  434dec:	bl	435194 <ferror@plt+0x311b4>
  434df0:	mov	x0, x23
  434df4:	bl	434e00 <ferror@plt+0x30e20>
  434df8:	mov	w0, wzr
  434dfc:	bl	4034e0 <_exit@plt>
  434e00:	stp	x29, x30, [sp, #-32]!
  434e04:	str	x19, [sp, #16]
  434e08:	mov	x19, x0
  434e0c:	ldr	w0, [x0]
  434e10:	mov	x29, sp
  434e14:	tbnz	w0, #31, 434e28 <ferror@plt+0x30e48>
  434e18:	mov	x1, xzr
  434e1c:	bl	42092c <ferror@plt+0x1c94c>
  434e20:	mov	w8, #0xffffffff            	// #-1
  434e24:	str	w8, [x19]
  434e28:	ldr	x19, [sp, #16]
  434e2c:	ldp	x29, x30, [sp], #32
  434e30:	ret
  434e34:	sub	sp, sp, #0x120
  434e38:	stp	x29, x30, [sp, #256]
  434e3c:	add	x29, sp, #0x100
  434e40:	mov	x9, #0xffffffffffffffc8    	// #-56
  434e44:	mov	x10, sp
  434e48:	sub	x11, x29, #0x78
  434e4c:	movk	x9, #0xff80, lsl #32
  434e50:	add	x12, x29, #0x20
  434e54:	add	x10, x10, #0x80
  434e58:	add	x11, x11, #0x38
  434e5c:	stp	x10, x9, [x29, #-16]
  434e60:	stp	x12, x11, [x29, #-32]
  434e64:	stp	x1, x2, [x29, #-120]
  434e68:	stp	x3, x4, [x29, #-104]
  434e6c:	stp	x5, x6, [x29, #-88]
  434e70:	stur	x7, [x29, #-72]
  434e74:	stp	q0, q1, [sp]
  434e78:	ldp	q0, q1, [x29, #-32]
  434e7c:	mov	x8, x0
  434e80:	adrp	x0, 447000 <ferror@plt+0x43020>
  434e84:	add	x0, x0, #0xf7f
  434e88:	sub	x3, x29, #0x40
  434e8c:	mov	w1, #0x10                  	// #16
  434e90:	mov	x2, x8
  434e94:	str	x28, [sp, #272]
  434e98:	stp	q2, q3, [sp, #32]
  434e9c:	stp	q4, q5, [sp, #64]
  434ea0:	stp	q6, q7, [sp, #96]
  434ea4:	stp	q0, q1, [x29, #-64]
  434ea8:	bl	4160a0 <ferror@plt+0x120c0>
  434eac:	ldr	x28, [sp, #272]
  434eb0:	ldp	x29, x30, [sp, #256]
  434eb4:	add	sp, sp, #0x120
  434eb8:	ret
  434ebc:	sub	sp, sp, #0x50
  434ec0:	stp	x29, x30, [sp, #32]
  434ec4:	add	x29, sp, #0x20
  434ec8:	stp	x22, x21, [sp, #48]
  434ecc:	stp	x20, x19, [sp, #64]
  434ed0:	stur	xzr, [x29, #-8]
  434ed4:	cbz	x0, 434f38 <ferror@plt+0x30f58>
  434ed8:	mov	x21, x3
  434edc:	mov	x19, x2
  434ee0:	mov	x20, x1
  434ee4:	sub	x2, x29, #0x8
  434ee8:	mov	x1, xzr
  434eec:	mov	x3, x4
  434ef0:	mov	x22, x4
  434ef4:	bl	41debc <ferror@plt+0x19edc>
  434ef8:	cbz	w0, 434f54 <ferror@plt+0x30f74>
  434efc:	ldur	x1, [x29, #-8]
  434f00:	mov	w3, #0x4                   	// #4
  434f04:	mov	x0, xzr
  434f08:	mov	x2, xzr
  434f0c:	mov	x4, xzr
  434f10:	mov	x5, xzr
  434f14:	mov	x6, x20
  434f18:	mov	x7, x19
  434f1c:	stp	x21, x22, [sp]
  434f20:	bl	433eec <ferror@plt+0x2ff0c>
  434f24:	ldur	x8, [x29, #-8]
  434f28:	mov	w19, w0
  434f2c:	mov	x0, x8
  434f30:	bl	42251c <ferror@plt+0x1e53c>
  434f34:	b	434f58 <ferror@plt+0x30f78>
  434f38:	adrp	x0, 447000 <ferror@plt+0x43020>
  434f3c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  434f40:	adrp	x2, 445000 <ferror@plt+0x41020>
  434f44:	add	x0, x0, #0xf7f
  434f48:	add	x1, x1, #0x60
  434f4c:	add	x2, x2, #0x7ab
  434f50:	bl	415dcc <ferror@plt+0x11dec>
  434f54:	mov	w19, wzr
  434f58:	mov	w0, w19
  434f5c:	ldp	x20, x19, [sp, #64]
  434f60:	ldp	x22, x21, [sp, #48]
  434f64:	ldp	x29, x30, [sp, #32]
  434f68:	add	sp, sp, #0x50
  434f6c:	ret
  434f70:	sub	sp, sp, #0x70
  434f74:	stp	x29, x30, [sp, #80]
  434f78:	add	x29, sp, #0x50
  434f7c:	str	x19, [sp, #96]
  434f80:	str	xzr, [x29, #24]
  434f84:	cbz	x0, 434ff8 <ferror@plt+0x31018>
  434f88:	mov	x19, x1
  434f8c:	add	x2, x29, #0x18
  434f90:	mov	x1, xzr
  434f94:	mov	x3, x19
  434f98:	bl	41debc <ferror@plt+0x19edc>
  434f9c:	cbz	w0, 435014 <ferror@plt+0x31034>
  434fa0:	ldr	x2, [x29, #24]
  434fa4:	cbz	x2, 43502c <ferror@plt+0x3104c>
  434fa8:	movi	v0.2d, #0x0
  434fac:	mov	w0, #0x1                   	// #1
  434fb0:	mov	w4, #0x1                   	// #1
  434fb4:	mov	w5, #0x1                   	// #1
  434fb8:	mov	x1, xzr
  434fbc:	mov	x3, xzr
  434fc0:	mov	w6, wzr
  434fc4:	mov	w7, wzr
  434fc8:	str	x19, [sp, #72]
  434fcc:	str	wzr, [sp, #16]
  434fd0:	str	wzr, [sp, #8]
  434fd4:	stur	q0, [sp, #56]
  434fd8:	stur	q0, [sp, #40]
  434fdc:	stur	q0, [sp, #24]
  434fe0:	str	wzr, [sp]
  434fe4:	bl	434430 <ferror@plt+0x30450>
  434fe8:	mov	w19, w0
  434fec:	ldr	x0, [x29, #24]
  434ff0:	bl	42251c <ferror@plt+0x1e53c>
  434ff4:	b	435018 <ferror@plt+0x31038>
  434ff8:	adrp	x0, 447000 <ferror@plt+0x43020>
  434ffc:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  435000:	adrp	x2, 445000 <ferror@plt+0x41020>
  435004:	add	x0, x0, #0xf7f
  435008:	add	x1, x1, #0xb9
  43500c:	add	x2, x2, #0x7ab
  435010:	bl	415dcc <ferror@plt+0x11dec>
  435014:	mov	w19, wzr
  435018:	mov	w0, w19
  43501c:	ldr	x19, [sp, #96]
  435020:	ldp	x29, x30, [sp, #80]
  435024:	add	sp, sp, #0x70
  435028:	ret
  43502c:	adrp	x0, 447000 <ferror@plt+0x43020>
  435030:	adrp	x1, 47d000 <ferror@plt+0x79020>
  435034:	adrp	x2, 446000 <ferror@plt+0x42020>
  435038:	add	x0, x0, #0xf7f
  43503c:	add	x1, x1, #0xc28
  435040:	add	x2, x2, #0xcef
  435044:	bl	415dcc <ferror@plt+0x11dec>
  435048:	mov	w19, wzr
  43504c:	b	434fec <ferror@plt+0x3100c>
  435050:	stp	x29, x30, [sp, #-48]!
  435054:	stp	x22, x21, [sp, #16]
  435058:	stp	x20, x19, [sp, #32]
  43505c:	mov	w21, w0
  435060:	ands	w20, w0, #0x7f
  435064:	mov	x19, x1
  435068:	mov	x29, sp
  43506c:	b.eq	4350a4 <ferror@plt+0x310c4>  // b.none
  435070:	mov	w8, #0x1000000             	// #16777216
  435074:	add	w8, w8, w20, lsl #24
  435078:	mov	w9, #0x2000000             	// #33554432
  43507c:	cmp	w8, w9
  435080:	b.lt	4350d4 <ferror@plt+0x310f4>  // b.tstop
  435084:	adrp	x21, 491000 <ferror@plt+0x8d020>
  435088:	ldr	w1, [x21, #4052]
  43508c:	cbz	w1, 43511c <ferror@plt+0x3113c>
  435090:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  435094:	add	x3, x3, #0x11a
  435098:	mov	w2, #0x13                  	// #19
  43509c:	mov	x0, x19
  4350a0:	b	4350c8 <ferror@plt+0x310e8>
  4350a4:	ubfx	w20, w21, #8, #8
  4350a8:	cbz	w20, 435108 <ferror@plt+0x31128>
  4350ac:	adrp	x21, 491000 <ferror@plt+0x8d020>
  4350b0:	ldr	w1, [x21, #4056]
  4350b4:	cbz	w1, 435178 <ferror@plt+0x31198>
  4350b8:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  4350bc:	add	x3, x3, #0xf7
  4350c0:	mov	x0, x19
  4350c4:	mov	w2, w20
  4350c8:	mov	x4, x20
  4350cc:	bl	40998c <ferror@plt+0x59ac>
  4350d0:	b	435164 <ferror@plt+0x31184>
  4350d4:	adrp	x22, 491000 <ferror@plt+0x8d020>
  4350d8:	ldr	w1, [x22, #4052]
  4350dc:	and	w20, w21, #0xff
  4350e0:	cbz	w1, 435134 <ferror@plt+0x31154>
  4350e4:	cmp	w20, #0x7f
  4350e8:	b.ne	435150 <ferror@plt+0x31170>  // b.any
  4350ec:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  4350f0:	ubfx	w4, w21, #8, #8
  4350f4:	add	x3, x3, #0x13d
  4350f8:	mov	w2, #0x13                  	// #19
  4350fc:	mov	x0, x19
  435100:	bl	40998c <ferror@plt+0x59ac>
  435104:	b	435164 <ferror@plt+0x31184>
  435108:	mov	w0, #0x1                   	// #1
  43510c:	ldp	x20, x19, [sp, #32]
  435110:	ldp	x22, x21, [sp, #16]
  435114:	ldp	x29, x30, [sp], #48
  435118:	ret
  43511c:	adrp	x0, 47d000 <ferror@plt+0x79020>
  435120:	add	x0, x0, #0xbfc
  435124:	bl	41b3b0 <ferror@plt+0x173d0>
  435128:	mov	w1, w0
  43512c:	str	w0, [x21, #4052]
  435130:	b	435090 <ferror@plt+0x310b0>
  435134:	adrp	x0, 47d000 <ferror@plt+0x79020>
  435138:	add	x0, x0, #0xbfc
  43513c:	bl	41b3b0 <ferror@plt+0x173d0>
  435140:	mov	w1, w0
  435144:	str	w0, [x22, #4052]
  435148:	cmp	w20, #0x7f
  43514c:	b.eq	4350ec <ferror@plt+0x3110c>  // b.none
  435150:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  435154:	add	x3, x3, #0x161
  435158:	mov	w2, #0x13                  	// #19
  43515c:	mov	x0, x19
  435160:	bl	40998c <ferror@plt+0x59ac>
  435164:	mov	w0, wzr
  435168:	ldp	x20, x19, [sp, #32]
  43516c:	ldp	x22, x21, [sp, #16]
  435170:	ldp	x29, x30, [sp], #48
  435174:	ret
  435178:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43517c:	add	x0, x0, #0xc0f
  435180:	bl	41b3b0 <ferror@plt+0x173d0>
  435184:	mov	w1, w0
  435188:	str	w0, [x21, #4056]
  43518c:	b	4350b8 <ferror@plt+0x310d8>
  435190:	ret
  435194:	stp	x29, x30, [sp, #-48]!
  435198:	str	x21, [sp, #16]
  43519c:	stp	x20, x19, [sp, #32]
  4351a0:	mov	x19, x1
  4351a4:	mov	w20, w0
  4351a8:	mov	w21, #0x4                   	// #4
  4351ac:	mov	x29, sp
  4351b0:	b	4351c0 <ferror@plt+0x311e0>
  4351b4:	sub	x21, x21, x0
  4351b8:	add	x19, x19, x0
  4351bc:	cbz	x21, 4351e4 <ferror@plt+0x31204>
  4351c0:	mov	w0, w20
  4351c4:	mov	x1, x19
  4351c8:	mov	x2, x21
  4351cc:	bl	403a80 <write@plt>
  4351d0:	tbz	x0, #63, 4351b4 <ferror@plt+0x311d4>
  4351d4:	bl	403ee0 <__errno_location@plt>
  4351d8:	ldr	w8, [x0]
  4351dc:	cmp	w8, #0x4
  4351e0:	b.eq	4351bc <ferror@plt+0x311dc>  // b.none
  4351e4:	ldp	x20, x19, [sp, #32]
  4351e8:	ldr	x21, [sp, #16]
  4351ec:	ldp	x29, x30, [sp], #48
  4351f0:	ret
  4351f4:	stp	x29, x30, [sp, #-32]!
  4351f8:	mov	x29, sp
  4351fc:	str	x19, [sp, #16]
  435200:	mov	w19, w0
  435204:	str	w1, [x29, #28]
  435208:	bl	403ee0 <__errno_location@plt>
  43520c:	ldr	w8, [x0]
  435210:	add	x1, x29, #0x1c
  435214:	mov	w0, w19
  435218:	str	w8, [x29, #24]
  43521c:	bl	435194 <ferror@plt+0x311b4>
  435220:	add	x1, x29, #0x18
  435224:	mov	w0, w19
  435228:	bl	435194 <ferror@plt+0x311b4>
  43522c:	mov	w0, #0x1                   	// #1
  435230:	bl	4034e0 <_exit@plt>
  435234:	sub	sp, sp, #0x70
  435238:	stp	x26, x25, [sp, #48]
  43523c:	stp	x24, x23, [sp, #64]
  435240:	stp	x22, x21, [sp, #80]
  435244:	stp	x20, x19, [sp, #96]
  435248:	mov	w25, w7
  43524c:	mov	x20, x6
  435250:	mov	x21, x5
  435254:	mov	w22, w3
  435258:	mov	w23, w2
  43525c:	mov	w24, w1
  435260:	mov	w19, w0
  435264:	stp	x29, x30, [sp, #16]
  435268:	str	x27, [sp, #32]
  43526c:	add	x29, sp, #0x10
  435270:	cbz	x4, 435280 <ferror@plt+0x312a0>
  435274:	mov	x0, x4
  435278:	bl	403be0 <chdir@plt>
  43527c:	tbnz	w0, #31, 43559c <ferror@plt+0x315bc>
  435280:	cbz	w25, 435340 <ferror@plt+0x31360>
  435284:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  435288:	add	x0, x0, #0x373
  43528c:	bl	403660 <opendir@plt>
  435290:	cbz	x0, 435358 <ferror@plt+0x31378>
  435294:	mov	x25, x0
  435298:	bl	4039b0 <readdir@plt>
  43529c:	cbz	x0, 435334 <ferror@plt+0x31354>
  4352a0:	mov	x26, x0
  4352a4:	b	4352b8 <ferror@plt+0x312d8>
  4352a8:	mov	x0, x25
  4352ac:	bl	4039b0 <readdir@plt>
  4352b0:	mov	x26, x0
  4352b4:	cbz	x0, 435334 <ferror@plt+0x31354>
  4352b8:	str	xzr, [sp]
  4352bc:	ldrb	w8, [x26, #19]!
  4352c0:	cmp	w8, #0x2e
  4352c4:	b.eq	4352a8 <ferror@plt+0x312c8>  // b.none
  4352c8:	bl	403ee0 <__errno_location@plt>
  4352cc:	mov	x27, x0
  4352d0:	str	wzr, [x0]
  4352d4:	mov	x1, sp
  4352d8:	mov	w2, #0xa                   	// #10
  4352dc:	mov	x0, x26
  4352e0:	bl	403ba0 <strtol@plt>
  4352e4:	ldr	w8, [x27]
  4352e8:	cbnz	w8, 4352a8 <ferror@plt+0x312c8>
  4352ec:	ldr	x8, [sp]
  4352f0:	cbz	x8, 4352a8 <ferror@plt+0x312c8>
  4352f4:	ldrb	w8, [x8]
  4352f8:	cbnz	w8, 4352a8 <ferror@plt+0x312c8>
  4352fc:	mov	x26, x0
  435300:	cmp	x0, w26, sxtw
  435304:	b.ne	4352a8 <ferror@plt+0x312c8>  // b.any
  435308:	mov	x0, x25
  43530c:	bl	403d40 <dirfd@plt>
  435310:	cmp	w26, #0x3
  435314:	b.lt	4352a8 <ferror@plt+0x312c8>  // b.tstop
  435318:	cmp	w0, w26
  43531c:	b.eq	4352a8 <ferror@plt+0x312c8>  // b.none
  435320:	mov	w1, #0x2                   	// #2
  435324:	mov	w2, #0x1                   	// #1
  435328:	mov	w0, w26
  43532c:	bl	403d00 <fcntl@plt>
  435330:	b	4352a8 <ferror@plt+0x312c8>
  435334:	mov	x0, x25
  435338:	bl	4039f0 <closedir@plt>
  43533c:	b	4353b4 <ferror@plt+0x313d4>
  435340:	tbnz	w19, #31, 4353b4 <ferror@plt+0x313d4>
  435344:	mov	w1, #0x2                   	// #2
  435348:	mov	w2, #0x1                   	// #1
  43534c:	mov	w0, w19
  435350:	bl	403d00 <fcntl@plt>
  435354:	b	4353b4 <ferror@plt+0x313d4>
  435358:	mov	x1, sp
  43535c:	mov	w0, #0x7                   	// #7
  435360:	bl	403d60 <getrlimit@plt>
  435364:	cbz	w0, 435378 <ferror@plt+0x31398>
  435368:	mov	w0, #0x4                   	// #4
  43536c:	bl	403de0 <sysconf@plt>
  435370:	mov	x25, x0
  435374:	b	435384 <ferror@plt+0x313a4>
  435378:	ldr	x25, [sp, #8]
  43537c:	cmn	x25, #0x1
  435380:	b.eq	435368 <ferror@plt+0x31388>  // b.none
  435384:	subs	w8, w25, #0x1
  435388:	b.lt	4353b4 <ferror@plt+0x313d4>  // b.tstop
  43538c:	cmp	w8, #0x3
  435390:	b.cc	4353b4 <ferror@plt+0x313d4>  // b.lo, b.ul, b.last
  435394:	mov	w26, #0x3                   	// #3
  435398:	mov	w1, #0x2                   	// #2
  43539c:	mov	w2, #0x1                   	// #1
  4353a0:	mov	w0, w26
  4353a4:	bl	403d00 <fcntl@plt>
  4353a8:	add	w26, w26, #0x1
  4353ac:	cmp	w25, w26
  4353b0:	b.ne	435398 <ferror@plt+0x313b8>  // b.any
  4353b4:	tbnz	w24, #31, 4353dc <ferror@plt+0x313fc>
  4353b8:	mov	w0, w24
  4353bc:	mov	w1, wzr
  4353c0:	bl	403e60 <dup2@plt>
  4353c4:	tbz	w0, #31, 435420 <ferror@plt+0x31440>
  4353c8:	bl	403ee0 <__errno_location@plt>
  4353cc:	ldr	w8, [x0]
  4353d0:	cmp	w8, #0x4
  4353d4:	b.eq	4353b8 <ferror@plt+0x313d8>  // b.none
  4353d8:	b	4354fc <ferror@plt+0x3151c>
  4353dc:	ldr	w8, [x29, #128]
  4353e0:	cbnz	w8, 435430 <ferror@plt+0x31450>
  4353e4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4353e8:	add	x0, x0, #0x402
  4353ec:	mov	w1, wzr
  4353f0:	bl	403800 <open@plt>
  4353f4:	cmn	w0, #0x1
  4353f8:	b.eq	4355d4 <ferror@plt+0x315f4>  // b.none
  4353fc:	mov	w24, w0
  435400:	mov	w0, w24
  435404:	mov	w1, wzr
  435408:	bl	403e60 <dup2@plt>
  43540c:	tbz	w0, #31, 435420 <ferror@plt+0x31440>
  435410:	bl	403ee0 <__errno_location@plt>
  435414:	ldr	w8, [x0]
  435418:	cmp	w8, #0x4
  43541c:	b.eq	435400 <ferror@plt+0x31420>  // b.none
  435420:	tbnz	w24, #31, 435430 <ferror@plt+0x31450>
  435424:	mov	w0, w24
  435428:	mov	x1, xzr
  43542c:	bl	42092c <ferror@plt+0x1c94c>
  435430:	tbnz	w23, #31, 435460 <ferror@plt+0x31480>
  435434:	mov	w1, #0x1                   	// #1
  435438:	mov	w0, w23
  43543c:	bl	403e60 <dup2@plt>
  435440:	tbz	w0, #31, 435458 <ferror@plt+0x31478>
  435444:	bl	403ee0 <__errno_location@plt>
  435448:	ldr	w8, [x0]
  43544c:	cmp	w8, #0x4
  435450:	b.eq	435434 <ferror@plt+0x31454>  // b.none
  435454:	b	4354fc <ferror@plt+0x3151c>
  435458:	tbz	w23, #31, 4354cc <ferror@plt+0x314ec>
  43545c:	b	4354d8 <ferror@plt+0x314f8>
  435460:	ldr	w8, [x29, #112]
  435464:	cbz	w8, 4354d8 <ferror@plt+0x314f8>
  435468:	adrp	x24, 447000 <ferror@plt+0x43020>
  43546c:	add	x24, x24, #0x402
  435470:	mov	w1, #0x1                   	// #1
  435474:	mov	x0, x24
  435478:	bl	403800 <open@plt>
  43547c:	mov	w23, w0
  435480:	tbz	w0, #31, 4354a4 <ferror@plt+0x314c4>
  435484:	bl	403ee0 <__errno_location@plt>
  435488:	ldr	w8, [x0]
  43548c:	cmp	w8, #0x4
  435490:	b.eq	435470 <ferror@plt+0x31490>  // b.none
  435494:	cmn	w23, #0x1
  435498:	b.eq	4355fc <ferror@plt+0x3161c>  // b.none
  43549c:	mov	w24, #0x1                   	// #1
  4354a0:	b	4354a8 <ferror@plt+0x314c8>
  4354a4:	mov	w24, wzr
  4354a8:	mov	w1, #0x1                   	// #1
  4354ac:	mov	w0, w23
  4354b0:	bl	403e60 <dup2@plt>
  4354b4:	tbz	w0, #31, 4354c8 <ferror@plt+0x314e8>
  4354b8:	bl	403ee0 <__errno_location@plt>
  4354bc:	ldr	w8, [x0]
  4354c0:	cmp	w8, #0x4
  4354c4:	b.eq	4354a8 <ferror@plt+0x314c8>  // b.none
  4354c8:	tbnz	w24, #0, 4354d8 <ferror@plt+0x314f8>
  4354cc:	mov	w0, w23
  4354d0:	mov	x1, xzr
  4354d4:	bl	42092c <ferror@plt+0x1c94c>
  4354d8:	tbnz	w22, #31, 435560 <ferror@plt+0x31580>
  4354dc:	mov	w1, #0x2                   	// #2
  4354e0:	mov	w0, w22
  4354e4:	bl	403e60 <dup2@plt>
  4354e8:	tbz	w0, #31, 435508 <ferror@plt+0x31528>
  4354ec:	bl	403ee0 <__errno_location@plt>
  4354f0:	ldr	w8, [x0]
  4354f4:	cmp	w8, #0x4
  4354f8:	b.eq	4354dc <ferror@plt+0x314fc>  // b.none
  4354fc:	mov	w1, #0x2                   	// #2
  435500:	mov	w0, w19
  435504:	bl	4351f4 <ferror@plt+0x31214>
  435508:	tbnz	w22, #31, 435518 <ferror@plt+0x31538>
  43550c:	mov	w0, w22
  435510:	mov	x1, xzr
  435514:	bl	42092c <ferror@plt+0x1c94c>
  435518:	ldr	w22, [x29, #104]
  43551c:	ldr	w23, [x29, #96]
  435520:	ldr	x8, [x29, #144]
  435524:	ldr	w24, [x29, #136]
  435528:	cbz	x8, 435534 <ferror@plt+0x31554>
  43552c:	ldr	x0, [x29, #152]
  435530:	blr	x8
  435534:	mov	x8, x21
  435538:	ldr	x0, [x8], #8
  43553c:	cmp	w24, #0x0
  435540:	mov	x2, x20
  435544:	mov	w3, w23
  435548:	csel	x1, x21, x8, eq  // eq = none
  43554c:	mov	w4, w22
  435550:	bl	435624 <ferror@plt+0x31644>
  435554:	mov	w1, #0x1                   	// #1
  435558:	mov	w0, w19
  43555c:	bl	4351f4 <ferror@plt+0x31214>
  435560:	ldr	w8, [x29, #120]
  435564:	cbz	w8, 435518 <ferror@plt+0x31538>
  435568:	adrp	x23, 447000 <ferror@plt+0x43020>
  43556c:	add	x23, x23, #0x402
  435570:	mov	w1, #0x1                   	// #1
  435574:	mov	x0, x23
  435578:	bl	403800 <open@plt>
  43557c:	mov	w22, w0
  435580:	tbz	w0, #31, 4355a8 <ferror@plt+0x315c8>
  435584:	bl	403ee0 <__errno_location@plt>
  435588:	ldr	w8, [x0]
  43558c:	cmp	w8, #0x4
  435590:	b.eq	435570 <ferror@plt+0x31590>  // b.none
  435594:	mov	w23, #0x1                   	// #1
  435598:	b	4355ac <ferror@plt+0x315cc>
  43559c:	mov	w0, w19
  4355a0:	mov	w1, wzr
  4355a4:	bl	4351f4 <ferror@plt+0x31214>
  4355a8:	mov	w23, wzr
  4355ac:	mov	w1, #0x2                   	// #2
  4355b0:	mov	w0, w22
  4355b4:	bl	403e60 <dup2@plt>
  4355b8:	tbz	w0, #31, 4355cc <ferror@plt+0x315ec>
  4355bc:	bl	403ee0 <__errno_location@plt>
  4355c0:	ldr	w8, [x0]
  4355c4:	cmp	w8, #0x4
  4355c8:	b.eq	4355ac <ferror@plt+0x315cc>  // b.none
  4355cc:	tbz	w23, #0, 43550c <ferror@plt+0x3152c>
  4355d0:	b	435518 <ferror@plt+0x31538>
  4355d4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4355d8:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4355dc:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  4355e0:	adrp	x4, 47e000 <ferror@plt+0x7a020>
  4355e4:	add	x0, x0, #0xf7f
  4355e8:	add	x1, x1, #0x341
  4355ec:	add	x3, x3, #0x34a
  4355f0:	add	x4, x4, #0x352
  4355f4:	mov	w2, #0x4a2                 	// #1186
  4355f8:	bl	427628 <ferror@plt+0x23648>
  4355fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  435600:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  435604:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  435608:	adrp	x4, 47e000 <ferror@plt+0x7a020>
  43560c:	add	x0, x0, #0xf7f
  435610:	add	x1, x1, #0x341
  435614:	add	x3, x3, #0x34a
  435618:	add	x4, x4, #0x362
  43561c:	mov	w2, #0x4b5                 	// #1205
  435620:	bl	427628 <ferror@plt+0x23648>
  435624:	stp	x29, x30, [sp, #-96]!
  435628:	stp	x28, x27, [sp, #16]
  43562c:	stp	x26, x25, [sp, #32]
  435630:	stp	x24, x23, [sp, #48]
  435634:	stp	x22, x21, [sp, #64]
  435638:	stp	x20, x19, [sp, #80]
  43563c:	ldrb	w8, [x0]
  435640:	mov	x29, sp
  435644:	cbz	w8, 43569c <ferror@plt+0x316bc>
  435648:	mov	w21, w4
  43564c:	mov	w20, w3
  435650:	mov	x23, x2
  435654:	mov	x24, x0
  435658:	mov	x19, x1
  43565c:	orr	w8, w4, w3
  435660:	cbz	w8, 435674 <ferror@plt+0x31694>
  435664:	mov	w1, #0x2f                  	// #47
  435668:	mov	x0, x24
  43566c:	bl	403ca0 <strchr@plt>
  435670:	cbz	x0, 435700 <ferror@plt+0x31720>
  435674:	mov	x0, x24
  435678:	mov	x1, x19
  43567c:	cbz	x23, 4356c4 <ferror@plt+0x316e4>
  435680:	mov	x2, x23
  435684:	bl	403cc0 <execve@plt>
  435688:	bl	403ee0 <__errno_location@plt>
  43568c:	ldr	w8, [x0]
  435690:	cmp	w8, #0x8
  435694:	b.ne	4356a8 <ferror@plt+0x316c8>  // b.any
  435698:	b	4356d8 <ferror@plt+0x316f8>
  43569c:	bl	403ee0 <__errno_location@plt>
  4356a0:	mov	w8, #0x2                   	// #2
  4356a4:	str	w8, [x0]
  4356a8:	ldp	x20, x19, [sp, #80]
  4356ac:	ldp	x22, x21, [sp, #64]
  4356b0:	ldp	x24, x23, [sp, #48]
  4356b4:	ldp	x26, x25, [sp, #32]
  4356b8:	ldp	x28, x27, [sp, #16]
  4356bc:	ldp	x29, x30, [sp], #96
  4356c0:	ret
  4356c4:	bl	403980 <execv@plt>
  4356c8:	bl	403ee0 <__errno_location@plt>
  4356cc:	ldr	w8, [x0]
  4356d0:	cmp	w8, #0x8
  4356d4:	b.ne	4356a8 <ferror@plt+0x316c8>  // b.any
  4356d8:	mov	x0, x24
  4356dc:	mov	x1, x19
  4356e0:	mov	x2, x23
  4356e4:	ldp	x20, x19, [sp, #80]
  4356e8:	ldp	x22, x21, [sp, #64]
  4356ec:	ldp	x24, x23, [sp, #48]
  4356f0:	ldp	x26, x25, [sp, #32]
  4356f4:	ldp	x28, x27, [sp, #16]
  4356f8:	ldp	x29, x30, [sp], #96
  4356fc:	b	435950 <ferror@plt+0x31970>
  435700:	cbz	w21, 43571c <ferror@plt+0x3173c>
  435704:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  435708:	add	x1, x1, #0x95d
  43570c:	mov	x0, x23
  435710:	bl	40909c <ferror@plt+0x50bc>
  435714:	cbnz	w20, 435724 <ferror@plt+0x31744>
  435718:	b	435734 <ferror@plt+0x31754>
  43571c:	mov	x0, xzr
  435720:	cbz	w20, 435734 <ferror@plt+0x31754>
  435724:	cbnz	x0, 435734 <ferror@plt+0x31754>
  435728:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  43572c:	add	x0, x0, #0x95d
  435730:	bl	4093d4 <ferror@plt+0x53f4>
  435734:	adrp	x8, 47d000 <ferror@plt+0x79020>
  435738:	add	x8, x8, #0x16e
  43573c:	cmp	x0, #0x0
  435740:	csel	x20, x8, x0, eq  // eq = none
  435744:	mov	x0, x24
  435748:	bl	403510 <strlen@plt>
  43574c:	mov	x21, x0
  435750:	add	x25, x0, #0x1
  435754:	mov	x0, x20
  435758:	bl	403510 <strlen@plt>
  43575c:	add	x8, x21, x0
  435760:	mov	x22, x0
  435764:	add	x0, x8, #0x2
  435768:	bl	414b40 <ferror@plt+0x10b60>
  43576c:	add	x26, x0, x22
  435770:	add	x22, x26, #0x1
  435774:	mov	x21, x0
  435778:	mov	x0, x22
  43577c:	mov	x1, x24
  435780:	mov	x2, x25
  435784:	bl	4034a0 <memcpy@plt>
  435788:	mov	w8, #0x2f                  	// #47
  43578c:	mov	w27, wzr
  435790:	strb	w8, [x26]
  435794:	cbnz	x23, 435870 <ferror@plt+0x31890>
  435798:	b	4357a8 <ferror@plt+0x317c8>
  43579c:	add	x20, x20, x25
  4357a0:	ldrb	w8, [x20], #1
  4357a4:	cbz	w8, 435924 <ferror@plt+0x31944>
  4357a8:	mov	x25, xzr
  4357ac:	ldrb	w8, [x20, x25]
  4357b0:	cmp	w8, #0x3a
  4357b4:	b.eq	4357cc <ferror@plt+0x317ec>  // b.none
  4357b8:	cbz	w8, 4357cc <ferror@plt+0x317ec>
  4357bc:	add	x25, x25, #0x1
  4357c0:	ldrb	w8, [x20, x25]
  4357c4:	cmp	w8, #0x3a
  4357c8:	b.ne	4357b8 <ferror@plt+0x317d8>  // b.any
  4357cc:	mov	x23, x22
  4357d0:	cbz	x25, 4357ec <ferror@plt+0x3180c>
  4357d4:	add	x8, x20, x25
  4357d8:	sub	x2, x8, x20
  4357dc:	sub	x23, x26, x2
  4357e0:	mov	x0, x23
  4357e4:	mov	x1, x20
  4357e8:	bl	4034a0 <memcpy@plt>
  4357ec:	mov	x0, x23
  4357f0:	mov	x1, x19
  4357f4:	bl	403980 <execv@plt>
  4357f8:	bl	403ee0 <__errno_location@plt>
  4357fc:	ldr	w8, [x0]
  435800:	mov	x24, x0
  435804:	cmp	w8, #0x8
  435808:	b.ne	435820 <ferror@plt+0x31840>  // b.any
  43580c:	mov	x0, x23
  435810:	mov	x1, x19
  435814:	mov	x2, xzr
  435818:	bl	435950 <ferror@plt+0x31970>
  43581c:	ldr	w8, [x24]
  435820:	cmp	w8, #0x12
  435824:	b.le	435848 <ferror@plt+0x31868>
  435828:	sub	w9, w8, #0x13
  43582c:	cmp	w9, #0x2
  435830:	b.cc	43579c <ferror@plt+0x317bc>  // b.lo, b.ul, b.last
  435834:	cmp	w8, #0x6e
  435838:	b.eq	43579c <ferror@plt+0x317bc>  // b.none
  43583c:	cmp	w8, #0x74
  435840:	b.eq	43579c <ferror@plt+0x317bc>  // b.none
  435844:	b	435930 <ferror@plt+0x31950>
  435848:	cmp	w8, #0x2
  43584c:	b.eq	43579c <ferror@plt+0x317bc>  // b.none
  435850:	cmp	w8, #0xd
  435854:	b.ne	435930 <ferror@plt+0x31950>  // b.any
  435858:	mov	w27, #0x1                   	// #1
  43585c:	b	43579c <ferror@plt+0x317bc>
  435860:	mov	w27, #0x1                   	// #1
  435864:	add	x20, x20, x28
  435868:	ldrb	w8, [x20], #1
  43586c:	cbz	w8, 435924 <ferror@plt+0x31944>
  435870:	mov	x28, xzr
  435874:	ldrb	w8, [x20, x28]
  435878:	cbz	w8, 435890 <ferror@plt+0x318b0>
  43587c:	cmp	w8, #0x3a
  435880:	b.eq	435890 <ferror@plt+0x318b0>  // b.none
  435884:	add	x28, x28, #0x1
  435888:	ldrb	w8, [x20, x28]
  43588c:	cbnz	w8, 43587c <ferror@plt+0x3189c>
  435890:	mov	x25, x22
  435894:	cbz	x28, 4358b0 <ferror@plt+0x318d0>
  435898:	add	x8, x20, x28
  43589c:	sub	x2, x8, x20
  4358a0:	sub	x25, x26, x2
  4358a4:	mov	x0, x25
  4358a8:	mov	x1, x20
  4358ac:	bl	4034a0 <memcpy@plt>
  4358b0:	mov	x0, x25
  4358b4:	mov	x1, x19
  4358b8:	mov	x2, x23
  4358bc:	bl	403cc0 <execve@plt>
  4358c0:	bl	403ee0 <__errno_location@plt>
  4358c4:	ldr	w8, [x0]
  4358c8:	mov	x24, x0
  4358cc:	cmp	w8, #0x8
  4358d0:	b.ne	4358e8 <ferror@plt+0x31908>  // b.any
  4358d4:	mov	x0, x25
  4358d8:	mov	x1, x19
  4358dc:	mov	x2, x23
  4358e0:	bl	435950 <ferror@plt+0x31970>
  4358e4:	ldr	w8, [x24]
  4358e8:	cmp	w8, #0x12
  4358ec:	b.le	435910 <ferror@plt+0x31930>
  4358f0:	sub	w9, w8, #0x13
  4358f4:	cmp	w9, #0x2
  4358f8:	b.cc	435864 <ferror@plt+0x31884>  // b.lo, b.ul, b.last
  4358fc:	cmp	w8, #0x6e
  435900:	b.eq	435864 <ferror@plt+0x31884>  // b.none
  435904:	cmp	w8, #0x74
  435908:	b.eq	435864 <ferror@plt+0x31884>  // b.none
  43590c:	b	435930 <ferror@plt+0x31950>
  435910:	cmp	w8, #0x2
  435914:	b.eq	435864 <ferror@plt+0x31884>  // b.none
  435918:	cmp	w8, #0xd
  43591c:	b.eq	435860 <ferror@plt+0x31880>  // b.none
  435920:	b	435930 <ferror@plt+0x31950>
  435924:	cbz	w27, 435930 <ferror@plt+0x31950>
  435928:	mov	w8, #0xd                   	// #13
  43592c:	str	w8, [x24]
  435930:	mov	x0, x21
  435934:	ldp	x20, x19, [sp, #80]
  435938:	ldp	x22, x21, [sp, #64]
  43593c:	ldp	x24, x23, [sp, #48]
  435940:	ldp	x26, x25, [sp, #32]
  435944:	ldp	x28, x27, [sp, #16]
  435948:	ldp	x29, x30, [sp], #96
  43594c:	b	414cbc <ferror@plt+0x10cdc>
  435950:	stp	x29, x30, [sp, #-64]!
  435954:	str	x23, [sp, #16]
  435958:	stp	x22, x21, [sp, #32]
  43595c:	stp	x20, x19, [sp, #48]
  435960:	mov	x19, x2
  435964:	mov	x21, x1
  435968:	mov	x22, x0
  43596c:	mov	x23, #0xffffffffffffffff    	// #-1
  435970:	mov	x8, x1
  435974:	mov	x29, sp
  435978:	ldr	x9, [x8], #8
  43597c:	add	x23, x23, #0x1
  435980:	cbnz	x9, 435978 <ferror@plt+0x31998>
  435984:	add	w0, w23, #0x2
  435988:	mov	w1, #0x8                   	// #8
  43598c:	bl	414e30 <ferror@plt+0x10e50>
  435990:	mov	x20, x0
  435994:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  435998:	add	x0, x0, #0x381
  43599c:	stp	x0, x22, [x20]
  4359a0:	cbz	w23, 4359dc <ferror@plt+0x319fc>
  4359a4:	sub	w9, w23, #0x1
  4359a8:	cmp	w23, #0x0
  4359ac:	and	x8, x23, #0xffffffff
  4359b0:	csel	x9, x9, xzr, gt
  4359b4:	lsl	x10, x8, #3
  4359b8:	lsl	x11, x9, #3
  4359bc:	sub	x8, x8, x9
  4359c0:	sub	x9, x10, x11
  4359c4:	add	x1, x21, x8, lsl #3
  4359c8:	add	x8, x9, x20
  4359cc:	add	x0, x8, #0x8
  4359d0:	add	x2, x11, #0x8
  4359d4:	bl	4034a0 <memcpy@plt>
  4359d8:	ldr	x0, [x20]
  4359dc:	mov	x1, x20
  4359e0:	cbz	x19, 4359f0 <ferror@plt+0x31a10>
  4359e4:	mov	x2, x19
  4359e8:	bl	403cc0 <execve@plt>
  4359ec:	b	4359f4 <ferror@plt+0x31a14>
  4359f0:	bl	403980 <execv@plt>
  4359f4:	mov	x0, x20
  4359f8:	ldp	x20, x19, [sp, #48]
  4359fc:	ldp	x22, x21, [sp, #32]
  435a00:	ldr	x23, [sp, #16]
  435a04:	ldp	x29, x30, [sp], #64
  435a08:	b	414cbc <ferror@plt+0x10cdc>
  435a0c:	cbz	w2, 435a18 <ferror@plt+0x31a38>
  435a10:	mov	w3, wzr
  435a14:	b	435a48 <ferror@plt+0x31a68>
  435a18:	stp	x29, x30, [sp, #-16]!
  435a1c:	adrp	x0, 447000 <ferror@plt+0x43020>
  435a20:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  435a24:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  435a28:	add	x0, x0, #0xf7f
  435a2c:	add	x1, x1, #0x3ad
  435a30:	add	x2, x2, #0x3dc
  435a34:	mov	x29, sp
  435a38:	bl	415dcc <ferror@plt+0x11dec>
  435a3c:	mov	x0, xzr
  435a40:	ldp	x29, x30, [sp], #16
  435a44:	ret
  435a48:	stp	x29, x30, [sp, #-64]!
  435a4c:	str	x23, [sp, #16]
  435a50:	stp	x22, x21, [sp, #32]
  435a54:	stp	x20, x19, [sp, #48]
  435a58:	mov	x29, sp
  435a5c:	cbz	w2, 435b54 <ferror@plt+0x31b74>
  435a60:	mov	w21, w0
  435a64:	mov	w0, #0x28                  	// #40
  435a68:	mov	w22, w3
  435a6c:	mov	w20, w2
  435a70:	mov	w23, w1
  435a74:	bl	41e5d4 <ferror@plt+0x1a5f4>
  435a78:	ldrb	w8, [x0, #20]
  435a7c:	cmp	w21, #0x0
  435a80:	cset	w9, ne  // ne = any
  435a84:	cmp	w23, #0x0
  435a88:	mov	w10, #0x1                   	// #1
  435a8c:	str	w10, [x0, #24]
  435a90:	cset	w10, ne  // ne = any
  435a94:	bfi	w9, w10, #1, #1
  435a98:	and	w8, w8, #0xfc
  435a9c:	mov	x19, x0
  435aa0:	orr	w10, w22, w21
  435aa4:	orr	w8, w9, w8
  435aa8:	stp	xzr, xzr, [x0]
  435aac:	str	w20, [x0, #16]
  435ab0:	strb	w8, [x0, #20]
  435ab4:	str	xzr, [x0, #32]
  435ab8:	cbz	w10, 435b3c <ferror@plt+0x31b5c>
  435abc:	cmp	w21, #0x0
  435ac0:	cinc	w8, w22, ne  // ne = any
  435ac4:	mul	w8, w8, w20
  435ac8:	cbz	w8, 435b24 <ferror@plt+0x31b44>
  435acc:	mov	w10, #0x1                   	// #1
  435ad0:	mov	w9, w10
  435ad4:	cmp	w10, w8
  435ad8:	b.cs	435ae4 <ferror@plt+0x31b04>  // b.hs, b.nlast
  435adc:	lsl	w10, w9, #1
  435ae0:	cbnz	w9, 435ad0 <ferror@plt+0x31af0>
  435ae4:	cmp	w9, #0x0
  435ae8:	csel	w8, w8, w9, eq  // eq = none
  435aec:	cmp	w8, #0x10
  435af0:	mov	w9, #0x10                  	// #16
  435af4:	csel	w22, w8, w9, hi  // hi = pmore
  435af8:	mov	x0, xzr
  435afc:	mov	x1, x22
  435b00:	bl	414c54 <ferror@plt+0x10c74>
  435b04:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  435b08:	ldr	w8, [x8, #8]
  435b0c:	mov	x23, x0
  435b10:	str	x0, [x19]
  435b14:	cbnz	w8, 435b78 <ferror@plt+0x31b98>
  435b18:	str	w22, [x19, #12]
  435b1c:	cbnz	w21, 435b2c <ferror@plt+0x31b4c>
  435b20:	b	435b3c <ferror@plt+0x31b5c>
  435b24:	mov	x23, xzr
  435b28:	cbz	w21, 435b3c <ferror@plt+0x31b5c>
  435b2c:	mov	w2, w20
  435b30:	mov	x0, x23
  435b34:	mov	w1, wzr
  435b38:	bl	4038d0 <memset@plt>
  435b3c:	mov	x0, x19
  435b40:	ldp	x20, x19, [sp, #48]
  435b44:	ldp	x22, x21, [sp, #32]
  435b48:	ldr	x23, [sp, #16]
  435b4c:	ldp	x29, x30, [sp], #64
  435b50:	ret
  435b54:	adrp	x0, 447000 <ferror@plt+0x43020>
  435b58:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  435b5c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  435b60:	add	x0, x0, #0xf7f
  435b64:	add	x1, x1, #0x3e9
  435b68:	add	x2, x2, #0x3dc
  435b6c:	bl	415dcc <ferror@plt+0x11dec>
  435b70:	mov	x19, xzr
  435b74:	b	435b3c <ferror@plt+0x31b5c>
  435b78:	mov	x0, x23
  435b7c:	mov	w1, wzr
  435b80:	mov	x2, x22
  435b84:	bl	4038d0 <memset@plt>
  435b88:	str	w22, [x19, #12]
  435b8c:	cbnz	w21, 435b2c <ferror@plt+0x31b4c>
  435b90:	b	435b3c <ferror@plt+0x31b5c>
  435b94:	cbz	x0, 435ba0 <ferror@plt+0x31bc0>
  435b98:	str	x1, [x0, #32]
  435b9c:	ret
  435ba0:	adrp	x0, 447000 <ferror@plt+0x43020>
  435ba4:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  435ba8:	adrp	x2, 446000 <ferror@plt+0x42020>
  435bac:	add	x0, x0, #0xf7f
  435bb0:	add	x1, x1, #0x425
  435bb4:	add	x2, x2, #0x433
  435bb8:	b	415dcc <ferror@plt+0x11dec>
  435bbc:	stp	x29, x30, [sp, #-32]!
  435bc0:	str	x19, [sp, #16]
  435bc4:	mov	x19, x0
  435bc8:	mov	x29, sp
  435bcc:	cbz	x0, 435bf4 <ferror@plt+0x31c14>
  435bd0:	add	x8, x19, #0x18
  435bd4:	ldaxr	w9, [x8]
  435bd8:	add	w9, w9, #0x1
  435bdc:	stlxr	w10, w9, [x8]
  435be0:	cbnz	w10, 435bd4 <ferror@plt+0x31bf4>
  435be4:	mov	x0, x19
  435be8:	ldr	x19, [sp, #16]
  435bec:	ldp	x29, x30, [sp], #32
  435bf0:	ret
  435bf4:	adrp	x0, 447000 <ferror@plt+0x43020>
  435bf8:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  435bfc:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  435c00:	add	x0, x0, #0xf7f
  435c04:	add	x1, x1, #0x45b
  435c08:	add	x2, x2, #0x479
  435c0c:	bl	415dcc <ferror@plt+0x11dec>
  435c10:	mov	x0, x19
  435c14:	ldr	x19, [sp, #16]
  435c18:	ldp	x29, x30, [sp], #32
  435c1c:	ret
  435c20:	stp	x29, x30, [sp, #-32]!
  435c24:	stp	x20, x19, [sp, #16]
  435c28:	mov	x29, sp
  435c2c:	cbz	x0, 435cc4 <ferror@plt+0x31ce4>
  435c30:	mov	x19, x0
  435c34:	add	x8, x0, #0x18
  435c38:	ldaxr	w9, [x8]
  435c3c:	subs	w9, w9, #0x1
  435c40:	stlxr	w10, w9, [x8]
  435c44:	cbnz	w10, 435c38 <ferror@plt+0x31c58>
  435c48:	b.ne	435cb8 <ferror@plt+0x31cd8>  // b.any
  435c4c:	ldr	x8, [x19, #32]
  435c50:	cbz	x8, 435c9c <ferror@plt+0x31cbc>
  435c54:	ldr	w9, [x19, #8]
  435c58:	cbz	w9, 435c9c <ferror@plt+0x31cbc>
  435c5c:	ldr	x0, [x19]
  435c60:	blr	x8
  435c64:	ldr	w8, [x19, #8]
  435c68:	cmp	w8, #0x2
  435c6c:	b.cc	435c9c <ferror@plt+0x31cbc>  // b.lo, b.ul, b.last
  435c70:	mov	w20, #0x1                   	// #1
  435c74:	ldr	w8, [x19, #16]
  435c78:	ldr	x9, [x19]
  435c7c:	ldr	x10, [x19, #32]
  435c80:	mul	w8, w8, w20
  435c84:	add	x0, x9, x8
  435c88:	blr	x10
  435c8c:	ldr	w8, [x19, #8]
  435c90:	add	w20, w20, #0x1
  435c94:	cmp	w20, w8
  435c98:	b.cc	435c74 <ferror@plt+0x31c94>  // b.lo, b.ul, b.last
  435c9c:	ldr	x0, [x19]
  435ca0:	bl	414cbc <ferror@plt+0x10cdc>
  435ca4:	mov	x1, x19
  435ca8:	ldp	x20, x19, [sp, #16]
  435cac:	mov	w0, #0x28                  	// #40
  435cb0:	ldp	x29, x30, [sp], #32
  435cb4:	b	41efb0 <ferror@plt+0x1afd0>
  435cb8:	ldp	x20, x19, [sp, #16]
  435cbc:	ldp	x29, x30, [sp], #32
  435cc0:	ret
  435cc4:	ldp	x20, x19, [sp, #16]
  435cc8:	adrp	x0, 447000 <ferror@plt+0x43020>
  435ccc:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  435cd0:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  435cd4:	add	x0, x0, #0xf7f
  435cd8:	add	x1, x1, #0x47f
  435cdc:	add	x2, x2, #0x479
  435ce0:	ldp	x29, x30, [sp], #32
  435ce4:	b	415dcc <ferror@plt+0x11dec>
  435ce8:	stp	x29, x30, [sp, #-16]!
  435cec:	mov	x29, sp
  435cf0:	cbz	x0, 435d00 <ferror@plt+0x31d20>
  435cf4:	ldr	w0, [x0, #16]
  435cf8:	ldp	x29, x30, [sp], #16
  435cfc:	ret
  435d00:	adrp	x0, 447000 <ferror@plt+0x43020>
  435d04:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  435d08:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  435d0c:	add	x0, x0, #0xf7f
  435d10:	add	x1, x1, #0x49c
  435d14:	add	x2, x2, #0x479
  435d18:	bl	415dcc <ferror@plt+0x11dec>
  435d1c:	mov	w0, wzr
  435d20:	ldp	x29, x30, [sp], #16
  435d24:	ret
  435d28:	stp	x29, x30, [sp, #-48]!
  435d2c:	str	x21, [sp, #16]
  435d30:	stp	x20, x19, [sp, #32]
  435d34:	mov	x29, sp
  435d38:	cbz	x0, 435df8 <ferror@plt+0x31e18>
  435d3c:	cmp	w1, #0x0
  435d40:	mov	x19, x0
  435d44:	cset	w8, ne  // ne = any
  435d48:	add	x9, x0, #0x18
  435d4c:	ldaxr	w10, [x9]
  435d50:	subs	w10, w10, #0x1
  435d54:	stlxr	w11, w10, [x9]
  435d58:	cbnz	w11, 435d4c <ferror@plt+0x31d6c>
  435d5c:	orr	w9, w8, #0x2
  435d60:	csel	w21, w8, w9, eq  // eq = none
  435d64:	tbnz	w21, #0, 435d78 <ferror@plt+0x31d98>
  435d68:	ldr	x20, [x19]
  435d6c:	tbz	w21, #1, 435dd8 <ferror@plt+0x31df8>
  435d70:	stp	xzr, xzr, [x19]
  435d74:	b	435de4 <ferror@plt+0x31e04>
  435d78:	ldr	x8, [x19, #32]
  435d7c:	cbz	x8, 435dc8 <ferror@plt+0x31de8>
  435d80:	ldr	w9, [x19, #8]
  435d84:	cbz	w9, 435dc8 <ferror@plt+0x31de8>
  435d88:	ldr	x0, [x19]
  435d8c:	blr	x8
  435d90:	ldr	w8, [x19, #8]
  435d94:	cmp	w8, #0x2
  435d98:	b.cc	435dc8 <ferror@plt+0x31de8>  // b.lo, b.ul, b.last
  435d9c:	mov	w20, #0x1                   	// #1
  435da0:	ldr	w8, [x19, #16]
  435da4:	ldr	x9, [x19]
  435da8:	ldr	x10, [x19, #32]
  435dac:	mul	w8, w8, w20
  435db0:	add	x0, x9, x8
  435db4:	blr	x10
  435db8:	ldr	w8, [x19, #8]
  435dbc:	add	w20, w20, #0x1
  435dc0:	cmp	w20, w8
  435dc4:	b.cc	435da0 <ferror@plt+0x31dc0>  // b.lo, b.ul, b.last
  435dc8:	ldr	x0, [x19]
  435dcc:	bl	414cbc <ferror@plt+0x10cdc>
  435dd0:	mov	x20, xzr
  435dd4:	tbnz	w21, #1, 435d70 <ferror@plt+0x31d90>
  435dd8:	mov	w0, #0x28                  	// #40
  435ddc:	mov	x1, x19
  435de0:	bl	41efb0 <ferror@plt+0x1afd0>
  435de4:	mov	x0, x20
  435de8:	ldp	x20, x19, [sp, #32]
  435dec:	ldr	x21, [sp, #16]
  435df0:	ldp	x29, x30, [sp], #48
  435df4:	ret
  435df8:	adrp	x0, 447000 <ferror@plt+0x43020>
  435dfc:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  435e00:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  435e04:	add	x0, x0, #0xf7f
  435e08:	add	x1, x1, #0x4c5
  435e0c:	add	x2, x2, #0x479
  435e10:	bl	415dcc <ferror@plt+0x11dec>
  435e14:	mov	x20, xzr
  435e18:	b	435de4 <ferror@plt+0x31e04>
  435e1c:	stp	x29, x30, [sp, #-48]!
  435e20:	stp	x20, x19, [sp, #32]
  435e24:	mov	x19, x0
  435e28:	stp	x22, x21, [sp, #16]
  435e2c:	mov	x29, sp
  435e30:	cbz	x0, 435f0c <ferror@plt+0x31f2c>
  435e34:	ldp	w10, w11, [x19, #8]
  435e38:	ldrb	w9, [x19, #20]
  435e3c:	ldr	w8, [x19, #16]
  435e40:	mov	w20, w2
  435e44:	add	w12, w10, w2
  435e48:	and	w9, w9, #0x1
  435e4c:	add	w9, w12, w9
  435e50:	mul	w9, w9, w8
  435e54:	mov	x21, x1
  435e58:	cmp	w9, w11
  435e5c:	b.ls	435eb4 <ferror@plt+0x31ed4>  // b.plast
  435e60:	mov	w10, #0x1                   	// #1
  435e64:	mov	w8, w10
  435e68:	cmp	w10, w9
  435e6c:	b.cs	435e78 <ferror@plt+0x31e98>  // b.hs, b.nlast
  435e70:	lsl	w10, w8, #1
  435e74:	cbnz	w8, 435e64 <ferror@plt+0x31e84>
  435e78:	cmp	w8, #0x0
  435e7c:	ldr	x0, [x19]
  435e80:	csel	w8, w9, w8, eq  // eq = none
  435e84:	cmp	w8, #0x10
  435e88:	mov	w9, #0x10                  	// #16
  435e8c:	csel	w22, w8, w9, hi  // hi = pmore
  435e90:	mov	x1, x22
  435e94:	bl	414c54 <ferror@plt+0x10c74>
  435e98:	str	x0, [x19]
  435e9c:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  435ea0:	ldr	w8, [x8, #8]
  435ea4:	cbnz	w8, 435f2c <ferror@plt+0x31f4c>
  435ea8:	ldr	w8, [x19, #16]
  435eac:	ldr	w10, [x19, #8]
  435eb0:	str	w22, [x19, #12]
  435eb4:	ldr	x9, [x19]
  435eb8:	mul	w10, w10, w8
  435ebc:	mul	w2, w8, w20
  435ec0:	mov	x1, x21
  435ec4:	add	x0, x9, x10
  435ec8:	bl	4034a0 <memcpy@plt>
  435ecc:	ldr	w8, [x19, #8]
  435ed0:	ldrb	w9, [x19, #20]
  435ed4:	add	w8, w8, w20
  435ed8:	str	w8, [x19, #8]
  435edc:	tbz	w9, #0, 435ef8 <ferror@plt+0x31f18>
  435ee0:	ldr	w2, [x19, #16]
  435ee4:	ldr	x9, [x19]
  435ee8:	mov	w1, wzr
  435eec:	mul	w8, w2, w8
  435ef0:	add	x0, x9, x8
  435ef4:	bl	4038d0 <memset@plt>
  435ef8:	mov	x0, x19
  435efc:	ldp	x20, x19, [sp, #32]
  435f00:	ldp	x22, x21, [sp, #16]
  435f04:	ldp	x29, x30, [sp], #48
  435f08:	ret
  435f0c:	adrp	x0, 447000 <ferror@plt+0x43020>
  435f10:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  435f14:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  435f18:	add	x0, x0, #0xf7f
  435f1c:	add	x1, x1, #0x4ed
  435f20:	add	x2, x2, #0x479
  435f24:	bl	415dcc <ferror@plt+0x11dec>
  435f28:	b	435ef8 <ferror@plt+0x31f18>
  435f2c:	ldr	w8, [x19, #12]
  435f30:	mov	w1, wzr
  435f34:	add	x0, x0, x8
  435f38:	sub	w2, w22, w8
  435f3c:	bl	4038d0 <memset@plt>
  435f40:	b	435ea8 <ferror@plt+0x31ec8>
  435f44:	stp	x29, x30, [sp, #-48]!
  435f48:	stp	x20, x19, [sp, #32]
  435f4c:	mov	x19, x0
  435f50:	stp	x22, x21, [sp, #16]
  435f54:	mov	x29, sp
  435f58:	cbz	x0, 436044 <ferror@plt+0x32064>
  435f5c:	ldp	w8, w11, [x19, #8]
  435f60:	ldrb	w10, [x19, #20]
  435f64:	ldr	w9, [x19, #16]
  435f68:	mov	w20, w2
  435f6c:	add	w12, w8, w2
  435f70:	and	w10, w10, #0x1
  435f74:	add	w10, w12, w10
  435f78:	mul	w10, w10, w9
  435f7c:	mov	x21, x1
  435f80:	cmp	w10, w11
  435f84:	b.ls	435fdc <ferror@plt+0x31ffc>  // b.plast
  435f88:	mov	w9, #0x1                   	// #1
  435f8c:	mov	w8, w9
  435f90:	cmp	w9, w10
  435f94:	b.cs	435fa0 <ferror@plt+0x31fc0>  // b.hs, b.nlast
  435f98:	lsl	w9, w8, #1
  435f9c:	cbnz	w8, 435f8c <ferror@plt+0x31fac>
  435fa0:	cmp	w8, #0x0
  435fa4:	ldr	x0, [x19]
  435fa8:	csel	w8, w10, w8, eq  // eq = none
  435fac:	cmp	w8, #0x10
  435fb0:	mov	w9, #0x10                  	// #16
  435fb4:	csel	w22, w8, w9, hi  // hi = pmore
  435fb8:	mov	x1, x22
  435fbc:	bl	414c54 <ferror@plt+0x10c74>
  435fc0:	str	x0, [x19]
  435fc4:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  435fc8:	ldr	w8, [x8, #8]
  435fcc:	cbnz	w8, 436064 <ferror@plt+0x32084>
  435fd0:	ldr	w9, [x19, #16]
  435fd4:	ldr	w8, [x19, #8]
  435fd8:	str	w22, [x19, #12]
  435fdc:	ldr	x1, [x19]
  435fe0:	mul	w10, w9, w20
  435fe4:	mul	w2, w8, w9
  435fe8:	add	x0, x1, x10
  435fec:	bl	4034c0 <memmove@plt>
  435ff0:	ldr	w8, [x19, #16]
  435ff4:	ldr	x0, [x19]
  435ff8:	mov	x1, x21
  435ffc:	mul	w2, w8, w20
  436000:	bl	4034a0 <memcpy@plt>
  436004:	ldr	w8, [x19, #8]
  436008:	ldrb	w9, [x19, #20]
  43600c:	add	w8, w8, w20
  436010:	str	w8, [x19, #8]
  436014:	tbz	w9, #0, 436030 <ferror@plt+0x32050>
  436018:	ldr	w2, [x19, #16]
  43601c:	ldr	x9, [x19]
  436020:	mov	w1, wzr
  436024:	mul	w8, w2, w8
  436028:	add	x0, x9, x8
  43602c:	bl	4038d0 <memset@plt>
  436030:	mov	x0, x19
  436034:	ldp	x20, x19, [sp, #32]
  436038:	ldp	x22, x21, [sp, #16]
  43603c:	ldp	x29, x30, [sp], #48
  436040:	ret
  436044:	adrp	x0, 447000 <ferror@plt+0x43020>
  436048:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  43604c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436050:	add	x0, x0, #0xf7f
  436054:	add	x1, x1, #0x529
  436058:	add	x2, x2, #0x479
  43605c:	bl	415dcc <ferror@plt+0x11dec>
  436060:	b	436030 <ferror@plt+0x32050>
  436064:	ldr	w8, [x19, #12]
  436068:	mov	w1, wzr
  43606c:	add	x0, x0, x8
  436070:	sub	w2, w22, w8
  436074:	bl	4038d0 <memset@plt>
  436078:	b	435fd0 <ferror@plt+0x31ff0>
  43607c:	stp	x29, x30, [sp, #-64]!
  436080:	stp	x20, x19, [sp, #48]
  436084:	mov	x19, x0
  436088:	str	x23, [sp, #16]
  43608c:	stp	x22, x21, [sp, #32]
  436090:	mov	x29, sp
  436094:	cbz	x0, 4361a0 <ferror@plt+0x321c0>
  436098:	ldp	w9, w11, [x19, #8]
  43609c:	ldrb	w10, [x19, #20]
  4360a0:	ldr	w8, [x19, #16]
  4360a4:	mov	w20, w3
  4360a8:	add	w12, w9, w3
  4360ac:	and	w10, w10, #0x1
  4360b0:	add	w10, w12, w10
  4360b4:	mul	w10, w10, w8
  4360b8:	mov	x21, x2
  4360bc:	mov	w22, w1
  4360c0:	cmp	w10, w11
  4360c4:	b.ls	43611c <ferror@plt+0x3213c>  // b.plast
  4360c8:	mov	w9, #0x1                   	// #1
  4360cc:	mov	w8, w9
  4360d0:	cmp	w9, w10
  4360d4:	b.cs	4360e0 <ferror@plt+0x32100>  // b.hs, b.nlast
  4360d8:	lsl	w9, w8, #1
  4360dc:	cbnz	w8, 4360cc <ferror@plt+0x320ec>
  4360e0:	cmp	w8, #0x0
  4360e4:	ldr	x0, [x19]
  4360e8:	csel	w8, w10, w8, eq  // eq = none
  4360ec:	cmp	w8, #0x10
  4360f0:	mov	w9, #0x10                  	// #16
  4360f4:	csel	w23, w8, w9, hi  // hi = pmore
  4360f8:	mov	x1, x23
  4360fc:	bl	414c54 <ferror@plt+0x10c74>
  436100:	str	x0, [x19]
  436104:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  436108:	ldr	w8, [x8, #8]
  43610c:	cbnz	w8, 4361c0 <ferror@plt+0x321e0>
  436110:	ldr	w8, [x19, #16]
  436114:	ldr	w9, [x19, #8]
  436118:	str	w23, [x19, #12]
  43611c:	ldr	x10, [x19]
  436120:	add	w11, w20, w22
  436124:	mul	w12, w8, w22
  436128:	sub	w9, w9, w22
  43612c:	mul	w11, w8, w11
  436130:	add	x0, x10, x11
  436134:	add	x1, x10, x12
  436138:	mul	w2, w9, w8
  43613c:	bl	4034c0 <memmove@plt>
  436140:	ldr	w8, [x19, #16]
  436144:	ldr	x9, [x19]
  436148:	mov	x1, x21
  43614c:	mul	w10, w8, w22
  436150:	add	x0, x9, x10
  436154:	mul	w2, w8, w20
  436158:	bl	4034a0 <memcpy@plt>
  43615c:	ldr	w8, [x19, #8]
  436160:	ldrb	w9, [x19, #20]
  436164:	add	w8, w8, w20
  436168:	str	w8, [x19, #8]
  43616c:	tbz	w9, #0, 436188 <ferror@plt+0x321a8>
  436170:	ldr	w2, [x19, #16]
  436174:	ldr	x9, [x19]
  436178:	mov	w1, wzr
  43617c:	mul	w8, w2, w8
  436180:	add	x0, x9, x8
  436184:	bl	4038d0 <memset@plt>
  436188:	mov	x0, x19
  43618c:	ldp	x20, x19, [sp, #48]
  436190:	ldp	x22, x21, [sp, #32]
  436194:	ldr	x23, [sp, #16]
  436198:	ldp	x29, x30, [sp], #64
  43619c:	ret
  4361a0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4361a4:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4361a8:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  4361ac:	add	x0, x0, #0xf7f
  4361b0:	add	x1, x1, #0x566
  4361b4:	add	x2, x2, #0x479
  4361b8:	bl	415dcc <ferror@plt+0x11dec>
  4361bc:	b	436188 <ferror@plt+0x321a8>
  4361c0:	ldr	w8, [x19, #12]
  4361c4:	mov	w1, wzr
  4361c8:	add	x0, x0, x8
  4361cc:	sub	w2, w23, w8
  4361d0:	bl	4038d0 <memset@plt>
  4361d4:	b	436110 <ferror@plt+0x32130>
  4361d8:	stp	x29, x30, [sp, #-48]!
  4361dc:	stp	x20, x19, [sp, #32]
  4361e0:	mov	x19, x0
  4361e4:	str	x21, [sp, #16]
  4361e8:	mov	x29, sp
  4361ec:	cbz	x0, 4362e0 <ferror@plt+0x32300>
  4361f0:	ldr	w8, [x19, #8]
  4361f4:	mov	w20, w1
  4361f8:	subs	w2, w8, w1
  4361fc:	b.cs	436298 <ferror@plt+0x322b8>  // b.hs, b.nlast
  436200:	ldrb	w9, [x19, #20]
  436204:	ldp	w10, w8, [x19, #12]
  436208:	and	w11, w9, #0x1
  43620c:	add	w11, w11, w20
  436210:	mul	w8, w11, w8
  436214:	cmp	w8, w10
  436218:	b.ls	43626c <ferror@plt+0x3228c>  // b.plast
  43621c:	mov	w10, #0x1                   	// #1
  436220:	mov	w9, w10
  436224:	cmp	w10, w8
  436228:	b.cs	436234 <ferror@plt+0x32254>  // b.hs, b.nlast
  43622c:	lsl	w10, w9, #1
  436230:	cbnz	w9, 436220 <ferror@plt+0x32240>
  436234:	cmp	w9, #0x0
  436238:	ldr	x0, [x19]
  43623c:	csel	w8, w8, w9, eq  // eq = none
  436240:	cmp	w8, #0x10
  436244:	mov	w9, #0x10                  	// #16
  436248:	csel	w21, w8, w9, hi  // hi = pmore
  43624c:	mov	x1, x21
  436250:	bl	414c54 <ferror@plt+0x10c74>
  436254:	str	x0, [x19]
  436258:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  43625c:	ldr	w8, [x8, #8]
  436260:	cbnz	w8, 436300 <ferror@plt+0x32320>
  436264:	ldrb	w9, [x19, #20]
  436268:	str	w21, [x19, #12]
  43626c:	tbz	w9, #1, 4362a8 <ferror@plt+0x322c8>
  436270:	ldr	w8, [x19, #16]
  436274:	ldr	w9, [x19, #8]
  436278:	ldr	x10, [x19]
  43627c:	mov	w1, wzr
  436280:	mul	w11, w9, w8
  436284:	sub	w9, w20, w9
  436288:	add	x0, x10, x11
  43628c:	mul	w2, w9, w8
  436290:	bl	4038d0 <memset@plt>
  436294:	b	4362a8 <ferror@plt+0x322c8>
  436298:	b.ls	4362a8 <ferror@plt+0x322c8>  // b.plast
  43629c:	mov	x0, x19
  4362a0:	mov	w1, w20
  4362a4:	bl	436318 <ferror@plt+0x32338>
  4362a8:	ldrb	w8, [x19, #20]
  4362ac:	str	w20, [x19, #8]
  4362b0:	tbz	w8, #0, 4362cc <ferror@plt+0x322ec>
  4362b4:	ldr	w2, [x19, #16]
  4362b8:	ldr	x8, [x19]
  4362bc:	mov	w1, wzr
  4362c0:	mul	w9, w2, w20
  4362c4:	add	x0, x8, x9
  4362c8:	bl	4038d0 <memset@plt>
  4362cc:	mov	x0, x19
  4362d0:	ldp	x20, x19, [sp, #32]
  4362d4:	ldr	x21, [sp, #16]
  4362d8:	ldp	x29, x30, [sp], #48
  4362dc:	ret
  4362e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4362e4:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4362e8:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  4362ec:	add	x0, x0, #0xf7f
  4362f0:	add	x1, x1, #0x5a9
  4362f4:	add	x2, x2, #0x479
  4362f8:	bl	415dcc <ferror@plt+0x11dec>
  4362fc:	b	4362cc <ferror@plt+0x322ec>
  436300:	ldr	w8, [x19, #12]
  436304:	mov	w1, wzr
  436308:	add	x0, x0, x8
  43630c:	sub	w2, w21, w8
  436310:	bl	4038d0 <memset@plt>
  436314:	b	436264 <ferror@plt+0x32284>
  436318:	stp	x29, x30, [sp, #-64]!
  43631c:	stp	x20, x19, [sp, #48]
  436320:	mov	x19, x0
  436324:	stp	x24, x23, [sp, #16]
  436328:	stp	x22, x21, [sp, #32]
  43632c:	mov	x29, sp
  436330:	cbz	x0, 436420 <ferror@plt+0x32440>
  436334:	ldr	w8, [x19, #8]
  436338:	mov	w21, w1
  43633c:	cmp	w8, w1
  436340:	b.ls	436440 <ferror@plt+0x32460>  // b.plast
  436344:	add	w22, w2, w21
  436348:	mov	w20, w2
  43634c:	cmp	w22, w8
  436350:	b.hi	43645c <ferror@plt+0x3247c>  // b.pmore
  436354:	ldr	x9, [x19, #32]
  436358:	cbz	x9, 4363a8 <ferror@plt+0x323c8>
  43635c:	cbz	w20, 4363a8 <ferror@plt+0x323c8>
  436360:	ldr	w8, [x19, #16]
  436364:	ldr	x10, [x19]
  436368:	mul	w8, w8, w21
  43636c:	add	x0, x10, x8
  436370:	blr	x9
  436374:	subs	w23, w20, #0x1
  436378:	b.eq	4363a4 <ferror@plt+0x323c4>  // b.none
  43637c:	add	w24, w21, #0x1
  436380:	ldr	w8, [x19, #16]
  436384:	ldr	x9, [x19]
  436388:	ldr	x10, [x19, #32]
  43638c:	mul	w8, w8, w24
  436390:	add	x0, x9, x8
  436394:	blr	x10
  436398:	subs	w23, w23, #0x1
  43639c:	add	w24, w24, #0x1
  4363a0:	b.ne	436380 <ferror@plt+0x323a0>  // b.any
  4363a4:	ldr	w8, [x19, #8]
  4363a8:	subs	w8, w8, w22
  4363ac:	b.eq	4363d4 <ferror@plt+0x323f4>  // b.none
  4363b0:	ldr	w9, [x19, #16]
  4363b4:	ldr	x10, [x19]
  4363b8:	mul	w11, w9, w21
  4363bc:	mul	w12, w9, w22
  4363c0:	add	x0, x10, x11
  4363c4:	add	x1, x10, x12
  4363c8:	mul	w2, w9, w8
  4363cc:	bl	4034c0 <memmove@plt>
  4363d0:	ldr	w22, [x19, #8]
  4363d4:	sub	w8, w22, w20
  4363d8:	str	w8, [x19, #8]
  4363dc:	adrp	x9, 492000 <__environ@@GLIBC_2.17+0x6f8>
  4363e0:	ldr	w9, [x9, #8]
  4363e4:	cbnz	w9, 436480 <ferror@plt+0x324a0>
  4363e8:	ldrb	w9, [x19, #20]
  4363ec:	tbz	w9, #0, 436408 <ferror@plt+0x32428>
  4363f0:	ldr	w2, [x19, #16]
  4363f4:	ldr	x9, [x19]
  4363f8:	mul	w8, w2, w8
  4363fc:	add	x0, x9, x8
  436400:	mov	w1, wzr
  436404:	bl	4038d0 <memset@plt>
  436408:	mov	x0, x19
  43640c:	ldp	x20, x19, [sp, #48]
  436410:	ldp	x22, x21, [sp, #32]
  436414:	ldp	x24, x23, [sp, #16]
  436418:	ldp	x29, x30, [sp], #64
  43641c:	ret
  436420:	adrp	x0, 447000 <ferror@plt+0x43020>
  436424:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436428:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  43642c:	add	x0, x0, #0xf7f
  436430:	add	x1, x1, #0x648
  436434:	add	x2, x2, #0x479
  436438:	bl	415dcc <ferror@plt+0x11dec>
  43643c:	b	436408 <ferror@plt+0x32428>
  436440:	adrp	x0, 447000 <ferror@plt+0x43020>
  436444:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436448:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  43644c:	add	x0, x0, #0xf7f
  436450:	add	x1, x1, #0x648
  436454:	add	x2, x2, #0x601
  436458:	b	436474 <ferror@plt+0x32494>
  43645c:	adrp	x0, 447000 <ferror@plt+0x43020>
  436460:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436464:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436468:	add	x0, x0, #0xf7f
  43646c:	add	x1, x1, #0x648
  436470:	add	x2, x2, #0x67d
  436474:	bl	415dcc <ferror@plt+0x11dec>
  436478:	mov	x19, xzr
  43647c:	b	436408 <ferror@plt+0x32428>
  436480:	ldr	w9, [x19, #16]
  436484:	ldr	x10, [x19]
  436488:	mul	w8, w9, w8
  43648c:	add	x0, x10, x8
  436490:	mul	w2, w9, w20
  436494:	b	436400 <ferror@plt+0x32420>
  436498:	stp	x29, x30, [sp, #-32]!
  43649c:	stp	x20, x19, [sp, #16]
  4364a0:	mov	x19, x0
  4364a4:	mov	x29, sp
  4364a8:	cbz	x0, 43655c <ferror@plt+0x3257c>
  4364ac:	ldr	w8, [x19, #8]
  4364b0:	mov	w20, w1
  4364b4:	cmp	w8, w1
  4364b8:	b.ls	436588 <ferror@plt+0x325a8>  // b.plast
  4364bc:	ldr	x9, [x19, #32]
  4364c0:	cbz	x9, 4364dc <ferror@plt+0x324fc>
  4364c4:	ldr	w8, [x19, #16]
  4364c8:	ldr	x10, [x19]
  4364cc:	mul	w8, w8, w20
  4364d0:	add	x0, x10, x8
  4364d4:	blr	x9
  4364d8:	ldr	w8, [x19, #8]
  4364dc:	sub	w9, w8, #0x1
  4364e0:	cmp	w9, w20
  4364e4:	b.eq	43651c <ferror@plt+0x3253c>  // b.none
  4364e8:	ldr	w10, [x19, #16]
  4364ec:	ldr	x9, [x19]
  4364f0:	add	w11, w20, #0x1
  4364f4:	mvn	w12, w20
  4364f8:	add	w8, w8, w12
  4364fc:	mul	w12, w10, w20
  436500:	mul	w11, w10, w11
  436504:	add	x0, x9, x12
  436508:	add	x1, x9, x11
  43650c:	mul	w2, w10, w8
  436510:	bl	4034c0 <memmove@plt>
  436514:	ldr	w8, [x19, #8]
  436518:	sub	w9, w8, #0x1
  43651c:	str	w9, [x19, #8]
  436520:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  436524:	ldr	w8, [x8, #8]
  436528:	cbnz	w8, 436534 <ferror@plt+0x32554>
  43652c:	ldrb	w8, [x19, #20]
  436530:	tbz	w8, #0, 43654c <ferror@plt+0x3256c>
  436534:	ldr	w2, [x19, #16]
  436538:	ldr	x8, [x19]
  43653c:	mov	w1, wzr
  436540:	mul	w9, w2, w9
  436544:	add	x0, x8, x9
  436548:	bl	4038d0 <memset@plt>
  43654c:	mov	x0, x19
  436550:	ldp	x20, x19, [sp, #16]
  436554:	ldp	x29, x30, [sp], #32
  436558:	ret
  43655c:	adrp	x0, 447000 <ferror@plt+0x43020>
  436560:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436564:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436568:	add	x0, x0, #0xf7f
  43656c:	add	x1, x1, #0x5d3
  436570:	add	x2, x2, #0x479
  436574:	bl	415dcc <ferror@plt+0x11dec>
  436578:	mov	x0, x19
  43657c:	ldp	x20, x19, [sp, #16]
  436580:	ldp	x29, x30, [sp], #32
  436584:	ret
  436588:	adrp	x0, 447000 <ferror@plt+0x43020>
  43658c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436590:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436594:	add	x0, x0, #0xf7f
  436598:	add	x1, x1, #0x5d3
  43659c:	add	x2, x2, #0x601
  4365a0:	bl	415dcc <ferror@plt+0x11dec>
  4365a4:	mov	x19, xzr
  4365a8:	mov	x0, x19
  4365ac:	ldp	x20, x19, [sp, #16]
  4365b0:	ldp	x29, x30, [sp], #32
  4365b4:	ret
  4365b8:	stp	x29, x30, [sp, #-32]!
  4365bc:	stp	x20, x19, [sp, #16]
  4365c0:	mov	x19, x0
  4365c4:	mov	x29, sp
  4365c8:	cbz	x0, 43666c <ferror@plt+0x3268c>
  4365cc:	ldr	w8, [x19, #8]
  4365d0:	mov	w20, w1
  4365d4:	cmp	w8, w1
  4365d8:	b.ls	436698 <ferror@plt+0x326b8>  // b.plast
  4365dc:	ldr	x9, [x19, #32]
  4365e0:	cbz	x9, 4365fc <ferror@plt+0x3261c>
  4365e4:	ldr	w8, [x19, #16]
  4365e8:	ldr	x10, [x19]
  4365ec:	mul	w8, w8, w20
  4365f0:	add	x0, x10, x8
  4365f4:	blr	x9
  4365f8:	ldr	w8, [x19, #8]
  4365fc:	sub	w8, w8, #0x1
  436600:	cmp	w8, w20
  436604:	b.eq	43662c <ferror@plt+0x3264c>  // b.none
  436608:	ldr	w2, [x19, #16]
  43660c:	ldr	x9, [x19]
  436610:	mul	w10, w2, w20
  436614:	mul	w8, w2, w8
  436618:	add	x0, x9, x10
  43661c:	add	x1, x9, x8
  436620:	bl	4034a0 <memcpy@plt>
  436624:	ldr	w8, [x19, #8]
  436628:	sub	w8, w8, #0x1
  43662c:	str	w8, [x19, #8]
  436630:	adrp	x9, 492000 <__environ@@GLIBC_2.17+0x6f8>
  436634:	ldr	w9, [x9, #8]
  436638:	cbnz	w9, 436644 <ferror@plt+0x32664>
  43663c:	ldrb	w9, [x19, #20]
  436640:	tbz	w9, #0, 43665c <ferror@plt+0x3267c>
  436644:	ldr	w2, [x19, #16]
  436648:	ldr	x9, [x19]
  43664c:	mov	w1, wzr
  436650:	mul	w8, w2, w8
  436654:	add	x0, x9, x8
  436658:	bl	4038d0 <memset@plt>
  43665c:	mov	x0, x19
  436660:	ldp	x20, x19, [sp, #16]
  436664:	ldp	x29, x30, [sp], #32
  436668:	ret
  43666c:	adrp	x0, 447000 <ferror@plt+0x43020>
  436670:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436674:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436678:	add	x0, x0, #0xf7f
  43667c:	add	x1, x1, #0x615
  436680:	add	x2, x2, #0x479
  436684:	bl	415dcc <ferror@plt+0x11dec>
  436688:	mov	x0, x19
  43668c:	ldp	x20, x19, [sp, #16]
  436690:	ldp	x29, x30, [sp], #32
  436694:	ret
  436698:	adrp	x0, 447000 <ferror@plt+0x43020>
  43669c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4366a0:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  4366a4:	add	x0, x0, #0xf7f
  4366a8:	add	x1, x1, #0x615
  4366ac:	add	x2, x2, #0x601
  4366b0:	bl	415dcc <ferror@plt+0x11dec>
  4366b4:	mov	x19, xzr
  4366b8:	mov	x0, x19
  4366bc:	ldp	x20, x19, [sp, #16]
  4366c0:	ldp	x29, x30, [sp], #32
  4366c4:	ret
  4366c8:	cbz	x0, 4366e8 <ferror@plt+0x32708>
  4366cc:	ldr	x8, [x0]
  4366d0:	mov	x3, x1
  4366d4:	ldr	w1, [x0, #8]
  4366d8:	ldr	w2, [x0, #16]
  4366dc:	mov	x0, x8
  4366e0:	mov	x4, xzr
  4366e4:	b	43de2c <ferror@plt+0x39e4c>
  4366e8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4366ec:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4366f0:	adrp	x2, 446000 <ferror@plt+0x42020>
  4366f4:	add	x0, x0, #0xf7f
  4366f8:	add	x1, x1, #0x69b
  4366fc:	add	x2, x2, #0x433
  436700:	b	415dcc <ferror@plt+0x11dec>
  436704:	cbz	x0, 436724 <ferror@plt+0x32744>
  436708:	ldr	x8, [x0]
  43670c:	mov	x4, x2
  436710:	mov	x3, x1
  436714:	ldr	w1, [x0, #8]
  436718:	ldr	w2, [x0, #16]
  43671c:	mov	x0, x8
  436720:	b	43de2c <ferror@plt+0x39e4c>
  436724:	adrp	x0, 447000 <ferror@plt+0x43020>
  436728:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  43672c:	adrp	x2, 446000 <ferror@plt+0x42020>
  436730:	add	x0, x0, #0xf7f
  436734:	add	x1, x1, #0x6c5
  436738:	add	x2, x2, #0x433
  43673c:	b	415dcc <ferror@plt+0x11dec>
  436740:	stp	x29, x30, [sp, #-16]!
  436744:	mov	w0, #0x20                  	// #32
  436748:	mov	x29, sp
  43674c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  436750:	mov	w8, #0x1                   	// #1
  436754:	stp	xzr, xzr, [x0]
  436758:	str	w8, [x0, #16]
  43675c:	str	xzr, [x0, #24]
  436760:	ldp	x29, x30, [sp], #16
  436764:	ret
  436768:	stp	x29, x30, [sp, #-32]!
  43676c:	stp	x20, x19, [sp, #16]
  436770:	mov	w20, w0
  436774:	mov	w0, #0x20                  	// #32
  436778:	mov	x29, sp
  43677c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  436780:	mov	x19, x0
  436784:	mov	w8, #0x1                   	// #1
  436788:	stp	xzr, xzr, [x0]
  43678c:	str	w8, [x0, #16]
  436790:	str	xzr, [x0, #24]
  436794:	cbz	w20, 4367e8 <ferror@plt+0x32808>
  436798:	mov	w9, #0x1                   	// #1
  43679c:	mov	w8, w9
  4367a0:	cmp	w9, w20
  4367a4:	b.cs	4367b0 <ferror@plt+0x327d0>  // b.hs, b.nlast
  4367a8:	lsl	w9, w8, #1
  4367ac:	cbnz	w8, 43679c <ferror@plt+0x327bc>
  4367b0:	cmp	w8, #0x0
  4367b4:	csel	w8, w20, w8, eq  // eq = none
  4367b8:	mov	w9, #0x10                  	// #16
  4367bc:	cmp	w8, #0x10
  4367c0:	csel	w8, w8, w9, hi  // hi = pmore
  4367c4:	lsl	x20, x8, #3
  4367c8:	mov	x0, xzr
  4367cc:	mov	x1, x20
  4367d0:	str	w8, [x19, #12]
  4367d4:	bl	414c54 <ferror@plt+0x10c74>
  4367d8:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  4367dc:	ldr	w8, [x8, #8]
  4367e0:	str	x0, [x19]
  4367e4:	cbnz	w8, 4367f8 <ferror@plt+0x32818>
  4367e8:	mov	x0, x19
  4367ec:	ldp	x20, x19, [sp, #16]
  4367f0:	ldp	x29, x30, [sp], #32
  4367f4:	ret
  4367f8:	str	xzr, [x0], #8
  4367fc:	sub	x2, x20, #0x8
  436800:	mov	w1, wzr
  436804:	bl	4038d0 <memset@plt>
  436808:	mov	x0, x19
  43680c:	ldp	x20, x19, [sp, #16]
  436810:	ldp	x29, x30, [sp], #32
  436814:	ret
  436818:	stp	x29, x30, [sp, #-32]!
  43681c:	stp	x20, x19, [sp, #16]
  436820:	mov	x20, x0
  436824:	mov	w0, #0x20                  	// #32
  436828:	mov	x29, sp
  43682c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  436830:	mov	x19, x0
  436834:	mov	w8, #0x1                   	// #1
  436838:	stp	xzr, xzr, [x0]
  43683c:	str	w8, [x0, #16]
  436840:	str	xzr, [x0, #24]
  436844:	cbz	x0, 43685c <ferror@plt+0x3287c>
  436848:	str	x20, [x19, #24]
  43684c:	mov	x0, x19
  436850:	ldp	x20, x19, [sp, #16]
  436854:	ldp	x29, x30, [sp], #32
  436858:	ret
  43685c:	adrp	x0, 447000 <ferror@plt+0x43020>
  436860:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436864:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436868:	add	x0, x0, #0xf7f
  43686c:	add	x1, x1, #0x707
  436870:	add	x2, x2, #0x479
  436874:	bl	415dcc <ferror@plt+0x11dec>
  436878:	mov	x0, x19
  43687c:	ldp	x20, x19, [sp, #16]
  436880:	ldp	x29, x30, [sp], #32
  436884:	ret
  436888:	cbz	x0, 436894 <ferror@plt+0x328b4>
  43688c:	str	x1, [x0, #24]
  436890:	ret
  436894:	adrp	x0, 447000 <ferror@plt+0x43020>
  436898:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  43689c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  4368a0:	add	x0, x0, #0xf7f
  4368a4:	add	x1, x1, #0x707
  4368a8:	add	x2, x2, #0x479
  4368ac:	b	415dcc <ferror@plt+0x11dec>
  4368b0:	stp	x29, x30, [sp, #-48]!
  4368b4:	str	x21, [sp, #16]
  4368b8:	mov	w21, w0
  4368bc:	mov	w0, #0x20                  	// #32
  4368c0:	stp	x20, x19, [sp, #32]
  4368c4:	mov	x29, sp
  4368c8:	mov	x20, x1
  4368cc:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4368d0:	mov	x19, x0
  4368d4:	mov	w8, #0x1                   	// #1
  4368d8:	stp	xzr, xzr, [x0]
  4368dc:	str	w8, [x0, #16]
  4368e0:	str	xzr, [x0, #24]
  4368e4:	cbz	w21, 43694c <ferror@plt+0x3296c>
  4368e8:	mov	w9, #0x1                   	// #1
  4368ec:	mov	w8, w9
  4368f0:	cmp	w9, w21
  4368f4:	b.cs	436900 <ferror@plt+0x32920>  // b.hs, b.nlast
  4368f8:	lsl	w9, w8, #1
  4368fc:	cbnz	w8, 4368ec <ferror@plt+0x3290c>
  436900:	cmp	w8, #0x0
  436904:	csel	w8, w21, w8, eq  // eq = none
  436908:	mov	w9, #0x10                  	// #16
  43690c:	cmp	w8, #0x10
  436910:	csel	w8, w8, w9, hi  // hi = pmore
  436914:	lsl	x21, x8, #3
  436918:	mov	x0, xzr
  43691c:	mov	x1, x21
  436920:	str	w8, [x19, #12]
  436924:	bl	414c54 <ferror@plt+0x10c74>
  436928:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  43692c:	ldr	w8, [x8, #8]
  436930:	str	x0, [x19]
  436934:	cbz	w8, 436950 <ferror@plt+0x32970>
  436938:	str	xzr, [x0], #8
  43693c:	sub	x2, x21, #0x8
  436940:	mov	w1, wzr
  436944:	bl	4038d0 <memset@plt>
  436948:	b	436950 <ferror@plt+0x32970>
  43694c:	cbz	x19, 436968 <ferror@plt+0x32988>
  436950:	str	x20, [x19, #24]
  436954:	mov	x0, x19
  436958:	ldp	x20, x19, [sp, #32]
  43695c:	ldr	x21, [sp, #16]
  436960:	ldp	x29, x30, [sp], #48
  436964:	ret
  436968:	adrp	x0, 447000 <ferror@plt+0x43020>
  43696c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436970:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436974:	add	x0, x0, #0xf7f
  436978:	add	x1, x1, #0x707
  43697c:	add	x2, x2, #0x479
  436980:	bl	415dcc <ferror@plt+0x11dec>
  436984:	b	436954 <ferror@plt+0x32974>
  436988:	stp	x29, x30, [sp, #-32]!
  43698c:	str	x19, [sp, #16]
  436990:	mov	x19, x0
  436994:	mov	x29, sp
  436998:	cbz	x0, 4369c0 <ferror@plt+0x329e0>
  43699c:	add	x8, x19, #0x10
  4369a0:	ldaxr	w9, [x8]
  4369a4:	add	w9, w9, #0x1
  4369a8:	stlxr	w10, w9, [x8]
  4369ac:	cbnz	w10, 4369a0 <ferror@plt+0x329c0>
  4369b0:	mov	x0, x19
  4369b4:	ldr	x19, [sp, #16]
  4369b8:	ldp	x29, x30, [sp], #32
  4369bc:	ret
  4369c0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4369c4:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4369c8:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  4369cc:	add	x0, x0, #0xf7f
  4369d0:	add	x1, x1, #0x743
  4369d4:	add	x2, x2, #0x479
  4369d8:	bl	415dcc <ferror@plt+0x11dec>
  4369dc:	mov	x0, x19
  4369e0:	ldr	x19, [sp, #16]
  4369e4:	ldp	x29, x30, [sp], #32
  4369e8:	ret
  4369ec:	stp	x29, x30, [sp, #-48]!
  4369f0:	str	x21, [sp, #16]
  4369f4:	stp	x20, x19, [sp, #32]
  4369f8:	mov	x29, sp
  4369fc:	cbz	x0, 436a80 <ferror@plt+0x32aa0>
  436a00:	mov	x19, x0
  436a04:	add	x8, x0, #0x10
  436a08:	ldaxr	w9, [x8]
  436a0c:	subs	w9, w9, #0x1
  436a10:	stlxr	w10, w9, [x8]
  436a14:	cbnz	w10, 436a08 <ferror@plt+0x32a28>
  436a18:	b.ne	436a70 <ferror@plt+0x32a90>  // b.any
  436a1c:	ldr	x20, [x19, #24]
  436a20:	cbz	x20, 436a50 <ferror@plt+0x32a70>
  436a24:	ldr	w8, [x19, #8]
  436a28:	cbz	w8, 436a50 <ferror@plt+0x32a70>
  436a2c:	mov	x21, xzr
  436a30:	ldr	x8, [x19]
  436a34:	mov	x1, xzr
  436a38:	ldr	x0, [x8, x21, lsl #3]
  436a3c:	blr	x20
  436a40:	ldr	w8, [x19, #8]
  436a44:	add	x21, x21, #0x1
  436a48:	cmp	x21, x8
  436a4c:	b.cc	436a30 <ferror@plt+0x32a50>  // b.lo, b.ul, b.last
  436a50:	ldr	x0, [x19]
  436a54:	bl	414cbc <ferror@plt+0x10cdc>
  436a58:	mov	x1, x19
  436a5c:	ldp	x20, x19, [sp, #32]
  436a60:	ldr	x21, [sp, #16]
  436a64:	mov	w0, #0x20                  	// #32
  436a68:	ldp	x29, x30, [sp], #48
  436a6c:	b	41efb0 <ferror@plt+0x1afd0>
  436a70:	ldp	x20, x19, [sp, #32]
  436a74:	ldr	x21, [sp, #16]
  436a78:	ldp	x29, x30, [sp], #48
  436a7c:	ret
  436a80:	ldp	x20, x19, [sp, #32]
  436a84:	ldr	x21, [sp, #16]
  436a88:	adrp	x0, 447000 <ferror@plt+0x43020>
  436a8c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436a90:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436a94:	add	x0, x0, #0xf7f
  436a98:	add	x1, x1, #0x76b
  436a9c:	add	x2, x2, #0x479
  436aa0:	ldp	x29, x30, [sp], #48
  436aa4:	b	415dcc <ferror@plt+0x11dec>
  436aa8:	stp	x29, x30, [sp, #-48]!
  436aac:	stp	x22, x21, [sp, #16]
  436ab0:	stp	x20, x19, [sp, #32]
  436ab4:	mov	x29, sp
  436ab8:	cbz	x0, 436b5c <ferror@plt+0x32b7c>
  436abc:	cmp	w1, #0x0
  436ac0:	mov	x19, x0
  436ac4:	cset	w8, ne  // ne = any
  436ac8:	add	x9, x0, #0x10
  436acc:	ldaxr	w10, [x9]
  436ad0:	subs	w10, w10, #0x1
  436ad4:	stlxr	w11, w10, [x9]
  436ad8:	cbnz	w11, 436acc <ferror@plt+0x32aec>
  436adc:	orr	w9, w8, #0x2
  436ae0:	csel	w21, w8, w9, eq  // eq = none
  436ae4:	tbnz	w21, #0, 436af8 <ferror@plt+0x32b18>
  436ae8:	ldr	x20, [x19]
  436aec:	tbz	w21, #1, 436b3c <ferror@plt+0x32b5c>
  436af0:	stp	xzr, xzr, [x19]
  436af4:	b	436b48 <ferror@plt+0x32b68>
  436af8:	ldr	x20, [x19, #24]
  436afc:	cbz	x20, 436b2c <ferror@plt+0x32b4c>
  436b00:	ldr	w8, [x19, #8]
  436b04:	cbz	w8, 436b2c <ferror@plt+0x32b4c>
  436b08:	mov	x22, xzr
  436b0c:	ldr	x8, [x19]
  436b10:	mov	x1, xzr
  436b14:	ldr	x0, [x8, x22, lsl #3]
  436b18:	blr	x20
  436b1c:	ldr	w8, [x19, #8]
  436b20:	add	x22, x22, #0x1
  436b24:	cmp	x22, x8
  436b28:	b.cc	436b0c <ferror@plt+0x32b2c>  // b.lo, b.ul, b.last
  436b2c:	ldr	x0, [x19]
  436b30:	bl	414cbc <ferror@plt+0x10cdc>
  436b34:	mov	x20, xzr
  436b38:	tbnz	w21, #1, 436af0 <ferror@plt+0x32b10>
  436b3c:	mov	w0, #0x20                  	// #32
  436b40:	mov	x1, x19
  436b44:	bl	41efb0 <ferror@plt+0x1afd0>
  436b48:	mov	x0, x20
  436b4c:	ldp	x20, x19, [sp, #32]
  436b50:	ldp	x22, x21, [sp, #16]
  436b54:	ldp	x29, x30, [sp], #48
  436b58:	ret
  436b5c:	adrp	x0, 447000 <ferror@plt+0x43020>
  436b60:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436b64:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436b68:	add	x0, x0, #0xf7f
  436b6c:	add	x1, x1, #0x78f
  436b70:	add	x2, x2, #0x479
  436b74:	bl	415dcc <ferror@plt+0x11dec>
  436b78:	mov	x20, xzr
  436b7c:	b	436b48 <ferror@plt+0x32b68>
  436b80:	cbz	x0, 436c4c <ferror@plt+0x32c6c>
  436b84:	stp	x29, x30, [sp, #-48]!
  436b88:	stp	x20, x19, [sp, #32]
  436b8c:	ldr	w8, [x0, #8]
  436b90:	mov	w19, w1
  436b94:	mov	x20, x0
  436b98:	str	x21, [sp, #16]
  436b9c:	subs	w2, w8, w1
  436ba0:	mov	x29, sp
  436ba4:	b.cs	436c28 <ferror@plt+0x32c48>  // b.hs, b.nlast
  436ba8:	ldr	w21, [x20, #12]
  436bac:	cmp	w21, w19
  436bb0:	b.cs	436c00 <ferror@plt+0x32c20>  // b.hs, b.nlast
  436bb4:	mov	w9, #0x1                   	// #1
  436bb8:	mov	w8, w9
  436bbc:	cmp	w9, w19
  436bc0:	b.cs	436bcc <ferror@plt+0x32bec>  // b.hs, b.nlast
  436bc4:	lsl	w9, w8, #1
  436bc8:	cbnz	w8, 436bb8 <ferror@plt+0x32bd8>
  436bcc:	cmp	w8, #0x0
  436bd0:	ldr	x0, [x20]
  436bd4:	csel	w8, w19, w8, eq  // eq = none
  436bd8:	mov	w9, #0x10                  	// #16
  436bdc:	cmp	w8, #0x10
  436be0:	csel	w8, w8, w9, hi  // hi = pmore
  436be4:	lsl	x1, x8, #3
  436be8:	str	w8, [x20, #12]
  436bec:	bl	414c54 <ferror@plt+0x10c74>
  436bf0:	str	x0, [x20]
  436bf4:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  436bf8:	ldr	w8, [x8, #8]
  436bfc:	cbnz	w8, 436c68 <ferror@plt+0x32c88>
  436c00:	ldrsw	x8, [x20, #8]
  436c04:	cmp	w8, w19
  436c08:	b.ge	436c38 <ferror@plt+0x32c58>  // b.tcont
  436c0c:	sxtw	x9, w19
  436c10:	ldr	x10, [x20]
  436c14:	str	xzr, [x10, x8, lsl #3]
  436c18:	add	x8, x8, #0x1
  436c1c:	cmp	x9, x8
  436c20:	b.ne	436c10 <ferror@plt+0x32c30>  // b.any
  436c24:	b	436c38 <ferror@plt+0x32c58>
  436c28:	b.ls	436c38 <ferror@plt+0x32c58>  // b.plast
  436c2c:	mov	x0, x20
  436c30:	mov	w1, w19
  436c34:	bl	436c9c <ferror@plt+0x32cbc>
  436c38:	str	w19, [x20, #8]
  436c3c:	ldp	x20, x19, [sp, #32]
  436c40:	ldr	x21, [sp, #16]
  436c44:	ldp	x29, x30, [sp], #48
  436c48:	ret
  436c4c:	adrp	x0, 447000 <ferror@plt+0x43020>
  436c50:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436c54:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436c58:	add	x0, x0, #0xf7f
  436c5c:	add	x1, x1, #0x7c1
  436c60:	add	x2, x2, #0x479
  436c64:	b	415dcc <ferror@plt+0x11dec>
  436c68:	ldr	w8, [x20, #12]
  436c6c:	cmp	w21, w8
  436c70:	b.cs	436c00 <ferror@plt+0x32c20>  // b.hs, b.nlast
  436c74:	add	x9, x21, #0x1
  436c78:	cmp	x9, x8
  436c7c:	str	xzr, [x0, x21, lsl #3]
  436c80:	b.cs	436c00 <ferror@plt+0x32c20>  // b.hs, b.nlast
  436c84:	ldr	x10, [x20]
  436c88:	str	xzr, [x10, x9, lsl #3]
  436c8c:	add	x9, x9, #0x1
  436c90:	cmp	x8, x9
  436c94:	b.ne	436c84 <ferror@plt+0x32ca4>  // b.any
  436c98:	b	436c00 <ferror@plt+0x32c20>
  436c9c:	stp	x29, x30, [sp, #-64]!
  436ca0:	stp	x24, x23, [sp, #16]
  436ca4:	stp	x22, x21, [sp, #32]
  436ca8:	stp	x20, x19, [sp, #48]
  436cac:	mov	x29, sp
  436cb0:	cbz	x0, 436d7c <ferror@plt+0x32d9c>
  436cb4:	ldr	w8, [x0, #8]
  436cb8:	mov	w21, w1
  436cbc:	mov	x19, x0
  436cc0:	cmp	w8, w1
  436cc4:	b.ls	436d98 <ferror@plt+0x32db8>  // b.plast
  436cc8:	add	w22, w2, w21
  436ccc:	mov	w20, w2
  436cd0:	cmp	w22, w8
  436cd4:	b.hi	436db4 <ferror@plt+0x32dd4>  // b.pmore
  436cd8:	ldr	x9, [x19, #24]
  436cdc:	cbz	x9, 436d30 <ferror@plt+0x32d50>
  436ce0:	cmp	w22, w21
  436ce4:	b.ls	436d30 <ferror@plt+0x32d50>  // b.plast
  436ce8:	ldr	x8, [x19]
  436cec:	ldr	x0, [x8, w21, uxtw #3]
  436cf0:	blr	x9
  436cf4:	add	w8, w21, #0x1
  436cf8:	cmp	w22, w8
  436cfc:	b.eq	436d2c <ferror@plt+0x32d4c>  // b.none
  436d00:	mov	w8, w21
  436d04:	lsl	x8, x8, #3
  436d08:	sub	w23, w20, #0x1
  436d0c:	add	x24, x8, #0x8
  436d10:	ldr	x8, [x19]
  436d14:	ldr	x9, [x19, #24]
  436d18:	ldr	x0, [x8, x24]
  436d1c:	blr	x9
  436d20:	subs	w23, w23, #0x1
  436d24:	add	x24, x24, #0x8
  436d28:	b.ne	436d10 <ferror@plt+0x32d30>  // b.any
  436d2c:	ldr	w8, [x19, #8]
  436d30:	subs	w8, w8, w22
  436d34:	b.eq	436d50 <ferror@plt+0x32d70>  // b.none
  436d38:	ldr	x9, [x19]
  436d3c:	lsl	x2, x8, #3
  436d40:	add	x0, x9, w21, uxtw #3
  436d44:	add	x1, x9, w22, uxtw #3
  436d48:	bl	4034c0 <memmove@plt>
  436d4c:	ldr	w22, [x19, #8]
  436d50:	sub	w8, w22, w20
  436d54:	str	w8, [x19, #8]
  436d58:	adrp	x9, 492000 <__environ@@GLIBC_2.17+0x6f8>
  436d5c:	ldr	w9, [x9, #8]
  436d60:	cbz	w9, 436d68 <ferror@plt+0x32d88>
  436d64:	cbnz	w20, 436de0 <ferror@plt+0x32e00>
  436d68:	ldp	x20, x19, [sp, #48]
  436d6c:	ldp	x22, x21, [sp, #32]
  436d70:	ldp	x24, x23, [sp, #16]
  436d74:	ldp	x29, x30, [sp], #64
  436d78:	ret
  436d7c:	adrp	x0, 447000 <ferror@plt+0x43020>
  436d80:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436d84:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436d88:	add	x0, x0, #0xf7f
  436d8c:	add	x1, x1, #0x85f
  436d90:	add	x2, x2, #0x479
  436d94:	b	436dcc <ferror@plt+0x32dec>
  436d98:	adrp	x0, 447000 <ferror@plt+0x43020>
  436d9c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436da0:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436da4:	add	x0, x0, #0xf7f
  436da8:	add	x1, x1, #0x85f
  436dac:	add	x2, x2, #0x601
  436db0:	b	436dcc <ferror@plt+0x32dec>
  436db4:	adrp	x0, 447000 <ferror@plt+0x43020>
  436db8:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436dbc:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436dc0:	add	x0, x0, #0xf7f
  436dc4:	add	x1, x1, #0x85f
  436dc8:	add	x2, x2, #0x67d
  436dcc:	ldp	x20, x19, [sp, #48]
  436dd0:	ldp	x22, x21, [sp, #32]
  436dd4:	ldp	x24, x23, [sp, #16]
  436dd8:	ldp	x29, x30, [sp], #64
  436ddc:	b	415dcc <ferror@plt+0x11dec>
  436de0:	mov	w9, w20
  436de4:	ldr	x10, [x19]
  436de8:	subs	x9, x9, #0x1
  436dec:	str	xzr, [x10, w8, uxtw #3]
  436df0:	add	w8, w8, #0x1
  436df4:	b.ne	436de4 <ferror@plt+0x32e04>  // b.any
  436df8:	b	436d68 <ferror@plt+0x32d88>
  436dfc:	stp	x29, x30, [sp, #-48]!
  436e00:	str	x21, [sp, #16]
  436e04:	stp	x20, x19, [sp, #32]
  436e08:	mov	x29, sp
  436e0c:	cbz	x0, 436e98 <ferror@plt+0x32eb8>
  436e10:	ldr	w8, [x0, #8]
  436e14:	mov	w21, w1
  436e18:	mov	x20, x0
  436e1c:	cmp	w8, w1
  436e20:	b.ls	436eb4 <ferror@plt+0x32ed4>  // b.plast
  436e24:	ldr	x10, [x20]
  436e28:	ldr	x9, [x20, #24]
  436e2c:	ldr	x19, [x10, w21, uxtw #3]
  436e30:	cbz	x9, 436e40 <ferror@plt+0x32e60>
  436e34:	mov	x0, x19
  436e38:	blr	x9
  436e3c:	ldr	w8, [x20, #8]
  436e40:	sub	w9, w8, #0x1
  436e44:	cmp	w9, w21
  436e48:	b.eq	436e74 <ferror@plt+0x32e94>  // b.none
  436e4c:	ldr	x9, [x20]
  436e50:	mov	w10, w21
  436e54:	mvn	w11, w21
  436e58:	add	w8, w8, w11
  436e5c:	add	x0, x9, x10, lsl #3
  436e60:	add	x1, x0, #0x8
  436e64:	lsl	x2, x8, #3
  436e68:	bl	4034c0 <memmove@plt>
  436e6c:	ldr	w8, [x20, #8]
  436e70:	sub	w9, w8, #0x1
  436e74:	str	w9, [x20, #8]
  436e78:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  436e7c:	ldr	w8, [x8, #8]
  436e80:	cbnz	w8, 436ed8 <ferror@plt+0x32ef8>
  436e84:	mov	x0, x19
  436e88:	ldp	x20, x19, [sp, #32]
  436e8c:	ldr	x21, [sp, #16]
  436e90:	ldp	x29, x30, [sp], #48
  436e94:	ret
  436e98:	adrp	x0, 447000 <ferror@plt+0x43020>
  436e9c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436ea0:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436ea4:	add	x0, x0, #0xf7f
  436ea8:	add	x1, x1, #0x7ee
  436eac:	add	x2, x2, #0x479
  436eb0:	b	436ecc <ferror@plt+0x32eec>
  436eb4:	adrp	x0, 447000 <ferror@plt+0x43020>
  436eb8:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436ebc:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436ec0:	add	x0, x0, #0xf7f
  436ec4:	add	x1, x1, #0x7ee
  436ec8:	add	x2, x2, #0x601
  436ecc:	bl	415dcc <ferror@plt+0x11dec>
  436ed0:	mov	x19, xzr
  436ed4:	b	436e84 <ferror@plt+0x32ea4>
  436ed8:	ldr	x8, [x20]
  436edc:	str	xzr, [x8, w9, uxtw #3]
  436ee0:	b	436e84 <ferror@plt+0x32ea4>
  436ee4:	stp	x29, x30, [sp, #-48]!
  436ee8:	str	x21, [sp, #16]
  436eec:	stp	x20, x19, [sp, #32]
  436ef0:	mov	x29, sp
  436ef4:	cbz	x0, 436f68 <ferror@plt+0x32f88>
  436ef8:	ldr	w8, [x0, #8]
  436efc:	mov	w21, w1
  436f00:	mov	x20, x0
  436f04:	cmp	w8, w1
  436f08:	b.ls	436f84 <ferror@plt+0x32fa4>  // b.plast
  436f0c:	ldr	x10, [x20]
  436f10:	ldr	x9, [x20, #24]
  436f14:	ldr	x19, [x10, w21, uxtw #3]
  436f18:	cbz	x9, 436f28 <ferror@plt+0x32f48>
  436f1c:	mov	x0, x19
  436f20:	blr	x9
  436f24:	ldr	w8, [x20, #8]
  436f28:	sub	w8, w8, #0x1
  436f2c:	cmp	w8, w21
  436f30:	b.eq	436f44 <ferror@plt+0x32f64>  // b.none
  436f34:	ldr	x9, [x20]
  436f38:	mov	w11, w21
  436f3c:	ldr	x10, [x9, w8, uxtw #3]
  436f40:	str	x10, [x9, x11, lsl #3]
  436f44:	str	w8, [x20, #8]
  436f48:	adrp	x9, 492000 <__environ@@GLIBC_2.17+0x6f8>
  436f4c:	ldr	w9, [x9, #8]
  436f50:	cbnz	w9, 436fa8 <ferror@plt+0x32fc8>
  436f54:	mov	x0, x19
  436f58:	ldp	x20, x19, [sp, #32]
  436f5c:	ldr	x21, [sp, #16]
  436f60:	ldp	x29, x30, [sp], #48
  436f64:	ret
  436f68:	adrp	x0, 447000 <ferror@plt+0x43020>
  436f6c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436f70:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436f74:	add	x0, x0, #0xf7f
  436f78:	add	x1, x1, #0x824
  436f7c:	add	x2, x2, #0x479
  436f80:	b	436f9c <ferror@plt+0x32fbc>
  436f84:	adrp	x0, 447000 <ferror@plt+0x43020>
  436f88:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  436f8c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  436f90:	add	x0, x0, #0xf7f
  436f94:	add	x1, x1, #0x824
  436f98:	add	x2, x2, #0x601
  436f9c:	bl	415dcc <ferror@plt+0x11dec>
  436fa0:	mov	x19, xzr
  436fa4:	b	436f54 <ferror@plt+0x32f74>
  436fa8:	ldr	x9, [x20]
  436fac:	str	xzr, [x9, w8, uxtw #3]
  436fb0:	b	436f54 <ferror@plt+0x32f74>
  436fb4:	stp	x29, x30, [sp, #-32]!
  436fb8:	stp	x20, x19, [sp, #16]
  436fbc:	mov	x29, sp
  436fc0:	cbz	x0, 437064 <ferror@plt+0x33084>
  436fc4:	ldr	w8, [x0, #8]
  436fc8:	mov	x19, x0
  436fcc:	cbz	w8, 436ff0 <ferror@plt+0x33010>
  436fd0:	ldr	x9, [x19]
  436fd4:	mov	x20, xzr
  436fd8:	ldr	x10, [x9, x20, lsl #3]
  436fdc:	cmp	x10, x1
  436fe0:	b.eq	437000 <ferror@plt+0x33020>  // b.none
  436fe4:	add	x20, x20, #0x1
  436fe8:	cmp	x20, x8
  436fec:	b.cc	436fd8 <ferror@plt+0x32ff8>  // b.lo, b.ul, b.last
  436ff0:	mov	w0, wzr
  436ff4:	ldp	x20, x19, [sp, #16]
  436ff8:	ldp	x29, x30, [sp], #32
  436ffc:	ret
  437000:	ldr	x9, [x19, #24]
  437004:	cbz	x9, 437014 <ferror@plt+0x33034>
  437008:	mov	x0, x1
  43700c:	blr	x9
  437010:	ldr	w8, [x19, #8]
  437014:	sub	w9, w8, #0x1
  437018:	cmp	w9, w20
  43701c:	b.eq	437044 <ferror@plt+0x33064>  // b.none
  437020:	ldr	x9, [x19]
  437024:	mvn	w10, w20
  437028:	add	w8, w10, w8
  43702c:	lsl	x2, x8, #3
  437030:	add	x0, x9, x20, lsl #3
  437034:	add	x1, x0, #0x8
  437038:	bl	4034c0 <memmove@plt>
  43703c:	ldr	w8, [x19, #8]
  437040:	sub	w20, w8, #0x1
  437044:	str	w20, [x19, #8]
  437048:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  43704c:	ldr	w8, [x8, #8]
  437050:	cbnz	w8, 437090 <ferror@plt+0x330b0>
  437054:	mov	w0, #0x1                   	// #1
  437058:	ldp	x20, x19, [sp, #16]
  43705c:	ldp	x29, x30, [sp], #32
  437060:	ret
  437064:	adrp	x0, 447000 <ferror@plt+0x43020>
  437068:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  43706c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437070:	add	x0, x0, #0xf7f
  437074:	add	x1, x1, #0x898
  437078:	add	x2, x2, #0x479
  43707c:	bl	415dcc <ferror@plt+0x11dec>
  437080:	mov	w0, wzr
  437084:	ldp	x20, x19, [sp, #16]
  437088:	ldp	x29, x30, [sp], #32
  43708c:	ret
  437090:	ldr	x8, [x19]
  437094:	mov	w0, #0x1                   	// #1
  437098:	str	xzr, [x8, w20, uxtw #3]
  43709c:	ldp	x20, x19, [sp, #16]
  4370a0:	ldp	x29, x30, [sp], #32
  4370a4:	ret
  4370a8:	stp	x29, x30, [sp, #-32]!
  4370ac:	stp	x20, x19, [sp, #16]
  4370b0:	mov	x29, sp
  4370b4:	cbz	x0, 437144 <ferror@plt+0x33164>
  4370b8:	ldr	w8, [x0, #8]
  4370bc:	mov	x19, x0
  4370c0:	cbz	w8, 4370e4 <ferror@plt+0x33104>
  4370c4:	ldr	x9, [x19]
  4370c8:	mov	x20, xzr
  4370cc:	ldr	x10, [x9, x20, lsl #3]
  4370d0:	cmp	x10, x1
  4370d4:	b.eq	4370f4 <ferror@plt+0x33114>  // b.none
  4370d8:	add	x20, x20, #0x1
  4370dc:	cmp	x20, x8
  4370e0:	b.cc	4370cc <ferror@plt+0x330ec>  // b.lo, b.ul, b.last
  4370e4:	mov	w0, wzr
  4370e8:	ldp	x20, x19, [sp, #16]
  4370ec:	ldp	x29, x30, [sp], #32
  4370f0:	ret
  4370f4:	ldr	x9, [x19, #24]
  4370f8:	cbz	x9, 437108 <ferror@plt+0x33128>
  4370fc:	mov	x0, x1
  437100:	blr	x9
  437104:	ldr	w8, [x19, #8]
  437108:	sub	w9, w20, w8
  43710c:	cmn	w9, #0x1
  437110:	sub	w8, w8, #0x1
  437114:	b.eq	437124 <ferror@plt+0x33144>  // b.none
  437118:	ldr	x9, [x19]
  43711c:	ldr	x10, [x9, w8, uxtw #3]
  437120:	str	x10, [x9, x20, lsl #3]
  437124:	str	w8, [x19, #8]
  437128:	adrp	x9, 492000 <__environ@@GLIBC_2.17+0x6f8>
  43712c:	ldr	w9, [x9, #8]
  437130:	cbnz	w9, 437170 <ferror@plt+0x33190>
  437134:	mov	w0, #0x1                   	// #1
  437138:	ldp	x20, x19, [sp, #16]
  43713c:	ldp	x29, x30, [sp], #32
  437140:	ret
  437144:	adrp	x0, 447000 <ferror@plt+0x43020>
  437148:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  43714c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437150:	add	x0, x0, #0xf7f
  437154:	add	x1, x1, #0x8cb
  437158:	add	x2, x2, #0x479
  43715c:	bl	415dcc <ferror@plt+0x11dec>
  437160:	mov	w0, wzr
  437164:	ldp	x20, x19, [sp, #16]
  437168:	ldp	x29, x30, [sp], #32
  43716c:	ret
  437170:	ldr	x9, [x19]
  437174:	mov	w0, #0x1                   	// #1
  437178:	str	xzr, [x9, w8, uxtw #3]
  43717c:	ldp	x20, x19, [sp, #16]
  437180:	ldp	x29, x30, [sp], #32
  437184:	ret
  437188:	cbz	x0, 437224 <ferror@plt+0x33244>
  43718c:	stp	x29, x30, [sp, #-48]!
  437190:	str	x21, [sp, #16]
  437194:	stp	x20, x19, [sp, #32]
  437198:	ldp	w8, w21, [x0, #8]
  43719c:	mov	x19, x1
  4371a0:	mov	x20, x0
  4371a4:	mov	x29, sp
  4371a8:	add	w8, w8, #0x1
  4371ac:	cmp	w8, w21
  4371b0:	b.ls	437200 <ferror@plt+0x33220>  // b.plast
  4371b4:	mov	w10, #0x1                   	// #1
  4371b8:	mov	w9, w10
  4371bc:	cmp	w10, w8
  4371c0:	b.cs	4371cc <ferror@plt+0x331ec>  // b.hs, b.nlast
  4371c4:	lsl	w10, w9, #1
  4371c8:	cbnz	w9, 4371b8 <ferror@plt+0x331d8>
  4371cc:	cmp	w9, #0x0
  4371d0:	ldr	x0, [x20]
  4371d4:	csel	w8, w8, w9, eq  // eq = none
  4371d8:	mov	w10, #0x10                  	// #16
  4371dc:	cmp	w8, #0x10
  4371e0:	csel	w8, w8, w10, hi  // hi = pmore
  4371e4:	lsl	x1, x8, #3
  4371e8:	str	w8, [x20, #12]
  4371ec:	bl	414c54 <ferror@plt+0x10c74>
  4371f0:	str	x0, [x20]
  4371f4:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  4371f8:	ldr	w8, [x8, #8]
  4371fc:	cbnz	w8, 437240 <ferror@plt+0x33260>
  437200:	ldr	w8, [x20, #8]
  437204:	ldr	x9, [x20]
  437208:	ldr	x21, [sp, #16]
  43720c:	add	w10, w8, #0x1
  437210:	str	w10, [x20, #8]
  437214:	str	x19, [x9, x8, lsl #3]
  437218:	ldp	x20, x19, [sp, #32]
  43721c:	ldp	x29, x30, [sp], #48
  437220:	ret
  437224:	adrp	x0, 447000 <ferror@plt+0x43020>
  437228:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  43722c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437230:	add	x0, x0, #0xf7f
  437234:	add	x1, x1, #0x903
  437238:	add	x2, x2, #0x479
  43723c:	b	415dcc <ferror@plt+0x11dec>
  437240:	ldr	w8, [x20, #12]
  437244:	cmp	w21, w8
  437248:	b.cs	437200 <ferror@plt+0x33220>  // b.hs, b.nlast
  43724c:	add	x9, x21, #0x1
  437250:	cmp	x9, x8
  437254:	str	xzr, [x0, x21, lsl #3]
  437258:	b.cs	437200 <ferror@plt+0x33220>  // b.hs, b.nlast
  43725c:	ldr	x10, [x20]
  437260:	str	xzr, [x10, x9, lsl #3]
  437264:	add	x9, x9, #0x1
  437268:	cmp	x8, x9
  43726c:	b.ne	43725c <ferror@plt+0x3327c>  // b.any
  437270:	b	437200 <ferror@plt+0x33220>
  437274:	cbz	x0, 437294 <ferror@plt+0x332b4>
  437278:	ldr	x8, [x0]
  43727c:	mov	x3, x1
  437280:	ldr	w1, [x0, #8]
  437284:	mov	w2, #0x8                   	// #8
  437288:	mov	x0, x8
  43728c:	mov	x4, xzr
  437290:	b	43de2c <ferror@plt+0x39e4c>
  437294:	adrp	x0, 447000 <ferror@plt+0x43020>
  437298:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  43729c:	adrp	x2, 446000 <ferror@plt+0x42020>
  4372a0:	add	x0, x0, #0xf7f
  4372a4:	add	x1, x1, #0x92f
  4372a8:	add	x2, x2, #0x433
  4372ac:	b	415dcc <ferror@plt+0x11dec>
  4372b0:	cbz	x0, 4372d0 <ferror@plt+0x332f0>
  4372b4:	ldr	x8, [x0]
  4372b8:	mov	x3, x1
  4372bc:	ldr	w1, [x0, #8]
  4372c0:	mov	x4, x2
  4372c4:	mov	w2, #0x8                   	// #8
  4372c8:	mov	x0, x8
  4372cc:	b	43de2c <ferror@plt+0x39e4c>
  4372d0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4372d4:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4372d8:	adrp	x2, 446000 <ferror@plt+0x42020>
  4372dc:	add	x0, x0, #0xf7f
  4372e0:	add	x1, x1, #0x960
  4372e4:	add	x2, x2, #0x433
  4372e8:	b	415dcc <ferror@plt+0x11dec>
  4372ec:	cbz	x0, 437348 <ferror@plt+0x33368>
  4372f0:	stp	x29, x30, [sp, #-48]!
  4372f4:	stp	x22, x21, [sp, #16]
  4372f8:	stp	x20, x19, [sp, #32]
  4372fc:	ldr	w8, [x0, #8]
  437300:	mov	x21, x0
  437304:	mov	x29, sp
  437308:	cbz	w8, 437338 <ferror@plt+0x33358>
  43730c:	mov	x19, x2
  437310:	mov	x20, x1
  437314:	mov	x22, xzr
  437318:	ldr	x8, [x21]
  43731c:	mov	x1, x19
  437320:	ldr	x0, [x8, x22, lsl #3]
  437324:	blr	x20
  437328:	ldr	w8, [x21, #8]
  43732c:	add	x22, x22, #0x1
  437330:	cmp	x22, x8
  437334:	b.cc	437318 <ferror@plt+0x33338>  // b.lo, b.ul, b.last
  437338:	ldp	x20, x19, [sp, #32]
  43733c:	ldp	x22, x21, [sp, #16]
  437340:	ldp	x29, x30, [sp], #48
  437344:	ret
  437348:	adrp	x0, 447000 <ferror@plt+0x43020>
  43734c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437350:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437354:	add	x0, x0, #0xf7f
  437358:	add	x1, x1, #0x9a9
  43735c:	add	x2, x2, #0x479
  437360:	b	415dcc <ferror@plt+0x11dec>
  437364:	stp	x29, x30, [sp, #-16]!
  437368:	mov	w0, #0x28                  	// #40
  43736c:	mov	x29, sp
  437370:	bl	41e5d4 <ferror@plt+0x1a5f4>
  437374:	ldrb	w8, [x0, #20]
  437378:	mov	w9, #0x1                   	// #1
  43737c:	stp	xzr, xzr, [x0]
  437380:	str	w9, [x0, #16]
  437384:	and	w8, w8, #0xfc
  437388:	str	w9, [x0, #24]
  43738c:	strb	w8, [x0, #20]
  437390:	str	xzr, [x0, #32]
  437394:	ldp	x29, x30, [sp], #16
  437398:	ret
  43739c:	stp	x29, x30, [sp, #-32]!
  4373a0:	stp	x20, x19, [sp, #16]
  4373a4:	mov	x20, x0
  4373a8:	mov	w0, #0x28                  	// #40
  4373ac:	mov	x29, sp
  4373b0:	mov	x19, x1
  4373b4:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4373b8:	ldrb	w8, [x0, #20]
  4373bc:	stp	x20, xzr, [x0]
  4373c0:	str	w19, [x0, #8]
  4373c4:	ldp	x20, x19, [sp, #16]
  4373c8:	mov	w9, #0x1                   	// #1
  4373cc:	and	w8, w8, #0xfc
  4373d0:	str	xzr, [x0, #32]
  4373d4:	str	w9, [x0, #16]
  4373d8:	str	w9, [x0, #24]
  4373dc:	strb	w8, [x0, #20]
  4373e0:	ldp	x29, x30, [sp], #32
  4373e4:	ret
  4373e8:	stp	x29, x30, [sp, #-32]!
  4373ec:	stp	x20, x19, [sp, #16]
  4373f0:	mov	w20, w0
  4373f4:	mov	w0, #0x28                  	// #40
  4373f8:	mov	x29, sp
  4373fc:	bl	41e5d4 <ferror@plt+0x1a5f4>
  437400:	ldrb	w8, [x0, #20]
  437404:	mov	x19, x0
  437408:	mov	w9, #0x1                   	// #1
  43740c:	stp	xzr, xzr, [x0]
  437410:	and	w8, w8, #0xfc
  437414:	str	w9, [x0, #16]
  437418:	str	w9, [x0, #24]
  43741c:	strb	w8, [x0, #20]
  437420:	str	xzr, [x0, #32]
  437424:	cbz	w20, 437474 <ferror@plt+0x33494>
  437428:	mov	w9, #0x1                   	// #1
  43742c:	mov	w8, w9
  437430:	cmp	w9, w20
  437434:	b.cs	437440 <ferror@plt+0x33460>  // b.hs, b.nlast
  437438:	lsl	w9, w8, #1
  43743c:	cbnz	w8, 43742c <ferror@plt+0x3344c>
  437440:	cmp	w8, #0x0
  437444:	csel	w8, w20, w8, eq  // eq = none
  437448:	cmp	w8, #0x10
  43744c:	mov	w9, #0x10                  	// #16
  437450:	csel	w20, w8, w9, hi  // hi = pmore
  437454:	mov	x0, xzr
  437458:	mov	x1, x20
  43745c:	bl	414c54 <ferror@plt+0x10c74>
  437460:	adrp	x8, 492000 <__environ@@GLIBC_2.17+0x6f8>
  437464:	ldr	w8, [x8, #8]
  437468:	str	x0, [x19]
  43746c:	cbnz	w8, 437484 <ferror@plt+0x334a4>
  437470:	str	w20, [x19, #12]
  437474:	mov	x0, x19
  437478:	ldp	x20, x19, [sp, #16]
  43747c:	ldp	x29, x30, [sp], #32
  437480:	ret
  437484:	mov	w1, wzr
  437488:	mov	x2, x20
  43748c:	bl	4038d0 <memset@plt>
  437490:	b	437470 <ferror@plt+0x33490>
  437494:	b	435d28 <ferror@plt+0x31d48>
  437498:	stp	x29, x30, [sp, #-32]!
  43749c:	str	x19, [sp, #16]
  4374a0:	mov	x29, sp
  4374a4:	cbz	x0, 4374c4 <ferror@plt+0x334e4>
  4374a8:	ldr	w19, [x0, #8]
  4374ac:	mov	w1, wzr
  4374b0:	bl	435d28 <ferror@plt+0x31d48>
  4374b4:	mov	x1, x19
  4374b8:	ldr	x19, [sp, #16]
  4374bc:	ldp	x29, x30, [sp], #32
  4374c0:	b	437818 <ferror@plt+0x33838>
  4374c4:	adrp	x0, 447000 <ferror@plt+0x43020>
  4374c8:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4374cc:	adrp	x2, 446000 <ferror@plt+0x42020>
  4374d0:	add	x0, x0, #0xf7f
  4374d4:	add	x1, x1, #0x9e0
  4374d8:	add	x2, x2, #0x433
  4374dc:	bl	415dcc <ferror@plt+0x11dec>
  4374e0:	ldr	x19, [sp, #16]
  4374e4:	mov	x0, xzr
  4374e8:	ldp	x29, x30, [sp], #32
  4374ec:	ret
  4374f0:	stp	x29, x30, [sp, #-32]!
  4374f4:	str	x19, [sp, #16]
  4374f8:	mov	x19, x0
  4374fc:	mov	x29, sp
  437500:	cbz	x0, 437528 <ferror@plt+0x33548>
  437504:	add	x8, x19, #0x18
  437508:	ldaxr	w9, [x8]
  43750c:	add	w9, w9, #0x1
  437510:	stlxr	w10, w9, [x8]
  437514:	cbnz	w10, 437508 <ferror@plt+0x33528>
  437518:	mov	x0, x19
  43751c:	ldr	x19, [sp, #16]
  437520:	ldp	x29, x30, [sp], #32
  437524:	ret
  437528:	adrp	x0, 447000 <ferror@plt+0x43020>
  43752c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437530:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437534:	add	x0, x0, #0xf7f
  437538:	add	x1, x1, #0x45b
  43753c:	add	x2, x2, #0x479
  437540:	bl	415dcc <ferror@plt+0x11dec>
  437544:	mov	x0, x19
  437548:	ldr	x19, [sp, #16]
  43754c:	ldp	x29, x30, [sp], #32
  437550:	ret
  437554:	stp	x29, x30, [sp, #-32]!
  437558:	stp	x20, x19, [sp, #16]
  43755c:	mov	x29, sp
  437560:	cbz	x0, 4375f8 <ferror@plt+0x33618>
  437564:	mov	x19, x0
  437568:	add	x8, x0, #0x18
  43756c:	ldaxr	w9, [x8]
  437570:	subs	w9, w9, #0x1
  437574:	stlxr	w10, w9, [x8]
  437578:	cbnz	w10, 43756c <ferror@plt+0x3358c>
  43757c:	b.ne	4375ec <ferror@plt+0x3360c>  // b.any
  437580:	ldr	x8, [x19, #32]
  437584:	cbz	x8, 4375d0 <ferror@plt+0x335f0>
  437588:	ldr	w9, [x19, #8]
  43758c:	cbz	w9, 4375d0 <ferror@plt+0x335f0>
  437590:	ldr	x0, [x19]
  437594:	blr	x8
  437598:	ldr	w8, [x19, #8]
  43759c:	cmp	w8, #0x2
  4375a0:	b.cc	4375d0 <ferror@plt+0x335f0>  // b.lo, b.ul, b.last
  4375a4:	mov	w20, #0x1                   	// #1
  4375a8:	ldr	w8, [x19, #16]
  4375ac:	ldr	x9, [x19]
  4375b0:	ldr	x10, [x19, #32]
  4375b4:	mul	w8, w8, w20
  4375b8:	add	x0, x9, x8
  4375bc:	blr	x10
  4375c0:	ldr	w8, [x19, #8]
  4375c4:	add	w20, w20, #0x1
  4375c8:	cmp	w20, w8
  4375cc:	b.cc	4375a8 <ferror@plt+0x335c8>  // b.lo, b.ul, b.last
  4375d0:	ldr	x0, [x19]
  4375d4:	bl	414cbc <ferror@plt+0x10cdc>
  4375d8:	mov	x1, x19
  4375dc:	ldp	x20, x19, [sp, #16]
  4375e0:	mov	w0, #0x28                  	// #40
  4375e4:	ldp	x29, x30, [sp], #32
  4375e8:	b	41efb0 <ferror@plt+0x1afd0>
  4375ec:	ldp	x20, x19, [sp, #16]
  4375f0:	ldp	x29, x30, [sp], #32
  4375f4:	ret
  4375f8:	ldp	x20, x19, [sp, #16]
  4375fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  437600:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437604:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437608:	add	x0, x0, #0xf7f
  43760c:	add	x1, x1, #0x47f
  437610:	add	x2, x2, #0x479
  437614:	ldp	x29, x30, [sp], #32
  437618:	b	415dcc <ferror@plt+0x11dec>
  43761c:	stp	x29, x30, [sp, #-32]!
  437620:	str	x19, [sp, #16]
  437624:	mov	x29, sp
  437628:	mov	x19, x0
  43762c:	bl	435e1c <ferror@plt+0x31e3c>
  437630:	mov	x0, x19
  437634:	ldr	x19, [sp, #16]
  437638:	ldp	x29, x30, [sp], #32
  43763c:	ret
  437640:	stp	x29, x30, [sp, #-32]!
  437644:	str	x19, [sp, #16]
  437648:	mov	x29, sp
  43764c:	mov	x19, x0
  437650:	bl	435f44 <ferror@plt+0x31f64>
  437654:	mov	x0, x19
  437658:	ldr	x19, [sp, #16]
  43765c:	ldp	x29, x30, [sp], #32
  437660:	ret
  437664:	stp	x29, x30, [sp, #-32]!
  437668:	str	x19, [sp, #16]
  43766c:	mov	x29, sp
  437670:	mov	x19, x0
  437674:	bl	4361d8 <ferror@plt+0x321f8>
  437678:	mov	x0, x19
  43767c:	ldr	x19, [sp, #16]
  437680:	ldp	x29, x30, [sp], #32
  437684:	ret
  437688:	stp	x29, x30, [sp, #-32]!
  43768c:	str	x19, [sp, #16]
  437690:	mov	x29, sp
  437694:	mov	x19, x0
  437698:	bl	436498 <ferror@plt+0x324b8>
  43769c:	mov	x0, x19
  4376a0:	ldr	x19, [sp, #16]
  4376a4:	ldp	x29, x30, [sp], #32
  4376a8:	ret
  4376ac:	stp	x29, x30, [sp, #-32]!
  4376b0:	str	x19, [sp, #16]
  4376b4:	mov	x29, sp
  4376b8:	mov	x19, x0
  4376bc:	bl	4365b8 <ferror@plt+0x325d8>
  4376c0:	mov	x0, x19
  4376c4:	ldr	x19, [sp, #16]
  4376c8:	ldp	x29, x30, [sp], #32
  4376cc:	ret
  4376d0:	stp	x29, x30, [sp, #-16]!
  4376d4:	mov	x29, sp
  4376d8:	cbz	x0, 4376fc <ferror@plt+0x3371c>
  4376dc:	ldr	w8, [x0, #8]
  4376e0:	cmp	w8, w1
  4376e4:	b.ls	437718 <ferror@plt+0x33738>  // b.plast
  4376e8:	add	w9, w2, w1
  4376ec:	cmp	w9, w8
  4376f0:	b.hi	437734 <ferror@plt+0x33754>  // b.pmore
  4376f4:	ldp	x29, x30, [sp], #16
  4376f8:	b	436318 <ferror@plt+0x32338>
  4376fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  437700:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437704:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437708:	add	x0, x0, #0xf7f
  43770c:	add	x1, x1, #0xa11
  437710:	add	x2, x2, #0x479
  437714:	b	43774c <ferror@plt+0x3376c>
  437718:	adrp	x0, 447000 <ferror@plt+0x43020>
  43771c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437720:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437724:	add	x0, x0, #0xf7f
  437728:	add	x1, x1, #0xa11
  43772c:	add	x2, x2, #0x601
  437730:	b	43774c <ferror@plt+0x3376c>
  437734:	adrp	x0, 447000 <ferror@plt+0x43020>
  437738:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  43773c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437740:	add	x0, x0, #0xf7f
  437744:	add	x1, x1, #0xa11
  437748:	add	x2, x2, #0x67d
  43774c:	bl	415dcc <ferror@plt+0x11dec>
  437750:	mov	x0, xzr
  437754:	ldp	x29, x30, [sp], #16
  437758:	ret
  43775c:	cbz	x0, 43777c <ferror@plt+0x3379c>
  437760:	ldr	x8, [x0]
  437764:	mov	x3, x1
  437768:	ldr	w1, [x0, #8]
  43776c:	ldr	w2, [x0, #16]
  437770:	mov	x0, x8
  437774:	mov	x4, xzr
  437778:	b	43de2c <ferror@plt+0x39e4c>
  43777c:	adrp	x0, 447000 <ferror@plt+0x43020>
  437780:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437784:	adrp	x2, 446000 <ferror@plt+0x42020>
  437788:	add	x0, x0, #0xf7f
  43778c:	add	x1, x1, #0x69b
  437790:	add	x2, x2, #0x433
  437794:	b	415dcc <ferror@plt+0x11dec>
  437798:	cbz	x0, 4377b8 <ferror@plt+0x337d8>
  43779c:	ldr	x8, [x0]
  4377a0:	mov	x4, x2
  4377a4:	mov	x3, x1
  4377a8:	ldr	w1, [x0, #8]
  4377ac:	ldr	w2, [x0, #16]
  4377b0:	mov	x0, x8
  4377b4:	b	43de2c <ferror@plt+0x39e4c>
  4377b8:	adrp	x0, 447000 <ferror@plt+0x43020>
  4377bc:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4377c0:	adrp	x2, 446000 <ferror@plt+0x42020>
  4377c4:	add	x0, x0, #0xf7f
  4377c8:	add	x1, x1, #0x6c5
  4377cc:	add	x2, x2, #0x433
  4377d0:	b	415dcc <ferror@plt+0x11dec>
  4377d4:	stp	x29, x30, [sp, #-32]!
  4377d8:	stp	x20, x19, [sp, #16]
  4377dc:	mov	x29, sp
  4377e0:	mov	x19, x1
  4377e4:	bl	420a0c <ferror@plt+0x1ca2c>
  4377e8:	mov	x20, x0
  4377ec:	mov	w0, #0x28                  	// #40
  4377f0:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4377f4:	adrp	x8, 414000 <ferror@plt+0x10020>
  4377f8:	add	x8, x8, #0xcbc
  4377fc:	stp	x20, x19, [x0]
  437800:	stp	x8, x20, [x0, #24]
  437804:	ldp	x20, x19, [sp, #16]
  437808:	mov	w9, #0x1                   	// #1
  43780c:	str	w9, [x0, #16]
  437810:	ldp	x29, x30, [sp], #32
  437814:	ret
  437818:	stp	x29, x30, [sp, #-32]!
  43781c:	stp	x20, x19, [sp, #16]
  437820:	mov	x20, x0
  437824:	mov	w0, #0x28                  	// #40
  437828:	mov	x29, sp
  43782c:	mov	x19, x1
  437830:	bl	41e5d4 <ferror@plt+0x1a5f4>
  437834:	adrp	x8, 414000 <ferror@plt+0x10020>
  437838:	add	x8, x8, #0xcbc
  43783c:	stp	x20, x19, [x0]
  437840:	stp	x8, x20, [x0, #24]
  437844:	ldp	x20, x19, [sp, #16]
  437848:	mov	w9, #0x1                   	// #1
  43784c:	str	w9, [x0, #16]
  437850:	ldp	x29, x30, [sp], #32
  437854:	ret
  437858:	stp	x29, x30, [sp, #-48]!
  43785c:	stp	x22, x21, [sp, #16]
  437860:	mov	x22, x0
  437864:	mov	w0, #0x28                  	// #40
  437868:	stp	x20, x19, [sp, #32]
  43786c:	mov	x29, sp
  437870:	mov	x19, x3
  437874:	mov	x20, x2
  437878:	mov	x21, x1
  43787c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  437880:	stp	x22, x21, [x0]
  437884:	stp	x20, x19, [x0, #24]
  437888:	ldp	x20, x19, [sp, #32]
  43788c:	ldp	x22, x21, [sp, #16]
  437890:	mov	w8, #0x1                   	// #1
  437894:	str	w8, [x0, #16]
  437898:	ldp	x29, x30, [sp], #48
  43789c:	ret
  4378a0:	stp	x29, x30, [sp, #-32]!
  4378a4:	stp	x20, x19, [sp, #16]
  4378a8:	mov	x20, x0
  4378ac:	mov	w0, #0x28                  	// #40
  4378b0:	mov	x29, sp
  4378b4:	mov	x19, x1
  4378b8:	bl	41e5d4 <ferror@plt+0x1a5f4>
  4378bc:	stp	x20, x19, [x0]
  4378c0:	ldp	x20, x19, [sp, #16]
  4378c4:	mov	w8, #0x1                   	// #1
  4378c8:	stp	xzr, xzr, [x0, #24]
  4378cc:	str	w8, [x0, #16]
  4378d0:	ldp	x29, x30, [sp], #32
  4378d4:	ret
  4378d8:	stp	x29, x30, [sp, #-48]!
  4378dc:	str	x21, [sp, #16]
  4378e0:	stp	x20, x19, [sp, #32]
  4378e4:	mov	x29, sp
  4378e8:	cbz	x0, 437958 <ferror@plt+0x33978>
  4378ec:	ldr	x8, [x0, #8]
  4378f0:	mov	x19, x0
  4378f4:	cmp	x8, x1
  4378f8:	b.cc	437974 <ferror@plt+0x33994>  // b.lo, b.ul, b.last
  4378fc:	add	x9, x2, x1
  437900:	mov	x20, x2
  437904:	cmp	x9, x8
  437908:	b.hi	437990 <ferror@plt+0x339b0>  // b.pmore
  43790c:	mov	x8, x19
  437910:	ldr	x9, [x8], #16
  437914:	add	x21, x9, x1
  437918:	ldaxr	w9, [x8]
  43791c:	add	w9, w9, #0x1
  437920:	stlxr	w10, w9, [x8]
  437924:	cbnz	w10, 437918 <ferror@plt+0x33938>
  437928:	mov	w0, #0x28                  	// #40
  43792c:	bl	41e5d4 <ferror@plt+0x1a5f4>
  437930:	adrp	x8, 437000 <ferror@plt+0x33020>
  437934:	add	x8, x8, #0x9c0
  437938:	mov	w9, #0x1                   	// #1
  43793c:	stp	x21, x20, [x0]
  437940:	stp	x8, x19, [x0, #24]
  437944:	str	w9, [x0, #16]
  437948:	ldp	x20, x19, [sp, #32]
  43794c:	ldr	x21, [sp, #16]
  437950:	ldp	x29, x30, [sp], #48
  437954:	ret
  437958:	adrp	x0, 447000 <ferror@plt+0x43020>
  43795c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437960:	adrp	x2, 447000 <ferror@plt+0x43020>
  437964:	add	x0, x0, #0xf7f
  437968:	add	x1, x1, #0xa53
  43796c:	add	x2, x2, #0x6d0
  437970:	b	4379a8 <ferror@plt+0x339c8>
  437974:	adrp	x0, 447000 <ferror@plt+0x43020>
  437978:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  43797c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437980:	add	x0, x0, #0xf7f
  437984:	add	x1, x1, #0xa53
  437988:	add	x2, x2, #0xa8a
  43798c:	b	4379a8 <ferror@plt+0x339c8>
  437990:	adrp	x0, 447000 <ferror@plt+0x43020>
  437994:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437998:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  43799c:	add	x0, x0, #0xf7f
  4379a0:	add	x1, x1, #0xa53
  4379a4:	add	x2, x2, #0xaa0
  4379a8:	bl	415dcc <ferror@plt+0x11dec>
  4379ac:	mov	x0, xzr
  4379b0:	ldp	x20, x19, [sp, #32]
  4379b4:	ldr	x21, [sp, #16]
  4379b8:	ldp	x29, x30, [sp], #48
  4379bc:	ret
  4379c0:	stp	x29, x30, [sp, #-32]!
  4379c4:	str	x19, [sp, #16]
  4379c8:	mov	x29, sp
  4379cc:	cbz	x0, 437a10 <ferror@plt+0x33a30>
  4379d0:	mov	x19, x0
  4379d4:	add	x8, x0, #0x10
  4379d8:	ldaxr	w9, [x8]
  4379dc:	subs	w9, w9, #0x1
  4379e0:	stlxr	w10, w9, [x8]
  4379e4:	cbnz	w10, 4379d8 <ferror@plt+0x339f8>
  4379e8:	b.ne	437a10 <ferror@plt+0x33a30>  // b.any
  4379ec:	ldr	x8, [x19, #24]
  4379f0:	cbz	x8, 4379fc <ferror@plt+0x33a1c>
  4379f4:	ldr	x0, [x19, #32]
  4379f8:	blr	x8
  4379fc:	mov	x1, x19
  437a00:	ldr	x19, [sp, #16]
  437a04:	mov	w0, #0x28                  	// #40
  437a08:	ldp	x29, x30, [sp], #32
  437a0c:	b	41efb0 <ferror@plt+0x1afd0>
  437a10:	ldr	x19, [sp, #16]
  437a14:	ldp	x29, x30, [sp], #32
  437a18:	ret
  437a1c:	stp	x29, x30, [sp, #-32]!
  437a20:	str	x19, [sp, #16]
  437a24:	mov	x19, x0
  437a28:	mov	x29, sp
  437a2c:	cbz	x0, 437a54 <ferror@plt+0x33a74>
  437a30:	add	x8, x19, #0x10
  437a34:	ldaxr	w9, [x8]
  437a38:	add	w9, w9, #0x1
  437a3c:	stlxr	w10, w9, [x8]
  437a40:	cbnz	w10, 437a34 <ferror@plt+0x33a54>
  437a44:	mov	x0, x19
  437a48:	ldr	x19, [sp, #16]
  437a4c:	ldp	x29, x30, [sp], #32
  437a50:	ret
  437a54:	adrp	x0, 447000 <ferror@plt+0x43020>
  437a58:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437a5c:	adrp	x2, 447000 <ferror@plt+0x43020>
  437a60:	add	x0, x0, #0xf7f
  437a64:	add	x1, x1, #0xb12
  437a68:	add	x2, x2, #0x6d0
  437a6c:	bl	415dcc <ferror@plt+0x11dec>
  437a70:	mov	x0, x19
  437a74:	ldr	x19, [sp, #16]
  437a78:	ldp	x29, x30, [sp], #32
  437a7c:	ret
  437a80:	stp	x29, x30, [sp, #-16]!
  437a84:	mov	x29, sp
  437a88:	cbz	x0, 437aa4 <ferror@plt+0x33ac4>
  437a8c:	cbz	x1, 437a98 <ferror@plt+0x33ab8>
  437a90:	ldr	x8, [x0, #8]
  437a94:	str	x8, [x1]
  437a98:	ldr	x0, [x0]
  437a9c:	ldp	x29, x30, [sp], #16
  437aa0:	ret
  437aa4:	adrp	x0, 447000 <ferror@plt+0x43020>
  437aa8:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437aac:	adrp	x2, 447000 <ferror@plt+0x43020>
  437ab0:	add	x0, x0, #0xf7f
  437ab4:	add	x1, x1, #0xabf
  437ab8:	add	x2, x2, #0x6d0
  437abc:	bl	415dcc <ferror@plt+0x11dec>
  437ac0:	mov	x0, xzr
  437ac4:	ldp	x29, x30, [sp], #16
  437ac8:	ret
  437acc:	stp	x29, x30, [sp, #-16]!
  437ad0:	mov	x29, sp
  437ad4:	cbz	x0, 437ae4 <ferror@plt+0x33b04>
  437ad8:	ldr	x0, [x0, #8]
  437adc:	ldp	x29, x30, [sp], #16
  437ae0:	ret
  437ae4:	adrp	x0, 447000 <ferror@plt+0x43020>
  437ae8:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437aec:	adrp	x2, 447000 <ferror@plt+0x43020>
  437af0:	add	x0, x0, #0xf7f
  437af4:	add	x1, x1, #0xaf1
  437af8:	add	x2, x2, #0x6d0
  437afc:	bl	415dcc <ferror@plt+0x11dec>
  437b00:	mov	x0, xzr
  437b04:	ldp	x29, x30, [sp], #16
  437b08:	ret
  437b0c:	stp	x29, x30, [sp, #-16]!
  437b10:	mov	x29, sp
  437b14:	cbz	x0, 437b54 <ferror@plt+0x33b74>
  437b18:	cbz	x1, 437b70 <ferror@plt+0x33b90>
  437b1c:	ldr	x2, [x0, #8]
  437b20:	ldr	x8, [x1, #8]
  437b24:	cmp	x2, x8
  437b28:	b.ne	437b48 <ferror@plt+0x33b68>  // b.any
  437b2c:	ldr	x0, [x0]
  437b30:	ldr	x1, [x1]
  437b34:	bl	403970 <bcmp@plt>
  437b38:	cmp	w0, #0x0
  437b3c:	cset	w0, eq  // eq = none
  437b40:	ldp	x29, x30, [sp], #16
  437b44:	ret
  437b48:	mov	w0, wzr
  437b4c:	ldp	x29, x30, [sp], #16
  437b50:	ret
  437b54:	adrp	x0, 447000 <ferror@plt+0x43020>
  437b58:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437b5c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437b60:	add	x0, x0, #0xf7f
  437b64:	add	x1, x1, #0xb30
  437b68:	add	x2, x2, #0xb65
  437b6c:	b	437b88 <ferror@plt+0x33ba8>
  437b70:	adrp	x0, 447000 <ferror@plt+0x43020>
  437b74:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437b78:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437b7c:	add	x0, x0, #0xf7f
  437b80:	add	x1, x1, #0xb30
  437b84:	add	x2, x2, #0xb74
  437b88:	bl	415dcc <ferror@plt+0x11dec>
  437b8c:	mov	w0, wzr
  437b90:	ldp	x29, x30, [sp], #16
  437b94:	ret
  437b98:	stp	x29, x30, [sp, #-16]!
  437b9c:	mov	x29, sp
  437ba0:	cbz	x0, 437bdc <ferror@plt+0x33bfc>
  437ba4:	ldr	x8, [x0, #8]
  437ba8:	cbz	x8, 437bd0 <ferror@plt+0x33bf0>
  437bac:	ldr	x9, [x0]
  437bb0:	mov	w0, #0x1505                	// #5381
  437bb4:	ldrsb	w10, [x9], #1
  437bb8:	add	w11, w0, w0, lsl #5
  437bbc:	subs	x8, x8, #0x1
  437bc0:	add	w0, w11, w10
  437bc4:	b.ne	437bb4 <ferror@plt+0x33bd4>  // b.any
  437bc8:	ldp	x29, x30, [sp], #16
  437bcc:	ret
  437bd0:	mov	w0, #0x1505                	// #5381
  437bd4:	ldp	x29, x30, [sp], #16
  437bd8:	ret
  437bdc:	adrp	x0, 447000 <ferror@plt+0x43020>
  437be0:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437be4:	adrp	x2, 447000 <ferror@plt+0x43020>
  437be8:	add	x0, x0, #0xf7f
  437bec:	add	x1, x1, #0xb83
  437bf0:	add	x2, x2, #0x6d0
  437bf4:	bl	415dcc <ferror@plt+0x11dec>
  437bf8:	mov	w0, wzr
  437bfc:	ldp	x29, x30, [sp], #16
  437c00:	ret
  437c04:	stp	x29, x30, [sp, #-32]!
  437c08:	stp	x20, x19, [sp, #16]
  437c0c:	mov	x29, sp
  437c10:	cbz	x0, 437c58 <ferror@plt+0x33c78>
  437c14:	cbz	x1, 437c64 <ferror@plt+0x33c84>
  437c18:	ldp	x0, x19, [x0]
  437c1c:	ldp	x1, x20, [x1]
  437c20:	cmp	x19, x20
  437c24:	csel	x2, x19, x20, cc  // cc = lo, ul, last
  437c28:	bl	403b10 <memcmp@plt>
  437c2c:	cbz	w0, 437c3c <ferror@plt+0x33c5c>
  437c30:	ldp	x20, x19, [sp, #16]
  437c34:	ldp	x29, x30, [sp], #32
  437c38:	ret
  437c3c:	cmp	x19, x20
  437c40:	mov	w8, #0xffffffff            	// #-1
  437c44:	cneg	w8, w8, cs  // cs = hs, nlast
  437c48:	csel	w0, wzr, w8, eq  // eq = none
  437c4c:	ldp	x20, x19, [sp, #16]
  437c50:	ldp	x29, x30, [sp], #32
  437c54:	ret
  437c58:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437c5c:	add	x2, x2, #0xb65
  437c60:	b	437c6c <ferror@plt+0x33c8c>
  437c64:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437c68:	add	x2, x2, #0xb74
  437c6c:	adrp	x0, 447000 <ferror@plt+0x43020>
  437c70:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437c74:	add	x0, x0, #0xf7f
  437c78:	add	x1, x1, #0xba5
  437c7c:	bl	415dcc <ferror@plt+0x11dec>
  437c80:	mov	w0, wzr
  437c84:	ldp	x20, x19, [sp, #16]
  437c88:	ldp	x29, x30, [sp], #32
  437c8c:	ret
  437c90:	stp	x29, x30, [sp, #-48]!
  437c94:	str	x21, [sp, #16]
  437c98:	stp	x20, x19, [sp, #32]
  437c9c:	mov	x29, sp
  437ca0:	cbz	x0, 437d5c <ferror@plt+0x33d7c>
  437ca4:	mov	x21, x1
  437ca8:	cbz	x1, 437d78 <ferror@plt+0x33d98>
  437cac:	ldr	x8, [x0, #24]
  437cb0:	adrp	x9, 414000 <ferror@plt+0x10020>
  437cb4:	add	x9, x9, #0xcbc
  437cb8:	mov	x19, x0
  437cbc:	cmp	x8, x9
  437cc0:	b.eq	437d24 <ferror@plt+0x33d44>  // b.none
  437cc4:	ldr	x0, [x19]
  437cc8:	ldr	w1, [x19, #8]
  437ccc:	bl	420a0c <ferror@plt+0x1ca2c>
  437cd0:	ldr	x8, [x19, #8]
  437cd4:	mov	x20, x0
  437cd8:	str	x8, [x21]
  437cdc:	add	x8, x19, #0x10
  437ce0:	ldaxr	w9, [x8]
  437ce4:	subs	w9, w9, #0x1
  437ce8:	stlxr	w10, w9, [x8]
  437cec:	cbnz	w10, 437ce0 <ferror@plt+0x33d00>
  437cf0:	b.ne	437d10 <ferror@plt+0x33d30>  // b.any
  437cf4:	ldr	x8, [x19, #24]
  437cf8:	cbz	x8, 437d04 <ferror@plt+0x33d24>
  437cfc:	ldr	x0, [x19, #32]
  437d00:	blr	x8
  437d04:	mov	w0, #0x28                  	// #40
  437d08:	mov	x1, x19
  437d0c:	bl	41efb0 <ferror@plt+0x1afd0>
  437d10:	mov	x0, x20
  437d14:	ldp	x20, x19, [sp, #32]
  437d18:	ldr	x21, [sp, #16]
  437d1c:	ldp	x29, x30, [sp], #48
  437d20:	ret
  437d24:	ldr	x8, [x19]
  437d28:	cbz	x8, 437cc4 <ferror@plt+0x33ce4>
  437d2c:	dmb	ish
  437d30:	ldr	w8, [x19, #16]
  437d34:	cmp	w8, #0x1
  437d38:	b.ne	437cc4 <ferror@plt+0x33ce4>  // b.any
  437d3c:	ldr	x8, [x19, #8]
  437d40:	mov	w0, #0x28                  	// #40
  437d44:	mov	x1, x19
  437d48:	str	x8, [x21]
  437d4c:	ldr	x20, [x19]
  437d50:	bl	41efb0 <ferror@plt+0x1afd0>
  437d54:	cbnz	x20, 437d10 <ferror@plt+0x33d30>
  437d58:	b	437cc4 <ferror@plt+0x33ce4>
  437d5c:	adrp	x0, 447000 <ferror@plt+0x43020>
  437d60:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437d64:	adrp	x2, 447000 <ferror@plt+0x43020>
  437d68:	add	x0, x0, #0xf7f
  437d6c:	add	x1, x1, #0xbd8
  437d70:	add	x2, x2, #0x6d0
  437d74:	b	437d90 <ferror@plt+0x33db0>
  437d78:	adrp	x0, 447000 <ferror@plt+0x43020>
  437d7c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437d80:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  437d84:	add	x0, x0, #0xf7f
  437d88:	add	x1, x1, #0xbd8
  437d8c:	add	x2, x2, #0xc0a
  437d90:	bl	415dcc <ferror@plt+0x11dec>
  437d94:	mov	x20, xzr
  437d98:	b	437d10 <ferror@plt+0x33d30>
  437d9c:	sub	sp, sp, #0x20
  437da0:	stp	x29, x30, [sp, #16]
  437da4:	add	x29, sp, #0x10
  437da8:	cbz	x0, 437dc8 <ferror@plt+0x33de8>
  437dac:	add	x1, sp, #0x8
  437db0:	bl	437c90 <ferror@plt+0x33cb0>
  437db4:	ldr	x1, [sp, #8]
  437db8:	bl	43739c <ferror@plt+0x333bc>
  437dbc:	ldp	x29, x30, [sp, #16]
  437dc0:	add	sp, sp, #0x20
  437dc4:	ret
  437dc8:	adrp	x0, 447000 <ferror@plt+0x43020>
  437dcc:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  437dd0:	adrp	x2, 447000 <ferror@plt+0x43020>
  437dd4:	add	x0, x0, #0xf7f
  437dd8:	add	x1, x1, #0xc17
  437ddc:	add	x2, x2, #0x6d0
  437de0:	bl	415dcc <ferror@plt+0x11dec>
  437de4:	mov	x0, xzr
  437de8:	ldp	x29, x30, [sp, #16]
  437dec:	add	sp, sp, #0x20
  437df0:	ret
  437df4:	stp	x29, x30, [sp, #-80]!
  437df8:	stp	x20, x19, [sp, #64]
  437dfc:	adrp	x20, 491000 <ferror@plt+0x8d020>
  437e00:	add	x20, x20, #0xfe8
  437e04:	mov	x19, x0
  437e08:	mov	x0, x20
  437e0c:	str	x25, [sp, #16]
  437e10:	stp	x24, x23, [sp, #32]
  437e14:	stp	x22, x21, [sp, #48]
  437e18:	mov	x29, sp
  437e1c:	bl	432588 <ferror@plt+0x2e5a8>
  437e20:	ldr	x8, [x20, #8]
  437e24:	cbz	x8, 437e50 <ferror@plt+0x33e70>
  437e28:	mov	x0, x20
  437e2c:	bl	432634 <ferror@plt+0x2e654>
  437e30:	ldr	x0, [x20, #8]
  437e34:	mov	x1, x19
  437e38:	ldp	x20, x19, [sp, #64]
  437e3c:	ldp	x22, x21, [sp, #48]
  437e40:	ldp	x24, x23, [sp, #32]
  437e44:	ldr	x25, [sp, #16]
  437e48:	ldp	x29, x30, [sp], #80
  437e4c:	b	40c928 <ferror@plt+0x8948>
  437e50:	adrp	x0, 40d000 <ferror@plt+0x9020>
  437e54:	adrp	x1, 40d000 <ferror@plt+0x9020>
  437e58:	add	x0, x0, #0x988
  437e5c:	add	x1, x1, #0x96c
  437e60:	bl	40bffc <ferror@plt+0x801c>
  437e64:	adrp	x23, 491000 <ferror@plt+0x8d020>
  437e68:	str	x0, [x23, #4080]
  437e6c:	bl	43e3f4 <ferror@plt+0x3a414>
  437e70:	ldrb	w8, [x0]
  437e74:	cbz	w8, 437e28 <ferror@plt+0x33e48>
  437e78:	mov	x21, x0
  437e7c:	b	437eb8 <ferror@plt+0x33ed8>
  437e80:	mov	w25, wzr
  437e84:	add	w1, w25, #0x2
  437e88:	mov	w2, #0x8                   	// #8
  437e8c:	bl	414eb8 <ferror@plt+0x10ed8>
  437e90:	add	w8, w25, #0x1
  437e94:	str	x21, [x0, w25, uxtw #3]
  437e98:	str	xzr, [x0, w8, uxtw #3]
  437e9c:	mov	x2, x0
  437ea0:	ldr	x0, [x23, #4080]
  437ea4:	mov	x1, x22
  437ea8:	bl	40cbd4 <ferror@plt+0x8bf4>
  437eac:	ldrb	w8, [x24]
  437eb0:	mov	x21, x24
  437eb4:	cbz	w8, 437e28 <ferror@plt+0x33e48>
  437eb8:	mov	x0, x21
  437ebc:	bl	403510 <strlen@plt>
  437ec0:	add	x8, x0, x21
  437ec4:	add	x22, x8, #0x1
  437ec8:	mov	x0, x22
  437ecc:	bl	403510 <strlen@plt>
  437ed0:	ldr	x8, [x23, #4080]
  437ed4:	add	x9, x0, x22
  437ed8:	mov	x1, x22
  437edc:	add	x24, x9, #0x1
  437ee0:	mov	x0, x8
  437ee4:	bl	40c928 <ferror@plt+0x8948>
  437ee8:	cbz	x0, 437e80 <ferror@plt+0x33ea0>
  437eec:	mov	w25, #0xffffffff            	// #-1
  437ef0:	mov	x8, x0
  437ef4:	ldr	x9, [x8], #8
  437ef8:	add	w25, w25, #0x1
  437efc:	cbnz	x9, 437ef4 <ferror@plt+0x33f14>
  437f00:	b	437e84 <ferror@plt+0x33ea4>
  437f04:	stp	x29, x30, [sp, #-64]!
  437f08:	stp	x20, x19, [sp, #48]
  437f0c:	mov	x19, x0
  437f10:	adrp	x0, 491000 <ferror@plt+0x8d020>
  437f14:	add	x0, x0, #0x890
  437f18:	str	x23, [sp, #16]
  437f1c:	stp	x22, x21, [sp, #32]
  437f20:	mov	x29, sp
  437f24:	bl	432e00 <ferror@plt+0x2ee20>
  437f28:	mov	x20, x0
  437f2c:	cbnz	x0, 437f4c <ferror@plt+0x33f6c>
  437f30:	mov	w0, #0x18                  	// #24
  437f34:	bl	414c04 <ferror@plt+0x10c24>
  437f38:	mov	x20, x0
  437f3c:	adrp	x0, 491000 <ferror@plt+0x8d020>
  437f40:	add	x0, x0, #0x890
  437f44:	mov	x1, x20
  437f48:	bl	432ecc <ferror@plt+0x2eeec>
  437f4c:	adrp	x21, 491000 <ferror@plt+0x8d020>
  437f50:	add	x21, x21, #0xfe8
  437f54:	mov	x0, x21
  437f58:	bl	432588 <ferror@plt+0x2e5a8>
  437f5c:	bl	43e660 <ferror@plt+0x3a680>
  437f60:	mov	x22, x0
  437f64:	mov	x0, x21
  437f68:	bl	432634 <ferror@plt+0x2e654>
  437f6c:	ldr	x21, [x20, #8]
  437f70:	cbz	x21, 437f84 <ferror@plt+0x33fa4>
  437f74:	mov	x0, x21
  437f78:	mov	x1, x22
  437f7c:	bl	403b30 <strcmp@plt>
  437f80:	cbz	w0, 43802c <ferror@plt+0x3404c>
  437f84:	mov	x0, x21
  437f88:	bl	414cbc <ferror@plt+0x10cdc>
  437f8c:	ldr	x0, [x20, #16]
  437f90:	bl	414cbc <ferror@plt+0x10cdc>
  437f94:	mov	x0, x22
  437f98:	bl	4209b8 <ferror@plt+0x1c9d8>
  437f9c:	str	x0, [x20, #8]
  437fa0:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  437fa4:	add	x0, x0, #0xc8c
  437fa8:	bl	4093d4 <ferror@plt+0x53f4>
  437fac:	cbz	x0, 437fbc <ferror@plt+0x33fdc>
  437fb0:	ldrb	w8, [x0]
  437fb4:	mov	x21, x0
  437fb8:	cbnz	w8, 437fec <ferror@plt+0x3400c>
  437fbc:	adrp	x23, 491000 <ferror@plt+0x8d020>
  437fc0:	add	x23, x23, #0xfe8
  437fc4:	mov	x0, x23
  437fc8:	bl	432588 <ferror@plt+0x2e5a8>
  437fcc:	mov	x0, x22
  437fd0:	bl	43e668 <ferror@plt+0x3a688>
  437fd4:	mov	x21, x0
  437fd8:	mov	x0, x23
  437fdc:	bl	432634 <ferror@plt+0x2e654>
  437fe0:	cbz	x21, 438008 <ferror@plt+0x34028>
  437fe4:	ldrb	w8, [x21]
  437fe8:	cbz	w8, 438014 <ferror@plt+0x34034>
  437fec:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  437ff0:	add	x1, x1, #0xd6
  437ff4:	mov	x0, x21
  437ff8:	bl	403e30 <strstr@plt>
  437ffc:	cmp	x0, #0x0
  438000:	cset	w8, ne  // ne = any
  438004:	b	43801c <ferror@plt+0x3403c>
  438008:	adrp	x21, 47e000 <ferror@plt+0x7a020>
  43800c:	mov	w8, wzr
  438010:	b	438018 <ferror@plt+0x34038>
  438014:	adrp	x21, 47e000 <ferror@plt+0x7a020>
  438018:	add	x21, x21, #0xc94
  43801c:	mov	x0, x21
  438020:	str	w8, [x20]
  438024:	bl	4209b8 <ferror@plt+0x1c9d8>
  438028:	str	x0, [x20, #16]
  43802c:	cbz	x19, 438038 <ferror@plt+0x34058>
  438030:	ldr	x8, [x20, #16]
  438034:	str	x8, [x19]
  438038:	ldr	w0, [x20]
  43803c:	ldp	x20, x19, [sp, #48]
  438040:	ldp	x22, x21, [sp, #32]
  438044:	ldr	x23, [sp, #16]
  438048:	ldp	x29, x30, [sp], #64
  43804c:	ret
  438050:	stp	x29, x30, [sp, #-32]!
  438054:	str	x19, [sp, #16]
  438058:	mov	x19, x0
  43805c:	ldr	x0, [x0, #8]
  438060:	mov	x29, sp
  438064:	bl	414cbc <ferror@plt+0x10cdc>
  438068:	ldr	x0, [x19, #16]
  43806c:	bl	414cbc <ferror@plt+0x10cdc>
  438070:	mov	x0, x19
  438074:	ldr	x19, [sp, #16]
  438078:	ldp	x29, x30, [sp], #32
  43807c:	b	414cbc <ferror@plt+0x10cdc>
  438080:	sub	sp, sp, #0x20
  438084:	add	x0, sp, #0x8
  438088:	stp	x29, x30, [sp, #16]
  43808c:	add	x29, sp, #0x10
  438090:	bl	437f04 <ferror@plt+0x33f24>
  438094:	ldr	x0, [sp, #8]
  438098:	bl	4209b8 <ferror@plt+0x1c9d8>
  43809c:	ldp	x29, x30, [sp, #16]
  4380a0:	add	sp, sp, #0x20
  4380a4:	ret
  4380a8:	stp	x29, x30, [sp, #-32]!
  4380ac:	stp	x20, x19, [sp, #16]
  4380b0:	mov	x29, sp
  4380b4:	cbz	x0, 4380f0 <ferror@plt+0x34110>
  4380b8:	mov	x19, x0
  4380bc:	mov	w0, #0x8                   	// #8
  4380c0:	bl	436768 <ferror@plt+0x32788>
  4380c4:	mov	x1, x19
  4380c8:	mov	x20, x0
  4380cc:	bl	43811c <ferror@plt+0x3413c>
  4380d0:	mov	x0, x20
  4380d4:	mov	x1, xzr
  4380d8:	bl	437188 <ferror@plt+0x331a8>
  4380dc:	mov	x0, x20
  4380e0:	ldp	x20, x19, [sp, #16]
  4380e4:	mov	w1, wzr
  4380e8:	ldp	x29, x30, [sp], #32
  4380ec:	b	436aa8 <ferror@plt+0x32ac8>
  4380f0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4380f4:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4380f8:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  4380fc:	add	x0, x0, #0xf7f
  438100:	add	x1, x1, #0xc44
  438104:	add	x2, x2, #0xc71
  438108:	bl	415dcc <ferror@plt+0x11dec>
  43810c:	ldp	x20, x19, [sp, #16]
  438110:	mov	x0, xzr
  438114:	ldp	x29, x30, [sp], #32
  438118:	ret
  43811c:	stp	x29, x30, [sp, #-96]!
  438120:	stp	x28, x27, [sp, #16]
  438124:	stp	x26, x25, [sp, #32]
  438128:	stp	x24, x23, [sp, #48]
  43812c:	stp	x22, x21, [sp, #64]
  438130:	stp	x20, x19, [sp, #80]
  438134:	mov	x29, sp
  438138:	cbz	x1, 4382cc <ferror@plt+0x342ec>
  43813c:	mov	x21, x1
  438140:	mov	x19, x0
  438144:	mov	w1, #0x5f                  	// #95
  438148:	mov	x0, x21
  43814c:	bl	403ca0 <strchr@plt>
  438150:	cmp	x0, #0x0
  438154:	csel	x20, x0, x21, ne  // ne = any
  438158:	mov	x23, x0
  43815c:	mov	w1, #0x2e                  	// #46
  438160:	mov	x0, x20
  438164:	bl	403ca0 <strchr@plt>
  438168:	cmp	x0, #0x0
  43816c:	mov	x24, x0
  438170:	csel	x0, x0, x20, ne  // ne = any
  438174:	mov	w1, #0x40                  	// #64
  438178:	bl	403ca0 <strchr@plt>
  43817c:	cbz	x0, 4381cc <ferror@plt+0x341ec>
  438180:	mov	x25, x0
  438184:	bl	4209b8 <ferror@plt+0x1c9d8>
  438188:	mov	x20, x0
  43818c:	mov	w26, #0x4                   	// #4
  438190:	cbz	x24, 4381e4 <ferror@plt+0x34204>
  438194:	sub	x1, x25, x24
  438198:	mov	x0, x24
  43819c:	orr	w26, w26, #0x1
  4381a0:	bl	420a5c <ferror@plt+0x1ca7c>
  4381a4:	mov	x22, x0
  4381a8:	mov	x25, x24
  4381ac:	cbz	x23, 4381ec <ferror@plt+0x3420c>
  4381b0:	sub	x1, x25, x23
  4381b4:	mov	x0, x23
  4381b8:	orr	w26, w26, #0x2
  4381bc:	bl	420a5c <ferror@plt+0x1ca7c>
  4381c0:	mov	x24, x0
  4381c4:	mov	x25, x23
  4381c8:	b	4381f0 <ferror@plt+0x34210>
  4381cc:	mov	x0, x21
  4381d0:	bl	403510 <strlen@plt>
  4381d4:	mov	x20, xzr
  4381d8:	mov	w26, wzr
  4381dc:	add	x25, x21, x0
  4381e0:	cbnz	x24, 438194 <ferror@plt+0x341b4>
  4381e4:	mov	x22, xzr
  4381e8:	cbnz	x23, 4381b0 <ferror@plt+0x341d0>
  4381ec:	mov	x24, xzr
  4381f0:	sub	x1, x25, x21
  4381f4:	mov	x0, x21
  4381f8:	bl	420a5c <ferror@plt+0x1ca7c>
  4381fc:	adrp	x27, 480000 <ferror@plt+0x7c020>
  438200:	mov	x21, x0
  438204:	mov	w23, wzr
  438208:	mvn	w25, w26
  43820c:	add	x27, x27, #0x5ef
  438210:	mov	w28, w26
  438214:	b	438228 <ferror@plt+0x34248>
  438218:	add	w23, w23, #0x1
  43821c:	cmp	w26, w23
  438220:	sub	w28, w28, #0x1
  438224:	b.cc	438264 <ferror@plt+0x34284>  // b.lo, b.ul, b.last
  438228:	tst	w28, w25
  43822c:	b.ne	438218 <ferror@plt+0x34238>  // b.any
  438230:	tst	w28, #0x2
  438234:	csel	x1, x27, x24, eq  // eq = none
  438238:	tst	w28, #0x1
  43823c:	csel	x2, x27, x22, eq  // eq = none
  438240:	tst	w28, #0x4
  438244:	csel	x3, x27, x20, eq  // eq = none
  438248:	mov	x0, x21
  43824c:	mov	x4, xzr
  438250:	bl	420c00 <ferror@plt+0x1cc20>
  438254:	mov	x1, x0
  438258:	mov	x0, x19
  43825c:	bl	437188 <ferror@plt+0x331a8>
  438260:	b	438218 <ferror@plt+0x34238>
  438264:	mov	x0, x21
  438268:	bl	414cbc <ferror@plt+0x10cdc>
  43826c:	tbnz	w26, #0, 438294 <ferror@plt+0x342b4>
  438270:	tbnz	w26, #1, 4382a0 <ferror@plt+0x342c0>
  438274:	tbnz	w26, #2, 4382ac <ferror@plt+0x342cc>
  438278:	ldp	x20, x19, [sp, #80]
  43827c:	ldp	x22, x21, [sp, #64]
  438280:	ldp	x24, x23, [sp, #48]
  438284:	ldp	x26, x25, [sp, #32]
  438288:	ldp	x28, x27, [sp, #16]
  43828c:	ldp	x29, x30, [sp], #96
  438290:	ret
  438294:	mov	x0, x22
  438298:	bl	414cbc <ferror@plt+0x10cdc>
  43829c:	tbz	w26, #1, 438274 <ferror@plt+0x34294>
  4382a0:	mov	x0, x24
  4382a4:	bl	414cbc <ferror@plt+0x10cdc>
  4382a8:	tbz	w26, #2, 438278 <ferror@plt+0x34298>
  4382ac:	mov	x0, x20
  4382b0:	ldp	x20, x19, [sp, #80]
  4382b4:	ldp	x22, x21, [sp, #64]
  4382b8:	ldp	x24, x23, [sp, #48]
  4382bc:	ldp	x26, x25, [sp, #32]
  4382c0:	ldp	x28, x27, [sp, #16]
  4382c4:	ldp	x29, x30, [sp], #96
  4382c8:	b	414cbc <ferror@plt+0x10cdc>
  4382cc:	ldp	x20, x19, [sp, #80]
  4382d0:	ldp	x22, x21, [sp, #64]
  4382d4:	ldp	x24, x23, [sp, #48]
  4382d8:	ldp	x26, x25, [sp, #32]
  4382dc:	ldp	x28, x27, [sp, #16]
  4382e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  4382e4:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  4382e8:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  4382ec:	add	x0, x0, #0xf7f
  4382f0:	add	x1, x1, #0xc9d
  4382f4:	add	x2, x2, #0xc71
  4382f8:	ldp	x29, x30, [sp], #96
  4382fc:	b	415dcc <ferror@plt+0x11dec>
  438300:	sub	sp, sp, #0x180
  438304:	adrp	x0, 491000 <ferror@plt+0x8d020>
  438308:	add	x0, x0, #0x8b0
  43830c:	stp	x29, x30, [sp, #288]
  438310:	stp	x28, x27, [sp, #304]
  438314:	stp	x26, x25, [sp, #320]
  438318:	stp	x24, x23, [sp, #336]
  43831c:	stp	x22, x21, [sp, #352]
  438320:	stp	x20, x19, [sp, #368]
  438324:	add	x29, sp, #0x120
  438328:	bl	432e00 <ferror@plt+0x2ee20>
  43832c:	mov	x19, x0
  438330:	cbz	x0, 438348 <ferror@plt+0x34368>
  438334:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  438338:	add	x0, x0, #0xcd5
  43833c:	bl	4093d4 <ferror@plt+0x53f4>
  438340:	cbnz	x0, 438374 <ferror@plt+0x34394>
  438344:	b	43837c <ferror@plt+0x3439c>
  438348:	mov	w0, #0x10                  	// #16
  43834c:	bl	414c04 <ferror@plt+0x10c24>
  438350:	mov	x19, x0
  438354:	adrp	x0, 491000 <ferror@plt+0x8d020>
  438358:	add	x0, x0, #0x8b0
  43835c:	mov	x1, x19
  438360:	bl	432ecc <ferror@plt+0x2eeec>
  438364:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  438368:	add	x0, x0, #0xcd5
  43836c:	bl	4093d4 <ferror@plt+0x53f4>
  438370:	cbz	x0, 43837c <ferror@plt+0x3439c>
  438374:	ldrb	w8, [x0]
  438378:	cbnz	w8, 4383c8 <ferror@plt+0x343e8>
  43837c:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  438380:	add	x0, x0, #0xcde
  438384:	bl	4093d4 <ferror@plt+0x53f4>
  438388:	cbz	x0, 438394 <ferror@plt+0x343b4>
  43838c:	ldrb	w8, [x0]
  438390:	cbnz	w8, 4383c8 <ferror@plt+0x343e8>
  438394:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  438398:	add	x0, x0, #0xc80
  43839c:	bl	4093d4 <ferror@plt+0x53f4>
  4383a0:	cbz	x0, 4383ac <ferror@plt+0x343cc>
  4383a4:	ldrb	w8, [x0]
  4383a8:	cbnz	w8, 4383c8 <ferror@plt+0x343e8>
  4383ac:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  4383b0:	add	x0, x0, #0xce5
  4383b4:	bl	4093d4 <ferror@plt+0x53f4>
  4383b8:	cbz	x0, 4383c4 <ferror@plt+0x343e4>
  4383bc:	ldrb	w8, [x0]
  4383c0:	cbnz	w8, 4383c8 <ferror@plt+0x343e8>
  4383c4:	mov	x0, xzr
  4383c8:	ldr	x20, [x19]
  4383cc:	adrp	x8, 448000 <ferror@plt+0x44020>
  4383d0:	add	x8, x8, #0xfa
  4383d4:	cmp	x0, #0x0
  4383d8:	csel	x21, x8, x0, eq  // eq = none
  4383dc:	cbz	x20, 4383f0 <ferror@plt+0x34410>
  4383e0:	mov	x0, x20
  4383e4:	mov	x1, x21
  4383e8:	bl	403b30 <strcmp@plt>
  4383ec:	cbz	w0, 438668 <ferror@plt+0x34688>
  4383f0:	mov	x0, x20
  4383f4:	bl	414cbc <ferror@plt+0x10cdc>
  4383f8:	ldr	x0, [x19, #8]
  4383fc:	bl	42251c <ferror@plt+0x1e53c>
  438400:	mov	x0, x21
  438404:	bl	4209b8 <ferror@plt+0x1c9d8>
  438408:	str	x0, [x19]
  43840c:	mov	w0, #0x8                   	// #8
  438410:	str	x19, [sp]
  438414:	bl	436768 <ferror@plt+0x32788>
  438418:	adrp	x1, 443000 <ferror@plt+0x3f020>
  43841c:	mov	x20, x0
  438420:	add	x1, x1, #0xe9d
  438424:	mov	x0, x21
  438428:	mov	w2, wzr
  43842c:	bl	42214c <ferror@plt+0x1e16c>
  438430:	ldr	x26, [x0]
  438434:	str	x0, [sp, #8]
  438438:	cbz	x26, 438624 <ferror@plt+0x34644>
  43843c:	ldr	x24, [sp, #8]
  438440:	add	x8, sp, #0x18
  438444:	adrp	x23, 491000 <ferror@plt+0x8d020>
  438448:	adrp	x22, 491000 <ferror@plt+0x8d020>
  43844c:	orr	x25, x8, #0x1
  438450:	orr	x19, x8, #0x2
  438454:	str	x20, [sp, #16]
  438458:	b	43847c <ferror@plt+0x3449c>
  43845c:	mov	w8, #0x1                   	// #1
  438460:	mov	x26, x27
  438464:	strb	w8, [x22, #4064]
  438468:	mov	x0, x20
  43846c:	mov	x1, x26
  438470:	bl	43811c <ferror@plt+0x3413c>
  438474:	ldr	x26, [x24, #8]!
  438478:	cbz	x26, 438624 <ferror@plt+0x34644>
  43847c:	ldr	x8, [x23, #4088]
  438480:	cbnz	x8, 4385e4 <ferror@plt+0x34604>
  438484:	adrp	x0, 40d000 <ferror@plt+0x9020>
  438488:	adrp	x1, 40d000 <ferror@plt+0x9020>
  43848c:	add	x0, x0, #0x988
  438490:	add	x1, x1, #0x96c
  438494:	bl	40bffc <ferror@plt+0x801c>
  438498:	str	x0, [x23, #4088]
  43849c:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  4384a0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  4384a4:	add	x0, x0, #0xcea
  4384a8:	add	x1, x1, #0xff7
  4384ac:	bl	4037d0 <fopen@plt>
  4384b0:	cbz	x0, 4385e4 <ferror@plt+0x34604>
  4384b4:	mov	x27, x0
  4384b8:	add	x0, sp, #0x18
  4384bc:	mov	w1, #0x100                 	// #256
  4384c0:	mov	x2, x27
  4384c4:	bl	403620 <fgets_unlocked@plt>
  4384c8:	cbz	x0, 4385d8 <ferror@plt+0x345f8>
  4384cc:	add	x0, sp, #0x18
  4384d0:	bl	422034 <ferror@plt+0x1e054>
  4384d4:	bl	4220c8 <ferror@plt+0x1e0e8>
  4384d8:	ldrb	w10, [sp, #24]
  4384dc:	cbz	w10, 4384b8 <ferror@plt+0x344d8>
  4384e0:	cmp	w10, #0x23
  4384e4:	b.eq	4384b8 <ferror@plt+0x344d8>  // b.none
  4384e8:	add	x9, sp, #0x18
  4384ec:	mov	x8, x19
  4384f0:	mov	x28, x25
  4384f4:	b	438504 <ferror@plt+0x34524>
  4384f8:	ldrb	w10, [x9, #1]!
  4384fc:	add	x28, x28, #0x1
  438500:	add	x8, x8, #0x1
  438504:	and	w10, w10, #0xff
  438508:	cmp	w10, #0x1f
  43850c:	b.gt	438520 <ferror@plt+0x34540>
  438510:	cbz	w10, 4384b8 <ferror@plt+0x344d8>
  438514:	cmp	w10, #0x9
  438518:	b.ne	4384f8 <ferror@plt+0x34518>  // b.any
  43851c:	b	438530 <ferror@plt+0x34550>
  438520:	cmp	w10, #0x3a
  438524:	b.eq	438530 <ferror@plt+0x34550>  // b.none
  438528:	cmp	w10, #0x20
  43852c:	b.ne	4384f8 <ferror@plt+0x34518>  // b.any
  438530:	strb	wzr, [x9]
  438534:	b	438540 <ferror@plt+0x34560>
  438538:	add	x28, x28, #0x1
  43853c:	add	x8, x8, #0x1
  438540:	ldrb	w9, [x28]
  438544:	cmp	w9, #0x9
  438548:	b.eq	438538 <ferror@plt+0x34558>  // b.none
  43854c:	cmp	w9, #0x20
  438550:	b.eq	438538 <ferror@plt+0x34558>  // b.none
  438554:	cbz	w9, 4384b8 <ferror@plt+0x344d8>
  438558:	ands	w9, w9, #0xff
  43855c:	b.eq	43857c <ferror@plt+0x3459c>  // b.none
  438560:	cmp	w9, #0x20
  438564:	b.eq	438590 <ferror@plt+0x345b0>  // b.none
  438568:	cmp	w9, #0x9
  43856c:	b.eq	438590 <ferror@plt+0x345b0>  // b.none
  438570:	ldrb	w9, [x8], #1
  438574:	ands	w9, w9, #0xff
  438578:	b.ne	438560 <ferror@plt+0x34580>  // b.any
  43857c:	ldr	x0, [x23, #4088]
  438580:	add	x1, sp, #0x18
  438584:	bl	40c928 <ferror@plt+0x8948>
  438588:	cbnz	x0, 4384b8 <ferror@plt+0x344d8>
  43858c:	b	4385a4 <ferror@plt+0x345c4>
  438590:	sturb	wzr, [x8, #-1]
  438594:	ldr	x0, [x23, #4088]
  438598:	add	x1, sp, #0x18
  43859c:	bl	40c928 <ferror@plt+0x8948>
  4385a0:	cbnz	x0, 4384b8 <ferror@plt+0x344d8>
  4385a4:	ldr	x21, [x23, #4088]
  4385a8:	add	x0, sp, #0x18
  4385ac:	bl	4209b8 <ferror@plt+0x1c9d8>
  4385b0:	mov	x20, x22
  4385b4:	mov	x22, x0
  4385b8:	mov	x0, x28
  4385bc:	bl	4209b8 <ferror@plt+0x1c9d8>
  4385c0:	mov	x2, x0
  4385c4:	mov	x0, x21
  4385c8:	mov	x1, x22
  4385cc:	mov	x22, x20
  4385d0:	bl	40cbd4 <ferror@plt+0x8bf4>
  4385d4:	b	4384b8 <ferror@plt+0x344d8>
  4385d8:	mov	x0, x27
  4385dc:	bl	403790 <fclose@plt>
  4385e0:	ldr	x20, [sp, #16]
  4385e4:	mov	w21, #0x1f                  	// #31
  4385e8:	ldr	x0, [x23, #4088]
  4385ec:	mov	x1, x26
  4385f0:	bl	40c928 <ferror@plt+0x8948>
  4385f4:	cbz	x0, 438468 <ferror@plt+0x34488>
  4385f8:	mov	x1, x26
  4385fc:	mov	x27, x0
  438600:	bl	403b30 <strcmp@plt>
  438604:	cbz	w0, 438468 <ferror@plt+0x34488>
  438608:	subs	w21, w21, #0x1
  43860c:	mov	x26, x27
  438610:	b.ne	4385e8 <ferror@plt+0x34608>  // b.any
  438614:	ldrb	w8, [x22, #4064]
  438618:	tbnz	w8, #0, 43845c <ferror@plt+0x3447c>
  43861c:	bl	4386bc <ferror@plt+0x346dc>
  438620:	b	43845c <ferror@plt+0x3447c>
  438624:	ldr	x0, [sp, #8]
  438628:	bl	42251c <ferror@plt+0x1e53c>
  43862c:	adrp	x0, 448000 <ferror@plt+0x44020>
  438630:	add	x0, x0, #0xfa
  438634:	bl	4209b8 <ferror@plt+0x1c9d8>
  438638:	mov	x1, x0
  43863c:	mov	x0, x20
  438640:	bl	437188 <ferror@plt+0x331a8>
  438644:	mov	x0, x20
  438648:	mov	x1, xzr
  43864c:	bl	437188 <ferror@plt+0x331a8>
  438650:	mov	x0, x20
  438654:	mov	w1, wzr
  438658:	bl	436aa8 <ferror@plt+0x32ac8>
  43865c:	ldr	x8, [sp]
  438660:	str	x0, [x8, #8]
  438664:	b	43866c <ferror@plt+0x3468c>
  438668:	ldr	x0, [x19, #8]
  43866c:	ldp	x20, x19, [sp, #368]
  438670:	ldp	x22, x21, [sp, #352]
  438674:	ldp	x24, x23, [sp, #336]
  438678:	ldp	x26, x25, [sp, #320]
  43867c:	ldp	x28, x27, [sp, #304]
  438680:	ldp	x29, x30, [sp, #288]
  438684:	add	sp, sp, #0x180
  438688:	ret
  43868c:	stp	x29, x30, [sp, #-32]!
  438690:	str	x19, [sp, #16]
  438694:	mov	x19, x0
  438698:	ldr	x0, [x0]
  43869c:	mov	x29, sp
  4386a0:	bl	414cbc <ferror@plt+0x10cdc>
  4386a4:	ldr	x0, [x19, #8]
  4386a8:	bl	42251c <ferror@plt+0x1e53c>
  4386ac:	mov	x0, x19
  4386b0:	ldr	x19, [sp, #16]
  4386b4:	ldp	x29, x30, [sp], #32
  4386b8:	b	414cbc <ferror@plt+0x10cdc>
  4386bc:	sub	sp, sp, #0x120
  4386c0:	stp	x29, x30, [sp, #256]
  4386c4:	add	x29, sp, #0x100
  4386c8:	mov	x8, #0xffffffffffffffc8    	// #-56
  4386cc:	mov	x9, sp
  4386d0:	sub	x10, x29, #0x78
  4386d4:	movk	x8, #0xff80, lsl #32
  4386d8:	add	x11, x29, #0x20
  4386dc:	add	x9, x9, #0x80
  4386e0:	add	x10, x10, #0x38
  4386e4:	stp	x9, x8, [x29, #-16]
  4386e8:	stp	x11, x10, [x29, #-32]
  4386ec:	stp	x1, x2, [x29, #-120]
  4386f0:	stp	x3, x4, [x29, #-104]
  4386f4:	stp	x5, x6, [x29, #-88]
  4386f8:	stur	x7, [x29, #-72]
  4386fc:	stp	q0, q1, [sp]
  438700:	ldp	q0, q1, [x29, #-32]
  438704:	adrp	x0, 447000 <ferror@plt+0x43020>
  438708:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  43870c:	add	x0, x0, #0xf7f
  438710:	add	x2, x2, #0xd09
  438714:	sub	x3, x29, #0x40
  438718:	mov	w1, #0x10                  	// #16
  43871c:	str	x28, [sp, #272]
  438720:	stp	q2, q3, [sp, #32]
  438724:	stp	q4, q5, [sp, #64]
  438728:	stp	q6, q7, [sp, #96]
  43872c:	stp	q0, q1, [x29, #-64]
  438730:	bl	4160a0 <ferror@plt+0x120c0>
  438734:	ldr	x28, [sp, #272]
  438738:	ldp	x29, x30, [sp, #256]
  43873c:	add	sp, sp, #0x120
  438740:	ret
  438744:	stp	x29, x30, [sp, #-32]!
  438748:	str	x19, [sp, #16]
  43874c:	adrp	x19, 492000 <__environ@@GLIBC_2.17+0x6f8>
  438750:	ldr	w0, [x19]
  438754:	mov	x29, sp
  438758:	cbz	w0, 438768 <ferror@plt+0x34788>
  43875c:	ldr	x19, [sp, #16]
  438760:	ldp	x29, x30, [sp], #32
  438764:	ret
  438768:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  43876c:	add	x0, x0, #0xd41
  438770:	bl	41b3b0 <ferror@plt+0x173d0>
  438774:	str	w0, [x19]
  438778:	ldr	x19, [sp, #16]
  43877c:	ldp	x29, x30, [sp], #32
  438780:	ret
  438784:	stp	x29, x30, [sp, #-80]!
  438788:	stp	x26, x25, [sp, #16]
  43878c:	stp	x24, x23, [sp, #32]
  438790:	stp	x22, x21, [sp, #48]
  438794:	stp	x20, x19, [sp, #64]
  438798:	mov	x29, sp
  43879c:	mov	x19, x1
  4387a0:	mov	x21, x0
  4387a4:	bl	403d80 <iconv_open@plt>
  4387a8:	cmn	x0, #0x1
  4387ac:	b.ne	4388bc <ferror@plt+0x348dc>  // b.any
  4387b0:	bl	403ee0 <__errno_location@plt>
  4387b4:	ldr	w8, [x0]
  4387b8:	cmp	w8, #0x16
  4387bc:	b.ne	4388b8 <ferror@plt+0x348d8>  // b.any
  4387c0:	mov	x20, x0
  4387c4:	mov	x0, x21
  4387c8:	bl	437df4 <ferror@plt+0x33e14>
  4387cc:	mov	x22, x0
  4387d0:	mov	x0, x19
  4387d4:	bl	437df4 <ferror@plt+0x33e14>
  4387d8:	cbz	x0, 438878 <ferror@plt+0x34898>
  4387dc:	ldr	x1, [x0]
  4387e0:	mov	x23, x0
  4387e4:	cbz	x1, 438878 <ferror@plt+0x34898>
  4387e8:	cbz	x22, 438850 <ferror@plt+0x34870>
  4387ec:	add	x25, x22, #0x8
  4387f0:	b	4387fc <ferror@plt+0x3481c>
  4387f4:	ldr	x1, [x23, #8]!
  4387f8:	cbz	x1, 438878 <ferror@plt+0x34898>
  4387fc:	mov	x0, x21
  438800:	bl	403d80 <iconv_open@plt>
  438804:	cmn	x0, #0x1
  438808:	b.ne	4388bc <ferror@plt+0x348dc>  // b.any
  43880c:	ldr	w8, [x20]
  438810:	cmp	w8, #0x16
  438814:	b.ne	4388b8 <ferror@plt+0x348d8>  // b.any
  438818:	ldr	x0, [x22]
  43881c:	cbz	x0, 4387f4 <ferror@plt+0x34814>
  438820:	ldr	x24, [x23]
  438824:	mov	x26, x25
  438828:	mov	x1, x24
  43882c:	bl	403d80 <iconv_open@plt>
  438830:	cmn	x0, #0x1
  438834:	b.ne	4388bc <ferror@plt+0x348dc>  // b.any
  438838:	ldr	w8, [x20]
  43883c:	cmp	w8, #0x16
  438840:	b.ne	4388b8 <ferror@plt+0x348d8>  // b.any
  438844:	ldr	x0, [x26], #8
  438848:	cbnz	x0, 438828 <ferror@plt+0x34848>
  43884c:	b	4387f4 <ferror@plt+0x34814>
  438850:	add	x23, x23, #0x8
  438854:	mov	x0, x21
  438858:	bl	403d80 <iconv_open@plt>
  43885c:	cmn	x0, #0x1
  438860:	b.ne	4388bc <ferror@plt+0x348dc>  // b.any
  438864:	ldr	w8, [x20]
  438868:	cmp	w8, #0x16
  43886c:	b.ne	4388b8 <ferror@plt+0x348d8>  // b.any
  438870:	ldr	x1, [x23], #8
  438874:	cbnz	x1, 438854 <ferror@plt+0x34874>
  438878:	cbz	x22, 4388b8 <ferror@plt+0x348d8>
  43887c:	ldr	x8, [x22]
  438880:	cbz	x8, 4388b8 <ferror@plt+0x348d8>
  438884:	add	x21, x22, #0x8
  438888:	mov	x0, x8
  43888c:	mov	x1, x19
  438890:	bl	403d80 <iconv_open@plt>
  438894:	cmn	x0, #0x1
  438898:	b.ne	4388bc <ferror@plt+0x348dc>  // b.any
  43889c:	ldr	w8, [x20]
  4388a0:	cmp	w8, #0x16
  4388a4:	b.ne	4388b8 <ferror@plt+0x348d8>  // b.any
  4388a8:	ldr	x8, [x21], #8
  4388ac:	mov	x0, #0xffffffffffffffff    	// #-1
  4388b0:	cbnz	x8, 438888 <ferror@plt+0x348a8>
  4388b4:	b	4388bc <ferror@plt+0x348dc>
  4388b8:	mov	x0, #0xffffffffffffffff    	// #-1
  4388bc:	ldp	x20, x19, [sp, #64]
  4388c0:	ldp	x22, x21, [sp, #48]
  4388c4:	ldp	x24, x23, [sp, #32]
  4388c8:	ldp	x26, x25, [sp, #16]
  4388cc:	ldp	x29, x30, [sp], #80
  4388d0:	ret
  4388d4:	b	403b50 <iconv@plt>
  4388d8:	b	4035a0 <iconv_close@plt>
  4388dc:	sub	sp, sp, #0x80
  4388e0:	cmn	x2, #0x1
  4388e4:	stp	x29, x30, [sp, #32]
  4388e8:	stp	x28, x27, [sp, #48]
  4388ec:	stp	x26, x25, [sp, #64]
  4388f0:	stp	x24, x23, [sp, #80]
  4388f4:	stp	x22, x21, [sp, #96]
  4388f8:	stp	x20, x19, [sp, #112]
  4388fc:	add	x29, sp, #0x20
  438900:	b.eq	438ae4 <ferror@plt+0x34b04>  // b.none
  438904:	mov	x20, x5
  438908:	mov	x19, x4
  43890c:	mov	x22, x3
  438910:	mov	x25, x2
  438914:	mov	x23, x1
  438918:	mov	x24, x0
  43891c:	tbz	x1, #63, 43892c <ferror@plt+0x3494c>
  438920:	mov	x0, x24
  438924:	bl	403510 <strlen@plt>
  438928:	mov	x23, x0
  43892c:	add	x26, x23, #0x4
  438930:	mov	x0, x26
  438934:	stp	x23, x24, [sp, #8]
  438938:	str	x23, [sp]
  43893c:	bl	414b40 <ferror@plt+0x10b60>
  438940:	mov	x21, x0
  438944:	mov	w27, wzr
  438948:	stur	x0, [x29, #-8]
  43894c:	cbz	w27, 438980 <ferror@plt+0x349a0>
  438950:	add	x2, sp, #0x8
  438954:	sub	x3, x29, #0x8
  438958:	mov	x4, sp
  43895c:	mov	x0, x25
  438960:	mov	x1, xzr
  438964:	bl	403b50 <iconv@plt>
  438968:	cmn	x0, #0x1
  43896c:	b.eq	4389a0 <ferror@plt+0x349c0>  // b.none
  438970:	cbnz	w27, 438a1c <ferror@plt+0x34a3c>
  438974:	str	xzr, [sp, #8]
  438978:	mov	w27, #0x1                   	// #1
  43897c:	b	43894c <ferror@plt+0x3496c>
  438980:	add	x1, sp, #0x10
  438984:	add	x2, sp, #0x8
  438988:	sub	x3, x29, #0x8
  43898c:	mov	x4, sp
  438990:	mov	x0, x25
  438994:	bl	403b50 <iconv@plt>
  438998:	cmn	x0, #0x1
  43899c:	b.ne	438970 <ferror@plt+0x34990>  // b.any
  4389a0:	bl	403ee0 <__errno_location@plt>
  4389a4:	ldr	w0, [x0]
  4389a8:	cmp	w0, #0x7
  4389ac:	b.ne	4389e4 <ferror@plt+0x34a04>  // b.any
  4389b0:	ldur	x8, [x29, #-8]
  4389b4:	lsl	x26, x26, #1
  4389b8:	mov	x0, x21
  4389bc:	mov	x1, x26
  4389c0:	sub	x28, x8, x21
  4389c4:	bl	414c54 <ferror@plt+0x10c74>
  4389c8:	add	x8, x0, x28
  4389cc:	sub	x9, x26, x28
  4389d0:	stur	x8, [x29, #-8]
  4389d4:	sub	x8, x9, #0x4
  4389d8:	mov	x21, x0
  4389dc:	str	x8, [sp]
  4389e0:	b	43894c <ferror@plt+0x3496c>
  4389e4:	cmp	w0, #0x16
  4389e8:	b.eq	438a1c <ferror@plt+0x34a3c>  // b.none
  4389ec:	cmp	w0, #0x54
  4389f0:	b.ne	438ab0 <ferror@plt+0x34ad0>  // b.any
  4389f4:	adrp	x25, 492000 <__environ@@GLIBC_2.17+0x6f8>
  4389f8:	ldr	w1, [x25]
  4389fc:	cbz	w1, 438b1c <ferror@plt+0x34b3c>
  438a00:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  438a04:	add	x3, x3, #0x91
  438a08:	mov	w2, #0x1                   	// #1
  438a0c:	mov	x0, x20
  438a10:	mov	w25, #0x1                   	// #1
  438a14:	bl	409b3c <ferror@plt+0x5b5c>
  438a18:	b	438a20 <ferror@plt+0x34a40>
  438a1c:	mov	w25, wzr
  438a20:	ldur	x8, [x29, #-8]
  438a24:	str	wzr, [x8]
  438a28:	ldr	x8, [sp, #16]
  438a2c:	sub	x8, x8, x24
  438a30:	cbz	x22, 438a3c <ferror@plt+0x34a5c>
  438a34:	str	x8, [x22]
  438a38:	b	438a6c <ferror@plt+0x34a8c>
  438a3c:	cbnz	w25, 438a6c <ferror@plt+0x34a8c>
  438a40:	cmp	x8, x23
  438a44:	b.eq	438a6c <ferror@plt+0x34a8c>  // b.none
  438a48:	adrp	x22, 492000 <__environ@@GLIBC_2.17+0x6f8>
  438a4c:	ldr	w1, [x22]
  438a50:	cbz	w1, 438b04 <ferror@plt+0x34b24>
  438a54:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  438a58:	add	x3, x3, #0x66
  438a5c:	mov	w2, #0x3                   	// #3
  438a60:	mov	x0, x20
  438a64:	bl	409b3c <ferror@plt+0x5b5c>
  438a68:	mov	w25, #0x1                   	// #1
  438a6c:	cbz	x19, 438a7c <ferror@plt+0x34a9c>
  438a70:	ldur	x8, [x29, #-8]
  438a74:	sub	x8, x8, x21
  438a78:	str	x8, [x19]
  438a7c:	cbz	w25, 438a8c <ferror@plt+0x34aac>
  438a80:	mov	x0, x21
  438a84:	bl	414cbc <ferror@plt+0x10cdc>
  438a88:	mov	x21, xzr
  438a8c:	mov	x0, x21
  438a90:	ldp	x20, x19, [sp, #112]
  438a94:	ldp	x22, x21, [sp, #96]
  438a98:	ldp	x24, x23, [sp, #80]
  438a9c:	ldp	x26, x25, [sp, #64]
  438aa0:	ldp	x28, x27, [sp, #48]
  438aa4:	ldp	x29, x30, [sp, #32]
  438aa8:	add	sp, sp, #0x80
  438aac:	ret
  438ab0:	adrp	x26, 492000 <__environ@@GLIBC_2.17+0x6f8>
  438ab4:	ldr	w25, [x26]
  438ab8:	cbz	w25, 438b34 <ferror@plt+0x34b54>
  438abc:	bl	421238 <ferror@plt+0x1d258>
  438ac0:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  438ac4:	mov	x4, x0
  438ac8:	add	x3, x3, #0xdc2
  438acc:	mov	w2, #0x2                   	// #2
  438ad0:	mov	x0, x20
  438ad4:	mov	w1, w25
  438ad8:	bl	40998c <ferror@plt+0x59ac>
  438adc:	mov	w25, #0x1                   	// #1
  438ae0:	b	438a20 <ferror@plt+0x34a40>
  438ae4:	adrp	x0, 447000 <ferror@plt+0x43020>
  438ae8:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  438aec:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  438af0:	add	x0, x0, #0xf7f
  438af4:	add	x1, x1, #0xd51
  438af8:	add	x2, x2, #0xda9
  438afc:	bl	415dcc <ferror@plt+0x11dec>
  438b00:	b	438a88 <ferror@plt+0x34aa8>
  438b04:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  438b08:	add	x0, x0, #0xd41
  438b0c:	bl	41b3b0 <ferror@plt+0x173d0>
  438b10:	mov	w1, w0
  438b14:	str	w0, [x22]
  438b18:	b	438a54 <ferror@plt+0x34a74>
  438b1c:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  438b20:	add	x0, x0, #0xd41
  438b24:	bl	41b3b0 <ferror@plt+0x173d0>
  438b28:	mov	w1, w0
  438b2c:	str	w0, [x25]
  438b30:	b	438a00 <ferror@plt+0x34a20>
  438b34:	adrp	x8, 47e000 <ferror@plt+0x7a020>
  438b38:	add	x8, x8, #0xd41
  438b3c:	mov	w27, w0
  438b40:	mov	x0, x8
  438b44:	bl	41b3b0 <ferror@plt+0x173d0>
  438b48:	mov	w25, w0
  438b4c:	mov	w0, w27
  438b50:	str	w25, [x26]
  438b54:	b	438abc <ferror@plt+0x34adc>
  438b58:	stp	x29, x30, [sp, #-96]!
  438b5c:	stp	x28, x27, [sp, #16]
  438b60:	stp	x26, x25, [sp, #32]
  438b64:	stp	x24, x23, [sp, #48]
  438b68:	stp	x22, x21, [sp, #64]
  438b6c:	stp	x20, x19, [sp, #80]
  438b70:	mov	x29, sp
  438b74:	cbz	x0, 438be8 <ferror@plt+0x34c08>
  438b78:	mov	x25, x2
  438b7c:	cbz	x2, 438c08 <ferror@plt+0x34c28>
  438b80:	mov	x26, x3
  438b84:	cbz	x3, 438c28 <ferror@plt+0x34c48>
  438b88:	mov	x22, x1
  438b8c:	mov	x23, x0
  438b90:	mov	x0, x25
  438b94:	mov	x1, x26
  438b98:	mov	x21, x6
  438b9c:	mov	x19, x5
  438ba0:	mov	x20, x4
  438ba4:	bl	438784 <ferror@plt+0x347a4>
  438ba8:	mov	x24, x0
  438bac:	cbz	x21, 438c80 <ferror@plt+0x34ca0>
  438bb0:	cmn	x24, #0x1
  438bb4:	b.ne	438c80 <ferror@plt+0x34ca0>  // b.any
  438bb8:	bl	403ee0 <__errno_location@plt>
  438bbc:	adrp	x28, 492000 <__environ@@GLIBC_2.17+0x6f8>
  438bc0:	ldr	w1, [x28]
  438bc4:	ldr	w27, [x0]
  438bc8:	cbz	w1, 438c48 <ferror@plt+0x34c68>
  438bcc:	cmp	w27, #0x16
  438bd0:	b.ne	438c64 <ferror@plt+0x34c84>  // b.any
  438bd4:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  438bd8:	add	x3, x3, #0x15d
  438bdc:	mov	x0, x21
  438be0:	mov	w2, wzr
  438be4:	b	438c74 <ferror@plt+0x34c94>
  438be8:	adrp	x0, 447000 <ferror@plt+0x43020>
  438bec:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  438bf0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  438bf4:	add	x0, x0, #0xf7f
  438bf8:	add	x1, x1, #0xdde
  438bfc:	add	x2, x2, #0xd06
  438c00:	bl	415dcc <ferror@plt+0x11dec>
  438c04:	b	438cc8 <ferror@plt+0x34ce8>
  438c08:	adrp	x0, 447000 <ferror@plt+0x43020>
  438c0c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  438c10:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  438c14:	add	x0, x0, #0xf7f
  438c18:	add	x1, x1, #0xdde
  438c1c:	add	x2, x2, #0xe41
  438c20:	bl	415dcc <ferror@plt+0x11dec>
  438c24:	b	438cc8 <ferror@plt+0x34ce8>
  438c28:	adrp	x0, 447000 <ferror@plt+0x43020>
  438c2c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  438c30:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  438c34:	add	x0, x0, #0xf7f
  438c38:	add	x1, x1, #0xdde
  438c3c:	add	x2, x2, #0xe54
  438c40:	bl	415dcc <ferror@plt+0x11dec>
  438c44:	b	438cc8 <ferror@plt+0x34ce8>
  438c48:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  438c4c:	add	x0, x0, #0xd41
  438c50:	bl	41b3b0 <ferror@plt+0x173d0>
  438c54:	mov	w1, w0
  438c58:	str	w0, [x28]
  438c5c:	cmp	w27, #0x16
  438c60:	b.eq	438bd4 <ferror@plt+0x34bf4>  // b.none
  438c64:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  438c68:	add	x3, x3, #0x199
  438c6c:	mov	w2, #0x2                   	// #2
  438c70:	mov	x0, x21
  438c74:	mov	x4, x26
  438c78:	mov	x5, x25
  438c7c:	bl	40998c <ferror@plt+0x59ac>
  438c80:	cmn	x24, #0x1
  438c84:	b.eq	438cb8 <ferror@plt+0x34cd8>  // b.none
  438c88:	mov	x0, x23
  438c8c:	mov	x1, x22
  438c90:	mov	x2, x24
  438c94:	mov	x3, x20
  438c98:	mov	x4, x19
  438c9c:	mov	x5, x21
  438ca0:	bl	4388dc <ferror@plt+0x348fc>
  438ca4:	mov	x19, x0
  438ca8:	mov	x0, x24
  438cac:	bl	4035a0 <iconv_close@plt>
  438cb0:	mov	x0, x19
  438cb4:	b	438ccc <ferror@plt+0x34cec>
  438cb8:	cbz	x20, 438cc0 <ferror@plt+0x34ce0>
  438cbc:	str	xzr, [x20]
  438cc0:	cbz	x19, 438cc8 <ferror@plt+0x34ce8>
  438cc4:	str	xzr, [x19]
  438cc8:	mov	x0, xzr
  438ccc:	ldp	x20, x19, [sp, #80]
  438cd0:	ldp	x22, x21, [sp, #64]
  438cd4:	ldp	x24, x23, [sp, #48]
  438cd8:	ldp	x26, x25, [sp, #32]
  438cdc:	ldp	x28, x27, [sp, #16]
  438ce0:	ldp	x29, x30, [sp], #96
  438ce4:	ret
  438ce8:	sub	sp, sp, #0xb0
  438cec:	stp	x29, x30, [sp, #80]
  438cf0:	stp	x28, x27, [sp, #96]
  438cf4:	stp	x26, x25, [sp, #112]
  438cf8:	stp	x24, x23, [sp, #128]
  438cfc:	stp	x22, x21, [sp, #144]
  438d00:	stp	x20, x19, [sp, #160]
  438d04:	add	x29, sp, #0x50
  438d08:	str	xzr, [sp, #40]
  438d0c:	cbz	x0, 438e08 <ferror@plt+0x34e28>
  438d10:	mov	x22, x2
  438d14:	cbz	x2, 438e28 <ferror@plt+0x34e48>
  438d18:	mov	x27, x3
  438d1c:	cbz	x3, 438e48 <ferror@plt+0x34e68>
  438d20:	mov	x21, x7
  438d24:	mov	x19, x6
  438d28:	mov	x25, x5
  438d2c:	mov	x20, x4
  438d30:	mov	x26, x1
  438d34:	mov	x28, x0
  438d38:	tbz	x1, #63, 438d48 <ferror@plt+0x34d68>
  438d3c:	mov	x0, x28
  438d40:	bl	403510 <strlen@plt>
  438d44:	mov	x26, x0
  438d48:	add	x6, sp, #0x28
  438d4c:	mov	x0, x28
  438d50:	mov	x1, x26
  438d54:	mov	x2, x22
  438d58:	mov	x3, x27
  438d5c:	mov	x4, x25
  438d60:	mov	x5, x19
  438d64:	bl	438b58 <ferror@plt+0x34b78>
  438d68:	ldr	x23, [sp, #40]
  438d6c:	cbz	x23, 438df4 <ferror@plt+0x34e14>
  438d70:	adrp	x24, 492000 <__environ@@GLIBC_2.17+0x6f8>
  438d74:	ldr	w1, [x24]
  438d78:	cbz	w1, 438e68 <ferror@plt+0x34e88>
  438d7c:	mov	w2, #0x1                   	// #1
  438d80:	mov	x0, x23
  438d84:	bl	409964 <ferror@plt+0x5984>
  438d88:	ldr	x1, [sp, #40]
  438d8c:	cbz	w0, 438dfc <ferror@plt+0x34e1c>
  438d90:	mov	x0, x1
  438d94:	bl	409838 <ferror@plt+0x5858>
  438d98:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  438d9c:	add	x1, x1, #0xd6
  438da0:	mov	x0, x22
  438da4:	str	xzr, [sp, #40]
  438da8:	bl	438784 <ferror@plt+0x347a4>
  438dac:	mov	x23, x0
  438db0:	str	x20, [sp, #24]
  438db4:	cbz	x21, 438ebc <ferror@plt+0x34edc>
  438db8:	cmn	x23, #0x1
  438dbc:	b.ne	438ebc <ferror@plt+0x34edc>  // b.any
  438dc0:	bl	403ee0 <__errno_location@plt>
  438dc4:	ldr	w1, [x24]
  438dc8:	ldr	w20, [x0]
  438dcc:	cbz	w1, 438e80 <ferror@plt+0x34ea0>
  438dd0:	cmp	w20, #0x16
  438dd4:	b.ne	438e9c <ferror@plt+0x34ebc>  // b.any
  438dd8:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  438ddc:	adrp	x4, 45f000 <ferror@plt+0x5b020>
  438de0:	add	x3, x3, #0x15d
  438de4:	add	x4, x4, #0xd6
  438de8:	mov	x0, x21
  438dec:	mov	w2, wzr
  438df0:	b	438eb4 <ferror@plt+0x34ed4>
  438df4:	mov	x24, x0
  438df8:	b	439100 <ferror@plt+0x35120>
  438dfc:	mov	x0, x21
  438e00:	bl	409c04 <ferror@plt+0x5c24>
  438e04:	b	4390fc <ferror@plt+0x3511c>
  438e08:	adrp	x0, 447000 <ferror@plt+0x43020>
  438e0c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  438e10:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  438e14:	add	x0, x0, #0xf7f
  438e18:	add	x1, x1, #0xe69
  438e1c:	add	x2, x2, #0xd06
  438e20:	bl	415dcc <ferror@plt+0x11dec>
  438e24:	b	4390fc <ferror@plt+0x3511c>
  438e28:	adrp	x0, 447000 <ferror@plt+0x43020>
  438e2c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  438e30:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  438e34:	add	x0, x0, #0xf7f
  438e38:	add	x1, x1, #0xe69
  438e3c:	add	x2, x2, #0xe41
  438e40:	bl	415dcc <ferror@plt+0x11dec>
  438e44:	b	4390fc <ferror@plt+0x3511c>
  438e48:	adrp	x0, 447000 <ferror@plt+0x43020>
  438e4c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  438e50:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  438e54:	add	x0, x0, #0xf7f
  438e58:	add	x1, x1, #0xe69
  438e5c:	add	x2, x2, #0xe54
  438e60:	bl	415dcc <ferror@plt+0x11dec>
  438e64:	b	4390fc <ferror@plt+0x3511c>
  438e68:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  438e6c:	add	x0, x0, #0xd41
  438e70:	bl	41b3b0 <ferror@plt+0x173d0>
  438e74:	mov	w1, w0
  438e78:	str	w0, [x24]
  438e7c:	b	438d7c <ferror@plt+0x34d9c>
  438e80:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  438e84:	add	x0, x0, #0xd41
  438e88:	bl	41b3b0 <ferror@plt+0x173d0>
  438e8c:	mov	w1, w0
  438e90:	str	w0, [x24]
  438e94:	cmp	w20, #0x16
  438e98:	b.eq	438dd8 <ferror@plt+0x34df8>  // b.none
  438e9c:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  438ea0:	adrp	x4, 45f000 <ferror@plt+0x5b020>
  438ea4:	add	x3, x3, #0x199
  438ea8:	add	x4, x4, #0xd6
  438eac:	mov	w2, #0x2                   	// #2
  438eb0:	mov	x0, x21
  438eb4:	mov	x5, x22
  438eb8:	bl	40998c <ferror@plt+0x59ac>
  438ebc:	cmn	x23, #0x1
  438ec0:	b.eq	439048 <ferror@plt+0x35068>  // b.none
  438ec4:	adrp	x2, 45f000 <ferror@plt+0x5b020>
  438ec8:	add	x2, x2, #0xd6
  438ecc:	sub	x5, x29, #0x18
  438ed0:	mov	x0, x28
  438ed4:	mov	x1, x26
  438ed8:	mov	x3, x27
  438edc:	mov	x4, x25
  438ee0:	mov	x6, x21
  438ee4:	bl	438b58 <ferror@plt+0x34b78>
  438ee8:	cbz	x0, 4390e4 <ferror@plt+0x35104>
  438eec:	add	x27, x26, #0x4
  438ef0:	str	x0, [sp, #8]
  438ef4:	stur	x0, [x29, #-16]
  438ef8:	mov	x0, x27
  438efc:	stur	x26, [x29, #-32]
  438f00:	bl	414b40 <ferror@plt+0x10b60>
  438f04:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  438f08:	ldr	x8, [x8, #4064]
  438f0c:	mov	x24, x0
  438f10:	mov	x25, xzr
  438f14:	mov	x26, xzr
  438f18:	str	xzr, [sp, #16]
  438f1c:	str	x8, [sp]
  438f20:	stur	x0, [x29, #-8]
  438f24:	b	438f30 <ferror@plt+0x34f50>
  438f28:	stp	x26, x25, [x29, #-24]
  438f2c:	mov	x25, xzr
  438f30:	ldur	x8, [x29, #-24]
  438f34:	sub	x1, x29, #0x10
  438f38:	add	x2, sp, #0x20
  438f3c:	sub	x3, x29, #0x8
  438f40:	sub	x4, x29, #0x20
  438f44:	mov	x0, x23
  438f48:	str	x8, [sp, #32]
  438f4c:	bl	403b50 <iconv@plt>
  438f50:	ldr	x20, [sp, #32]
  438f54:	cmn	x0, #0x1
  438f58:	stur	x20, [x29, #-24]
  438f5c:	b.eq	438f78 <ferror@plt+0x34f98>  // b.none
  438f60:	cbz	x25, 438fac <ferror@plt+0x34fcc>
  438f64:	ldr	x8, [sp, #24]
  438f68:	cbnz	x8, 438f28 <ferror@plt+0x34f48>
  438f6c:	ldr	x0, [sp, #16]
  438f70:	bl	414cbc <ferror@plt+0x10cdc>
  438f74:	b	438f28 <ferror@plt+0x34f48>
  438f78:	bl	403ee0 <__errno_location@plt>
  438f7c:	ldr	w28, [x0]
  438f80:	cmp	w28, #0x7
  438f84:	b.eq	438fc0 <ferror@plt+0x34fe0>  // b.none
  438f88:	cmp	w28, #0x54
  438f8c:	b.ne	439058 <ferror@plt+0x35078>  // b.any
  438f90:	cbnz	x25, 43912c <ferror@plt+0x3514c>
  438f94:	ldur	x8, [x29, #-16]
  438f98:	cbz	x8, 439060 <ferror@plt+0x35080>
  438f9c:	ldr	x9, [sp, #24]
  438fa0:	cbz	x9, 438ff4 <ferror@plt+0x35014>
  438fa4:	mov	x0, x9
  438fa8:	b	439020 <ferror@plt+0x35040>
  438fac:	ldur	x8, [x29, #-16]
  438fb0:	cbz	x8, 439124 <ferror@plt+0x35144>
  438fb4:	mov	x25, xzr
  438fb8:	stp	xzr, xzr, [x29, #-24]
  438fbc:	b	438f30 <ferror@plt+0x34f50>
  438fc0:	ldur	x8, [x29, #-8]
  438fc4:	lsl	x27, x27, #1
  438fc8:	mov	x0, x24
  438fcc:	mov	x1, x27
  438fd0:	sub	x20, x8, x24
  438fd4:	bl	414c54 <ferror@plt+0x10c74>
  438fd8:	add	x8, x0, x20
  438fdc:	sub	x9, x27, x20
  438fe0:	stur	x8, [x29, #-8]
  438fe4:	sub	x8, x9, #0x4
  438fe8:	mov	x24, x0
  438fec:	stur	x8, [x29, #-32]
  438ff0:	b	438f30 <ferror@plt+0x34f50>
  438ff4:	mov	x0, x8
  438ff8:	bl	42ca40 <ferror@plt+0x28a60>
  438ffc:	adrp	x8, 47e000 <ferror@plt+0x7a020>
  439000:	adrp	x9, 444000 <ferror@plt+0x40020>
  439004:	cmp	w0, #0x10, lsl #12
  439008:	add	x8, x8, #0xf39
  43900c:	add	x9, x9, #0x4c
  439010:	mov	w1, w0
  439014:	csel	x0, x9, x8, cc  // cc = lo, ul, last
  439018:	bl	420b78 <ferror@plt+0x1cb98>
  43901c:	ldp	x20, x8, [x29, #-24]
  439020:	ldrb	w9, [x8]
  439024:	ldr	x10, [sp]
  439028:	str	x0, [sp, #16]
  43902c:	ldrb	w9, [x10, x9]
  439030:	stur	x0, [x29, #-16]
  439034:	add	x25, x8, x9
  439038:	sub	x26, x20, x9
  43903c:	bl	403510 <strlen@plt>
  439040:	stur	x0, [x29, #-24]
  439044:	b	438f30 <ferror@plt+0x34f50>
  439048:	cbz	x25, 439050 <ferror@plt+0x35070>
  43904c:	str	xzr, [x25]
  439050:	cbnz	x19, 4390f0 <ferror@plt+0x35110>
  439054:	b	4390fc <ferror@plt+0x3511c>
  439058:	cmp	w28, #0x16
  43905c:	b.eq	43918c <ferror@plt+0x351ac>  // b.none
  439060:	adrp	x20, 492000 <__environ@@GLIBC_2.17+0x6f8>
  439064:	ldr	w22, [x20]
  439068:	cbz	w22, 43915c <ferror@plt+0x3517c>
  43906c:	mov	w0, w28
  439070:	bl	421238 <ferror@plt+0x1d258>
  439074:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  439078:	mov	x4, x0
  43907c:	add	x3, x3, #0xdc2
  439080:	mov	w2, #0x2                   	// #2
  439084:	mov	x0, x21
  439088:	mov	w1, w22
  43908c:	bl	40998c <ferror@plt+0x59ac>
  439090:	mov	w20, #0x1                   	// #1
  439094:	ldur	x8, [x29, #-8]
  439098:	ldr	x21, [sp, #8]
  43909c:	mov	x0, x23
  4390a0:	str	wzr, [x8]
  4390a4:	bl	4035a0 <iconv_close@plt>
  4390a8:	cbz	x19, 4390b8 <ferror@plt+0x350d8>
  4390ac:	ldur	x8, [x29, #-8]
  4390b0:	sub	x8, x8, x24
  4390b4:	str	x8, [x19]
  4390b8:	mov	x0, x21
  4390bc:	bl	414cbc <ferror@plt+0x10cdc>
  4390c0:	cbz	w20, 439100 <ferror@plt+0x35120>
  4390c4:	ldr	x8, [sp, #24]
  4390c8:	cbnz	x8, 4390d8 <ferror@plt+0x350f8>
  4390cc:	cbz	x25, 4390d8 <ferror@plt+0x350f8>
  4390d0:	ldr	x0, [sp, #16]
  4390d4:	bl	414cbc <ferror@plt+0x10cdc>
  4390d8:	mov	x0, x24
  4390dc:	bl	414cbc <ferror@plt+0x10cdc>
  4390e0:	b	4390fc <ferror@plt+0x3511c>
  4390e4:	mov	x0, x23
  4390e8:	bl	4035a0 <iconv_close@plt>
  4390ec:	cbz	x19, 4390fc <ferror@plt+0x3511c>
  4390f0:	mov	x24, xzr
  4390f4:	str	xzr, [x19]
  4390f8:	b	439100 <ferror@plt+0x35120>
  4390fc:	mov	x24, xzr
  439100:	mov	x0, x24
  439104:	ldp	x20, x19, [sp, #160]
  439108:	ldp	x22, x21, [sp, #144]
  43910c:	ldp	x24, x23, [sp, #128]
  439110:	ldp	x26, x25, [sp, #112]
  439114:	ldp	x28, x27, [sp, #96]
  439118:	ldp	x29, x30, [sp, #80]
  43911c:	add	sp, sp, #0xb0
  439120:	ret
  439124:	mov	w20, wzr
  439128:	b	439094 <ferror@plt+0x350b4>
  43912c:	adrp	x20, 492000 <__environ@@GLIBC_2.17+0x6f8>
  439130:	ldr	w1, [x20]
  439134:	cbz	w1, 439174 <ferror@plt+0x35194>
  439138:	ldr	x4, [sp, #16]
  43913c:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  439140:	add	x3, x3, #0xf0c
  439144:	mov	w2, #0x1                   	// #1
  439148:	mov	x0, x21
  43914c:	mov	x5, x22
  439150:	mov	w20, #0x1                   	// #1
  439154:	bl	40998c <ferror@plt+0x59ac>
  439158:	b	439094 <ferror@plt+0x350b4>
  43915c:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439160:	add	x0, x0, #0xd41
  439164:	bl	41b3b0 <ferror@plt+0x173d0>
  439168:	mov	w22, w0
  43916c:	str	w0, [x20]
  439170:	b	43906c <ferror@plt+0x3508c>
  439174:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439178:	add	x0, x0, #0xd41
  43917c:	bl	41b3b0 <ferror@plt+0x173d0>
  439180:	mov	w1, w0
  439184:	str	w0, [x20]
  439188:	b	439138 <ferror@plt+0x35158>
  43918c:	adrp	x0, 447000 <ferror@plt+0x43020>
  439190:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  439194:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  439198:	add	x0, x0, #0xf7f
  43919c:	add	x1, x1, #0xee9
  4391a0:	add	x3, x3, #0xef4
  4391a4:	mov	w2, #0x2e0                 	// #736
  4391a8:	mov	x4, xzr
  4391ac:	bl	427628 <ferror@plt+0x23648>
  4391b0:	stp	x29, x30, [sp, #-64]!
  4391b4:	mov	x29, sp
  4391b8:	str	x23, [sp, #16]
  4391bc:	mov	x23, x0
  4391c0:	add	x0, x29, #0x18
  4391c4:	stp	x22, x21, [sp, #32]
  4391c8:	stp	x20, x19, [sp, #48]
  4391cc:	mov	x19, x4
  4391d0:	mov	x20, x3
  4391d4:	mov	x21, x2
  4391d8:	mov	x22, x1
  4391dc:	bl	437f04 <ferror@plt+0x33f24>
  4391e0:	cbz	w0, 439200 <ferror@plt+0x35220>
  4391e4:	mov	x0, x23
  4391e8:	mov	x1, x22
  4391ec:	mov	x2, x21
  4391f0:	mov	x3, x20
  4391f4:	mov	x4, x19
  4391f8:	bl	439238 <ferror@plt+0x35258>
  4391fc:	b	439224 <ferror@plt+0x35244>
  439200:	ldr	x3, [x29, #24]
  439204:	adrp	x2, 45f000 <ferror@plt+0x5b020>
  439208:	add	x2, x2, #0xd6
  43920c:	mov	x0, x23
  439210:	mov	x1, x22
  439214:	mov	x4, x21
  439218:	mov	x5, x20
  43921c:	mov	x6, x19
  439220:	bl	438b58 <ferror@plt+0x34b78>
  439224:	ldp	x20, x19, [sp, #48]
  439228:	ldp	x22, x21, [sp, #32]
  43922c:	ldr	x23, [sp, #16]
  439230:	ldp	x29, x30, [sp], #64
  439234:	ret
  439238:	stp	x29, x30, [sp, #-64]!
  43923c:	stp	x20, x19, [sp, #48]
  439240:	mov	x19, x2
  439244:	mov	x2, xzr
  439248:	str	x23, [sp, #16]
  43924c:	stp	x22, x21, [sp, #32]
  439250:	mov	x29, sp
  439254:	mov	x22, x4
  439258:	mov	x20, x3
  43925c:	mov	x23, x1
  439260:	mov	x21, x0
  439264:	bl	42e2d0 <ferror@plt+0x2a2f0>
  439268:	cbz	w0, 439294 <ferror@plt+0x352b4>
  43926c:	tbnz	x23, #63, 4392dc <ferror@plt+0x352fc>
  439270:	mov	x1, xzr
  439274:	cbz	x23, 4392e8 <ferror@plt+0x35308>
  439278:	ldrb	w8, [x21, x1]
  43927c:	cbz	w8, 4392e8 <ferror@plt+0x35308>
  439280:	add	x1, x1, #0x1
  439284:	cmp	x23, x1
  439288:	b.ne	439278 <ferror@plt+0x35298>  // b.any
  43928c:	mov	x1, x23
  439290:	b	4392e8 <ferror@plt+0x35308>
  439294:	cbz	x20, 43929c <ferror@plt+0x352bc>
  439298:	str	xzr, [x20]
  43929c:	cbz	x19, 4392a4 <ferror@plt+0x352c4>
  4392a0:	str	xzr, [x19]
  4392a4:	adrp	x19, 492000 <__environ@@GLIBC_2.17+0x6f8>
  4392a8:	ldr	w1, [x19]
  4392ac:	cbz	w1, 439310 <ferror@plt+0x35330>
  4392b0:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  4392b4:	add	x3, x3, #0x91
  4392b8:	mov	w2, #0x1                   	// #1
  4392bc:	mov	x0, x22
  4392c0:	bl	409b3c <ferror@plt+0x5b5c>
  4392c4:	ldp	x20, x19, [sp, #48]
  4392c8:	ldp	x22, x21, [sp, #32]
  4392cc:	ldr	x23, [sp, #16]
  4392d0:	mov	x0, xzr
  4392d4:	ldp	x29, x30, [sp], #64
  4392d8:	ret
  4392dc:	mov	x0, x21
  4392e0:	bl	403510 <strlen@plt>
  4392e4:	mov	x1, x0
  4392e8:	cbz	x20, 4392f0 <ferror@plt+0x35310>
  4392ec:	str	x1, [x20]
  4392f0:	cbz	x19, 4392f8 <ferror@plt+0x35318>
  4392f4:	str	x1, [x19]
  4392f8:	mov	x0, x21
  4392fc:	ldp	x20, x19, [sp, #48]
  439300:	ldp	x22, x21, [sp, #32]
  439304:	ldr	x23, [sp, #16]
  439308:	ldp	x29, x30, [sp], #64
  43930c:	b	420a5c <ferror@plt+0x1ca7c>
  439310:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439314:	add	x0, x0, #0xd41
  439318:	bl	41b3b0 <ferror@plt+0x173d0>
  43931c:	mov	w1, w0
  439320:	str	w0, [x19]
  439324:	b	4392b0 <ferror@plt+0x352d0>
  439328:	stp	x29, x30, [sp, #-64]!
  43932c:	mov	x29, sp
  439330:	str	x23, [sp, #16]
  439334:	mov	x23, x0
  439338:	add	x0, x29, #0x18
  43933c:	stp	x22, x21, [sp, #32]
  439340:	stp	x20, x19, [sp, #48]
  439344:	mov	x19, x4
  439348:	mov	x20, x3
  43934c:	mov	x21, x2
  439350:	mov	x22, x1
  439354:	bl	437f04 <ferror@plt+0x33f24>
  439358:	cbz	w0, 439378 <ferror@plt+0x35398>
  43935c:	mov	x0, x23
  439360:	mov	x1, x22
  439364:	mov	x2, x21
  439368:	mov	x3, x20
  43936c:	mov	x4, x19
  439370:	bl	439238 <ferror@plt+0x35258>
  439374:	b	43939c <ferror@plt+0x353bc>
  439378:	ldr	x2, [x29, #24]
  43937c:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  439380:	add	x3, x3, #0xd6
  439384:	mov	x0, x23
  439388:	mov	x1, x22
  43938c:	mov	x4, x21
  439390:	mov	x5, x20
  439394:	mov	x6, x19
  439398:	bl	438b58 <ferror@plt+0x34b78>
  43939c:	ldp	x20, x19, [sp, #48]
  4393a0:	ldp	x22, x21, [sp, #32]
  4393a4:	ldr	x23, [sp, #16]
  4393a8:	ldp	x29, x30, [sp], #64
  4393ac:	ret
  4393b0:	sub	sp, sp, #0x50
  4393b4:	stp	x20, x19, [sp, #64]
  4393b8:	mov	x19, x0
  4393bc:	adrp	x0, 491000 <ferror@plt+0x8d020>
  4393c0:	add	x0, x0, #0x8d0
  4393c4:	stp	x29, x30, [sp, #16]
  4393c8:	stp	x24, x23, [sp, #32]
  4393cc:	stp	x22, x21, [sp, #48]
  4393d0:	add	x29, sp, #0x10
  4393d4:	bl	432e00 <ferror@plt+0x2ee20>
  4393d8:	mov	x20, x0
  4393dc:	cbz	x0, 4393f4 <ferror@plt+0x35414>
  4393e0:	add	x0, sp, #0x8
  4393e4:	bl	437f04 <ferror@plt+0x33f24>
  4393e8:	ldr	x21, [x20, #8]
  4393ec:	cbnz	x21, 439420 <ferror@plt+0x35440>
  4393f0:	b	439430 <ferror@plt+0x35450>
  4393f4:	mov	w0, #0x18                  	// #24
  4393f8:	bl	414c04 <ferror@plt+0x10c24>
  4393fc:	mov	x20, x0
  439400:	adrp	x0, 491000 <ferror@plt+0x8d020>
  439404:	add	x0, x0, #0x8d0
  439408:	mov	x1, x20
  43940c:	bl	432ecc <ferror@plt+0x2eeec>
  439410:	add	x0, sp, #0x8
  439414:	bl	437f04 <ferror@plt+0x33f24>
  439418:	ldr	x21, [x20, #8]
  43941c:	cbz	x21, 439430 <ferror@plt+0x35450>
  439420:	ldr	x1, [sp, #8]
  439424:	mov	x0, x21
  439428:	bl	403b30 <strcmp@plt>
  43942c:	cbz	w0, 43957c <ferror@plt+0x3559c>
  439430:	mov	x0, x21
  439434:	bl	414cbc <ferror@plt+0x10cdc>
  439438:	ldr	x0, [x20, #16]
  43943c:	bl	42251c <ferror@plt+0x1e53c>
  439440:	ldr	x0, [sp, #8]
  439444:	bl	4209b8 <ferror@plt+0x1c9d8>
  439448:	str	x0, [x20, #8]
  43944c:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439450:	add	x0, x0, #0xf40
  439454:	bl	403ef0 <getenv@plt>
  439458:	cbz	x0, 4394fc <ferror@plt+0x3551c>
  43945c:	ldrb	w8, [x0]
  439460:	cbz	w8, 4394fc <ferror@plt+0x3551c>
  439464:	adrp	x1, 47d000 <ferror@plt+0x79020>
  439468:	add	x1, x1, #0x3fb
  43946c:	mov	w2, wzr
  439470:	bl	42214c <ferror@plt+0x1e16c>
  439474:	str	x0, [x20, #16]
  439478:	ldr	x23, [x0]
  43947c:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  439480:	mov	x21, x0
  439484:	add	x1, x1, #0xd6
  439488:	mov	x0, x23
  43948c:	bl	403b30 <strcmp@plt>
  439490:	cmp	w0, #0x0
  439494:	cset	w8, eq  // eq = none
  439498:	str	w8, [x20]
  43949c:	cbz	x23, 43957c <ferror@plt+0x3559c>
  4394a0:	adrp	x22, 47e000 <ferror@plt+0x7a020>
  4394a4:	mov	x24, xzr
  4394a8:	add	x22, x22, #0xf54
  4394ac:	b	4394c0 <ferror@plt+0x354e0>
  4394b0:	add	x8, x21, x24
  4394b4:	ldr	x23, [x8, #8]
  4394b8:	add	x24, x24, #0x8
  4394bc:	cbz	x23, 43957c <ferror@plt+0x3559c>
  4394c0:	mov	x0, x22
  4394c4:	mov	x1, x23
  4394c8:	bl	403b30 <strcmp@plt>
  4394cc:	cbnz	w0, 4394b0 <ferror@plt+0x354d0>
  4394d0:	mov	x0, sp
  4394d4:	bl	437f04 <ferror@plt+0x33f24>
  4394d8:	ldr	x8, [x20, #16]
  4394dc:	ldr	x0, [x8, x24]
  4394e0:	bl	414cbc <ferror@plt+0x10cdc>
  4394e4:	ldr	x0, [sp]
  4394e8:	bl	4209b8 <ferror@plt+0x1c9d8>
  4394ec:	ldr	x8, [x20, #16]
  4394f0:	str	x0, [x8, x24]
  4394f4:	ldr	x21, [x20, #16]
  4394f8:	b	4394b0 <ferror@plt+0x354d0>
  4394fc:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439500:	add	x0, x0, #0xf5c
  439504:	bl	403ef0 <getenv@plt>
  439508:	cbz	x0, 439538 <ferror@plt+0x35558>
  43950c:	mov	w0, #0x10                  	// #16
  439510:	bl	414c04 <ferror@plt+0x10c24>
  439514:	str	x0, [x20, #16]
  439518:	mov	x0, sp
  43951c:	bl	437f04 <ferror@plt+0x33f24>
  439520:	str	w0, [x20]
  439524:	ldr	x0, [sp]
  439528:	bl	4209b8 <ferror@plt+0x1c9d8>
  43952c:	ldr	x8, [x20, #16]
  439530:	str	x0, [x8]
  439534:	b	43957c <ferror@plt+0x3559c>
  439538:	mov	w0, #0x18                  	// #24
  43953c:	bl	414c04 <ferror@plt+0x10c24>
  439540:	str	x0, [x20, #16]
  439544:	adrp	x0, 45f000 <ferror@plt+0x5b020>
  439548:	mov	w8, #0x1                   	// #1
  43954c:	add	x0, x0, #0xd6
  439550:	str	w8, [x20]
  439554:	bl	4209b8 <ferror@plt+0x1c9d8>
  439558:	ldr	x8, [x20, #16]
  43955c:	str	x0, [x8]
  439560:	mov	x0, sp
  439564:	bl	437f04 <ferror@plt+0x33f24>
  439568:	cbnz	w0, 43957c <ferror@plt+0x3559c>
  43956c:	ldr	x0, [sp]
  439570:	bl	4209b8 <ferror@plt+0x1c9d8>
  439574:	ldr	x8, [x20, #16]
  439578:	str	x0, [x8, #8]
  43957c:	cbz	x19, 439588 <ferror@plt+0x355a8>
  439580:	ldr	x8, [x20, #16]
  439584:	str	x8, [x19]
  439588:	ldr	w0, [x20]
  43958c:	ldp	x20, x19, [sp, #64]
  439590:	ldp	x22, x21, [sp, #48]
  439594:	ldp	x24, x23, [sp, #32]
  439598:	ldp	x29, x30, [sp, #16]
  43959c:	add	sp, sp, #0x50
  4395a0:	ret
  4395a4:	stp	x29, x30, [sp, #-32]!
  4395a8:	str	x19, [sp, #16]
  4395ac:	mov	x19, x0
  4395b0:	ldr	x0, [x0, #8]
  4395b4:	mov	x29, sp
  4395b8:	bl	414cbc <ferror@plt+0x10cdc>
  4395bc:	ldr	x0, [x19, #16]
  4395c0:	bl	42251c <ferror@plt+0x1e53c>
  4395c4:	mov	x0, x19
  4395c8:	ldr	x19, [sp, #16]
  4395cc:	ldp	x29, x30, [sp], #32
  4395d0:	b	414cbc <ferror@plt+0x10cdc>
  4395d4:	stp	x29, x30, [sp, #-64]!
  4395d8:	str	x23, [sp, #16]
  4395dc:	stp	x22, x21, [sp, #32]
  4395e0:	stp	x20, x19, [sp, #48]
  4395e4:	mov	x29, sp
  4395e8:	cbz	x0, 439664 <ferror@plt+0x35684>
  4395ec:	mov	x23, x0
  4395f0:	add	x0, x29, #0x18
  4395f4:	mov	x19, x4
  4395f8:	mov	x20, x3
  4395fc:	mov	x21, x2
  439600:	mov	x22, x1
  439604:	bl	4393b0 <ferror@plt+0x353d0>
  439608:	cbz	w0, 439628 <ferror@plt+0x35648>
  43960c:	mov	x0, x23
  439610:	mov	x1, x22
  439614:	mov	x2, x21
  439618:	mov	x3, x20
  43961c:	mov	x4, x19
  439620:	bl	439238 <ferror@plt+0x35258>
  439624:	b	439650 <ferror@plt+0x35670>
  439628:	ldr	x8, [x29, #24]
  43962c:	adrp	x2, 45f000 <ferror@plt+0x5b020>
  439630:	add	x2, x2, #0xd6
  439634:	mov	x0, x23
  439638:	ldr	x3, [x8]
  43963c:	mov	x1, x22
  439640:	mov	x4, x21
  439644:	mov	x5, x20
  439648:	mov	x6, x19
  43964c:	bl	438b58 <ferror@plt+0x34b78>
  439650:	ldp	x20, x19, [sp, #48]
  439654:	ldp	x22, x21, [sp, #32]
  439658:	ldr	x23, [sp, #16]
  43965c:	ldp	x29, x30, [sp], #64
  439660:	ret
  439664:	adrp	x0, 447000 <ferror@plt+0x43020>
  439668:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  43966c:	adrp	x2, 47e000 <ferror@plt+0x7a020>
  439670:	add	x0, x0, #0xf7f
  439674:	add	x1, x1, #0xf6f
  439678:	add	x2, x2, #0xfbd
  43967c:	bl	415dcc <ferror@plt+0x11dec>
  439680:	mov	x0, xzr
  439684:	b	439650 <ferror@plt+0x35670>
  439688:	stp	x29, x30, [sp, #-64]!
  43968c:	mov	x29, sp
  439690:	str	x23, [sp, #16]
  439694:	mov	x23, x0
  439698:	add	x0, x29, #0x18
  43969c:	stp	x22, x21, [sp, #32]
  4396a0:	stp	x20, x19, [sp, #48]
  4396a4:	mov	x19, x4
  4396a8:	mov	x20, x3
  4396ac:	mov	x21, x2
  4396b0:	mov	x22, x1
  4396b4:	bl	4393b0 <ferror@plt+0x353d0>
  4396b8:	cbz	w0, 4396d8 <ferror@plt+0x356f8>
  4396bc:	mov	x0, x23
  4396c0:	mov	x1, x22
  4396c4:	mov	x2, x21
  4396c8:	mov	x3, x20
  4396cc:	mov	x4, x19
  4396d0:	bl	439238 <ferror@plt+0x35258>
  4396d4:	b	439700 <ferror@plt+0x35720>
  4396d8:	ldr	x8, [x29, #24]
  4396dc:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  4396e0:	add	x3, x3, #0xd6
  4396e4:	mov	x0, x23
  4396e8:	ldr	x2, [x8]
  4396ec:	mov	x1, x22
  4396f0:	mov	x4, x21
  4396f4:	mov	x5, x20
  4396f8:	mov	x6, x19
  4396fc:	bl	438b58 <ferror@plt+0x34b78>
  439700:	ldp	x20, x19, [sp, #48]
  439704:	ldp	x22, x21, [sp, #32]
  439708:	ldr	x23, [sp, #16]
  43970c:	ldp	x29, x30, [sp], #64
  439710:	ret
  439714:	stp	x29, x30, [sp, #-96]!
  439718:	stp	x22, x21, [sp, #64]
  43971c:	stp	x20, x19, [sp, #80]
  439720:	mov	x20, x2
  439724:	mov	x21, x1
  439728:	mov	x19, x0
  43972c:	stp	x28, x27, [sp, #16]
  439730:	stp	x26, x25, [sp, #32]
  439734:	stp	x24, x23, [sp, #48]
  439738:	mov	x29, sp
  43973c:	cbz	x1, 439744 <ferror@plt+0x35764>
  439740:	str	xzr, [x21]
  439744:	ldrb	w22, [x19]
  439748:	cbz	w22, 43984c <ferror@plt+0x3586c>
  43974c:	mov	w0, #0x66                  	// #102
  439750:	bl	42160c <ferror@plt+0x1d62c>
  439754:	and	w23, w0, #0xff
  439758:	mov	w0, w22
  43975c:	bl	42160c <ferror@plt+0x1d62c>
  439760:	cmp	w23, w0, uxtb
  439764:	b.ne	43984c <ferror@plt+0x3586c>  // b.any
  439768:	ldrb	w22, [x19, #1]
  43976c:	cbz	w22, 43984c <ferror@plt+0x3586c>
  439770:	mov	w0, #0x69                  	// #105
  439774:	bl	42160c <ferror@plt+0x1d62c>
  439778:	and	w23, w0, #0xff
  43977c:	mov	w0, w22
  439780:	bl	42160c <ferror@plt+0x1d62c>
  439784:	cmp	w23, w0, uxtb
  439788:	b.ne	43984c <ferror@plt+0x3586c>  // b.any
  43978c:	ldrb	w22, [x19, #2]
  439790:	cbz	w22, 43984c <ferror@plt+0x3586c>
  439794:	mov	w0, #0x6c                  	// #108
  439798:	bl	42160c <ferror@plt+0x1d62c>
  43979c:	and	w23, w0, #0xff
  4397a0:	mov	w0, w22
  4397a4:	bl	42160c <ferror@plt+0x1d62c>
  4397a8:	cmp	w23, w0, uxtb
  4397ac:	b.ne	43984c <ferror@plt+0x3586c>  // b.any
  4397b0:	ldrb	w22, [x19, #3]
  4397b4:	cbz	w22, 43984c <ferror@plt+0x3586c>
  4397b8:	mov	w0, #0x65                  	// #101
  4397bc:	bl	42160c <ferror@plt+0x1d62c>
  4397c0:	and	w23, w0, #0xff
  4397c4:	mov	w0, w22
  4397c8:	bl	42160c <ferror@plt+0x1d62c>
  4397cc:	cmp	w23, w0, uxtb
  4397d0:	b.ne	43984c <ferror@plt+0x3586c>  // b.any
  4397d4:	ldrb	w22, [x19, #4]
  4397d8:	cbz	w22, 43984c <ferror@plt+0x3586c>
  4397dc:	mov	w0, #0x3a                  	// #58
  4397e0:	bl	42160c <ferror@plt+0x1d62c>
  4397e4:	and	w23, w0, #0xff
  4397e8:	mov	w0, w22
  4397ec:	bl	42160c <ferror@plt+0x1d62c>
  4397f0:	cmp	w23, w0, uxtb
  4397f4:	b.ne	43984c <ferror@plt+0x3586c>  // b.any
  4397f8:	ldrb	w22, [x19, #5]
  4397fc:	cbz	w22, 43984c <ferror@plt+0x3586c>
  439800:	mov	w0, #0x2f                  	// #47
  439804:	bl	42160c <ferror@plt+0x1d62c>
  439808:	mov	w23, w0
  43980c:	and	w24, w0, #0xff
  439810:	mov	w0, w22
  439814:	bl	42160c <ferror@plt+0x1d62c>
  439818:	cmp	w24, w0, uxtb
  43981c:	b.ne	43984c <ferror@plt+0x3586c>  // b.any
  439820:	add	x22, x19, #0x5
  439824:	mov	w1, #0x23                  	// #35
  439828:	mov	x0, x22
  43982c:	bl	403ca0 <strchr@plt>
  439830:	cbz	x0, 4398a8 <ferror@plt+0x358c8>
  439834:	adrp	x21, 492000 <__environ@@GLIBC_2.17+0x6f8>
  439838:	ldr	w1, [x21]
  43983c:	cbz	w1, 439a6c <ferror@plt+0x35a8c>
  439840:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  439844:	add	x3, x3, #0xd
  439848:	b	439860 <ferror@plt+0x35880>
  43984c:	adrp	x21, 492000 <__environ@@GLIBC_2.17+0x6f8>
  439850:	ldr	w1, [x21]
  439854:	cbz	w1, 439890 <ferror@plt+0x358b0>
  439858:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  43985c:	add	x3, x3, #0xfd1
  439860:	mov	w2, #0x4                   	// #4
  439864:	mov	x0, x20
  439868:	mov	x4, x19
  43986c:	bl	40998c <ferror@plt+0x59ac>
  439870:	mov	x0, xzr
  439874:	ldp	x20, x19, [sp, #80]
  439878:	ldp	x22, x21, [sp, #64]
  43987c:	ldp	x24, x23, [sp, #48]
  439880:	ldp	x26, x25, [sp, #32]
  439884:	ldp	x28, x27, [sp, #16]
  439888:	ldp	x29, x30, [sp], #96
  43988c:	ret
  439890:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439894:	add	x0, x0, #0xd41
  439898:	bl	41b3b0 <ferror@plt+0x173d0>
  43989c:	mov	w1, w0
  4398a0:	str	w0, [x21]
  4398a4:	b	439858 <ferror@plt+0x35878>
  4398a8:	ldrb	w0, [x19, #6]
  4398ac:	cbz	w0, 4398e0 <ferror@plt+0x35900>
  4398b0:	bl	42160c <ferror@plt+0x1d62c>
  4398b4:	and	w8, w23, #0xff
  4398b8:	cmp	w8, w0, uxtb
  4398bc:	b.ne	4398e0 <ferror@plt+0x35900>  // b.any
  4398c0:	ldrb	w0, [x19, #7]
  4398c4:	cbz	w0, 4398e0 <ferror@plt+0x35900>
  4398c8:	bl	42160c <ferror@plt+0x1d62c>
  4398cc:	and	w8, w23, #0xff
  4398d0:	cmp	w8, w0, uxtb
  4398d4:	b.ne	4398e0 <ferror@plt+0x35900>  // b.any
  4398d8:	add	x22, x19, #0x7
  4398dc:	b	439a1c <ferror@plt+0x35a3c>
  4398e0:	ldrb	w0, [x19, #6]
  4398e4:	cbz	w0, 439a1c <ferror@plt+0x35a3c>
  4398e8:	bl	42160c <ferror@plt+0x1d62c>
  4398ec:	and	w8, w23, #0xff
  4398f0:	cmp	w8, w0, uxtb
  4398f4:	b.ne	439a1c <ferror@plt+0x35a3c>  // b.any
  4398f8:	add	x23, x19, #0x7
  4398fc:	mov	w1, #0x2f                  	// #47
  439900:	mov	x0, x23
  439904:	bl	403ca0 <strchr@plt>
  439908:	cbz	x0, 4399c8 <ferror@plt+0x359e8>
  43990c:	mov	x22, x0
  439910:	adrp	x2, 480000 <ferror@plt+0x7c020>
  439914:	sub	w1, w22, w23
  439918:	add	x2, x2, #0x5ef
  43991c:	mov	w3, #0x1                   	// #1
  439920:	mov	x0, x23
  439924:	bl	439acc <ferror@plt+0x35aec>
  439928:	mov	x23, x0
  43992c:	cbz	x0, 4399e8 <ferror@plt+0x35a08>
  439930:	ldrb	w28, [x23]
  439934:	cbz	w28, 439a08 <ferror@plt+0x35a28>
  439938:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  43993c:	adrp	x9, 445000 <ferror@plt+0x41020>
  439940:	ldr	x25, [x8, #4064]
  439944:	ldr	x26, [x9, #3512]
  439948:	mov	x24, x23
  43994c:	mov	x0, x24
  439950:	bl	42ca40 <ferror@plt+0x28a60>
  439954:	cmp	w0, #0x7f
  439958:	b.hi	4399e8 <ferror@plt+0x35a08>  // b.pmore
  43995c:	ldrh	w27, [x26, w0, uxtw #1]
  439960:	tbz	w27, #0, 4399e8 <ferror@plt+0x35a08>
  439964:	and	x8, x28, #0xff
  439968:	ldrb	w8, [x25, x8]
  43996c:	add	x24, x24, x8
  439970:	mov	w28, w0
  439974:	mov	x0, x24
  439978:	bl	42ca40 <ferror@plt+0x28a60>
  43997c:	ldrb	w8, [x24]
  439980:	cmp	w0, #0x7f
  439984:	ldrb	w8, [x25, x8]
  439988:	add	x24, x24, x8
  43998c:	b.hi	43999c <ferror@plt+0x359bc>  // b.pmore
  439990:	ldrh	w8, [x26, w0, uxtw #1]
  439994:	and	w8, w8, #0x1
  439998:	b	4399a0 <ferror@plt+0x359c0>
  43999c:	mov	w8, wzr
  4399a0:	cmp	w0, #0x2d
  4399a4:	b.eq	439970 <ferror@plt+0x35990>  // b.none
  4399a8:	cbnz	w8, 439970 <ferror@plt+0x35990>
  4399ac:	cmp	w28, #0x2d
  4399b0:	b.eq	4399e8 <ferror@plt+0x35a08>  // b.none
  4399b4:	cmp	w0, #0x2e
  4399b8:	b.ne	4399e0 <ferror@plt+0x35a00>  // b.any
  4399bc:	ldrb	w28, [x24]
  4399c0:	cbnz	w28, 43994c <ferror@plt+0x3596c>
  4399c4:	b	4399e4 <ferror@plt+0x35a04>
  4399c8:	adrp	x21, 492000 <__environ@@GLIBC_2.17+0x6f8>
  4399cc:	ldr	w1, [x21]
  4399d0:	cbz	w1, 439ab4 <ferror@plt+0x35ad4>
  4399d4:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  4399d8:	add	x3, x3, #0x3b
  4399dc:	b	439860 <ferror@plt+0x35880>
  4399e0:	cbnz	w0, 4399e8 <ferror@plt+0x35a08>
  4399e4:	tbnz	w27, #1, 439a08 <ferror@plt+0x35a28>
  4399e8:	mov	x0, x23
  4399ec:	bl	414cbc <ferror@plt+0x10cdc>
  4399f0:	adrp	x21, 492000 <__environ@@GLIBC_2.17+0x6f8>
  4399f4:	ldr	w1, [x21]
  4399f8:	cbz	w1, 439a9c <ferror@plt+0x35abc>
  4399fc:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  439a00:	add	x3, x3, #0x53
  439a04:	b	439860 <ferror@plt+0x35880>
  439a08:	cbz	x21, 439a14 <ferror@plt+0x35a34>
  439a0c:	str	x23, [x21]
  439a10:	b	439a1c <ferror@plt+0x35a3c>
  439a14:	mov	x0, x23
  439a18:	bl	414cbc <ferror@plt+0x10cdc>
  439a1c:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  439a20:	add	x2, x2, #0x1f4
  439a24:	mov	w1, #0xffffffff            	// #-1
  439a28:	mov	x0, x22
  439a2c:	mov	w3, wzr
  439a30:	bl	439acc <ferror@plt+0x35aec>
  439a34:	cbz	x0, 439a54 <ferror@plt+0x35a74>
  439a38:	mov	x21, x0
  439a3c:	bl	4209b8 <ferror@plt+0x1c9d8>
  439a40:	mov	x19, x0
  439a44:	mov	x0, x21
  439a48:	bl	414cbc <ferror@plt+0x10cdc>
  439a4c:	mov	x0, x19
  439a50:	b	439874 <ferror@plt+0x35894>
  439a54:	adrp	x21, 492000 <__environ@@GLIBC_2.17+0x6f8>
  439a58:	ldr	w1, [x21]
  439a5c:	cbz	w1, 439a84 <ferror@plt+0x35aa4>
  439a60:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  439a64:	add	x3, x3, #0x7b
  439a68:	b	439860 <ferror@plt+0x35880>
  439a6c:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439a70:	add	x0, x0, #0xd41
  439a74:	bl	41b3b0 <ferror@plt+0x173d0>
  439a78:	mov	w1, w0
  439a7c:	str	w0, [x21]
  439a80:	b	439840 <ferror@plt+0x35860>
  439a84:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439a88:	add	x0, x0, #0xd41
  439a8c:	bl	41b3b0 <ferror@plt+0x173d0>
  439a90:	mov	w1, w0
  439a94:	str	w0, [x21]
  439a98:	b	439a60 <ferror@plt+0x35a80>
  439a9c:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439aa0:	add	x0, x0, #0xd41
  439aa4:	bl	41b3b0 <ferror@plt+0x173d0>
  439aa8:	mov	w1, w0
  439aac:	str	w0, [x21]
  439ab0:	b	4399fc <ferror@plt+0x35a1c>
  439ab4:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439ab8:	add	x0, x0, #0xd41
  439abc:	bl	41b3b0 <ferror@plt+0x173d0>
  439ac0:	mov	w1, w0
  439ac4:	str	w0, [x21]
  439ac8:	b	4399d4 <ferror@plt+0x359f4>
  439acc:	stp	x29, x30, [sp, #-80]!
  439ad0:	stp	x26, x25, [sp, #16]
  439ad4:	stp	x24, x23, [sp, #32]
  439ad8:	stp	x22, x21, [sp, #48]
  439adc:	stp	x20, x19, [sp, #64]
  439ae0:	mov	x29, sp
  439ae4:	cbz	x0, 439c28 <ferror@plt+0x35c48>
  439ae8:	mov	w22, w3
  439aec:	mov	x21, x2
  439af0:	mov	w23, w1
  439af4:	mov	x20, x0
  439af8:	tbz	w1, #31, 439b08 <ferror@plt+0x35b28>
  439afc:	mov	x0, x20
  439b00:	bl	403510 <strlen@plt>
  439b04:	mov	x23, x0
  439b08:	add	w8, w23, #0x1
  439b0c:	sxtw	x0, w8
  439b10:	bl	414b40 <ferror@plt+0x10b60>
  439b14:	sxtw	x24, w23
  439b18:	mov	x19, x0
  439b1c:	cmp	w23, #0x1
  439b20:	add	x23, x20, x24
  439b24:	mov	x25, x0
  439b28:	b.lt	439c08 <ferror@plt+0x35c28>  // b.tstop
  439b2c:	cbnz	w22, 439b48 <ferror@plt+0x35b68>
  439b30:	b	439bb4 <ferror@plt+0x35bd4>
  439b34:	mov	x26, x20
  439b38:	add	x20, x26, #0x1
  439b3c:	cmp	x20, x23
  439b40:	strb	w22, [x25], #1
  439b44:	b.cs	439c08 <ferror@plt+0x35c28>  // b.hs, b.nlast
  439b48:	ldrb	w22, [x20]
  439b4c:	cmp	w22, #0x25
  439b50:	b.ne	439b34 <ferror@plt+0x35b54>  // b.any
  439b54:	add	x8, x20, #0x3
  439b58:	cmp	x8, x23
  439b5c:	b.hi	439c08 <ferror@plt+0x35c28>  // b.pmore
  439b60:	ldrb	w0, [x20, #1]
  439b64:	bl	4218e0 <ferror@plt+0x1d900>
  439b68:	tbnz	w0, #31, 439c08 <ferror@plt+0x35c28>
  439b6c:	mov	x26, x20
  439b70:	mov	w22, w0
  439b74:	ldrb	w0, [x26, #2]!
  439b78:	bl	4218e0 <ferror@plt+0x1d900>
  439b7c:	tbnz	w0, #31, 439c08 <ferror@plt+0x35c28>
  439b80:	orr	w22, w0, w22, lsl #4
  439b84:	cmp	w22, #0x80
  439b88:	b.lt	439c08 <ferror@plt+0x35c28>  // b.tstop
  439b8c:	mov	x0, x21
  439b90:	mov	w1, w22
  439b94:	bl	403ca0 <strchr@plt>
  439b98:	cbz	x0, 439b38 <ferror@plt+0x35b58>
  439b9c:	b	439c08 <ferror@plt+0x35c28>
  439ba0:	mov	x26, x20
  439ba4:	add	x20, x26, #0x1
  439ba8:	cmp	x20, x23
  439bac:	strb	w22, [x25], #1
  439bb0:	b.cs	439c08 <ferror@plt+0x35c28>  // b.hs, b.nlast
  439bb4:	ldrb	w22, [x20]
  439bb8:	cmp	w22, #0x25
  439bbc:	b.ne	439ba0 <ferror@plt+0x35bc0>  // b.any
  439bc0:	add	x8, x20, #0x3
  439bc4:	cmp	x8, x23
  439bc8:	b.hi	439c08 <ferror@plt+0x35c28>  // b.pmore
  439bcc:	ldrb	w0, [x20, #1]
  439bd0:	bl	4218e0 <ferror@plt+0x1d900>
  439bd4:	tbnz	w0, #31, 439c08 <ferror@plt+0x35c28>
  439bd8:	mov	x26, x20
  439bdc:	mov	w22, w0
  439be0:	ldrb	w0, [x26, #2]!
  439be4:	bl	4218e0 <ferror@plt+0x1d900>
  439be8:	tbnz	w0, #31, 439c08 <ferror@plt+0x35c28>
  439bec:	orr	w22, w0, w22, lsl #4
  439bf0:	cmp	w22, #0x1
  439bf4:	b.lt	439c08 <ferror@plt+0x35c28>  // b.tstop
  439bf8:	mov	x0, x21
  439bfc:	mov	w1, w22
  439c00:	bl	403ca0 <strchr@plt>
  439c04:	cbz	x0, 439ba4 <ferror@plt+0x35bc4>
  439c08:	sub	x8, x25, x19
  439c0c:	cmp	x8, x24
  439c10:	b.gt	439c48 <ferror@plt+0x35c68>
  439c14:	cmp	x20, x23
  439c18:	strb	wzr, [x25]
  439c1c:	b.eq	439c2c <ferror@plt+0x35c4c>  // b.none
  439c20:	mov	x0, x19
  439c24:	bl	414cbc <ferror@plt+0x10cdc>
  439c28:	mov	x19, xzr
  439c2c:	mov	x0, x19
  439c30:	ldp	x20, x19, [sp, #64]
  439c34:	ldp	x22, x21, [sp, #48]
  439c38:	ldp	x24, x23, [sp, #32]
  439c3c:	ldp	x26, x25, [sp, #16]
  439c40:	ldp	x29, x30, [sp], #80
  439c44:	ret
  439c48:	adrp	x0, 447000 <ferror@plt+0x43020>
  439c4c:	adrp	x1, 47e000 <ferror@plt+0x7a020>
  439c50:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  439c54:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  439c58:	add	x0, x0, #0xf7f
  439c5c:	add	x1, x1, #0xee9
  439c60:	add	x3, x3, #0x1c4
  439c64:	add	x4, x4, #0x1da
  439c68:	mov	w2, #0x5c6                 	// #1478
  439c6c:	bl	427628 <ferror@plt+0x23648>
  439c70:	stp	x29, x30, [sp, #-80]!
  439c74:	stp	x26, x25, [sp, #16]
  439c78:	stp	x24, x23, [sp, #32]
  439c7c:	stp	x22, x21, [sp, #48]
  439c80:	stp	x20, x19, [sp, #64]
  439c84:	mov	x29, sp
  439c88:	cbz	x0, 439ea0 <ferror@plt+0x35ec0>
  439c8c:	mov	x20, x2
  439c90:	mov	x21, x1
  439c94:	mov	x19, x0
  439c98:	bl	40a028 <ferror@plt+0x6048>
  439c9c:	cbz	w0, 439d5c <ferror@plt+0x35d7c>
  439ca0:	cbz	x21, 439d84 <ferror@plt+0x35da4>
  439ca4:	mov	x1, #0xffffffffffffffff    	// #-1
  439ca8:	mov	x0, x21
  439cac:	mov	x2, xzr
  439cb0:	bl	42e2d0 <ferror@plt+0x2a2f0>
  439cb4:	cbz	w0, 439e50 <ferror@plt+0x35e70>
  439cb8:	ldrb	w26, [x21]
  439cbc:	cbz	w26, 439de0 <ferror@plt+0x35e00>
  439cc0:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  439cc4:	adrp	x9, 445000 <ferror@plt+0x41020>
  439cc8:	ldr	x23, [x8, #4064]
  439ccc:	ldr	x24, [x9, #3512]
  439cd0:	mov	x22, x21
  439cd4:	mov	x0, x22
  439cd8:	bl	42ca40 <ferror@plt+0x28a60>
  439cdc:	cmp	w0, #0x7f
  439ce0:	b.hi	439e50 <ferror@plt+0x35e70>  // b.pmore
  439ce4:	ldrh	w25, [x24, w0, uxtw #1]
  439ce8:	tbz	w25, #0, 439e50 <ferror@plt+0x35e70>
  439cec:	and	x8, x26, #0xff
  439cf0:	ldrb	w8, [x23, x8]
  439cf4:	add	x22, x22, x8
  439cf8:	b	439d0c <ferror@plt+0x35d2c>
  439cfc:	mov	w8, wzr
  439d00:	cmp	w0, #0x2d
  439d04:	b.eq	439d0c <ferror@plt+0x35d2c>  // b.none
  439d08:	cbz	w8, 439d40 <ferror@plt+0x35d60>
  439d0c:	mov	w26, w0
  439d10:	mov	x0, x22
  439d14:	bl	42ca40 <ferror@plt+0x28a60>
  439d18:	ldrb	w8, [x22]
  439d1c:	cmp	w0, #0x7f
  439d20:	ldrb	w8, [x23, x8]
  439d24:	add	x22, x22, x8
  439d28:	b.hi	439cfc <ferror@plt+0x35d1c>  // b.pmore
  439d2c:	ldrh	w8, [x24, w0, uxtw #1]
  439d30:	and	w8, w8, #0x1
  439d34:	cmp	w0, #0x2d
  439d38:	b.ne	439d08 <ferror@plt+0x35d28>  // b.any
  439d3c:	b	439d0c <ferror@plt+0x35d2c>
  439d40:	cmp	w26, #0x2d
  439d44:	b.eq	439e50 <ferror@plt+0x35e70>  // b.none
  439d48:	cmp	w0, #0x2e
  439d4c:	b.ne	439e48 <ferror@plt+0x35e68>  // b.any
  439d50:	ldrb	w26, [x22]
  439d54:	cbnz	w26, 439cd4 <ferror@plt+0x35cf4>
  439d58:	b	439e4c <ferror@plt+0x35e6c>
  439d5c:	adrp	x21, 492000 <__environ@@GLIBC_2.17+0x6f8>
  439d60:	ldr	w1, [x21]
  439d64:	cbz	w1, 439ec0 <ferror@plt+0x35ee0>
  439d68:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  439d6c:	add	x3, x3, #0xf0
  439d70:	mov	w2, #0x5                   	// #5
  439d74:	mov	x0, x20
  439d78:	mov	x4, x19
  439d7c:	bl	40998c <ferror@plt+0x59ac>
  439d80:	b	439e70 <ferror@plt+0x35e90>
  439d84:	mov	w1, #0x8                   	// #8
  439d88:	mov	x0, x19
  439d8c:	bl	43a1c0 <ferror@plt+0x361e0>
  439d90:	ldrb	w8, [x0]
  439d94:	adrp	x9, 47f000 <ferror@plt+0x7b020>
  439d98:	adrp	x1, 480000 <ferror@plt+0x7c020>
  439d9c:	mov	x19, x0
  439da0:	add	x9, x9, #0x1f4
  439da4:	add	x1, x1, #0x5ef
  439da8:	cmp	w8, #0x2f
  439dac:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  439db0:	csel	x2, x1, x9, eq  // eq = none
  439db4:	add	x0, x0, #0x1ee
  439db8:	mov	x3, x19
  439dbc:	mov	x4, xzr
  439dc0:	bl	420c00 <ferror@plt+0x1cc20>
  439dc4:	mov	x20, x0
  439dc8:	mov	x0, xzr
  439dcc:	bl	414cbc <ferror@plt+0x10cdc>
  439dd0:	mov	x0, x19
  439dd4:	bl	414cbc <ferror@plt+0x10cdc>
  439dd8:	mov	x0, x20
  439ddc:	b	439e74 <ferror@plt+0x35e94>
  439de0:	mov	x20, xzr
  439de4:	mov	w1, #0x8                   	// #8
  439de8:	mov	x0, x19
  439dec:	bl	43a1c0 <ferror@plt+0x361e0>
  439df0:	ldrb	w9, [x0]
  439df4:	adrp	x8, 480000 <ferror@plt+0x7c020>
  439df8:	add	x8, x8, #0x5ef
  439dfc:	cmp	x20, #0x0
  439e00:	adrp	x10, 47f000 <ferror@plt+0x7b020>
  439e04:	mov	x19, x0
  439e08:	csel	x1, x8, x20, eq  // eq = none
  439e0c:	add	x10, x10, #0x1f4
  439e10:	cmp	w9, #0x2f
  439e14:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  439e18:	csel	x2, x8, x10, eq  // eq = none
  439e1c:	add	x0, x0, #0x1ee
  439e20:	mov	x3, x19
  439e24:	mov	x4, xzr
  439e28:	bl	420c00 <ferror@plt+0x1cc20>
  439e2c:	mov	x21, x0
  439e30:	mov	x0, x20
  439e34:	bl	414cbc <ferror@plt+0x10cdc>
  439e38:	mov	x0, x19
  439e3c:	bl	414cbc <ferror@plt+0x10cdc>
  439e40:	mov	x0, x21
  439e44:	b	439e74 <ferror@plt+0x35e94>
  439e48:	cbnz	w0, 439e50 <ferror@plt+0x35e70>
  439e4c:	tbnz	w25, #1, 439e8c <ferror@plt+0x35eac>
  439e50:	adrp	x19, 492000 <__environ@@GLIBC_2.17+0x6f8>
  439e54:	ldr	w1, [x19]
  439e58:	cbz	w1, 439ed8 <ferror@plt+0x35ef8>
  439e5c:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  439e60:	add	x3, x3, #0x11a
  439e64:	mov	w2, #0x1                   	// #1
  439e68:	mov	x0, x20
  439e6c:	bl	409b3c <ferror@plt+0x5b5c>
  439e70:	mov	x0, xzr
  439e74:	ldp	x20, x19, [sp, #64]
  439e78:	ldp	x22, x21, [sp, #48]
  439e7c:	ldp	x24, x23, [sp, #32]
  439e80:	ldp	x26, x25, [sp, #16]
  439e84:	ldp	x29, x30, [sp], #80
  439e88:	ret
  439e8c:	mov	w1, #0x10                  	// #16
  439e90:	mov	x0, x21
  439e94:	bl	43a1c0 <ferror@plt+0x361e0>
  439e98:	mov	x20, x0
  439e9c:	b	439de4 <ferror@plt+0x35e04>
  439ea0:	adrp	x0, 447000 <ferror@plt+0x43020>
  439ea4:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  439ea8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  439eac:	add	x0, x0, #0xf7f
  439eb0:	add	x1, x1, #0xae
  439eb4:	add	x2, x2, #0x693
  439eb8:	bl	415dcc <ferror@plt+0x11dec>
  439ebc:	b	439e70 <ferror@plt+0x35e90>
  439ec0:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439ec4:	add	x0, x0, #0xd41
  439ec8:	bl	41b3b0 <ferror@plt+0x173d0>
  439ecc:	mov	w1, w0
  439ed0:	str	w0, [x21]
  439ed4:	b	439d68 <ferror@plt+0x35d88>
  439ed8:	adrp	x0, 47e000 <ferror@plt+0x7a020>
  439edc:	add	x0, x0, #0xd41
  439ee0:	bl	41b3b0 <ferror@plt+0x173d0>
  439ee4:	mov	w1, w0
  439ee8:	str	w0, [x19]
  439eec:	b	439e5c <ferror@plt+0x35e7c>
  439ef0:	stp	x29, x30, [sp, #-64]!
  439ef4:	stp	x24, x23, [sp, #16]
  439ef8:	stp	x22, x21, [sp, #32]
  439efc:	stp	x20, x19, [sp, #48]
  439f00:	mov	x29, sp
  439f04:	cbz	x0, 439fcc <ferror@plt+0x35fec>
  439f08:	adrp	x8, 445000 <ferror@plt+0x41020>
  439f0c:	ldr	x22, [x8, #3512]
  439f10:	mov	x20, x0
  439f14:	mov	x19, xzr
  439f18:	mov	w21, wzr
  439f1c:	mov	w23, #0x1                   	// #1
  439f20:	mov	w24, #0x2401                	// #9217
  439f24:	b	439f3c <ferror@plt+0x35f5c>
  439f28:	mov	w1, #0xa                   	// #10
  439f2c:	mov	x0, x20
  439f30:	bl	403ca0 <strchr@plt>
  439f34:	add	x20, x0, #0x1
  439f38:	cbz	x0, 439fd4 <ferror@plt+0x35ff4>
  439f3c:	ldrb	w9, [x20]
  439f40:	cmp	x9, #0x23
  439f44:	b.eq	439f28 <ferror@plt+0x35f48>  // b.none
  439f48:	ldrh	w8, [x22, x9, lsl #1]
  439f4c:	tbz	w8, #8, 439f5c <ferror@plt+0x35f7c>
  439f50:	ldrb	w9, [x20, #1]!
  439f54:	ldrh	w8, [x22, x9, lsl #1]
  439f58:	tbnz	w8, #8, 439f50 <ferror@plt+0x35f70>
  439f5c:	sub	x8, x20, #0x1
  439f60:	mov	x10, x20
  439f64:	b	439f70 <ferror@plt+0x35f90>
  439f68:	ldrb	w9, [x10, #1]!
  439f6c:	add	x8, x8, #0x1
  439f70:	and	w9, w9, #0xff
  439f74:	cmp	w9, #0xd
  439f78:	b.hi	439f68 <ferror@plt+0x35f88>  // b.pmore
  439f7c:	lsl	w9, w23, w9
  439f80:	tst	w9, w24
  439f84:	b.eq	439f68 <ferror@plt+0x35f88>  // b.none
  439f88:	cmp	x10, x20
  439f8c:	b.ls	439f28 <ferror@plt+0x35f48>  // b.plast
  439f90:	cmp	x8, x20
  439f94:	b.ls	439f28 <ferror@plt+0x35f48>  // b.plast
  439f98:	ldrb	w9, [x8], #-1
  439f9c:	ldrh	w9, [x22, x9, lsl #1]
  439fa0:	tbnz	w9, #8, 439f90 <ferror@plt+0x35fb0>
  439fa4:	sub	x8, x8, x20
  439fa8:	add	x1, x8, #0x2
  439fac:	mov	x0, x20
  439fb0:	bl	420a5c <ferror@plt+0x1ca7c>
  439fb4:	mov	x1, x0
  439fb8:	mov	x0, x19
  439fbc:	bl	41ffec <ferror@plt+0x1c00c>
  439fc0:	mov	x19, x0
  439fc4:	add	w21, w21, #0x1
  439fc8:	b	439f28 <ferror@plt+0x35f48>
  439fcc:	mov	w21, wzr
  439fd0:	mov	x19, xzr
  439fd4:	add	w8, w21, #0x1
  439fd8:	sxtw	x0, w8
  439fdc:	mov	w1, #0x8                   	// #8
  439fe0:	bl	414dac <ferror@plt+0x10dcc>
  439fe4:	mov	x20, x0
  439fe8:	str	xzr, [x0, w21, sxtw #3]
  439fec:	cbz	x19, 43a010 <ferror@plt+0x36030>
  439ff0:	sxtw	x8, w21
  439ff4:	add	x8, x20, x8, lsl #3
  439ff8:	sub	x8, x8, #0x8
  439ffc:	mov	x9, x19
  43a000:	ldr	x10, [x9]
  43a004:	str	x10, [x8], #-8
  43a008:	ldr	x9, [x9, #8]
  43a00c:	cbnz	x9, 43a000 <ferror@plt+0x36020>
  43a010:	mov	x0, x19
  43a014:	bl	41fec4 <ferror@plt+0x1bee4>
  43a018:	mov	x0, x20
  43a01c:	ldp	x20, x19, [sp, #48]
  43a020:	ldp	x22, x21, [sp, #32]
  43a024:	ldp	x24, x23, [sp, #16]
  43a028:	ldp	x29, x30, [sp], #64
  43a02c:	ret
  43a030:	stp	x29, x30, [sp, #-32]!
  43a034:	stp	x20, x19, [sp, #16]
  43a038:	mov	x29, sp
  43a03c:	cbz	x0, 43a068 <ferror@plt+0x36088>
  43a040:	bl	40b824 <ferror@plt+0x7844>
  43a044:	mov	x19, x0
  43a048:	bl	43a094 <ferror@plt+0x360b4>
  43a04c:	mov	x20, x0
  43a050:	mov	x0, x19
  43a054:	bl	414cbc <ferror@plt+0x10cdc>
  43a058:	mov	x0, x20
  43a05c:	ldp	x20, x19, [sp, #16]
  43a060:	ldp	x29, x30, [sp], #32
  43a064:	ret
  43a068:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a06c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a070:	adrp	x2, 441000 <ferror@plt+0x3d020>
  43a074:	add	x0, x0, #0xf7f
  43a078:	add	x1, x1, #0x12b
  43a07c:	add	x2, x2, #0x693
  43a080:	bl	415dcc <ferror@plt+0x11dec>
  43a084:	mov	x0, xzr
  43a088:	ldp	x20, x19, [sp, #16]
  43a08c:	ldp	x29, x30, [sp], #32
  43a090:	ret
  43a094:	stp	x29, x30, [sp, #-64]!
  43a098:	mov	x29, sp
  43a09c:	stp	x20, x19, [sp, #48]
  43a0a0:	mov	x19, x0
  43a0a4:	add	x0, x29, #0x18
  43a0a8:	str	x23, [sp, #16]
  43a0ac:	stp	x22, x21, [sp, #32]
  43a0b0:	bl	4393b0 <ferror@plt+0x353d0>
  43a0b4:	mov	w20, w0
  43a0b8:	cbz	w0, 43a0e0 <ferror@plt+0x36100>
  43a0bc:	mov	x1, #0xffffffffffffffff    	// #-1
  43a0c0:	mov	x0, x19
  43a0c4:	mov	x2, xzr
  43a0c8:	bl	42e2d0 <ferror@plt+0x2a2f0>
  43a0cc:	cbz	w0, 43a0e0 <ferror@plt+0x36100>
  43a0d0:	mov	x0, x19
  43a0d4:	bl	4209b8 <ferror@plt+0x1c9d8>
  43a0d8:	mov	x21, x0
  43a0dc:	cbnz	x0, 43a1a8 <ferror@plt+0x361c8>
  43a0e0:	ldr	x9, [x29, #24]
  43a0e4:	cmp	w20, #0x0
  43a0e8:	cset	w8, ne  // ne = any
  43a0ec:	ldr	x1, [x9, w8, uxtw #3]
  43a0f0:	cbz	x1, 43a19c <ferror@plt+0x361bc>
  43a0f4:	lsl	x8, x8, #3
  43a0f8:	cbz	x19, 43a160 <ferror@plt+0x36180>
  43a0fc:	adrp	x20, 45f000 <ferror@plt+0x5b020>
  43a100:	add	x23, x8, #0x8
  43a104:	add	x20, x20, #0xd6
  43a108:	b	43a11c <ferror@plt+0x3613c>
  43a10c:	ldr	x8, [x29, #24]
  43a110:	ldr	x1, [x8, x23]
  43a114:	add	x23, x23, #0x8
  43a118:	cbz	x1, 43a19c <ferror@plt+0x361bc>
  43a11c:	mov	x0, x20
  43a120:	bl	438784 <ferror@plt+0x347a4>
  43a124:	cmn	x0, #0x1
  43a128:	b.eq	43a10c <ferror@plt+0x3612c>  // b.none
  43a12c:	mov	x22, x0
  43a130:	mov	x1, #0xffffffffffffffff    	// #-1
  43a134:	mov	x0, x19
  43a138:	mov	x2, x22
  43a13c:	mov	x3, xzr
  43a140:	mov	x4, xzr
  43a144:	mov	x5, xzr
  43a148:	bl	4388dc <ferror@plt+0x348fc>
  43a14c:	mov	x21, x0
  43a150:	mov	x0, x22
  43a154:	bl	4035a0 <iconv_close@plt>
  43a158:	cbz	x21, 43a10c <ferror@plt+0x3612c>
  43a15c:	b	43a1a8 <ferror@plt+0x361c8>
  43a160:	adrp	x20, 447000 <ferror@plt+0x43020>
  43a164:	adrp	x21, 47e000 <ferror@plt+0x7a020>
  43a168:	adrp	x22, 43f000 <ferror@plt+0x3b020>
  43a16c:	add	x20, x20, #0xf7f
  43a170:	add	x21, x21, #0xdde
  43a174:	add	x23, x8, #0x8
  43a178:	add	x22, x22, #0xd06
  43a17c:	mov	x0, x20
  43a180:	mov	x1, x21
  43a184:	mov	x2, x22
  43a188:	bl	415dcc <ferror@plt+0x11dec>
  43a18c:	ldr	x8, [x29, #24]
  43a190:	ldr	x8, [x8, x23]
  43a194:	add	x23, x23, #0x8
  43a198:	cbnz	x8, 43a17c <ferror@plt+0x3619c>
  43a19c:	mov	x0, x19
  43a1a0:	bl	42e6a0 <ferror@plt+0x2a6c0>
  43a1a4:	mov	x21, x0
  43a1a8:	mov	x0, x21
  43a1ac:	ldp	x20, x19, [sp, #48]
  43a1b0:	ldp	x22, x21, [sp, #32]
  43a1b4:	ldr	x23, [sp, #16]
  43a1b8:	ldp	x29, x30, [sp], #64
  43a1bc:	ret
  43a1c0:	stp	x29, x30, [sp, #-48]!
  43a1c4:	stp	x20, x19, [sp, #32]
  43a1c8:	mov	w19, w1
  43a1cc:	cmp	w1, #0x8
  43a1d0:	mov	x20, x0
  43a1d4:	str	x21, [sp, #16]
  43a1d8:	mov	x29, sp
  43a1dc:	b.eq	43a1e8 <ferror@plt+0x36208>  // b.none
  43a1e0:	cmp	w19, #0x10
  43a1e4:	b.ne	43a2e0 <ferror@plt+0x36300>  // b.any
  43a1e8:	ldrb	w10, [x20]
  43a1ec:	adrp	x21, 47f000 <ferror@plt+0x7b020>
  43a1f0:	add	x21, x21, #0x2ac
  43a1f4:	mov	w8, wzr
  43a1f8:	mov	x9, x20
  43a1fc:	cbnz	w10, 43a244 <ferror@plt+0x36264>
  43a200:	lsl	w8, w8, #1
  43a204:	sub	x9, x9, x20
  43a208:	add	x8, x9, w8, sxtw
  43a20c:	add	x0, x8, #0x1
  43a210:	bl	414b40 <ferror@plt+0x10b60>
  43a214:	ldrb	w12, [x20]
  43a218:	mov	x13, x0
  43a21c:	cbz	w12, 43a2cc <ferror@plt+0x362ec>
  43a220:	adrp	x10, 47f000 <ferror@plt+0x7b020>
  43a224:	add	x8, x20, #0x1
  43a228:	mov	w9, #0x25                  	// #37
  43a22c:	add	x10, x10, #0x30c
  43a230:	mov	x11, x0
  43a234:	b	43a298 <ferror@plt+0x362b8>
  43a238:	add	w8, w8, #0x1
  43a23c:	ldrb	w10, [x9, #1]!
  43a240:	cbz	w10, 43a200 <ferror@plt+0x36220>
  43a244:	and	w11, w10, #0xff
  43a248:	cmp	w11, #0x20
  43a24c:	b.cc	43a238 <ferror@plt+0x36258>  // b.lo, b.ul, b.last
  43a250:	sxtb	w11, w10
  43a254:	tbnz	w11, #31, 43a238 <ferror@plt+0x36258>
  43a258:	add	x10, x21, w10, uxtb
  43a25c:	ldurb	w10, [x10, #-32]
  43a260:	tst	w10, w19
  43a264:	b.ne	43a23c <ferror@plt+0x3625c>  // b.any
  43a268:	b	43a238 <ferror@plt+0x36258>
  43a26c:	lsr	x12, x13, #4
  43a270:	and	x13, x13, #0xf
  43a274:	ldrb	w12, [x10, x12]
  43a278:	ldrb	w14, [x10, x13]
  43a27c:	add	x13, x11, #0x3
  43a280:	strb	w9, [x11]
  43a284:	strb	w12, [x11, #1]
  43a288:	strb	w14, [x11, #2]
  43a28c:	mov	x11, x13
  43a290:	ldrb	w12, [x8], #1
  43a294:	cbz	w12, 43a2cc <ferror@plt+0x362ec>
  43a298:	and	w13, w12, #0xff
  43a29c:	cmp	w13, #0x20
  43a2a0:	b.cc	43a26c <ferror@plt+0x3628c>  // b.lo, b.ul, b.last
  43a2a4:	sxtb	w14, w12
  43a2a8:	tbnz	w14, #31, 43a26c <ferror@plt+0x3628c>
  43a2ac:	add	x14, x21, w12, uxtb
  43a2b0:	ldurb	w14, [x14, #-32]
  43a2b4:	tst	w14, w19
  43a2b8:	b.eq	43a26c <ferror@plt+0x3628c>  // b.none
  43a2bc:	strb	w12, [x11], #1
  43a2c0:	mov	x13, x11
  43a2c4:	ldrb	w12, [x8], #1
  43a2c8:	cbnz	w12, 43a298 <ferror@plt+0x362b8>
  43a2cc:	strb	wzr, [x13]
  43a2d0:	ldp	x20, x19, [sp, #32]
  43a2d4:	ldr	x21, [sp, #16]
  43a2d8:	ldp	x29, x30, [sp], #48
  43a2dc:	ret
  43a2e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a2e4:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a2e8:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43a2ec:	add	x0, x0, #0xf7f
  43a2f0:	add	x1, x1, #0x1f6
  43a2f4:	add	x2, x2, #0x234
  43a2f8:	bl	415dcc <ferror@plt+0x11dec>
  43a2fc:	mov	x0, xzr
  43a300:	ldp	x20, x19, [sp, #32]
  43a304:	ldr	x21, [sp, #16]
  43a308:	ldp	x29, x30, [sp], #48
  43a30c:	ret
  43a310:	stp	x29, x30, [sp, #-32]!
  43a314:	mov	w8, #0x1                   	// #1
  43a318:	str	x19, [sp, #16]
  43a31c:	mov	x19, x0
  43a320:	str	w8, [x0]
  43a324:	adrp	x0, 45f000 <ferror@plt+0x5b020>
  43a328:	add	x0, x0, #0xd6
  43a32c:	mov	x29, sp
  43a330:	bl	4209b8 <ferror@plt+0x1c9d8>
  43a334:	mov	x9, #0xffffffffffffffff    	// #-1
  43a338:	stp	x0, x9, [x19, #16]
  43a33c:	stp	x9, xzr, [x19, #32]
  43a340:	ldrb	w9, [x19, #94]
  43a344:	mov	w8, #0x400                 	// #1024
  43a348:	stp	x8, xzr, [x19, #56]
  43a34c:	stp	xzr, xzr, [x19, #72]
  43a350:	and	w8, w9, #0xf8
  43a354:	orr	w8, w8, #0x1
  43a358:	str	wzr, [x19, #48]
  43a35c:	strb	wzr, [x19, #88]
  43a360:	strb	w8, [x19, #94]
  43a364:	ldr	x19, [sp, #16]
  43a368:	ldp	x29, x30, [sp], #32
  43a36c:	ret
  43a370:	stp	x29, x30, [sp, #-32]!
  43a374:	str	x19, [sp, #16]
  43a378:	mov	x19, x0
  43a37c:	mov	x29, sp
  43a380:	cbz	x0, 43a3a4 <ferror@plt+0x363c4>
  43a384:	ldaxr	w8, [x19]
  43a388:	add	w8, w8, #0x1
  43a38c:	stlxr	w9, w8, [x19]
  43a390:	cbnz	w9, 43a384 <ferror@plt+0x363a4>
  43a394:	mov	x0, x19
  43a398:	ldr	x19, [sp, #16]
  43a39c:	ldp	x29, x30, [sp], #32
  43a3a0:	ret
  43a3a4:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a3a8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a3ac:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43a3b0:	add	x0, x0, #0xf7f
  43a3b4:	add	x1, x1, #0x364
  43a3b8:	add	x2, x2, #0x38f
  43a3bc:	bl	415dcc <ferror@plt+0x11dec>
  43a3c0:	mov	x0, x19
  43a3c4:	ldr	x19, [sp, #16]
  43a3c8:	ldp	x29, x30, [sp], #32
  43a3cc:	ret
  43a3d0:	stp	x29, x30, [sp, #-32]!
  43a3d4:	str	x19, [sp, #16]
  43a3d8:	mov	x29, sp
  43a3dc:	cbz	x0, 43a404 <ferror@plt+0x36424>
  43a3e0:	mov	x19, x0
  43a3e4:	ldaxr	w8, [x19]
  43a3e8:	subs	w8, w8, #0x1
  43a3ec:	stlxr	w9, w8, [x19]
  43a3f0:	cbnz	w9, 43a3e4 <ferror@plt+0x36404>
  43a3f4:	b.eq	43a428 <ferror@plt+0x36448>  // b.none
  43a3f8:	ldr	x19, [sp, #16]
  43a3fc:	ldp	x29, x30, [sp], #32
  43a400:	ret
  43a404:	ldr	x19, [sp, #16]
  43a408:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a40c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a410:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43a414:	add	x0, x0, #0xf7f
  43a418:	add	x1, x1, #0x39f
  43a41c:	add	x2, x2, #0x38f
  43a420:	ldp	x29, x30, [sp], #32
  43a424:	b	415dcc <ferror@plt+0x11dec>
  43a428:	ldrb	w8, [x19, #94]
  43a42c:	tbnz	w8, #2, 43a43c <ferror@plt+0x3645c>
  43a430:	mov	x0, x19
  43a434:	bl	43a630 <ferror@plt+0x36650>
  43a438:	b	43a44c <ferror@plt+0x3646c>
  43a43c:	mov	w1, #0x1                   	// #1
  43a440:	mov	x0, x19
  43a444:	mov	x2, xzr
  43a448:	bl	43a4c4 <ferror@plt+0x364e4>
  43a44c:	ldr	x0, [x19, #16]
  43a450:	bl	414cbc <ferror@plt+0x10cdc>
  43a454:	ldr	x0, [x19, #24]
  43a458:	cmn	x0, #0x1
  43a45c:	b.eq	43a464 <ferror@plt+0x36484>  // b.none
  43a460:	bl	4388d8 <ferror@plt+0x348f8>
  43a464:	ldr	x0, [x19, #32]
  43a468:	cmn	x0, #0x1
  43a46c:	b.eq	43a474 <ferror@plt+0x36494>  // b.none
  43a470:	bl	4388d8 <ferror@plt+0x348f8>
  43a474:	ldr	x0, [x19, #40]
  43a478:	bl	414cbc <ferror@plt+0x10cdc>
  43a47c:	ldr	x0, [x19, #64]
  43a480:	cbz	x0, 43a48c <ferror@plt+0x364ac>
  43a484:	mov	w1, #0x1                   	// #1
  43a488:	bl	423334 <ferror@plt+0x1f354>
  43a48c:	ldr	x0, [x19, #80]
  43a490:	cbz	x0, 43a49c <ferror@plt+0x364bc>
  43a494:	mov	w1, #0x1                   	// #1
  43a498:	bl	423334 <ferror@plt+0x1f354>
  43a49c:	ldr	x0, [x19, #72]
  43a4a0:	cbz	x0, 43a4ac <ferror@plt+0x364cc>
  43a4a4:	mov	w1, #0x1                   	// #1
  43a4a8:	bl	423334 <ferror@plt+0x1f354>
  43a4ac:	ldr	x8, [x19, #8]
  43a4b0:	mov	x0, x19
  43a4b4:	ldr	x19, [sp, #16]
  43a4b8:	ldr	x1, [x8, #40]
  43a4bc:	ldp	x29, x30, [sp], #32
  43a4c0:	br	x1
  43a4c4:	sub	sp, sp, #0x40
  43a4c8:	stp	x29, x30, [sp, #16]
  43a4cc:	stp	x22, x21, [sp, #32]
  43a4d0:	stp	x20, x19, [sp, #48]
  43a4d4:	add	x29, sp, #0x10
  43a4d8:	str	xzr, [sp, #8]
  43a4dc:	cbz	x0, 43a5f0 <ferror@plt+0x36610>
  43a4e0:	mov	x19, x2
  43a4e4:	mov	w21, w1
  43a4e8:	mov	x20, x0
  43a4ec:	cbz	x2, 43a4f8 <ferror@plt+0x36518>
  43a4f0:	ldr	x8, [x19]
  43a4f4:	cbnz	x8, 43a60c <ferror@plt+0x3662c>
  43a4f8:	ldr	x8, [x20, #80]
  43a4fc:	cbz	x8, 43a54c <ferror@plt+0x3656c>
  43a500:	ldr	x9, [x8, #8]
  43a504:	cbz	x9, 43a54c <ferror@plt+0x3656c>
  43a508:	cbz	w21, 43a55c <ferror@plt+0x3657c>
  43a50c:	ldr	x8, [x20, #8]
  43a510:	mov	x0, x20
  43a514:	ldr	x8, [x8, #56]
  43a518:	blr	x8
  43a51c:	ldr	x8, [x20, #8]
  43a520:	and	w1, w0, #0x1
  43a524:	mov	x0, x20
  43a528:	mov	x2, xzr
  43a52c:	ldr	x8, [x8, #48]
  43a530:	blr	x8
  43a534:	add	x1, sp, #0x8
  43a538:	mov	x0, x20
  43a53c:	bl	43add0 <ferror@plt+0x36df0>
  43a540:	ldr	x8, [x20, #80]
  43a544:	mov	w22, w0
  43a548:	b	43a560 <ferror@plt+0x36580>
  43a54c:	mov	w22, #0x1                   	// #1
  43a550:	ldrb	w8, [x20, #88]
  43a554:	cbnz	w8, 43a574 <ferror@plt+0x36594>
  43a558:	b	43a588 <ferror@plt+0x365a8>
  43a55c:	mov	w22, #0x1                   	// #1
  43a560:	mov	x0, x8
  43a564:	mov	x1, xzr
  43a568:	bl	423520 <ferror@plt+0x1f540>
  43a56c:	ldrb	w8, [x20, #88]
  43a570:	cbz	w8, 43a588 <ferror@plt+0x365a8>
  43a574:	cbz	w21, 43a584 <ferror@plt+0x365a4>
  43a578:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43a57c:	add	x0, x0, #0x57e
  43a580:	bl	43abd0 <ferror@plt+0x36bf0>
  43a584:	strb	wzr, [x20, #88]
  43a588:	ldr	x8, [x20, #8]
  43a58c:	mov	x0, x20
  43a590:	mov	x1, x19
  43a594:	ldr	x8, [x8, #24]
  43a598:	blr	x8
  43a59c:	ldrb	w8, [x20, #94]
  43a5a0:	cmp	w0, #0x1
  43a5a4:	and	w8, w8, #0xffffffc3
  43a5a8:	strb	w8, [x20, #94]
  43a5ac:	b.ne	43a5c8 <ferror@plt+0x365e8>  // b.any
  43a5b0:	cmp	w22, #0x1
  43a5b4:	b.eq	43a5d8 <ferror@plt+0x365f8>  // b.none
  43a5b8:	ldr	x1, [sp, #8]
  43a5bc:	mov	x0, x19
  43a5c0:	bl	409c04 <ferror@plt+0x5c24>
  43a5c4:	b	43a5d8 <ferror@plt+0x365f8>
  43a5c8:	mov	w21, w0
  43a5cc:	add	x0, sp, #0x8
  43a5d0:	bl	409c84 <ferror@plt+0x5ca4>
  43a5d4:	mov	w22, w21
  43a5d8:	mov	w0, w22
  43a5dc:	ldp	x20, x19, [sp, #48]
  43a5e0:	ldp	x22, x21, [sp, #32]
  43a5e4:	ldp	x29, x30, [sp, #16]
  43a5e8:	add	sp, sp, #0x40
  43a5ec:	ret
  43a5f0:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a5f4:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a5f8:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43a5fc:	add	x0, x0, #0xf7f
  43a600:	add	x1, x1, #0x53b
  43a604:	add	x2, x2, #0x38f
  43a608:	b	43a624 <ferror@plt+0x36644>
  43a60c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a610:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a614:	adrp	x2, 445000 <ferror@plt+0x41020>
  43a618:	add	x0, x0, #0xf7f
  43a61c:	add	x1, x1, #0x53b
  43a620:	add	x2, x2, #0x811
  43a624:	bl	415dcc <ferror@plt+0x11dec>
  43a628:	mov	w22, wzr
  43a62c:	b	43a5d8 <ferror@plt+0x365f8>
  43a630:	stp	x29, x30, [sp, #-32]!
  43a634:	mov	x29, sp
  43a638:	str	x19, [sp, #16]
  43a63c:	str	xzr, [x29, #24]
  43a640:	cbz	x0, 43a708 <ferror@plt+0x36728>
  43a644:	ldr	x8, [x0, #80]
  43a648:	mov	x19, x0
  43a64c:	cbz	x8, 43a6ac <ferror@plt+0x366cc>
  43a650:	ldr	x8, [x8, #8]
  43a654:	cbz	x8, 43a6ac <ferror@plt+0x366cc>
  43a658:	ldr	x8, [x19, #8]
  43a65c:	mov	x0, x19
  43a660:	ldr	x8, [x8, #56]
  43a664:	blr	x8
  43a668:	ldr	x8, [x19, #8]
  43a66c:	and	w1, w0, #0x1
  43a670:	mov	x0, x19
  43a674:	mov	x2, xzr
  43a678:	ldr	x8, [x8, #48]
  43a67c:	blr	x8
  43a680:	add	x1, x29, #0x18
  43a684:	mov	x0, x19
  43a688:	bl	43add0 <ferror@plt+0x36df0>
  43a68c:	ldr	x8, [x29, #24]
  43a690:	cbz	x8, 43a6ac <ferror@plt+0x366cc>
  43a694:	ldr	x1, [x8, #8]
  43a698:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43a69c:	add	x0, x0, #0x385
  43a6a0:	bl	43abd0 <ferror@plt+0x36bf0>
  43a6a4:	ldr	x0, [x29, #24]
  43a6a8:	bl	409838 <ferror@plt+0x5858>
  43a6ac:	ldr	x0, [x19, #64]
  43a6b0:	cbz	x0, 43a6bc <ferror@plt+0x366dc>
  43a6b4:	mov	x1, xzr
  43a6b8:	bl	423520 <ferror@plt+0x1f540>
  43a6bc:	ldr	x0, [x19, #80]
  43a6c0:	cbz	x0, 43a6cc <ferror@plt+0x366ec>
  43a6c4:	mov	x1, xzr
  43a6c8:	bl	423520 <ferror@plt+0x1f540>
  43a6cc:	ldr	x8, [x19, #16]
  43a6d0:	cbz	x8, 43a6fc <ferror@plt+0x3671c>
  43a6d4:	ldr	x0, [x19, #72]
  43a6d8:	cbz	x0, 43a6e4 <ferror@plt+0x36704>
  43a6dc:	mov	x1, xzr
  43a6e0:	bl	423520 <ferror@plt+0x1f540>
  43a6e4:	ldrb	w8, [x19, #88]
  43a6e8:	cbz	w8, 43a6fc <ferror@plt+0x3671c>
  43a6ec:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43a6f0:	add	x0, x0, #0x57e
  43a6f4:	bl	43abd0 <ferror@plt+0x36bf0>
  43a6f8:	strb	wzr, [x19, #88]
  43a6fc:	ldr	x19, [sp, #16]
  43a700:	ldp	x29, x30, [sp], #32
  43a704:	ret
  43a708:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a70c:	adrp	x1, 480000 <ferror@plt+0x7c020>
  43a710:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43a714:	add	x0, x0, #0xf7f
  43a718:	add	x1, x1, #0x35f
  43a71c:	add	x2, x2, #0x38f
  43a720:	bl	415dcc <ferror@plt+0x11dec>
  43a724:	ldr	x19, [sp, #16]
  43a728:	ldp	x29, x30, [sp], #32
  43a72c:	ret
  43a730:	sub	sp, sp, #0x30
  43a734:	stp	x29, x30, [sp, #16]
  43a738:	stp	x20, x19, [sp, #32]
  43a73c:	add	x29, sp, #0x10
  43a740:	str	xzr, [sp, #8]
  43a744:	cbz	x0, 43a7e0 <ferror@plt+0x36800>
  43a748:	cbz	x3, 43a7fc <ferror@plt+0x3681c>
  43a74c:	cbz	x2, 43a790 <ferror@plt+0x367b0>
  43a750:	cbz	x1, 43a818 <ferror@plt+0x36838>
  43a754:	ldr	x8, [x0, #8]
  43a758:	add	x4, sp, #0x8
  43a75c:	ldr	x8, [x8]
  43a760:	blr	x8
  43a764:	mov	w8, w0
  43a768:	ldr	x0, [sp, #8]
  43a76c:	sub	w9, w8, #0x1
  43a770:	cmp	w9, #0x2
  43a774:	b.cc	43a79c <ferror@plt+0x367bc>  // b.lo, b.ul, b.last
  43a778:	cbz	w8, 43a7a8 <ferror@plt+0x367c8>
  43a77c:	cmp	w8, #0x3
  43a780:	b.ne	43a8ac <ferror@plt+0x368cc>  // b.any
  43a784:	mov	w19, #0x1                   	// #1
  43a788:	cbnz	x0, 43a894 <ferror@plt+0x368b4>
  43a78c:	b	43a898 <ferror@plt+0x368b8>
  43a790:	mov	w19, wzr
  43a794:	str	xzr, [x3]
  43a798:	b	43a898 <ferror@plt+0x368b8>
  43a79c:	mov	w19, wzr
  43a7a0:	cbnz	x0, 43a894 <ferror@plt+0x368b4>
  43a7a4:	b	43a898 <ferror@plt+0x368b8>
  43a7a8:	cbz	x0, 43a83c <ferror@plt+0x3685c>
  43a7ac:	adrp	x9, 492000 <__environ@@GLIBC_2.17+0x6f8>
  43a7b0:	ldr	w8, [x9, #4]
  43a7b4:	ldr	w19, [x0]
  43a7b8:	cbz	w8, 43a85c <ferror@plt+0x3687c>
  43a7bc:	cmp	w19, w8
  43a7c0:	b.ne	43a888 <ferror@plt+0x368a8>  // b.any
  43a7c4:	ldr	w8, [x0, #4]
  43a7c8:	cmp	w8, #0x1
  43a7cc:	mov	w8, #0x2                   	// #2
  43a7d0:	cinc	w19, w8, ne  // ne = any
  43a7d4:	ldr	x0, [sp, #8]
  43a7d8:	cbnz	x0, 43a894 <ferror@plt+0x368b4>
  43a7dc:	b	43a898 <ferror@plt+0x368b8>
  43a7e0:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a7e4:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a7e8:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43a7ec:	add	x0, x0, #0xf7f
  43a7f0:	add	x1, x1, #0x3c5
  43a7f4:	add	x2, x2, #0x38f
  43a7f8:	b	43a830 <ferror@plt+0x36850>
  43a7fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a800:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a804:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43a808:	add	x0, x0, #0xf7f
  43a80c:	add	x1, x1, #0x3c5
  43a810:	add	x2, x2, #0x407
  43a814:	b	43a830 <ferror@plt+0x36850>
  43a818:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a81c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a820:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43a824:	add	x0, x0, #0xf7f
  43a828:	add	x1, x1, #0x3c5
  43a82c:	add	x2, x2, #0x41a
  43a830:	bl	415dcc <ferror@plt+0x11dec>
  43a834:	mov	w19, #0x3                   	// #3
  43a838:	b	43a898 <ferror@plt+0x368b8>
  43a83c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a840:	adrp	x1, 480000 <ferror@plt+0x7c020>
  43a844:	adrp	x2, 480000 <ferror@plt+0x7c020>
  43a848:	add	x0, x0, #0xf7f
  43a84c:	add	x1, x1, #0x2fd
  43a850:	add	x2, x2, #0x337
  43a854:	bl	415dcc <ferror@plt+0x11dec>
  43a858:	b	43a888 <ferror@plt+0x368a8>
  43a85c:	adrp	x8, 480000 <ferror@plt+0x7c020>
  43a860:	add	x8, x8, #0x2e4
  43a864:	str	x0, [sp]
  43a868:	mov	x0, x8
  43a86c:	mov	x20, x9
  43a870:	bl	41b3b0 <ferror@plt+0x173d0>
  43a874:	mov	w8, w0
  43a878:	ldr	x0, [sp]
  43a87c:	str	w8, [x20, #4]
  43a880:	cmp	w19, w8
  43a884:	b.eq	43a7c4 <ferror@plt+0x367e4>  // b.none
  43a888:	mov	w19, #0x3                   	// #3
  43a88c:	ldr	x0, [sp, #8]
  43a890:	cbz	x0, 43a898 <ferror@plt+0x368b8>
  43a894:	bl	409838 <ferror@plt+0x5858>
  43a898:	mov	w0, w19
  43a89c:	ldp	x20, x19, [sp, #32]
  43a8a0:	ldp	x29, x30, [sp, #16]
  43a8a4:	add	sp, sp, #0x30
  43a8a8:	ret
  43a8ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a8b0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a8b4:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43a8b8:	add	x0, x0, #0xf7f
  43a8bc:	add	x1, x1, #0x94b
  43a8c0:	add	x3, x3, #0x343
  43a8c4:	mov	w2, #0x128                 	// #296
  43a8c8:	mov	x4, xzr
  43a8cc:	bl	427628 <ferror@plt+0x23648>
  43a8d0:	sub	sp, sp, #0x30
  43a8d4:	stp	x29, x30, [sp, #16]
  43a8d8:	stp	x20, x19, [sp, #32]
  43a8dc:	add	x29, sp, #0x10
  43a8e0:	str	xzr, [sp, #8]
  43a8e4:	cbz	x0, 43a96c <ferror@plt+0x3698c>
  43a8e8:	cbz	x3, 43a988 <ferror@plt+0x369a8>
  43a8ec:	ldr	x8, [x0, #8]
  43a8f0:	add	x4, sp, #0x8
  43a8f4:	ldr	x8, [x8, #8]
  43a8f8:	blr	x8
  43a8fc:	mov	w8, w0
  43a900:	ldr	x0, [sp, #8]
  43a904:	sub	w9, w8, #0x1
  43a908:	cmp	w9, #0x2
  43a90c:	b.cc	43a928 <ferror@plt+0x36948>  // b.lo, b.ul, b.last
  43a910:	cbz	w8, 43a934 <ferror@plt+0x36954>
  43a914:	cmp	w8, #0x3
  43a918:	b.ne	43aa1c <ferror@plt+0x36a3c>  // b.any
  43a91c:	mov	w19, #0x1                   	// #1
  43a920:	cbnz	x0, 43aa04 <ferror@plt+0x36a24>
  43a924:	b	43aa08 <ferror@plt+0x36a28>
  43a928:	mov	w19, wzr
  43a92c:	cbnz	x0, 43aa04 <ferror@plt+0x36a24>
  43a930:	b	43aa08 <ferror@plt+0x36a28>
  43a934:	cbz	x0, 43a9ac <ferror@plt+0x369cc>
  43a938:	adrp	x9, 492000 <__environ@@GLIBC_2.17+0x6f8>
  43a93c:	ldr	w8, [x9, #4]
  43a940:	ldr	w19, [x0]
  43a944:	cbz	w8, 43a9cc <ferror@plt+0x369ec>
  43a948:	cmp	w19, w8
  43a94c:	b.ne	43a9f8 <ferror@plt+0x36a18>  // b.any
  43a950:	ldr	w8, [x0, #4]
  43a954:	cmp	w8, #0x1
  43a958:	mov	w8, #0x2                   	// #2
  43a95c:	cinc	w19, w8, ne  // ne = any
  43a960:	ldr	x0, [sp, #8]
  43a964:	cbnz	x0, 43aa04 <ferror@plt+0x36a24>
  43a968:	b	43aa08 <ferror@plt+0x36a28>
  43a96c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a970:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a974:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43a978:	add	x0, x0, #0xf7f
  43a97c:	add	x1, x1, #0x426
  43a980:	add	x2, x2, #0x38f
  43a984:	b	43a9a0 <ferror@plt+0x369c0>
  43a988:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a98c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43a990:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43a994:	add	x0, x0, #0xf7f
  43a998:	add	x1, x1, #0x426
  43a99c:	add	x2, x2, #0x46f
  43a9a0:	bl	415dcc <ferror@plt+0x11dec>
  43a9a4:	mov	w19, #0x3                   	// #3
  43a9a8:	b	43aa08 <ferror@plt+0x36a28>
  43a9ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  43a9b0:	adrp	x1, 480000 <ferror@plt+0x7c020>
  43a9b4:	adrp	x2, 480000 <ferror@plt+0x7c020>
  43a9b8:	add	x0, x0, #0xf7f
  43a9bc:	add	x1, x1, #0x2fd
  43a9c0:	add	x2, x2, #0x337
  43a9c4:	bl	415dcc <ferror@plt+0x11dec>
  43a9c8:	b	43a9f8 <ferror@plt+0x36a18>
  43a9cc:	adrp	x8, 480000 <ferror@plt+0x7c020>
  43a9d0:	add	x8, x8, #0x2e4
  43a9d4:	str	x0, [sp]
  43a9d8:	mov	x0, x8
  43a9dc:	mov	x20, x9
  43a9e0:	bl	41b3b0 <ferror@plt+0x173d0>
  43a9e4:	mov	w8, w0
  43a9e8:	ldr	x0, [sp]
  43a9ec:	str	w8, [x20, #4]
  43a9f0:	cmp	w19, w8
  43a9f4:	b.eq	43a950 <ferror@plt+0x36970>  // b.none
  43a9f8:	mov	w19, #0x3                   	// #3
  43a9fc:	ldr	x0, [sp, #8]
  43aa00:	cbz	x0, 43aa08 <ferror@plt+0x36a28>
  43aa04:	bl	409838 <ferror@plt+0x5858>
  43aa08:	mov	w0, w19
  43aa0c:	ldp	x20, x19, [sp, #32]
  43aa10:	ldp	x29, x30, [sp, #16]
  43aa14:	add	sp, sp, #0x30
  43aa18:	ret
  43aa1c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43aa20:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43aa24:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43aa28:	add	x0, x0, #0xf7f
  43aa2c:	add	x1, x1, #0x94b
  43aa30:	add	x3, x3, #0x343
  43aa34:	mov	w2, #0x128                 	// #296
  43aa38:	mov	x4, xzr
  43aa3c:	bl	427628 <ferror@plt+0x23648>
  43aa40:	sub	sp, sp, #0x30
  43aa44:	stp	x29, x30, [sp, #16]
  43aa48:	stp	x20, x19, [sp, #32]
  43aa4c:	add	x29, sp, #0x10
  43aa50:	str	xzr, [sp, #8]
  43aa54:	cbz	x0, 43aafc <ferror@plt+0x36b1c>
  43aa58:	ldrb	w8, [x0, #94]
  43aa5c:	tbz	w8, #5, 43ab18 <ferror@plt+0x36b38>
  43aa60:	cmp	w2, #0x3
  43aa64:	b.cs	43aaa4 <ferror@plt+0x36ac4>  // b.hs, b.nlast
  43aa68:	ldr	x8, [x0, #8]
  43aa6c:	add	x3, sp, #0x8
  43aa70:	ldr	x8, [x8, #16]
  43aa74:	blr	x8
  43aa78:	mov	w8, w0
  43aa7c:	ldr	x0, [sp, #8]
  43aa80:	sub	w9, w8, #0x1
  43aa84:	cmp	w9, #0x2
  43aa88:	b.cc	43aab8 <ferror@plt+0x36ad8>  // b.lo, b.ul, b.last
  43aa8c:	cbz	w8, 43aac4 <ferror@plt+0x36ae4>
  43aa90:	cmp	w8, #0x3
  43aa94:	b.ne	43abac <ferror@plt+0x36bcc>  // b.any
  43aa98:	mov	w19, #0x1                   	// #1
  43aa9c:	cbnz	x0, 43ab94 <ferror@plt+0x36bb4>
  43aaa0:	b	43ab98 <ferror@plt+0x36bb8>
  43aaa4:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43aaa8:	add	x0, x0, #0x4d6
  43aaac:	bl	43abd0 <ferror@plt+0x36bf0>
  43aab0:	mov	w19, #0x3                   	// #3
  43aab4:	b	43ab98 <ferror@plt+0x36bb8>
  43aab8:	mov	w19, wzr
  43aabc:	cbnz	x0, 43ab94 <ferror@plt+0x36bb4>
  43aac0:	b	43ab98 <ferror@plt+0x36bb8>
  43aac4:	cbz	x0, 43ab3c <ferror@plt+0x36b5c>
  43aac8:	adrp	x9, 492000 <__environ@@GLIBC_2.17+0x6f8>
  43aacc:	ldr	w8, [x9, #4]
  43aad0:	ldr	w19, [x0]
  43aad4:	cbz	w8, 43ab5c <ferror@plt+0x36b7c>
  43aad8:	cmp	w19, w8
  43aadc:	b.ne	43ab88 <ferror@plt+0x36ba8>  // b.any
  43aae0:	ldr	w8, [x0, #4]
  43aae4:	cmp	w8, #0x1
  43aae8:	mov	w8, #0x2                   	// #2
  43aaec:	cinc	w19, w8, ne  // ne = any
  43aaf0:	ldr	x0, [sp, #8]
  43aaf4:	cbnz	x0, 43ab94 <ferror@plt+0x36bb4>
  43aaf8:	b	43ab98 <ferror@plt+0x36bb8>
  43aafc:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ab00:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43ab04:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43ab08:	add	x0, x0, #0xf7f
  43ab0c:	add	x1, x1, #0x485
  43ab10:	add	x2, x2, #0x38f
  43ab14:	b	43ab30 <ferror@plt+0x36b50>
  43ab18:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ab1c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43ab20:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43ab24:	add	x0, x0, #0xf7f
  43ab28:	add	x1, x1, #0x485
  43ab2c:	add	x2, x2, #0x4c1
  43ab30:	bl	415dcc <ferror@plt+0x11dec>
  43ab34:	mov	w19, #0x3                   	// #3
  43ab38:	b	43ab98 <ferror@plt+0x36bb8>
  43ab3c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ab40:	adrp	x1, 480000 <ferror@plt+0x7c020>
  43ab44:	adrp	x2, 480000 <ferror@plt+0x7c020>
  43ab48:	add	x0, x0, #0xf7f
  43ab4c:	add	x1, x1, #0x2fd
  43ab50:	add	x2, x2, #0x337
  43ab54:	bl	415dcc <ferror@plt+0x11dec>
  43ab58:	b	43ab88 <ferror@plt+0x36ba8>
  43ab5c:	adrp	x8, 480000 <ferror@plt+0x7c020>
  43ab60:	add	x8, x8, #0x2e4
  43ab64:	str	x0, [sp]
  43ab68:	mov	x0, x8
  43ab6c:	mov	x20, x9
  43ab70:	bl	41b3b0 <ferror@plt+0x173d0>
  43ab74:	mov	w8, w0
  43ab78:	ldr	x0, [sp]
  43ab7c:	str	w8, [x20, #4]
  43ab80:	cmp	w19, w8
  43ab84:	b.eq	43aae0 <ferror@plt+0x36b00>  // b.none
  43ab88:	mov	w19, #0x3                   	// #3
  43ab8c:	ldr	x0, [sp, #8]
  43ab90:	cbz	x0, 43ab98 <ferror@plt+0x36bb8>
  43ab94:	bl	409838 <ferror@plt+0x5858>
  43ab98:	mov	w0, w19
  43ab9c:	ldp	x20, x19, [sp, #32]
  43aba0:	ldp	x29, x30, [sp, #16]
  43aba4:	add	sp, sp, #0x30
  43aba8:	ret
  43abac:	adrp	x0, 447000 <ferror@plt+0x43020>
  43abb0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43abb4:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43abb8:	add	x0, x0, #0xf7f
  43abbc:	add	x1, x1, #0x94b
  43abc0:	add	x3, x3, #0x343
  43abc4:	mov	w2, #0x128                 	// #296
  43abc8:	mov	x4, xzr
  43abcc:	bl	427628 <ferror@plt+0x23648>
  43abd0:	sub	sp, sp, #0x120
  43abd4:	stp	x29, x30, [sp, #256]
  43abd8:	add	x29, sp, #0x100
  43abdc:	mov	x9, #0xffffffffffffffc8    	// #-56
  43abe0:	mov	x10, sp
  43abe4:	sub	x11, x29, #0x78
  43abe8:	movk	x9, #0xff80, lsl #32
  43abec:	add	x12, x29, #0x20
  43abf0:	add	x10, x10, #0x80
  43abf4:	add	x11, x11, #0x38
  43abf8:	stp	x10, x9, [x29, #-16]
  43abfc:	stp	x12, x11, [x29, #-32]
  43ac00:	stp	x1, x2, [x29, #-120]
  43ac04:	stp	x3, x4, [x29, #-104]
  43ac08:	stp	x5, x6, [x29, #-88]
  43ac0c:	stur	x7, [x29, #-72]
  43ac10:	stp	q0, q1, [sp]
  43ac14:	ldp	q0, q1, [x29, #-32]
  43ac18:	mov	x8, x0
  43ac1c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ac20:	add	x0, x0, #0xf7f
  43ac24:	sub	x3, x29, #0x40
  43ac28:	mov	w1, #0x10                  	// #16
  43ac2c:	mov	x2, x8
  43ac30:	str	x28, [sp, #272]
  43ac34:	stp	q2, q3, [sp, #32]
  43ac38:	stp	q4, q5, [sp, #64]
  43ac3c:	stp	q6, q7, [sp, #96]
  43ac40:	stp	q0, q1, [x29, #-64]
  43ac44:	bl	4160a0 <ferror@plt+0x120c0>
  43ac48:	ldr	x28, [sp, #272]
  43ac4c:	ldp	x29, x30, [sp, #256]
  43ac50:	add	sp, sp, #0x120
  43ac54:	ret
  43ac58:	stp	x29, x30, [sp, #-32]!
  43ac5c:	mov	x29, sp
  43ac60:	str	x19, [sp, #16]
  43ac64:	str	xzr, [x29, #24]
  43ac68:	cbz	x0, 43acc0 <ferror@plt+0x36ce0>
  43ac6c:	mov	x19, x0
  43ac70:	bl	43a630 <ferror@plt+0x36650>
  43ac74:	ldr	x8, [x19, #8]
  43ac78:	add	x1, x29, #0x18
  43ac7c:	mov	x0, x19
  43ac80:	ldr	x8, [x8, #24]
  43ac84:	blr	x8
  43ac88:	ldr	x8, [x29, #24]
  43ac8c:	cbz	x8, 43aca8 <ferror@plt+0x36cc8>
  43ac90:	ldr	x1, [x8, #8]
  43ac94:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43ac98:	add	x0, x0, #0x521
  43ac9c:	bl	43abd0 <ferror@plt+0x36bf0>
  43aca0:	ldr	x0, [x29, #24]
  43aca4:	bl	409838 <ferror@plt+0x5858>
  43aca8:	ldrb	w8, [x19, #94]
  43acac:	and	w8, w8, #0xffffffc3
  43acb0:	strb	w8, [x19, #94]
  43acb4:	ldr	x19, [sp, #16]
  43acb8:	ldp	x29, x30, [sp], #32
  43acbc:	ret
  43acc0:	adrp	x0, 447000 <ferror@plt+0x43020>
  43acc4:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43acc8:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43accc:	add	x0, x0, #0xf7f
  43acd0:	add	x1, x1, #0x4fb
  43acd4:	add	x2, x2, #0x38f
  43acd8:	bl	415dcc <ferror@plt+0x11dec>
  43acdc:	ldr	x19, [sp, #16]
  43ace0:	ldp	x29, x30, [sp], #32
  43ace4:	ret
  43ace8:	stp	x29, x30, [sp, #-32]!
  43acec:	str	x19, [sp, #16]
  43acf0:	mov	x29, sp
  43acf4:	cbz	x0, 43ad34 <ferror@plt+0x36d54>
  43acf8:	ldr	x8, [x0, #8]
  43acfc:	mov	x19, x0
  43ad00:	ldr	x8, [x8, #56]
  43ad04:	blr	x8
  43ad08:	ldrb	w8, [x19, #94]
  43ad0c:	lsr	w8, w8, #1
  43ad10:	and	w9, w8, #0x10
  43ad14:	and	w10, w8, #0x4
  43ad18:	orr	w9, w0, w9
  43ad1c:	orr	w9, w9, w10
  43ad20:	and	w8, w8, #0x8
  43ad24:	orr	w0, w9, w8
  43ad28:	ldr	x19, [sp, #16]
  43ad2c:	ldp	x29, x30, [sp], #32
  43ad30:	ret
  43ad34:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ad38:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43ad3c:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43ad40:	add	x0, x0, #0xf7f
  43ad44:	add	x1, x1, #0x819
  43ad48:	add	x2, x2, #0x38f
  43ad4c:	bl	415dcc <ferror@plt+0x11dec>
  43ad50:	mov	w0, wzr
  43ad54:	ldr	x19, [sp, #16]
  43ad58:	ldp	x29, x30, [sp], #32
  43ad5c:	ret
  43ad60:	stp	x29, x30, [sp, #-16]!
  43ad64:	mov	x29, sp
  43ad68:	cbz	x0, 43ad8c <ferror@plt+0x36dac>
  43ad6c:	cbz	x2, 43ad78 <ferror@plt+0x36d98>
  43ad70:	ldr	x8, [x2]
  43ad74:	cbnz	x8, 43ada8 <ferror@plt+0x36dc8>
  43ad78:	ldr	x8, [x0, #8]
  43ad7c:	and	w1, w1, #0x3
  43ad80:	ldr	x3, [x8, #48]
  43ad84:	ldp	x29, x30, [sp], #16
  43ad88:	br	x3
  43ad8c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ad90:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43ad94:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43ad98:	add	x0, x0, #0xf7f
  43ad9c:	add	x1, x1, #0x7d5
  43ada0:	add	x2, x2, #0x38f
  43ada4:	b	43adc0 <ferror@plt+0x36de0>
  43ada8:	adrp	x0, 447000 <ferror@plt+0x43020>
  43adac:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43adb0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43adb4:	add	x0, x0, #0xf7f
  43adb8:	add	x1, x1, #0x7d5
  43adbc:	add	x2, x2, #0xa5a
  43adc0:	bl	415dcc <ferror@plt+0x11dec>
  43adc4:	mov	w0, wzr
  43adc8:	ldp	x29, x30, [sp], #16
  43adcc:	ret
  43add0:	sub	sp, sp, #0x40
  43add4:	mov	w8, #0x1                   	// #1
  43add8:	stp	x29, x30, [sp, #16]
  43addc:	stp	x22, x21, [sp, #32]
  43ade0:	stp	x20, x19, [sp, #48]
  43ade4:	add	x29, sp, #0x10
  43ade8:	str	x8, [sp, #8]
  43adec:	cbz	x0, 43ae98 <ferror@plt+0x36eb8>
  43adf0:	mov	x19, x1
  43adf4:	mov	x20, x0
  43adf8:	cbz	x1, 43ae04 <ferror@plt+0x36e24>
  43adfc:	ldr	x8, [x19]
  43ae00:	cbnz	x8, 43aeb4 <ferror@plt+0x36ed4>
  43ae04:	ldr	x8, [x20, #80]
  43ae08:	cbz	x8, 43ae7c <ferror@plt+0x36e9c>
  43ae0c:	ldr	x9, [x8, #8]
  43ae10:	cbz	x9, 43ae7c <ferror@plt+0x36e9c>
  43ae14:	mov	x21, xzr
  43ae18:	mov	w10, #0x1                   	// #1
  43ae1c:	cbz	x10, 43aed8 <ferror@plt+0x36ef8>
  43ae20:	ldr	x10, [x20, #8]
  43ae24:	ldr	x8, [x8]
  43ae28:	sub	x2, x9, x21
  43ae2c:	add	x3, sp, #0x8
  43ae30:	ldr	x10, [x10, #8]
  43ae34:	add	x1, x8, x21
  43ae38:	mov	x0, x20
  43ae3c:	mov	x4, x19
  43ae40:	blr	x10
  43ae44:	ldr	x10, [sp, #8]
  43ae48:	ldr	x8, [x20, #80]
  43ae4c:	mov	w22, w0
  43ae50:	cmp	w0, #0x1
  43ae54:	add	x21, x10, x21
  43ae58:	b.ne	43ae68 <ferror@plt+0x36e88>  // b.any
  43ae5c:	ldr	x9, [x8, #8]
  43ae60:	cmp	x21, x9
  43ae64:	b.cc	43ae1c <ferror@plt+0x36e3c>  // b.lo, b.ul, b.last
  43ae68:	mov	x0, x8
  43ae6c:	mov	x1, xzr
  43ae70:	mov	x2, x21
  43ae74:	bl	424468 <ferror@plt+0x20488>
  43ae78:	b	43ae80 <ferror@plt+0x36ea0>
  43ae7c:	mov	w22, #0x1                   	// #1
  43ae80:	mov	w0, w22
  43ae84:	ldp	x20, x19, [sp, #48]
  43ae88:	ldp	x22, x21, [sp, #32]
  43ae8c:	ldp	x29, x30, [sp, #16]
  43ae90:	add	sp, sp, #0x40
  43ae94:	ret
  43ae98:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ae9c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43aea0:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43aea4:	add	x0, x0, #0xf7f
  43aea8:	add	x1, x1, #0x9dc
  43aeac:	add	x2, x2, #0x38f
  43aeb0:	b	43aecc <ferror@plt+0x36eec>
  43aeb4:	adrp	x0, 447000 <ferror@plt+0x43020>
  43aeb8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43aebc:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43aec0:	add	x0, x0, #0xf7f
  43aec4:	add	x1, x1, #0x9dc
  43aec8:	add	x2, x2, #0xa5a
  43aecc:	bl	415dcc <ferror@plt+0x11dec>
  43aed0:	mov	w22, wzr
  43aed4:	b	43ae80 <ferror@plt+0x36ea0>
  43aed8:	adrp	x0, 447000 <ferror@plt+0x43020>
  43aedc:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43aee0:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43aee4:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43aee8:	add	x0, x0, #0xf7f
  43aeec:	add	x1, x1, #0x94b
  43aef0:	add	x3, x3, #0xa12
  43aef4:	add	x4, x4, #0xa25
  43aef8:	mov	w2, #0x4b9                 	// #1209
  43aefc:	bl	427628 <ferror@plt+0x23648>
  43af00:	stp	x29, x30, [sp, #-16]!
  43af04:	mov	x29, sp
  43af08:	cbz	x0, 43af1c <ferror@plt+0x36f3c>
  43af0c:	ldr	x8, [x0, #8]
  43af10:	ldr	x2, [x8, #32]
  43af14:	ldp	x29, x30, [sp], #16
  43af18:	br	x2
  43af1c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43af20:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43af24:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43af28:	add	x0, x0, #0xf7f
  43af2c:	add	x1, x1, #0x5b5
  43af30:	add	x2, x2, #0x38f
  43af34:	bl	415dcc <ferror@plt+0x11dec>
  43af38:	mov	x0, xzr
  43af3c:	ldp	x29, x30, [sp], #16
  43af40:	ret
  43af44:	stp	x29, x30, [sp, #-64]!
  43af48:	str	x23, [sp, #16]
  43af4c:	stp	x22, x21, [sp, #32]
  43af50:	stp	x20, x19, [sp, #48]
  43af54:	mov	x29, sp
  43af58:	cbz	x0, 43afd4 <ferror@plt+0x36ff4>
  43af5c:	ldr	x8, [x0, #8]
  43af60:	mov	w23, w1
  43af64:	mov	w1, w2
  43af68:	mov	x19, x5
  43af6c:	ldr	x8, [x8, #32]
  43af70:	mov	x20, x4
  43af74:	mov	x21, x3
  43af78:	blr	x8
  43af7c:	mov	x22, x0
  43af80:	cbz	w23, 43af90 <ferror@plt+0x36fb0>
  43af84:	mov	x0, x22
  43af88:	mov	w1, w23
  43af8c:	bl	41071c <ferror@plt+0xc73c>
  43af90:	mov	x0, x22
  43af94:	mov	x1, x21
  43af98:	mov	x2, x20
  43af9c:	mov	x3, x19
  43afa0:	bl	4105ac <ferror@plt+0xc5cc>
  43afa4:	mov	x0, x22
  43afa8:	mov	x1, xzr
  43afac:	bl	40f4a0 <ferror@plt+0xb4c0>
  43afb0:	mov	w19, w0
  43afb4:	mov	x0, x22
  43afb8:	bl	410bcc <ferror@plt+0xcbec>
  43afbc:	mov	w0, w19
  43afc0:	ldp	x20, x19, [sp, #48]
  43afc4:	ldp	x22, x21, [sp, #32]
  43afc8:	ldr	x23, [sp, #16]
  43afcc:	ldp	x29, x30, [sp], #64
  43afd0:	ret
  43afd4:	adrp	x0, 447000 <ferror@plt+0x43020>
  43afd8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43afdc:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43afe0:	add	x0, x0, #0xf7f
  43afe4:	add	x1, x1, #0x5ec
  43afe8:	add	x2, x2, #0x38f
  43afec:	bl	415dcc <ferror@plt+0x11dec>
  43aff0:	mov	w0, wzr
  43aff4:	b	43afc0 <ferror@plt+0x36fe0>
  43aff8:	stp	x29, x30, [sp, #-48]!
  43affc:	str	x21, [sp, #16]
  43b000:	stp	x20, x19, [sp, #32]
  43b004:	mov	x29, sp
  43b008:	cbz	x0, 43b060 <ferror@plt+0x37080>
  43b00c:	ldr	x8, [x0, #8]
  43b010:	mov	x19, x3
  43b014:	mov	x20, x2
  43b018:	ldr	x8, [x8, #32]
  43b01c:	blr	x8
  43b020:	mov	x1, x20
  43b024:	mov	x2, x19
  43b028:	mov	x3, xzr
  43b02c:	mov	x21, x0
  43b030:	bl	4105ac <ferror@plt+0xc5cc>
  43b034:	mov	x0, x21
  43b038:	mov	x1, xzr
  43b03c:	bl	40f4a0 <ferror@plt+0xb4c0>
  43b040:	mov	w19, w0
  43b044:	mov	x0, x21
  43b048:	bl	410bcc <ferror@plt+0xcbec>
  43b04c:	mov	w0, w19
  43b050:	ldp	x20, x19, [sp, #32]
  43b054:	ldr	x21, [sp, #16]
  43b058:	ldp	x29, x30, [sp], #48
  43b05c:	ret
  43b060:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b064:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b068:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b06c:	add	x0, x0, #0xf7f
  43b070:	add	x1, x1, #0x5ec
  43b074:	add	x2, x2, #0x38f
  43b078:	bl	415dcc <ferror@plt+0x11dec>
  43b07c:	mov	w0, wzr
  43b080:	ldp	x20, x19, [sp, #32]
  43b084:	ldr	x21, [sp, #16]
  43b088:	ldp	x29, x30, [sp], #48
  43b08c:	ret
  43b090:	ldr	x8, [x0, #16]
  43b094:	cbz	x8, 43b0cc <ferror@plt+0x370ec>
  43b098:	ldr	x8, [x0, #72]
  43b09c:	cbz	x8, 43b0ac <ferror@plt+0x370cc>
  43b0a0:	ldr	x8, [x8, #8]
  43b0a4:	cmp	x8, #0x0
  43b0a8:	cset	w8, ne  // ne = any
  43b0ac:	ldr	x9, [x0, #80]
  43b0b0:	cbz	x9, 43b0d8 <ferror@plt+0x370f8>
  43b0b4:	ldr	x9, [x9, #8]
  43b0b8:	ldr	x10, [x0, #56]
  43b0bc:	orr	w11, w8, #0x4
  43b0c0:	cmp	x9, x10
  43b0c4:	csel	w0, w11, w8, cc  // cc = lo, ul, last
  43b0c8:	ret
  43b0cc:	ldr	x8, [x0, #64]
  43b0d0:	cbnz	x8, 43b0a0 <ferror@plt+0x370c0>
  43b0d4:	b	43b0ac <ferror@plt+0x370cc>
  43b0d8:	mov	w0, w8
  43b0dc:	ret
  43b0e0:	stp	x29, x30, [sp, #-16]!
  43b0e4:	sub	w8, w0, #0x4
  43b0e8:	cmp	w8, #0x47
  43b0ec:	mov	x29, sp
  43b0f0:	b.hi	43b140 <ferror@plt+0x37160>  // b.pmore
  43b0f4:	adrp	x9, 47f000 <ferror@plt+0x7b020>
  43b0f8:	add	x9, x9, #0x31c
  43b0fc:	adr	x10, 43b110 <ferror@plt+0x37130>
  43b100:	ldrb	w11, [x9, x8]
  43b104:	add	x10, x10, x11, lsl #2
  43b108:	mov	w0, wzr
  43b10c:	br	x10
  43b110:	mov	w0, #0x2                   	// #2
  43b114:	ldp	x29, x30, [sp], #16
  43b118:	ret
  43b11c:	mov	w0, #0x5                   	// #5
  43b120:	ldp	x29, x30, [sp], #16
  43b124:	ret
  43b128:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43b12c:	add	x0, x0, #0x68c
  43b130:	b	43b13c <ferror@plt+0x3715c>
  43b134:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43b138:	add	x0, x0, #0x6a6
  43b13c:	bl	43abd0 <ferror@plt+0x36bf0>
  43b140:	mov	w0, #0x8                   	// #8
  43b144:	ldp	x29, x30, [sp], #16
  43b148:	ret
  43b14c:	mov	w0, #0x3                   	// #3
  43b150:	ldp	x29, x30, [sp], #16
  43b154:	ret
  43b158:	mov	w0, #0x1                   	// #1
  43b15c:	ldp	x29, x30, [sp], #16
  43b160:	ret
  43b164:	mov	w0, #0x4                   	// #4
  43b168:	ldp	x29, x30, [sp], #16
  43b16c:	ret
  43b170:	mov	w0, #0x7                   	// #7
  43b174:	ldp	x29, x30, [sp], #16
  43b178:	ret
  43b17c:	mov	w0, #0x6                   	// #6
  43b180:	ldp	x29, x30, [sp], #16
  43b184:	ret
  43b188:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b18c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b190:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b194:	add	x0, x0, #0xf7f
  43b198:	add	x1, x1, #0x64b
  43b19c:	add	x2, x2, #0x67f
  43b1a0:	bl	415dcc <ferror@plt+0x11dec>
  43b1a4:	b	43b140 <ferror@plt+0x37160>
  43b1a8:	cbz	x0, 43b1cc <ferror@plt+0x371ec>
  43b1ac:	cmp	x1, #0x0
  43b1b0:	mov	w8, #0x400                 	// #1024
  43b1b4:	csel	x8, x8, x1, eq  // eq = none
  43b1b8:	cmp	x8, #0xa
  43b1bc:	mov	w9, #0xa                   	// #10
  43b1c0:	csel	x8, x8, x9, hi  // hi = pmore
  43b1c4:	str	x8, [x0, #56]
  43b1c8:	ret
  43b1cc:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b1d0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b1d4:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b1d8:	add	x0, x0, #0xf7f
  43b1dc:	add	x1, x1, #0x6cb
  43b1e0:	add	x2, x2, #0x38f
  43b1e4:	b	415dcc <ferror@plt+0x11dec>
  43b1e8:	stp	x29, x30, [sp, #-16]!
  43b1ec:	mov	x29, sp
  43b1f0:	cbz	x0, 43b200 <ferror@plt+0x37220>
  43b1f4:	ldr	x0, [x0, #56]
  43b1f8:	ldp	x29, x30, [sp], #16
  43b1fc:	ret
  43b200:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b204:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b208:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b20c:	add	x0, x0, #0xf7f
  43b210:	add	x1, x1, #0x702
  43b214:	add	x2, x2, #0x38f
  43b218:	bl	415dcc <ferror@plt+0x11dec>
  43b21c:	mov	x0, xzr
  43b220:	ldp	x29, x30, [sp], #16
  43b224:	ret
  43b228:	stp	x29, x30, [sp, #-48]!
  43b22c:	str	x21, [sp, #16]
  43b230:	stp	x20, x19, [sp, #32]
  43b234:	mov	x29, sp
  43b238:	cbz	x0, 43b2a4 <ferror@plt+0x372c4>
  43b23c:	mov	w20, w2
  43b240:	mov	x21, x1
  43b244:	mov	x19, x0
  43b248:	cbz	x1, 43b250 <ferror@plt+0x37270>
  43b24c:	cbz	w20, 43b2c0 <ferror@plt+0x372e0>
  43b250:	cbz	x21, 43b27c <ferror@plt+0x3729c>
  43b254:	tbz	w20, #31, 43b264 <ferror@plt+0x37284>
  43b258:	mov	x0, x21
  43b25c:	bl	403510 <strlen@plt>
  43b260:	mov	x20, x0
  43b264:	ldr	x0, [x19, #40]
  43b268:	bl	414cbc <ferror@plt+0x10cdc>
  43b26c:	mov	x0, x21
  43b270:	mov	w1, w20
  43b274:	bl	420a0c <ferror@plt+0x1ca2c>
  43b278:	b	43b28c <ferror@plt+0x372ac>
  43b27c:	ldr	x0, [x19, #40]
  43b280:	bl	414cbc <ferror@plt+0x10cdc>
  43b284:	mov	w20, wzr
  43b288:	mov	x0, xzr
  43b28c:	str	x0, [x19, #40]
  43b290:	str	w20, [x19, #48]
  43b294:	ldp	x20, x19, [sp, #32]
  43b298:	ldr	x21, [sp, #16]
  43b29c:	ldp	x29, x30, [sp], #48
  43b2a0:	ret
  43b2a4:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b2a8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b2ac:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b2b0:	add	x0, x0, #0xf7f
  43b2b4:	add	x1, x1, #0x733
  43b2b8:	add	x2, x2, #0x38f
  43b2bc:	b	43b2d8 <ferror@plt+0x372f8>
  43b2c0:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b2c4:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b2c8:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b2cc:	add	x0, x0, #0xf7f
  43b2d0:	add	x1, x1, #0x733
  43b2d4:	add	x2, x2, #0x776
  43b2d8:	ldp	x20, x19, [sp, #32]
  43b2dc:	ldr	x21, [sp, #16]
  43b2e0:	ldp	x29, x30, [sp], #48
  43b2e4:	b	415dcc <ferror@plt+0x11dec>
  43b2e8:	stp	x29, x30, [sp, #-16]!
  43b2ec:	mov	x29, sp
  43b2f0:	cbz	x0, 43b30c <ferror@plt+0x3732c>
  43b2f4:	cbz	x1, 43b300 <ferror@plt+0x37320>
  43b2f8:	ldr	w8, [x0, #48]
  43b2fc:	str	w8, [x1]
  43b300:	ldr	x0, [x0, #40]
  43b304:	ldp	x29, x30, [sp], #16
  43b308:	ret
  43b30c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b310:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b314:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b318:	add	x0, x0, #0xf7f
  43b31c:	add	x1, x1, #0x797
  43b320:	add	x2, x2, #0x38f
  43b324:	bl	415dcc <ferror@plt+0x11dec>
  43b328:	mov	x0, xzr
  43b32c:	ldp	x29, x30, [sp], #16
  43b330:	ret
  43b334:	cbz	x0, 43b350 <ferror@plt+0x37370>
  43b338:	ldrb	w8, [x0, #94]
  43b33c:	ubfiz	w9, w1, #2, #1
  43b340:	and	w8, w8, #0xfffffffb
  43b344:	orr	w8, w8, w9
  43b348:	strb	w8, [x0, #94]
  43b34c:	ret
  43b350:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b354:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b358:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b35c:	add	x0, x0, #0xf7f
  43b360:	add	x1, x1, #0x847
  43b364:	add	x2, x2, #0x38f
  43b368:	b	415dcc <ferror@plt+0x11dec>
  43b36c:	stp	x29, x30, [sp, #-16]!
  43b370:	mov	x29, sp
  43b374:	cbz	x0, 43b388 <ferror@plt+0x373a8>
  43b378:	ldrb	w8, [x0, #94]
  43b37c:	ubfx	w0, w8, #2, #1
  43b380:	ldp	x29, x30, [sp], #16
  43b384:	ret
  43b388:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b38c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b390:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b394:	add	x0, x0, #0xf7f
  43b398:	add	x1, x1, #0x884
  43b39c:	add	x2, x2, #0x38f
  43b3a0:	bl	415dcc <ferror@plt+0x11dec>
  43b3a4:	mov	w0, wzr
  43b3a8:	ldp	x29, x30, [sp], #16
  43b3ac:	ret
  43b3b0:	stp	x29, x30, [sp, #-48]!
  43b3b4:	stp	x22, x21, [sp, #16]
  43b3b8:	stp	x20, x19, [sp, #32]
  43b3bc:	mov	x29, sp
  43b3c0:	cbz	x0, 43b548 <ferror@plt+0x37568>
  43b3c4:	mov	x20, x3
  43b3c8:	mov	w21, w2
  43b3cc:	mov	x22, x1
  43b3d0:	mov	x19, x0
  43b3d4:	cbz	x3, 43b3e0 <ferror@plt+0x37400>
  43b3d8:	ldr	x8, [x20]
  43b3dc:	cbnz	x8, 43b580 <ferror@plt+0x375a0>
  43b3e0:	ldrb	w8, [x19, #94]
  43b3e4:	tbz	w8, #5, 43b564 <ferror@plt+0x37584>
  43b3e8:	sub	w9, w21, #0x1
  43b3ec:	cmp	w9, #0x2
  43b3f0:	b.cs	43b4d4 <ferror@plt+0x374f4>  // b.hs, b.nlast
  43b3f4:	tbz	w8, #0, 43b40c <ferror@plt+0x3742c>
  43b3f8:	mov	x0, x19
  43b3fc:	mov	x1, x20
  43b400:	bl	43add0 <ferror@plt+0x36df0>
  43b404:	cmp	w0, #0x1
  43b408:	b.ne	43b4c4 <ferror@plt+0x374e4>  // b.any
  43b40c:	ldr	x8, [x19, #8]
  43b410:	mov	x0, x19
  43b414:	mov	x1, x22
  43b418:	mov	w2, w21
  43b41c:	ldr	x8, [x8, #16]
  43b420:	mov	x3, x20
  43b424:	blr	x8
  43b428:	cmp	w0, #0x1
  43b42c:	b.ne	43b4c4 <ferror@plt+0x374e4>  // b.any
  43b430:	ldrb	w8, [x19, #94]
  43b434:	tbz	w8, #0, 43b4c0 <ferror@plt+0x374e0>
  43b438:	ldr	x0, [x19, #64]
  43b43c:	cbz	x0, 43b448 <ferror@plt+0x37468>
  43b440:	mov	x1, xzr
  43b444:	bl	423520 <ferror@plt+0x1f540>
  43b448:	ldr	x0, [x19, #24]
  43b44c:	cmn	x0, #0x1
  43b450:	b.eq	43b468 <ferror@plt+0x37488>  // b.none
  43b454:	mov	x1, xzr
  43b458:	mov	x2, xzr
  43b45c:	mov	x3, xzr
  43b460:	mov	x4, xzr
  43b464:	bl	4388d4 <ferror@plt+0x348f4>
  43b468:	ldr	x0, [x19, #32]
  43b46c:	cmn	x0, #0x1
  43b470:	b.eq	43b488 <ferror@plt+0x374a8>  // b.none
  43b474:	mov	x1, xzr
  43b478:	mov	x2, xzr
  43b47c:	mov	x3, xzr
  43b480:	mov	x4, xzr
  43b484:	bl	4388d4 <ferror@plt+0x348f4>
  43b488:	ldr	x0, [x19, #72]
  43b48c:	cbz	x0, 43b4a8 <ferror@plt+0x374c8>
  43b490:	ldr	x8, [x0, #8]
  43b494:	cbz	x8, 43b4a0 <ferror@plt+0x374c0>
  43b498:	ldrb	w8, [x19, #94]
  43b49c:	tbnz	w8, #1, 43b5c8 <ferror@plt+0x375e8>
  43b4a0:	mov	x1, xzr
  43b4a4:	bl	423520 <ferror@plt+0x1f540>
  43b4a8:	ldrb	w8, [x19, #88]
  43b4ac:	cbz	w8, 43b4c0 <ferror@plt+0x374e0>
  43b4b0:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43b4b4:	add	x0, x0, #0x57e
  43b4b8:	bl	43abd0 <ferror@plt+0x36bf0>
  43b4bc:	strb	wzr, [x19, #88]
  43b4c0:	mov	w0, #0x1                   	// #1
  43b4c4:	ldp	x20, x19, [sp, #32]
  43b4c8:	ldp	x22, x21, [sp, #16]
  43b4cc:	ldp	x29, x30, [sp], #48
  43b4d0:	ret
  43b4d4:	cbnz	w21, 43b4fc <ferror@plt+0x3751c>
  43b4d8:	tbz	w8, #0, 43b3f4 <ferror@plt+0x37414>
  43b4dc:	tbz	w8, #1, 43b51c <ferror@plt+0x3753c>
  43b4e0:	ldr	x9, [x19, #72]
  43b4e4:	cbz	x9, 43b51c <ferror@plt+0x3753c>
  43b4e8:	ldr	x9, [x9, #8]
  43b4ec:	cbz	x9, 43b51c <ferror@plt+0x3753c>
  43b4f0:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43b4f4:	add	x0, x0, #0x90c
  43b4f8:	b	43b504 <ferror@plt+0x37524>
  43b4fc:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43b500:	add	x0, x0, #0x9ae
  43b504:	bl	43abd0 <ferror@plt+0x36bf0>
  43b508:	mov	w0, wzr
  43b50c:	ldp	x20, x19, [sp, #32]
  43b510:	ldp	x22, x21, [sp, #16]
  43b514:	ldp	x29, x30, [sp], #48
  43b518:	ret
  43b51c:	ldr	x9, [x19, #64]
  43b520:	cbz	x9, 43b52c <ferror@plt+0x3754c>
  43b524:	ldr	x9, [x9, #8]
  43b528:	sub	x22, x22, x9
  43b52c:	ldr	x9, [x19, #72]
  43b530:	cbz	x9, 43b3f4 <ferror@plt+0x37414>
  43b534:	ldr	x9, [x9, #8]
  43b538:	tbz	w8, #1, 43b540 <ferror@plt+0x37560>
  43b53c:	cbnz	x9, 43b5a0 <ferror@plt+0x375c0>
  43b540:	sub	x22, x22, x9
  43b544:	b	43b3f4 <ferror@plt+0x37414>
  43b548:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b54c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b550:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b554:	add	x0, x0, #0xf7f
  43b558:	add	x1, x1, #0x8bb
  43b55c:	add	x2, x2, #0x38f
  43b560:	b	43b598 <ferror@plt+0x375b8>
  43b564:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b568:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b56c:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b570:	add	x0, x0, #0xf7f
  43b574:	add	x1, x1, #0x8bb
  43b578:	add	x2, x2, #0x4c1
  43b57c:	b	43b598 <ferror@plt+0x375b8>
  43b580:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b584:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b588:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43b58c:	add	x0, x0, #0xf7f
  43b590:	add	x1, x1, #0x8bb
  43b594:	add	x2, x2, #0xa5a
  43b598:	bl	415dcc <ferror@plt+0x11dec>
  43b59c:	b	43b508 <ferror@plt+0x37528>
  43b5a0:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b5a4:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b5a8:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43b5ac:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43b5b0:	add	x0, x0, #0xf7f
  43b5b4:	add	x1, x1, #0x94b
  43b5b8:	add	x3, x3, #0x958
  43b5bc:	add	x4, x4, #0x973
  43b5c0:	mov	w2, #0x468                 	// #1128
  43b5c4:	bl	427628 <ferror@plt+0x23648>
  43b5c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b5cc:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b5d0:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43b5d4:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43b5d8:	add	x0, x0, #0xf7f
  43b5dc:	add	x1, x1, #0x94b
  43b5e0:	add	x3, x3, #0x958
  43b5e4:	add	x4, x4, #0x973
  43b5e8:	mov	w2, #0x491                 	// #1169
  43b5ec:	bl	427628 <ferror@plt+0x23648>
  43b5f0:	cbz	x0, 43b638 <ferror@plt+0x37658>
  43b5f4:	ldr	x8, [x0, #16]
  43b5f8:	cbz	x8, 43b608 <ferror@plt+0x37628>
  43b5fc:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43b600:	add	x0, x0, #0xa6a
  43b604:	b	43abd0 <ferror@plt+0x36bf0>
  43b608:	ldr	x8, [x0, #64]
  43b60c:	cbz	x8, 43b618 <ferror@plt+0x37638>
  43b610:	ldr	x8, [x8, #8]
  43b614:	cbnz	x8, 43b654 <ferror@plt+0x37674>
  43b618:	ldr	x8, [x0, #80]
  43b61c:	cbz	x8, 43b628 <ferror@plt+0x37648>
  43b620:	ldr	x8, [x8, #8]
  43b624:	cbnz	x8, 43b670 <ferror@plt+0x37690>
  43b628:	ldrb	w8, [x0, #94]
  43b62c:	bfxil	w8, w1, #0, #1
  43b630:	strb	w8, [x0, #94]
  43b634:	ret
  43b638:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b63c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b640:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b644:	add	x0, x0, #0xf7f
  43b648:	add	x1, x1, #0xa33
  43b64c:	add	x2, x2, #0x38f
  43b650:	b	415dcc <ferror@plt+0x11dec>
  43b654:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b658:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b65c:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b660:	add	x0, x0, #0xf7f
  43b664:	add	x1, x1, #0xa33
  43b668:	add	x2, x2, #0xab1
  43b66c:	b	415dcc <ferror@plt+0x11dec>
  43b670:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b674:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b678:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b67c:	add	x0, x0, #0xf7f
  43b680:	add	x1, x1, #0xa33
  43b684:	add	x2, x2, #0xae3
  43b688:	b	415dcc <ferror@plt+0x11dec>
  43b68c:	stp	x29, x30, [sp, #-16]!
  43b690:	mov	x29, sp
  43b694:	cbz	x0, 43b6a8 <ferror@plt+0x376c8>
  43b698:	ldrb	w8, [x0, #94]
  43b69c:	and	w0, w8, #0x1
  43b6a0:	ldp	x29, x30, [sp], #16
  43b6a4:	ret
  43b6a8:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b6ac:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b6b0:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b6b4:	add	x0, x0, #0xf7f
  43b6b8:	add	x1, x1, #0xb17
  43b6bc:	add	x2, x2, #0x38f
  43b6c0:	bl	415dcc <ferror@plt+0x11dec>
  43b6c4:	mov	w0, wzr
  43b6c8:	ldp	x29, x30, [sp], #16
  43b6cc:	ret
  43b6d0:	stp	x29, x30, [sp, #-80]!
  43b6d4:	stp	x26, x25, [sp, #16]
  43b6d8:	stp	x24, x23, [sp, #32]
  43b6dc:	stp	x22, x21, [sp, #48]
  43b6e0:	stp	x20, x19, [sp, #64]
  43b6e4:	mov	x29, sp
  43b6e8:	cbz	x0, 43b95c <ferror@plt+0x3797c>
  43b6ec:	mov	x21, x2
  43b6f0:	mov	x20, x1
  43b6f4:	mov	x19, x0
  43b6f8:	cbz	x2, 43b704 <ferror@plt+0x37724>
  43b6fc:	ldr	x8, [x21]
  43b700:	cbnz	x8, 43b97c <ferror@plt+0x3799c>
  43b704:	ldrb	w26, [x19, #94]
  43b708:	tbz	w26, #1, 43b71c <ferror@plt+0x3773c>
  43b70c:	ldr	x8, [x19, #72]
  43b710:	cbz	x8, 43b71c <ferror@plt+0x3773c>
  43b714:	ldr	x8, [x8, #8]
  43b718:	cbnz	x8, 43b99c <ferror@plt+0x379bc>
  43b71c:	tbnz	w26, #0, 43b744 <ferror@plt+0x37764>
  43b720:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43b724:	add	x0, x0, #0xbed
  43b728:	bl	43abd0 <ferror@plt+0x36bf0>
  43b72c:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43b730:	add	x0, x0, #0xc2c
  43b734:	bl	43abd0 <ferror@plt+0x36bf0>
  43b738:	ldrb	w8, [x19, #94]
  43b73c:	orr	w26, w8, #0x1
  43b740:	strb	w26, [x19, #94]
  43b744:	ldrb	w8, [x19, #88]
  43b748:	cbz	w8, 43b760 <ferror@plt+0x37780>
  43b74c:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43b750:	add	x0, x0, #0x57e
  43b754:	bl	43abd0 <ferror@plt+0x36bf0>
  43b758:	ldrb	w26, [x19, #94]
  43b75c:	strb	wzr, [x19, #88]
  43b760:	cbz	x20, 43b7a8 <ferror@plt+0x377c8>
  43b764:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b768:	add	x1, x1, #0xc65
  43b76c:	mov	x0, x20
  43b770:	bl	403b30 <strcmp@plt>
  43b774:	cbz	w0, 43b7a8 <ferror@plt+0x377c8>
  43b778:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  43b77c:	add	x1, x1, #0xd6
  43b780:	mov	x0, x20
  43b784:	bl	403b30 <strcmp@plt>
  43b788:	cbz	w0, 43b7a8 <ferror@plt+0x377c8>
  43b78c:	tbnz	w26, #3, 43b838 <ferror@plt+0x37858>
  43b790:	mov	w25, wzr
  43b794:	mov	x23, xzr
  43b798:	mov	x24, xzr
  43b79c:	mov	x22, #0xffffffffffffffff    	// #-1
  43b7a0:	cbz	w25, 43b880 <ferror@plt+0x378a0>
  43b7a4:	b	43b8b8 <ferror@plt+0x378d8>
  43b7a8:	and	w8, w26, #0xfffffffd
  43b7ac:	mov	x23, #0xffffffffffffffff    	// #-1
  43b7b0:	mov	x22, #0xffffffffffffffff    	// #-1
  43b7b4:	ldr	x0, [x19, #24]
  43b7b8:	strb	w8, [x19, #94]
  43b7bc:	cmn	x0, #0x1
  43b7c0:	b.eq	43b7c8 <ferror@plt+0x377e8>  // b.none
  43b7c4:	bl	4388d8 <ferror@plt+0x348f8>
  43b7c8:	ldr	x0, [x19, #32]
  43b7cc:	cmn	x0, #0x1
  43b7d0:	b.eq	43b7d8 <ferror@plt+0x377f8>  // b.none
  43b7d4:	bl	4388d8 <ferror@plt+0x348f8>
  43b7d8:	ldr	x8, [x19, #72]
  43b7dc:	cbz	x8, 43b804 <ferror@plt+0x37824>
  43b7e0:	ldr	x2, [x8, #8]
  43b7e4:	cbz	x2, 43b804 <ferror@plt+0x37824>
  43b7e8:	tbnz	w26, #1, 43b9bc <ferror@plt+0x379dc>
  43b7ec:	ldr	x0, [x19, #64]
  43b7f0:	ldr	x1, [x8]
  43b7f4:	bl	424084 <ferror@plt+0x200a4>
  43b7f8:	ldr	x0, [x19, #72]
  43b7fc:	mov	x1, xzr
  43b800:	bl	423520 <ferror@plt+0x1f540>
  43b804:	ldr	x0, [x19, #16]
  43b808:	stp	x22, x23, [x19, #24]
  43b80c:	bl	414cbc <ferror@plt+0x10cdc>
  43b810:	mov	x0, x20
  43b814:	bl	4209b8 <ferror@plt+0x1c9d8>
  43b818:	str	x0, [x19, #16]
  43b81c:	mov	w0, #0x1                   	// #1
  43b820:	ldp	x20, x19, [sp, #64]
  43b824:	ldp	x22, x21, [sp, #48]
  43b828:	ldp	x24, x23, [sp, #32]
  43b82c:	ldp	x26, x25, [sp, #16]
  43b830:	ldp	x29, x30, [sp], #80
  43b834:	ret
  43b838:	adrp	x0, 45f000 <ferror@plt+0x5b020>
  43b83c:	add	x0, x0, #0xd6
  43b840:	mov	x1, x20
  43b844:	bl	438784 <ferror@plt+0x347a4>
  43b848:	mov	x22, x0
  43b84c:	cmn	x0, #0x1
  43b850:	b.eq	43b868 <ferror@plt+0x37888>  // b.none
  43b854:	mov	w25, wzr
  43b858:	mov	x23, xzr
  43b85c:	mov	x24, xzr
  43b860:	cbz	w25, 43b880 <ferror@plt+0x378a0>
  43b864:	b	43b8b8 <ferror@plt+0x378d8>
  43b868:	bl	403ee0 <__errno_location@plt>
  43b86c:	ldr	w25, [x0]
  43b870:	adrp	x24, 45f000 <ferror@plt+0x5b020>
  43b874:	add	x24, x24, #0xd6
  43b878:	mov	x23, x20
  43b87c:	cbnz	w25, 43b8b8 <ferror@plt+0x378d8>
  43b880:	ldrb	w8, [x19, #94]
  43b884:	tbz	w8, #4, 43b8b8 <ferror@plt+0x378d8>
  43b888:	adrp	x1, 45f000 <ferror@plt+0x5b020>
  43b88c:	add	x1, x1, #0xd6
  43b890:	mov	x0, x20
  43b894:	bl	438784 <ferror@plt+0x347a4>
  43b898:	mov	x23, x0
  43b89c:	cmn	x0, #0x1
  43b8a0:	b.ne	43b8fc <ferror@plt+0x3791c>  // b.any
  43b8a4:	bl	403ee0 <__errno_location@plt>
  43b8a8:	ldr	w25, [x0]
  43b8ac:	adrp	x23, 45f000 <ferror@plt+0x5b020>
  43b8b0:	add	x23, x23, #0xd6
  43b8b4:	mov	x24, x20
  43b8b8:	cbz	w25, 43b8f8 <ferror@plt+0x37918>
  43b8bc:	cbz	x23, 43b9e4 <ferror@plt+0x37a04>
  43b8c0:	cbz	x24, 43ba0c <ferror@plt+0x37a2c>
  43b8c4:	bl	438744 <ferror@plt+0x34764>
  43b8c8:	cmp	w25, #0x16
  43b8cc:	mov	w19, w0
  43b8d0:	b.ne	43b918 <ferror@plt+0x37938>  // b.any
  43b8d4:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43b8d8:	add	x3, x3, #0x15d
  43b8dc:	mov	x0, x21
  43b8e0:	mov	w1, w19
  43b8e4:	mov	w2, wzr
  43b8e8:	mov	x4, x23
  43b8ec:	mov	x5, x24
  43b8f0:	bl	40998c <ferror@plt+0x59ac>
  43b8f4:	b	43b944 <ferror@plt+0x37964>
  43b8f8:	mov	x23, #0xffffffffffffffff    	// #-1
  43b8fc:	ldrb	w8, [x19, #94]
  43b900:	orr	w8, w8, #0x2
  43b904:	ldr	x0, [x19, #24]
  43b908:	strb	w8, [x19, #94]
  43b90c:	cmn	x0, #0x1
  43b910:	b.ne	43b7c4 <ferror@plt+0x377e4>  // b.any
  43b914:	b	43b7c8 <ferror@plt+0x377e8>
  43b918:	mov	w0, w25
  43b91c:	bl	421238 <ferror@plt+0x1d258>
  43b920:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43b924:	mov	x6, x0
  43b928:	add	x3, x3, #0xc94
  43b92c:	mov	w2, #0x2                   	// #2
  43b930:	mov	x0, x21
  43b934:	mov	w1, w19
  43b938:	mov	x4, x23
  43b93c:	mov	x5, x24
  43b940:	bl	40998c <ferror@plt+0x59ac>
  43b944:	cmn	x22, #0x1
  43b948:	b.eq	43b954 <ferror@plt+0x37974>  // b.none
  43b94c:	mov	x0, x22
  43b950:	bl	4388d8 <ferror@plt+0x348f8>
  43b954:	mov	w0, wzr
  43b958:	b	43b820 <ferror@plt+0x37840>
  43b95c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b960:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b964:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b968:	add	x0, x0, #0xf7f
  43b96c:	add	x1, x1, #0xb48
  43b970:	add	x2, x2, #0x38f
  43b974:	bl	415dcc <ferror@plt+0x11dec>
  43b978:	b	43b954 <ferror@plt+0x37974>
  43b97c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b980:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b984:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43b988:	add	x0, x0, #0xf7f
  43b98c:	add	x1, x1, #0xb48
  43b990:	add	x2, x2, #0xa5a
  43b994:	bl	415dcc <ferror@plt+0x11dec>
  43b998:	b	43b954 <ferror@plt+0x37974>
  43b99c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b9a0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b9a4:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43b9a8:	add	x0, x0, #0xf7f
  43b9ac:	add	x1, x1, #0xb48
  43b9b0:	add	x2, x2, #0xb94
  43b9b4:	bl	415dcc <ferror@plt+0x11dec>
  43b9b8:	b	43b954 <ferror@plt+0x37974>
  43b9bc:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b9c0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b9c4:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43b9c8:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43b9cc:	add	x0, x0, #0xf7f
  43b9d0:	add	x1, x1, #0x94b
  43b9d4:	add	x3, x3, #0xc6a
  43b9d8:	add	x4, x4, #0xcc3
  43b9dc:	mov	w2, #0x5a1                 	// #1441
  43b9e0:	bl	427628 <ferror@plt+0x23648>
  43b9e4:	adrp	x0, 447000 <ferror@plt+0x43020>
  43b9e8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43b9ec:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43b9f0:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43b9f4:	add	x0, x0, #0xf7f
  43b9f8:	add	x1, x1, #0x94b
  43b9fc:	add	x3, x3, #0xc6a
  43ba00:	add	x4, x4, #0xc84
  43ba04:	mov	w2, #0x581                 	// #1409
  43ba08:	bl	427628 <ferror@plt+0x23648>
  43ba0c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ba10:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43ba14:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43ba18:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43ba1c:	add	x0, x0, #0xf7f
  43ba20:	add	x1, x1, #0x94b
  43ba24:	add	x3, x3, #0xc6a
  43ba28:	add	x4, x4, #0xc8d
  43ba2c:	mov	w2, #0x582                 	// #1410
  43ba30:	bl	427628 <ferror@plt+0x23648>
  43ba34:	stp	x29, x30, [sp, #-16]!
  43ba38:	mov	x29, sp
  43ba3c:	cbz	x0, 43ba4c <ferror@plt+0x37a6c>
  43ba40:	ldr	x0, [x0, #16]
  43ba44:	ldp	x29, x30, [sp], #16
  43ba48:	ret
  43ba4c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ba50:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43ba54:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43ba58:	add	x0, x0, #0xf7f
  43ba5c:	add	x1, x1, #0xccf
  43ba60:	add	x2, x2, #0x38f
  43ba64:	bl	415dcc <ferror@plt+0x11dec>
  43ba68:	mov	x0, xzr
  43ba6c:	ldp	x29, x30, [sp], #16
  43ba70:	ret
  43ba74:	sub	sp, sp, #0x40
  43ba78:	stp	x29, x30, [sp, #16]
  43ba7c:	stp	x22, x21, [sp, #32]
  43ba80:	stp	x20, x19, [sp, #48]
  43ba84:	add	x29, sp, #0x10
  43ba88:	cbz	x0, 43bb78 <ferror@plt+0x37b98>
  43ba8c:	mov	x19, x1
  43ba90:	cbz	x1, 43bb94 <ferror@plt+0x37bb4>
  43ba94:	mov	x21, x2
  43ba98:	mov	x20, x0
  43ba9c:	cbz	x4, 43baa8 <ferror@plt+0x37ac8>
  43baa0:	ldr	x8, [x4]
  43baa4:	cbnz	x8, 43bbcc <ferror@plt+0x37bec>
  43baa8:	ldrb	w8, [x20, #94]
  43baac:	tbz	w8, #3, 43bbb0 <ferror@plt+0x37bd0>
  43bab0:	add	x1, sp, #0x8
  43bab4:	mov	x0, x20
  43bab8:	mov	x2, x3
  43babc:	mov	x3, x4
  43bac0:	bl	43bbf0 <ferror@plt+0x37c10>
  43bac4:	cbz	x21, 43bad0 <ferror@plt+0x37af0>
  43bac8:	ldr	x8, [sp, #8]
  43bacc:	str	x8, [x21]
  43bad0:	cmp	w0, #0x1
  43bad4:	b.ne	43bb30 <ferror@plt+0x37b50>  // b.any
  43bad8:	ldr	x8, [x20, #16]
  43badc:	cbz	x8, 43bb48 <ferror@plt+0x37b68>
  43bae0:	ldr	x9, [x20, #72]
  43bae4:	cbz	x9, 43bb50 <ferror@plt+0x37b70>
  43bae8:	cmp	x8, #0x0
  43baec:	mov	w21, #0x48                  	// #72
  43baf0:	mov	w22, #0x40                  	// #64
  43baf4:	csel	x8, x22, x21, eq  // eq = none
  43baf8:	ldr	x8, [x20, x8]
  43bafc:	ldr	x1, [sp, #8]
  43bb00:	ldr	x0, [x8]
  43bb04:	bl	420a5c <ferror@plt+0x1ca7c>
  43bb08:	str	x0, [x19]
  43bb0c:	ldr	x8, [x20, #16]
  43bb10:	ldr	x2, [sp, #8]
  43bb14:	mov	x1, xzr
  43bb18:	cmp	x8, #0x0
  43bb1c:	csel	x8, x22, x21, eq  // eq = none
  43bb20:	ldr	x0, [x20, x8]
  43bb24:	bl	424468 <ferror@plt+0x20488>
  43bb28:	mov	w0, #0x1                   	// #1
  43bb2c:	b	43bb34 <ferror@plt+0x37b54>
  43bb30:	str	xzr, [x19]
  43bb34:	ldp	x20, x19, [sp, #48]
  43bb38:	ldp	x22, x21, [sp, #32]
  43bb3c:	ldp	x29, x30, [sp, #16]
  43bb40:	add	sp, sp, #0x40
  43bb44:	ret
  43bb48:	ldr	x9, [x20, #64]
  43bb4c:	cbnz	x9, 43bae8 <ferror@plt+0x37b08>
  43bb50:	adrp	x0, 447000 <ferror@plt+0x43020>
  43bb54:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43bb58:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43bb5c:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43bb60:	add	x0, x0, #0xf7f
  43bb64:	add	x1, x1, #0x94b
  43bb68:	add	x3, x3, #0xd82
  43bb6c:	add	x4, x4, #0xd99
  43bb70:	mov	w2, #0x69e                 	// #1694
  43bb74:	bl	427628 <ferror@plt+0x23648>
  43bb78:	adrp	x0, 447000 <ferror@plt+0x43020>
  43bb7c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43bb80:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43bb84:	add	x0, x0, #0xf7f
  43bb88:	add	x1, x1, #0xd04
  43bb8c:	add	x2, x2, #0x38f
  43bb90:	b	43bbe4 <ferror@plt+0x37c04>
  43bb94:	adrp	x0, 447000 <ferror@plt+0x43020>
  43bb98:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43bb9c:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43bba0:	add	x0, x0, #0xf7f
  43bba4:	add	x1, x1, #0xd04
  43bba8:	add	x2, x2, #0xd5a
  43bbac:	b	43bbe4 <ferror@plt+0x37c04>
  43bbb0:	adrp	x0, 447000 <ferror@plt+0x43020>
  43bbb4:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43bbb8:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43bbbc:	add	x0, x0, #0xf7f
  43bbc0:	add	x1, x1, #0xd04
  43bbc4:	add	x2, x2, #0xd6d
  43bbc8:	b	43bbe4 <ferror@plt+0x37c04>
  43bbcc:	adrp	x0, 447000 <ferror@plt+0x43020>
  43bbd0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43bbd4:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43bbd8:	add	x0, x0, #0xf7f
  43bbdc:	add	x1, x1, #0xd04
  43bbe0:	add	x2, x2, #0xa5a
  43bbe4:	bl	415dcc <ferror@plt+0x11dec>
  43bbe8:	mov	w0, wzr
  43bbec:	b	43bb34 <ferror@plt+0x37b54>
  43bbf0:	sub	sp, sp, #0xa0
  43bbf4:	stp	x29, x30, [sp, #64]
  43bbf8:	stp	x28, x27, [sp, #80]
  43bbfc:	stp	x26, x25, [sp, #96]
  43bc00:	stp	x24, x23, [sp, #112]
  43bc04:	stp	x22, x21, [sp, #128]
  43bc08:	stp	x20, x19, [sp, #144]
  43bc0c:	ldrb	w8, [x0, #94]
  43bc10:	mov	x19, x3
  43bc14:	add	x29, sp, #0x40
  43bc18:	tbnz	w8, #0, 43bc40 <ferror@plt+0x37c60>
  43bc1c:	bl	438744 <ferror@plt+0x34764>
  43bc20:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43bc24:	mov	w1, w0
  43bc28:	add	x3, x3, #0x39f
  43bc2c:	mov	w2, #0x2                   	// #2
  43bc30:	mov	x0, x19
  43bc34:	bl	409b3c <ferror@plt+0x5b5c>
  43bc38:	mov	w0, wzr
  43bc3c:	b	43bf38 <ferror@plt+0x37f58>
  43bc40:	ldr	x8, [x0, #40]
  43bc44:	mov	x23, x0
  43bc48:	stur	x1, [x29, #-16]
  43bc4c:	str	x2, [sp, #24]
  43bc50:	str	x19, [sp, #8]
  43bc54:	cbz	x8, 43bc60 <ferror@plt+0x37c80>
  43bc58:	ldr	w10, [x23, #48]
  43bc5c:	b	43bc64 <ferror@plt+0x37c84>
  43bc60:	mov	w10, #0x3                   	// #3
  43bc64:	adrp	x9, 45e000 <ferror@plt+0x5a020>
  43bc68:	ldr	x20, [x9, #4064]
  43bc6c:	mov	w8, wzr
  43bc70:	add	x19, x23, #0x48
  43bc74:	add	x26, x23, #0x40
  43bc78:	sub	x9, x10, #0x1
  43bc7c:	mov	w28, #0x1                   	// #1
  43bc80:	stur	xzr, [x29, #-8]
  43bc84:	str	x10, [sp, #32]
  43bc88:	str	x9, [sp, #16]
  43bc8c:	stur	x19, [x29, #-24]
  43bc90:	tbz	w8, #0, 43bccc <ferror@plt+0x37cec>
  43bc94:	ldr	x1, [sp, #8]
  43bc98:	mov	x0, x23
  43bc9c:	bl	43c3a0 <ferror@plt+0x383c0>
  43bca0:	cmp	w0, #0x2
  43bca4:	b.eq	43bce0 <ferror@plt+0x37d00>  // b.none
  43bca8:	cmp	w0, #0x1
  43bcac:	b.ne	43bf58 <ferror@plt+0x37f78>  // b.any
  43bcb0:	ldr	x21, [x23, #16]
  43bcb4:	cbz	x21, 43bd14 <ferror@plt+0x37d34>
  43bcb8:	ldr	x9, [x19]
  43bcbc:	mov	w8, #0x1                   	// #1
  43bcc0:	mov	w28, #0x1                   	// #1
  43bcc4:	cbz	x9, 43bc90 <ferror@plt+0x37cb0>
  43bcc8:	b	43bd24 <ferror@plt+0x37d44>
  43bccc:	ldr	x21, [x23, #16]
  43bcd0:	cbz	x21, 43bcf4 <ferror@plt+0x37d14>
  43bcd4:	ldr	x8, [x19]
  43bcd8:	cbnz	x8, 43bcfc <ferror@plt+0x37d1c>
  43bcdc:	b	43bc94 <ferror@plt+0x37cb4>
  43bce0:	ldr	x21, [x23, #16]
  43bce4:	cbz	x21, 43bd44 <ferror@plt+0x37d64>
  43bce8:	ldr	x8, [x19]
  43bcec:	cbnz	x8, 43bd4c <ferror@plt+0x37d6c>
  43bcf0:	b	43bf68 <ferror@plt+0x37f88>
  43bcf4:	ldr	x8, [x26]
  43bcf8:	cbz	x8, 43bc94 <ferror@plt+0x37cb4>
  43bcfc:	cmp	x21, #0x0
  43bd00:	csel	x8, x26, x19, eq  // eq = none
  43bd04:	ldr	x8, [x8]
  43bd08:	ldr	x8, [x8, #8]
  43bd0c:	cbnz	x8, 43bd64 <ferror@plt+0x37d84>
  43bd10:	b	43bc94 <ferror@plt+0x37cb4>
  43bd14:	ldr	x9, [x26]
  43bd18:	mov	w8, #0x1                   	// #1
  43bd1c:	mov	w28, #0x1                   	// #1
  43bd20:	cbz	x9, 43bc90 <ferror@plt+0x37cb0>
  43bd24:	cmp	x21, #0x0
  43bd28:	csel	x8, x26, x19, eq  // eq = none
  43bd2c:	ldr	x8, [x8]
  43bd30:	mov	w28, #0x1                   	// #1
  43bd34:	ldr	x9, [x8, #8]
  43bd38:	mov	w8, #0x1                   	// #1
  43bd3c:	cbz	x9, 43bc90 <ferror@plt+0x37cb0>
  43bd40:	b	43bd64 <ferror@plt+0x37d84>
  43bd44:	ldr	x8, [x26]
  43bd48:	cbz	x8, 43bf68 <ferror@plt+0x37f88>
  43bd4c:	cmp	x21, #0x0
  43bd50:	csel	x8, x26, x19, eq  // eq = none
  43bd54:	ldr	x8, [x8]
  43bd58:	ldr	x8, [x8, #8]
  43bd5c:	cbz	x8, 43bf68 <ferror@plt+0x37f88>
  43bd60:	mov	w28, #0x2                   	// #2
  43bd64:	cbz	x21, 43bd74 <ferror@plt+0x37d94>
  43bd68:	ldr	x8, [x19]
  43bd6c:	cbnz	x8, 43bd7c <ferror@plt+0x37d9c>
  43bd70:	b	43c01c <ferror@plt+0x3803c>
  43bd74:	ldr	x8, [x26]
  43bd78:	cbz	x8, 43c01c <ferror@plt+0x3803c>
  43bd7c:	cmp	x21, #0x0
  43bd80:	csel	x8, x26, x19, eq  // eq = none
  43bd84:	ldr	x8, [x8]
  43bd88:	ldr	x22, [x8, #8]
  43bd8c:	cbz	x22, 43c01c <ferror@plt+0x3803c>
  43bd90:	ldr	x24, [x8]
  43bd94:	ldur	x8, [x29, #-8]
  43bd98:	mov	x19, x26
  43bd9c:	add	x27, x24, x22
  43bda0:	cmp	x8, x22
  43bda4:	add	x25, x24, x8
  43bda8:	b.ge	43bed4 <ferror@plt+0x37ef4>  // b.tcont
  43bdac:	ldr	x26, [x23, #40]
  43bdb0:	cbnz	x26, 43be84 <ferror@plt+0x37ea4>
  43bdb4:	cbnz	x21, 43bdcc <ferror@plt+0x37dec>
  43bdb8:	b	43be20 <ferror@plt+0x37e40>
  43bdbc:	ldrb	w8, [x20, x26]
  43bdc0:	add	x25, x25, x8
  43bdc4:	cmp	x25, x27
  43bdc8:	b.cs	43bed4 <ferror@plt+0x37ef4>  // b.hs, b.nlast
  43bdcc:	ldrb	w26, [x25]
  43bdd0:	cmp	w26, #0xe1
  43bdd4:	b.le	43bdfc <ferror@plt+0x37e1c>
  43bdd8:	cmp	w26, #0xe2
  43bddc:	b.ne	43bdbc <ferror@plt+0x37ddc>  // b.any
  43bde0:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43bde4:	mov	w2, #0x3                   	// #3
  43bde8:	add	x0, x0, #0x414
  43bdec:	mov	x1, x25
  43bdf0:	bl	403880 <strncmp@plt>
  43bdf4:	cbnz	w0, 43bdbc <ferror@plt+0x37ddc>
  43bdf8:	b	43bf10 <ferror@plt+0x37f30>
  43bdfc:	cbz	w26, 43bf04 <ferror@plt+0x37f24>
  43be00:	cmp	w26, #0xa
  43be04:	b.eq	43bf04 <ferror@plt+0x37f24>  // b.none
  43be08:	cmp	w26, #0xd
  43be0c:	b.ne	43bdbc <ferror@plt+0x37ddc>  // b.any
  43be10:	b	43be64 <ferror@plt+0x37e84>
  43be14:	add	x25, x25, #0x1
  43be18:	cmp	x25, x27
  43be1c:	b.cs	43bed4 <ferror@plt+0x37ef4>  // b.hs, b.nlast
  43be20:	ldrb	w8, [x25]
  43be24:	cmp	w8, #0xe1
  43be28:	b.le	43be50 <ferror@plt+0x37e70>
  43be2c:	cmp	w8, #0xe2
  43be30:	b.ne	43be14 <ferror@plt+0x37e34>  // b.any
  43be34:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43be38:	mov	w2, #0x3                   	// #3
  43be3c:	add	x0, x0, #0x414
  43be40:	mov	x1, x25
  43be44:	bl	403880 <strncmp@plt>
  43be48:	cbnz	w0, 43be14 <ferror@plt+0x37e34>
  43be4c:	b	43bf10 <ferror@plt+0x37f30>
  43be50:	cbz	w8, 43bf04 <ferror@plt+0x37f24>
  43be54:	cmp	w8, #0xa
  43be58:	b.eq	43bf04 <ferror@plt+0x37f24>  // b.none
  43be5c:	cmp	w8, #0xd
  43be60:	b.ne	43be14 <ferror@plt+0x37e34>  // b.any
  43be64:	mov	x26, x19
  43be68:	ldur	x19, [x29, #-24]
  43be6c:	cmp	w28, #0x2
  43be70:	sub	x8, x27, #0x1
  43be74:	b.eq	43bff0 <ferror@plt+0x38010>  // b.none
  43be78:	cmp	x25, x8
  43be7c:	b.eq	43bc94 <ferror@plt+0x37cb4>  // b.none
  43be80:	b	43bff0 <ferror@plt+0x38010>
  43be84:	cbz	x21, 43beb4 <ferror@plt+0x37ed4>
  43be88:	ldr	x2, [sp, #32]
  43be8c:	mov	x0, x26
  43be90:	mov	x1, x25
  43be94:	bl	403970 <bcmp@plt>
  43be98:	cbz	w0, 43bfa8 <ferror@plt+0x37fc8>
  43be9c:	ldrb	w8, [x25]
  43bea0:	ldrb	w8, [x20, x8]
  43bea4:	add	x25, x25, x8
  43bea8:	cmp	x25, x27
  43beac:	b.cc	43be88 <ferror@plt+0x37ea8>  // b.lo, b.ul, b.last
  43beb0:	b	43bed4 <ferror@plt+0x37ef4>
  43beb4:	ldr	x2, [sp, #32]
  43beb8:	mov	x0, x26
  43bebc:	mov	x1, x25
  43bec0:	bl	403970 <bcmp@plt>
  43bec4:	cbz	w0, 43bfa8 <ferror@plt+0x37fc8>
  43bec8:	add	x25, x25, #0x1
  43becc:	cmp	x25, x27
  43bed0:	b.cc	43beb4 <ferror@plt+0x37ed4>  // b.lo, b.ul, b.last
  43bed4:	cmp	x25, x27
  43bed8:	b.ne	43c044 <ferror@plt+0x38064>  // b.any
  43bedc:	cmp	w28, #0x2
  43bee0:	mov	x26, x19
  43bee4:	b.eq	43bfb8 <ferror@plt+0x37fd8>  // b.none
  43bee8:	ldr	x8, [sp, #16]
  43beec:	ldur	x19, [x29, #-24]
  43bef0:	subs	x8, x22, x8
  43bef4:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  43bef8:	stur	x8, [x29, #-8]
  43befc:	mov	w8, #0x1                   	// #1
  43bf00:	b	43bc90 <ferror@plt+0x37cb0>
  43bf04:	sub	x22, x25, x24
  43bf08:	mov	w10, #0x1                   	// #1
  43bf0c:	b	43bf18 <ferror@plt+0x37f38>
  43bf10:	sub	x22, x25, x24
  43bf14:	mov	w10, #0x3                   	// #3
  43bf18:	ldur	x9, [x29, #-16]
  43bf1c:	ldr	x8, [sp, #24]
  43bf20:	cbz	x8, 43bf28 <ferror@plt+0x37f48>
  43bf24:	str	x22, [x8]
  43bf28:	cbz	x9, 43bf34 <ferror@plt+0x37f54>
  43bf2c:	add	x8, x10, x22
  43bf30:	str	x8, [x9]
  43bf34:	mov	w0, #0x1                   	// #1
  43bf38:	ldp	x20, x19, [sp, #144]
  43bf3c:	ldp	x22, x21, [sp, #128]
  43bf40:	ldp	x24, x23, [sp, #112]
  43bf44:	ldp	x26, x25, [sp, #96]
  43bf48:	ldp	x28, x27, [sp, #80]
  43bf4c:	ldp	x29, x30, [sp, #64]
  43bf50:	add	sp, sp, #0xa0
  43bf54:	ret
  43bf58:	ldur	x8, [x29, #-16]
  43bf5c:	cbz	x8, 43bf38 <ferror@plt+0x37f58>
  43bf60:	str	xzr, [x8]
  43bf64:	b	43bf38 <ferror@plt+0x37f58>
  43bf68:	ldur	x8, [x29, #-16]
  43bf6c:	cbz	x8, 43bf74 <ferror@plt+0x37f94>
  43bf70:	str	xzr, [x8]
  43bf74:	ldr	x19, [sp, #8]
  43bf78:	cbz	x21, 43bfa0 <ferror@plt+0x37fc0>
  43bf7c:	ldr	x8, [x26]
  43bf80:	ldr	x8, [x8, #8]
  43bf84:	cbz	x8, 43bfa0 <ferror@plt+0x37fc0>
  43bf88:	bl	438744 <ferror@plt+0x34764>
  43bf8c:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43bf90:	mov	w1, w0
  43bf94:	add	x3, x3, #0xf15
  43bf98:	mov	w2, #0x3                   	// #3
  43bf9c:	b	43bc30 <ferror@plt+0x37c50>
  43bfa0:	mov	w0, #0x2                   	// #2
  43bfa4:	b	43bf38 <ferror@plt+0x37f58>
  43bfa8:	ldur	x9, [x29, #-16]
  43bfac:	ldp	x8, x10, [sp, #24]
  43bfb0:	sub	x22, x25, x24
  43bfb4:	b	43bf20 <ferror@plt+0x37f40>
  43bfb8:	cbz	x21, 43bfe8 <ferror@plt+0x38008>
  43bfbc:	ldr	x8, [x26]
  43bfc0:	ldur	x9, [x29, #-16]
  43bfc4:	ldr	x8, [x8, #8]
  43bfc8:	cbz	x8, 43c010 <ferror@plt+0x38030>
  43bfcc:	bl	438744 <ferror@plt+0x34764>
  43bfd0:	mov	w1, w0
  43bfd4:	ldr	x0, [sp, #8]
  43bfd8:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43bfdc:	add	x3, x3, #0xe7f
  43bfe0:	mov	w2, #0x3                   	// #3
  43bfe4:	b	43bc34 <ferror@plt+0x37c54>
  43bfe8:	mov	x10, xzr
  43bfec:	b	43bf18 <ferror@plt+0x37f38>
  43bff0:	cmp	x25, x8
  43bff4:	sub	x22, x25, x24
  43bff8:	b.cs	43bf08 <ferror@plt+0x37f28>  // b.hs, b.nlast
  43bffc:	ldrb	w8, [x25, #1]
  43c000:	cmp	w8, #0xa
  43c004:	b.ne	43bf08 <ferror@plt+0x37f28>  // b.any
  43c008:	mov	w10, #0x2                   	// #2
  43c00c:	b	43bf18 <ferror@plt+0x37f38>
  43c010:	ldr	x8, [sp, #24]
  43c014:	mov	x10, xzr
  43c018:	b	43bf20 <ferror@plt+0x37f40>
  43c01c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c020:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c024:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c028:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c02c:	add	x0, x0, #0xf7f
  43c030:	add	x1, x1, #0x94b
  43c034:	add	x3, x3, #0x3d4
  43c038:	add	x4, x4, #0x3f3
  43c03c:	mov	w2, #0x721                 	// #1825
  43c040:	bl	427628 <ferror@plt+0x23648>
  43c044:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c048:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c04c:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c050:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c054:	add	x0, x0, #0xf7f
  43c058:	add	x1, x1, #0x94b
  43c05c:	add	x3, x3, #0x3d4
  43c060:	add	x4, x4, #0x418
  43c064:	mov	w2, #0x75a                 	// #1882
  43c068:	bl	427628 <ferror@plt+0x23648>
  43c06c:	sub	sp, sp, #0x40
  43c070:	stp	x29, x30, [sp, #16]
  43c074:	stp	x22, x21, [sp, #32]
  43c078:	stp	x20, x19, [sp, #48]
  43c07c:	add	x29, sp, #0x10
  43c080:	cbz	x0, 43c174 <ferror@plt+0x38194>
  43c084:	mov	x20, x1
  43c088:	cbz	x1, 43c190 <ferror@plt+0x381b0>
  43c08c:	mov	x21, x3
  43c090:	mov	x22, x2
  43c094:	mov	x19, x0
  43c098:	cbz	x3, 43c0a4 <ferror@plt+0x380c4>
  43c09c:	ldr	x8, [x21]
  43c0a0:	cbnz	x8, 43c1c8 <ferror@plt+0x381e8>
  43c0a4:	ldrb	w8, [x19, #94]
  43c0a8:	tbz	w8, #3, 43c1ac <ferror@plt+0x381cc>
  43c0ac:	ldr	x8, [x20, #8]
  43c0b0:	cbz	x8, 43c0c0 <ferror@plt+0x380e0>
  43c0b4:	mov	x0, x20
  43c0b8:	mov	x1, xzr
  43c0bc:	bl	423520 <ferror@plt+0x1f540>
  43c0c0:	add	x1, sp, #0x8
  43c0c4:	mov	x0, x19
  43c0c8:	mov	x2, x22
  43c0cc:	mov	x3, x21
  43c0d0:	bl	43bbf0 <ferror@plt+0x37c10>
  43c0d4:	cmp	w0, #0x1
  43c0d8:	b.ne	43c130 <ferror@plt+0x38150>  // b.any
  43c0dc:	ldr	x8, [x19, #16]
  43c0e0:	cbz	x8, 43c144 <ferror@plt+0x38164>
  43c0e4:	ldr	x9, [x19, #72]
  43c0e8:	cbz	x9, 43c14c <ferror@plt+0x3816c>
  43c0ec:	cmp	x8, #0x0
  43c0f0:	mov	w21, #0x48                  	// #72
  43c0f4:	mov	w22, #0x40                  	// #64
  43c0f8:	csel	x8, x22, x21, eq  // eq = none
  43c0fc:	ldr	x8, [x19, x8]
  43c100:	ldr	x2, [sp, #8]
  43c104:	mov	x0, x20
  43c108:	ldr	x1, [x8]
  43c10c:	bl	423200 <ferror@plt+0x1f220>
  43c110:	ldr	x8, [x19, #16]
  43c114:	ldr	x2, [sp, #8]
  43c118:	mov	x1, xzr
  43c11c:	cmp	x8, #0x0
  43c120:	csel	x8, x22, x21, eq  // eq = none
  43c124:	ldr	x0, [x19, x8]
  43c128:	bl	424468 <ferror@plt+0x20488>
  43c12c:	mov	w0, #0x1                   	// #1
  43c130:	ldp	x20, x19, [sp, #48]
  43c134:	ldp	x22, x21, [sp, #32]
  43c138:	ldp	x29, x30, [sp, #16]
  43c13c:	add	sp, sp, #0x40
  43c140:	ret
  43c144:	ldr	x9, [x19, #64]
  43c148:	cbnz	x9, 43c0ec <ferror@plt+0x3810c>
  43c14c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c150:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c154:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c158:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43c15c:	add	x0, x0, #0xf7f
  43c160:	add	x1, x1, #0x94b
  43c164:	add	x3, x3, #0x3b6
  43c168:	add	x4, x4, #0xd99
  43c16c:	mov	w2, #0x6cc                 	// #1740
  43c170:	bl	427628 <ferror@plt+0x23648>
  43c174:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c178:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c17c:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43c180:	add	x0, x0, #0xf7f
  43c184:	add	x1, x1, #0xdab
  43c188:	add	x2, x2, #0x38f
  43c18c:	b	43c1e0 <ferror@plt+0x38200>
  43c190:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c194:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c198:	adrp	x2, 447000 <ferror@plt+0x43020>
  43c19c:	add	x0, x0, #0xf7f
  43c1a0:	add	x1, x1, #0xdab
  43c1a4:	add	x2, x2, #0x67c
  43c1a8:	b	43c1e0 <ferror@plt+0x38200>
  43c1ac:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c1b0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c1b4:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43c1b8:	add	x0, x0, #0xf7f
  43c1bc:	add	x1, x1, #0xdab
  43c1c0:	add	x2, x2, #0xd6d
  43c1c4:	b	43c1e0 <ferror@plt+0x38200>
  43c1c8:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c1cc:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c1d0:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43c1d4:	add	x0, x0, #0xf7f
  43c1d8:	add	x1, x1, #0xdab
  43c1dc:	add	x2, x2, #0xa5a
  43c1e0:	bl	415dcc <ferror@plt+0x11dec>
  43c1e4:	mov	w0, wzr
  43c1e8:	b	43c130 <ferror@plt+0x38150>
  43c1ec:	stp	x29, x30, [sp, #-48]!
  43c1f0:	stp	x22, x21, [sp, #16]
  43c1f4:	stp	x20, x19, [sp, #32]
  43c1f8:	mov	x29, sp
  43c1fc:	cbz	x0, 43c338 <ferror@plt+0x38358>
  43c200:	mov	x21, x3
  43c204:	mov	x22, x2
  43c208:	mov	x20, x1
  43c20c:	mov	x19, x0
  43c210:	cbz	x3, 43c21c <ferror@plt+0x3823c>
  43c214:	ldr	x8, [x21]
  43c218:	cbnz	x8, 43c370 <ferror@plt+0x38390>
  43c21c:	ldrb	w8, [x19, #94]
  43c220:	tbz	w8, #3, 43c354 <ferror@plt+0x38374>
  43c224:	cbz	x20, 43c22c <ferror@plt+0x3824c>
  43c228:	str	xzr, [x20]
  43c22c:	cbz	x22, 43c234 <ferror@plt+0x38254>
  43c230:	str	xzr, [x22]
  43c234:	ldrb	w8, [x19, #94]
  43c238:	tbnz	w8, #0, 43c26c <ferror@plt+0x3828c>
  43c23c:	bl	438744 <ferror@plt+0x34764>
  43c240:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43c244:	mov	w1, w0
  43c248:	add	x3, x3, #0xe4f
  43c24c:	mov	w2, #0x2                   	// #2
  43c250:	mov	x0, x21
  43c254:	bl	409b3c <ferror@plt+0x5b5c>
  43c258:	mov	w0, wzr
  43c25c:	ldp	x20, x19, [sp, #32]
  43c260:	ldp	x22, x21, [sp, #16]
  43c264:	ldp	x29, x30, [sp], #48
  43c268:	ret
  43c26c:	mov	x0, x19
  43c270:	mov	x1, x21
  43c274:	bl	43c3a0 <ferror@plt+0x383c0>
  43c278:	cmp	w0, #0x1
  43c27c:	b.eq	43c26c <ferror@plt+0x3828c>  // b.none
  43c280:	cmp	w0, #0x2
  43c284:	b.ne	43c25c <ferror@plt+0x3827c>  // b.any
  43c288:	ldr	x8, [x19, #16]
  43c28c:	cbz	x8, 43c2b4 <ferror@plt+0x382d4>
  43c290:	ldr	x9, [x19, #64]
  43c294:	ldr	x9, [x9, #8]
  43c298:	cbz	x9, 43c2b4 <ferror@plt+0x382d4>
  43c29c:	bl	438744 <ferror@plt+0x34764>
  43c2a0:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43c2a4:	mov	w1, w0
  43c2a8:	add	x3, x3, #0xe7f
  43c2ac:	mov	w2, #0x3                   	// #3
  43c2b0:	b	43c250 <ferror@plt+0x38270>
  43c2b4:	cmp	x8, #0x0
  43c2b8:	mov	w8, #0x48                  	// #72
  43c2bc:	mov	w9, #0x40                  	// #64
  43c2c0:	csel	x8, x9, x8, eq  // eq = none
  43c2c4:	ldr	x0, [x19, x8]
  43c2c8:	cbz	x0, 43c2f8 <ferror@plt+0x38318>
  43c2cc:	cbz	x22, 43c2d8 <ferror@plt+0x382f8>
  43c2d0:	ldr	x8, [x0, #8]
  43c2d4:	str	x8, [x22]
  43c2d8:	cbz	x20, 43c310 <ferror@plt+0x38330>
  43c2dc:	mov	w1, wzr
  43c2e0:	bl	423334 <ferror@plt+0x1f354>
  43c2e4:	str	x0, [x20]
  43c2e8:	ldr	x8, [x19, #16]
  43c2ec:	cbz	x8, 43c320 <ferror@plt+0x38340>
  43c2f0:	str	xzr, [x19, #72]
  43c2f4:	b	43c324 <ferror@plt+0x38344>
  43c2f8:	cbz	x20, 43c324 <ferror@plt+0x38344>
  43c2fc:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43c300:	add	x0, x0, #0x5ef
  43c304:	bl	4209b8 <ferror@plt+0x1c9d8>
  43c308:	str	x0, [x20]
  43c30c:	b	43c324 <ferror@plt+0x38344>
  43c310:	mov	w1, #0x1                   	// #1
  43c314:	bl	423334 <ferror@plt+0x1f354>
  43c318:	ldr	x8, [x19, #16]
  43c31c:	cbnz	x8, 43c2f0 <ferror@plt+0x38310>
  43c320:	str	xzr, [x19, #64]
  43c324:	mov	w0, #0x1                   	// #1
  43c328:	ldp	x20, x19, [sp, #32]
  43c32c:	ldp	x22, x21, [sp, #16]
  43c330:	ldp	x29, x30, [sp], #48
  43c334:	ret
  43c338:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c33c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c340:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43c344:	add	x0, x0, #0xf7f
  43c348:	add	x1, x1, #0xe00
  43c34c:	add	x2, x2, #0x38f
  43c350:	b	43c388 <ferror@plt+0x383a8>
  43c354:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c358:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c35c:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43c360:	add	x0, x0, #0xf7f
  43c364:	add	x1, x1, #0xe00
  43c368:	add	x2, x2, #0xd6d
  43c36c:	b	43c388 <ferror@plt+0x383a8>
  43c370:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c374:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c378:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43c37c:	add	x0, x0, #0xf7f
  43c380:	add	x1, x1, #0xe00
  43c384:	add	x2, x2, #0xa5a
  43c388:	bl	415dcc <ferror@plt+0x11dec>
  43c38c:	mov	w0, wzr
  43c390:	ldp	x20, x19, [sp, #32]
  43c394:	ldp	x22, x21, [sp, #16]
  43c398:	ldp	x29, x30, [sp], #48
  43c39c:	ret
  43c3a0:	sub	sp, sp, #0x70
  43c3a4:	stp	x29, x30, [sp, #32]
  43c3a8:	stp	x24, x23, [sp, #64]
  43c3ac:	stp	x22, x21, [sp, #80]
  43c3b0:	stp	x20, x19, [sp, #96]
  43c3b4:	ldrb	w8, [x0, #94]
  43c3b8:	mov	x20, x0
  43c3bc:	mov	x21, x1
  43c3c0:	str	x25, [sp, #48]
  43c3c4:	add	x29, sp, #0x20
  43c3c8:	tbz	w8, #5, 43c414 <ferror@plt+0x38434>
  43c3cc:	ldr	x8, [x20, #80]
  43c3d0:	cbz	x8, 43c3fc <ferror@plt+0x3841c>
  43c3d4:	ldr	x8, [x8, #8]
  43c3d8:	cbz	x8, 43c3fc <ferror@plt+0x3841c>
  43c3dc:	mov	x0, x20
  43c3e0:	mov	x1, x21
  43c3e4:	bl	43add0 <ferror@plt+0x36df0>
  43c3e8:	mov	w19, w0
  43c3ec:	cmp	w0, #0x1
  43c3f0:	b.ne	43c7b0 <ferror@plt+0x387d0>  // b.any
  43c3f4:	ldrb	w8, [x20, #94]
  43c3f8:	tbz	w8, #5, 43c414 <ferror@plt+0x38434>
  43c3fc:	ldrb	w8, [x20, #88]
  43c400:	cbz	w8, 43c414 <ferror@plt+0x38434>
  43c404:	adrp	x0, 47f000 <ferror@plt+0x7b020>
  43c408:	add	x0, x0, #0x57e
  43c40c:	bl	43abd0 <ferror@plt+0x36bf0>
  43c410:	strb	wzr, [x20, #88]
  43c414:	ldr	x0, [x20, #64]
  43c418:	cbnz	x0, 43c428 <ferror@plt+0x38448>
  43c41c:	ldr	x0, [x20, #56]
  43c420:	bl	423078 <ferror@plt+0x1f098>
  43c424:	str	x0, [x20, #64]
  43c428:	ldr	x22, [x0, #8]
  43c42c:	ldr	x8, [x20, #56]
  43c430:	add	x1, x8, x22
  43c434:	bl	423600 <ferror@plt+0x1f620>
  43c438:	ldp	x2, x8, [x20, #56]
  43c43c:	ldr	x9, [x20, #8]
  43c440:	add	x3, x29, #0x18
  43c444:	mov	x0, x20
  43c448:	ldr	x8, [x8]
  43c44c:	ldr	x9, [x9]
  43c450:	mov	x4, x21
  43c454:	add	x1, x8, x22
  43c458:	blr	x9
  43c45c:	ldr	x8, [x29, #24]
  43c460:	mov	w19, w0
  43c464:	cmp	w0, #0x1
  43c468:	b.eq	43c470 <ferror@plt+0x38490>  // b.none
  43c46c:	cbnz	x8, 43c7dc <ferror@plt+0x387fc>
  43c470:	ldr	x0, [x20, #64]
  43c474:	add	x1, x8, x22
  43c478:	bl	423520 <ferror@plt+0x1f540>
  43c47c:	cmp	w19, #0x1
  43c480:	b.eq	43c4a0 <ferror@plt+0x384c0>  // b.none
  43c484:	cmp	w19, #0x2
  43c488:	b.ne	43c7b0 <ferror@plt+0x387d0>  // b.any
  43c48c:	ldr	x8, [x20, #64]
  43c490:	ldr	x8, [x8, #8]
  43c494:	cbnz	x8, 43c4ac <ferror@plt+0x384cc>
  43c498:	mov	w19, #0x2                   	// #2
  43c49c:	b	43c7b0 <ferror@plt+0x387d0>
  43c4a0:	ldr	x8, [x20, #64]
  43c4a4:	ldr	x8, [x8, #8]
  43c4a8:	cbz	x8, 43c854 <ferror@plt+0x38874>
  43c4ac:	ldr	x0, [x20, #72]
  43c4b0:	cbz	x0, 43c4c4 <ferror@plt+0x384e4>
  43c4b4:	ldr	x24, [x0, #8]
  43c4b8:	ldrb	w8, [x20, #94]
  43c4bc:	tbz	w8, #1, 43c4e4 <ferror@plt+0x38504>
  43c4c0:	b	43c554 <ferror@plt+0x38574>
  43c4c4:	ldr	x8, [x20, #16]
  43c4c8:	cbz	x8, 43c544 <ferror@plt+0x38564>
  43c4cc:	ldr	x0, [x20, #56]
  43c4d0:	bl	423078 <ferror@plt+0x1f098>
  43c4d4:	mov	x24, xzr
  43c4d8:	str	x0, [x20, #72]
  43c4dc:	ldrb	w8, [x20, #94]
  43c4e0:	tbnz	w8, #1, 43c554 <ferror@plt+0x38574>
  43c4e4:	ldr	x8, [x20, #16]
  43c4e8:	cbz	x8, 43c7b0 <ferror@plt+0x387d0>
  43c4ec:	cbz	x0, 43c8f4 <ferror@plt+0x38914>
  43c4f0:	ldr	x8, [x20, #64]
  43c4f4:	ldp	x22, x9, [x8]
  43c4f8:	cmp	x9, #0x1
  43c4fc:	add	x23, x22, x9
  43c500:	b.lt	43c758 <ferror@plt+0x38778>  // b.tstop
  43c504:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  43c508:	ldr	x25, [x8, #4064]
  43c50c:	sub	x1, x23, x22
  43c510:	mov	x0, x22
  43c514:	bl	42ce0c <ferror@plt+0x28e2c>
  43c518:	cmn	w0, #0x2
  43c51c:	b.eq	43c74c <ferror@plt+0x3876c>  // b.none
  43c520:	cmn	w0, #0x1
  43c524:	b.eq	43c714 <ferror@plt+0x38734>  // b.none
  43c528:	ldrb	w8, [x22]
  43c52c:	ldrb	w8, [x25, x8]
  43c530:	add	x22, x22, x8
  43c534:	cmp	x22, x23
  43c538:	b.cc	43c50c <ferror@plt+0x3852c>  // b.lo, b.ul, b.last
  43c53c:	mov	x22, x23
  43c540:	b	43c74c <ferror@plt+0x3876c>
  43c544:	mov	x0, xzr
  43c548:	mov	x24, xzr
  43c54c:	ldrb	w8, [x20, #94]
  43c550:	tbz	w8, #1, 43c4e4 <ferror@plt+0x38504>
  43c554:	cbz	x0, 43c87c <ferror@plt+0x3889c>
  43c558:	ldr	x9, [x20, #64]
  43c55c:	mov	w25, #0x6                   	// #6
  43c560:	ldr	x8, [x9]
  43c564:	ldr	x9, [x9, #8]
  43c568:	stur	x9, [x29, #-8]
  43c56c:	ldp	x10, x11, [x0, #8]
  43c570:	str	x8, [sp, #8]
  43c574:	mvn	x8, x10
  43c578:	add	x8, x11, x8
  43c57c:	cmp	x9, x8
  43c580:	csel	x8, x9, x8, hi  // hi = pmore
  43c584:	cmp	x8, #0x6
  43c588:	csel	x8, x8, x25, hi  // hi = pmore
  43c58c:	add	x1, x8, x10
  43c590:	str	x8, [sp, #16]
  43c594:	bl	423600 <ferror@plt+0x1f620>
  43c598:	ldr	x8, [x20, #72]
  43c59c:	ldr	x10, [sp, #16]
  43c5a0:	add	x1, sp, #0x8
  43c5a4:	sub	x2, x29, #0x8
  43c5a8:	ldp	x9, x8, [x8]
  43c5ac:	mov	x3, sp
  43c5b0:	add	x4, sp, #0x10
  43c5b4:	add	x8, x9, x8
  43c5b8:	sub	x8, x8, x10
  43c5bc:	str	x8, [sp]
  43c5c0:	ldr	x0, [x20, #24]
  43c5c4:	bl	4388d4 <ferror@plt+0x348f4>
  43c5c8:	mov	x23, x0
  43c5cc:	bl	403ee0 <__errno_location@plt>
  43c5d0:	ldr	x8, [x20, #64]
  43c5d4:	ldr	x11, [sp, #8]
  43c5d8:	ldur	x9, [x29, #-8]
  43c5dc:	ldp	x12, x10, [x8]
  43c5e0:	add	x11, x11, x9
  43c5e4:	add	x12, x12, x10
  43c5e8:	cmp	x11, x12
  43c5ec:	b.ne	43c8a4 <ferror@plt+0x388c4>  // b.any
  43c5f0:	ldr	x11, [x20, #72]
  43c5f4:	ldr	x12, [sp]
  43c5f8:	ldr	x13, [sp, #16]
  43c5fc:	ldp	x14, x11, [x11]
  43c600:	add	x12, x12, x13
  43c604:	add	x11, x14, x11
  43c608:	cmp	x12, x11
  43c60c:	b.ne	43c8cc <ferror@plt+0x388ec>  // b.any
  43c610:	ldr	w22, [x0]
  43c614:	sub	x2, x10, x9
  43c618:	mov	x0, x8
  43c61c:	mov	x1, xzr
  43c620:	bl	424468 <ferror@plt+0x20488>
  43c624:	ldr	x0, [x20, #72]
  43c628:	ldr	x9, [sp, #16]
  43c62c:	ldr	x8, [x0, #8]
  43c630:	sub	x1, x8, x9
  43c634:	bl	423520 <ferror@plt+0x1f540>
  43c638:	cmn	x23, #0x1
  43c63c:	b.ne	43c78c <ferror@plt+0x387ac>  // b.any
  43c640:	cmp	w22, #0x15
  43c644:	b.gt	43c66c <ferror@plt+0x3868c>
  43c648:	cmp	w22, #0x7
  43c64c:	b.ne	43c6d4 <ferror@plt+0x386f4>  // b.any
  43c650:	ldr	x9, [x20, #64]
  43c654:	ldr	x10, [sp, #8]
  43c658:	ldr	x8, [x9]
  43c65c:	cmp	x10, x8
  43c660:	b.eq	43c804 <ferror@plt+0x38824>  // b.none
  43c664:	ldr	x0, [x20, #72]
  43c668:	b	43c564 <ferror@plt+0x38584>
  43c66c:	cmp	w22, #0x54
  43c670:	b.eq	43c6a4 <ferror@plt+0x386c4>  // b.none
  43c674:	cmp	w22, #0x16
  43c678:	b.ne	43c6dc <ferror@plt+0x386fc>  // b.any
  43c67c:	ldr	x8, [x20, #72]
  43c680:	cmp	w19, #0x2
  43c684:	ldr	x8, [x8, #8]
  43c688:	b.ne	43c79c <ferror@plt+0x387bc>  // b.any
  43c68c:	cmp	x24, x8
  43c690:	b.ne	43c79c <ferror@plt+0x387bc>  // b.any
  43c694:	mov	w19, #0x2                   	// #2
  43c698:	mov	w8, #0x1                   	// #1
  43c69c:	tbz	w8, #0, 43c7ac <ferror@plt+0x387cc>
  43c6a0:	b	43c7b0 <ferror@plt+0x387d0>
  43c6a4:	ldr	x8, [x20, #72]
  43c6a8:	ldr	x8, [x8, #8]
  43c6ac:	cmp	x24, x8
  43c6b0:	b.cc	43c7a0 <ferror@plt+0x387c0>  // b.lo, b.ul, b.last
  43c6b4:	bl	438744 <ferror@plt+0x34764>
  43c6b8:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  43c6bc:	mov	w1, w0
  43c6c0:	add	x3, x3, #0x91
  43c6c4:	mov	w2, #0x1                   	// #1
  43c6c8:	mov	x0, x21
  43c6cc:	bl	409b3c <ferror@plt+0x5b5c>
  43c6d0:	b	43c708 <ferror@plt+0x38728>
  43c6d4:	cmp	w22, #0x9
  43c6d8:	b.eq	43c82c <ferror@plt+0x3884c>  // b.none
  43c6dc:	bl	438744 <ferror@plt+0x34764>
  43c6e0:	mov	w20, w0
  43c6e4:	mov	w0, w22
  43c6e8:	bl	421238 <ferror@plt+0x1d258>
  43c6ec:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  43c6f0:	mov	x4, x0
  43c6f4:	add	x3, x3, #0xdc2
  43c6f8:	mov	w2, #0x2                   	// #2
  43c6fc:	mov	x0, x21
  43c700:	mov	w1, w20
  43c704:	bl	40998c <ferror@plt+0x59ac>
  43c708:	mov	w8, wzr
  43c70c:	tbz	w8, #0, 43c7ac <ferror@plt+0x387cc>
  43c710:	b	43c7b0 <ferror@plt+0x387d0>
  43c714:	ldr	x8, [x20, #72]
  43c718:	ldr	x8, [x8, #8]
  43c71c:	cmp	x24, x8
  43c720:	b.cs	43c72c <ferror@plt+0x3874c>  // b.hs, b.nlast
  43c724:	mov	w19, #0x1                   	// #1
  43c728:	b	43c74c <ferror@plt+0x3876c>
  43c72c:	bl	438744 <ferror@plt+0x34764>
  43c730:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  43c734:	mov	w1, w0
  43c738:	add	x3, x3, #0x91
  43c73c:	mov	w2, #0x1                   	// #1
  43c740:	mov	x0, x21
  43c744:	bl	409b3c <ferror@plt+0x5b5c>
  43c748:	mov	w19, wzr
  43c74c:	ldr	x8, [x20, #64]
  43c750:	mov	x23, x22
  43c754:	ldr	x22, [x8]
  43c758:	cmp	x23, x22
  43c75c:	b.ls	43c7b0 <ferror@plt+0x387d0>  // b.plast
  43c760:	ldr	x0, [x20, #72]
  43c764:	sub	w8, w23, w22
  43c768:	sxtw	x21, w8
  43c76c:	mov	x1, x22
  43c770:	mov	x2, x21
  43c774:	bl	423200 <ferror@plt+0x1f220>
  43c778:	ldr	x0, [x20, #64]
  43c77c:	mov	x1, xzr
  43c780:	mov	x2, x21
  43c784:	bl	424468 <ferror@plt+0x20488>
  43c788:	b	43c7b0 <ferror@plt+0x387d0>
  43c78c:	cmp	w19, #0x1
  43c790:	b.ne	43c7d0 <ferror@plt+0x387f0>  // b.any
  43c794:	ldr	x8, [x20, #72]
  43c798:	ldr	x8, [x8, #8]
  43c79c:	cbz	x8, 43c91c <ferror@plt+0x3893c>
  43c7a0:	mov	w8, #0x1                   	// #1
  43c7a4:	mov	w19, #0x1                   	// #1
  43c7a8:	tbnz	w8, #0, 43c7b0 <ferror@plt+0x387d0>
  43c7ac:	mov	w19, wzr
  43c7b0:	mov	w0, w19
  43c7b4:	ldp	x20, x19, [sp, #96]
  43c7b8:	ldp	x22, x21, [sp, #80]
  43c7bc:	ldp	x24, x23, [sp, #64]
  43c7c0:	ldr	x25, [sp, #48]
  43c7c4:	ldp	x29, x30, [sp, #32]
  43c7c8:	add	sp, sp, #0x70
  43c7cc:	ret
  43c7d0:	mov	w8, #0x1                   	// #1
  43c7d4:	tbz	w8, #0, 43c7ac <ferror@plt+0x387cc>
  43c7d8:	b	43c7b0 <ferror@plt+0x387d0>
  43c7dc:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c7e0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c7e4:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c7e8:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c7ec:	add	x0, x0, #0xf7f
  43c7f0:	add	x1, x1, #0x94b
  43c7f4:	add	x3, x3, #0x42d
  43c7f8:	add	x4, x4, #0x446
  43c7fc:	mov	w2, #0x5e5                 	// #1509
  43c800:	bl	427628 <ferror@plt+0x23648>
  43c804:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c808:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c80c:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c810:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c814:	add	x0, x0, #0xf7f
  43c818:	add	x1, x1, #0x94b
  43c81c:	add	x3, x3, #0x42d
  43c820:	add	x4, x4, #0x550
  43c824:	mov	w2, #0x629                 	// #1577
  43c828:	bl	427628 <ferror@plt+0x23648>
  43c82c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c830:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c834:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c838:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c83c:	add	x0, x0, #0xf7f
  43c840:	add	x1, x1, #0x94b
  43c844:	add	x3, x3, #0x42d
  43c848:	add	x4, x4, #0x570
  43c84c:	mov	w2, #0x637                 	// #1591
  43c850:	bl	427628 <ferror@plt+0x23648>
  43c854:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c858:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c85c:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c860:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c864:	add	x0, x0, #0xf7f
  43c868:	add	x1, x1, #0x94b
  43c86c:	add	x3, x3, #0x42d
  43c870:	add	x4, x4, #0x479
  43c874:	mov	w2, #0x5ed                 	// #1517
  43c878:	bl	427628 <ferror@plt+0x23648>
  43c87c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c880:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c884:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c888:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c88c:	add	x0, x0, #0xf7f
  43c890:	add	x1, x1, #0x94b
  43c894:	add	x3, x3, #0x42d
  43c898:	add	x4, x4, #0x494
  43c89c:	mov	w2, #0x5fe                 	// #1534
  43c8a0:	bl	427628 <ferror@plt+0x23648>
  43c8a4:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c8a8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c8ac:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c8b0:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c8b4:	add	x0, x0, #0xf7f
  43c8b8:	add	x1, x1, #0x94b
  43c8bc:	add	x3, x3, #0x42d
  43c8c0:	add	x4, x4, #0x4ae
  43c8c4:	mov	w2, #0x613                 	// #1555
  43c8c8:	bl	427628 <ferror@plt+0x23648>
  43c8cc:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c8d0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c8d4:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c8d8:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c8dc:	add	x0, x0, #0xf7f
  43c8e0:	add	x1, x1, #0x94b
  43c8e4:	add	x3, x3, #0x42d
  43c8e8:	add	x4, x4, #0x4f6
  43c8ec:	mov	w2, #0x615                 	// #1557
  43c8f0:	bl	427628 <ferror@plt+0x23648>
  43c8f4:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c8f8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c8fc:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c900:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c904:	add	x0, x0, #0xf7f
  43c908:	add	x1, x1, #0x94b
  43c90c:	add	x3, x3, #0x42d
  43c910:	add	x4, x4, #0x494
  43c914:	mov	w2, #0x644                 	// #1604
  43c918:	bl	427628 <ferror@plt+0x23648>
  43c91c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43c920:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43c924:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43c928:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43c92c:	add	x0, x0, #0xf7f
  43c930:	add	x1, x1, #0x94b
  43c934:	add	x3, x3, #0x42d
  43c938:	add	x4, x4, #0x580
  43c93c:	mov	w2, #0x63e                 	// #1598
  43c940:	bl	427628 <ferror@plt+0x23648>
  43c944:	stp	x29, x30, [sp, #-80]!
  43c948:	str	x25, [sp, #16]
  43c94c:	stp	x24, x23, [sp, #32]
  43c950:	stp	x22, x21, [sp, #48]
  43c954:	stp	x20, x19, [sp, #64]
  43c958:	mov	x29, sp
  43c95c:	cbz	x0, 43cbf4 <ferror@plt+0x38c14>
  43c960:	mov	x23, x4
  43c964:	mov	x19, x3
  43c968:	mov	x22, x2
  43c96c:	mov	x21, x1
  43c970:	mov	x20, x0
  43c974:	cbz	x4, 43c980 <ferror@plt+0x389a0>
  43c978:	ldr	x8, [x23]
  43c97c:	cbnz	x8, 43cc2c <ferror@plt+0x38c4c>
  43c980:	ldrb	w8, [x20, #94]
  43c984:	tbz	w8, #3, 43cc10 <ferror@plt+0x38c30>
  43c988:	cbz	x22, 43c9d4 <ferror@plt+0x389f4>
  43c98c:	cbz	x21, 43cc48 <ferror@plt+0x38c68>
  43c990:	tbnz	w8, #0, 43c9e0 <ferror@plt+0x38a00>
  43c994:	ldr	x8, [x20, #64]
  43c998:	cbz	x8, 43c9a4 <ferror@plt+0x389c4>
  43c99c:	ldr	x8, [x8, #8]
  43c9a0:	cbnz	x8, 43ccbc <ferror@plt+0x38cdc>
  43c9a4:	ldr	x8, [x20, #8]
  43c9a8:	add	x3, x29, #0x18
  43c9ac:	mov	x0, x20
  43c9b0:	mov	x1, x21
  43c9b4:	ldr	x8, [x8]
  43c9b8:	mov	x2, x22
  43c9bc:	mov	x4, x23
  43c9c0:	blr	x8
  43c9c4:	cbz	x19, 43cbd0 <ferror@plt+0x38bf0>
  43c9c8:	ldr	x8, [x29, #24]
  43c9cc:	str	x8, [x19]
  43c9d0:	b	43cbd0 <ferror@plt+0x38bf0>
  43c9d4:	cbz	x19, 43cbcc <ferror@plt+0x38bec>
  43c9d8:	str	xzr, [x19]
  43c9dc:	b	43cbcc <ferror@plt+0x38bec>
  43c9e0:	add	x24, x20, #0x48
  43c9e4:	add	x25, x20, #0x40
  43c9e8:	mov	w0, #0x1                   	// #1
  43c9ec:	ldr	x8, [x20, #16]
  43c9f0:	cbz	x8, 43ca30 <ferror@plt+0x38a50>
  43c9f4:	ldr	x9, [x24]
  43c9f8:	cbz	x9, 43ca0c <ferror@plt+0x38a2c>
  43c9fc:	cmp	x8, #0x0
  43ca00:	csel	x9, x25, x24, eq  // eq = none
  43ca04:	ldr	x9, [x9]
  43ca08:	ldr	x9, [x9, #8]
  43ca0c:	cmp	w0, #0x1
  43ca10:	b.ne	43ca3c <ferror@plt+0x38a5c>  // b.any
  43ca14:	cmp	x9, x22
  43ca18:	b.cs	43ca3c <ferror@plt+0x38a5c>  // b.hs, b.nlast
  43ca1c:	mov	x0, x20
  43ca20:	mov	x1, x23
  43ca24:	bl	43c3a0 <ferror@plt+0x383c0>
  43ca28:	ldr	x8, [x20, #16]
  43ca2c:	cbnz	x8, 43c9f4 <ferror@plt+0x38a14>
  43ca30:	ldr	x9, [x25]
  43ca34:	cbnz	x9, 43c9fc <ferror@plt+0x38a1c>
  43ca38:	b	43ca0c <ferror@plt+0x38a2c>
  43ca3c:	cbz	x8, 43ca4c <ferror@plt+0x38a6c>
  43ca40:	ldr	x9, [x24]
  43ca44:	cbnz	x9, 43ca54 <ferror@plt+0x38a74>
  43ca48:	b	43ca88 <ferror@plt+0x38aa8>
  43ca4c:	ldr	x9, [x25]
  43ca50:	cbz	x9, 43ca88 <ferror@plt+0x38aa8>
  43ca54:	cmp	x8, #0x0
  43ca58:	csel	x9, x25, x24, eq  // eq = none
  43ca5c:	ldr	x9, [x9]
  43ca60:	ldr	x9, [x9, #8]
  43ca64:	cbz	x9, 43ca88 <ferror@plt+0x38aa8>
  43ca68:	cbnz	w0, 43ca78 <ferror@plt+0x38a98>
  43ca6c:	mov	x0, x23
  43ca70:	bl	409c84 <ferror@plt+0x5ca4>
  43ca74:	ldr	x8, [x20, #16]
  43ca78:	cbz	x8, 43cad4 <ferror@plt+0x38af4>
  43ca7c:	ldr	x9, [x24]
  43ca80:	cbnz	x9, 43cadc <ferror@plt+0x38afc>
  43ca84:	b	43cc94 <ferror@plt+0x38cb4>
  43ca88:	cmp	w0, #0x1
  43ca8c:	b.eq	43cce4 <ferror@plt+0x38d04>  // b.none
  43ca90:	cmp	w0, #0x2
  43ca94:	b.ne	43cb0c <ferror@plt+0x38b2c>  // b.any
  43ca98:	cbz	x8, 43cb0c <ferror@plt+0x38b2c>
  43ca9c:	ldr	x8, [x25]
  43caa0:	cbz	x8, 43cb08 <ferror@plt+0x38b28>
  43caa4:	ldr	x8, [x8, #8]
  43caa8:	cbz	x8, 43cbe8 <ferror@plt+0x38c08>
  43caac:	bl	438744 <ferror@plt+0x34764>
  43cab0:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43cab4:	mov	w1, w0
  43cab8:	add	x3, x3, #0xf15
  43cabc:	mov	w2, #0x3                   	// #3
  43cac0:	mov	x0, x23
  43cac4:	bl	409b3c <ferror@plt+0x5b5c>
  43cac8:	mov	w0, wzr
  43cacc:	cbnz	x19, 43cb10 <ferror@plt+0x38b30>
  43cad0:	b	43cbd0 <ferror@plt+0x38bf0>
  43cad4:	ldr	x9, [x25]
  43cad8:	cbz	x9, 43cc94 <ferror@plt+0x38cb4>
  43cadc:	cmp	x8, #0x0
  43cae0:	csel	x9, x25, x24, eq  // eq = none
  43cae4:	ldr	x9, [x9]
  43cae8:	mov	x23, x22
  43caec:	ldr	x9, [x9, #8]
  43caf0:	cmp	x9, x22
  43caf4:	b.hi	43cb34 <ferror@plt+0x38b54>  // b.pmore
  43caf8:	cbz	x8, 43cb18 <ferror@plt+0x38b38>
  43cafc:	ldr	x9, [x24]
  43cb00:	cbnz	x9, 43cb20 <ferror@plt+0x38b40>
  43cb04:	b	43cc94 <ferror@plt+0x38cb4>
  43cb08:	mov	w0, #0x2                   	// #2
  43cb0c:	cbz	x19, 43cbd0 <ferror@plt+0x38bf0>
  43cb10:	str	xzr, [x19]
  43cb14:	b	43cbd0 <ferror@plt+0x38bf0>
  43cb18:	ldr	x9, [x25]
  43cb1c:	cbz	x9, 43cc94 <ferror@plt+0x38cb4>
  43cb20:	cmp	x8, #0x0
  43cb24:	csel	x9, x25, x24, eq  // eq = none
  43cb28:	ldr	x9, [x9]
  43cb2c:	ldr	x23, [x9, #8]
  43cb30:	cbz	x23, 43cc94 <ferror@plt+0x38cb4>
  43cb34:	cbz	x8, 43cb84 <ferror@plt+0x38ba4>
  43cb38:	ldr	x9, [x24]
  43cb3c:	adrp	x10, 45e000 <ferror@plt+0x5a020>
  43cb40:	ldr	x11, [x10, #4064]
  43cb44:	ldr	x9, [x9]
  43cb48:	add	x10, x9, x23
  43cb4c:	mov	x13, x9
  43cb50:	mov	x12, x13
  43cb54:	ldrb	w13, [x13]
  43cb58:	ldrb	w13, [x11, x13]
  43cb5c:	cbz	x13, 43cc6c <ferror@plt+0x38c8c>
  43cb60:	add	x13, x12, x13
  43cb64:	cmp	x13, x10
  43cb68:	b.cc	43cb50 <ferror@plt+0x38b70>  // b.lo, b.ul, b.last
  43cb6c:	sub	x9, x12, x9
  43cb70:	cmp	x13, x10
  43cb74:	csel	x23, x9, x23, hi  // hi = pmore
  43cb78:	cmp	x22, #0x6
  43cb7c:	b.cc	43cb84 <ferror@plt+0x38ba4>  // b.lo, b.ul, b.last
  43cb80:	cbz	x23, 43cd0c <ferror@plt+0x38d2c>
  43cb84:	cmp	x8, #0x0
  43cb88:	mov	w22, #0x48                  	// #72
  43cb8c:	mov	w24, #0x40                  	// #64
  43cb90:	csel	x8, x24, x22, eq  // eq = none
  43cb94:	ldr	x8, [x20, x8]
  43cb98:	mov	x0, x21
  43cb9c:	mov	x2, x23
  43cba0:	ldr	x1, [x8]
  43cba4:	bl	4034a0 <memcpy@plt>
  43cba8:	ldr	x8, [x20, #16]
  43cbac:	mov	x1, xzr
  43cbb0:	mov	x2, x23
  43cbb4:	cmp	x8, #0x0
  43cbb8:	csel	x8, x24, x22, eq  // eq = none
  43cbbc:	ldr	x0, [x20, x8]
  43cbc0:	bl	424468 <ferror@plt+0x20488>
  43cbc4:	cbz	x19, 43cbcc <ferror@plt+0x38bec>
  43cbc8:	str	x23, [x19]
  43cbcc:	mov	w0, #0x1                   	// #1
  43cbd0:	ldp	x20, x19, [sp, #64]
  43cbd4:	ldp	x22, x21, [sp, #48]
  43cbd8:	ldp	x24, x23, [sp, #32]
  43cbdc:	ldr	x25, [sp, #16]
  43cbe0:	ldp	x29, x30, [sp], #80
  43cbe4:	ret
  43cbe8:	mov	w0, #0x2                   	// #2
  43cbec:	cbnz	x19, 43cb10 <ferror@plt+0x38b30>
  43cbf0:	b	43cbd0 <ferror@plt+0x38bf0>
  43cbf4:	adrp	x0, 447000 <ferror@plt+0x43020>
  43cbf8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43cbfc:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43cc00:	add	x0, x0, #0xf7f
  43cc04:	add	x1, x1, #0xea9
  43cc08:	add	x2, x2, #0x38f
  43cc0c:	b	43cc60 <ferror@plt+0x38c80>
  43cc10:	adrp	x0, 447000 <ferror@plt+0x43020>
  43cc14:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43cc18:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43cc1c:	add	x0, x0, #0xf7f
  43cc20:	add	x1, x1, #0xea9
  43cc24:	add	x2, x2, #0xd6d
  43cc28:	b	43cc60 <ferror@plt+0x38c80>
  43cc2c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43cc30:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43cc34:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43cc38:	add	x0, x0, #0xf7f
  43cc3c:	add	x1, x1, #0xea9
  43cc40:	add	x2, x2, #0xa5a
  43cc44:	b	43cc60 <ferror@plt+0x38c80>
  43cc48:	adrp	x0, 447000 <ferror@plt+0x43020>
  43cc4c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43cc50:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43cc54:	add	x0, x0, #0xf7f
  43cc58:	add	x1, x1, #0xea9
  43cc5c:	add	x2, x2, #0x41a
  43cc60:	bl	415dcc <ferror@plt+0x11dec>
  43cc64:	mov	w0, wzr
  43cc68:	b	43cbd0 <ferror@plt+0x38bf0>
  43cc6c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43cc70:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43cc74:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43cc78:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43cc7c:	add	x0, x0, #0xf7f
  43cc80:	add	x1, x1, #0x94b
  43cc84:	add	x3, x3, #0xefd
  43cc88:	add	x4, x4, #0xf4c
  43cc8c:	mov	w2, #0x832                 	// #2098
  43cc90:	bl	427628 <ferror@plt+0x23648>
  43cc94:	adrp	x0, 447000 <ferror@plt+0x43020>
  43cc98:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43cc9c:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43cca0:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43cca4:	add	x0, x0, #0xf7f
  43cca8:	add	x1, x1, #0x94b
  43ccac:	add	x3, x3, #0xefd
  43ccb0:	add	x4, x4, #0xf3e
  43ccb4:	mov	w2, #0x823                 	// #2083
  43ccb8:	bl	427628 <ferror@plt+0x23648>
  43ccbc:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ccc0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43ccc4:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43ccc8:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43cccc:	add	x0, x0, #0xf7f
  43ccd0:	add	x1, x1, #0x94b
  43ccd4:	add	x3, x3, #0xefd
  43ccd8:	add	x4, x4, #0xab1
  43ccdc:	mov	w2, #0x7fa                 	// #2042
  43cce0:	bl	427628 <ferror@plt+0x23648>
  43cce4:	adrp	x0, 447000 <ferror@plt+0x43020>
  43cce8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43ccec:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43ccf0:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43ccf4:	add	x0, x0, #0xf7f
  43ccf8:	add	x1, x1, #0x94b
  43ccfc:	add	x3, x3, #0xefd
  43cd00:	add	x4, x4, #0x2c7
  43cd04:	mov	w2, #0x80d                 	// #2061
  43cd08:	bl	427628 <ferror@plt+0x23648>
  43cd0c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43cd10:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43cd14:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43cd18:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43cd1c:	add	x0, x0, #0xf7f
  43cd20:	add	x1, x1, #0x94b
  43cd24:	add	x3, x3, #0xefd
  43cd28:	add	x4, x4, #0xf61
  43cd2c:	mov	w2, #0x839                 	// #2105
  43cd30:	bl	427628 <ferror@plt+0x23648>
  43cd34:	stp	x29, x30, [sp, #-48]!
  43cd38:	str	x21, [sp, #16]
  43cd3c:	stp	x20, x19, [sp, #32]
  43cd40:	mov	x29, sp
  43cd44:	cbz	x0, 43ceb0 <ferror@plt+0x38ed0>
  43cd48:	ldr	x8, [x0, #16]
  43cd4c:	mov	x21, x0
  43cd50:	cbz	x8, 43cecc <ferror@plt+0x38eec>
  43cd54:	mov	x20, x2
  43cd58:	mov	x19, x1
  43cd5c:	cbz	x2, 43cd68 <ferror@plt+0x38d88>
  43cd60:	ldr	x8, [x20]
  43cd64:	cbnz	x8, 43cf04 <ferror@plt+0x38f24>
  43cd68:	ldrb	w8, [x21, #94]
  43cd6c:	tbz	w8, #3, 43cee8 <ferror@plt+0x38f08>
  43cd70:	mov	w0, #0x1                   	// #1
  43cd74:	ldr	x8, [x21, #72]
  43cd78:	cbz	x8, 43cd8c <ferror@plt+0x38dac>
  43cd7c:	ldr	x9, [x8, #8]
  43cd80:	cmp	w0, #0x1
  43cd84:	b.eq	43cd98 <ferror@plt+0x38db8>  // b.none
  43cd88:	b	43cdb4 <ferror@plt+0x38dd4>
  43cd8c:	mov	x9, xzr
  43cd90:	cmp	w0, #0x1
  43cd94:	b.ne	43cdb4 <ferror@plt+0x38dd4>  // b.any
  43cd98:	cbnz	x9, 43cdb4 <ferror@plt+0x38dd4>
  43cd9c:	mov	x0, x21
  43cda0:	mov	x1, x20
  43cda4:	bl	43c3a0 <ferror@plt+0x383c0>
  43cda8:	ldr	x8, [x21, #72]
  43cdac:	cbnz	x8, 43cd7c <ferror@plt+0x38d9c>
  43cdb0:	b	43cd8c <ferror@plt+0x38dac>
  43cdb4:	ldr	x9, [x21, #16]
  43cdb8:	cbz	x9, 43cdc4 <ferror@plt+0x38de4>
  43cdbc:	cbnz	x8, 43cdcc <ferror@plt+0x38dec>
  43cdc0:	b	43ce3c <ferror@plt+0x38e5c>
  43cdc4:	ldr	x8, [x21, #64]
  43cdc8:	cbz	x8, 43ce3c <ferror@plt+0x38e5c>
  43cdcc:	cmp	x9, #0x0
  43cdd0:	mov	w8, #0x48                  	// #72
  43cdd4:	mov	w9, #0x40                  	// #64
  43cdd8:	csel	x8, x9, x8, eq  // eq = none
  43cddc:	ldr	x8, [x21, x8]
  43cde0:	ldr	x8, [x8, #8]
  43cde4:	cbz	x8, 43ce3c <ferror@plt+0x38e5c>
  43cde8:	cbnz	w0, 43cdf4 <ferror@plt+0x38e14>
  43cdec:	mov	x0, x20
  43cdf0:	bl	409c84 <ferror@plt+0x5ca4>
  43cdf4:	ldr	x20, [x21, #72]
  43cdf8:	ldr	x21, [x20]
  43cdfc:	cbz	x19, 43ce0c <ferror@plt+0x38e2c>
  43ce00:	mov	x0, x21
  43ce04:	bl	42ca40 <ferror@plt+0x28a60>
  43ce08:	str	w0, [x19]
  43ce0c:	adrp	x8, 45e000 <ferror@plt+0x5a020>
  43ce10:	ldr	x8, [x8, #4064]
  43ce14:	ldrb	w9, [x21]
  43ce18:	mov	x0, x20
  43ce1c:	mov	x1, xzr
  43ce20:	ldrb	w2, [x8, x9]
  43ce24:	bl	424468 <ferror@plt+0x20488>
  43ce28:	mov	w0, #0x1                   	// #1
  43ce2c:	ldp	x20, x19, [sp, #32]
  43ce30:	ldr	x21, [sp, #16]
  43ce34:	ldp	x29, x30, [sp], #48
  43ce38:	ret
  43ce3c:	cmp	w0, #0x1
  43ce40:	b.eq	43cf34 <ferror@plt+0x38f54>  // b.none
  43ce44:	cmp	w0, #0x2
  43ce48:	b.ne	43ce88 <ferror@plt+0x38ea8>  // b.any
  43ce4c:	ldr	x8, [x21, #64]
  43ce50:	cbz	x8, 43ce84 <ferror@plt+0x38ea4>
  43ce54:	ldr	x8, [x8, #8]
  43ce58:	cbz	x8, 43cea4 <ferror@plt+0x38ec4>
  43ce5c:	bl	438744 <ferror@plt+0x34764>
  43ce60:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43ce64:	mov	w1, w0
  43ce68:	add	x3, x3, #0xf15
  43ce6c:	mov	w2, #0x3                   	// #3
  43ce70:	mov	x0, x20
  43ce74:	bl	409b3c <ferror@plt+0x5b5c>
  43ce78:	mov	w0, wzr
  43ce7c:	cbnz	x19, 43ce8c <ferror@plt+0x38eac>
  43ce80:	b	43ce2c <ferror@plt+0x38e4c>
  43ce84:	mov	w0, #0x2                   	// #2
  43ce88:	cbz	x19, 43ce2c <ferror@plt+0x38e4c>
  43ce8c:	mov	w8, #0xffffffff            	// #-1
  43ce90:	str	w8, [x19]
  43ce94:	ldp	x20, x19, [sp, #32]
  43ce98:	ldr	x21, [sp, #16]
  43ce9c:	ldp	x29, x30, [sp], #48
  43cea0:	ret
  43cea4:	mov	w0, #0x2                   	// #2
  43cea8:	cbnz	x19, 43ce8c <ferror@plt+0x38eac>
  43ceac:	b	43ce2c <ferror@plt+0x38e4c>
  43ceb0:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ceb4:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43ceb8:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43cebc:	add	x0, x0, #0xf7f
  43cec0:	add	x1, x1, #0xf7c
  43cec4:	add	x2, x2, #0x38f
  43cec8:	b	43cf1c <ferror@plt+0x38f3c>
  43cecc:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ced0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43ced4:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43ced8:	add	x0, x0, #0xf7f
  43cedc:	add	x1, x1, #0xf7c
  43cee0:	add	x2, x2, #0xfc5
  43cee4:	b	43cf1c <ferror@plt+0x38f3c>
  43cee8:	adrp	x0, 447000 <ferror@plt+0x43020>
  43ceec:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43cef0:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43cef4:	add	x0, x0, #0xf7f
  43cef8:	add	x1, x1, #0xf7c
  43cefc:	add	x2, x2, #0xd6d
  43cf00:	b	43cf1c <ferror@plt+0x38f3c>
  43cf04:	adrp	x0, 447000 <ferror@plt+0x43020>
  43cf08:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43cf0c:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43cf10:	add	x0, x0, #0xf7f
  43cf14:	add	x1, x1, #0xf7c
  43cf18:	add	x2, x2, #0xa5a
  43cf1c:	bl	415dcc <ferror@plt+0x11dec>
  43cf20:	mov	w0, wzr
  43cf24:	ldp	x20, x19, [sp, #32]
  43cf28:	ldr	x21, [sp, #16]
  43cf2c:	ldp	x29, x30, [sp], #48
  43cf30:	ret
  43cf34:	adrp	x0, 447000 <ferror@plt+0x43020>
  43cf38:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43cf3c:	adrp	x3, 47f000 <ferror@plt+0x7b020>
  43cf40:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43cf44:	add	x0, x0, #0xf7f
  43cf48:	add	x1, x1, #0x94b
  43cf4c:	add	x3, x3, #0xfdf
  43cf50:	add	x4, x4, #0x2c7
  43cf54:	mov	w2, #0x865                 	// #2149
  43cf58:	bl	427628 <ferror@plt+0x23648>
  43cf5c:	sub	sp, sp, #0x90
  43cf60:	stp	x29, x30, [sp, #48]
  43cf64:	stp	x28, x27, [sp, #64]
  43cf68:	stp	x26, x25, [sp, #80]
  43cf6c:	stp	x24, x23, [sp, #96]
  43cf70:	stp	x22, x21, [sp, #112]
  43cf74:	stp	x20, x19, [sp, #128]
  43cf78:	add	x29, sp, #0x30
  43cf7c:	cbz	x0, 43d538 <ferror@plt+0x39558>
  43cf80:	mov	x20, x4
  43cf84:	mov	x24, x3
  43cf88:	mov	x21, x2
  43cf8c:	mov	x23, x1
  43cf90:	mov	x22, x0
  43cf94:	cbz	x4, 43cfa0 <ferror@plt+0x38fc0>
  43cf98:	ldr	x8, [x20]
  43cf9c:	cbnz	x8, 43d578 <ferror@plt+0x39598>
  43cfa0:	ldrb	w19, [x22, #94]
  43cfa4:	tbz	w19, #4, 43d558 <ferror@plt+0x39578>
  43cfa8:	cbz	x23, 43cfbc <ferror@plt+0x38fdc>
  43cfac:	tbz	x21, #63, 43cfbc <ferror@plt+0x38fdc>
  43cfb0:	mov	x0, x23
  43cfb4:	bl	403510 <strlen@plt>
  43cfb8:	mov	x21, x0
  43cfbc:	cbz	x21, 43d018 <ferror@plt+0x39038>
  43cfc0:	cbz	x23, 43d598 <ferror@plt+0x395b8>
  43cfc4:	cmp	x21, #0x0
  43cfc8:	b.le	43d5b8 <ferror@plt+0x395d8>
  43cfcc:	tbnz	w19, #0, 43d028 <ferror@plt+0x39048>
  43cfd0:	ldr	x8, [x22, #80]
  43cfd4:	cbz	x8, 43cfe0 <ferror@plt+0x39000>
  43cfd8:	ldr	x8, [x8, #8]
  43cfdc:	cbnz	x8, 43d73c <ferror@plt+0x3975c>
  43cfe0:	ldrb	w8, [x22, #88]
  43cfe4:	cbnz	w8, 43d714 <ferror@plt+0x39734>
  43cfe8:	ldr	x8, [x22, #8]
  43cfec:	sub	x3, x29, #0x8
  43cff0:	mov	x0, x22
  43cff4:	mov	x1, x23
  43cff8:	ldr	x8, [x8, #8]
  43cffc:	mov	x2, x21
  43d000:	mov	x4, x20
  43d004:	blr	x8
  43d008:	cbz	x24, 43d4dc <ferror@plt+0x394fc>
  43d00c:	ldur	x8, [x29, #-8]
  43d010:	str	x8, [x24]
  43d014:	b	43d4dc <ferror@plt+0x394fc>
  43d018:	cbz	x24, 43d020 <ferror@plt+0x39040>
  43d01c:	str	xzr, [x24]
  43d020:	mov	w0, #0x1                   	// #1
  43d024:	b	43d4dc <ferror@plt+0x394fc>
  43d028:	tbz	w19, #5, 43d090 <ferror@plt+0x390b0>
  43d02c:	ldr	x8, [x22, #64]
  43d030:	cbz	x8, 43d03c <ferror@plt+0x3905c>
  43d034:	ldr	x8, [x8, #8]
  43d038:	cbnz	x8, 43d04c <ferror@plt+0x3906c>
  43d03c:	ldr	x8, [x22, #72]
  43d040:	cbz	x8, 43d090 <ferror@plt+0x390b0>
  43d044:	ldr	x8, [x8, #8]
  43d048:	cbz	x8, 43d090 <ferror@plt+0x390b0>
  43d04c:	tbz	w19, #1, 43d074 <ferror@plt+0x39094>
  43d050:	ldr	x8, [x22, #72]
  43d054:	cbz	x8, 43d074 <ferror@plt+0x39094>
  43d058:	ldr	x8, [x8, #8]
  43d05c:	cbz	x8, 43d074 <ferror@plt+0x39094>
  43d060:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43d064:	add	x0, x0, #0xaa
  43d068:	bl	43abd0 <ferror@plt+0x36bf0>
  43d06c:	mov	w0, wzr
  43d070:	b	43d4dc <ferror@plt+0x394fc>
  43d074:	mov	x0, x22
  43d078:	mov	x1, xzr
  43d07c:	mov	w2, wzr
  43d080:	mov	x3, x20
  43d084:	bl	43b3b0 <ferror@plt+0x373d0>
  43d088:	cmp	w0, #0x1
  43d08c:	b.ne	43d410 <ferror@plt+0x39430>  // b.any
  43d090:	ldr	x8, [x22, #80]
  43d094:	str	x24, [sp]
  43d098:	cbnz	x8, 43d0ac <ferror@plt+0x390cc>
  43d09c:	ldr	x0, [x22, #56]
  43d0a0:	bl	423078 <ferror@plt+0x1f098>
  43d0a4:	mov	x8, x0
  43d0a8:	str	x0, [x22, #80]
  43d0ac:	mov	x24, xzr
  43d0b0:	add	x19, x22, #0x58
  43d0b4:	mov	w25, #0xa                   	// #10
  43d0b8:	str	x19, [sp, #8]
  43d0bc:	ldr	x10, [x22, #56]
  43d0c0:	ldr	x9, [x8, #8]
  43d0c4:	sub	x11, x10, #0xa
  43d0c8:	cmp	x9, x11
  43d0cc:	b.cc	43d13c <ferror@plt+0x3915c>  // b.lo, b.ul, b.last
  43d0d0:	mov	x26, xzr
  43d0d4:	ldr	x10, [x22, #8]
  43d0d8:	ldr	x8, [x8]
  43d0dc:	sub	x2, x9, x26
  43d0e0:	sub	x3, x29, #0x10
  43d0e4:	ldr	x10, [x10, #8]
  43d0e8:	add	x1, x8, x26
  43d0ec:	mov	x0, x22
  43d0f0:	mov	x4, x20
  43d0f4:	blr	x10
  43d0f8:	ldur	x9, [x29, #-16]
  43d0fc:	ldr	x8, [x22, #80]
  43d100:	cmp	w0, #0x1
  43d104:	add	x26, x9, x26
  43d108:	b.ne	43d3e0 <ferror@plt+0x39400>  // b.any
  43d10c:	ldr	x9, [x8, #8]
  43d110:	cmp	x9, #0xa
  43d114:	csel	x10, x9, x25, cc  // cc = lo, ul, last
  43d118:	cmp	x26, x10
  43d11c:	b.cc	43d0d4 <ferror@plt+0x390f4>  // b.lo, b.ul, b.last
  43d120:	mov	x0, x8
  43d124:	mov	x1, xzr
  43d128:	mov	x2, x26
  43d12c:	bl	424468 <ferror@plt+0x20488>
  43d130:	ldr	x8, [x22, #80]
  43d134:	ldr	x10, [x22, #56]
  43d138:	ldr	x9, [x8, #8]
  43d13c:	ldr	x11, [x8, #16]
  43d140:	sub	x11, x11, #0x1
  43d144:	cmp	x10, x11
  43d148:	csel	x10, x10, x11, hi  // hi = pmore
  43d14c:	sub	x28, x10, x9
  43d150:	cmp	x28, #0x9
  43d154:	stur	x28, [x29, #-8]
  43d158:	b.ls	43d64c <ferror@plt+0x3966c>  // b.plast
  43d15c:	ldr	x9, [x22, #16]
  43d160:	cbz	x9, 43d1b4 <ferror@plt+0x391d4>
  43d164:	ldrb	w8, [x19]
  43d168:	cbz	w8, 43d1e4 <ferror@plt+0x39204>
  43d16c:	cbnz	x24, 43d674 <ferror@plt+0x39694>
  43d170:	mov	x0, x19
  43d174:	stur	x19, [x29, #-16]
  43d178:	bl	403510 <strlen@plt>
  43d17c:	cbz	x0, 43d69c <ferror@plt+0x396bc>
  43d180:	add	x8, x0, x21
  43d184:	cmp	x8, #0x6
  43d188:	mov	w10, #0x6                   	// #6
  43d18c:	mov	x26, x0
  43d190:	add	x9, x22, x0
  43d194:	csel	x19, x8, x10, cc  // cc = lo, ul, last
  43d198:	add	x0, x9, #0x58
  43d19c:	sub	x2, x19, x26
  43d1a0:	mov	x1, x23
  43d1a4:	bl	4034a0 <memcpy@plt>
  43d1a8:	ldrb	w8, [x22, #94]
  43d1ac:	tbnz	w8, #1, 43d210 <ferror@plt+0x39230>
  43d1b0:	b	43d284 <ferror@plt+0x392a4>
  43d1b4:	sub	x9, x21, x24
  43d1b8:	cmp	x28, x9
  43d1bc:	csel	x27, x28, x9, cc  // cc = lo, ul, last
  43d1c0:	mov	x0, x8
  43d1c4:	mov	x1, x23
  43d1c8:	mov	x2, x27
  43d1cc:	bl	423200 <ferror@plt+0x1f220>
  43d1d0:	add	x23, x23, x27
  43d1d4:	add	x24, x27, x24
  43d1d8:	cmp	x21, x24
  43d1dc:	b.gt	43d3d8 <ferror@plt+0x393f8>
  43d1e0:	b	43d528 <ferror@plt+0x39548>
  43d1e4:	mov	x26, xzr
  43d1e8:	sub	x19, x21, x24
  43d1ec:	stur	x23, [x29, #-16]
  43d1f0:	ldrb	w8, [x22, #94]
  43d1f4:	tbnz	w8, #1, 43d210 <ferror@plt+0x39230>
  43d1f8:	b	43d284 <ferror@plt+0x392a4>
  43d1fc:	ldur	x8, [x29, #-8]
  43d200:	add	x28, x8, #0xa
  43d204:	stur	x28, [x29, #-8]
  43d208:	ldrb	w8, [x22, #94]
  43d20c:	tbz	w8, #1, 43d284 <ferror@plt+0x392a4>
  43d210:	str	x19, [sp, #24]
  43d214:	ldr	x0, [x22, #80]
  43d218:	ldr	x8, [x0, #8]
  43d21c:	add	x1, x28, x8
  43d220:	bl	423600 <ferror@plt+0x1f620>
  43d224:	ldr	x8, [x22, #80]
  43d228:	ldur	x10, [x29, #-8]
  43d22c:	sub	x1, x29, #0x10
  43d230:	add	x2, sp, #0x18
  43d234:	ldp	x9, x8, [x8]
  43d238:	add	x3, sp, #0x10
  43d23c:	sub	x4, x29, #0x8
  43d240:	add	x8, x9, x8
  43d244:	sub	x8, x8, x10
  43d248:	str	x8, [sp, #16]
  43d24c:	ldr	x0, [x22, #32]
  43d250:	bl	4388d4 <ferror@plt+0x348f4>
  43d254:	mov	x28, x0
  43d258:	bl	403ee0 <__errno_location@plt>
  43d25c:	ldr	x8, [x22, #80]
  43d260:	ldur	x10, [x29, #-8]
  43d264:	ldr	w27, [x0]
  43d268:	ldr	x9, [x8, #8]
  43d26c:	mov	x0, x8
  43d270:	sub	x1, x9, x10
  43d274:	bl	423520 <ferror@plt+0x1f540>
  43d278:	cmn	x28, #0x1
  43d27c:	b.eq	43d34c <ferror@plt+0x3936c>  // b.none
  43d280:	b	43d364 <ferror@plt+0x39384>
  43d284:	ldur	x0, [x29, #-16]
  43d288:	cmp	x19, x28
  43d28c:	csel	x25, x19, x28, cc  // cc = lo, ul, last
  43d290:	add	x2, sp, #0x10
  43d294:	mov	x1, x25
  43d298:	bl	42e2d0 <ferror@plt+0x2a2f0>
  43d29c:	cbz	w0, 43d2b4 <ferror@plt+0x392d4>
  43d2a0:	mov	x28, xzr
  43d2a4:	mov	w27, wzr
  43d2a8:	sub	x25, x19, x25
  43d2ac:	str	x25, [sp, #24]
  43d2b0:	b	43d31c <ferror@plt+0x3933c>
  43d2b4:	ldur	x8, [x29, #-16]
  43d2b8:	ldr	x0, [sp, #16]
  43d2bc:	add	x9, x8, x25
  43d2c0:	add	x8, x8, x19
  43d2c4:	sub	x27, x9, x0
  43d2c8:	sub	x25, x8, x0
  43d2cc:	mov	x1, x27
  43d2d0:	str	x25, [sp, #24]
  43d2d4:	bl	42ce0c <ferror@plt+0x28e2c>
  43d2d8:	cmn	w0, #0x1
  43d2dc:	b.eq	43d304 <ferror@plt+0x39324>  // b.none
  43d2e0:	cmn	w0, #0x2
  43d2e4:	b.ne	43d5d8 <ferror@plt+0x395f8>  // b.any
  43d2e8:	cmp	x27, #0x6
  43d2ec:	b.cs	43d6c4 <ferror@plt+0x396e4>  // b.hs, b.nlast
  43d2f0:	cmp	x19, x28
  43d2f4:	mov	w8, #0x16                  	// #22
  43d2f8:	csetm	x28, ls  // ls = plast
  43d2fc:	csel	w27, wzr, w8, hi  // hi = pmore
  43d300:	b	43d31c <ferror@plt+0x3933c>
  43d304:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43d308:	add	x0, x0, #0x138
  43d30c:	bl	43abd0 <ferror@plt+0x36bf0>
  43d310:	ldr	x25, [sp, #24]
  43d314:	mov	w27, #0x54                  	// #84
  43d318:	mov	x28, #0xffffffffffffffff    	// #-1
  43d31c:	ldr	x0, [x22, #80]
  43d320:	ldur	x1, [x29, #-16]
  43d324:	sub	x2, x19, x25
  43d328:	bl	423200 <ferror@plt+0x1f220>
  43d32c:	ldr	x8, [sp, #24]
  43d330:	ldur	x9, [x29, #-16]
  43d334:	mov	w25, #0xa                   	// #10
  43d338:	sub	x8, x19, x8
  43d33c:	add	x8, x9, x8
  43d340:	stur	x8, [x29, #-16]
  43d344:	cmn	x28, #0x1
  43d348:	b.ne	43d364 <ferror@plt+0x39384>  // b.any
  43d34c:	cmp	w27, #0x7
  43d350:	b.ne	43d394 <ferror@plt+0x393b4>  // b.any
  43d354:	ldr	x8, [sp, #24]
  43d358:	cmp	x19, x8
  43d35c:	b.eq	43d1fc <ferror@plt+0x3921c>  // b.none
  43d360:	b	43d368 <ferror@plt+0x39388>
  43d364:	ldr	x8, [sp, #24]
  43d368:	sub	x8, x19, x8
  43d36c:	ldr	x19, [sp, #8]
  43d370:	subs	x27, x8, x26
  43d374:	b.cc	43d6ec <ferror@plt+0x3970c>  // b.lo, b.ul, b.last
  43d378:	cbz	x26, 43d3c8 <ferror@plt+0x393e8>
  43d37c:	add	x23, x23, x27
  43d380:	strb	wzr, [x19]
  43d384:	add	x24, x27, x24
  43d388:	cmp	x21, x24
  43d38c:	b.gt	43d3d8 <ferror@plt+0x393f8>
  43d390:	b	43d528 <ferror@plt+0x39548>
  43d394:	cmp	w27, #0x54
  43d398:	b.eq	43d480 <ferror@plt+0x394a0>  // b.none
  43d39c:	cmp	w27, #0x16
  43d3a0:	b.ne	43d41c <ferror@plt+0x3943c>  // b.any
  43d3a4:	ldr	x27, [sp, #24]
  43d3a8:	cmp	x27, #0x6
  43d3ac:	b.cs	43d5fc <ferror@plt+0x3961c>  // b.hs, b.nlast
  43d3b0:	cbz	x26, 43d4fc <ferror@plt+0x3951c>
  43d3b4:	subs	x8, x19, x27
  43d3b8:	b.eq	43d514 <ferror@plt+0x39534>  // b.none
  43d3bc:	cmp	x8, x26
  43d3c0:	b.cs	43d36c <ferror@plt+0x3938c>  // b.hs, b.nlast
  43d3c4:	b	43d624 <ferror@plt+0x39644>
  43d3c8:	ldur	x23, [x29, #-16]
  43d3cc:	add	x24, x27, x24
  43d3d0:	cmp	x21, x24
  43d3d4:	b.le	43d528 <ferror@plt+0x39548>
  43d3d8:	ldr	x8, [x22, #80]
  43d3dc:	b	43d0bc <ferror@plt+0x390dc>
  43d3e0:	mov	w27, w0
  43d3e4:	mov	x0, x8
  43d3e8:	mov	x1, xzr
  43d3ec:	mov	x2, x26
  43d3f0:	bl	424468 <ferror@plt+0x20488>
  43d3f4:	ldr	x8, [sp]
  43d3f8:	cmp	w27, #0x3
  43d3fc:	ccmp	x24, #0x0, #0x4, eq  // eq = none
  43d400:	csinc	w0, w27, wzr, le
  43d404:	cbz	x8, 43d4dc <ferror@plt+0x394fc>
  43d408:	str	x24, [x8]
  43d40c:	b	43d4dc <ferror@plt+0x394fc>
  43d410:	cbz	x24, 43d4dc <ferror@plt+0x394fc>
  43d414:	str	xzr, [x24]
  43d418:	b	43d4dc <ferror@plt+0x394fc>
  43d41c:	bl	438744 <ferror@plt+0x34764>
  43d420:	mov	w21, w0
  43d424:	mov	w0, w27
  43d428:	bl	421238 <ferror@plt+0x1d258>
  43d42c:	adrp	x3, 47e000 <ferror@plt+0x7a020>
  43d430:	mov	x4, x0
  43d434:	add	x3, x3, #0xdc2
  43d438:	mov	w2, #0x2                   	// #2
  43d43c:	mov	x0, x20
  43d440:	mov	w1, w21
  43d444:	bl	40998c <ferror@plt+0x59ac>
  43d448:	ldr	x11, [sp]
  43d44c:	cbz	x11, 43d470 <ferror@plt+0x39490>
  43d450:	ldr	x8, [sp, #24]
  43d454:	sub	x9, x19, x26
  43d458:	add	x10, x8, x26
  43d45c:	sub	x8, x9, x8
  43d460:	cmp	x19, x10
  43d464:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  43d468:	add	x8, x8, x24
  43d46c:	str	x8, [x11]
  43d470:	ldr	x8, [sp, #8]
  43d474:	mov	w0, wzr
  43d478:	strb	wzr, [x8]
  43d47c:	b	43d4dc <ferror@plt+0x394fc>
  43d480:	bl	438744 <ferror@plt+0x34764>
  43d484:	adrp	x3, 45f000 <ferror@plt+0x5b020>
  43d488:	mov	w1, w0
  43d48c:	add	x3, x3, #0x91
  43d490:	mov	w2, #0x1                   	// #1
  43d494:	mov	x0, x20
  43d498:	bl	409b3c <ferror@plt+0x5b5c>
  43d49c:	ldr	x8, [sp, #24]
  43d4a0:	cbz	x26, 43d4bc <ferror@plt+0x394dc>
  43d4a4:	cmp	x19, x8
  43d4a8:	b.ne	43d4bc <ferror@plt+0x394dc>  // b.any
  43d4ac:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43d4b0:	add	x0, x0, #0x1ce
  43d4b4:	bl	43abd0 <ferror@plt+0x36bf0>
  43d4b8:	b	43d4c8 <ferror@plt+0x394e8>
  43d4bc:	add	x9, x19, x24
  43d4c0:	sub	x9, x9, x26
  43d4c4:	sub	x24, x9, x8
  43d4c8:	ldp	x8, x9, [sp]
  43d4cc:	cbz	x8, 43d4d4 <ferror@plt+0x394f4>
  43d4d0:	str	x24, [x8]
  43d4d4:	mov	w0, wzr
  43d4d8:	strb	wzr, [x9]
  43d4dc:	ldp	x20, x19, [sp, #128]
  43d4e0:	ldp	x22, x21, [sp, #112]
  43d4e4:	ldp	x24, x23, [sp, #96]
  43d4e8:	ldp	x26, x25, [sp, #80]
  43d4ec:	ldp	x28, x27, [sp, #64]
  43d4f0:	ldp	x29, x30, [sp, #48]
  43d4f4:	add	sp, sp, #0x90
  43d4f8:	ret
  43d4fc:	ldur	x1, [x29, #-16]
  43d500:	ldr	x0, [sp, #8]
  43d504:	mov	x2, x27
  43d508:	bl	4034a0 <memcpy@plt>
  43d50c:	add	x8, x22, x27
  43d510:	b	43d524 <ferror@plt+0x39544>
  43d514:	sub	x8, x19, x26
  43d518:	cmp	x21, x8
  43d51c:	b.ne	43d764 <ferror@plt+0x39784>  // b.any
  43d520:	add	x8, x22, x19
  43d524:	strb	wzr, [x8, #88]
  43d528:	ldr	x8, [sp]
  43d52c:	cbz	x8, 43d020 <ferror@plt+0x39040>
  43d530:	str	x21, [x8]
  43d534:	b	43d020 <ferror@plt+0x39040>
  43d538:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d53c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d540:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43d544:	add	x0, x0, #0xf7f
  43d548:	add	x1, x1, #0xff9
  43d54c:	add	x2, x2, #0x38f
  43d550:	bl	415dcc <ferror@plt+0x11dec>
  43d554:	b	43d06c <ferror@plt+0x3908c>
  43d558:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d55c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d560:	adrp	x2, 480000 <ferror@plt+0x7c020>
  43d564:	add	x0, x0, #0xf7f
  43d568:	add	x1, x1, #0xff9
  43d56c:	add	x2, x2, #0x55
  43d570:	bl	415dcc <ferror@plt+0x11dec>
  43d574:	b	43d06c <ferror@plt+0x3908c>
  43d578:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d57c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d580:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43d584:	add	x0, x0, #0xf7f
  43d588:	add	x1, x1, #0xff9
  43d58c:	add	x2, x2, #0xa5a
  43d590:	bl	415dcc <ferror@plt+0x11dec>
  43d594:	b	43d06c <ferror@plt+0x3908c>
  43d598:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d59c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d5a0:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43d5a4:	add	x0, x0, #0xf7f
  43d5a8:	add	x1, x1, #0xff9
  43d5ac:	add	x2, x2, #0x41a
  43d5b0:	bl	415dcc <ferror@plt+0x11dec>
  43d5b4:	b	43d06c <ferror@plt+0x3908c>
  43d5b8:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d5bc:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d5c0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  43d5c4:	add	x0, x0, #0xf7f
  43d5c8:	add	x1, x1, #0xff9
  43d5cc:	add	x2, x2, #0x968
  43d5d0:	bl	415dcc <ferror@plt+0x11dec>
  43d5d4:	b	43d06c <ferror@plt+0x3908c>
  43d5d8:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d5dc:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d5e0:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d5e4:	add	x0, x0, #0xf7f
  43d5e8:	add	x1, x1, #0x94b
  43d5ec:	add	x3, x3, #0x6b
  43d5f0:	mov	w2, #0x952                 	// #2386
  43d5f4:	mov	x4, xzr
  43d5f8:	bl	427628 <ferror@plt+0x23648>
  43d5fc:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d600:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d604:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d608:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43d60c:	add	x0, x0, #0xf7f
  43d610:	add	x1, x1, #0x94b
  43d614:	add	x3, x3, #0x6b
  43d618:	add	x4, x4, #0x16c
  43d61c:	mov	w2, #0x977                 	// #2423
  43d620:	bl	427628 <ferror@plt+0x23648>
  43d624:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d628:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d62c:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d630:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43d634:	add	x0, x0, #0xf7f
  43d638:	add	x1, x1, #0x94b
  43d63c:	add	x3, x3, #0x6b
  43d640:	add	x4, x4, #0x1a2
  43d644:	mov	w2, #0x996                 	// #2454
  43d648:	bl	427628 <ferror@plt+0x23648>
  43d64c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d650:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d654:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d658:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43d65c:	add	x0, x0, #0xf7f
  43d660:	add	x1, x1, #0x94b
  43d664:	add	x3, x3, #0x6b
  43d668:	add	x4, x4, #0xe1
  43d66c:	mov	w2, #0x906                 	// #2310
  43d670:	bl	427628 <ferror@plt+0x23648>
  43d674:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d678:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d67c:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d680:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43d684:	add	x0, x0, #0xf7f
  43d688:	add	x1, x1, #0x94b
  43d68c:	add	x3, x3, #0x6b
  43d690:	add	x4, x4, #0xff
  43d694:	mov	w2, #0x919                 	// #2329
  43d698:	bl	427628 <ferror@plt+0x23648>
  43d69c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d6a0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d6a4:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d6a8:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43d6ac:	add	x0, x0, #0xf7f
  43d6b0:	add	x1, x1, #0x94b
  43d6b4:	add	x3, x3, #0x6b
  43d6b8:	add	x4, x4, #0x110
  43d6bc:	mov	w2, #0x91d                 	// #2333
  43d6c0:	bl	427628 <ferror@plt+0x23648>
  43d6c4:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d6c8:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d6cc:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d6d0:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43d6d4:	add	x0, x0, #0xf7f
  43d6d8:	add	x1, x1, #0x94b
  43d6dc:	add	x3, x3, #0x6b
  43d6e0:	add	x4, x4, #0x125
  43d6e4:	mov	w2, #0x93f                 	// #2367
  43d6e8:	bl	427628 <ferror@plt+0x23648>
  43d6ec:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d6f0:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d6f4:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d6f8:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43d6fc:	add	x0, x0, #0xf7f
  43d700:	add	x1, x1, #0x94b
  43d704:	add	x3, x3, #0x6b
  43d708:	add	x4, x4, #0x1a2
  43d70c:	mov	w2, #0x9be                 	// #2494
  43d710:	bl	427628 <ferror@plt+0x23648>
  43d714:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d718:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d71c:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d720:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43d724:	add	x0, x0, #0xf7f
  43d728:	add	x1, x1, #0x94b
  43d72c:	add	x3, x3, #0x6b
  43d730:	add	x4, x4, #0x84
  43d734:	mov	w2, #0x8bc                 	// #2236
  43d738:	bl	427628 <ferror@plt+0x23648>
  43d73c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d740:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d744:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d748:	adrp	x4, 47f000 <ferror@plt+0x7b020>
  43d74c:	add	x0, x0, #0xf7f
  43d750:	add	x1, x1, #0x94b
  43d754:	add	x3, x3, #0x6b
  43d758:	add	x4, x4, #0xae3
  43d75c:	mov	w2, #0x8bb                 	// #2235
  43d760:	bl	427628 <ferror@plt+0x23648>
  43d764:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d768:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d76c:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d770:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43d774:	add	x0, x0, #0xf7f
  43d778:	add	x1, x1, #0x94b
  43d77c:	add	x3, x3, #0x6b
  43d780:	add	x4, x4, #0x179
  43d784:	mov	w2, #0x98c                 	// #2444
  43d788:	bl	427628 <ferror@plt+0x23648>
  43d78c:	sub	sp, sp, #0x40
  43d790:	stp	x29, x30, [sp, #16]
  43d794:	str	x21, [sp, #32]
  43d798:	stp	x20, x19, [sp, #48]
  43d79c:	add	x29, sp, #0x10
  43d7a0:	cbz	x0, 43d834 <ferror@plt+0x39854>
  43d7a4:	ldr	x9, [x0, #16]
  43d7a8:	mov	x20, x0
  43d7ac:	cbz	x9, 43d840 <ferror@plt+0x39860>
  43d7b0:	mov	x19, x2
  43d7b4:	mov	w8, w1
  43d7b8:	cbz	x2, 43d7c4 <ferror@plt+0x397e4>
  43d7bc:	ldr	x9, [x19]
  43d7c0:	cbnz	x9, 43d858 <ferror@plt+0x39878>
  43d7c4:	ldrb	w9, [x20, #94]
  43d7c8:	tbz	w9, #4, 43d84c <ferror@plt+0x3986c>
  43d7cc:	add	x1, x29, #0x18
  43d7d0:	mov	w0, w8
  43d7d4:	bl	42cbc4 <ferror@plt+0x28be4>
  43d7d8:	ldrb	w8, [x20, #88]
  43d7dc:	sxtw	x21, w0
  43d7e0:	cbz	w8, 43d7f4 <ferror@plt+0x39814>
  43d7e4:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43d7e8:	add	x0, x0, #0x261
  43d7ec:	bl	43abd0 <ferror@plt+0x36bf0>
  43d7f0:	strb	wzr, [x20, #88]
  43d7f4:	add	x1, x29, #0x18
  43d7f8:	add	x3, sp, #0x8
  43d7fc:	mov	x0, x20
  43d800:	mov	x2, x21
  43d804:	mov	x4, x19
  43d808:	bl	43cf5c <ferror@plt+0x38f7c>
  43d80c:	cmp	w0, #0x1
  43d810:	b.ne	43d820 <ferror@plt+0x39840>  // b.any
  43d814:	ldr	x8, [sp, #8]
  43d818:	cmp	x8, x21
  43d81c:	b.ne	43d87c <ferror@plt+0x3989c>  // b.any
  43d820:	ldp	x20, x19, [sp, #48]
  43d824:	ldr	x21, [sp, #32]
  43d828:	ldp	x29, x30, [sp, #16]
  43d82c:	add	sp, sp, #0x40
  43d830:	ret
  43d834:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43d838:	add	x2, x2, #0x38f
  43d83c:	b	43d860 <ferror@plt+0x39880>
  43d840:	adrp	x2, 47f000 <ferror@plt+0x7b020>
  43d844:	add	x2, x2, #0xfc5
  43d848:	b	43d860 <ferror@plt+0x39880>
  43d84c:	adrp	x2, 480000 <ferror@plt+0x7c020>
  43d850:	add	x2, x2, #0x55
  43d854:	b	43d860 <ferror@plt+0x39880>
  43d858:	adrp	x2, 47d000 <ferror@plt+0x79020>
  43d85c:	add	x2, x2, #0xa5a
  43d860:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d864:	adrp	x1, 480000 <ferror@plt+0x7c020>
  43d868:	add	x0, x0, #0xf7f
  43d86c:	add	x1, x1, #0x219
  43d870:	bl	415dcc <ferror@plt+0x11dec>
  43d874:	mov	w0, wzr
  43d878:	b	43d820 <ferror@plt+0x39840>
  43d87c:	adrp	x0, 447000 <ferror@plt+0x43020>
  43d880:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43d884:	adrp	x3, 480000 <ferror@plt+0x7c020>
  43d888:	adrp	x4, 480000 <ferror@plt+0x7c020>
  43d88c:	add	x0, x0, #0xf7f
  43d890:	add	x1, x1, #0x94b
  43d894:	add	x3, x3, #0x293
  43d898:	add	x4, x4, #0x2ae
  43d89c:	mov	w2, #0x9fc                 	// #2556
  43d8a0:	bl	427628 <ferror@plt+0x23648>
  43d8a4:	stp	x29, x30, [sp, #-32]!
  43d8a8:	str	x19, [sp, #16]
  43d8ac:	adrp	x19, 492000 <__environ@@GLIBC_2.17+0x6f8>
  43d8b0:	ldr	w0, [x19, #4]
  43d8b4:	mov	x29, sp
  43d8b8:	cbz	w0, 43d8c8 <ferror@plt+0x398e8>
  43d8bc:	ldr	x19, [sp, #16]
  43d8c0:	ldp	x29, x30, [sp], #32
  43d8c4:	ret
  43d8c8:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43d8cc:	add	x0, x0, #0x2e4
  43d8d0:	bl	41b3b0 <ferror@plt+0x173d0>
  43d8d4:	str	w0, [x19, #4]
  43d8d8:	ldr	x19, [sp, #16]
  43d8dc:	ldp	x29, x30, [sp], #32
  43d8e0:	ret
  43d8e4:	sub	sp, sp, #0x90
  43d8e8:	stp	x29, x30, [sp, #48]
  43d8ec:	stp	x28, x27, [sp, #64]
  43d8f0:	stp	x26, x25, [sp, #80]
  43d8f4:	stp	x24, x23, [sp, #96]
  43d8f8:	stp	x22, x21, [sp, #112]
  43d8fc:	stp	x20, x19, [sp, #128]
  43d900:	add	x29, sp, #0x30
  43d904:	cbz	x0, 43dbf4 <ferror@plt+0x39c14>
  43d908:	mov	x19, x1
  43d90c:	adrp	x1, 444000 <ferror@plt+0x40020>
  43d910:	add	x1, x1, #0x41e
  43d914:	mov	x26, x0
  43d918:	stur	w2, [x29, #-16]
  43d91c:	bl	403990 <strcasecmp@plt>
  43d920:	cbz	w0, 43dcd0 <ferror@plt+0x39cf0>
  43d924:	ldrb	w8, [x26]
  43d928:	cbz	w8, 43dbf4 <ferror@plt+0x39c14>
  43d92c:	ldur	w8, [x29, #-16]
  43d930:	add	x9, x19, #0x10
  43d934:	mov	w20, wzr
  43d938:	str	x9, [sp]
  43d93c:	mov	w8, w8
  43d940:	add	x9, x19, #0x8
  43d944:	stur	x8, [x29, #-8]
  43d948:	and	x8, x8, #0xfffffffe
  43d94c:	stur	wzr, [x29, #-12]
  43d950:	stp	x9, x8, [sp, #8]
  43d954:	b	43d974 <ferror@plt+0x39994>
  43d958:	stur	w9, [x29, #-12]
  43d95c:	mov	x8, x15
  43d960:	ldrb	w9, [x8], #1
  43d964:	cmp	w9, #0x0
  43d968:	csel	x26, x15, x8, eq  // eq = none
  43d96c:	ldrb	w8, [x26]
  43d970:	cbz	w8, 43dbfc <ferror@plt+0x39c1c>
  43d974:	adrp	x1, 480000 <ferror@plt+0x7c020>
  43d978:	mov	x0, x26
  43d97c:	add	x1, x1, #0x5ea
  43d980:	bl	4038f0 <strpbrk@plt>
  43d984:	cbz	x0, 43da28 <ferror@plt+0x39a48>
  43d988:	subs	w27, w0, w26
  43d98c:	b.eq	43da3c <ferror@plt+0x39a5c>  // b.none
  43d990:	adrp	x22, 444000 <ferror@plt+0x40020>
  43d994:	mov	x25, x0
  43d998:	sub	w28, w26, w0
  43d99c:	mov	w24, #0x61                  	// #97
  43d9a0:	add	x22, x22, #0x42b
  43d9a4:	mov	x21, x26
  43d9a8:	b	43d9cc <ferror@plt+0x399ec>
  43d9ac:	mov	w8, #0x2d                  	// #45
  43d9b0:	eor	w8, w8, w23
  43d9b4:	tst	w8, #0xff
  43d9b8:	b.ne	43da20 <ferror@plt+0x39a40>  // b.any
  43d9bc:	ldrb	w24, [x22], #1
  43d9c0:	adds	w28, w28, #0x1
  43d9c4:	add	x21, x21, #0x1
  43d9c8:	b.cs	43da44 <ferror@plt+0x39a64>  // b.hs, b.nlast
  43d9cc:	and	w8, w24, #0xff
  43d9d0:	cmp	w8, #0x5f
  43d9d4:	b.ne	43d9ec <ferror@plt+0x39a0c>  // b.any
  43d9d8:	mov	w23, #0x2d                  	// #45
  43d9dc:	ldrb	w24, [x21]
  43d9e0:	cmp	x24, #0x5f
  43d9e4:	b.eq	43d9ac <ferror@plt+0x399cc>  // b.none
  43d9e8:	b	43da08 <ferror@plt+0x39a28>
  43d9ec:	bl	403750 <__ctype_tolower_loc@plt>
  43d9f0:	ldr	x8, [x0]
  43d9f4:	and	x9, x24, #0xff
  43d9f8:	ldr	w23, [x8, x9, lsl #2]
  43d9fc:	ldrb	w24, [x21]
  43da00:	cmp	x24, #0x5f
  43da04:	b.eq	43d9ac <ferror@plt+0x399cc>  // b.none
  43da08:	bl	403750 <__ctype_tolower_loc@plt>
  43da0c:	ldr	x8, [x0]
  43da10:	ldr	w8, [x8, x24, lsl #2]
  43da14:	eor	w8, w8, w23
  43da18:	tst	w8, #0xff
  43da1c:	b.eq	43d9bc <ferror@plt+0x399dc>  // b.none
  43da20:	mov	w8, wzr
  43da24:	b	43da4c <ferror@plt+0x39a6c>
  43da28:	mov	x0, x26
  43da2c:	bl	403510 <strlen@plt>
  43da30:	add	x0, x26, x0
  43da34:	subs	w27, w0, w26
  43da38:	b.ne	43d990 <ferror@plt+0x399b0>  // b.any
  43da3c:	mov	x25, x0
  43da40:	mov	w24, #0x61                  	// #97
  43da44:	cmp	w24, #0x0
  43da48:	cset	w8, eq  // eq = none
  43da4c:	ldur	w9, [x29, #-12]
  43da50:	cmp	w8, #0x0
  43da54:	mov	x15, x25
  43da58:	csinc	w9, w9, wzr, eq  // eq = none
  43da5c:	cbnz	w8, 43d958 <ferror@plt+0x39978>
  43da60:	ldur	w8, [x29, #-16]
  43da64:	cbz	w8, 43d958 <ferror@plt+0x39978>
  43da68:	cbz	w27, 43db38 <ferror@plt+0x39b58>
  43da6c:	mov	x27, xzr
  43da70:	sub	w21, w26, w15
  43da74:	str	x15, [sp, #24]
  43da78:	b	43da90 <ferror@plt+0x39ab0>
  43da7c:	cbz	w23, 43db20 <ferror@plt+0x39b40>
  43da80:	ldur	x8, [x29, #-8]
  43da84:	add	x27, x27, #0x1
  43da88:	cmp	x27, x8
  43da8c:	b.eq	43db30 <ferror@plt+0x39b50>  // b.none
  43da90:	lsl	x8, x27, #4
  43da94:	ldr	x22, [x19, x8]
  43da98:	mov	w28, w21
  43da9c:	mov	x24, x26
  43daa0:	ldrb	w23, [x22], #1
  43daa4:	b	43dac8 <ferror@plt+0x39ae8>
  43daa8:	mov	w8, #0x2d                  	// #45
  43daac:	eor	w8, w8, w23
  43dab0:	tst	w8, #0xff
  43dab4:	b.ne	43da80 <ferror@plt+0x39aa0>  // b.any
  43dab8:	ldrb	w23, [x22], #1
  43dabc:	adds	w28, w28, #0x1
  43dac0:	add	x24, x24, #0x1
  43dac4:	b.cs	43da7c <ferror@plt+0x39a9c>  // b.hs, b.nlast
  43dac8:	and	w8, w23, #0xff
  43dacc:	cmp	w8, #0x5f
  43dad0:	b.ne	43dae8 <ferror@plt+0x39b08>  // b.any
  43dad4:	mov	w23, #0x2d                  	// #45
  43dad8:	ldrb	w25, [x24]
  43dadc:	cmp	x25, #0x5f
  43dae0:	b.eq	43daa8 <ferror@plt+0x39ac8>  // b.none
  43dae4:	b	43db04 <ferror@plt+0x39b24>
  43dae8:	bl	403750 <__ctype_tolower_loc@plt>
  43daec:	ldr	x8, [x0]
  43daf0:	and	x9, x23, #0xff
  43daf4:	ldr	w23, [x8, x9, lsl #2]
  43daf8:	ldrb	w25, [x24]
  43dafc:	cmp	x25, #0x5f
  43db00:	b.eq	43daa8 <ferror@plt+0x39ac8>  // b.none
  43db04:	bl	403750 <__ctype_tolower_loc@plt>
  43db08:	ldr	x8, [x0]
  43db0c:	ldr	w8, [x8, x25, lsl #2]
  43db10:	eor	w8, w8, w23
  43db14:	tst	w8, #0xff
  43db18:	b.eq	43dab8 <ferror@plt+0x39ad8>  // b.none
  43db1c:	b	43da80 <ferror@plt+0x39aa0>
  43db20:	add	x8, x19, x27, lsl #4
  43db24:	ldr	w8, [x8, #8]
  43db28:	orr	w20, w8, w20
  43db2c:	b	43da80 <ferror@plt+0x39aa0>
  43db30:	ldr	x15, [sp, #24]
  43db34:	b	43d95c <ferror@plt+0x3997c>
  43db38:	cmp	w8, #0x3
  43db3c:	b.cs	43db48 <ferror@plt+0x39b68>  // b.hs, b.nlast
  43db40:	mov	x9, xzr
  43db44:	b	43dbbc <ferror@plt+0x39bdc>
  43db48:	ldr	x9, [sp, #16]
  43db4c:	ldr	x10, [sp]
  43db50:	mov	w8, wzr
  43db54:	b	43db84 <ferror@plt+0x39ba4>
  43db58:	ldur	w13, [x10, #-8]
  43db5c:	cbz	w11, 43db9c <ferror@plt+0x39bbc>
  43db60:	cmp	w12, #0x0
  43db64:	csel	w12, w13, wzr, eq  // eq = none
  43db68:	cmp	w11, #0x0
  43db6c:	csel	w11, w14, wzr, eq  // eq = none
  43db70:	orr	w20, w20, w12
  43db74:	subs	x9, x9, #0x2
  43db78:	orr	w8, w8, w11
  43db7c:	add	x10, x10, #0x20
  43db80:	b.eq	43dba4 <ferror@plt+0x39bc4>  // b.none
  43db84:	ldur	x11, [x10, #-16]
  43db88:	ldr	x13, [x10]
  43db8c:	ldrb	w12, [x11]
  43db90:	ldrb	w11, [x13]
  43db94:	cbz	w12, 43db58 <ferror@plt+0x39b78>
  43db98:	cbnz	w11, 43db60 <ferror@plt+0x39b80>
  43db9c:	ldr	w14, [x10, #8]
  43dba0:	b	43db60 <ferror@plt+0x39b80>
  43dba4:	ldur	x9, [x29, #-8]
  43dba8:	ldr	x10, [sp, #16]
  43dbac:	orr	w20, w8, w20
  43dbb0:	cmp	x10, x9
  43dbb4:	mov	x9, x10
  43dbb8:	b.eq	43d95c <ferror@plt+0x3997c>  // b.none
  43dbbc:	ldr	x8, [sp, #8]
  43dbc0:	ldur	x10, [x29, #-8]
  43dbc4:	add	x8, x8, x9, lsl #4
  43dbc8:	sub	x9, x10, x9
  43dbcc:	b	43dbdc <ferror@plt+0x39bfc>
  43dbd0:	subs	x9, x9, #0x1
  43dbd4:	add	x8, x8, #0x10
  43dbd8:	b.eq	43d95c <ferror@plt+0x3997c>  // b.none
  43dbdc:	ldur	x10, [x8, #-8]
  43dbe0:	ldrb	w10, [x10]
  43dbe4:	cbnz	w10, 43dbd0 <ferror@plt+0x39bf0>
  43dbe8:	ldr	w10, [x8]
  43dbec:	orr	w20, w10, w20
  43dbf0:	b	43dbd0 <ferror@plt+0x39bf0>
  43dbf4:	mov	w20, wzr
  43dbf8:	b	43dcac <ferror@plt+0x39ccc>
  43dbfc:	ldur	w8, [x29, #-12]
  43dc00:	cbz	w8, 43dcac <ferror@plt+0x39ccc>
  43dc04:	ldur	w8, [x29, #-16]
  43dc08:	cbz	w8, 43dc20 <ferror@plt+0x39c40>
  43dc0c:	cmp	w8, #0x9
  43dc10:	b.cs	43dc28 <ferror@plt+0x39c48>  // b.hs, b.nlast
  43dc14:	mov	x8, xzr
  43dc18:	mov	w9, wzr
  43dc1c:	b	43dc88 <ferror@plt+0x39ca8>
  43dc20:	mov	w9, wzr
  43dc24:	b	43dca8 <ferror@plt+0x39cc8>
  43dc28:	ldur	x11, [x29, #-8]
  43dc2c:	mov	w10, #0x8                   	// #8
  43dc30:	add	x9, x19, #0x48
  43dc34:	movi	v0.2d, #0x0
  43dc38:	and	x8, x11, #0x7
  43dc3c:	tst	x11, #0x7
  43dc40:	csel	x8, x10, x8, eq  // eq = none
  43dc44:	sub	x8, x11, x8
  43dc48:	mov	x10, x8
  43dc4c:	movi	v1.2d, #0x0
  43dc50:	sub	x11, x9, #0x40
  43dc54:	ld4	{v2.4s-v5.4s}, [x9]
  43dc58:	ld4	{v16.4s-v19.4s}, [x11]
  43dc5c:	subs	x10, x10, #0x8
  43dc60:	add	x9, x9, #0x80
  43dc64:	orr	v1.16b, v2.16b, v1.16b
  43dc68:	orr	v0.16b, v16.16b, v0.16b
  43dc6c:	b.ne	43dc50 <ferror@plt+0x39c70>  // b.any
  43dc70:	orr	v0.16b, v1.16b, v0.16b
  43dc74:	ext	v1.16b, v0.16b, v0.16b, #8
  43dc78:	orr	v0.16b, v0.16b, v1.16b
  43dc7c:	dup	v1.4s, v0.s[1]
  43dc80:	orr	v0.16b, v0.16b, v1.16b
  43dc84:	fmov	w9, s0
  43dc88:	ldur	x11, [x29, #-8]
  43dc8c:	add	x10, x19, x8, lsl #4
  43dc90:	add	x10, x10, #0x8
  43dc94:	sub	x8, x11, x8
  43dc98:	ldr	w11, [x10], #16
  43dc9c:	subs	x8, x8, #0x1
  43dca0:	orr	w9, w11, w9
  43dca4:	b.ne	43dc98 <ferror@plt+0x39cb8>  // b.any
  43dca8:	bic	w20, w9, w20
  43dcac:	mov	w0, w20
  43dcb0:	ldp	x20, x19, [sp, #128]
  43dcb4:	ldp	x22, x21, [sp, #112]
  43dcb8:	ldp	x24, x23, [sp, #96]
  43dcbc:	ldp	x26, x25, [sp, #80]
  43dcc0:	ldp	x28, x27, [sp, #64]
  43dcc4:	ldp	x29, x30, [sp, #48]
  43dcc8:	add	sp, sp, #0x90
  43dccc:	ret
  43dcd0:	adrp	x21, 491000 <ferror@plt+0x8d020>
  43dcd4:	ldr	x3, [x21, #2296]
  43dcd8:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43dcdc:	add	x0, x0, #0x5c7
  43dce0:	mov	w1, #0x17                  	// #23
  43dce4:	mov	w2, #0x1                   	// #1
  43dce8:	bl	403ce0 <fwrite@plt>
  43dcec:	ldr	x3, [x21, #2296]
  43dcf0:	ldur	w8, [x29, #-16]
  43dcf4:	cbz	w8, 43dd20 <ferror@plt+0x39d40>
  43dcf8:	adrp	x20, 447000 <ferror@plt+0x43020>
  43dcfc:	mov	w22, w8
  43dd00:	add	x20, x20, #0xee4
  43dd04:	ldr	x2, [x19], #16
  43dd08:	mov	x0, x3
  43dd0c:	mov	x1, x20
  43dd10:	bl	403fa0 <fprintf@plt>
  43dd14:	ldr	x3, [x21, #2296]
  43dd18:	subs	x22, x22, #0x1
  43dd1c:	b.ne	43dd04 <ferror@plt+0x39d24>  // b.any
  43dd20:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43dd24:	add	x0, x0, #0x5df
  43dd28:	mov	w1, #0xa                   	// #10
  43dd2c:	mov	w2, #0x1                   	// #1
  43dd30:	bl	403ce0 <fwrite@plt>
  43dd34:	mov	w20, wzr
  43dd38:	b	43dcac <ferror@plt+0x39ccc>
  43dd3c:	sub	sp, sp, #0x80
  43dd40:	adrp	x8, 480000 <ferror@plt+0x7c020>
  43dd44:	add	x8, x8, #0x640
  43dd48:	stp	x20, x19, [sp, #112]
  43dd4c:	adrp	x20, 491000 <ferror@plt+0x8d020>
  43dd50:	ldp	q0, q1, [x8, #32]
  43dd54:	ldp	q2, q3, [x8, #64]
  43dd58:	ldp	q4, q5, [x8]
  43dd5c:	ldr	w19, [x20, #2288]
  43dd60:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43dd64:	add	x0, x0, #0x606
  43dd68:	stp	x29, x30, [sp, #96]
  43dd6c:	add	x29, sp, #0x60
  43dd70:	stp	q0, q1, [sp, #32]
  43dd74:	stp	q2, q3, [sp, #64]
  43dd78:	stp	q4, q5, [sp]
  43dd7c:	bl	403ef0 <getenv@plt>
  43dd80:	cbz	x0, 43dd94 <ferror@plt+0x39db4>
  43dd84:	mov	x1, sp
  43dd88:	mov	w2, #0x6                   	// #6
  43dd8c:	bl	43d8e4 <ferror@plt+0x39904>
  43dd90:	mov	w19, w0
  43dd94:	adrp	x8, 480000 <ferror@plt+0x7c020>
  43dd98:	movi	v0.2d, #0x0
  43dd9c:	add	x8, x8, #0x61a
  43dda0:	stp	q0, q0, [sp]
  43dda4:	str	x8, [sp]
  43dda8:	adrp	x8, 447000 <ferror@plt+0x43020>
  43ddac:	mov	w9, #0x1                   	// #1
  43ddb0:	add	x8, x8, #0x7dc
  43ddb4:	str	w9, [sp, #8]
  43ddb8:	mov	w9, #0x18                  	// #24
  43ddbc:	str	x8, [sp, #16]
  43ddc0:	adrp	x8, 480000 <ferror@plt+0x7c020>
  43ddc4:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43ddc8:	add	x8, x8, #0x626
  43ddcc:	str	w9, [sp, #24]
  43ddd0:	mov	w9, #0x8                   	// #8
  43ddd4:	add	x0, x0, #0x636
  43ddd8:	str	w19, [x20, #2288]
  43dddc:	str	q0, [sp, #32]
  43dde0:	str	x8, [sp, #32]
  43dde4:	str	w9, [sp, #40]
  43dde8:	bl	403ef0 <getenv@plt>
  43ddec:	cbz	x0, 43ddfc <ferror@plt+0x39e1c>
  43ddf0:	mov	x1, sp
  43ddf4:	mov	w2, #0x3                   	// #3
  43ddf8:	bl	43d8e4 <ferror@plt+0x39904>
  43ddfc:	adrp	x8, 491000 <ferror@plt+0x8d020>
  43de00:	ldr	w9, [x8, #2292]
  43de04:	ldp	x20, x19, [sp, #112]
  43de08:	ldp	x29, x30, [sp, #96]
  43de0c:	and	w10, w0, #0xfffffffc
  43de10:	and	w11, w0, #0x1
  43de14:	adrp	x12, 492000 <__environ@@GLIBC_2.17+0x6f8>
  43de18:	orr	w9, w9, w10
  43de1c:	str	w9, [x8, #2292]
  43de20:	str	w11, [x12, #8]
  43de24:	add	sp, sp, #0x80
  43de28:	ret
  43de2c:	sxtw	x1, w1
  43de30:	b	43de34 <ferror@plt+0x39e54>
  43de34:	stp	x29, x30, [sp, #-96]!
  43de38:	stp	x28, x27, [sp, #16]
  43de3c:	stp	x26, x25, [sp, #32]
  43de40:	stp	x24, x23, [sp, #48]
  43de44:	stp	x22, x21, [sp, #64]
  43de48:	stp	x20, x19, [sp, #80]
  43de4c:	mov	x29, sp
  43de50:	sub	sp, sp, #0x40
  43de54:	mul	x8, x2, x1
  43de58:	add	x9, x2, x1, lsl #4
  43de5c:	cmp	x2, #0x20
  43de60:	csel	x8, x9, x8, hi  // hi = pmore
  43de64:	mov	x23, x4
  43de68:	mov	x24, x3
  43de6c:	mov	x21, x2
  43de70:	mov	x19, x1
  43de74:	cmp	x8, #0x3ff
  43de78:	mov	x20, x0
  43de7c:	b.hi	43de9c <ferror@plt+0x39ebc>  // b.pmore
  43de80:	add	x8, x8, #0xf
  43de84:	mov	x9, sp
  43de88:	and	x8, x8, #0xfffffffffffffff0
  43de8c:	sub	x0, x9, x8
  43de90:	mov	sp, x0
  43de94:	stur	xzr, [x29, #-56]
  43de98:	b	43dea8 <ferror@plt+0x39ec8>
  43de9c:	mov	x0, x8
  43dea0:	bl	414b40 <ferror@plt+0x10b60>
  43dea4:	stur	x0, [x29, #-56]
  43dea8:	mov	w8, #0x4                   	// #4
  43deac:	cmp	x21, #0x21
  43deb0:	stp	x23, x0, [x29, #-24]
  43deb4:	stp	x21, x8, [x29, #-48]
  43deb8:	stur	x24, [x29, #-32]
  43debc:	b.cc	43df94 <ferror@plt+0x39fb4>  // b.lo, b.ul, b.last
  43dec0:	lsl	x8, x19, #3
  43dec4:	add	x26, x0, x8
  43dec8:	add	x23, x26, x8
  43decc:	cmp	x23, x26
  43ded0:	b.ls	43def0 <ferror@plt+0x39f10>  // b.plast
  43ded4:	mov	x9, x26
  43ded8:	mov	x10, x20
  43dedc:	str	x10, [x9], #8
  43dee0:	cmp	x9, x23
  43dee4:	add	x10, x10, x21
  43dee8:	b.cc	43dedc <ferror@plt+0x39efc>  // b.lo, b.ul, b.last
  43deec:	ldur	x0, [x29, #-16]
  43def0:	adrp	x9, 480000 <ferror@plt+0x7c020>
  43def4:	ldr	q0, [x9, #1696]
  43def8:	add	x1, x0, x8
  43defc:	sub	x0, x29, #0x30
  43df00:	mov	x2, x19
  43df04:	stur	q0, [x29, #-48]
  43df08:	bl	43e01c <ferror@plt+0x3a03c>
  43df0c:	cbz	x19, 43dfb4 <ferror@plt+0x39fd4>
  43df10:	mov	x22, xzr
  43df14:	mov	x24, x20
  43df18:	b	43df2c <ferror@plt+0x39f4c>
  43df1c:	add	x22, x22, #0x1
  43df20:	cmp	x22, x19
  43df24:	add	x24, x24, x21
  43df28:	b.eq	43dfb4 <ferror@plt+0x39fd4>  // b.none
  43df2c:	ldr	x28, [x26, x22, lsl #3]
  43df30:	cmp	x28, x24
  43df34:	b.eq	43df1c <ferror@plt+0x39f3c>  // b.none
  43df38:	mov	x0, x23
  43df3c:	mov	x1, x24
  43df40:	mov	x2, x21
  43df44:	bl	4034a0 <memcpy@plt>
  43df48:	mov	x27, x22
  43df4c:	mov	x25, x24
  43df50:	mov	x0, x25
  43df54:	sub	x8, x28, x20
  43df58:	mov	x1, x28
  43df5c:	mov	x2, x21
  43df60:	mov	x25, x28
  43df64:	str	x0, [x26, x27, lsl #3]
  43df68:	udiv	x27, x8, x21
  43df6c:	bl	4034a0 <memcpy@plt>
  43df70:	ldr	x28, [x26, x27, lsl #3]
  43df74:	cmp	x28, x24
  43df78:	b.ne	43df50 <ferror@plt+0x39f70>  // b.any
  43df7c:	mov	x0, x25
  43df80:	mov	x1, x23
  43df84:	mov	x2, x21
  43df88:	str	x25, [x26, x27, lsl #3]
  43df8c:	bl	4034a0 <memcpy@plt>
  43df90:	b	43df1c <ferror@plt+0x39f3c>
  43df94:	tst	x21, #0x3
  43df98:	b.ne	43dfa4 <ferror@plt+0x39fc4>  // b.any
  43df9c:	tst	x20, #0x3
  43dfa0:	b.eq	43dfdc <ferror@plt+0x39ffc>  // b.none
  43dfa4:	sub	x0, x29, #0x30
  43dfa8:	mov	x1, x20
  43dfac:	mov	x2, x19
  43dfb0:	bl	43e01c <ferror@plt+0x3a03c>
  43dfb4:	ldur	x0, [x29, #-56]
  43dfb8:	bl	414cbc <ferror@plt+0x10cdc>
  43dfbc:	mov	sp, x29
  43dfc0:	ldp	x20, x19, [sp, #80]
  43dfc4:	ldp	x22, x21, [sp, #64]
  43dfc8:	ldp	x24, x23, [sp, #48]
  43dfcc:	ldp	x26, x25, [sp, #32]
  43dfd0:	ldp	x28, x27, [sp, #16]
  43dfd4:	ldp	x29, x30, [sp], #96
  43dfd8:	ret
  43dfdc:	cmp	x21, #0x8
  43dfe0:	b.eq	43dff4 <ferror@plt+0x3a014>  // b.none
  43dfe4:	cmp	x21, #0x4
  43dfe8:	b.ne	43dffc <ferror@plt+0x3a01c>  // b.any
  43dfec:	stur	xzr, [x29, #-40]
  43dff0:	b	43dfa4 <ferror@plt+0x39fc4>
  43dff4:	tst	x20, #0x7
  43dff8:	b.eq	43e010 <ferror@plt+0x3a030>  // b.none
  43dffc:	orr	w8, w20, w21
  43e000:	tst	x8, #0x7
  43e004:	b.ne	43dfa4 <ferror@plt+0x39fc4>  // b.any
  43e008:	mov	w8, #0x2                   	// #2
  43e00c:	b	43e014 <ferror@plt+0x3a034>
  43e010:	mov	w8, #0x1                   	// #1
  43e014:	stur	x8, [x29, #-40]
  43e018:	b	43dfa4 <ferror@plt+0x39fc4>
  43e01c:	cmp	x2, #0x2
  43e020:	b.cs	43e028 <ferror@plt+0x3a048>  // b.hs, b.nlast
  43e024:	ret
  43e028:	sub	sp, sp, #0xb0
  43e02c:	stp	x29, x30, [sp, #80]
  43e030:	stp	x28, x27, [sp, #96]
  43e034:	stp	x26, x25, [sp, #112]
  43e038:	stp	x24, x23, [sp, #128]
  43e03c:	stp	x22, x21, [sp, #144]
  43e040:	stp	x20, x19, [sp, #160]
  43e044:	ldr	x8, [x0, #32]
  43e048:	add	x29, sp, #0x50
  43e04c:	ldr	x23, [x0]
  43e050:	lsr	x24, x2, #1
  43e054:	stur	x8, [x29, #-32]
  43e058:	ldp	x25, x8, [x0, #16]
  43e05c:	mov	x19, x2
  43e060:	sub	x22, x2, x24
  43e064:	mov	x2, x24
  43e068:	mov	x26, x1
  43e06c:	mov	x20, x0
  43e070:	stur	x8, [x29, #-8]
  43e074:	madd	x28, x23, x24, x1
  43e078:	bl	43e01c <ferror@plt+0x3a03c>
  43e07c:	mov	x0, x20
  43e080:	mov	x1, x28
  43e084:	mov	x2, x22
  43e088:	bl	43e01c <ferror@plt+0x3a03c>
  43e08c:	ldr	x8, [x20, #8]
  43e090:	stp	x19, x26, [sp, #16]
  43e094:	str	x20, [sp, #8]
  43e098:	cmp	x8, #0x3
  43e09c:	b.hi	43e10c <ferror@plt+0x3a12c>  // b.pmore
  43e0a0:	adrp	x9, 480000 <ferror@plt+0x7c020>
  43e0a4:	add	x9, x9, #0x6b0
  43e0a8:	adr	x10, 43e0b8 <ferror@plt+0x3a0d8>
  43e0ac:	ldrb	w11, [x9, x8]
  43e0b0:	add	x10, x10, x11, lsl #2
  43e0b4:	br	x10
  43e0b8:	cbz	x22, 43e394 <ferror@plt+0x3a3b4>
  43e0bc:	cbz	x24, 43e394 <ferror@plt+0x3a3b4>
  43e0c0:	ldur	x27, [x29, #-32]
  43e0c4:	mov	x19, x26
  43e0c8:	ldur	x2, [x29, #-8]
  43e0cc:	mov	x0, x19
  43e0d0:	mov	x1, x28
  43e0d4:	blr	x25
  43e0d8:	cmp	w0, #0x0
  43e0dc:	b.le	43e0f4 <ferror@plt+0x3a114>
  43e0e0:	ldr	w8, [x28], #4
  43e0e4:	sub	x22, x22, #0x1
  43e0e8:	str	w8, [x27], #4
  43e0ec:	cbnz	x22, 43e104 <ferror@plt+0x3a124>
  43e0f0:	b	43e39c <ferror@plt+0x3a3bc>
  43e0f4:	ldr	w8, [x19], #4
  43e0f8:	sub	x24, x24, #0x1
  43e0fc:	str	w8, [x27], #4
  43e100:	cbz	x22, 43e39c <ferror@plt+0x3a3bc>
  43e104:	cbnz	x24, 43e0c8 <ferror@plt+0x3a0e8>
  43e108:	b	43e39c <ferror@plt+0x3a3bc>
  43e10c:	cbz	x22, 43e394 <ferror@plt+0x3a3b4>
  43e110:	cbz	x24, 43e394 <ferror@plt+0x3a3b4>
  43e114:	ldur	x27, [x29, #-32]
  43e118:	mov	x19, x26
  43e11c:	ldur	x2, [x29, #-8]
  43e120:	mov	x0, x19
  43e124:	mov	x1, x28
  43e128:	blr	x25
  43e12c:	cmp	w0, #0x0
  43e130:	b.le	43e158 <ferror@plt+0x3a178>
  43e134:	mov	x0, x27
  43e138:	mov	x1, x28
  43e13c:	mov	x2, x23
  43e140:	bl	4034a0 <memcpy@plt>
  43e144:	add	x28, x28, x23
  43e148:	sub	x22, x22, #0x1
  43e14c:	add	x27, x27, x23
  43e150:	cbnz	x22, 43e178 <ferror@plt+0x3a198>
  43e154:	b	43e39c <ferror@plt+0x3a3bc>
  43e158:	mov	x0, x27
  43e15c:	mov	x1, x19
  43e160:	mov	x2, x23
  43e164:	bl	4034a0 <memcpy@plt>
  43e168:	add	x19, x19, x23
  43e16c:	sub	x24, x24, #0x1
  43e170:	add	x27, x27, x23
  43e174:	cbz	x22, 43e39c <ferror@plt+0x3a3bc>
  43e178:	cbnz	x24, 43e11c <ferror@plt+0x3a13c>
  43e17c:	b	43e39c <ferror@plt+0x3a3bc>
  43e180:	cbz	x22, 43e394 <ferror@plt+0x3a3b4>
  43e184:	cbz	x24, 43e394 <ferror@plt+0x3a3b4>
  43e188:	ldur	x27, [x29, #-32]
  43e18c:	mov	x19, x26
  43e190:	ldur	x2, [x29, #-8]
  43e194:	mov	x0, x19
  43e198:	mov	x1, x28
  43e19c:	blr	x25
  43e1a0:	cmp	w0, #0x0
  43e1a4:	b.le	43e1bc <ferror@plt+0x3a1dc>
  43e1a8:	ldr	x8, [x28], #8
  43e1ac:	sub	x22, x22, #0x1
  43e1b0:	str	x8, [x27], #8
  43e1b4:	cbnz	x22, 43e1cc <ferror@plt+0x3a1ec>
  43e1b8:	b	43e39c <ferror@plt+0x3a3bc>
  43e1bc:	ldr	x8, [x19], #8
  43e1c0:	sub	x24, x24, #0x1
  43e1c4:	str	x8, [x27], #8
  43e1c8:	cbz	x22, 43e39c <ferror@plt+0x3a3bc>
  43e1cc:	cbnz	x24, 43e190 <ferror@plt+0x3a1b0>
  43e1d0:	b	43e39c <ferror@plt+0x3a3bc>
  43e1d4:	cbz	x22, 43e394 <ferror@plt+0x3a3b4>
  43e1d8:	cbz	x24, 43e394 <ferror@plt+0x3a3b4>
  43e1dc:	ldur	x20, [x29, #-32]
  43e1e0:	mov	x21, xzr
  43e1e4:	mvn	x8, x20
  43e1e8:	stp	x8, x25, [sp, #32]
  43e1ec:	ldur	x10, [x29, #-32]
  43e1f0:	stp	x24, x22, [x29, #-24]
  43e1f4:	mul	x24, x23, x21
  43e1f8:	ldur	x2, [x29, #-8]
  43e1fc:	add	x22, x10, x24
  43e200:	add	x8, x23, x24
  43e204:	mov	x9, x25
  43e208:	add	x25, x22, #0x8
  43e20c:	add	x8, x10, x8
  43e210:	cmp	x8, x25
  43e214:	mov	x0, x26
  43e218:	mov	x1, x28
  43e21c:	mov	x27, x23
  43e220:	csel	x23, x8, x25, hi  // hi = pmore
  43e224:	blr	x9
  43e228:	cmp	w0, #0x0
  43e22c:	b.le	43e25c <ferror@plt+0x3a27c>
  43e230:	ldur	x9, [x29, #-16]
  43e234:	add	x8, x28, x27
  43e238:	mov	x19, x26
  43e23c:	mov	x26, x28
  43e240:	sub	x9, x9, #0x1
  43e244:	stur	x9, [x29, #-16]
  43e248:	cmp	x27, #0x1
  43e24c:	mov	x16, x27
  43e250:	add	x27, x20, x27
  43e254:	b.ge	43e280 <ferror@plt+0x3a2a0>  // b.tcont
  43e258:	b	43e2cc <ferror@plt+0x3a2ec>
  43e25c:	ldur	x8, [x29, #-24]
  43e260:	add	x19, x26, x27
  43e264:	sub	x8, x8, #0x1
  43e268:	stur	x8, [x29, #-24]
  43e26c:	mov	x8, x28
  43e270:	cmp	x27, #0x1
  43e274:	mov	x16, x27
  43e278:	add	x27, x20, x27
  43e27c:	b.lt	43e2cc <ferror@plt+0x3a2ec>  // b.tstop
  43e280:	ldr	x9, [sp, #32]
  43e284:	sub	x9, x9, x24
  43e288:	add	x9, x23, x9
  43e28c:	cmp	x9, #0x18
  43e290:	b.cc	43e2b4 <ferror@plt+0x3a2d4>  // b.lo, b.ul, b.last
  43e294:	and	x10, x9, #0xfffffffffffffff8
  43e298:	add	x11, x26, x10
  43e29c:	add	x11, x11, #0x8
  43e2a0:	cmp	x22, x11
  43e2a4:	b.cs	43e2f8 <ferror@plt+0x3a318>  // b.hs, b.nlast
  43e2a8:	add	x10, x25, x10
  43e2ac:	cmp	x26, x10
  43e2b0:	b.cs	43e2f8 <ferror@plt+0x3a318>  // b.hs, b.nlast
  43e2b4:	mov	x9, x26
  43e2b8:	mov	x10, x20
  43e2bc:	ldr	x11, [x9], #8
  43e2c0:	str	x11, [x10], #8
  43e2c4:	cmp	x10, x27
  43e2c8:	b.cc	43e2bc <ferror@plt+0x3a2dc>  // b.lo, b.ul, b.last
  43e2cc:	ldur	x22, [x29, #-16]
  43e2d0:	cbz	x22, 43e3e4 <ferror@plt+0x3a404>
  43e2d4:	ldur	x24, [x29, #-24]
  43e2d8:	ldr	x25, [sp, #40]
  43e2dc:	add	x21, x21, #0x1
  43e2e0:	mov	x26, x19
  43e2e4:	mov	x28, x8
  43e2e8:	mov	x20, x27
  43e2ec:	mov	x23, x16
  43e2f0:	cbnz	x24, 43e1ec <ferror@plt+0x3a20c>
  43e2f4:	b	43e39c <ferror@plt+0x3a3bc>
  43e2f8:	lsr	x9, x9, #3
  43e2fc:	add	x12, x9, #0x1
  43e300:	and	x13, x12, #0x3ffffffffffffffc
  43e304:	lsl	x10, x13, #3
  43e308:	mov	x11, xzr
  43e30c:	add	x9, x26, x10
  43e310:	add	x10, x20, x10
  43e314:	mov	x14, x13
  43e318:	add	x15, x26, x11
  43e31c:	ldp	q0, q1, [x15]
  43e320:	add	x15, x20, x11
  43e324:	subs	x14, x14, #0x4
  43e328:	add	x11, x11, #0x20
  43e32c:	stp	q0, q1, [x15]
  43e330:	b.ne	43e318 <ferror@plt+0x3a338>  // b.any
  43e334:	cmp	x12, x13
  43e338:	b.ne	43e2bc <ferror@plt+0x3a2dc>  // b.any
  43e33c:	b	43e2cc <ferror@plt+0x3a2ec>
  43e340:	cbz	x22, 43e394 <ferror@plt+0x3a3b4>
  43e344:	cbz	x24, 43e394 <ferror@plt+0x3a3b4>
  43e348:	ldur	x27, [x29, #-32]
  43e34c:	mov	x19, x26
  43e350:	ldr	x0, [x19]
  43e354:	ldr	x1, [x28]
  43e358:	ldur	x2, [x29, #-8]
  43e35c:	blr	x25
  43e360:	cmp	w0, #0x0
  43e364:	b.le	43e37c <ferror@plt+0x3a39c>
  43e368:	ldr	x8, [x28], #8
  43e36c:	sub	x22, x22, #0x1
  43e370:	str	x8, [x27], #8
  43e374:	cbnz	x22, 43e38c <ferror@plt+0x3a3ac>
  43e378:	b	43e39c <ferror@plt+0x3a3bc>
  43e37c:	ldr	x8, [x19], #8
  43e380:	sub	x24, x24, #0x1
  43e384:	str	x8, [x27], #8
  43e388:	cbz	x22, 43e39c <ferror@plt+0x3a3bc>
  43e38c:	cbnz	x24, 43e350 <ferror@plt+0x3a370>
  43e390:	b	43e39c <ferror@plt+0x3a3bc>
  43e394:	ldur	x27, [x29, #-32]
  43e398:	mov	x19, x26
  43e39c:	cbz	x24, 43e3b0 <ferror@plt+0x3a3d0>
  43e3a0:	mul	x2, x24, x23
  43e3a4:	mov	x0, x27
  43e3a8:	mov	x1, x19
  43e3ac:	bl	4034a0 <memcpy@plt>
  43e3b0:	ldr	x8, [sp, #8]
  43e3b4:	ldp	x20, x19, [sp, #160]
  43e3b8:	ldp	x26, x25, [sp, #112]
  43e3bc:	ldp	x28, x27, [sp, #96]
  43e3c0:	ldr	x1, [x8, #32]
  43e3c4:	ldp	x8, x0, [sp, #16]
  43e3c8:	ldp	x29, x30, [sp, #80]
  43e3cc:	sub	x8, x8, x22
  43e3d0:	mul	x2, x8, x23
  43e3d4:	ldp	x22, x21, [sp, #144]
  43e3d8:	ldp	x24, x23, [sp, #128]
  43e3dc:	add	sp, sp, #0xb0
  43e3e0:	b	4034a0 <memcpy@plt>
  43e3e4:	ldur	x24, [x29, #-24]
  43e3e8:	mov	x23, x16
  43e3ec:	cbnz	x24, 43e3a0 <ferror@plt+0x3a3c0>
  43e3f0:	b	43e3b0 <ferror@plt+0x3a3d0>
  43e3f4:	sub	sp, sp, #0xd0
  43e3f8:	stp	x29, x30, [sp, #112]
  43e3fc:	stp	x28, x27, [sp, #128]
  43e400:	stp	x26, x25, [sp, #144]
  43e404:	stp	x24, x23, [sp, #160]
  43e408:	stp	x22, x21, [sp, #176]
  43e40c:	stp	x20, x19, [sp, #192]
  43e410:	adrp	x26, 492000 <__environ@@GLIBC_2.17+0x6f8>
  43e414:	ldr	x20, [x26, #16]
  43e418:	add	x29, sp, #0x70
  43e41c:	cbnz	x20, 43e63c <ferror@plt+0x3a65c>
  43e420:	adrp	x0, 480000 <ferror@plt+0x7c020>
  43e424:	add	x0, x0, #0x6e7
  43e428:	bl	403ef0 <getenv@plt>
  43e42c:	cbz	x0, 43e5c0 <ferror@plt+0x3a5e0>
  43e430:	ldrb	w8, [x0]
  43e434:	mov	x20, x0
  43e438:	cbz	w8, 43e5c0 <ferror@plt+0x3a5e0>
  43e43c:	mov	x0, x20
  43e440:	bl	403510 <strlen@plt>
  43e444:	mov	x21, x0
  43e448:	cbz	x0, 43e5d8 <ferror@plt+0x3a5f8>
  43e44c:	add	x8, x21, x20
  43e450:	ldurb	w8, [x8, #-1]
  43e454:	cmp	w8, #0x2f
  43e458:	cset	w22, ne  // ne = any
  43e45c:	add	x8, x21, x22
  43e460:	add	x0, x8, #0xe
  43e464:	bl	4037e0 <malloc@plt>
  43e468:	cbz	x0, 43e5ec <ferror@plt+0x3a60c>
  43e46c:	mov	x1, x20
  43e470:	mov	x2, x21
  43e474:	mov	x19, x0
  43e478:	bl	4034a0 <memcpy@plt>
  43e47c:	cbz	x22, 43e488 <ferror@plt+0x3a4a8>
  43e480:	mov	w8, #0x2f                  	// #47
  43e484:	strb	w8, [x19, x21]
  43e488:	adrp	x8, 480000 <ferror@plt+0x7c020>
  43e48c:	add	x8, x8, #0x6d9
  43e490:	ldur	x9, [x8, #6]
  43e494:	ldr	x8, [x8]
  43e498:	add	x10, x19, x21
  43e49c:	adrp	x1, 47f000 <ferror@plt+0x7b020>
  43e4a0:	add	x10, x10, x22
  43e4a4:	add	x1, x1, #0xff7
  43e4a8:	mov	x0, x19
  43e4ac:	stur	x9, [x10, #6]
  43e4b0:	str	x8, [x10]
  43e4b4:	bl	4037d0 <fopen@plt>
  43e4b8:	cbz	x0, 43e628 <ferror@plt+0x3a648>
  43e4bc:	adrp	x28, 480000 <ferror@plt+0x7c020>
  43e4c0:	mov	x21, x0
  43e4c4:	mov	x22, xzr
  43e4c8:	mov	x20, xzr
  43e4cc:	add	x28, x28, #0x6b4
  43e4d0:	mov	x0, x21
  43e4d4:	bl	4039e0 <getc@plt>
  43e4d8:	add	w8, w0, #0x1
  43e4dc:	cmp	w8, #0x24
  43e4e0:	b.hi	43e510 <ferror@plt+0x3a530>  // b.pmore
  43e4e4:	adr	x9, 43e4d0 <ferror@plt+0x3a4f0>
  43e4e8:	ldrb	w10, [x28, x8]
  43e4ec:	add	x9, x9, x10, lsl #2
  43e4f0:	br	x9
  43e4f4:	mov	x0, x21
  43e4f8:	bl	4039e0 <getc@plt>
  43e4fc:	cmn	w0, #0x1
  43e500:	b.eq	43e614 <ferror@plt+0x3a634>  // b.none
  43e504:	cmp	w0, #0xa
  43e508:	b.ne	43e4f4 <ferror@plt+0x3a514>  // b.any
  43e50c:	b	43e4d0 <ferror@plt+0x3a4f0>
  43e510:	mov	x1, x21
  43e514:	bl	403c00 <ungetc@plt>
  43e518:	adrp	x1, 480000 <ferror@plt+0x7c020>
  43e51c:	sub	x2, x29, #0x34
  43e520:	add	x3, sp, #0x8
  43e524:	mov	x0, x21
  43e528:	add	x1, x1, #0x700
  43e52c:	bl	403840 <__isoc99_fscanf@plt>
  43e530:	cmp	w0, #0x2
  43e534:	b.lt	43e614 <ferror@plt+0x3a634>  // b.tstop
  43e538:	sub	x0, x29, #0x34
  43e53c:	bl	403510 <strlen@plt>
  43e540:	mov	x23, x0
  43e544:	add	x0, sp, #0x8
  43e548:	bl	403510 <strlen@plt>
  43e54c:	add	x8, x23, x0
  43e550:	mov	x24, x0
  43e554:	add	x27, x8, #0x2
  43e558:	cbz	x22, 43e578 <ferror@plt+0x3a598>
  43e55c:	add	x22, x27, x22
  43e560:	add	x1, x22, #0x1
  43e564:	mov	x0, x20
  43e568:	bl	4039c0 <realloc@plt>
  43e56c:	mov	x25, x0
  43e570:	cbnz	x25, 43e590 <ferror@plt+0x3a5b0>
  43e574:	b	43e5f8 <ferror@plt+0x3a618>
  43e578:	add	x8, x8, #0x1
  43e57c:	add	x0, x8, #0x2
  43e580:	bl	4037e0 <malloc@plt>
  43e584:	mov	x25, x0
  43e588:	mov	x22, x27
  43e58c:	cbz	x25, 43e5f8 <ferror@plt+0x3a618>
  43e590:	add	x8, x25, x22
  43e594:	mvn	x9, x24
  43e598:	add	x20, x8, x9
  43e59c:	mvn	x8, x23
  43e5a0:	add	x0, x20, x8
  43e5a4:	sub	x1, x29, #0x34
  43e5a8:	bl	403d30 <strcpy@plt>
  43e5ac:	add	x1, sp, #0x8
  43e5b0:	mov	x0, x20
  43e5b4:	bl	403d30 <strcpy@plt>
  43e5b8:	mov	x20, x25
  43e5bc:	b	43e4d0 <ferror@plt+0x3a4f0>
  43e5c0:	adrp	x20, 480000 <ferror@plt+0x7c020>
  43e5c4:	add	x20, x20, #0x6f7
  43e5c8:	mov	x0, x20
  43e5cc:	bl	403510 <strlen@plt>
  43e5d0:	mov	x21, x0
  43e5d4:	cbnz	x0, 43e44c <ferror@plt+0x3a46c>
  43e5d8:	mov	w22, wzr
  43e5dc:	add	x8, x21, x22
  43e5e0:	add	x0, x8, #0xe
  43e5e4:	bl	4037e0 <malloc@plt>
  43e5e8:	cbnz	x0, 43e46c <ferror@plt+0x3a48c>
  43e5ec:	adrp	x20, 480000 <ferror@plt+0x7c020>
  43e5f0:	add	x20, x20, #0x5ef
  43e5f4:	b	43e638 <ferror@plt+0x3a658>
  43e5f8:	cbz	x20, 43e610 <ferror@plt+0x3a630>
  43e5fc:	mov	x0, x20
  43e600:	bl	403bf0 <free@plt>
  43e604:	mov	x22, xzr
  43e608:	mov	x20, xzr
  43e60c:	b	43e614 <ferror@plt+0x3a634>
  43e610:	mov	x22, xzr
  43e614:	mov	x0, x21
  43e618:	bl	403790 <fclose@plt>
  43e61c:	cbz	x22, 43e628 <ferror@plt+0x3a648>
  43e620:	strb	wzr, [x20, x22]
  43e624:	b	43e630 <ferror@plt+0x3a650>
  43e628:	adrp	x20, 480000 <ferror@plt+0x7c020>
  43e62c:	add	x20, x20, #0x5ef
  43e630:	mov	x0, x19
  43e634:	bl	403bf0 <free@plt>
  43e638:	str	x20, [x26, #16]
  43e63c:	mov	x0, x20
  43e640:	ldp	x20, x19, [sp, #192]
  43e644:	ldp	x22, x21, [sp, #176]
  43e648:	ldp	x24, x23, [sp, #160]
  43e64c:	ldp	x26, x25, [sp, #144]
  43e650:	ldp	x28, x27, [sp, #128]
  43e654:	ldp	x29, x30, [sp, #112]
  43e658:	add	sp, sp, #0xd0
  43e65c:	ret
  43e660:	mov	w0, #0xe                   	// #14
  43e664:	b	4037c0 <nl_langinfo@plt>
  43e668:	stp	x29, x30, [sp, #-48]!
  43e66c:	adrp	x8, 480000 <ferror@plt+0x7c020>
  43e670:	add	x8, x8, #0x5ef
  43e674:	cmp	x0, #0x0
  43e678:	str	x21, [sp, #16]
  43e67c:	stp	x20, x19, [sp, #32]
  43e680:	mov	x29, sp
  43e684:	csel	x19, x8, x0, eq  // eq = none
  43e688:	bl	43e3f4 <ferror@plt+0x3a414>
  43e68c:	ldrb	w21, [x0]
  43e690:	cbz	w21, 43e6f4 <ferror@plt+0x3a714>
  43e694:	mov	x20, x0
  43e698:	b	43e6c0 <ferror@plt+0x3a6e0>
  43e69c:	mov	x0, x20
  43e6a0:	bl	403510 <strlen@plt>
  43e6a4:	add	x8, x0, x20
  43e6a8:	add	x20, x8, #0x1
  43e6ac:	mov	x0, x20
  43e6b0:	bl	403510 <strlen@plt>
  43e6b4:	add	x20, x0, x20
  43e6b8:	ldrb	w21, [x20, #1]!
  43e6bc:	cbz	w21, 43e6f4 <ferror@plt+0x3a714>
  43e6c0:	mov	x0, x19
  43e6c4:	mov	x1, x20
  43e6c8:	bl	403b30 <strcmp@plt>
  43e6cc:	cbz	w0, 43e6e4 <ferror@plt+0x3a704>
  43e6d0:	and	w8, w21, #0xff
  43e6d4:	cmp	w8, #0x2a
  43e6d8:	b.ne	43e69c <ferror@plt+0x3a6bc>  // b.any
  43e6dc:	ldrb	w8, [x20, #1]
  43e6e0:	cbnz	w8, 43e69c <ferror@plt+0x3a6bc>
  43e6e4:	mov	x0, x20
  43e6e8:	bl	403510 <strlen@plt>
  43e6ec:	add	x8, x20, x0
  43e6f0:	add	x19, x8, #0x1
  43e6f4:	ldrb	w8, [x19]
  43e6f8:	adrp	x9, 47e000 <ferror@plt+0x7a020>
  43e6fc:	add	x9, x9, #0xc97
  43e700:	ldr	x21, [sp, #16]
  43e704:	cmp	w8, #0x0
  43e708:	csel	x0, x9, x19, eq  // eq = none
  43e70c:	ldp	x20, x19, [sp, #32]
  43e710:	ldp	x29, x30, [sp], #48
  43e714:	ret
  43e718:	stp	x29, x30, [sp, #-48]!
  43e71c:	mov	x29, sp
  43e720:	str	q0, [sp, #16]
  43e724:	str	q1, [sp, #32]
  43e728:	ldp	x6, x1, [sp, #16]
  43e72c:	ldp	x7, x0, [sp, #32]
  43e730:	mrs	x2, fpcr
  43e734:	ubfx	x4, x1, #48, #15
  43e738:	lsr	x2, x1, #63
  43e73c:	lsr	x3, x0, #63
  43e740:	ubfx	x9, x0, #0, #48
  43e744:	mov	x5, #0x7fff                	// #32767
  43e748:	mov	x10, x6
  43e74c:	cmp	x4, x5
  43e750:	and	w2, w2, #0xff
  43e754:	ubfx	x1, x1, #0, #48
  43e758:	and	w3, w3, #0xff
  43e75c:	ubfx	x0, x0, #48, #15
  43e760:	b.eq	43e794 <ferror@plt+0x3a7b4>  // b.none
  43e764:	cmp	x0, x5
  43e768:	b.eq	43e780 <ferror@plt+0x3a7a0>  // b.none
  43e76c:	cmp	x4, x0
  43e770:	mov	w0, #0x1                   	// #1
  43e774:	b.eq	43e7ac <ferror@plt+0x3a7cc>  // b.none
  43e778:	ldp	x29, x30, [sp], #48
  43e77c:	ret
  43e780:	orr	x8, x9, x7
  43e784:	cbnz	x8, 43e810 <ferror@plt+0x3a830>
  43e788:	mov	w0, #0x1                   	// #1
  43e78c:	ldp	x29, x30, [sp], #48
  43e790:	ret
  43e794:	orr	x5, x1, x6
  43e798:	cbnz	x5, 43e7e0 <ferror@plt+0x3a800>
  43e79c:	cmp	x0, x4
  43e7a0:	b.ne	43e788 <ferror@plt+0x3a7a8>  // b.any
  43e7a4:	orr	x8, x9, x7
  43e7a8:	cbnz	x8, 43e810 <ferror@plt+0x3a830>
  43e7ac:	cmp	x1, x9
  43e7b0:	mov	w0, #0x1                   	// #1
  43e7b4:	ccmp	x6, x7, #0x0, eq  // eq = none
  43e7b8:	b.ne	43e778 <ferror@plt+0x3a798>  // b.any
  43e7bc:	cmp	w2, w3
  43e7c0:	mov	w0, #0x0                   	// #0
  43e7c4:	b.eq	43e778 <ferror@plt+0x3a798>  // b.none
  43e7c8:	mov	w0, #0x1                   	// #1
  43e7cc:	cbnz	x4, 43e778 <ferror@plt+0x3a798>
  43e7d0:	orr	x1, x1, x10
  43e7d4:	cmp	x1, #0x0
  43e7d8:	cset	w0, ne  // ne = any
  43e7dc:	b	43e778 <ferror@plt+0x3a798>
  43e7e0:	tst	x1, #0x800000000000
  43e7e4:	b.ne	43e7fc <ferror@plt+0x3a81c>  // b.any
  43e7e8:	mov	w0, #0x1                   	// #1
  43e7ec:	bl	43f088 <ferror@plt+0x3b0a8>
  43e7f0:	mov	w0, #0x1                   	// #1
  43e7f4:	ldp	x29, x30, [sp], #48
  43e7f8:	ret
  43e7fc:	cmp	x0, x4
  43e800:	mov	w0, #0x1                   	// #1
  43e804:	b.ne	43e778 <ferror@plt+0x3a798>  // b.any
  43e808:	orr	x8, x9, x7
  43e80c:	cbz	x8, 43e778 <ferror@plt+0x3a798>
  43e810:	tst	x9, #0x800000000000
  43e814:	b.eq	43e7e8 <ferror@plt+0x3a808>  // b.none
  43e818:	b	43e788 <ferror@plt+0x3a7a8>
  43e81c:	nop
  43e820:	cmp	w0, #0x0
  43e824:	cbz	w0, 43e870 <ferror@plt+0x3a890>
  43e828:	cneg	w1, w0, lt  // lt = tstop
  43e82c:	mov	w4, #0x403e                	// #16446
  43e830:	clz	x3, x1
  43e834:	mov	w2, #0x402f                	// #16431
  43e838:	sub	w4, w4, w3
  43e83c:	lsr	w0, w0, #31
  43e840:	sub	w2, w2, w4
  43e844:	mov	x3, #0x0                   	// #0
  43e848:	and	w4, w4, #0x7fff
  43e84c:	lsl	x1, x1, x2
  43e850:	and	x1, x1, #0xffffffffffff
  43e854:	orr	w0, w4, w0, lsl #15
  43e858:	mov	x2, #0x0                   	// #0
  43e85c:	bfxil	x3, x1, #0, #48
  43e860:	fmov	d0, x2
  43e864:	bfi	x3, x0, #48, #16
  43e868:	fmov	v0.d[1], x3
  43e86c:	ret
  43e870:	mov	w4, #0x0                   	// #0
  43e874:	mov	x1, #0x0                   	// #0
  43e878:	mov	w0, #0x0                   	// #0
  43e87c:	mov	x3, #0x0                   	// #0
  43e880:	orr	w0, w4, w0, lsl #15
  43e884:	bfxil	x3, x1, #0, #48
  43e888:	mov	x2, #0x0                   	// #0
  43e88c:	fmov	d0, x2
  43e890:	bfi	x3, x0, #48, #16
  43e894:	fmov	v0.d[1], x3
  43e898:	ret
  43e89c:	nop
  43e8a0:	cbz	w0, 43e8e4 <ferror@plt+0x3a904>
  43e8a4:	mov	w0, w0
  43e8a8:	mov	w1, #0x403e                	// #16446
  43e8ac:	clz	x3, x0
  43e8b0:	mov	w2, #0x402f                	// #16431
  43e8b4:	sub	w1, w1, w3
  43e8b8:	mov	x3, #0x0                   	// #0
  43e8bc:	sub	w2, w2, w1
  43e8c0:	and	w1, w1, #0x7fff
  43e8c4:	lsl	x0, x0, x2
  43e8c8:	and	x0, x0, #0xffffffffffff
  43e8cc:	mov	x2, #0x0                   	// #0
  43e8d0:	fmov	d0, x2
  43e8d4:	bfxil	x3, x0, #0, #48
  43e8d8:	bfi	x3, x1, #48, #16
  43e8dc:	fmov	v0.d[1], x3
  43e8e0:	ret
  43e8e4:	mov	x0, #0x0                   	// #0
  43e8e8:	mov	x3, #0x0                   	// #0
  43e8ec:	bfxil	x3, x0, #0, #48
  43e8f0:	mov	x2, #0x0                   	// #0
  43e8f4:	fmov	d0, x2
  43e8f8:	mov	w1, #0x0                   	// #0
  43e8fc:	bfi	x3, x1, #48, #16
  43e900:	fmov	v0.d[1], x3
  43e904:	ret
  43e908:	stp	x29, x30, [sp, #-48]!
  43e90c:	mov	x29, sp
  43e910:	str	x19, [sp, #16]
  43e914:	str	q0, [sp, #32]
  43e918:	ldp	x2, x0, [sp, #32]
  43e91c:	mrs	x1, fpcr
  43e920:	ubfx	x19, x0, #48, #15
  43e924:	mov	x3, #0x3ffe                	// #16382
  43e928:	ubfx	x4, x0, #0, #48
  43e92c:	cmp	x19, x3
  43e930:	b.gt	43e958 <ferror@plt+0x3a978>
  43e934:	cbnz	x19, 43e9f8 <ferror@plt+0x3aa18>
  43e938:	orr	x2, x4, x2
  43e93c:	cbz	x2, 43e948 <ferror@plt+0x3a968>
  43e940:	mov	w0, #0x10                  	// #16
  43e944:	bl	43f088 <ferror@plt+0x3b0a8>
  43e948:	mov	x0, x19
  43e94c:	ldr	x19, [sp, #16]
  43e950:	ldp	x29, x30, [sp], #48
  43e954:	ret
  43e958:	lsr	x1, x0, #63
  43e95c:	and	w3, w1, #0xff
  43e960:	mov	x1, #0x403d                	// #16445
  43e964:	cmp	x19, x1
  43e968:	b.le	43e9a0 <ferror@plt+0x3a9c0>
  43e96c:	mov	x0, #0x403e                	// #16446
  43e970:	and	x5, x3, #0xff
  43e974:	cmp	x19, x0
  43e978:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  43e97c:	csel	w1, w3, wzr, eq  // eq = none
  43e980:	add	x19, x5, x0
  43e984:	cbz	w1, 43ea08 <ferror@plt+0x3aa28>
  43e988:	extr	x4, x4, x2, #49
  43e98c:	cbnz	x4, 43ea08 <ferror@plt+0x3aa28>
  43e990:	cmp	xzr, x2, lsl #15
  43e994:	b.eq	43e948 <ferror@plt+0x3a968>  // b.none
  43e998:	mov	w0, #0x10                  	// #16
  43e99c:	b	43e944 <ferror@plt+0x3a964>
  43e9a0:	mov	x5, #0x406f                	// #16495
  43e9a4:	sub	x1, x5, x19
  43e9a8:	mov	x0, x19
  43e9ac:	cmp	x1, #0x3f
  43e9b0:	orr	x19, x4, #0x1000000000000
  43e9b4:	b.le	43ea14 <ferror@plt+0x3aa34>
  43e9b8:	mov	w4, #0xffffc011            	// #-16367
  43e9bc:	add	w4, w0, w4
  43e9c0:	cmp	x1, #0x40
  43e9c4:	mov	w1, #0x402f                	// #16431
  43e9c8:	sub	w0, w1, w0
  43e9cc:	lsl	x1, x19, x4
  43e9d0:	orr	x1, x2, x1
  43e9d4:	csel	x2, x1, x2, ne  // ne = any
  43e9d8:	lsr	x19, x19, x0
  43e9dc:	cmp	x2, #0x0
  43e9e0:	cset	w0, ne  // ne = any
  43e9e4:	cmp	w3, #0x0
  43e9e8:	cneg	x19, x19, ne  // ne = any
  43e9ec:	cbz	w0, 43e948 <ferror@plt+0x3a968>
  43e9f0:	mov	w0, #0x10                  	// #16
  43e9f4:	b	43e944 <ferror@plt+0x3a964>
  43e9f8:	mov	x19, #0x0                   	// #0
  43e9fc:	mov	w0, #0x10                  	// #16
  43ea00:	bl	43f088 <ferror@plt+0x3b0a8>
  43ea04:	b	43e948 <ferror@plt+0x3a968>
  43ea08:	mov	w0, #0x1                   	// #1
  43ea0c:	bl	43f088 <ferror@plt+0x3b0a8>
  43ea10:	b	43e948 <ferror@plt+0x3a968>
  43ea14:	mov	w6, #0xffffbfd1            	// #-16431
  43ea18:	add	w4, w0, w6
  43ea1c:	sub	w0, w5, w0
  43ea20:	lsl	x1, x2, x4
  43ea24:	cmp	x1, #0x0
  43ea28:	lsr	x2, x2, x0
  43ea2c:	cset	w0, ne  // ne = any
  43ea30:	lsl	x19, x19, x4
  43ea34:	orr	x19, x2, x19
  43ea38:	b	43e9e4 <ferror@plt+0x3aa04>
  43ea3c:	nop
  43ea40:	stp	x29, x30, [sp, #-48]!
  43ea44:	mov	x29, sp
  43ea48:	str	x19, [sp, #16]
  43ea4c:	str	q0, [sp, #32]
  43ea50:	ldr	x19, [sp, #32]
  43ea54:	ldr	x1, [sp, #40]
  43ea58:	mrs	x0, fpcr
  43ea5c:	ubfx	x3, x1, #48, #15
  43ea60:	mov	x2, x19
  43ea64:	mov	x4, #0x3ffe                	// #16382
  43ea68:	ubfx	x19, x1, #0, #48
  43ea6c:	cmp	x3, x4
  43ea70:	b.gt	43ea9c <ferror@plt+0x3aabc>
  43ea74:	cbnz	x3, 43ea80 <ferror@plt+0x3aaa0>
  43ea78:	orr	x19, x2, x19
  43ea7c:	cbz	x19, 43ea8c <ferror@plt+0x3aaac>
  43ea80:	mov	w0, #0x10                  	// #16
  43ea84:	mov	x19, #0x0                   	// #0
  43ea88:	bl	43f088 <ferror@plt+0x3b0a8>
  43ea8c:	mov	x0, x19
  43ea90:	ldr	x19, [sp, #16]
  43ea94:	ldp	x29, x30, [sp], #48
  43ea98:	ret
  43ea9c:	lsr	x0, x1, #63
  43eaa0:	mov	x4, #0x403f                	// #16447
  43eaa4:	and	w0, w0, #0xff
  43eaa8:	and	x5, x0, #0xff
  43eaac:	sub	x4, x4, x5
  43eab0:	cmp	x4, x3
  43eab4:	b.le	43eb08 <ferror@plt+0x3ab28>
  43eab8:	cbnz	x5, 43eb1c <ferror@plt+0x3ab3c>
  43eabc:	mov	x1, x3
  43eac0:	mov	x0, #0x406f                	// #16495
  43eac4:	sub	x3, x0, x3
  43eac8:	orr	x4, x19, #0x1000000000000
  43eacc:	cmp	x3, #0x3f
  43ead0:	b.gt	43eb2c <ferror@plt+0x3ab4c>
  43ead4:	mov	w3, #0xffffbfd1            	// #-16431
  43ead8:	add	w3, w1, w3
  43eadc:	sub	w1, w0, w1
  43eae0:	lsl	x0, x2, x3
  43eae4:	cmp	x0, #0x0
  43eae8:	lsr	x19, x2, x1
  43eaec:	cset	w0, ne  // ne = any
  43eaf0:	lsl	x4, x4, x3
  43eaf4:	orr	x19, x19, x4
  43eaf8:	cbz	w0, 43ea8c <ferror@plt+0x3aaac>
  43eafc:	mov	w0, #0x10                  	// #16
  43eb00:	bl	43f088 <ferror@plt+0x3b0a8>
  43eb04:	b	43ea8c <ferror@plt+0x3aaac>
  43eb08:	eor	w19, w0, #0x1
  43eb0c:	mov	w0, #0x1                   	// #1
  43eb10:	sbfx	x19, x19, #0, #1
  43eb14:	bl	43f088 <ferror@plt+0x3b0a8>
  43eb18:	b	43ea8c <ferror@plt+0x3aaac>
  43eb1c:	mov	w0, #0x1                   	// #1
  43eb20:	mov	x19, #0x0                   	// #0
  43eb24:	bl	43f088 <ferror@plt+0x3b0a8>
  43eb28:	b	43ea8c <ferror@plt+0x3aaac>
  43eb2c:	mov	w0, #0xffffc011            	// #-16367
  43eb30:	add	w5, w1, w0
  43eb34:	mov	w0, #0x402f                	// #16431
  43eb38:	cmp	x3, #0x40
  43eb3c:	sub	w1, w0, w1
  43eb40:	lsl	x0, x4, x5
  43eb44:	orr	x0, x2, x0
  43eb48:	csel	x2, x0, x2, ne  // ne = any
  43eb4c:	lsr	x19, x4, x1
  43eb50:	cmp	x2, #0x0
  43eb54:	cset	w0, ne  // ne = any
  43eb58:	b	43eaf8 <ferror@plt+0x3ab18>
  43eb5c:	nop
  43eb60:	cmp	x0, #0x0
  43eb64:	cbz	x0, 43ebc8 <ferror@plt+0x3abe8>
  43eb68:	cneg	x1, x0, lt  // lt = tstop
  43eb6c:	mov	w2, #0x403e                	// #16446
  43eb70:	clz	x3, x1
  43eb74:	mov	x4, #0x406f                	// #16495
  43eb78:	sub	w2, w2, w3
  43eb7c:	lsr	x0, x0, #63
  43eb80:	and	w0, w0, #0xff
  43eb84:	and	w5, w2, #0x7fff
  43eb88:	sub	x3, x4, w2, sxtw
  43eb8c:	cmp	x3, #0x3f
  43eb90:	b.gt	43ebf4 <ferror@plt+0x3ac14>
  43eb94:	sub	w4, w4, w2
  43eb98:	mov	w3, #0xffffbfd1            	// #-16431
  43eb9c:	add	w2, w2, w3
  43eba0:	mov	x3, #0x0                   	// #0
  43eba4:	lsl	x4, x1, x4
  43eba8:	orr	w0, w5, w0, lsl #15
  43ebac:	lsr	x1, x1, x2
  43ebb0:	and	x1, x1, #0xffffffffffff
  43ebb4:	fmov	d0, x4
  43ebb8:	bfxil	x3, x1, #0, #48
  43ebbc:	bfi	x3, x0, #48, #16
  43ebc0:	fmov	v0.d[1], x3
  43ebc4:	ret
  43ebc8:	mov	w5, #0x0                   	// #0
  43ebcc:	mov	x1, #0x0                   	// #0
  43ebd0:	mov	w0, #0x0                   	// #0
  43ebd4:	mov	x3, #0x0                   	// #0
  43ebd8:	orr	w0, w5, w0, lsl #15
  43ebdc:	bfxil	x3, x1, #0, #48
  43ebe0:	mov	x4, #0x0                   	// #0
  43ebe4:	fmov	d0, x4
  43ebe8:	bfi	x3, x0, #48, #16
  43ebec:	fmov	v0.d[1], x3
  43ebf0:	ret
  43ebf4:	mov	w3, #0x402f                	// #16431
  43ebf8:	sub	w2, w3, w2
  43ebfc:	mov	x3, #0x0                   	// #0
  43ec00:	orr	w0, w5, w0, lsl #15
  43ec04:	lsl	x1, x1, x2
  43ec08:	and	x1, x1, #0xffffffffffff
  43ec0c:	mov	x4, #0x0                   	// #0
  43ec10:	fmov	d0, x4
  43ec14:	bfxil	x3, x1, #0, #48
  43ec18:	bfi	x3, x0, #48, #16
  43ec1c:	fmov	v0.d[1], x3
  43ec20:	ret
  43ec24:	nop
  43ec28:	mrs	x0, fpcr
  43ec2c:	fmov	x0, d0
  43ec30:	ubfx	x1, x0, #52, #11
  43ec34:	lsr	x4, x0, #63
  43ec38:	add	x2, x1, #0x1
  43ec3c:	and	w4, w4, #0xff
  43ec40:	tst	x2, #0x7fe
  43ec44:	ubfx	x0, x0, #0, #52
  43ec48:	b.eq	43ec7c <ferror@plt+0x3ac9c>  // b.none
  43ec4c:	lsr	x5, x0, #4
  43ec50:	mov	x3, #0x0                   	// #0
  43ec54:	and	x5, x5, #0xffffffffffff
  43ec58:	mov	w2, #0x3c00                	// #15360
  43ec5c:	add	w1, w1, w2
  43ec60:	lsl	x0, x0, #60
  43ec64:	bfxil	x3, x5, #0, #48
  43ec68:	fmov	d0, x0
  43ec6c:	bfi	x3, x1, #48, #15
  43ec70:	bfi	x3, x4, #63, #1
  43ec74:	fmov	v0.d[1], x3
  43ec78:	ret
  43ec7c:	cbnz	x1, 43ecd0 <ferror@plt+0x3acf0>
  43ec80:	cbz	x0, 43ed1c <ferror@plt+0x3ad3c>
  43ec84:	clz	x2, x0
  43ec88:	cmp	w2, #0xe
  43ec8c:	b.gt	43ed68 <ferror@plt+0x3ad88>
  43ec90:	add	w1, w2, #0x31
  43ec94:	mov	w5, #0xf                   	// #15
  43ec98:	sub	w5, w5, w2
  43ec9c:	lsr	x5, x0, x5
  43eca0:	lsl	x0, x0, x1
  43eca4:	and	x5, x5, #0xffffffffffff
  43eca8:	mov	w1, #0x3c0c                	// #15372
  43ecac:	mov	x3, #0x0                   	// #0
  43ecb0:	sub	w1, w1, w2
  43ecb4:	and	w1, w1, #0x7fff
  43ecb8:	bfxil	x3, x5, #0, #48
  43ecbc:	fmov	d0, x0
  43ecc0:	bfi	x3, x1, #48, #15
  43ecc4:	bfi	x3, x4, #63, #1
  43ecc8:	fmov	v0.d[1], x3
  43eccc:	ret
  43ecd0:	cbz	x0, 43ed40 <ferror@plt+0x3ad60>
  43ecd4:	lsr	x1, x0, #4
  43ecd8:	mov	x3, #0x0                   	// #0
  43ecdc:	orr	x1, x1, #0x800000000000
  43ece0:	lsl	x2, x0, #60
  43ece4:	fmov	d0, x2
  43ece8:	bfxil	x3, x1, #0, #48
  43ecec:	orr	x3, x3, #0x7fff000000000000
  43ecf0:	bfi	x3, x4, #63, #1
  43ecf4:	fmov	v0.d[1], x3
  43ecf8:	tbnz	x0, #51, 43ed64 <ferror@plt+0x3ad84>
  43ecfc:	stp	x29, x30, [sp, #-32]!
  43ed00:	mov	w0, #0x1                   	// #1
  43ed04:	mov	x29, sp
  43ed08:	str	q0, [sp, #16]
  43ed0c:	bl	43f088 <ferror@plt+0x3b0a8>
  43ed10:	ldr	q0, [sp, #16]
  43ed14:	ldp	x29, x30, [sp], #32
  43ed18:	ret
  43ed1c:	mov	x5, #0x0                   	// #0
  43ed20:	mov	x3, #0x0                   	// #0
  43ed24:	bfxil	x3, x5, #0, #48
  43ed28:	mov	w1, #0x0                   	// #0
  43ed2c:	fmov	d0, x0
  43ed30:	bfi	x3, x1, #48, #15
  43ed34:	bfi	x3, x4, #63, #1
  43ed38:	fmov	v0.d[1], x3
  43ed3c:	ret
  43ed40:	mov	x5, #0x0                   	// #0
  43ed44:	mov	x3, #0x0                   	// #0
  43ed48:	bfxil	x3, x5, #0, #48
  43ed4c:	mov	w1, #0x7fff                	// #32767
  43ed50:	fmov	d0, x0
  43ed54:	bfi	x3, x1, #48, #15
  43ed58:	bfi	x3, x4, #63, #1
  43ed5c:	fmov	v0.d[1], x3
  43ed60:	ret
  43ed64:	ret
  43ed68:	sub	w5, w2, #0xf
  43ed6c:	lsl	x5, x0, x5
  43ed70:	mov	x0, #0x0                   	// #0
  43ed74:	b	43eca4 <ferror@plt+0x3acc4>
  43ed78:	stp	x29, x30, [sp, #-48]!
  43ed7c:	mov	x29, sp
  43ed80:	str	x19, [sp, #16]
  43ed84:	str	q0, [sp, #32]
  43ed88:	ldp	x3, x0, [sp, #32]
  43ed8c:	mrs	x6, fpcr
  43ed90:	ubfx	x2, x0, #48, #15
  43ed94:	lsr	x4, x0, #63
  43ed98:	add	x1, x2, #0x1
  43ed9c:	ubfiz	x0, x0, #3, #48
  43eda0:	tst	x1, #0x7ffe
  43eda4:	and	w4, w4, #0xff
  43eda8:	orr	x0, x0, x3, lsr #61
  43edac:	lsl	x5, x3, #3
  43edb0:	b.eq	43ee30 <ferror@plt+0x3ae50>  // b.none
  43edb4:	mov	x1, #0xffffffffffffc400    	// #-15360
  43edb8:	add	x2, x2, x1
  43edbc:	cmp	x2, #0x7fe
  43edc0:	b.le	43ee74 <ferror@plt+0x3ae94>
  43edc4:	ands	x0, x6, #0xc00000
  43edc8:	b.eq	43ef0c <ferror@plt+0x3af2c>  // b.none
  43edcc:	cmp	x0, #0x400, lsl #12
  43edd0:	b.eq	43f040 <ferror@plt+0x3b060>  // b.none
  43edd4:	cmp	x0, #0x800, lsl #12
  43edd8:	csel	w7, w4, wzr, eq  // eq = none
  43eddc:	cbnz	w7, 43ef0c <ferror@plt+0x3af2c>
  43ede0:	mov	x1, #0xffffffffffffffff    	// #-1
  43ede4:	mov	x2, #0x7fe                 	// #2046
  43ede8:	mov	w0, #0x14                  	// #20
  43edec:	b.ne	43eeb8 <ferror@plt+0x3aed8>  // b.any
  43edf0:	cmp	w4, #0x0
  43edf4:	add	x3, x1, #0x8
  43edf8:	csel	x1, x3, x1, ne  // ne = any
  43edfc:	and	x3, x1, #0x80000000000000
  43ee00:	cbnz	w7, 43eec0 <ferror@plt+0x3aee0>
  43ee04:	cbnz	x3, 43eec8 <ferror@plt+0x3aee8>
  43ee08:	lsr	x1, x1, #3
  43ee0c:	and	w3, w2, #0x7ff
  43ee10:	and	x4, x4, #0xff
  43ee14:	bfi	x1, x3, #52, #12
  43ee18:	orr	x19, x1, x4, lsl #63
  43ee1c:	bl	43f088 <ferror@plt+0x3b0a8>
  43ee20:	fmov	d0, x19
  43ee24:	ldr	x19, [sp, #16]
  43ee28:	ldp	x29, x30, [sp], #48
  43ee2c:	ret
  43ee30:	orr	x1, x0, x5
  43ee34:	cbnz	x2, 43ee68 <ferror@plt+0x3ae88>
  43ee38:	cbnz	x1, 43eee4 <ferror@plt+0x3af04>
  43ee3c:	mov	w0, #0x0                   	// #0
  43ee40:	and	w2, w2, #0x7ff
  43ee44:	mov	x1, #0x0                   	// #0
  43ee48:	and	x4, x4, #0xff
  43ee4c:	bfi	x1, x2, #52, #12
  43ee50:	orr	x19, x1, x4, lsl #63
  43ee54:	cbnz	w0, 43ee1c <ferror@plt+0x3ae3c>
  43ee58:	fmov	d0, x19
  43ee5c:	ldr	x19, [sp, #16]
  43ee60:	ldp	x29, x30, [sp], #48
  43ee64:	ret
  43ee68:	cbnz	x1, 43ef18 <ferror@plt+0x3af38>
  43ee6c:	mov	x2, #0x7ff                 	// #2047
  43ee70:	b	43ee3c <ferror@plt+0x3ae5c>
  43ee74:	cmp	x2, #0x0
  43ee78:	b.le	43ef40 <ferror@plt+0x3af60>
  43ee7c:	cmp	xzr, x3, lsl #7
  43ee80:	mov	w7, #0x0                   	// #0
  43ee84:	cset	x1, ne  // ne = any
  43ee88:	orr	x5, x1, x5, lsr #60
  43ee8c:	orr	x1, x5, x0, lsl #4
  43ee90:	mov	w0, #0x0                   	// #0
  43ee94:	tst	x5, #0x7
  43ee98:	b.eq	43eff8 <ferror@plt+0x3b018>  // b.none
  43ee9c:	and	x3, x6, #0xc00000
  43eea0:	cmp	x3, #0x400, lsl #12
  43eea4:	b.eq	43eefc <ferror@plt+0x3af1c>  // b.none
  43eea8:	cmp	x3, #0x800, lsl #12
  43eeac:	mov	w0, #0x10                  	// #16
  43eeb0:	b.eq	43edf0 <ferror@plt+0x3ae10>  // b.none
  43eeb4:	cbz	x3, 43f004 <ferror@plt+0x3b024>
  43eeb8:	and	x3, x1, #0x80000000000000
  43eebc:	cbz	w7, 43eec4 <ferror@plt+0x3aee4>
  43eec0:	orr	w0, w0, #0x8
  43eec4:	cbz	x3, 43eff8 <ferror@plt+0x3b018>
  43eec8:	cmp	x2, #0x7fe
  43eecc:	add	x2, x2, #0x1
  43eed0:	b.eq	43efa0 <ferror@plt+0x3afc0>  // b.none
  43eed4:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  43eed8:	and	w2, w2, #0x7ff
  43eedc:	and	x1, x3, x1, lsr #3
  43eee0:	b	43ee48 <ferror@plt+0x3ae68>
  43eee4:	and	x3, x6, #0xc00000
  43eee8:	mov	w7, #0x1                   	// #1
  43eeec:	cmp	x3, #0x400, lsl #12
  43eef0:	mov	x2, #0x0                   	// #0
  43eef4:	mov	x1, #0x1                   	// #1
  43eef8:	b.ne	43eea8 <ferror@plt+0x3aec8>  // b.any
  43eefc:	cbnz	w4, 43ef04 <ferror@plt+0x3af24>
  43ef00:	add	x1, x1, #0x8
  43ef04:	mov	w0, #0x10                  	// #16
  43ef08:	b	43edfc <ferror@plt+0x3ae1c>
  43ef0c:	mov	x2, #0x7ff                 	// #2047
  43ef10:	mov	w0, #0x14                  	// #20
  43ef14:	b	43ee40 <ferror@plt+0x3ae60>
  43ef18:	mov	x3, #0x7fff                	// #32767
  43ef1c:	extr	x1, x0, x5, #60
  43ef20:	lsr	x0, x0, #50
  43ef24:	cmp	x2, x3
  43ef28:	lsr	x1, x1, #3
  43ef2c:	eor	w0, w0, #0x1
  43ef30:	orr	x1, x1, #0x8000000000000
  43ef34:	csel	w0, w0, wzr, eq  // eq = none
  43ef38:	mov	w2, #0x7ff                 	// #2047
  43ef3c:	b	43ee48 <ferror@plt+0x3ae68>
  43ef40:	cmn	x2, #0x34
  43ef44:	b.lt	43eee4 <ferror@plt+0x3af04>  // b.tstop
  43ef48:	mov	x3, #0x3d                  	// #61
  43ef4c:	sub	x7, x3, x2
  43ef50:	orr	x0, x0, #0x8000000000000
  43ef54:	cmp	x7, #0x3f
  43ef58:	b.le	43f018 <ferror@plt+0x3b038>
  43ef5c:	add	w1, w2, #0x43
  43ef60:	cmp	x7, #0x40
  43ef64:	mov	w3, #0xfffffffd            	// #-3
  43ef68:	sub	w2, w3, w2
  43ef6c:	lsl	x1, x0, x1
  43ef70:	orr	x1, x5, x1
  43ef74:	csel	x5, x1, x5, ne  // ne = any
  43ef78:	lsr	x0, x0, x2
  43ef7c:	cmp	x5, #0x0
  43ef80:	cset	x1, ne  // ne = any
  43ef84:	orr	x1, x1, x0
  43ef88:	cmp	x1, #0x0
  43ef8c:	cset	w7, ne  // ne = any
  43ef90:	tst	x1, #0x7
  43ef94:	b.eq	43efdc <ferror@plt+0x3affc>  // b.none
  43ef98:	mov	x2, #0x0                   	// #0
  43ef9c:	b	43ee9c <ferror@plt+0x3aebc>
  43efa0:	mov	w3, w2
  43efa4:	ands	x1, x6, #0xc00000
  43efa8:	b.eq	43efd0 <ferror@plt+0x3aff0>  // b.none
  43efac:	cmp	x1, #0x400, lsl #12
  43efb0:	b.eq	43f058 <ferror@plt+0x3b078>  // b.none
  43efb4:	cmp	x1, #0x800, lsl #12
  43efb8:	mov	w5, #0x7fe                 	// #2046
  43efbc:	csel	w1, w4, wzr, eq  // eq = none
  43efc0:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  43efc4:	cmp	w1, #0x0
  43efc8:	csel	w3, w3, w5, ne  // ne = any
  43efcc:	csel	x1, xzr, x2, ne  // ne = any
  43efd0:	mov	w2, #0x14                  	// #20
  43efd4:	orr	w0, w0, w2
  43efd8:	b	43ee10 <ferror@plt+0x3ae30>
  43efdc:	and	x3, x1, #0x80000000000000
  43efe0:	cbnz	x1, 43f070 <ferror@plt+0x3b090>
  43efe4:	nop
  43efe8:	mov	w0, #0x0                   	// #0
  43efec:	mov	x2, #0x1                   	// #1
  43eff0:	cbnz	x3, 43eed4 <ferror@plt+0x3aef4>
  43eff4:	mov	x2, #0x0                   	// #0
  43eff8:	lsr	x1, x1, #3
  43effc:	and	w2, w2, #0x7ff
  43f000:	b	43ee48 <ferror@plt+0x3ae68>
  43f004:	and	x3, x1, #0xf
  43f008:	cmp	x3, #0x4
  43f00c:	add	x3, x1, #0x4
  43f010:	csel	x1, x3, x1, ne  // ne = any
  43f014:	b	43edfc <ferror@plt+0x3ae1c>
  43f018:	add	w1, w2, #0x3
  43f01c:	sub	w2, w3, w2
  43f020:	lsl	x3, x5, x1
  43f024:	cmp	x3, #0x0
  43f028:	cset	x3, ne  // ne = any
  43f02c:	lsr	x2, x5, x2
  43f030:	orr	x2, x2, x3
  43f034:	lsl	x0, x0, x1
  43f038:	orr	x1, x0, x2
  43f03c:	b	43ef88 <ferror@plt+0x3afa8>
  43f040:	cbz	w4, 43ef0c <ferror@plt+0x3af2c>
  43f044:	mov	x1, #0xffffffffffffffff    	// #-1
  43f048:	mov	x2, #0x7fe                 	// #2046
  43f04c:	mov	w7, #0x0                   	// #0
  43f050:	mov	w0, #0x14                  	// #20
  43f054:	b	43edfc <ferror@plt+0x3ae1c>
  43f058:	cmp	w4, #0x0
  43f05c:	mov	w1, #0x7fe                 	// #2046
  43f060:	csel	w3, w2, w1, eq  // eq = none
  43f064:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  43f068:	csel	x1, xzr, x2, eq  // eq = none
  43f06c:	b	43efd0 <ferror@plt+0x3aff0>
  43f070:	tbz	w6, #11, 43efe8 <ferror@plt+0x3b008>
  43f074:	mov	w0, #0x0                   	// #0
  43f078:	mov	x2, #0x0                   	// #0
  43f07c:	orr	w0, w0, #0x8
  43f080:	b	43eec4 <ferror@plt+0x3aee4>
  43f084:	nop
  43f088:	tbz	w0, #0, 43f098 <ferror@plt+0x3b0b8>
  43f08c:	movi	v1.2s, #0x0
  43f090:	fdiv	s0, s1, s1
  43f094:	mrs	x1, fpsr
  43f098:	tbz	w0, #1, 43f0ac <ferror@plt+0x3b0cc>
  43f09c:	fmov	s1, #1.000000000000000000e+00
  43f0a0:	movi	v2.2s, #0x0
  43f0a4:	fdiv	s0, s1, s2
  43f0a8:	mrs	x1, fpsr
  43f0ac:	tbz	w0, #2, 43f0cc <ferror@plt+0x3b0ec>
  43f0b0:	mov	w2, #0xc5ae                	// #50606
  43f0b4:	mov	w1, #0x7f7fffff            	// #2139095039
  43f0b8:	movk	w2, #0x749d, lsl #16
  43f0bc:	fmov	s1, w1
  43f0c0:	fmov	s2, w2
  43f0c4:	fadd	s0, s1, s2
  43f0c8:	mrs	x1, fpsr
  43f0cc:	tbz	w0, #3, 43f0dc <ferror@plt+0x3b0fc>
  43f0d0:	movi	v1.2s, #0x80, lsl #16
  43f0d4:	fmul	s0, s1, s1
  43f0d8:	mrs	x1, fpsr
  43f0dc:	tbz	w0, #4, 43f0f4 <ferror@plt+0x3b114>
  43f0e0:	mov	w0, #0x7f7fffff            	// #2139095039
  43f0e4:	fmov	s2, #1.000000000000000000e+00
  43f0e8:	fmov	s1, w0
  43f0ec:	fsub	s0, s1, s2
  43f0f0:	mrs	x0, fpsr
  43f0f4:	ret
  43f0f8:	stp	x29, x30, [sp, #-64]!
  43f0fc:	mov	x29, sp
  43f100:	stp	x19, x20, [sp, #16]
  43f104:	adrp	x20, 490000 <ferror@plt+0x8c020>
  43f108:	add	x20, x20, #0xde0
  43f10c:	stp	x21, x22, [sp, #32]
  43f110:	adrp	x21, 490000 <ferror@plt+0x8c020>
  43f114:	add	x21, x21, #0xdd0
  43f118:	sub	x20, x20, x21
  43f11c:	mov	w22, w0
  43f120:	stp	x23, x24, [sp, #48]
  43f124:	mov	x23, x1
  43f128:	mov	x24, x2
  43f12c:	bl	403468 <memcpy@plt-0x38>
  43f130:	cmp	xzr, x20, asr #3
  43f134:	b.eq	43f160 <ferror@plt+0x3b180>  // b.none
  43f138:	asr	x20, x20, #3
  43f13c:	mov	x19, #0x0                   	// #0
  43f140:	ldr	x3, [x21, x19, lsl #3]
  43f144:	mov	x2, x24
  43f148:	add	x19, x19, #0x1
  43f14c:	mov	x1, x23
  43f150:	mov	w0, w22
  43f154:	blr	x3
  43f158:	cmp	x20, x19
  43f15c:	b.ne	43f140 <ferror@plt+0x3b160>  // b.any
  43f160:	ldp	x19, x20, [sp, #16]
  43f164:	ldp	x21, x22, [sp, #32]
  43f168:	ldp	x23, x24, [sp, #48]
  43f16c:	ldp	x29, x30, [sp], #64
  43f170:	ret
  43f174:	nop
  43f178:	ret
  43f17c:	nop
  43f180:	adrp	x2, 491000 <ferror@plt+0x8d020>
  43f184:	mov	x1, #0x0                   	// #0
  43f188:	ldr	x2, [x2, #1456]
  43f18c:	b	403670 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000043f190 <.fini>:
  43f190:	stp	x29, x30, [sp, #-16]!
  43f194:	mov	x29, sp
  43f198:	ldp	x29, x30, [sp], #16
  43f19c:	ret
