
---------- Begin Simulation Statistics ----------
final_tick                               1361515270500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279620                       # Simulator instruction rate (inst/s)
host_mem_usage                                 873844                       # Number of bytes of host memory used
host_op_rate                                   473877                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5006.21                       # Real time elapsed on the host
host_tick_rate                               42464027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837591                       # Number of instructions simulated
sim_ops                                    2372328828                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.212584                       # Number of seconds simulated
sim_ticks                                212583888750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       759572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1519069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8645244                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    109077106                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     35803668                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     60735427                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     24931759                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     115811758                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2173719                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4704105                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       307437431                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      280114069                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8645570                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48408961                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30421634                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    367657152                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    299837589                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    507028539                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    371511677                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.364771                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.394027                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    224290924     60.37%     60.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54404921     14.64%     75.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     19522039      5.25%     80.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21469772      5.78%     86.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10425926      2.81%     88.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4762008      1.28%     90.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3217763      0.87%     91.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2996690      0.81%     91.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30421634      8.19%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    371511677                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1210508                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       506322258                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            86983131                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       705722      0.14%      0.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    388389030     76.60%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     86983097     17.16%     93.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     30792872      6.07%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    507028539                       # Class of committed instruction
system.switch_cpus_1.commit.refs            117933083                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         299837589                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           507028539                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.417994                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.417994                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    247721085                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1037254703                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       31109800                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       103403269                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8671527                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     34219419                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         120669737                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1710453                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          39633561                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              430216                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         115811758                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        75156563                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           408827173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            722818410                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          337                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         4799                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      17343054                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.272391                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      7621208                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     37977387                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.700078                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    425125123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.823319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.498533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      232855442     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11008113      2.59%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14569178      3.43%     60.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11153803      2.62%     63.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        9409719      2.21%     65.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       16493619      3.88%     69.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10460524      2.46%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9612088      2.26%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      109562637     25.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    425125123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          271667                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          74739                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 42654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10643024                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       62292330                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.693259                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          162507545                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         39627235                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     101289564                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    152179933                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           69                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        90998                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     59179309                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    874638555                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    122880310                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     23401460                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    719919197                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       758893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     18986910                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8671527                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     20414317                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       636593                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     12532658                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        40635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        35734                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        15088                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     65196802                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     28229357                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        35734                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9484028                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1158996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       840916398                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           706693612                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.653395                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       549450962                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.662152                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            714056945                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1090300060                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     609155596                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.705222                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.705222                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      2884110      0.39%      0.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    568791504     76.52%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          365      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          158      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           12      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         3346      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           44      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       102153      0.01%     76.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        36510      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    129378664     17.41%     94.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     41966039      5.65%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           75      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157611      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    743320657                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        300006                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       600506                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       235165                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1067544                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          15287429                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.020566                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      13164085     86.11%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           43      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            3      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            3      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     86.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      2007085     13.13%     99.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       116107      0.76%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite          100      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    755423970                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1932165093                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    706458447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1241213958                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        874638358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       743320657                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    367610015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      5711733                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          191                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    533208520                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    425125123                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.748475                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.428856                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    231930387     54.56%     54.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     37093645      8.73%     63.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     33136773      7.79%     71.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22297968      5.25%     76.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     23979013      5.64%     81.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     23887680      5.62%     87.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     23830195      5.61%     93.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     17031756      4.01%     97.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     11937706      2.81%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    425125123                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.748300                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          75157021                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 521                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     29576870                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     16684889                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    152179933                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     59179309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     302246067                       # number of misc regfile reads
system.switch_cpus_1.numCycles              425167777                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     149870216                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    644747803                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     38349152                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       45574791                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     13691350                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2542268                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2464923041                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    979483109                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1199243190                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       121613259                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     41676126                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8671527                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     99395100                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      554495387                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2594151                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1572043829                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          208                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       115599157                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            6                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1215773160                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1803643690                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4721226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3049                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9405109                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3049                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      2890241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops          795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      5780372                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops            795                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             477419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       395912                       # Transaction distribution
system.membus.trans_dist::CleanEvict           363660                       # Transaction distribution
system.membus.trans_dist::ReadExReq            282078                       # Transaction distribution
system.membus.trans_dist::ReadExResp           282078                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        477419                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2278566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2278566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2278566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     73946176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     73946176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73946176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            759497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  759497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              759497                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3275778000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4113183000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1361515270500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1361515270500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3962371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2147656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          665                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5428557                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           37344                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           721511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          721511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           666                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3961706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14124339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14126335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        85120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    378107456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              378192576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2892996                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59068416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7614223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000400                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7611174     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3049      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7614223                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5927931500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7043497500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            997999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           58                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1793693                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1793751                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           58                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1793693                       # number of overall hits
system.l2.overall_hits::total                 1793751                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          608                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      2889524                       # number of demand (read+write) misses
system.l2.demand_misses::total                2890132                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          608                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      2889524                       # number of overall misses
system.l2.overall_misses::total               2890132                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     57063000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 120747780500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     120804843500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     57063000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 120747780500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    120804843500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          666                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4683217                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4683883                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          666                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4683217                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4683883                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.912913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.616996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.617038                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.912913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.616996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.617038                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 93853.618421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 41788.121677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 41799.074748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 93853.618421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 41788.121677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 41799.074748                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              922944                       # number of writebacks
system.l2.writebacks::total                    922944                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      2889524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2890132                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      2889524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2890132                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     54028000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 106300160500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 106354188500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     54028000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 106300160500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 106354188500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.912913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.616996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.617038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.912913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.616996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.617038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88861.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 36788.121677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 36799.076478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88861.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 36788.121677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36799.076478                       # average overall mshr miss latency
system.l2.replacements                        2892201                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1224712                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1224712                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1224712                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1224712                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          665                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              665                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          665                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          665                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          420                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           420                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        37343                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                37343                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        37344                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            37344                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000027                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000027                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        16500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        16500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        16500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        16500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       163449                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                163449                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       558062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              558062                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  33315404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33315404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       721511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            721511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.773463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.773463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 59698.391935                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59698.391935                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       558062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         558062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  30525094000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30525094000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.773463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.773463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 54698.391935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54698.391935                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     57063000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57063000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.912913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 93853.618421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93853.618421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     54028000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54028000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.912913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88861.842105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88861.842105                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1630244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1630244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      2331462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2331462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  87432376500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87432376500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      3961706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3961706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.588499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.588499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 37501.094378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37501.094378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      2331462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2331462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  75775066500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  75775066500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.588499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.588499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 32501.094378                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 32501.094378                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     9442781                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2896297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.260294                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.837156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     7.382212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     2.192843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4075.587788                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.001802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.995017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1079                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78133073                       # Number of tag accesses
system.l2.tags.data_accesses                 78133073                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      2130632                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2130634                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            2                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      2130632                       # number of overall hits
system.l3.overall_hits::total                 2130634                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          605                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       758892                       # number of demand (read+write) misses
system.l3.demand_misses::total                 759497                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          605                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       758892                       # number of overall misses
system.l3.overall_misses::total                759497                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     50344000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  66411703500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      66462047500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     50344000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  66411703500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     66462047500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          607                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      2889524                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              2890131                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          607                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      2889524                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             2890131                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.996705                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.262636                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.262790                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.996705                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.262636                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.262790                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83213.223140                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87511.402808                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87507.978965                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83213.223140                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87511.402808                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87507.978965                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              395912                       # number of writebacks
system.l3.writebacks::total                    395912                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          605                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       758892                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            759497                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          605                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       758892                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           759497                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     44294000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  58822783500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  58867077500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     44294000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  58822783500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  58867077500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.996705                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.262636                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.262790                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.996705                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.262636                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.262790                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73213.223140                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77511.402808                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77507.978965                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73213.223140                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77511.402808                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77507.978965                       # average overall mshr miss latency
system.l3.replacements                         759836                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       922943                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           922943                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       922943                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       922943                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          531                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           531                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data            1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       275984                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                275984                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       282078                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              282078                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  24276837500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   24276837500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       558062                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            558062                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.505460                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.505460                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86064.271230                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86064.271230                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       282078                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         282078                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21456057500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  21456057500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.505460                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.505460                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76064.271230                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76064.271230                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst            2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data      1854648                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1854650                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst          605                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       476814                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          477419                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst     50344000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  42134866000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  42185210000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst          607                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data      2331462                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       2332069                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.996705                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.204513                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.204719                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 83213.223140                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 88367.510182                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 88360.978512                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst          605                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       476814                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       477419                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     44294000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  37366726000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  37411020000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.996705                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.204513                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.204719                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73213.223140                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 78367.510182                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 78360.978512                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     6084978                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    792604                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      7.677198                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks      13.456287                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data        12.506560                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1328.086893                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    31.346977                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 31382.603284                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000411                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000382                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.040530                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000957                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.957721                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          971                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4365                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        23023                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         4259                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  93245788                       # Number of tag accesses
system.l3.tags.data_accesses                 93245788                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2332069                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1318855                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2331221                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           558062                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          558062                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      2332069                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      8670504                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    244036736                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          759836                       # Total snoops (count)
system.tol3bus.snoopTraffic                  25338368                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3649968                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000218                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.014757                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3649173     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    795      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3649968                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3813129000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4335197000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        38720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     48569088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48607808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25338368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25338368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       758892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              759497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       395912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             395912                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       182140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    228470221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             228652361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       182140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           182140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      119192325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119192325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      119192325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       182140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    228470221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            347844686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    395912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    758275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039249012500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23763                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23763                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1929562                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             372697                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      759497                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     395912                       # Number of write requests accepted
system.mem_ctrls.readBursts                    759497                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   395912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    617                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             47341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             47899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             46914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            46914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            46335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            48776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22949                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13370439000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3794400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27599439000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17618.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36368.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   387663                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  168263                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                759497                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               395912                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  687361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       598838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.411701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.440963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.354323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       450667     75.26%     75.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        93321     15.58%     90.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18511      3.09%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8653      1.44%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6009      1.00%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4205      0.70%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3235      0.54%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2736      0.46%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11501      1.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       598838                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.935067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.924478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    202.669889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        23746     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           14      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23763                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.660144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.633076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.965644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15897     66.90%     66.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              551      2.32%     69.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6878     28.94%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              383      1.61%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               41      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23763                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               48568320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25337280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48607808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25338368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       228.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    228.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  212649475500                       # Total gap between requests
system.mem_ctrls.avgGap                     184046.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        38720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     48529600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25337280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 182139.861245717271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 228284468.241481453180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119187207.219625189900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       758892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       395912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     19414750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  27580024250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5066370900000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32090.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36342.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12796709.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2095568580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1113802140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2667561120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1023328800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16780901280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60210355140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30928756320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       114820273380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.117476                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  79772826750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7098520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 125712542000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2180213280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1158788070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2750842080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1043243100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16780901280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62076301440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29357433120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       115347722370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.598609                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75665982750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7098520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 129819386000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099161                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    134256010                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     75155332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1567510503                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099161                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    134256010                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     75155332                       # number of overall hits
system.cpu.icache.overall_hits::total      1567510503                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2032                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3263                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2032                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1231                       # number of overall misses
system.cpu.icache.overall_misses::total          3263                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     92200999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92200999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     92200999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92200999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    134256010                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     75156563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1567513766                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    134256010                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     75156563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1567513766                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 74899.268075                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28256.512105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 74899.268075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28256.512105                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1111                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2185                       # number of writebacks
system.cpu.icache.writebacks::total              2185                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          565                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          565                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          565                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          565                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          666                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          666                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          666                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          666                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     58105499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58105499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     58105499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58105499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87245.493994                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87245.493994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87245.493994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87245.493994                       # average overall mshr miss latency
system.cpu.icache.replacements                   2185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099161                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    134256010                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     75155332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1567510503                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2032                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3263                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     92200999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92200999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    134256010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     75156563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1567513766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 74899.268075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28256.512105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          565                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          565                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          666                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          666                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     58105499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58105499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87245.493994                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87245.493994                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.703119                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1567513200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2697                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          581206.229143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.450694                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    20.252426                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.039556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6270057761                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6270057761                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    420172599                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     41011991                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    132305922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        593490512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    420172599                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41011991                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    132305922                       # number of overall hits
system.cpu.dcache.overall_hits::total       593490512                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     13622743                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1352631                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6749698                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21725072                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     13622743                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1352631                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6749698                       # number of overall misses
system.cpu.dcache.overall_misses::total      21725072                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  35174642500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 240161327546                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 275335970046                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  35174642500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 240161327546                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 275335970046                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795342                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     42364622                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139055620                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    615215584                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795342                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42364622                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139055620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    615215584                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031404                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.031928                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.048540                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031404                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.031928                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.048540                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035313                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26004.610644                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 35581.047855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12673.650520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26004.610644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 35581.047855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12673.650520                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9757637                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          396                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            727852                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.406073                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    79.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9151627                       # number of writebacks
system.cpu.dcache.writebacks::total           9151627                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2029150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2029150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2029150                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2029150                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1352631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4720548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6073179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1352631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4720548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6073179                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  34498327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 136269929546                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 170768256546                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  34498327000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 136269929546                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 170768256546                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.031928                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.033947                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009872                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.031928                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.033947                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009872                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25504.610644                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 28867.396232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28118.429664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25504.610644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 28867.396232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28118.429664                       # average overall mshr miss latency
system.cpu.dcache.replacements               19646682                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311147530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     34157286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    102108599                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       447413415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10608437                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1054639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      5990823                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17653899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  22011220500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 204114420500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 226125641000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     35211925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    108099422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    465067314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029951                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.055420                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20870.857706                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 34071.181956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12808.821496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2029115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2029115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1054639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3961708                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5016347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21483901000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 100602629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 122086530000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.036649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 20370.857706                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 25393.751634                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24337.736205                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    109025069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6854705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     30197323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      146077097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3014306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       297992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       758875                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4071173                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13163422000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  36046907046                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49210329046                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7152697                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     30956198                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.041661                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.024514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44173.742919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 47500.454022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12087.506241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       297992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       758840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1056832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13014426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  35667300546                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48681726546                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.041661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.024513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43673.742919                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 47002.399117                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46063.827123                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995678                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           613208218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19647194                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.210982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   385.919652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    46.138565                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    79.937461                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.753749                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.090114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.156128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2480509530                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2480509530                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1361515270500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110800500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 335404470000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
