{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632071320609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632071320617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 22:08:40 2021 " "Processing started: Sun Sep 19 22:08:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632071320617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071320617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off device -c device " "Command: quartus_map --read_settings_files=on --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071320617 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lvds_buf.qip " "Tcl Script File lvds_buf.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lvds_buf.qip " "set_global_assignment -name QIP_FILE lvds_buf.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1632071320902 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1632071320902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632071321399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632071321400 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys.qsys " "Elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632071335255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:01 Progress: Loading cycloneiv_eth/qsys.qsys " "2021.09.19.22:09:01 Progress: Loading cycloneiv_eth/qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071341525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:02 Progress: Reading input file " "2021.09.19.22:09:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071342349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:02 Progress: Adding clk_0 \[clock_source 20.1\] " "2021.09.19.22:09:02 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071342528 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 19.1 (instead of 20.1) " "Clk_0: Used clock_source 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071343468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:03 Progress: Parameterizing module clk_0 " "2021.09.19.22:09:03 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071343469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:03 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\] " "2021.09.19.22:09:03 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071343487 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart_0: Used altera_avalon_jtag_uart 19.1 (instead of 20.1) " "Jtag_uart_0: Used altera_avalon_jtag_uart 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071343975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:03 Progress: Parameterizing module jtag_uart_0 " "2021.09.19.22:09:03 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071343976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:03 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\] " "2021.09.19.22:09:03 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071343981 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "New_sdram_controller_0: Used altera_avalon_new_sdram_controller 19.1 (instead of 20.1) " "New_sdram_controller_0: Used altera_avalon_new_sdram_controller 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Parameterizing module new_sdram_controller_0 " "2021.09.19.22:09:04 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Adding nios2_qsys_0 \[altera_nios2_gen2 20.1\] " "2021.09.19.22:09:04 Progress: Adding nios2_qsys_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344081 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_qsys_0: Used altera_nios2_gen2 19.1 (instead of 20.1) " "Nios2_qsys_0: Used altera_nios2_gen2 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Parameterizing module nios2_qsys_0 " "2021.09.19.22:09:04 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Adding pio_0 \[altera_avalon_pio 20.1\] " "2021.09.19.22:09:04 Progress: Adding pio_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344533 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_0: Used altera_avalon_pio 19.1 (instead of 20.1) " "Pio_0: Used altera_avalon_pio 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Parameterizing module pio_0 " "2021.09.19.22:09:04 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Adding pio_1 \[altera_avalon_pio 20.1\] " "2021.09.19.22:09:04 Progress: Adding pio_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344702 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_1: Used altera_avalon_pio 19.1 (instead of 20.1) " "Pio_1: Used altera_avalon_pio 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Parameterizing module pio_1 " "2021.09.19.22:09:04 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Adding pio_2 \[altera_avalon_pio 20.1\] " "2021.09.19.22:09:04 Progress: Adding pio_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344713 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_2: Used altera_avalon_pio 19.1 (instead of 20.1) " "Pio_2: Used altera_avalon_pio 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Parameterizing module pio_2 " "2021.09.19.22:09:04 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Adding spi_0 \[altera_avalon_spi 20.1\] " "2021.09.19.22:09:04 Progress: Adding spi_0 \[altera_avalon_spi 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344716 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Spi_0: Used altera_avalon_spi 19.1 (instead of 20.1) " "Spi_0: Used altera_avalon_spi 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Parameterizing module spi_0 " "2021.09.19.22:09:04 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:04 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\] " "2021.09.19.22:09:04 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071344763 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sysid_qsys_0: Used altera_avalon_sysid_qsys 19.1 (instead of 20.1) " "Sysid_qsys_0: Used altera_avalon_sysid_qsys 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:05 Progress: Parameterizing module sysid_qsys_0 " "2021.09.19.22:09:05 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:05 Progress: Adding timer_0 \[altera_avalon_timer 20.1\] " "2021.09.19.22:09:05 Progress: Adding timer_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345199 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer_0: Used altera_avalon_timer 19.1 (instead of 20.1) " "Timer_0: Used altera_avalon_timer 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:05 Progress: Parameterizing module timer_0 " "2021.09.19.22:09:05 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:05 Progress: Adding timer_1 \[altera_avalon_timer 20.1\] " "2021.09.19.22:09:05 Progress: Adding timer_1 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345267 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer_1: Used altera_avalon_timer 19.1 (instead of 20.1) " "Timer_1: Used altera_avalon_timer 19.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:05 Progress: Parameterizing module timer_1 " "2021.09.19.22:09:05 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:05 Progress: Building connections " "2021.09.19.22:09:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:05 Progress: Parameterizing connections " "2021.09.19.22:09:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:05 Progress: Validating " "2021.09.19.22:09:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071345358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.19.22:09:07 Progress: Done reading input file " "2021.09.19.22:09:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071347312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071347774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071347774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071347775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071347785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071347786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH " "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071350476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071362106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=/tmp/alt8889_4850234163472181437.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8889_4850234163472181437.dir/0002_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=/tmp/alt8889_4850234163472181437.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8889_4850234163472181437.dir/0002_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071362107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl line 18. " "Jtag_uart_0: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl line 18." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071362315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: BEGIN failed--compilation aborted at /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl line 18. " "Jtag_uart_0: BEGIN failed--compilation aborted at /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl line 18." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071362315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071362315 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Jtag_uart_0: Failed to find module qsys_jtag_uart_0 " "Jtag_uart_0: Failed to find module qsys_jtag_uart_0" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071362320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071362326 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Generation stopped, 12 or more modules remaining " "Generation stopped, 12 or more modules remaining" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071362326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"qsys\" with 14 modules, 1 files " "Qsys: Done \"qsys\" with 14 modules, 1 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071362326 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys.qsys " "Finished elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632071363967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/device.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device-dev_bhv " "Found design unit 1: device-dev_bhv" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365614 ""} { "Info" "ISGN_ENTITY_NAME" "1 device " "Found entity 1: device" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071365614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-multiplexer_behav " "Found design unit 1: multiplexer-multiplexer_behav" {  } { { "vhdl/7Seg/multiplexer.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/multiplexer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365646 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "vhdl/7Seg/multiplexer.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/multiplexer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071365646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divider_behav " "Found design unit 1: divider-divider_behav" {  } { { "vhdl/7Seg/divider.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365653 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "vhdl/7Seg/divider.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/divider.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071365653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/disp_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/disp_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_7_seg-disp_7_seg_struct " "Found design unit 1: disp_7_seg-disp_7_seg_struct" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/disp_7_seg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365654 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_7_seg " "Found entity 1: disp_7_seg" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/disp_7_seg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071365654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit-digit_behav " "Found design unit 1: digit-digit_behav" {  } { { "vhdl/7Seg/digit.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/digit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365656 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit " "Found entity 1: digit" {  } { { "vhdl/7Seg/digit.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/digit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071365656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/bin_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/bin_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd-bin_to_bcd_behav " "Found design unit 1: bin_to_bcd-bin_to_bcd_behav" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365657 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071365657 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "device.vhd " "Can't analyze file -- file device.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1632071365658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys " "Found entity 1: qsys" {  } { { "db/ip/qsys/qsys.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632071365661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071365661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "device " "Elaborating entity \"device\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632071365858 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "buzzer device.vhd(29) " "VHDL Signal Declaration warning at device.vhd(29): used explicit default value for signal \"buzzer\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632071365862 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uart_tx device.vhd(31) " "VHDL Signal Declaration warning at device.vhd(31): used explicit default value for signal \"uart_tx\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632071365862 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_hsync device.vhd(45) " "VHDL Signal Declaration warning at device.vhd(45): used explicit default value for signal \"vga_hsync\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632071365862 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_vsync device.vhd(46) " "VHDL Signal Declaration warning at device.vhd(46): used explicit default value for signal \"vga_vsync\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632071365862 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_r device.vhd(47) " "VHDL Signal Declaration warning at device.vhd(47): used explicit default value for signal \"vga_r\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632071365863 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_g device.vhd(48) " "VHDL Signal Declaration warning at device.vhd(48): used explicit default value for signal \"vga_g\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632071365863 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_b device.vhd(49) " "VHDL Signal Declaration warning at device.vhd(49): used explicit default value for signal \"vga_b\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632071365863 "|device"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632071365869 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "915 " "Peak virtual memory: 915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632071366299 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 19 22:09:26 2021 " "Processing ended: Sun Sep 19 22:09:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632071366299 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632071366299 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632071366299 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632071366299 ""}
