
---------- Begin Simulation Statistics ----------
final_tick                               128124162000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 376103                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668796                       # Number of bytes of host memory used
host_op_rate                                   411576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   265.88                       # Real time elapsed on the host
host_tick_rate                              481878500                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128124                       # Number of seconds simulated
sim_ticks                                128124162000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.281242                       # CPI: cycles per instruction
system.cpu.discardedOps                        746270                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9997310                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.780493                       # IPC: instructions per cycle
system.cpu.numCycles                        128124162                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       118126852                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       117565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        269105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1254                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       197836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       398940                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1333                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20564491                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16457807                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153851                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8827687                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8737473                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.978056                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050523                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300039                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133982                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1047                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35979414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35979414                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35982706                       # number of overall hits
system.cpu.dcache.overall_hits::total        35982706                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       207651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         207651                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       207732                       # number of overall misses
system.cpu.dcache.overall_misses::total        207732                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  17648532000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17648532000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17648532000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17648532000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36187065                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36187065                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36190438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36190438                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005738                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005738                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005740                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84991.317162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84991.317162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84958.176882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84958.176882                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       167821                       # number of writebacks
system.cpu.dcache.writebacks::total            167821                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9002                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9002                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9002                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9002                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       198649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       198649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       198730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       198730                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16588552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16588552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16593726000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16593726000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005491                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005491                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83506.848763                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83506.848763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83498.847683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83498.847683                       # average overall mshr miss latency
system.cpu.dcache.replacements                 196685                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21738375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21738375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        60457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         60457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3194524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3194524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21798832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21798832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002773                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002773                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52839.605009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52839.605009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           61                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        60396                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        60396                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3070218000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3070218000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50834.790383                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50834.790383                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14241039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14241039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       147194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       147194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14454008000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14454008000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14388233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14388233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98196.991725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98196.991725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8941                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8941                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       138253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       138253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13518334000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13518334000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97779.679284                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97779.679284                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3292                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3292                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           81                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           81                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.024014                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024014                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           81                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           81                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5174000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5174000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63876.543210                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63876.543210                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       313000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       313000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 104333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 104333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 102333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 102333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2041.650204                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36359597                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            198733                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            182.957018                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            337000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2041.650204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          714                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1254                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36567332                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36567332                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49602128                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17168985                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10060487                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     37432868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         37432868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     37432868                       # number of overall hits
system.cpu.icache.overall_hits::total        37432868                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2375                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2375                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2375                       # number of overall misses
system.cpu.icache.overall_misses::total          2375                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    160350000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    160350000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    160350000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    160350000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     37435243                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     37435243                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     37435243                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     37435243                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67515.789474                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67515.789474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67515.789474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67515.789474                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1147                       # number of writebacks
system.cpu.icache.writebacks::total              1147                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2375                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2375                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2375                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2375                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155600000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155600000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155600000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155600000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65515.789474                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65515.789474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65515.789474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65515.789474                       # average overall mshr miss latency
system.cpu.icache.replacements                   1147                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     37432868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        37432868                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2375                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2375                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    160350000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    160350000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     37435243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     37435243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67515.789474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67515.789474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155600000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155600000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65515.789474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65515.789474                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1224.034638                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            37435243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2375                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15762.207579                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1224.034638                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.298837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.298837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1220                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.299805                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37437618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37437618                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 128124162000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                48496                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49556                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1060                       # number of overall hits
system.l2.overall_hits::.cpu.data               48496                       # number of overall hits
system.l2.overall_hits::total                   49556                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             150237                       # number of demand (read+write) misses
system.l2.demand_misses::total                 151552                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1315                       # number of overall misses
system.l2.overall_misses::.cpu.data            150237                       # number of overall misses
system.l2.overall_misses::total                151552                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    126193000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14942684000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15068877000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    126193000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14942684000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15068877000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           198733                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               201108                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          198733                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              201108                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.553684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.755974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.753585                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.553684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.755974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.753585                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95964.258555                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99460.745356                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99430.406725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95964.258555                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99460.745356                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99430.406725                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117252                       # number of writebacks
system.l2.writebacks::total                    117252                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        150235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            151549                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       150235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           151549                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     99831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11937847000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12037678000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     99831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11937847000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12037678000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.553263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.755964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.753570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.553263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.755964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.753570                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75974.885845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79461.157520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79430.929930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75974.885845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79461.157520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79430.929930                       # average overall mshr miss latency
system.l2.replacements                         118862                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       167821                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           167821                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       167821                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       167821                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1146                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1146                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1146                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1146                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7025                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7025                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          131228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131228                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12948861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12948861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        138253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            138253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.949187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98674.528302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98674.528302                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       131228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10324301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10324301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.949187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78674.528302                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78674.528302                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    126193000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126193000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.553684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.553684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95964.258555                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95964.258555                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     99831000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     99831000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.553263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.553263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75974.885845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75974.885845                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1993823000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1993823000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        60480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         60480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.314302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.314302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104888.368667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104888.368667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1613546000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1613546000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.314269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.314269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84892.197611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84892.197611                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31677.769081                       # Cycle average of tags in use
system.l2.tags.total_refs                      397656                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    151630                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.622542                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.173317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        85.810744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31575.785020                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966729                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6957                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25052                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    947002                       # Number of tag accesses
system.l2.tags.data_accesses                   947002                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     59356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    150218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003290472500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3405                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3405                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              56031                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      151549                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117252                       # Number of write requests accepted
system.mem_ctrls.readBursts                    151549                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117252                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 57896                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                151549                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               117252                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.498091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.132740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    460.335326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         3404     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3405                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.425257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.394646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1096     32.19%     32.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.88%     33.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2016     59.21%     92.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              261      7.67%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3405                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2424784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1876032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     18.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  128124057000                       # Total gap between requests
system.mem_ctrls.avgGap                     476650.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        21024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2403488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       949328                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 164090.829331629095                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 18759053.425067473203                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 7409437.729629794136                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1314                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       150235                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       117252                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     32432000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4225768500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2894628895750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24681.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28127.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24687245.38                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        21024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2403760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2424784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        21024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        21024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1876032                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1876032                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1314                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       150235                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         151549                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       117252                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        117252                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       164091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     18761176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         18925267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       164091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       164091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14642297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14642297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14642297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       164091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     18761176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        33567564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               151532                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               59333                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3775                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1416975500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             757660000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4258200500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9351.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28101.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              120951                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              46723                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        43190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   312.461959                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   214.354188                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   264.986067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        12103     28.02%     28.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6034     13.97%     41.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7187     16.64%     58.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10818     25.05%     83.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1535      3.55%     87.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1111      2.57%     89.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1116      2.58%     92.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          985      2.28%     94.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2301      5.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        43190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9698048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3797312                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               75.692577                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               29.637751                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       155123640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        82446375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      539462700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     153546300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10113901200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  29939167920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23987747520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   64971395655                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   507.097136                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  62070506000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4278300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  61775356000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       153260100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        81459675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      542475780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     156171960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10113901200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  29904917190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24016590240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   64968776145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.076691                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  62141464750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4278300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  61704397250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117252                       # Transaction distribution
system.membus.trans_dist::CleanEvict              304                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131228                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131228                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20321                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       420654                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 420654                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4300816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4300816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            151549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  151549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              151549                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           386357000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          353728500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             62855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       285073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1147                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           138253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          138253                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2375                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        60480                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5897                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       594151                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                600048                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        56352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5864864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5921216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          118862                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1876032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           319970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090089                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 317379     99.19%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2582      0.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             319970                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 128124162000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          567908000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4750999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         397467998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
