<profile>

<section name = "Vitis HLS Report for 'rd_data'" level="0">
<item name = "Date">Fri Dec  9 11:05:04 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.000 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 78, 5.000 ns, 0.390 us, 1, 78, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131">rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2, 3, 67, 15.000 ns, 0.335 us, 3, 67, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 256, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 470, 275, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 278, -</column>
<column name="Register">-, -, 394, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_31ns_8ns_32_2_1_U16">mul_31ns_8ns_32_2_1, 0, 1, 99, 50, 0</column>
<column name="mul_31ns_9s_32_2_1_U18">mul_31ns_9s_32_2_1, 0, 1, 99, 50, 0</column>
<column name="mul_8ns_31ns_38_2_1_U17">mul_8ns_31ns_38_2_1, 0, 1, 99, 50, 0</column>
<column name="grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131">rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2, 0, 0, 173, 125, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln157_1_fu_224_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln157_2_fu_272_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln157_3_fu_276_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln157_fu_177_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln160_fu_201_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_state12_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1027_fu_171_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln155_fu_141_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln155_fu_151_p3">select, 0, 0, 32, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 13, 1, 13</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_rd_ptr_flag_1_phi_fu_113_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_rd_ptr_new_1_phi_fu_124_p4">9, 2, 32, 64</column>
<column name="ctrl1_regp_c8_blk_n">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="in_st_write">9, 2, 1, 2</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem_ARID">9, 2, 1, 2</column>
<column name="m_axi_gmem_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem_RREADY">9, 2, 1, 2</column>
<column name="rd_ptr_flag_1_reg_110">9, 2, 1, 2</column>
<column name="rd_ptr_new_1_reg_120">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln157_3_reg_376">32, 0, 32, 0</column>
<column name="add_ln157_reg_317">9, 0, 9, 0</column>
<column name="add_ln160_reg_322">31, 0, 31, 0</column>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="conv_i_i_reg_308">8, 0, 32, 24</column>
<column name="empty_reg_303">8, 0, 8, 0</column>
<column name="grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_313">1, 0, 1, 0</column>
<column name="mul_ln157_1_reg_366">32, 0, 32, 0</column>
<column name="mul_ln157_2_reg_361">38, 0, 38, 0</column>
<column name="mul_ln157_reg_356">32, 0, 32, 0</column>
<column name="rd_ptr">32, 0, 32, 0</column>
<column name="rd_ptr_flag_1_reg_110">1, 0, 1, 0</column>
<column name="rd_ptr_new_1_reg_120">32, 0, 32, 0</column>
<column name="select_ln155_reg_297">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_340">60, 0, 60, 0</column>
<column name="zext_ln157_1_reg_333">31, 0, 32, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rd_data, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rd_data, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rd_data, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, rd_data, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rd_data, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rd_data, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rd_data, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rd_data, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, rd_data, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, rd_data, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="in_r">in, 64, ap_none, in_r, scalar</column>
<column name="in_st_din">out, 128, ap_fifo, in_st, pointer</column>
<column name="in_st_num_data_valid">in, 2, ap_fifo, in_st, pointer</column>
<column name="in_st_fifo_cap">in, 2, ap_fifo, in_st, pointer</column>
<column name="in_st_full_n">in, 1, ap_fifo, in_st, pointer</column>
<column name="in_st_write">out, 1, ap_fifo, in_st, pointer</column>
<column name="ctrl1_regp">in, 32, ap_none, ctrl1_regp, pointer</column>
<column name="pn">in, 32, ap_none, pn, scalar</column>
<column name="ctrl1_regp_c8_din">out, 32, ap_fifo, ctrl1_regp_c8, pointer</column>
<column name="ctrl1_regp_c8_num_data_valid">in, 2, ap_fifo, ctrl1_regp_c8, pointer</column>
<column name="ctrl1_regp_c8_fifo_cap">in, 2, ap_fifo, ctrl1_regp_c8, pointer</column>
<column name="ctrl1_regp_c8_full_n">in, 1, ap_fifo, ctrl1_regp_c8, pointer</column>
<column name="ctrl1_regp_c8_write">out, 1, ap_fifo, ctrl1_regp_c8, pointer</column>
</table>
</item>
</section>
</profile>
