// Seed: 378169202
module module_0;
  wire id_1;
  assign module_2.id_3 = 0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always
    if (id_3)
      if (id_1);
      else begin : LABEL_0
        id_3 = -1;
      end
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    output wor id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri id_5,
    output wor id_6,
    input supply1 id_7,
    output tri id_8,
    input wand id_9,
    input tri0 id_10,
    output wand id_11,
    input tri1 id_12,
    input wand id_13,
    input tri0 id_14,
    id_29,
    output tri0 id_15,
    id_30,
    input supply0 id_16,
    input uwire id_17,
    output tri1 id_18,
    input wire id_19,
    input supply1 id_20,
    input wor id_21,
    input wor id_22,
    input supply1 id_23,
    input tri0 id_24,
    output wor id_25,
    input tri id_26,
    input supply1 id_27
);
  assign id_25 = 1;
  module_0 modCall_1 ();
endmodule
