<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.565 seconds; current allocated memory: 230.781 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../utils.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../layer.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../error.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../activation.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../accelerator.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.378 seconds; current allocated memory: 234.137 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,246 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 14,399 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 13,595 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,511 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,204 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,238 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,191 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,661 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,631 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,649 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,649 instructions in the design after the &apos;Performance&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 17,637 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 347,454 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 22,525 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 22,549 instructions in the design after the &apos;HW Transforms&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 21,443 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights_l3&apos; (../accelerator.cpp:24:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights_l1&apos;" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights_l0&apos;" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;y_true&apos;" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;input&apos;" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [8], unsigned long)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [8], unsigned long)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt;::_S_ref(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const (&amp;) [1797], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;::_S_ref(std::array&lt;double, 64ul&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;::operator[](unsigned long) const (.268)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::_S_ref(std::array&lt;double, 1ul&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) (.4)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 1ul&gt;::_S_ref(double const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 64ul&gt;::_S_ref(double const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::_S_ref(std::array&lt;double, 1ul&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const (.154)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 1ul&gt;::_S_ref(double const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;::operator[](unsigned long) const (.268)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) (.4)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const (.154)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 64ul&gt;::_S_ref(double const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) (.4)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; relu&lt;64&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;)&apos; (../activation.cpp:11:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; relu&lt;64&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;)&apos; (../activation.cpp:11:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) (.4)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; forwardPropagation&lt;64, 64&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;, std::array&lt;double, 64&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; forwardPropagation&lt;64, 64&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;, std::array&lt;double, 64&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; forwardPropagation&lt;64, 64&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;, std::array&lt;double, 64&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 64ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;::operator[](unsigned long) const (.248)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 1ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;::operator[](unsigned long) const (.248)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const (.154)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 8ul&gt;::_S_ref(double const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; relu&lt;8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;)&apos; (../activation.cpp:11:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; relu&lt;8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;)&apos; (../activation.cpp:11:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; forwardPropagation&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; forwardPropagation&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; forwardPropagation&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; forwardPropagation&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; relu&lt;8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; forwardPropagation&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [8], unsigned long) (.294)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 8ul&gt;::_S_ref(double const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 1ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.161)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;) (.25)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;) (.25)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;) (.25)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;) (.25)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.161)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;) (.25)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;) (.25)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;) (.25)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; forwardPropagation&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; forwardPropagation&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; forwardPropagation&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; forwardPropagation&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; relu&lt;8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; forwardPropagation&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::_S_ref(std::array&lt;double, 1ul&gt; const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.161)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 10ul&gt;::_S_ref(double const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;double, 10ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 10ul&gt;, 1ul&gt;::_S_ref(std::array&lt;double, 10ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 1ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::_S_ref(std::array&lt;double, 1ul&gt; const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 1ul&gt; transpose&lt;10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 1ul&gt; transpose&lt;10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 1ul&gt; transpose&lt;10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 1ul&gt; transpose&lt;10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::_S_ptr(std::array&lt;double, 1ul&gt; const (&amp;) [10])&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::data() (.72)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::data() (.72)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::begin()&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::data() (.72)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::end()&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:135:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;)::operator()(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;) const&apos; (../activation.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;)::operator()(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;) const&apos; into &apos;bool __gnu_cxx::__ops::_Iter_comp_iter&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;)&gt;::operator()&lt;std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool __gnu_cxx::__ops::_Iter_comp_iter&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;)&gt;::operator()&lt;std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*)&apos; into &apos;std::array&lt;double, 1ul&gt;* std::__max_element&lt;std::array&lt;double, 1ul&gt;*, __gnu_cxx::__ops::_Iter_comp_iter&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;)&gt; &gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*, __gnu_cxx::__ops::_Iter_comp_iter&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;)&gt;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;* std::__max_element&lt;std::array&lt;double, 1ul&gt;*, __gnu_cxx::__ops::_Iter_comp_iter&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;)&gt; &gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*, __gnu_cxx::__ops::_Iter_comp_iter&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;)&gt;)&apos; into &apos;std::array&lt;double, 1ul&gt;* std::max_element&lt;std::array&lt;double, 1ul&gt;*, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;)&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;))&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5701:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::data() const&apos; into &apos;fp_struct&lt;double&gt;::to_double() const&apos; (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::to_double() const&apos; into &apos;fp_struct&lt;double&gt;::to_ieee() const&apos; (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::fp_struct(double)&apos; into &apos;double generic_copysign&lt;double&gt;(double, double)&apos; (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;double&gt;::to_ieee() const&apos; into &apos;double generic_copysign&lt;double&gt;(double, double)&apos; (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;double generic_copysign&lt;double&gt;(double, double)&apos; into &apos;double generic_fabs&lt;double&gt;(double)&apos; (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;double generic_fabs&lt;double&gt;(double)&apos; into &apos;fabs&apos; (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:7:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fabs&apos; into &apos;std::isinf(double)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:593:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::begin()&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)&apos; (../activation.cpp:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::end()&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)&apos; (../activation.cpp:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;* std::max_element&lt;std::array&lt;double, 1ul&gt;*, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;)&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)::&apos;lambda&apos;(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;))&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)&apos; (../activation.cpp:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)&apos; (../activation.cpp:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)&apos; (../activation.cpp:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::isinf(double)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)&apos; (../activation.cpp:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::isnan(double)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt;&amp;)&apos; (../activation.cpp:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; forwardPropagation&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; forwardPropagation&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; forwardPropagation&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; forwardPropagation&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; forwardPropagation&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 1ul&gt; transpose&lt;10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; forwardPropagation&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, int)&apos; (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0::operator()(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;) const&apos; (../accelerator.cpp:54:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0::operator()(std::array&lt;double, 1ul&gt; const&amp;, std::array&lt;double, 1ul&gt; const&amp;) const&apos; into &apos;bool __gnu_cxx::__ops::_Iter_comp_iter&lt;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0&gt;::operator()&lt;std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool __gnu_cxx::__ops::_Iter_comp_iter&lt;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0&gt;::operator()&lt;std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*)&apos; into &apos;std::array&lt;double, 1ul&gt;* std::__max_element&lt;std::array&lt;double, 1ul&gt;*, __gnu_cxx::__ops::_Iter_comp_iter&lt;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0&gt; &gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*, __gnu_cxx::__ops::_Iter_comp_iter&lt;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0&gt;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;* std::__max_element&lt;std::array&lt;double, 1ul&gt;*, __gnu_cxx::__ops::_Iter_comp_iter&lt;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0&gt; &gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*, __gnu_cxx::__ops::_Iter_comp_iter&lt;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0&gt;)&apos; into &apos;std::array&lt;double, 1ul&gt;* std::max_element&lt;std::array&lt;double, 1ul&gt;*, accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*, accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5701:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::iterator_traits&lt;std::array&lt;double, 1ul&gt;*&gt;::difference_type std::__distance&lt;std::array&lt;double, 1ul&gt;*&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*, std::random_access_iterator_tag)&apos; into &apos;std::iterator_traits&lt;std::array&lt;double, 1ul&gt;*&gt;::difference_type std::distance&lt;std::array&lt;double, 1ul&gt;*&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt;::_S_ref(std::array&lt;double, 10ul&gt; const (&amp;) [1797], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 10ul&gt;::_S_ptr(double const (&amp;) [10])&apos; into &apos;std::array&lt;double, 10ul&gt;::data() const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 10ul&gt;::data() const&apos; into &apos;std::array&lt;double, 10ul&gt;::begin() const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 10ul&gt;::data() const&apos; into &apos;std::array&lt;double, 10ul&gt;::end() const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool __gnu_cxx::__ops::_Iter_less_iter::operator()&lt;double const*, double const*&gt;(double const*, double const*) const&apos; into &apos;double const* std::__max_element&lt;double const*, __gnu_cxx::__ops::_Iter_less_iter&gt;(double const*, double const*, __gnu_cxx::__ops::_Iter_less_iter)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;double const* std::__max_element&lt;double const*, __gnu_cxx::__ops::_Iter_less_iter&gt;(double const*, double const*, __gnu_cxx::__ops::_Iter_less_iter)&apos; into &apos;double const* std::max_element&lt;double const*&gt;(double const*, double const*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5675:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::iterator_traits&lt;double const*&gt;::difference_type std::__distance&lt;double const*&gt;(double const*, double const*, std::random_access_iterator_tag)&apos; into &apos;std::iterator_traits&lt;double const*&gt;::difference_type std::distance&lt;double const*&gt;(double const*, double const*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 10ul&gt;::_S_ref(double const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;double, 10ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 10ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 10ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; transpose&lt;10ul, 8ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; transpose&lt;10ul, 8ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; transpose&lt;10ul, 8ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; transpose&lt;10ul, 8ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 10ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 10ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; derivative_relu&lt;8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;)&apos; (../activation.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; derivative_relu&lt;8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;)&apos; (../activation.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; transpose&lt;10ul, 8ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;8, 8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;double, 10ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;8, 8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;) (.25)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;8, 8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;8, 8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;8, 8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;8, 8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; derivative_relu&lt;8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;8, 8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long) (.103)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; transpose&lt;8ul, 8ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; transpose&lt;8ul, 8ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long) (.103)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; transpose&lt;8ul, 8ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; transpose&lt;8ul, 8ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long) const (.99)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long) const (.99)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.161)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; transpose&lt;8ul, 8ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;64, 8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;64, 8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;64, 8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.14)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;64, 8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;64, 8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;64, 8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; derivative_relu&lt;8&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt;&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; backProp&lt;64, 8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;double, 8&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 64ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;::operator[](unsigned long) const (.248)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; transpose&lt;8ul, 64ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; transpose&lt;8ul, 64ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; transpose&lt;8ul, 64ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; transpose&lt;8ul, 64ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 64ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) (.4)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.161)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; matmul&lt;64ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) (.4)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; derivative_relu&lt;64&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;)&apos; (../activation.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; derivative_relu&lt;64&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;)&apos; (../activation.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 64ul&gt; transpose&lt;8ul, 64ul&gt;(std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; backProp&lt;64, 64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 64&gt; const&amp;, std::array&lt;double, 64&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) (.4)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; backProp&lt;64, 64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 64&gt; const&amp;, std::array&lt;double, 64&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; backProp&lt;64, 64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 64&gt; const&amp;, std::array&lt;double, 64&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; backProp&lt;64, 64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 64&gt; const&amp;, std::array&lt;double, 64&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; derivative_relu&lt;64&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt;&amp;)&apos; into &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; backProp&lt;64, 64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 64&gt;, 64&gt; const&amp;, std::array&lt;double, 64&gt; const&amp;, int)&apos; (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 1ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt;::operator[](unsigned long) (.124)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt;::operator[](unsigned long) (.124)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.161)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 1ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; into &apos;void updateWeightBias&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 10ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;void updateWeightBias&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;void updateWeightBias&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.161)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long) (.103)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 8ul&gt; const (&amp;) [8], unsigned long) (.294)&apos; into &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;)&apos; into &apos;void updateWeightBias&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;::operator[](unsigned long) (.103)&apos; into &apos;void updateWeightBias&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.161)&apos; into &apos;void updateWeightBias&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;void updateWeightBias&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 64ul&gt;, 1ul&gt;::_S_ref(std::array&lt;double, 64ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt;::operator[](unsigned long) (.142)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt;::operator[](unsigned long) (.142)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const (.154)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 64ul&gt;, 1ul&gt;::_S_ref(std::array&lt;double, 64ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;::_S_ref(std::array&lt;double, 64ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.161)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 8ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.161)&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;::_S_ref(std::array&lt;double, 64ul&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; matmul&lt;64ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const (.154)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; matmul&lt;64ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; matmul&lt;64ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; matmul&lt;64ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; matmul&lt;64ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt; matmul&lt;64ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt; const&amp;)&apos; into &apos;void updateWeightBias&lt;64, 64&gt;(std::array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;, std::array&lt;double, 64&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;64, 64&gt;(std::array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;, std::array&lt;double, 64&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 64ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;64, 64&gt;(std::array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;, std::array&lt;double, 64&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const (.154)&apos; into &apos;void updateWeightBias&lt;64, 64&gt;(std::array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;, std::array&lt;double, 64&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;void updateWeightBias&lt;64, 64&gt;(std::array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;, std::array&lt;double, 64&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, double)&apos; (../layer.h:313:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt;::operator[](unsigned long) const&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::begin()&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::end()&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;* std::max_element&lt;std::array&lt;double, 1ul&gt;*, accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*, accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)::$_0)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::iterator_traits&lt;std::array&lt;double, 1ul&gt;*&gt;::difference_type std::distance&lt;std::array&lt;double, 1ul&gt;*&gt;(std::array&lt;double, 1ul&gt;*, std::array&lt;double, 1ul&gt;*)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt;::operator[](unsigned long) const&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 10ul&gt;::begin() const&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 10ul&gt;::end() const&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;double const* std::max_element&lt;double const*&gt;(double const*, double const*)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::iterator_traits&lt;double const*&gt;::difference_type std::distance&lt;double const*&gt;(double const*, double const*)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;double, 1ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 1ul&gt;::operator[](unsigned long)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void updateWeightBias&lt;8, 10&gt;(std::array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;, std::array&lt;double, 10&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 10&gt; const&amp;, double)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void updateWeightBias&lt;8, 8&gt;(std::array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;, std::array&lt;double, 8&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 8&gt; const&amp;, double)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void updateWeightBias&lt;64, 64&gt;(std::array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;, std::array&lt;double, 64&gt;&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;double, 1ul&gt;, 64&gt; const&amp;, double)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int const&amp; std::min&lt;int&gt;(int const&amp;, int const&amp;)&apos; into &apos;accelerator(std::array&lt;std::array&lt;std::array&lt;double, 1ul&gt;, 64ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 10ul&gt;, 1797ul&gt; const&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 64ul&gt;&amp;, std::array&lt;std::array&lt;double, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;double, 8ul&gt;, 10ul&gt;&amp;, std::array&lt;double, 64ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 8ul&gt;&amp;, std::array&lt;double, 10ul&gt;&amp;)&apos; (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access on variable &apos;y_true&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;biases_l3&apos; with compact=bit mode in 640-bits (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;biases_l2&apos; with compact=bit mode in 512-bits (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;biases_l1&apos; with compact=bit mode in 512-bits (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;biases_l0&apos; with compact=bit mode in 4096-bits (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;weights_l3&apos; with compact=bit mode in 512-bits (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating scalar variable &apos;weights_l2&apos; with compact=bit mode in 4096-bits (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;weights_l1&apos; with compact=bit mode in 4096-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;weights_l0&apos; with compact=bit mode in 4096-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;y_true&apos; with compact=bit mode in 640-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;input&apos; with compact=bit mode in 4096-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_82_2&gt; at ../layer.h:82:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_81_1&gt; at ../layer.h:81:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_40_1&gt; at ../layer.h:40:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_266_1&gt; at ../layer.h:266:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_22_1&gt; at ../activation.cpp:22:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_284_3&gt; at ../layer.h:284:27" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_41_2&gt; at ../layer.h:41:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_161_1&gt; at ../layer.h:161:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_180_4&gt; at ../layer.h:180:31" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_114_3&gt; at ../activation.cpp:114:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_89_1&gt; at ../activation.cpp:89:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; unknown&gt; at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_13_1&gt; at ../activation.cpp:13:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_323_1&gt; at ../layer.h:323:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_324_2&gt; at ../layer.h:324:27" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_67_3&gt; at ../accelerator.cpp:67:30" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_324_2&apos; is marked as complete unroll implied by the pipeline pragma (../layer.h:324:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_41_2&apos; is marked as complete unroll implied by the pipeline pragma (../layer.h:41:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_83_3&apos; is marked as complete unroll implied by the pipeline pragma (../layer.h:83:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_40_1&apos; is marked as complete unroll implied by the pipeline pragma (../layer.h:40:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_324_2&apos; (../layer.h:324:27) in function &apos;accelerator&apos; completely with a factor of 8 (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_324_2&apos; (../layer.h:324:27) in function &apos;accelerator&apos; completely with a factor of 64 (../accelerator.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_41_2&apos; (../layer.h:41:26) in function &apos;backProp&lt;64, 64, 8&gt;&apos; completely with a factor of 64 (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_83_3&apos; (../layer.h:83:30) in function &apos;matmul&lt;64ul, 8ul, 1ul&gt;&apos; completely with a factor of 8 (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_83_3&apos; (../layer.h:83:30) in function &apos;backProp&lt;64, 8, 8&gt;&apos; completely with a factor of 64 (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_83_3&apos; (../layer.h:83:30) in function &apos;backProp&lt;64, 8, 8&gt;&apos; completely with a factor of 8 (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_83_3&apos; (../layer.h:83:30) in function &apos;backProp&lt;8, 8, 10&gt;&apos; completely with a factor of 8 (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_83_3&apos; (../layer.h:83:30) in function &apos;backProp&lt;8, 8, 10&gt;&apos; completely with a factor of 10 (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_41_2&apos; (../layer.h:41:26) in function &apos;backProp&lt;8, 8, 10&gt;&apos; completely with a factor of 8 (../layer.h:257:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_40_1&apos; (../layer.h:40:22) in function &apos;forwardPropagation&lt;8, 10&gt;&apos; completely with a factor of 10 (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_83_3&apos; (../layer.h:83:30) in function &apos;forwardPropagation&lt;8, 10&gt;&apos; completely with a factor of 8 (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_83_3&apos; (../layer.h:83:30) in function &apos;forwardPropagation&lt;8, 8&gt;&apos; completely with a factor of 8 (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_83_3&apos; (../layer.h:83:30) in function &apos;forwardPropagation&lt;64, 8&gt;&apos; completely with a factor of 64 (../layer.h:153:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_83_3&apos; (../layer.h:83:30) in function &apos;matmul&lt;64ul, 64ul, 1ul&gt;&apos; completely with a factor of 64 (../layer.h:58:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-437]" key="HLS 214-437" tag="" content="Automatically disabling loop flattening for loop &apos;VITIS_LOOP_177_3&apos;. (../layer.h:177:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;input_ref&apos; due to pipeline pragma (../accelerator.cpp:41:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;result_l0&apos; due to pipeline pragma (../accelerator.cpp:42:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;result_l1&apos; due to pipeline pragma (../accelerator.cpp:44:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;result_l2&apos; due to pipeline pragma (../accelerator.cpp:46:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;final_error&apos; due to pipeline pragma (../accelerator.cpp:66:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;d_l2&apos; due to pipeline pragma (../accelerator.cpp:79:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;d_l1&apos; due to pipeline pragma (../accelerator.cpp:81:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;w_l_plus1_T&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;w_l_plus1_T&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;update_temp_mat.i&apos; due to pipeline pragma (../layer.h:315:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;update_temp_mat.i62&apos; due to pipeline pragma (../layer.h:315:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;update_temp_mat.i98&apos; due to pipeline pragma (../layer.h:315:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;w_l_plus1_T&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;w_l_plus1_T&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;update_temp_mat.i98&apos;: Complete partitioning on dimension 2. (../layer.h:315:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;update_temp_mat.i62&apos;: Complete partitioning on dimension 2. (../layer.h:315:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;update_temp_mat.i&apos;: Complete partitioning on dimension 2. (../layer.h:315:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;input_ref&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:41:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;result_l0&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:42:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;result_l1&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:44:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;result_l2&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:46:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;final_error&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:66:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;d_l2&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:79:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;d_l1&apos;: Complete partitioning on dimension 1. (../accelerator.cpp:81:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 115.98 seconds; current allocated memory: 244.320 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 244.465 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.556 seconds; current allocated memory: 267.168 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.775 seconds; current allocated memory: 295.250 MB." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_405" tag="" content="Updating loop lower bound from 0 to 10 for loop &apos;VITIS_LOOP_114_3&apos; (../activation.cpp:114:35) in function &apos;softmax&lt;10&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;mid&apos; (../layer.h:157) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;net&apos; (../layer.h:159) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;ref.tmp&apos; in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;mid&apos; (../layer.h:157) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;net&apos; (../layer.h:159) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;output&apos; (../activation.cpp:12) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;mid&apos; (../layer.h:157) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;net&apos; (../layer.h:159) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;output&apos; (../activation.cpp:12) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;mid&apos; (../layer.h:157) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;net&apos; (../layer.h:159) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;temp&apos; (../layer.h:175) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;transposed&apos; (../layer.h:37) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;softmax_result&apos; (../layer.h:185) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;mid&apos; (../layer.h:264) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;net&apos; (../layer.h:265) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;output&apos; (../activation.cpp:21) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;mid&apos; (../layer.h:264) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;net&apos; (../layer.h:265) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;output&apos; (../activation.cpp:21) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;mid&apos; (../layer.h:264) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;net&apos; (../layer.h:265) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;output&apos; (../activation.cpp:21) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;transposed&apos; (../layer.h:37) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;transposed.6158&apos; (../layer.h:37) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;transposed.6159&apos; (../layer.h:37) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;transposed.6160&apos; (../layer.h:37) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.64&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.65&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.66&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.67&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.68&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.69&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.70&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.71&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.72&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.73&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.74&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.75&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.76&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.77&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.78&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.79&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.80&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.81&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.82&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.83&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.84&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.85&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.86&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.87&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.88&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.89&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.90&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.91&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.92&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.93&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.94&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.95&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.96&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.97&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.98&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.99&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.100&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.101&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.102&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.103&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.104&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.105&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.106&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.107&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.108&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.109&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.110&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.111&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.112&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.113&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.114&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.115&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.116&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.117&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.118&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.119&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.120&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.121&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.122&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.123&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.124&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.125&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_ref.126&apos; (../accelerator.cpp:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.64&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.65&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.66&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.67&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.68&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.69&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.70&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.71&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.72&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.73&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.74&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.75&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.76&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.77&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.78&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.79&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.80&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.81&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.82&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.83&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.84&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.85&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.86&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.87&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.88&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.89&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.90&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.91&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.92&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.93&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.94&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.95&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.96&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.97&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.98&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.99&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.100&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.101&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.102&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.103&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.104&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.105&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.106&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.107&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.108&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.109&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.110&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.111&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.112&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.113&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.114&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.115&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.116&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.117&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.118&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.119&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.120&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.121&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.122&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.123&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.124&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.125&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l0.126&apos; (../accelerator.cpp:42) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l1&apos; (../accelerator.cpp:44) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l1.8&apos; (../accelerator.cpp:44) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l1.9&apos; (../accelerator.cpp:44) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l1.10&apos; (../accelerator.cpp:44) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l1.11&apos; (../accelerator.cpp:44) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l1.12&apos; (../accelerator.cpp:44) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l1.13&apos; (../accelerator.cpp:44) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l1.14&apos; (../accelerator.cpp:44) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l2&apos; (../accelerator.cpp:46) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l2.8&apos; (../accelerator.cpp:46) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l2.9&apos; (../accelerator.cpp:46) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l2.10&apos; (../accelerator.cpp:46) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l2.11&apos; (../accelerator.cpp:46) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l2.12&apos; (../accelerator.cpp:46) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l2.13&apos; (../accelerator.cpp:46) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;result_l2.14&apos; (../accelerator.cpp:46) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;result_l3&apos; (../accelerator.cpp:48) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;final_error&apos; (../accelerator.cpp:66) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;final_error.10&apos; (../accelerator.cpp:66) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;final_error.11&apos; (../accelerator.cpp:66) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;final_error.12&apos; (../accelerator.cpp:66) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;final_error.13&apos; (../accelerator.cpp:66) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;final_error.14&apos; (../accelerator.cpp:66) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;final_error.15&apos; (../accelerator.cpp:66) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;final_error.16&apos; (../accelerator.cpp:66) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;final_error.17&apos; (../accelerator.cpp:66) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;final_error.18&apos; (../accelerator.cpp:66) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l2&apos; (../accelerator.cpp:79) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l2.8&apos; (../accelerator.cpp:79) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l2.9&apos; (../accelerator.cpp:79) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l2.10&apos; (../accelerator.cpp:79) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l2.11&apos; (../accelerator.cpp:79) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l2.12&apos; (../accelerator.cpp:79) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l2.13&apos; (../accelerator.cpp:79) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l2.14&apos; (../accelerator.cpp:79) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l1&apos; (../accelerator.cpp:81) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l1.8&apos; (../accelerator.cpp:81) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l1.9&apos; (../accelerator.cpp:81) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l1.10&apos; (../accelerator.cpp:81) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l1.11&apos; (../accelerator.cpp:81) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l1.12&apos; (../accelerator.cpp:81) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l1.13&apos; (../accelerator.cpp:81) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;d_l1.14&apos; (../accelerator.cpp:81) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;d_l0&apos; (../accelerator.cpp:83) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 17.444 seconds; current allocated memory: 349.078 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_81_1&apos;(../layer.h:81:22) and &apos;VITIS_LOOP_82_2&apos;(../layer.h:82:26) in function &apos;matmul&lt;8ul, 1ul, 8ul&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_81_1&apos;(../layer.h:81:22) and &apos;VITIS_LOOP_82_2&apos;(../layer.h:82:26) in function &apos;matmul&lt;8ul, 1ul, 64ul&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_81_1&apos;(../layer.h:81:22) and &apos;VITIS_LOOP_82_2&apos;(../layer.h:82:26) in function &apos;matmul&lt;64ul, 1ul, 64ul&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_81_1&apos;(../layer.h:81:22) and &apos;VITIS_LOOP_82_2&apos;(../layer.h:82:26) in function &apos;matmul&lt;10ul, 1ul, 8ul&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_40_1&apos;(../layer.h:40:22) and &apos;VITIS_LOOP_41_2&apos;(../layer.h:41:26) in function &apos;backProp&lt;64, 8, 8&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_323_1&apos;(../layer.h:323:23) and &apos;VITIS_LOOP_324_2&apos;(../layer.h:324:27) in function &apos;accelerator&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_81_1&apos; (../layer.h:81:22) in function &apos;matmul&lt;8ul, 1ul, 8ul&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_81_1&apos; (../layer.h:81:22) in function &apos;matmul&lt;8ul, 1ul, 64ul&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_81_1&apos; (../layer.h:81:22) in function &apos;matmul&lt;64ul, 1ul, 64ul&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_81_1&apos; (../layer.h:81:22) in function &apos;matmul&lt;10ul, 1ul, 8ul&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_40_1&apos; (../layer.h:40:22) in function &apos;backProp&lt;64, 8, 8&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_323_1&apos; (../layer.h:323:23) in function &apos;accelerator&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.461 seconds; current allocated memory: 951.195 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;accelerator&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;64ul, 64ul, 1ul&gt;_Pipeline_VITIS_LOOP_81_1&apos; to &apos;matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;64ul, 64ul, 1ul&gt;&apos; to &apos;matmul_64ul_64ul_1ul_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;64, 64&gt;_Pipeline_VITIS_LOOP_161_1&apos; to &apos;forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;relu&lt;64&gt;_Pipeline_VITIS_LOOP_13_1&apos; to &apos;relu_64_Pipeline_VITIS_LOOP_13_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;relu&lt;64&gt;&apos; to &apos;relu_64_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;64, 64&gt;&apos; to &apos;forwardPropagation_64_64_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;64, 8&gt;_Pipeline_VITIS_LOOP_81_1&apos; to &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;64, 8&gt;_Pipeline_VITIS_LOOP_161_1&apos; to &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;64, 8&gt;_Pipeline_VITIS_LOOP_13_1&apos; to &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;64, 8&gt;&apos; to &apos;forwardPropagation_64_8_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 8&gt;_Pipeline_VITIS_LOOP_81_1&apos; to &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 8&gt;_Pipeline_VITIS_LOOP_161_1&apos; to &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 8&gt;_Pipeline_VITIS_LOOP_13_1&apos; to &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 8&gt;&apos; to &apos;forwardPropagation_8_8_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 10&gt;_Pipeline_VITIS_LOOP_81_1&apos; to &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 10&gt;_Pipeline_VITIS_LOOP_161_1&apos; to &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 10&gt;_Pipeline_VITIS_LOOP_180_4&apos; to &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10&gt;_Pipeline_1&apos; to &apos;softmax_10_Pipeline_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10&gt;_Pipeline_VITIS_LOOP_89_1&apos; to &apos;softmax_10_Pipeline_VITIS_LOOP_89_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10&gt;_Pipeline_VITIS_LOOP_114_3&apos; to &apos;softmax_10_Pipeline_VITIS_LOOP_114_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10&gt;&apos; to &apos;softmax_10_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 10&gt;&apos; to &apos;forwardPropagation_8_10_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 8, 10&gt;_Pipeline_VITIS_LOOP_40_1&apos; to &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 8, 10&gt;_Pipeline_VITIS_LOOP_81_1&apos; to &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 8, 10&gt;_Pipeline_VITIS_LOOP_81_12&apos; to &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 8, 10&gt;_Pipeline_VITIS_LOOP_266_1&apos; to &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_266_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 8, 10&gt;_Pipeline_VITIS_LOOP_22_1&apos; to &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 8, 10&gt;_Pipeline_VITIS_LOOP_284_3&apos; to &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_284_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 8, 10&gt;&apos; to &apos;backProp_8_8_10_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2&apos; to &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_1&apos; to &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_81_13&apos; to &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_13&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_266_1&apos; to &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_266_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_22_1&apos; to &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_284_3&apos; to &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_284_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 8&gt;&apos; to &apos;backProp_64_8_8_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 64, 8&gt;_Pipeline_VITIS_LOOP_40_1&apos; to &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;64ul, 8ul, 1ul&gt;_Pipeline_VITIS_LOOP_81_1&apos; to &apos;matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;64ul, 8ul, 1ul&gt;&apos; to &apos;matmul_64ul_8ul_1ul_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 64, 8&gt;_Pipeline_VITIS_LOOP_266_1&apos; to &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_266_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 64, 8&gt;_Pipeline_VITIS_LOOP_22_1&apos; to &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 64, 8&gt;_Pipeline_VITIS_LOOP_284_3&apos; to &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_284_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 64, 8&gt;&apos; to &apos;backProp_64_64_8_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; to &apos;matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;10ul, 1ul, 8ul&gt;&apos; to &apos;matmul_10ul_1ul_8ul_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;8ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; to &apos;matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;8ul, 1ul, 8ul&gt;&apos; to &apos;matmul_8ul_1ul_8ul_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;8ul, 1ul, 64ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; to &apos;matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;8ul, 1ul, 64ul&gt;&apos; to &apos;matmul_8ul_1ul_64ul_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;64ul, 1ul, 64ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; to &apos;matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;64ul, 1ul, 64ul&gt;&apos; to &apos;matmul_64ul_1ul_64ul_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 328, loop &apos;VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 13.614 seconds; current allocated memory: 966.391 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 969.344 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_64ul_64ul_1ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 970.695 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 971.863 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 972.195 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 972.195 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_64_Pipeline_VITIS_LOOP_13_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_13_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_13_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 972.223 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 972.344 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_64_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 972.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 972.773 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_64_64_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 974.902 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 976.219 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 327, loop &apos;VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 978.992 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 981.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 982.516 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 982.668 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_13_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_13_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 982.891 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 982.891 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_64_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 983.082 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 983.523 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop &apos;VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 984.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 984.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 985.422 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 985.422 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_13_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_13_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 985.438 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 985.438 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 985.641 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 985.926 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop &apos;VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 986.297 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 986.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 987.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 987.277 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_180_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4&apos; (loop &apos;VITIS_LOOP_180_4&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;transposed_0_addr_2_write_ln42&apos;, ../layer.h:42-&gt;../layer.h:181) of variable &apos;net_0_load_1_read&apos; on array &apos;transposed_0&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;transposed_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4&apos; (loop &apos;VITIS_LOOP_180_4&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;transposed_0_addr_4_write_ln42&apos;, ../layer.h:42-&gt;../layer.h:181) of variable &apos;net_0_load_3_read&apos; on array &apos;transposed_0&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;transposed_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4&apos; (loop &apos;VITIS_LOOP_180_4&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;transposed_0_addr_6_write_ln42&apos;, ../layer.h:42-&gt;../layer.h:181) of variable &apos;net_0_load_5_read&apos; on array &apos;transposed_0&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;transposed_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4&apos; (loop &apos;VITIS_LOOP_180_4&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;transposed_0_addr_8_write_ln42&apos;, ../layer.h:42-&gt;../layer.h:181) of variable &apos;net_0_load_7_read&apos; on array &apos;transposed_0&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;transposed_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4&apos; (loop &apos;VITIS_LOOP_180_4&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;transposed_0_addr_6_write_ln42&apos;, ../layer.h:42-&gt;../layer.h:181) of variable &apos;net_0_load_5_read&apos; on array &apos;transposed_0&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;transposed_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop &apos;VITIS_LOOP_180_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.408 seconds; current allocated memory: 987.750 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 987.855 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10_Pipeline_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;softmax_10_Pipeline_1&apos; (loop &apos;Loop 1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;p_it1_write_ln142&apos;, C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710-&gt;../activation.cpp:83) of variable &apos;__result&apos;, C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710-&gt;../activation.cpp:83 on local variable &apos;__it1&apos;, C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710-&gt;../activation.cpp:83 and &apos;load&apos; operation 64 bit (&apos;__t&apos;, ../activation.cpp:83) on local variable &apos;__it1&apos;, C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710-&gt;../activation.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 988.078 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.503 seconds; current allocated memory: 988.254 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10_Pipeline_VITIS_LOOP_89_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_89_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;softmax_10_Pipeline_VITIS_LOOP_89_1&apos; (loop &apos;VITIS_LOOP_89_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;sum_write_ln87&apos;, ../activation.cpp:87) of variable &apos;dc&apos;, ../activation.cpp:99 on local variable &apos;sum&apos;, ../activation.cpp:87 and &apos;load&apos; operation 64 bit (&apos;sum_load&apos;, ../activation.cpp:99) on local variable &apos;sum&apos;, ../activation.cpp:87." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;softmax_10_Pipeline_VITIS_LOOP_89_1&apos; (loop &apos;VITIS_LOOP_89_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;sum_write_ln87&apos;, ../activation.cpp:87) of variable &apos;dc&apos;, ../activation.cpp:99 on local variable &apos;sum&apos;, ../activation.cpp:87 and &apos;load&apos; operation 64 bit (&apos;sum_load&apos;, ../activation.cpp:99) on local variable &apos;sum&apos;, ../activation.cpp:87." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;softmax_10_Pipeline_VITIS_LOOP_89_1&apos; (loop &apos;VITIS_LOOP_89_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;sum_write_ln87&apos;, ../activation.cpp:87) of variable &apos;dc&apos;, ../activation.cpp:99 on local variable &apos;sum&apos;, ../activation.cpp:87 and &apos;load&apos; operation 64 bit (&apos;sum_load&apos;, ../activation.cpp:99) on local variable &apos;sum&apos;, ../activation.cpp:87." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 27, loop &apos;VITIS_LOOP_89_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 989.020 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 989.090 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10_Pipeline_VITIS_LOOP_114_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_114_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop &apos;VITIS_LOOP_114_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 989.316 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.231 seconds; current allocated memory: 989.320 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 989.344 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 989.477 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 990.332 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 990.480 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_67_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_67_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_67_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 990.918 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 991.098 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 993.293 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 993.703 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_9&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_9&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_9&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_9&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_9&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_9&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_9&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_9&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 50, Depth = 56, loop &apos;VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.068 seconds; current allocated memory: 995.598 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 996.391 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop &apos;VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 997.324 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 997.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_266_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_266_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_266_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 998.223 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 998.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 998.496 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 998.570 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_284_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_284_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_284_3&apos; (loop &apos;VITIS_LOOP_284_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mux_case_09_write_ln286&apos;, ../layer.h:286) of variable &apos;mul&apos;, ../layer.h:286 on local variable &apos;mux_case_09&apos; and &apos;load&apos; operation 64 bit (&apos;mux_case_09_load&apos;, ../layer.h:286) on local variable &apos;mux_case_09&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_284_3&apos; (loop &apos;VITIS_LOOP_284_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mux_case_09_write_ln286&apos;, ../layer.h:286) of variable &apos;mul&apos;, ../layer.h:286 on local variable &apos;mux_case_09&apos; and &apos;load&apos; operation 64 bit (&apos;mux_case_09_load&apos;, ../layer.h:286) on local variable &apos;mux_case_09&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_284_3&apos; (loop &apos;VITIS_LOOP_284_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mux_case_09_write_ln286&apos;, ../layer.h:286) of variable &apos;mul&apos;, ../layer.h:286 on local variable &apos;mux_case_09&apos; and &apos;load&apos; operation 64 bit (&apos;mux_case_09_load&apos;, ../layer.h:286) on local variable &apos;mux_case_09&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_284_3&apos; (loop &apos;VITIS_LOOP_284_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mux_case_09_write_ln286&apos;, ../layer.h:286) of variable &apos;mul&apos;, ../layer.h:286 on local variable &apos;mux_case_09&apos; and &apos;load&apos; operation 64 bit (&apos;mux_case_09_load&apos;, ../layer.h:286) on local variable &apos;mux_case_09&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop &apos;VITIS_LOOP_284_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 999.102 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 999.105 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_8_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 999.824 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1001.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_1_VITIS_LOOP_41_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_40_1_VITIS_LOOP_41_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1002.637 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1002.637 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_7&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_7&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_7&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_7&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_7&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos; (loop &apos;VITIS_LOOP_81_1&apos;): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between &apos;dadd&apos; operation 64 bit (&apos;add_i_7&apos;, ../layer.h:84-&gt;../layer.h:261) and &apos;sparsemux&apos; operation 64 bit (&apos;tmp&apos;, ../layer.h:84-&gt;../layer.h:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 40, Depth = 47, loop &apos;VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.608 seconds; current allocated memory: 1004.016 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1004.113 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 327, loop &apos;VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1007.277 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1009.906 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_266_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_266_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_266_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1010.785 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1010.785 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1011.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1011.336 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_284_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_284_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_284_3&apos; (loop &apos;VITIS_LOOP_284_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mux_case_01_write_ln286&apos;, ../layer.h:286) of variable &apos;mul&apos;, ../layer.h:286 on local variable &apos;mux_case_01&apos; and &apos;load&apos; operation 64 bit (&apos;mux_case_01_load&apos;, ../layer.h:286) on local variable &apos;mux_case_01&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_284_3&apos; (loop &apos;VITIS_LOOP_284_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mux_case_01_write_ln286&apos;, ../layer.h:286) of variable &apos;mul&apos;, ../layer.h:286 on local variable &apos;mux_case_01&apos; and &apos;load&apos; operation 64 bit (&apos;mux_case_01_load&apos;, ../layer.h:286) on local variable &apos;mux_case_01&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_284_3&apos; (loop &apos;VITIS_LOOP_284_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mux_case_01_write_ln286&apos;, ../layer.h:286) of variable &apos;mul&apos;, ../layer.h:286 on local variable &apos;mux_case_01&apos; and &apos;load&apos; operation 64 bit (&apos;mux_case_01_load&apos;, ../layer.h:286) on local variable &apos;mux_case_01&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_284_3&apos; (loop &apos;VITIS_LOOP_284_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mux_case_01_write_ln286&apos;, ../layer.h:286) of variable &apos;mul&apos;, ../layer.h:286 on local variable &apos;mux_case_01&apos; and &apos;load&apos; operation 64 bit (&apos;mux_case_01_load&apos;, ../layer.h:286) on local variable &apos;mux_case_01&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop &apos;VITIS_LOOP_284_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1011.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1011.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1011.844 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.249 seconds; current allocated memory: 1012.273 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 1.000 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.001 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 48, loop &apos;VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 1.006 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.007 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_64ul_8ul_1ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.010 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.013 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_266_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_266_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_266_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.014 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.015 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.015 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.015 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_284_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_284_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_284_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.015 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.016 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_64_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.735 seconds; current allocated memory: 1.021 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.022 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.023 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.023 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.024 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.024 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_10ul_1ul_8ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.024 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.025 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_323_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_323_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_1&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:98) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:98 on local variable &apos;empty&apos; and &apos;load&apos; operation 640 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:98) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_1&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:98) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:98 on local variable &apos;empty&apos; and &apos;load&apos; operation 640 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:98) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_1&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:98) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:98 on local variable &apos;empty&apos; and &apos;load&apos; operation 640 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:98) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_1&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:98) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:98 on local variable &apos;empty&apos; and &apos;load&apos; operation 640 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:98) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_1&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:98) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:98 on local variable &apos;empty&apos; and &apos;load&apos; operation 640 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:98) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 16, loop &apos;VITIS_LOOP_323_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.026 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.026 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_40_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.026 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.026 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.026 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.026 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_8ul_1ul_8ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.027 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.028 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos; (loop &apos;VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln325&apos;, ../layer.h:325-&gt;../accelerator.cpp:99) of variable &apos;or_ln325&apos;, ../layer.h:325-&gt;../accelerator.cpp:99 on local variable &apos;empty&apos; and &apos;load&apos; operation 4096 bit (&apos;p_load21&apos;, ../layer.h:325-&gt;../accelerator.cpp:99) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos; (loop &apos;VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln325&apos;, ../layer.h:325-&gt;../accelerator.cpp:99) of variable &apos;or_ln325&apos;, ../layer.h:325-&gt;../accelerator.cpp:99 on local variable &apos;empty&apos; and &apos;load&apos; operation 4096 bit (&apos;p_load21&apos;, ../layer.h:325-&gt;../accelerator.cpp:99) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos; (loop &apos;VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln325&apos;, ../layer.h:325-&gt;../accelerator.cpp:99) of variable &apos;or_ln325&apos;, ../layer.h:325-&gt;../accelerator.cpp:99 on local variable &apos;empty&apos; and &apos;load&apos; operation 4096 bit (&apos;p_load21&apos;, ../layer.h:325-&gt;../accelerator.cpp:99) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos; (loop &apos;VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln325&apos;, ../layer.h:325-&gt;../accelerator.cpp:99) of variable &apos;or_ln325&apos;, ../layer.h:325-&gt;../accelerator.cpp:99 on local variable &apos;empty&apos; and &apos;load&apos; operation 4096 bit (&apos;p_load21&apos;, ../layer.h:325-&gt;../accelerator.cpp:99) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos; (loop &apos;VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln325&apos;, ../layer.h:325-&gt;../accelerator.cpp:99) of variable &apos;or_ln325&apos;, ../layer.h:325-&gt;../accelerator.cpp:99 on local variable &apos;empty&apos; and &apos;load&apos; operation 4096 bit (&apos;p_load21&apos;, ../layer.h:325-&gt;../accelerator.cpp:99) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop &apos;VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.029 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.681 seconds; current allocated memory: 1.029 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_40_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.029 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.030 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.032 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.033 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_8ul_1ul_64ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.038 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.039 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_323_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_323_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_16&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:100) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:100 on local variable &apos;empty&apos; and &apos;load&apos; operation 512 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:100) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_16&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:100) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:100 on local variable &apos;empty&apos; and &apos;load&apos; operation 512 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:100) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_16&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:100) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:100 on local variable &apos;empty&apos; and &apos;load&apos; operation 512 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:100) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_16&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:100) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:100 on local variable &apos;empty&apos; and &apos;load&apos; operation 512 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:100) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_16&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:100) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:100 on local variable &apos;empty&apos; and &apos;load&apos; operation 512 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:100) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_39" tag="" content="Discarding stage scheduling solution." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 18, loop &apos;VITIS_LOOP_323_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 1.042 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.044 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_40_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.046 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.046 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.048 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.049 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_64ul_1ul_64ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.358 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_Pipeline_VITIS_LOOP_323_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_323_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_18&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:101) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:101 on local variable &apos;empty&apos; and &apos;load&apos; operation 4096 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:101) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_18&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:101) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:101 on local variable &apos;empty&apos; and &apos;load&apos; operation 4096 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:101) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_18&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:101) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:101 on local variable &apos;empty&apos; and &apos;load&apos; operation 4096 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:101) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_18&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:101) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:101 on local variable &apos;empty&apos; and &apos;load&apos; operation 4096 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:101) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;accelerator_Pipeline_VITIS_LOOP_323_18&apos; (loop &apos;VITIS_LOOP_323_1&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;empty_write_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:101) of variable &apos;or_ln327&apos;, ../layer.h:327-&gt;../accelerator.cpp:101 on local variable &apos;empty&apos; and &apos;load&apos; operation 4096 bit (&apos;p_load&apos;, ../layer.h:327-&gt;../accelerator.cpp:101) on local variable &apos;empty&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 18, loop &apos;VITIS_LOOP_323_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.869 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1&apos; pipeline &apos;VITIS_LOOP_81_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1&apos; is 655586 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 64 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 64 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.859 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_64ul_64ul_1ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_64ul_64ul_1ul_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.262 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1&apos; pipeline &apos;VITIS_LOOP_161_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_64_Pipeline_VITIS_LOOP_13_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;relu_64_Pipeline_VITIS_LOOP_13_1&apos; pipeline &apos;VITIS_LOOP_13_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_64_Pipeline_VITIS_LOOP_13_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_64_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_64_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_64_64_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;forwardPropagation_64_64_s&apos; is 8193 from HDL expression: (1&apos;b1 == ap_CS_fsm_state69)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_64_64_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_forwardPropagation_64_64_s_mid_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_forwardPropagation_64_64_s_net_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1&apos; pipeline &apos;VITIS_LOOP_81_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1&apos; is 654543 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 53 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 11 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 64 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1&apos; pipeline &apos;VITIS_LOOP_161_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.312 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1&apos; pipeline &apos;VITIS_LOOP_13_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_64_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8533_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8537_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8541_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8545_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8549_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8553_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8557_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8561_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8565_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8569_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8573_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8577_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8837_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8841_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8845_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8849_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8853_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8857_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8861_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8865_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8869_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8873_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8877_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8881_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8885_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8889_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8893_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8897_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8901_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8905_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8909_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8913_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8917_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8921_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8925_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8929_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8933_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8937_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8941_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8945_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8949_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8953_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8957_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8961_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8965_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8969_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8973_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8977_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8981_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8985_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8989_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8993_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;forwardPropagation_64_8_s/grp_fu_8997_p_opcode&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 53 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 11 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 64 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_64_8_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.014 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1&apos; pipeline &apos;VITIS_LOOP_81_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1&apos; pipeline &apos;VITIS_LOOP_161_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1&apos; pipeline &apos;VITIS_LOOP_13_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_8_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1&apos; pipeline &apos;VITIS_LOOP_81_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1&apos; is 10139 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1&apos; pipeline &apos;VITIS_LOOP_161_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4&apos; pipeline &apos;VITIS_LOOP_180_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10_Pipeline_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;softmax_10_Pipeline_1&apos; pipeline &apos;Loop 1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10_Pipeline_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10_Pipeline_VITIS_LOOP_89_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;softmax_10_Pipeline_VITIS_LOOP_89_1&apos; pipeline &apos;VITIS_LOOP_89_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_15_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10_Pipeline_VITIS_LOOP_89_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10_Pipeline_VITIS_LOOP_114_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;softmax_10_Pipeline_VITIS_LOOP_114_3&apos; pipeline &apos;VITIS_LOOP_114_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ddiv_64ns_64ns_64_22_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10_Pipeline_VITIS_LOOP_114_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_10_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_67_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_Pipeline_VITIS_LOOP_67_3&apos; pipeline &apos;VITIS_LOOP_67_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_67_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_40_1&apos; pipeline &apos;VITIS_LOOP_40_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_40_1&apos; is 5120 from HDL expression: ((ap_loop_exit_ready == 1&apos;b1) &amp; (icmp_ln40_fu_1143_p2 == 1&apos;d1) &amp; (1&apos;b0 == ap_block_pp0_stage0_01001) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage0))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos; pipeline &apos;VITIS_LOOP_81_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 11 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_12&apos; pipeline &apos;VITIS_LOOP_81_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_81_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_266_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_266_1&apos; pipeline &apos;VITIS_LOOP_266_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_266_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_22_1&apos; pipeline &apos;VITIS_LOOP_22_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitodp_32ns_64_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_284_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_284_3&apos; pipeline &apos;VITIS_LOOP_284_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_8_10_Pipeline_VITIS_LOOP_284_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_8_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitodp_32ns_64_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_8_10_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos; pipeline &apos;VITIS_LOOP_81_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_13&apos; pipeline &apos;VITIS_LOOP_81_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_13&apos; is 654543 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 55 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 64 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_81_13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.749 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_266_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_266_1&apos; pipeline &apos;VITIS_LOOP_266_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_266_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_22_1&apos; pipeline &apos;VITIS_LOOP_22_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitodp_32ns_64_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_284_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_284_3&apos; pipeline &apos;VITIS_LOOP_284_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_8_Pipeline_VITIS_LOOP_284_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8533_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8537_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8541_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8545_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8549_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8553_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8557_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8561_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8565_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8569_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8573_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8577_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8837_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8841_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8845_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8849_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8853_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8857_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8861_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8865_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8869_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8873_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8877_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8881_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8885_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8889_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8893_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8897_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8901_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8905_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8909_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8913_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8917_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8921_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8925_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8929_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8933_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8937_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8941_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8945_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8949_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8953_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8957_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8961_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8965_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8969_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8973_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8977_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8981_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8985_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8989_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8993_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;backProp_64_8_8_s/grp_fu_8997_p_opcode&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 53 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 62 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitodp_32ns_64_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_8_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_backProp_64_8_8_s_w_l_plus1_T_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.703 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_40_1&apos; pipeline &apos;VITIS_LOOP_40_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_40_1&apos; is 32768 from HDL expression: ((ap_loop_exit_ready == 1&apos;b1) &amp; (icmp_ln40_fu_6983_p2 == 1&apos;d1) &amp; (1&apos;b0 == ap_block_pp0_stage0_01001) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage0))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1&apos; pipeline &apos;VITIS_LOOP_81_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1&apos; is 10298 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_129_6_64_1_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.752 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_64ul_8ul_1ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_64ul_8ul_1ul_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_266_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_266_1&apos; pipeline &apos;VITIS_LOOP_266_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_266_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.312 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_22_1&apos; pipeline &apos;VITIS_LOOP_22_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitodp_32ns_64_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_284_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_284_3&apos; pipeline &apos;VITIS_LOOP_284_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_64_8_Pipeline_VITIS_LOOP_284_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_64_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitodp_32ns_64_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_64_8_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_backProp_64_64_8_s_mid_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_backProp_64_64_8_s_d_activation_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; pipeline &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_21_4_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_10ul_1ul_8ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_10ul_1ul_8ul_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_323_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_Pipeline_VITIS_LOOP_323_1&apos; pipeline &apos;VITIS_LOOP_323_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_21_4_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_323_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_40_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_40_14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; pipeline &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_8ul_1ul_8ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_8ul_1ul_8ul_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos; pipeline &apos;VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos; is 12956 from HDL expression: ((1&apos;b0 == ap_block_pp0_stage0_11001) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage0))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_40_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_129_6_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_40_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; pipeline &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_129_6_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_8ul_1ul_64ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_8ul_1ul_64ul_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_323_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_Pipeline_VITIS_LOOP_323_16&apos; pipeline &apos;VITIS_LOOP_323_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;accelerator_Pipeline_VITIS_LOOP_323_16&apos; is 10880 from HDL expression: ((1&apos;b0 == ap_block_pp0_stage1_11001) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage1))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 11 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 11 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_323_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_40_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_129_6_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_40_17&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.264 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; pipeline &apos;VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_129_6_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_64ul_1ul_64ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;matmul_64ul_1ul_64ul_s/grp_fu_8533_p_opcode&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;matmul_64ul_1ul_64ul_s&apos; is 5072 from HDL expression: (1&apos;b1 == ap_CS_fsm_state34)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_64ul_1ul_64ul_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.396 seconds; current allocated memory: 1.095 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_Pipeline_VITIS_LOOP_323_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_Pipeline_VITIS_LOOP_323_18&apos; pipeline &apos;VITIS_LOOP_323_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;accelerator_Pipeline_VITIS_LOOP_323_18&apos; is 10944 from HDL expression: ((1&apos;b0 == ap_block_pp0_stage1_11001) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage1))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 11 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 11 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_Pipeline_VITIS_LOOP_323_18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.425 seconds; current allocated memory: 1.150 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/input_r&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/y_true&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/weights_l0&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/weights_l1&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/weights_l2&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/weights_l3&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/biases_l0&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/biases_l1&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/biases_l2&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accelerator/biases_l3&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;accelerator&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;accelerator&apos; is 18216 from HDL expression: (1&apos;b1 == ap_CS_fsm_state6)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 53 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 11 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 64 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitodp_32ns_64_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_input_T_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_update_temp_mat_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_input_T_0_2_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accelerator_result_l3_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.751 seconds; current allocated memory: 1.182 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 4.855 seconds; current allocated memory: 1.215 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 8.472 seconds; current allocated memory: 1.238 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for accelerator." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for accelerator." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 119.24 MHz" resolution=""/>
</Messages>
