{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600230155475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600230155483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 23:22:35 2020 " "Processing started: Tue Sep 15 23:22:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600230155483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230155483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230155483 ""}
{ "Info" "IQEXE_INI_FILE" "/home/diego/vitis_opencl/altera_test/vector_add/quartus.ini " "Using INI file /home/diego/vitis_opencl/altera_test/vector_add/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230155483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600230163474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600230163475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187071 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_counter_30 " "Found entity 2: async_counter_30" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_2 " "Found entity 1: system_mm_interconnect_2" {  } { { "system/synthesis/submodules/system_mm_interconnect_2.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STAGES stages acl_shift_register.v(23) " "Verilog HDL Declaration information at acl_shift_register.v(23): object \"STAGES\" differs only in case from object \"stages\" in the same scope" {  } { { "system/synthesis/submodules/acl_shift_register.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_shift_register.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230187088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register " "Found entity 1: acl_shift_register" {  } { { "system/synthesis/submodules/acl_shift_register.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_shift_register.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_group_dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_group_dispatcher " "Found entity 1: acl_work_group_dispatcher" {  } { { "system/synthesis/submodules/acl_work_group_dispatcher.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_work_group_dispatcher.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_kernel_finish_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_kernel_finish_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_kernel_finish_detector " "Found entity 1: acl_kernel_finish_detector" {  } { { "system/synthesis/submodules/acl_kernel_finish_detector.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_kernel_finish_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_multistage_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_multistage_accumulator " "Found entity 1: acl_multistage_accumulator" {  } { { "system/synthesis/submodules/acl_multistage_accumulator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_multistage_accumulator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_reset_handler.sv 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187096 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender " "Found entity 2: acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187096 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_reset_pulse_extender " "Found entity 3: acl_reset_pulse_extender" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "system/synthesis/submodules/acl_std_synchronizer_nocut.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_std_synchronizer_nocut.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "system/synthesis/submodules/acl_fanout_pipeline.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_id_iterator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_id_iterator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_id_iterator " "Found entity 1: acl_id_iterator" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_item_iterator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_item_iterator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_item_iterator " "Found entity 1: acl_work_item_iterator" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_work_item_iterator.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_multistage_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_multistage_adder " "Found entity 1: acl_multistage_adder" {  } { { "system/synthesis/submodules/acl_multistage_adder.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_multistage_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hello_world_system.v 7 7 " "Found 7 design units, including 7 entities, in source file system/synthesis/submodules/hello_world_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world_system " "Found entity 1: hello_world_system" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187117 ""} { "Info" "ISGN_ENTITY_NAME" "2 vector_add_std_ic_partition_wrapper " "Found entity 2: vector_add_std_ic_partition_wrapper" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187117 ""} { "Info" "ISGN_ENTITY_NAME" "3 vector_add_top_wrapper_0 " "Found entity 3: vector_add_top_wrapper_0" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187117 ""} { "Info" "ISGN_ENTITY_NAME" "4 global_memory_tree0_mod " "Found entity 4: global_memory_tree0_mod" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187117 ""} { "Info" "ISGN_ENTITY_NAME" "5 hello_world_system_interconnect_0 " "Found entity 5: hello_world_system_interconnect_0" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1052 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187117 ""} { "Info" "ISGN_ENTITY_NAME" "6 hello_world_system_interconnect_1 " "Found entity 6: hello_world_system_interconnect_1" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187117 ""} { "Info" "ISGN_ENTITY_NAME" "7 hello_world_system_interconnect_2 " "Found entity 7: hello_world_system_interconnect_2" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file system/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (system) " "Found design unit 1: dspba_library_package (system)" {  } { { "system/synthesis/submodules/dspba_library_package.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file system/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187759 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187759 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187759 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_data_fifo.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ll_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "system/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ll_ram_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_valid_fifo_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "system/synthesis/submodules/acl_staging_reg.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_staging_reg.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hld_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "system/synthesis/submodules/hld_fifo.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hld_fifo.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187771 ""} { "Info" "ISGN_ENTITY_NAME" "2 earliness_delay " "Found entity 2: earliness_delay" {  } { { "system/synthesis/submodules/hld_fifo.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hld_fifo.sv" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "system/synthesis/submodules/hld_fifo_zero_width.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hld_fifo_zero_width.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "system/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_high_speed_fifo.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187777 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "system/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_high_speed_fifo.sv" 1084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "system/synthesis/submodules/acl_low_latency_fifo.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_low_latency_fifo.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "system/synthesis/submodules/acl_zero_latency_fifo.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_zero_latency_fifo.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187784 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "system/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_lfsr.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187798 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "system/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_lfsr.sv" 1622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187798 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "system/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_lfsr.sv" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "system/synthesis/submodules/acl_dspba_buffer.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(798) " "Verilog HDL warning at lsu_top.v(798): extended using \"x\" or \"z\"" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_top.v" 798 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1600230187803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(871) " "Verilog HDL warning at lsu_top.v(871): extended using \"x\" or \"z\"" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_top.v" 871 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1600230187804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "system/synthesis/submodules/lsu_permute_address.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "system/synthesis/submodules/lsu_pipelined.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_pipelined.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187814 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "system/synthesis/submodules/lsu_pipelined.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_pipelined.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "system/synthesis/submodules/lsu_enabled.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187816 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "system/synthesis/submodules/lsu_enabled.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_enabled.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(550) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(550): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_basic_coalescer.v" 550 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230187818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file system/synthesis/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187819 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_basic_coalescer.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187819 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_basic_coalescer.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187819 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_basic_coalescer.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "system/synthesis/submodules/lsu_simple.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_simple.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187821 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "system/synthesis/submodules/lsu_simple.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_simple.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187821 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(159) " "Verilog HDL information at lsu_streaming.v(159): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1600230187822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(706) " "Verilog HDL information at lsu_streaming.v(706): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 706 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1600230187823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187824 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_burst_master.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_master " "Found entity 1: lsu_burst_read_master" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_bursting_load_stores.v(563) " "Verilog HDL information at lsu_bursting_load_stores.v(563): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 563 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1600230187828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(954) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(954): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 954 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230187830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(955) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(955): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 955 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230187831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1689) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1689): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 1689 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230187833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1690) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1690): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 1690 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230187833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file system/synthesis/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187835 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187835 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187835 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187835 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 1096 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187835 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 1260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187835 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v" 1675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_non_aligned_write.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187839 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_non_aligned_write.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_read_cache.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "system/synthesis/submodules/lsu_atomic.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_atomic.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_prefetch_block.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "system/synthesis/submodules/lsu_wide_wrapper.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_wide_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming_prefetch.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187855 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming_prefetch.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187855 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_bust_master " "Found entity 3: lsu_streaming_prefetch_avalon_bust_master" {  } { { "system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming_prefetch.v" 542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187862 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187862 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187862 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187862 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187862 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "system/synthesis/submodules/acl_toggle_detect.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "system/synthesis/submodules/acl_debug_mem.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187870 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_burst_coalesced_pipelined_write.sv(993) " "Verilog HDL information at lsu_burst_coalesced_pipelined_write.sv(993): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" 993 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1600230187877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_clock2x_holder.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_clock2x_holder.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_clock2x_holder " "Found entity 1: acl_clock2x_holder" {  } { { "system/synthesis/submodules/acl_clock2x_holder.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_clock2x_holder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/vector_add_function_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/vector_add_function_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_add_function_wrapper-normal " "Found design unit 1: vector_add_function_wrapper-normal" {  } { { "system/synthesis/submodules/vector_add_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_function_wrapper.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187888 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_add_function_wrapper " "Found entity 1: vector_add_function_wrapper" {  } { { "system/synthesis/submodules/vector_add_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_function_wrapper.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/vector_add_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/vector_add_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_add_function-normal " "Found design unit 1: vector_add_function-normal" {  } { { "system/synthesis/submodules/vector_add_function.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_function.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187890 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_add_function " "Found entity 1: vector_add_function" {  } { { "system/synthesis/submodules/vector_add_function.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_function.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_vector_add_B0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_vector_add_B0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_vector_add_B0-normal " "Found design unit 1: bb_vector_add_B0-normal" {  } { { "system/synthesis/submodules/bb_vector_add_B0.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187893 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_vector_add_B0 " "Found entity 1: bb_vector_add_B0" {  } { { "system/synthesis/submodules/bb_vector_add_B0.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_vector_add_B0_stall_region-normal " "Found design unit 1: bb_vector_add_B0_stall_region-normal" {  } { { "system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187899 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_vector_add_B0_stall_region " "Found entity 1: bb_vector_add_B0_stall_region" {  } { { "system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/vector_add_B0_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/vector_add_B0_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_add_B0_merge_reg-normal " "Found design unit 1: vector_add_B0_merge_reg-normal" {  } { { "system/synthesis/submodules/vector_add_B0_merge_reg.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_B0_merge_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187901 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_add_B0_merge_reg " "Found entity 1: vector_add_B0_merge_reg" {  } { { "system/synthesis/submodules/vector_add_B0_merge_reg.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_B0_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_load_unnamed_vector_add0_vector_add3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_vector_add0_vector_add3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_load_unnamed_vector_add0_vector_add3-normal " "Found design unit 1: i_load_unnamed_vector_add0_vector_add3-normal" {  } { { "system/synthesis/submodules/i_load_unnamed_vector_add0_vector_add3.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_load_unnamed_vector_add0_vector_add3.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187903 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_load_unnamed_vector_add0_vector_add3 " "Found entity 1: i_load_unnamed_vector_add0_vector_add3" {  } { { "system/synthesis/submodules/i_load_unnamed_vector_add0_vector_add3.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_load_unnamed_vector_add0_vector_add3.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/readdata_reg_unnamed_vector_add0_vector_add0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_vector_add0_vector_add0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readdata_reg_unnamed_vector_add0_vector_add0-normal " "Found design unit 1: readdata_reg_unnamed_vector_add0_vector_add0-normal" {  } { { "system/synthesis/submodules/readdata_reg_unnamed_vector_add0_vector_add0.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/readdata_reg_unnamed_vector_add0_vector_add0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187906 ""} { "Info" "ISGN_ENTITY_NAME" "1 readdata_reg_unnamed_vector_add0_vector_add0 " "Found entity 1: readdata_reg_unnamed_vector_add0_vector_add0" {  } { { "system/synthesis/submodules/readdata_reg_unnamed_vector_add0_vector_add0.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/readdata_reg_unnamed_vector_add0_vector_add0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_load_unnamed_vector_add1_vector_add8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_vector_add1_vector_add8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_load_unnamed_vector_add1_vector_add8-normal " "Found design unit 1: i_load_unnamed_vector_add1_vector_add8-normal" {  } { { "system/synthesis/submodules/i_load_unnamed_vector_add1_vector_add8.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_load_unnamed_vector_add1_vector_add8.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187908 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_load_unnamed_vector_add1_vector_add8 " "Found entity 1: i_load_unnamed_vector_add1_vector_add8" {  } { { "system/synthesis/submodules/i_load_unnamed_vector_add1_vector_add8.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_load_unnamed_vector_add1_vector_add8.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/readdata_reg_unnamed_vector_add1_vector_add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_vector_add1_vector_add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readdata_reg_unnamed_vector_add1_vector_add1-normal " "Found design unit 1: readdata_reg_unnamed_vector_add1_vector_add1-normal" {  } { { "system/synthesis/submodules/readdata_reg_unnamed_vector_add1_vector_add1.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/readdata_reg_unnamed_vector_add1_vector_add1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187910 ""} { "Info" "ISGN_ENTITY_NAME" "1 readdata_reg_unnamed_vector_add1_vector_add1 " "Found entity 1: readdata_reg_unnamed_vector_add1_vector_add1" {  } { { "system/synthesis/submodules/readdata_reg_unnamed_vector_add1_vector_add1.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/readdata_reg_unnamed_vector_add1_vector_add1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_store_unnamed_vector_add2_vector_add13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_vector_add2_vector_add13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_store_unnamed_vector_add2_vector_add13-normal " "Found design unit 1: i_store_unnamed_vector_add2_vector_add13-normal" {  } { { "system/synthesis/submodules/i_store_unnamed_vector_add2_vector_add13.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_store_unnamed_vector_add2_vector_add13.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187912 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_store_unnamed_vector_add2_vector_add13 " "Found entity 1: i_store_unnamed_vector_add2_vector_add13" {  } { { "system/synthesis/submodules/i_store_unnamed_vector_add2_vector_add13.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_store_unnamed_vector_add2_vector_add13.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_syncbuf_a_sync_buffer_vector_add0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_a_sync_buffer_vector_add0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_a_sync_buffer_vector_add0-normal " "Found design unit 1: i_syncbuf_a_sync_buffer_vector_add0-normal" {  } { { "system/synthesis/submodules/i_syncbuf_a_sync_buffer_vector_add0.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_syncbuf_a_sync_buffer_vector_add0.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187914 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_a_sync_buffer_vector_add0 " "Found entity 1: i_syncbuf_a_sync_buffer_vector_add0" {  } { { "system/synthesis/submodules/i_syncbuf_a_sync_buffer_vector_add0.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_syncbuf_a_sync_buffer_vector_add0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_syncbuf_b_sync_buffer_vector_add5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_b_sync_buffer_vector_add5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_b_sync_buffer_vector_add5-normal " "Found design unit 1: i_syncbuf_b_sync_buffer_vector_add5-normal" {  } { { "system/synthesis/submodules/i_syncbuf_b_sync_buffer_vector_add5.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_syncbuf_b_sync_buffer_vector_add5.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187916 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_b_sync_buffer_vector_add5 " "Found entity 1: i_syncbuf_b_sync_buffer_vector_add5" {  } { { "system/synthesis/submodules/i_syncbuf_b_sync_buffer_vector_add5.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_syncbuf_b_sync_buffer_vector_add5.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_syncbuf_c_sync_buffer_vector_add10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_c_sync_buffer_vector_add10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_c_sync_buffer_vector_add10-normal " "Found design unit 1: i_syncbuf_c_sync_buffer_vector_add10-normal" {  } { { "system/synthesis/submodules/i_syncbuf_c_sync_buffer_vector_add10.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_syncbuf_c_sync_buffer_vector_add10.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187919 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_c_sync_buffer_vector_add10 " "Found entity 1: i_syncbuf_c_sync_buffer_vector_add10" {  } { { "system/synthesis/submodules/i_syncbuf_c_sync_buffer_vector_add10.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_syncbuf_c_sync_buffer_vector_add10.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/vector_add_B0_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/vector_add_B0_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_add_B0_branch-normal " "Found design unit 1: vector_add_B0_branch-normal" {  } { { "system/synthesis/submodules/vector_add_B0_branch.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_B0_branch.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187922 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_add_B0_branch " "Found entity 1: vector_add_B0_branch" {  } { { "system/synthesis/submodules/vector_add_B0_branch.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_B0_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/vector_add_B0_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/vector_add_B0_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_add_B0_merge-normal " "Found design unit 1: vector_add_B0_merge-normal" {  } { { "system/synthesis/submodules/vector_add_B0_merge.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_B0_merge.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187925 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_add_B0_merge " "Found entity 1: vector_add_B0_merge" {  } { { "system/synthesis/submodules/vector_add_B0_merge.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_B0_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/vector_add_function_cra_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/vector_add_function_cra_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_add_function_cra_slave-normal " "Found design unit 1: vector_add_function_cra_slave-normal" {  } { { "system/synthesis/submodules/vector_add_function_cra_slave.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_function_cra_slave.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187932 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_add_function_cra_slave " "Found entity 1: vector_add_function_cra_slave" {  } { { "system/synthesis/submodules/vector_add_function_cra_slave.vhd" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_function_cra_slave.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_start_signal_chain_element.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_start_signal_chain_element.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_start_signal_chain_element " "Found entity 1: acl_start_signal_chain_element" {  } { { "system/synthesis/submodules/acl_start_signal_chain_element.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_start_signal_chain_element.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "system/synthesis/submodules/acl_avm_to_ic.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_master_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_master_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230187939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_master_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_master_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_master_endpoint " "Found entity 1: acl_ic_master_endpoint" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "system/synthesis/submodules/acl_arb_intf.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187942 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "system/synthesis/submodules/acl_arb_intf.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187943 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187943 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_master_intf " "Found entity 3: acl_ic_master_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_endpoint " "Found entity 1: acl_ic_slave_endpoint" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_rrp " "Found entity 1: acl_ic_slave_rrp" {  } { { "system/synthesis/submodules/acl_ic_slave_rrp.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_rrp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_wrp " "Found entity 1: acl_ic_slave_wrp" {  } { { "system/synthesis/submodules/acl_ic_slave_wrp.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_wrp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_mem_router.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_mem_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_mem_router " "Found entity 1: acl_ic_mem_router" {  } { { "system/synthesis/submodules/acl_ic_mem_router.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_mem_router.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187954 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_arb2.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187954 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_arb2.v" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "system/synthesis/submodules/acl_ic_to_avm.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_to_avm.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cra_ring_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cra_ring_root " "Found entity 1: cra_ring_root" {  } { { "system/synthesis/submodules/cra_ring_root.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/cra_ring_root.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cra_ring_node.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_node.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cra_ring_node " "Found entity 1: cra_ring_node" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/cra_ring_node.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface " "Found entity 1: system_acl_iface" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_irq_mapper_001 " "Found entity 1: system_acl_iface_irq_mapper_001" {  } { { "system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_irq_mapper " "Found entity 1: system_acl_iface_irq_mapper" {  } { { "system/synthesis/submodules/system_acl_iface_irq_mapper.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3 " "Found entity 1: system_acl_iface_mm_interconnect_3" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2 " "Found entity 1: system_acl_iface_mm_interconnect_2" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_avalon_st_adapter " "Found entity 1: system_acl_iface_mm_interconnect_1_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_2_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187987 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_rsp_demux " "Found entity 1: system_acl_iface_mm_interconnect_2_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_2_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_2_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187999 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230187999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230187999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_router_001_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_2_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188014 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_2_router_001 " "Found entity 2: system_acl_iface_mm_interconnect_2_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_2_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188017 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_2_router " "Found entity 2: system_acl_iface_mm_interconnect_2_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1 " "Found entity 1: system_acl_iface_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_1_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_rsp_demux " "Found entity 1: system_acl_iface_mm_interconnect_1_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_1_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_1_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188043 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188043 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188043 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188043 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_002_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188072 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router_002 " "Found entity 2: system_acl_iface_mm_interconnect_1_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188076 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router " "Found entity 2: system_acl_iface_mm_interconnect_1_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0 " "Found entity 1: system_acl_iface_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188093 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188096 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_0_router " "Found entity 2: system_acl_iface_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/version_id.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/version_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 version_id " "Found entity 1: version_id" {  } { { "system/synthesis/submodules/version_id.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/version_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_pll " "Found entity 1: system_acl_iface_pll" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps " "Found entity 1: system_acl_iface_hps" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_hps_io " "Found entity 1: system_acl_iface_hps_hps_io" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "system/synthesis/submodules/hps_sdram.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_hps_io_border " "Found entity 1: system_acl_iface_hps_hps_io_border" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_fpga_interfaces " "Found entity 1: system_acl_iface_hps_fpga_interfaces" {  } { { "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "system/synthesis/submodules/altera_address_span_extender.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface " "Found entity 1: system_acl_iface_acl_kernel_interface" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188269 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188272 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188274 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188284 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188286 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/irq_ena.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/irq_ena.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_ena " "Found entity 1: irq_ena" {  } { { "system/synthesis/submodules/irq_ena.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/irq_ena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_irq_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_bridge " "Found entity 1: altera_irq_bridge" {  } { { "system/synthesis/submodules/altera_irq_bridge.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_irq_bridge.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/mem_org_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_org_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_org_mode " "Found entity 1: mem_org_mode" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/mem_org_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/sw_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sw_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_reset " "Found entity 1: sw_reset" {  } { { "system/synthesis/submodules/sw_reset.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/sw_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_sys_description_rom " "Found entity 1: system_acl_iface_acl_kernel_interface_sys_description_rom" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk " "Found entity 1: system_acl_iface_acl_kernel_clk" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188313 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600230188315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188316 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_pll_rom " "Found entity 1: system_acl_iface_acl_kernel_clk_pll_rom" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/pll_lock_avs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/pll_lock_avs.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_lock_avs " "Found entity 1: pll_lock_avs" {  } { { "system/synthesis/submodules/pll_lock_avs.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/pll_lock_avs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/global_routing.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/global_routing.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_routing " "Found entity 1: global_routing" {  } { { "system/synthesis/submodules/global_routing.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/global_routing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_timer " "Found entity 1: acl_timer" {  } { { "system/synthesis/submodules/timer.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_kernel_pll " "Found entity 1: system_acl_iface_acl_kernel_clk_kernel_pll" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230188324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230188324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230188360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600230188954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:the_system " "Elaborating entity \"system\" for hierarchy \"system:the_system\"" {  } { { "top.v" "the_system" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230188987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface system:the_system\|system_acl_iface:acl_iface " "Elaborating entity \"system_acl_iface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\"" {  } { { "system/synthesis/system.v" "acl_iface" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk " "Elaborating entity \"system_acl_iface_acl_kernel_clk\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "acl_kernel_clk" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_kernel_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll " "Elaborating entity \"system_acl_iface_acl_kernel_clk_kernel_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "kernel_pll" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "altera_pll_i" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189503 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230189533 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230189534 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230189534 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600230189539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 24 " "Parameter \"pll_fractional_cout\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 140.000000 MHz " "Parameter \"output_clock_frequency0\" = \"140.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 280.000000 MHz " "Parameter \"output_clock_frequency1\" = \"280.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 6 " "Parameter \"m_cnt_hi_div\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 5 " "Parameter \"m_cnt_lo_div\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 559.999999 MHz " "Parameter \"pll_output_clk_frequency\" = \"559.999999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 3355443 " "Parameter \"pll_fractional_division\" = \"3355443\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230189560 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600230189560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189654 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189664 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189702 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230189728 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230189728 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230189728 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230189728 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_timer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|acl_timer:counter " "Elaborating entity \"acl_timer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|acl_timer:counter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "counter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_routing system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|global_routing:global_routing_kernel_clk " "Elaborating entity \"global_routing\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|global_routing:global_routing_kernel_clk\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "global_routing_kernel_clk" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_avalon_mm_bridge:ctrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_avalon_mm_bridge:ctrl\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "ctrl" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|sw_reset:pll_sw_reset " "Elaborating entity \"sw_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|sw_reset:pll_sw_reset\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_sw_reset" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_lock_avs system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|pll_lock_avs:pll_lock_avs_0 " "Elaborating entity \"pll_lock_avs\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|pll_lock_avs:pll_lock_avs_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_lock_avs_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_id system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|version_id:version_id_0 " "Elaborating entity \"version_id\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|version_id:version_id_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "version_id_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_pll_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom " "Elaborating entity \"system_acl_iface_acl_kernel_clk_pll_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_rom" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230189932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "the_altsyncram" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pll_rom.hex " "Parameter \"init_file\" = \"pll_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230190172 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600230190172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lil1 " "Found entity 1: altsyncram_lil1" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230190265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230190265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lil1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated " "Elaborating entity \"altsyncram_lil1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190269 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 8 /home/diego/vitis_opencl/altera_test/vector_add/pll_rom.hex " "Memory depth (256) in the design file differs from memory depth (8) in the Memory Initialization File \"/home/diego/vitis_opencl/altera_test/vector_add/pll_rom.hex\" -- setting initial value for remaining addresses to 0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1600230190286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ctrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ctrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_rom_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_sw_reset_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_sw_reset_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_sw_reset_s_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_lock_avs_0_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_lock_avs_0_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_lock_avs_0_s_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ctrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ctrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_agent_rdata_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230190969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router_001" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ctrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ctrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_limiter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_demux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_demux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "async_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller_001" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller_002" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface " "Elaborating entity \"system_acl_iface_acl_kernel_interface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "acl_kernel_interface" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_sys_description_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom " "Elaborating entity \"system_acl_iface_acl_kernel_interface_sys_description_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "sys_description_rom" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "the_altsyncram" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sys_description.hex " "Parameter \"init_file\" = \"sys_description.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230191745 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600230191745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2em1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2em1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2em1 " "Found entity 1: altsyncram_2em1" {  } { { "db/altsyncram_2em1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_2em1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230191828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230191828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2em1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_2em1:auto_generated " "Elaborating entity \"altsyncram_2em1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_2em1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191832 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 15 /home/diego/vitis_opencl/altera_test/vector_add/sys_description.hex " "Memory depth (512) in the design file differs from memory depth (15) in the Memory Initialization File \"/home/diego/vitis_opencl/altera_test/vector_add/sys_description.hex\" -- setting initial value for remaining addresses to 0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1600230191840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "kernel_cra" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_address_span_extender:address_span_extender_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "address_span_extender_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230191993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|sw_reset:sw_reset " "Elaborating entity \"sw_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|sw_reset:sw_reset\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "sw_reset" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cntrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cntrl\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "kernel_cntrl" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_org_mode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mem_org_mode:mem_org_mode " "Elaborating entity \"mem_org_mode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mem_org_mode:mem_org_mode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mem_org_mode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mem_org_mode.v(30) " "Verilog HDL assignment warning at mem_org_mode.v(30): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/mem_org_mode.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230192068 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 mem_org_mode.v(35) " "Verilog HDL assignment warning at mem_org_mode.v(35): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/mem_org_mode.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230192068 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_irq_bridge:irq_bridge_0 " "Elaborating entity \"altera_irq_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_irq_bridge:irq_bridge_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_bridge_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_reset_controller:reset_controller_sw " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_reset_controller:reset_controller_sw\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "reset_controller_sw" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_ena system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|irq_ena:irq_ena_0 " "Elaborating entity \"irq_ena\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|irq_ena:irq_ena_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_ena_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "address_span_extender_0_expanded_master_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:kernel_cra_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:kernel_cra_s0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "address_span_extender_0_expanded_master_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "router" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "router_001" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "cmd_demux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "cmd_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "rsp_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_cmd_width_adapter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192573 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230192596 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_rsp_width_adapter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230192776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:kernel_cntrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:kernel_cntrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_cntl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_cntl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_description_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_description_rom_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sys_description_rom_s1_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_reset_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_reset_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sw_reset_s_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_org_mode_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_org_mode_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "mem_org_mode_s_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:version_id_0_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:version_id_0_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "version_id_0_s_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:kernel_cntrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:kernel_cntrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent_rdata_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sys_description_rom_s1_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_001" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_002" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230193961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_limiter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_demux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_demux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_demux_002" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_cmd_width_adapter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230194261 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_rsp_width_adapter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "crosser" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 3070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_mapper" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender system:the_system\|system_acl_iface:acl_iface\|altera_address_span_extender:address_span_extender_kernel " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_address_span_extender:address_span_extender_kernel\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "address_span_extender_kernel" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "clock_cross_kernel_mem1" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230194956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps " "Elaborating entity \"system_acl_iface_hps\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "hps" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_fpga_interfaces system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"system_acl_iface_hps_fpga_interfaces\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "fpga_interfaces" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_hps_io system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io " "Elaborating entity \"system_acl_iface_hps_hps_io\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "hps_io" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_hps_io_border system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border " "Elaborating entity \"system_acl_iface_hps_hps_io_border\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "border" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" "hps_sdram_inst" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230195639 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230195640 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195652 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230195656 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195714 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1600230195720 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230195721 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1600230195733 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230195733 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230195840 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230195840 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195853 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230195869 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230195870 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230195870 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230195870 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230195898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230196218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230196218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230196218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230196218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230196218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230196218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230196218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230196218 ""}  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600230196218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230196291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230196291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196733 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1600230196736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230196747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230196799 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230196800 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230196800 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230196800 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230196800 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230196800 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_bridge:pipe_stage_host_ctrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_bridge:pipe_stage_host_ctrl\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "pipe_stage_host_ctrl" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll " "Elaborating entity \"system_acl_iface_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "pll" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "altera_pll_i" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197508 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600230197534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230197544 ""}  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600230197544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_id system:the_system\|system_acl_iface:acl_iface\|version_id:version_id " "Elaborating entity \"version_id\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|version_id:version_id\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "version_id" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "address_span_extender_kernel_expanded_master_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_f2h_sdram0_data_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "address_span_extender_kernel_expanded_master_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230197979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_f2h_sdram0_data_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230198015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230198076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_f2h_sdram0_data_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230198108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "router" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "router_001" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001\|system_acl_iface_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001\|system_acl_iface_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "cmd_demux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "cmd_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "rsp_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_acl_iface_mm_interconnect_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_1" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pipe_stage_host_ctrl_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pipe_stage_host_ctrl_s0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "pipe_stage_host_ctrl_s0_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "hps_h2f_lw_axi_master_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "pipe_stage_host_ctrl_s0_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "pipe_stage_host_ctrl_s0_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "pipe_stage_host_ctrl_s0_agent_rdata_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router\|system_acl_iface_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router\|system_acl_iface_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router_002" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002\|system_acl_iface_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002\|system_acl_iface_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "pipe_stage_host_ctrl_s0_burst_adapter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230199966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "cmd_demux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "cmd_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "rsp_demux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "rsp_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"system_acl_iface_mm_interconnect_2\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_2" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pipe_stage_host_ctrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pipe_stage_host_ctrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_m0_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:acl_kernel_interface_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:acl_kernel_interface_ctrl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "acl_kernel_interface_ctrl_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:version_id_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:version_id_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "version_id_s_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_m0_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "acl_kernel_interface_ctrl_agent" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:acl_kernel_interface_ctrl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:acl_kernel_interface_ctrl_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "acl_kernel_interface_ctrl_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "router" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "router_001" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_m0_limiter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "cmd_demux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "cmd_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "rsp_demux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "rsp_mux" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"system_acl_iface_mm_interconnect_3\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_3" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "clock_cross_kernel_mem1_m0_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "address_span_extender_kernel_windowed_slave_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230200949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_irq_mapper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper:irq_mapper " "Elaborating entity \"system_acl_iface_irq_mapper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "irq_mapper" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_irq_mapper_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"system_acl_iface_irq_mapper_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper_001:irq_mapper_001\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "irq_mapper_001" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cra_ring_node system:the_system\|cra_ring_node:avs_vector_add_cra_cra_ring " "Elaborating entity \"cra_ring_node\" for hierarchy \"system:the_system\|cra_ring_node:avs_vector_add_cra_cra_ring\"" {  } { { "system/synthesis/system.v" "avs_vector_add_cra_cra_ring" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cra_ring_node.sv(29) " "Verilog HDL assignment warning at cra_ring_node.sv(29): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/cra_ring_node.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230201078 "|top|system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler system:the_system\|cra_ring_node:avs_vector_add_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"system:the_system\|cra_ring_node:avs_vector_add_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "acl_reset_handler_inst" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/cra_ring_node.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender system:the_system\|cra_ring_node:avs_vector_add_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"system:the_system\|cra_ring_node:avs_vector_add_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_pulse_extender system:the_system\|cra_ring_node:avs_vector_add_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender " "Elaborating entity \"acl_reset_pulse_extender\" for hierarchy \"system:the_system\|cra_ring_node:avs_vector_add_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "pulse_extender" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(227) " "Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230201115 "|top|system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(244) " "Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230201115 "|top|system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline system:the_system\|cra_ring_node:avs_vector_add_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"system:the_system\|cra_ring_node:avs_vector_add_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201122 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600230201125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cra_ring_root system:the_system\|cra_ring_root:cra_root " "Elaborating entity \"cra_ring_root\" for hierarchy \"system:the_system\|cra_ring_root:cra_root\"" {  } { { "system/synthesis/system.v" "cra_root" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_world_system system:the_system\|hello_world_system:hello_world_system " "Elaborating entity \"hello_world_system\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\"" {  } { { "system/synthesis/system.v" "hello_world_system" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_add_std_ic_partition_wrapper system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst " "Elaborating entity \"vector_add_std_ic_partition_wrapper\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "vector_add_std_ic_inst" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vector_add_finish_chain hello_world_system.v(215) " "Verilog HDL or VHDL warning at hello_world_system.v(215): object \"vector_add_finish_chain\" assigned a value but never read" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230201376 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vector_add_global_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vector_add_global_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600230201451 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vector_add_local_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vector_add_local_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600230201451 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vector_add_group_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vector_add_group_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600230201451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_group_dispatcher system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_work_group_dispatcher:vector_add_workgroup_dispatcher " "Elaborating entity \"acl_work_group_dispatcher\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_work_group_dispatcher:vector_add_workgroup_dispatcher\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "vector_add_workgroup_dispatcher" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_kernel_finish_detector system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_kernel_finish_detector:vector_add_finish_detector " "Elaborating entity \"acl_kernel_finish_detector\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_kernel_finish_detector:vector_add_finish_detector\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "vector_add_finish_detector" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_multistage_accumulator system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_kernel_finish_detector:vector_add_finish_detector\|acl_multistage_accumulator:ndrange_sum " "Elaborating entity \"acl_multistage_accumulator\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_kernel_finish_detector:vector_add_finish_detector\|acl_multistage_accumulator:ndrange_sum\"" {  } { { "system/synthesis/submodules/acl_kernel_finish_detector.v" "ndrange_sum" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_kernel_finish_detector.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 96 acl_multistage_accumulator.v(191) " "Verilog HDL assignment warning at acl_multistage_accumulator.v(191): truncated value with size 97 to match size of target (96)" {  } { { "system/synthesis/submodules/acl_multistage_accumulator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_multistage_accumulator.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230201653 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_kernel_finish_detector:vector_add_finish_detector|acl_multistage_accumulator:ndrange_sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_multistage_accumulator system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_kernel_finish_detector:vector_add_finish_detector\|acl_multistage_accumulator:ndrange_completed " "Elaborating entity \"acl_multistage_accumulator\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_kernel_finish_detector:vector_add_finish_detector\|acl_multistage_accumulator:ndrange_completed\"" {  } { { "system/synthesis/submodules/acl_kernel_finish_detector.v" "ndrange_completed" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_kernel_finish_detector.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 96 acl_multistage_accumulator.v(191) " "Verilog HDL assignment warning at acl_multistage_accumulator.v(191): truncated value with size 97 to match size of target (96)" {  } { { "system/synthesis/submodules/acl_multistage_accumulator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_multistage_accumulator.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230201698 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_kernel_finish_detector:vector_add_finish_detector|acl_multistage_accumulator:ndrange_completed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_add_function_cra_slave system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_function_cra_slave:vector_add_cra_slave_inst " "Elaborating entity \"vector_add_function_cra_slave\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_function_cra_slave:vector_add_cra_slave_inst\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "vector_add_cra_slave_inst" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_id_iterator system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0 " "Elaborating entity \"acl_id_iterator\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "vector_add_id_iter_inst_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201925 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "issue_check acl_id_iterator.v(99) " "Verilog HDL or VHDL warning at acl_id_iterator.v(99): object \"issue_check\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230201928 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stall_out_lookahead acl_id_iterator.v(59) " "Output port \"stall_out_lookahead\" at acl_id_iterator.v(59) has no driver" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230201938 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "valid_out_lookahead acl_id_iterator.v(64) " "Output port \"valid_out_lookahead\" at acl_id_iterator.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230201938 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_shift_register system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_shift_register:register_block\[0\].acl_gid " "Elaborating entity \"acl_shift_register\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_shift_register:register_block\[0\].acl_gid\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "register_block\[0\].acl_gid" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230201972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_shift_register system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_shift_register:acl_valid " "Elaborating entity \"acl_shift_register\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_shift_register:acl_valid\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "acl_valid" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230202003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "group_id_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230202015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230202655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230202667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 192 " "Parameter \"lpm_width\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230202667 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600230202667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_25d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_25d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_25d1 " "Found entity 1: scfifo_25d1" {  } { { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230202736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230202736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_25d1 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated " "Elaborating entity \"scfifo_25d1\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230202740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s7a1 " "Found entity 1: a_dpfifo_s7a1" {  } { { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230202755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230202755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s7a1 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo " "Elaborating entity \"a_dpfifo_s7a1\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\"" {  } { { "db/scfifo_25d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230202758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hn1 " "Found entity 1: altsyncram_1hn1" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230202901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230202901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hn1 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram " "Elaborating entity \"altsyncram_1hn1\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\"" {  } { { "db/a_dpfifo_s7a1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230202905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/cmpr_1l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230203158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230203158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s7a1.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230203164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_s7a1.tdf" "three_comparison" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230203171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230203252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230203252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s7a1.tdf" "rd_ptr_msb" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230203258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230203339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230203339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_s7a1.tdf" "usedw_counter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230203345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230203423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230203423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_s7a1.tdf" "wr_ptr" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230203428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_item_iterator system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_work_item_iterator:work_item_iterator " "Elaborating entity \"acl_work_item_iterator\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_work_item_iterator:work_item_iterator\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "work_item_iterator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230203445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_total acl_work_item_iterator.v(113) " "Verilog HDL or VHDL warning at acl_work_item_iterator.v(113): object \"global_total\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_work_item_iterator.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230203449 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_total acl_work_item_iterator.v(114) " "Verilog HDL or VHDL warning at acl_work_item_iterator.v(114): object \"local_total\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_work_item_iterator.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230203449 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "group_id acl_work_item_iterator.v(95) " "Output port \"group_id\" at acl_work_item_iterator.v(95) has no driver" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_work_item_iterator.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230203476 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stall_out acl_work_item_iterator.v(83) " "Output port \"stall_out\" at acl_work_item_iterator.v(83) has no driver" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_work_item_iterator.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230203476 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "valid_out acl_work_item_iterator.v(87) " "Output port \"valid_out\" at acl_work_item_iterator.v(87) has no driver" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_work_item_iterator.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230203476 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "valid_out_lookahead acl_work_item_iterator.v(88) " "Output port \"valid_out_lookahead\" at acl_work_item_iterator.v(88) has no driver" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_work_item_iterator.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230203476 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_add_top_wrapper_0 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0 " "Elaborating entity \"vector_add_top_wrapper_0\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "vector_add_inst_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230203543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_add_function_wrapper system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel " "Elaborating entity \"vector_add_function_wrapper\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "kernel" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230203697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_add_function system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function " "Elaborating entity \"vector_add_function\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\"" {  } { { "system/synthesis/submodules/vector_add_function_wrapper.vhd" "thevector_add_function" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_function_wrapper.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230203826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_vector_add_B0 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0 " "Elaborating entity \"bb_vector_add_B0\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\"" {  } { { "system/synthesis/submodules/vector_add_function.vhd" "thebb_vector_add_B0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_function.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230203935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_add_B0_branch system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|vector_add_B0_branch:thevector_add_B0_branch " "Elaborating entity \"vector_add_B0_branch\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|vector_add_B0_branch:thevector_add_B0_branch\"" {  } { { "system/synthesis/submodules/bb_vector_add_B0.vhd" "thevector_add_B0_branch" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_add_B0_merge system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|vector_add_B0_merge:thevector_add_B0_merge " "Elaborating entity \"vector_add_B0_merge\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|vector_add_B0_merge:thevector_add_B0_merge\"" {  } { { "system/synthesis/submodules/bb_vector_add_B0.vhd" "thevector_add_B0_merge" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_vector_add_B0_stall_region system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region " "Elaborating entity \"bb_vector_add_B0_stall_region\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\"" {  } { { "system/synthesis/submodules/bb_vector_add_B0.vhd" "thebb_vector_add_B0_stall_region" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_c_sync_buffer_vector_add10 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_syncbuf_c_sync_buffer_vector_add10:thei_syncbuf_c_sync_buffer_vector_add " "Elaborating entity \"i_syncbuf_c_sync_buffer_vector_add10\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_syncbuf_c_sync_buffer_vector_add10:thei_syncbuf_c_sync_buffer_vector_add\"" {  } { { "system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" "thei_syncbuf_c_sync_buffer_vector_add" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_syncbuf_c_sync_buffer_vector_add10:thei_syncbuf_c_sync_buffer_vector_add\|acl_dspba_buffer:thei_syncbuf_c_sync_buffer_vector_add11 " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_syncbuf_c_sync_buffer_vector_add10:thei_syncbuf_c_sync_buffer_vector_add\|acl_dspba_buffer:thei_syncbuf_c_sync_buffer_vector_add11\"" {  } { { "system/synthesis/submodules/i_syncbuf_c_sync_buffer_vector_add10.vhd" "thei_syncbuf_c_sync_buffer_vector_add11" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_syncbuf_c_sync_buffer_vector_add10.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_a_sync_buffer_vector_add0 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_syncbuf_a_sync_buffer_vector_add0:thei_syncbuf_a_sync_buffer_vector_add " "Elaborating entity \"i_syncbuf_a_sync_buffer_vector_add0\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_syncbuf_a_sync_buffer_vector_add0:thei_syncbuf_a_sync_buffer_vector_add\"" {  } { { "system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" "thei_syncbuf_a_sync_buffer_vector_add" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_add_B0_merge_reg system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|vector_add_B0_merge_reg:thevector_add_B0_merge_reg_aunroll_x " "Elaborating entity \"vector_add_B0_merge_reg\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|vector_add_B0_merge_reg:thevector_add_B0_merge_reg_aunroll_x\"" {  } { { "system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" "thevector_add_B0_merge_reg_aunroll_x" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_load_unnamed_vector_add0_vector_add3 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add " "Elaborating entity \"i_load_unnamed_vector_add0_vector_add3\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\"" {  } { { "system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" "thei_load_unnamed_vector_add0_vector_add" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readdata_reg_unnamed_vector_add0_vector_add0 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|readdata_reg_unnamed_vector_add0_vector_add0:thereaddata_reg_unnamed_vector_add0_vector_add0 " "Elaborating entity \"readdata_reg_unnamed_vector_add0_vector_add0\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|readdata_reg_unnamed_vector_add0_vector_add0:thereaddata_reg_unnamed_vector_add0_vector_add0\"" {  } { { "system/synthesis/submodules/i_load_unnamed_vector_add0_vector_add3.vhd" "thereaddata_reg_unnamed_vector_add0_vector_add0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_load_unnamed_vector_add0_vector_add3.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4 " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\"" {  } { { "system/synthesis/submodules/i_load_unnamed_vector_add0_vector_add3.vhd" "thei_load_unnamed_vector_add0_vector_add4" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_load_unnamed_vector_add0_vector_add3.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204563 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(243) " "Output port \"o_input_fifo_depth\" at lsu_top.v(243) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230204581 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "system/synthesis/submodules/lsu_top.v" "acl_reset_handler_inst" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_std_synchronizer_nocut system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer " "Elaborating entity \"acl_std_synchronizer_nocut\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "GEN_SYNCHRONIZER.reset_synchronizer" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_pulse_extender system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender " "Elaborating entity \"acl_reset_pulse_extender\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "pulse_extender" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(227) " "Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204648 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(244) " "Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204648 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204659 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600230204663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_permute_address:u_permute_address\"" {  } { { "system/synthesis/submodules/lsu_top.v" "u_permute_address" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_top.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_streaming_read system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read " "Elaborating entity \"lsu_streaming_read\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\"" {  } { { "system/synthesis/submodules/lsu_top.v" "streaming_read" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_top.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\"" {  } { { "system/synthesis/submodules/lsu_streaming.v" "avm_buffer" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_data_fifo.v(135) " "Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_data_fifo.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204809 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_data_fifo.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204828 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_data_fifo.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_burst_read_master system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master " "Elaborating entity \"lsu_burst_read_master\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\"" {  } { { "system/synthesis/submodules/lsu_streaming.v" "read_master" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230204866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lsu_burst_master.v(150) " "Verilog HDL assignment warning at lsu_burst_master.v(150): truncated value with size 32 to match size of target (30)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204870 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lsu_burst_master.v(170) " "Verilog HDL assignment warning at lsu_burst_master.v(170): truncated value with size 32 to match size of target (30)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204871 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_burst_master.v(182) " "Verilog HDL assignment warning at lsu_burst_master.v(182): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204872 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_burst_master.v(186) " "Verilog HDL assignment warning at lsu_burst_master.v(186): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204874 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_burst_master.v(189) " "Verilog HDL assignment warning at lsu_burst_master.v(189): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204874 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_burst_master.v(191) " "Verilog HDL assignment warning at lsu_burst_master.v(191): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204875 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lsu_burst_master.v(213) " "Verilog HDL assignment warning at lsu_burst_master.v(213): truncated value with size 32 to match size of target (6)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204876 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lsu_burst_master.v(224) " "Verilog HDL assignment warning at lsu_burst_master.v(224): truncated value with size 32 to match size of target (6)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230204876 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "the_master_to_user_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230205562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 247 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230205573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 256 " "Parameter \"lpm_width\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230205573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230205573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230205573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230205573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230205573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230205573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230205573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230205573 ""}  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_burst_master.v" 247 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600230205573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dg61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dg61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dg61 " "Found entity 1: scfifo_dg61" {  } { { "db/scfifo_dg61.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_dg61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230205642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230205642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dg61 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated " "Elaborating entity \"scfifo_dg61\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230205646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_km61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_km61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_km61 " "Found entity 1: a_dpfifo_km61" {  } { { "db/a_dpfifo_km61.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_km61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230205664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230205664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_km61 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo " "Elaborating entity \"a_dpfifo_km61\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\"" {  } { { "db/scfifo_dg61.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_dg61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230205669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34i1 " "Found entity 1: altsyncram_34i1" {  } { { "db/altsyncram_34i1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_34i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230205830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230205830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34i1 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|altsyncram_34i1:FIFOram " "Elaborating entity \"altsyncram_34i1\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|altsyncram_34i1:FIFOram\"" {  } { { "db/a_dpfifo_km61.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_km61.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230205835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/cmpr_5l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230206122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230206122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_km61.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_km61.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|cmpr_5l8:three_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|cmpr_5l8:three_comparison\"" {  } { { "db/a_dpfifo_km61.tdf" "three_comparison" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_km61.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230206207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230206207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|cntr_igb:rd_ptr_msb " "Elaborating entity \"cntr_igb\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|cntr_igb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_km61.tdf" "rd_ptr_msb" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_km61.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230206282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230206282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|cntr_vg7:usedw_counter " "Elaborating entity \"cntr_vg7\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|cntr_vg7:usedw_counter\"" {  } { { "db/a_dpfifo_km61.tdf" "usedw_counter" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_km61.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230206360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230206360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|cntr_jgb:wr_ptr " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add\|lsu_top:thei_load_unnamed_vector_add0_vector_add4\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_dg61:auto_generated\|a_dpfifo_km61:dpfifo\|cntr_jgb:wr_ptr\"" {  } { { "db/a_dpfifo_km61.tdf" "wr_ptr" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_km61.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_b_sync_buffer_vector_add5 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_syncbuf_b_sync_buffer_vector_add5:thei_syncbuf_b_sync_buffer_vector_add " "Elaborating entity \"i_syncbuf_b_sync_buffer_vector_add5\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_syncbuf_b_sync_buffer_vector_add5:thei_syncbuf_b_sync_buffer_vector_add\"" {  } { { "system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" "thei_syncbuf_b_sync_buffer_vector_add" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_store_unnamed_vector_add2_vector_add13 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add " "Elaborating entity \"i_store_unnamed_vector_add2_vector_add13\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\"" {  } { { "system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" "thei_store_unnamed_vector_add2_vector_add" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14 " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\"" {  } { { "system/synthesis/submodules/i_store_unnamed_vector_add2_vector_add13.vhd" "thei_store_unnamed_vector_add2_vector_add14" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_store_unnamed_vector_add2_vector_add13.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206475 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_readdata lsu_top.v(224) " "Output port \"o_readdata\" at lsu_top.v(224) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_top.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230206490 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(243) " "Output port \"o_input_fifo_depth\" at lsu_top.v(243) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600230206490 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_streaming_write system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write " "Elaborating entity \"lsu_streaming_write\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\"" {  } { { "system/synthesis/submodules/lsu_top.v" "streaming_write" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_top.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lsu_streaming.v(483) " "Verilog HDL assignment warning at lsu_streaming.v(483): truncated value with size 32 to match size of target (30)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230206553 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lsu_streaming.v(567) " "Verilog HDL assignment warning at lsu_streaming.v(567): truncated value with size 32 to match size of target (30)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230206559 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_streaming.v(569) " "Verilog HDL assignment warning at lsu_streaming.v(569): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230206560 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_streaming.v(576) " "Verilog HDL assignment warning at lsu_streaming.v(576): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230206560 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_streaming.v(587) " "Verilog HDL assignment warning at lsu_streaming.v(587): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230206561 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 3 lsu_streaming.v(594) " "Verilog HDL assignment warning at lsu_streaming.v(594): truncated value with size 30 to match size of target (3)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230206561 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lsu_streaming.v(604) " "Verilog HDL assignment warning at lsu_streaming.v(604): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230206561 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\"" {  } { { "system/synthesis/submodules/lsu_streaming.v" "avm_buffer" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_data_fifo.v(135) " "Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_data_fifo.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230206646 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_data_fifo.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230206688 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_data_fifo.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230206741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\"" {  } { { "system/synthesis/submodules/lsu_streaming.v" "fifo_n\[0\].data_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230207134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo " "Elaborated megafunction instantiation \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\"" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 671 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230207146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo " "Instantiated megafunction \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230207147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230207147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230207147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230207147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 62 " "Parameter \"almost_full_value\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230207147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230207147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230207147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230207147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600230207147 ""}  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/lsu_streaming.v" 671 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600230207147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qj91 " "Found entity 1: scfifo_qj91" {  } { { "db/scfifo_qj91.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_qj91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230207223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230207223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qj91 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_qj91:auto_generated " "Elaborating entity \"scfifo_qj91\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_qj91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230207229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sk61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sk61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sk61 " "Found entity 1: a_dpfifo_sk61" {  } { { "db/a_dpfifo_sk61.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_sk61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230207248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230207248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sk61 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_qj91:auto_generated\|a_dpfifo_sk61:dpfifo " "Elaborating entity \"a_dpfifo_sk61\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_qj91:auto_generated\|a_dpfifo_sk61:dpfifo\"" {  } { { "db/scfifo_qj91.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_qj91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230207253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0i1 " "Found entity 1: altsyncram_j0i1" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_j0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600230207360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230207360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0i1 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_qj91:auto_generated\|a_dpfifo_sk61:dpfifo\|altsyncram_j0i1:FIFOram " "Elaborating entity \"altsyncram_j0i1\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add\|lsu_top:thei_store_unnamed_vector_add2_vector_add14\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_qj91:auto_generated\|a_dpfifo_sk61:dpfifo\|altsyncram_j0i1:FIFOram\"" {  } { { "db/a_dpfifo_sk61.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_sk61.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230207364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_load_unnamed_vector_add1_vector_add8 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add " "Elaborating entity \"i_load_unnamed_vector_add1_vector_add8\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add\"" {  } { { "system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" "thei_load_unnamed_vector_add1_vector_add" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/bb_vector_add_B0_stall_region.vhd" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230209451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readdata_reg_unnamed_vector_add1_vector_add1 system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add\|readdata_reg_unnamed_vector_add1_vector_add1:thereaddata_reg_unnamed_vector_add1_vector_add1 " "Elaborating entity \"readdata_reg_unnamed_vector_add1_vector_add1\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add\|readdata_reg_unnamed_vector_add1_vector_add1:thereaddata_reg_unnamed_vector_add1_vector_add1\"" {  } { { "system/synthesis/submodules/i_load_unnamed_vector_add1_vector_add8.vhd" "thereaddata_reg_unnamed_vector_add1_vector_add1" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/i_load_unnamed_vector_add1_vector_add8.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230209508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_clock2x_holder system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|acl_clock2x_holder:theacl_clock2x_dummy_consumer " "Elaborating entity \"acl_clock2x_holder\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|acl_clock2x_holder:theacl_clock2x_dummy_consumer\"" {  } { { "system/synthesis/submodules/vector_add_function_wrapper.vhd" "theacl_clock2x_dummy_consumer" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/vector_add_function_wrapper.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230209875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_start_signal_chain_element system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_start_signal_chain_element:vector_add_start_elem_inst_0 " "Elaborating entity \"acl_start_signal_chain_element\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_start_signal_chain_element:vector_add_start_elem_inst_0\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "vector_add_start_elem_inst_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230209885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_memory_tree0_mod system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0 " "Elaborating entity \"global_memory_tree0_mod\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "global_memory_tree0_inst0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230209907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_avm_to_ic:gmem0_.t\[0\].gmem0_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_avm_to_ic:gmem0_.t\[0\].gmem0_avm_to_ic\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "gmem0_.t\[0\].gmem0_avm_to_ic" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_world_system_interconnect_0 system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0 " "Elaborating entity \"hello_world_system_interconnect_0\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "gmem0_.global_ic_preroutegmem0_router_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hello_world_system.v(1115) " "Verilog HDL assignment warning at hello_world_system.v(1115): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230210242 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_intf system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_master_intf\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_intf:m\[0\].m_intf\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].m_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210346 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_master_intf " "Entity \"acl_ic_master_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].m_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1096 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1600230210354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].arb_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210363 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].arb_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1104 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1600230210367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].wrp_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210375 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].wrp_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1108 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1600230210376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].rrp_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210382 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].rrp_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1113 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1600230210386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].m_endp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210393 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_master_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_master_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230210395 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_master_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230210395 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "s.s_endp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_world_system_interconnect_1 system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1 " "Elaborating entity \"hello_world_system_interconnect_1\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "gmem0_.global_ic_preroutegmem0_router_1" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hello_world_system.v(1308) " "Verilog HDL assignment warning at hello_world_system.v(1308): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230210663 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].m_endp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_master_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_master_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230210847 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_master_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230210847 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "s.s_endp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230210986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_mem_router system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_ic_mem_router:gmem0_.router\[0\].router " "Elaborating entity \"acl_ic_mem_router\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_ic_mem_router:gmem0_.router\[0\].router\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "gmem0_.router\[0\].router" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pending acl_ic_mem_router.v(72) " "Verilog HDL or VHDL warning at acl_ic_mem_router.v(72): object \"pending\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ic_mem_router.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_mem_router.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600230211129 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_ic_mem_router:gmem0_.router[0].router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_world_system_interconnect_2 system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw " "Elaborating entity \"hello_world_system_interconnect_2\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "gmem0_.global_icgmem0_port_0_0_rw" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 hello_world_system.v(1502) " "Verilog HDL assignment warning at hello_world_system.v(1502): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230211188 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_intf system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_master_intf\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_intf:m\[0\].m_intf\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].m_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211567 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_master_intf " "Entity \"acl_ic_master_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].m_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1483 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1600230211576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].arb_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211591 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].arb_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1491 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1600230211599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].wrp_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211608 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].wrp_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1495 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1600230211610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].rrp_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211617 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].rrp_intf" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1500 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1600230211621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[0\].m_endp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230211634 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[1\].m_endp\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[1\].m_endp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230211728 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[2\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[2\].m_endp\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "m\[2\].m_endp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230211822 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[2].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "s.s_endp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230211987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_ic_slave_rrp.v(192) " "Verilog HDL assignment warning at acl_ic_slave_rrp.v(192): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_ic_slave_rrp.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_rrp.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600230212017 "|top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "system/synthesis/submodules/acl_ic_slave_rrp.v" "read_fifo" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_ic_slave_rrp.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "a\[0\].a" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "system/synthesis/submodules/acl_arb2.v" "acl_reset_handler_inst" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_arb2.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212364 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600230212367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_ic_to_avm:gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"system:the_system\|hello_world_system:hello_world_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_ic_to_avm:gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw\"" {  } { { "system/synthesis/submodules/hello_world_system.v" "gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:the_system\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:the_system\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/system.v" "mm_interconnect_0" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hello_world_system_avm_mem_gmem0_port_0_0_rw_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hello_world_system_avm_mem_gmem0_port_0_0_rw_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "hello_world_system_avm_mem_gmem0_port_0_0_rw_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_mm_interconnect_0.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "acl_iface_kernel_mem0_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_mm_interconnect_0.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_2 system:the_system\|system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"system_mm_interconnect_2\" for hierarchy \"system:the_system\|system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "system/synthesis/system.v" "mm_interconnect_2" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:acl_iface_kernel_cra_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:acl_iface_kernel_cra_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_2.v" "acl_iface_kernel_cra_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_mm_interconnect_2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:cra_root_cra_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:cra_root_cra_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_2.v" "cra_root_cra_slave_translator" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_mm_interconnect_2.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_counter_30 async_counter_30:AC30 " "Elaborating entity \"async_counter_30\" for hierarchy \"async_counter_30:AC30\"" {  } { { "top.v" "AC30" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600230212818 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[63\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[63\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[63\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[62\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[62\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[62\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[61\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[61\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[61\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[60\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[60\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[60\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[59\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[59\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[59\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[58\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[58\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[58\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[57\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[57\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[57\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[56\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[56\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[56\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[55\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[55\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[55\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[54\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[54\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[54\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[53\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[53\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[53\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[52\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[52\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[52\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[51\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[51\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[51\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[50\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[50\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[50\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[49\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[49\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[49\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[48\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[48\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[48\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[47\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[47\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[47\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[46\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[46\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[46\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[45\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[45\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[45\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[44\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[44\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[44\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[43\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[43\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[43\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[42\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[42\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[42\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[41\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[41\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[41\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[40\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[40\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[40\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[39\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[39\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[39\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[38\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[38\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[38\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[37\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[37\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[37\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[36\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[36\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[36\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[35\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[35\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[35\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[34\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[34\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[34\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[33\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[33\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[33\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[32\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[32\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[32\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[31\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[30\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[29\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[28\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[27\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[26\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[25\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[24\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[23\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[22\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[21\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[20\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[19\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[18\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[17\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[16\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[15\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[14\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[13\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[12\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[11\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[10\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[9\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[8\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[7\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[6\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[5\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[4\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[3\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[2\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[1\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[31\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[30\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[29\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[28\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[27\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[26\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[25\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[24\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[23\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[22\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[21\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[20\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[19\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[18\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[17\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[16\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[15\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[14\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[13\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[12\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[11\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[10\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[9\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[8\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[7\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[6\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[5\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[4\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[3\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[2\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[1\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227533 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1600230227533 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1600230227898 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[31\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[30\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[29\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[28\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[27\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[26\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[25\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[24\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[23\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[22\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[21\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[20\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[19\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[18\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[17\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[16\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[15\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[14\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[13\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[12\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[11\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[10\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[9\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[8\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[7\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[6\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[5\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[4\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[3\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[2\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[1\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\]" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1600230227913 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1600230227913 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1600230230043 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "acl_iface_partition " "Partition \"acl_iface_partition\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "Design Software" 0 -1 1600230230043 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1600230230043 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1600230230043 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[32\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1063 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[33\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1095 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[34\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1127 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[35\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1159 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[36\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1191 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[37\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1223 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[38\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1255 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[39\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1287 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[40\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1319 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[41\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1351 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[42\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1383 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[43\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1415 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[44\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1447 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[45\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1479 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[46\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1511 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[47\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1543 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[48\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1575 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[49\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1607 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[50\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1639 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[51\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1671 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[52\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1703 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[53\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1735 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[54\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1767 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[55\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1799 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[56\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1831 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[57\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1863 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[58\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1895 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[59\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1927 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[60\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1959 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[61\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1991 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2023 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2055 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[64\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2087 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[65\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2119 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[66\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2151 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[67\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2183 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[68\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2215 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[69\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2247 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[70\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2279 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[71\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2311 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[72\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2343 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[73\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2375 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[74\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2407 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[75\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2439 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[76\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2471 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[77\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2503 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[78\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2535 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[79\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2567 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[80\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2599 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[81\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2631 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[82\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2663 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[83\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2695 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[84\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2727 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[85\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2759 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[86\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2791 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[87\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2823 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[88\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2855 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[89\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2887 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[90\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2919 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[91\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2951 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[92\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 2983 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[93\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3015 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[94\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3047 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[95\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3079 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[96\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3111 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[97\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3143 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[98\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3175 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[99\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3207 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[100\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3239 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[101\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3271 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[102\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3303 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[103\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3335 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[104\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[104\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3367 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[105\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[105\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3399 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[106\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[106\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3431 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[107\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[107\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3463 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[108\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3495 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[109\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3527 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[110\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3559 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[111\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3591 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[112\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3623 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[113\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3655 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[114\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3687 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[115\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3719 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[116\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3751 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[117\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3783 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[118\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3815 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[119\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3847 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[120\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3879 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[121\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3911 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[122\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3943 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[123\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 3975 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[124\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4007 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[125\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4039 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[126\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4071 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[127\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4103 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[128\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4135 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[129\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4167 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[130\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4199 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[131\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4231 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[132\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[132\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4263 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[133\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[133\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4295 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[134\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[134\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4327 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[135\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[135\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4359 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[136\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[136\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4391 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[137\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[137\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4423 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[138\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[138\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4455 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[139\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[139\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4487 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[140\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[140\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4519 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[141\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[141\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4551 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[142\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[142\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4583 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[143\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[143\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4615 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[144\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4647 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[145\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4679 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[146\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4711 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[147\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4743 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[148\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[148\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4775 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[149\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[149\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4807 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[150\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[150\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4839 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[151\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[151\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4871 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[152\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[152\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4903 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[153\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[153\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4935 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[154\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4967 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[155\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 4999 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[156\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5031 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[157\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5063 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[158\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5095 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[159\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5127 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[160\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5159 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[161\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5191 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[162\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5223 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[163\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5255 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[164\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[164\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5287 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[165\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[165\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5319 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[166\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[166\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5351 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[167\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[167\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5383 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[168\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[168\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5415 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[169\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[169\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5447 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[170\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[170\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5479 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[171\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[171\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5511 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[172\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[172\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5543 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[173\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[173\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5575 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[174\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[174\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5607 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[175\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[175\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5639 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[176\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5671 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[177\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5703 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[178\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5735 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[179\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5767 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[180\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[180\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5799 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[181\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[181\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5831 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[182\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[182\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5863 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[183\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[183\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5895 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[184\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[184\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5927 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[185\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[185\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5959 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[186\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[186\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 5991 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[187\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[187\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 6023 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[188\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[188\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 6055 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[189\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[189\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 6087 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[190\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[190\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 6119 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[191\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[191\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 6151 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236455 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a191"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1600230236455 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1600230236455 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1600230236839 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[0\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[2\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[3\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[4\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[5\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[6\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[7\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[8\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[9\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[10\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[11\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[12\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[13\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[14\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[15\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[16\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[17\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[18\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[19\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[20\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[21\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[22\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[23\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[24\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[25\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[26\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[27\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[28\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[29\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[30\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[31\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_lil1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600230236839 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1600230236839 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1600230236839 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "63 " "63 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1600230242941 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "8 3 " "Using 8 processors to synthesize 3 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1600230243173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 0 1600230244456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 0 1600230244466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 23:24:04 2020 " "Processing started: Tue Sep 15 23:24:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 0 1600230244466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 0 1600230244466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1600230244467 ""}
{ "Info" "IQEXE_INI_FILE" "/home/diego/vitis_opencl/altera_test/vector_add/quartus.ini " "Using INI file /home/diego/vitis_opencl/altera_test/vector_add/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1600230244467 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 1031 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230273316 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 999 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230273316 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[29\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 967 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230273316 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[28\] " "Synthesized away node \"system:the_system\|hello_world_system:hello_world_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|acl_id_iterator:vector_add_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_1hn1.tdf" 935 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 365 0 0 } } { "system/synthesis/submodules/hello_world_system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hello_world_system.v" 116 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230273316 "|top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a28"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1600230273316 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1600230273316 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1600230274991 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "emac_mdio~synth " "Node \"emac_mdio~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D0~synth " "Node \"hps_usb1_D0~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D1~synth " "Node \"hps_usb1_D1~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D2~synth " "Node \"hps_usb1_D2~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D3~synth " "Node \"hps_usb1_D3~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D4~synth " "Node \"hps_usb1_D4~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D5~synth " "Node \"hps_usb1_D5~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D6~synth " "Node \"hps_usb1_D6~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D7~synth " "Node \"hps_usb1_D7~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[0\]~synth " "Node \"sd_d\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[1\]~synth " "Node \"sd_d\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[2\]~synth " "Node \"sd_d\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[3\]~synth " "Node \"sd_d\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led~synth " "Node \"led~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_sda~synth " "Node \"i2c_sda~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_scl~synth " "Node \"i2c_scl~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1600230279682 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1600230279682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1600230281970 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "290 " "290 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1600230284696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6797 " "Implemented 6797 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1600230285019 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1600230285019 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1600230285019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5885 " "Implemented 5885 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1600230285019 ""} { "Info" "ICUT_CUT_TM_RAMS" "796 " "Implemented 796 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1600230285019 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1600230285019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1600230285019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1134 " "Peak virtual memory: 1134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1600230286449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 23:24:46 2020 " "Processing ended: Tue Sep 15 23:24:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1600230286449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1600230286449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1600230286449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1600230286449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 1 1600230244394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 1 1600230244407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 23:24:04 2020 " "Processing started: Tue Sep 15 23:24:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 1 1600230244407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 1 1600230244407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=acl_iface_partition top -c top " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=acl_iface_partition top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 1 1600230244407 ""}
{ "Info" "IQEXE_INI_FILE" "/home/diego/vitis_opencl/altera_test/vector_add/quartus.ini " "Using INI file /home/diego/vitis_opencl/altera_test/vector_add/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1600230244407 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 320 " "Parameter WIDTH_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 320 " "Parameter WIDTH_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1600230271842 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1600230271842 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 1 1600230271842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1600230272057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272059 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1600230272059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_00n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1600230272147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1600230272147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1600230272532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230272533 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1600230272533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0aj1 " "Found entity 1: altsyncram_0aj1" {  } { { "db/altsyncram_0aj1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_0aj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1600230272688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1600230272688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1600230273400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 320 " "Parameter \"WIDTH_A\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 320 " "Parameter \"WIDTH_B\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1600230273400 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1600230273400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9j1 " "Found entity 1: altsyncram_g9j1" {  } { { "db/altsyncram_g9j1.tdf" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/db/altsyncram_g9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1600230273610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1600230273610 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "acl_iface_partition " "Starting Logic Optimization and Technology Mapping for Partition acl_iface_partition" {  } { { "system/synthesis/system.v" "acl_iface" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/system.v" 212 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 1 1600230275080 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[0\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[0\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[1\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[1\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[2\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[2\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[3\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[3\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[4\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[4\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[5\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[5\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[6\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[6\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[7\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[7\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[8\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[8\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[9\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[9\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[10\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[10\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[11\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[11\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[12\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[12\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[13\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[13\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[14\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[14\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[15\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[15\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[16\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[16\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[17\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[17\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[18\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[18\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[19\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[19\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[20\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[20\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[21\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[21\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[22\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[22\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[23\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[23\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[24\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[24\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[25\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[25\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[26\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[26\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[27\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[27\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[28\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[28\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[29\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[29\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[30\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[30\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[31\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[31\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[0\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[0\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[1\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[1\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[2\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[2\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[3\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[3\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[0\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[0\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[1\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[1\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[2\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[2\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[3\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[3\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_emac1_inst_MDIO~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_emac1_inst_MDIO~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_CMD~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_CMD~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D0~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D0~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D1~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D1~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D2~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D2~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D3~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D3~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D0~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D0~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D1~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D1~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D2~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D2~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D3~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D3~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D4~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D4~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D5~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D5~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D6~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D6~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D7~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D7~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SDA~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SDA~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SCL~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SCL~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_gpio_inst_GPIO53~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1600230278811 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 1 1600230278811 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[0\] GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[0\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1600230278816 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[1\] GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[1\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1600230278816 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[2\] GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[2\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1600230278816 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_debugaccess GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_debugaccess\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1600230278816 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_debugaccess"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 1 1600230278816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "acl_iface_partition " "Timing-Driven Synthesis is running on partition \"acl_iface_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1600230280820 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "715 " "715 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 1 1600230285212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5075 " "Implemented 5075 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "402 " "Implemented 402 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 1 1600230285590 ""} { "Info" "ICUT_CUT_TM_OPINS" "412 " "Implemented 412 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 1 1600230285590 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 1 1600230285590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3516 " "Implemented 3516 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 1 1600230285590 ""} { "Info" "ICUT_CUT_TM_RAMS" "672 " "Implemented 672 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 1 1600230285590 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 1 1600230285590 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 1 1600230285590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 1 1600230285590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1151 " "Peak virtual memory: 1151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 1 1600230286779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 23:24:46 2020 " "Processing ended: Tue Sep 15 23:24:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 1 1600230286779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 1 1600230286779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 1 1600230286779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 1 1600230286779 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 2 1600230244362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 2 1600230244368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 23:24:04 2020 " "Processing started: Tue Sep 15 23:24:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 2 1600230244368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 2 1600230244368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=system_acl_iface_hps_hps_io_border:border top -c top " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=system_acl_iface_hps_hps_io_border:border top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 2 1600230244368 ""}
{ "Info" "IQEXE_INI_FILE" "/home/diego/vitis_opencl/altera_test/vector_add/quartus.ini " "Using INI file /home/diego/vitis_opencl/altera_test/vector_add/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 2 1600230244368 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "system_acl_iface_hps_hps_io_border:border " "Starting Logic Optimization and Technology Mapping for Partition system_acl_iface_hps_hps_io_border:border" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "border" { Text "/home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 119 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 2 1600230267280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "system_acl_iface_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"system_acl_iface_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 2 1600230267854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "785 " "Implemented 785 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 2 1600230268924 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 2 1600230268924 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 2 1600230268924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 2 1600230268924 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 2 1600230268924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 2 1600230268924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1173 " "Peak virtual memory: 1173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 2 1600230269236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 23:24:29 2020 " "Processing ended: Tue Sep 15 23:24:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 2 1600230269236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 2 1600230269236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 2 1600230269236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 2 1600230269236 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Analysis & Synthesis" 0 -1 1600230287606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diego/vitis_opencl/altera_test/vector_add/top.map.smsg " "Generated suppressed messages file /home/diego/vitis_opencl/altera_test/vector_add/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230289198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 583 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 583 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1703 " "Peak virtual memory: 1703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600230553111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 23:29:13 2020 " "Processing ended: Tue Sep 15 23:29:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600230553111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:38 " "Elapsed time: 00:06:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600230553111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:26 " "Total CPU time (on all processors): 00:08:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600230553111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600230553110 ""}
