# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../LR_Lab_12/LR_Lab_12.srcs/sources_1/new/clk_div.v" \
"../../../../dldProject.srcs/sources_1/new/h_counter.v" \
"../../../../dldProject.srcs/sources_1/new/v_counter.v" \
"../../../../dldProject.srcs/sources_1/new/vga_sync.v" \
"../../../../dldProject.srcs/sim_1/new/vga_syncTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
