<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='608' type='bool llvm::MachineRegisterInfo::isConstantPhysReg(unsigned int PhysReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='606'>/// Returns true if PhysReg is unallocatable and constant throughout the
  /// function. Writing to a constant register has no effect.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='118' u='c' c='_ZNK4llvm13LiveRangeEdit18allUsesAvailableAtEPKNS_12MachineInstrENS_9SlotIndexES4_'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeShrink.cpp' l='179' u='c' c='_ZN12_GLOBAL__N_115LiveRangeShrink20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='258' u='c' c='_ZL31isCallerPreservedOrConstPhysRegjRKN4llvm15MachineFunctionERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='414' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation11forwardUsesERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1024' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='512' ll='526' type='bool llvm::MachineRegisterInfo::isConstantPhysReg(unsigned int PhysReg) const'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='531' u='c' c='_ZNK4llvm19MachineRegisterInfo31isCallerPreservedOrConstPhysRegEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='626' u='c' c='_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1988' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2050' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='290' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='931' u='c' c='_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1847' u='c' c='_ZNK4llvm18MipsTargetLowering16emitAtomicBinaryERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='2120' u='c' c='_ZNK4llvm18MipsTargetLowering17emitAtomicCmpSwapERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='2126' u='c' c='_ZNK4llvm18MipsTargetLowering17emitAtomicCmpSwapERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='346' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing17identicalOperandsEN4llvm8ArrayRefINS1_14MachineOperandEEES4_'/>
