#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27f8440 .scope module, "processor_tb" "processor_tb" 2 1;
 .timescale 0 0;
v0x2825fa0_0 .var "_reset", 0 0;
v0x2826250_0 .var "clk", 0 0;
S_0x27ff700 .scope module, "MIPS" "processor" 2 2, 3 1, S_0x27f8440;
 .timescale 0 0;
v0x2824740_0 .net "_reset", 0 0, v0x2825fa0_0; 1 drivers
v0x28247e0_0 .net *"_s2", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x2824880_0 .net "afunc", 5 0, v0x281fa70_0; 1 drivers
v0x2824950_0 .net "alu_in1", 31 0, L_0x2830d00; 1 drivers
v0x2825000_0 .net "alu_op", 0 0, v0x281ee10_0; 1 drivers
v0x2825080_0 .net "alu_out", 31 0, v0x281cb10_0; 1 drivers
v0x2825100_0 .net "bfunc", 1 0, v0x281f040_0; 1 drivers
v0x28251d0_0 .net "bu_out", 0 0, v0x281c620_0; 1 drivers
v0x2825250_0 .net "clk", 0 0, v0x2826250_0; 1 drivers
v0x28252d0_0 .net "d_in", 0 0, v0x281f500_0; 1 drivers
v0x28253b0_0 .net "daddr", 31 2, L_0x282fc00; 1 drivers
v0x2825480_0 .net "dc_din", 31 0, L_0x28308d0; 1 drivers
v0x28255c0_0 .net "dc_out", 31 0, v0x281c140_0; 1 drivers
v0x2825640_0 .net "dfunc", 2 0, v0x281f750_0; 1 drivers
v0x2825790_0 .net "din", 31 0, L_0x2830a60; 1 drivers
v0x2825860_0 .net "dout", 31 0, v0x281f850_0; 1 drivers
v0x28256c0_0 .net "iaddr", 31 2, v0x281f950_0; 1 drivers
v0x2825a10_0 .net "idata", 31 0, L_0x282b4e0; 1 drivers
v0x2825b30_0 .net "r0", 31 0, L_0x282e410; 1 drivers
v0x2825bb0_0 .net "r1", 31 0, L_0x282f660; 1 drivers
v0x2825ce0_0 .net "r2", 31 0, L_0x2830930; 1 drivers
v0x2825d60_0 .net "reg_in", 0 0, v0x2822e20_0; 1 drivers
v0x2825ea0_0 .net "rsel0", 4 0, v0x2822ff0_0; 1 drivers
v0x2825f20_0 .net "rsel1", 4 0, v0x2823500_0; 1 drivers
v0x2826070_0 .net "rsel2", 4 0, v0x28235b0_0; 1 drivers
v0x28260f0_0 .net "rw", 0 0, v0x2823190_0; 1 drivers
L_0x28305c0 .part v0x281f850_0, 0, 16;
L_0x2830c10 .concat [ 1 31 0 0], v0x281c620_0, C4<0000000000000000000000000000000>;
S_0x281e160 .scope module, "c" "controller" 3 12, 4 1, S_0x27ff700;
 .timescale 0 0;
L_0x2825350 .functor BUFZ 32, L_0x282b4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2820160 .functor BUFZ 64, L_0x28288c0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x281e450_0 .net "_and", 0 0, L_0x282c320; 1 drivers
v0x281e4d0_0 .net "_nor", 0 0, L_0x282c980; 1 drivers
v0x281e570_0 .net "_or", 0 0, L_0x282c3f0; 1 drivers
v0x281e610_0 .alias "_reset", 0 0, v0x2824740_0;
v0x281e6f0_0 .net *"_s147", 63 0, L_0x282dd30; 1 drivers
v0x281e770_0 .net *"_s149", 63 0, C4<0000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x281e7f0_0 .net *"_s151", 63 0, L_0x282ddd0; 1 drivers
v0x281e890_0 .net *"_s78", 63 0, L_0x28288c0; 1 drivers
v0x281e930_0 .net *"_s8", 31 0, L_0x2825350; 1 drivers
v0x281e9d0_0 .net *"_s81", 63 0, L_0x2820160; 1 drivers
v0x281ea70_0 .net "_xor", 0 0, L_0x282cd00; 1 drivers
v0x281eb10_0 .net "add", 0 0, L_0x282b340; 1 drivers
v0x281ebb0_0 .net "addi", 0 0, L_0x28270a0; 1 drivers
v0x281ec50_0 .net "addiu", 0 0, L_0x2827140; 1 drivers
v0x281ed70_0 .net "addu", 0 0, L_0x282b410; 1 drivers
v0x281ee10_0 .var "alu_op", 0 0;
v0x281ecd0_0 .net "andi", 0 0, L_0x2827210; 1 drivers
v0x281ef20_0 .net "beq", 0 0, L_0x2826c90; 1 drivers
v0x281f040_0 .var "bfunc", 1 0;
v0x281f0c0_0 .net "bgtz", 0 0, L_0x2826ef0; 1 drivers
v0x281efa0_0 .net "blez", 0 0, L_0x2826e50; 1 drivers
v0x281f1f0_0 .net "bne", 0 0, L_0x2826d30; 1 drivers
v0x281f140_0 .net "break", 0 0, L_0x282b060; 1 drivers
v0x281f330_0 .net "cache", 0 0, L_0x2829230; 1 drivers
v0x281f270_0 .alias "clk", 0 0, v0x2825250_0;
v0x281f480_0 .net "cop0", 0 0, L_0x2827570; 1 drivers
v0x281f3b0_0 .net "cop1", 0 0, L_0x2827940; 1 drivers
v0x281f5e0_0 .net "cop1x", 0 0, L_0x2827af0; 1 drivers
v0x281f500_0 .var "d_in", 0 0;
v0x281f750_0 .var "dfunc", 2 0;
v0x281f660_0 .alias "din", 31 0, v0x2825790_0;
v0x281f8d0_0 .net "div", 0 0, L_0x282c0e0; 1 drivers
v0x281f7d0_0 .net "divu", 0 0, L_0x282bdc0; 1 drivers
v0x281f850_0 .var "dout", 31 0;
v0x281fa70_0 .var "func", 5 0;
v0x281faf0_0 .net "funct", 5 0, L_0x2826710; 1 drivers
v0x281f950_0 .var "iaddr", 31 2;
v0x281f9d0_0 .net/s "imme", 15 0, L_0x28267b0; 1 drivers
v0x281fcb0_0 .alias "inst", 31 0, v0x2825a10_0;
v0x281fd60_0 .net "j", 0 0, L_0x2826ac0; 1 drivers
v0x281fb70_0 .var "j_mode", 1 0;
v0x281fbf0_0 .net "jal", 0 0, L_0x2826b60; 1 drivers
v0x281ff40_0 .net "jalr", 0 0, L_0x282b160; 1 drivers
v0x281ffc0_0 .net "jr", 0 0, L_0x282ad80; 1 drivers
v0x281fde0_0 .net "lb", 0 0, L_0x2827880; 1 drivers
v0x281fe60_0 .net "lbu", 0 0, L_0x2828a80; 1 drivers
v0x28201c0_0 .net "ldc1", 0 0, L_0x28299f0; 1 drivers
v0x2820240_0 .net "lh", 0 0, L_0x2828490; 1 drivers
v0x2820040_0 .net "lhu", 0 0, L_0x2828df0; 1 drivers
v0x28200e0_0 .net "ll", 0 0, L_0x2829620; 1 drivers
v0x2820460_0 .net "lui", 0 0, L_0x2827660; 1 drivers
v0x28204e0_0 .net "lw", 0 0, L_0x2828be0; 1 drivers
v0x28202c0_0 .net "lwc1", 0 0, L_0x28296c0; 1 drivers
v0x2820360_0 .net "lwl", 0 0, L_0x2827730; 1 drivers
v0x2820720_0 .net "lwr", 0 0, L_0x2828c80; 1 drivers
v0x28207a0_0 .net "mfhi", 0 0, L_0x282ac70; 1 drivers
v0x2820560_0 .net "mflo", 0 0, L_0x282b980; 1 drivers
v0x28205e0_0 .net "movci", 0 0, L_0x282a1f0; 1 drivers
v0x2820680_0 .net "movn", 0 0, L_0x282aec0; 1 drivers
v0x2820a00_0 .net "movz", 0 0, L_0x282b200; 1 drivers
v0x2820840_0 .net "mthi", 0 0, L_0x282b8e0; 1 drivers
v0x28208e0_0 .net "mtlo", 0 0, L_0x282b600; 1 drivers
v0x2820980_0 .net "mult", 0 0, L_0x282baf0; 1 drivers
v0x2820ca0_0 .net "multu", 0 0, L_0x282bbc0; 1 drivers
v0x2820aa0_0 .net "offset", 25 0, L_0x28268e0; 1 drivers
v0x2820b40_0 .net "opcode", 5 0, L_0x2826360; 1 drivers
v0x2820be0 .array "opcode_mc", 63 0, 63 0;
v0x2820f40_0 .net "ori", 0 0, L_0x28274a0; 1 drivers
v0x2820d20_0 .net "perf", 0 0, L_0x28294f0; 1 drivers
v0x2820dc0_0 .net "r1", 0 0, L_0x2826f90; 1 drivers
v0x2820e60_0 .net "r10", 0 0, L_0x28283f0; 1 drivers
v0x2821200_0 .net "r11", 0 0, L_0x28282c0; 1 drivers
v0x2820fc0_0 .net "r12", 0 0, L_0x28285d0; 1 drivers
v0x2821040_0 .net "r13", 0 0, L_0x2828d50; 1 drivers
v0x28210e0_0 .net "r14", 0 0, L_0x2829310; 1 drivers
v0x2821180_0 .net "r15", 0 0, L_0x28293b0; 1 drivers
v0x2821510_0 .net "r16", 0 0, L_0x2829450; 1 drivers
v0x28215b0_0 .net "r17", 0 0, L_0x2829950; 1 drivers
v0x28212a0_0 .net "r18", 0 0, L_0x2829760; 1 drivers
v0x2821340_0 .net "r19", 0 0, L_0x2829830; 1 drivers
v0x28213e0_0 .net "r2", 0 0, L_0x2827a10; 1 drivers
v0x28218c0_0 .net "r20", 0 0, L_0x2829a90; 1 drivers
v0x2821630_0 .net "r21", 0 0, L_0x2829b60; 1 drivers
v0x28216d0_0 .net "r22", 0 0, L_0x282a010; 1 drivers
v0x2821770_0 .net "r23", 0 0, L_0x2829de0; 1 drivers
v0x2821810_0 .net "r24", 0 0, L_0x2829eb0; 1 drivers
v0x2821c00_0 .net "r25", 0 0, L_0x2828810; 1 drivers
v0x2821c80_0 .net "r26", 0 0, L_0x282b560; 1 drivers
v0x2821940_0 .net "r27", 0 0, L_0x282b6d0; 1 drivers
v0x28219e0_0 .net "r28", 0 0, L_0x282b7a0; 1 drivers
v0x2821a80_0 .net "r29", 0 0, L_0x282bd20; 1 drivers
v0x2821b20_0 .net "r3", 0 0, L_0x2827cb0; 1 drivers
v0x2821ff0_0 .net "r30", 0 0, L_0x282ba20; 1 drivers
v0x2822070_0 .net "r31", 0 0, L_0x282be90; 1 drivers
v0x2821d00_0 .net "r32", 0 0, L_0x282bf60; 1 drivers
v0x2821da0_0 .net "r33", 0 0, L_0x282c030; 1 drivers
v0x2821e40_0 .net "r34", 0 0, L_0x282c4d0; 1 drivers
v0x2821ee0_0 .net "r35", 0 0, L_0x282ca50; 1 drivers
v0x2822410_0 .net "r36", 0 0, L_0x282cb20; 1 drivers
v0x2822490_0 .net "r37", 0 0, L_0x282d1f0; 1 drivers
v0x28220f0_0 .net "r38", 0 0, L_0x282cda0; 1 drivers
v0x2822190_0 .net "r39", 0 0, L_0x282ce70; 1 drivers
v0x2822230_0 .net "r4", 0 0, L_0x2827bc0; 1 drivers
v0x28222d0_0 .net "r40", 0 0, L_0x282cf40; 1 drivers
v0x2822370_0 .net "r41", 0 0, L_0x282d430; 1 drivers
v0x2822860_0 .net "r42", 0 0, L_0x282d5d0; 1 drivers
v0x2822510_0 .net "r43", 0 0, L_0x282dbc0; 1 drivers
v0x28225b0_0 .net "r44", 0 0, L_0x282d7b0; 1 drivers
v0x2822650_0 .net "r45", 0 0, L_0x282d880; 1 drivers
v0x28226f0_0 .net "r46", 0 0, L_0x282d950; 1 drivers
v0x2822790_0 .net "r47", 0 0, L_0x282da20; 1 drivers
v0x2822c60_0 .net "r48", 0 0, L_0x282daf0; 1 drivers
v0x28228e0_0 .net "r49", 0 0, L_0x282e0a0; 1 drivers
v0x2822980_0 .net "r5", 0 0, L_0x2827e80; 1 drivers
v0x2822a20_0 .net "r50", 0 0, L_0x282dc60; 1 drivers
v0x2822ac0_0 .net "r6", 0 0, L_0x2827d80; 1 drivers
v0x2822b60_0 .net "r7", 0 0, L_0x2828060; 1 drivers
v0x2823090_0 .net "r8", 0 0, L_0x2827f50; 1 drivers
v0x2822ce0_0 .net "r9", 0 0, L_0x2828220; 1 drivers
v0x2822d80_0 .net "rd", 4 0, L_0x2826540; 1 drivers
v0x2822e20_0 .var "reg_in", 0 0;
v0x2822ed0_0 .net "regimm", 0 0, L_0x2826a20; 1 drivers
v0x2822f50_0 .net "rs", 4 0, L_0x2826400; 1 drivers
v0x2822ff0_0 .var "rsel0", 4 0;
v0x2823500_0 .var "rsel1", 4 0;
v0x28235b0_0 .var "rsel2", 4 0;
v0x2823110_0 .net "rt", 4 0, L_0x28264a0; 1 drivers
v0x2823190_0 .var "rw", 0 0;
v0x2823210_0 .net "sb", 0 0, L_0x2829020; 1 drivers
v0x2823290_0 .net "sc", 0 0, L_0x2829ca0; 1 drivers
v0x2823310_0 .net "sdc1", 0 0, L_0x282a0b0; 1 drivers
v0x2823390_0 .net "sh", 0 0, L_0x28290c0; 1 drivers
v0x2823430_0 .net "shamt", 4 0, L_0x2826670; 1 drivers
v0x2823a60_0 .net "sll", 0 0, L_0x282a150; 1 drivers
v0x2823630_0 .net "sllv", 0 0, L_0x2828740; 1 drivers
v0x28236d0_0 .net "slt", 0 0, L_0x282cbf0; 1 drivers
v0x2823770_0 .net "slti", 0 0, L_0x28272b0; 1 drivers
v0x2823810_0 .net "sltiu", 0 0, L_0x2827350; 1 drivers
v0x28238b0_0 .net "sltu", 0 0, L_0x282d150; 1 drivers
v0x2823950_0 .net "special", 0 0, L_0x2826980; 1 drivers
v0x2823f50_0 .net "special2", 0 0, L_0x2828100; 1 drivers
v0x2823fd0 .array "special_mc", 63 0, 63 0;
v0x2823ae0_0 .net "sra", 0 0, L_0x2828670; 1 drivers
v0x2823b80_0 .net "srav", 0 0, L_0x282aba0; 1 drivers
v0x2823c20_0 .net "srl", 0 0, L_0x282a2e0; 1 drivers
v0x2823cc0_0 .net "srlv", 0 0, L_0x282ae20; 1 drivers
v0x2823d60_0 .net "sub", 0 0, L_0x282c180; 1 drivers
v0x2823e00_0 .net "subu", 0 0, L_0x282c250; 1 drivers
v0x2823ea0_0 .net "sw", 0 0, L_0x2828f60; 1 drivers
v0x2824500_0 .net "swc1", 0 0, L_0x2829d40; 1 drivers
v0x2824050_0 .net "swl", 0 0, L_0x2828e90; 1 drivers
v0x28240f0_0 .net "swr", 0 0, L_0x2829160; 1 drivers
v0x2824190_0 .net "sync", 0 0, L_0x282b2a0; 1 drivers
v0x2824230_0 .net "syscall", 0 0, L_0x282af90; 1 drivers
v0x28242d0_0 .net "teq", 0 0, L_0x282d360; 1 drivers
v0x2824370_0 .net "tge", 0 0, L_0x282d010; 1 drivers
v0x2824410_0 .net "tgeu", 0 0, L_0x282d670; 1 drivers
v0x2824a70_0 .net "tlt", 0 0, L_0x282d710; 1 drivers
v0x2824580_0 .net "tltu", 0 0, L_0x282d290; 1 drivers
v0x2824600_0 .net "tne", 0 0, L_0x282d500; 1 drivers
v0x28246a0_0 .net "xori", 0 0, L_0x28273f0; 1 drivers
E_0x281db40/0 .event edge, v0x281eb10_0, v0x281ed70_0, v0x2823d60_0, v0x2823e00_0;
E_0x281db40/1 .event edge, v0x281e450_0, v0x281e4d0_0, v0x281e570_0, v0x2823630_0;
E_0x281db40/2 .event edge, v0x28236d0_0, v0x28238b0_0, v0x2823b80_0, v0x2823cc0_0;
E_0x281db40/3 .event edge, v0x281ea70_0, v0x281f8d0_0, v0x281f7d0_0, v0x2820980_0;
E_0x281db40/4 .event edge, v0x2820ca0_0, v0x28207a0_0, v0x2820560_0, v0x2820840_0;
E_0x281db40/5 .event edge, v0x28208e0_0, v0x2820680_0, v0x2820a00_0, v0x281ff40_0;
E_0x281db40/6 .event edge, v0x281ffc0_0, v0x2822f50_0, v0x2823110_0, v0x2822d80_0;
E_0x281db40/7 .event edge, v0x281faf0_0, v0x2823a60_0, v0x2823ae0_0, v0x2823c20_0;
E_0x281db40/8 .event edge, v0x2823430_0, v0x281ebb0_0, v0x281ec50_0, v0x281ecd0_0;
E_0x281db40/9 .event edge, v0x2820f40_0, v0x2823770_0, v0x2823810_0, v0x28246a0_0;
E_0x281db40/10 .event edge, v0x2820b40_0, v0x281f9d0_0, v0x281fde0_0, v0x281fe60_0;
E_0x281db40/11 .event edge, v0x2820240_0, v0x2820040_0, v0x2820360_0, v0x28204e0_0;
E_0x281db40/12 .event edge, v0x2820720_0, v0x2820460_0, v0x2823210_0, v0x2823390_0;
E_0x281db40/13 .event edge, v0x2824050_0, v0x2823ea0_0, v0x28240f0_0, v0x281ef20_0;
E_0x281db40/14 .event edge, v0x281f1f0_0, v0x281efa0_0, v0x281f0c0_0, v0x281fd60_0;
E_0x281db40/15 .event edge, v0x281fbf0_0, v0x281b0a0_0;
E_0x281db40 .event/or E_0x281db40/0, E_0x281db40/1, E_0x281db40/2, E_0x281db40/3, E_0x281db40/4, E_0x281db40/5, E_0x281db40/6, E_0x281db40/7, E_0x281db40/8, E_0x281db40/9, E_0x281db40/10, E_0x281db40/11, E_0x281db40/12, E_0x281db40/13, E_0x281db40/14, E_0x281db40/15;
E_0x281dfb0 .event posedge, v0x281abb0_0;
L_0x2826360 .part L_0x2825350, 26, 6;
L_0x2826400 .part L_0x2825350, 21, 5;
L_0x28264a0 .part L_0x2825350, 16, 5;
L_0x2826540 .part L_0x2825350, 11, 5;
L_0x2826670 .part L_0x2825350, 6, 5;
L_0x2826710 .part L_0x2825350, 0, 6;
L_0x28267b0 .part L_0x282b4e0, 0, 16;
L_0x28268e0 .part L_0x282b4e0, 0, 26;
L_0x2826980 .part L_0x2820160, 63, 1;
L_0x2826a20 .part L_0x2820160, 62, 1;
L_0x2826ac0 .part L_0x2820160, 61, 1;
L_0x2826b60 .part L_0x2820160, 60, 1;
L_0x2826c90 .part L_0x2820160, 59, 1;
L_0x2826d30 .part L_0x2820160, 58, 1;
L_0x2826e50 .part L_0x2820160, 57, 1;
L_0x2826ef0 .part L_0x2820160, 56, 1;
L_0x28270a0 .part L_0x2820160, 55, 1;
L_0x2827140 .part L_0x2820160, 54, 1;
L_0x28272b0 .part L_0x2820160, 53, 1;
L_0x2827350 .part L_0x2820160, 52, 1;
L_0x2827210 .part L_0x2820160, 51, 1;
L_0x28274a0 .part L_0x2820160, 50, 1;
L_0x28273f0 .part L_0x2820160, 49, 1;
L_0x2827660 .part L_0x2820160, 48, 1;
L_0x2827570 .part L_0x2820160, 47, 1;
L_0x2827940 .part L_0x2820160, 46, 1;
L_0x2826f90 .part L_0x2820160, 45, 1;
L_0x2827af0 .part L_0x2820160, 44, 1;
L_0x2827a10 .part L_0x2820160, 43, 1;
L_0x2827cb0 .part L_0x2820160, 42, 1;
L_0x2827bc0 .part L_0x2820160, 41, 1;
L_0x2827e80 .part L_0x2820160, 40, 1;
L_0x2827d80 .part L_0x2820160, 39, 1;
L_0x2828060 .part L_0x2820160, 38, 1;
L_0x2827f50 .part L_0x2820160, 37, 1;
L_0x2828220 .part L_0x2820160, 36, 1;
L_0x2828100 .part L_0x2820160, 35, 1;
L_0x28283f0 .part L_0x2820160, 34, 1;
L_0x28282c0 .part L_0x2820160, 33, 1;
L_0x28285d0 .part L_0x2820160, 32, 1;
L_0x2827880 .part L_0x2820160, 31, 1;
L_0x2828490 .part L_0x2820160, 30, 1;
L_0x2827730 .part L_0x2820160, 29, 1;
L_0x2828be0 .part L_0x2820160, 28, 1;
L_0x2828a80 .part L_0x2820160, 27, 1;
L_0x2828df0 .part L_0x2820160, 26, 1;
L_0x2828c80 .part L_0x2820160, 25, 1;
L_0x2828d50 .part L_0x2820160, 24, 1;
L_0x2829020 .part L_0x2820160, 23, 1;
L_0x28290c0 .part L_0x2820160, 22, 1;
L_0x2828e90 .part L_0x2820160, 21, 1;
L_0x2828f60 .part L_0x2820160, 20, 1;
L_0x2829310 .part L_0x2820160, 19, 1;
L_0x28293b0 .part L_0x2820160, 18, 1;
L_0x2829160 .part L_0x2820160, 17, 1;
L_0x2829230 .part L_0x2820160, 16, 1;
L_0x2829620 .part L_0x2820160, 15, 1;
L_0x28296c0 .part L_0x2820160, 14, 1;
L_0x2829450 .part L_0x2820160, 13, 1;
L_0x28294f0 .part L_0x2820160, 12, 1;
L_0x2829950 .part L_0x2820160, 11, 1;
L_0x28299f0 .part L_0x2820160, 10, 1;
L_0x2829760 .part L_0x2820160, 9, 1;
L_0x2829830 .part L_0x2820160, 8, 1;
L_0x2829ca0 .part L_0x2820160, 7, 1;
L_0x2829d40 .part L_0x2820160, 6, 1;
L_0x2829a90 .part L_0x2820160, 5, 1;
L_0x2829b60 .part L_0x2820160, 4, 1;
L_0x282a010 .part L_0x2820160, 3, 1;
L_0x282a0b0 .part L_0x2820160, 2, 1;
L_0x2829de0 .part L_0x2820160, 1, 1;
L_0x2829eb0 .part L_0x2820160, 0, 1;
L_0x28288c0 .array/port v0x2820be0, L_0x2826360;
L_0x282a150 .part L_0x282ddd0, 63, 1;
L_0x282a1f0 .part L_0x282ddd0, 62, 1;
L_0x282a2e0 .part L_0x282ddd0, 61, 1;
L_0x2828670 .part L_0x282ddd0, 60, 1;
L_0x2828740 .part L_0x282ddd0, 59, 1;
L_0x2828810 .part L_0x282ddd0, 58, 1;
L_0x282ae20 .part L_0x282ddd0, 57, 1;
L_0x282aba0 .part L_0x282ddd0, 56, 1;
L_0x282ad80 .part L_0x282ddd0, 55, 1;
L_0x282b160 .part L_0x282ddd0, 54, 1;
L_0x282b200 .part L_0x282ddd0, 53, 1;
L_0x282aec0 .part L_0x282ddd0, 52, 1;
L_0x282af90 .part L_0x282ddd0, 51, 1;
L_0x282b060 .part L_0x282ddd0, 50, 1;
L_0x282b560 .part L_0x282ddd0, 49, 1;
L_0x282b2a0 .part L_0x282ddd0, 48, 1;
L_0x282ac70 .part L_0x282ddd0, 47, 1;
L_0x282b8e0 .part L_0x282ddd0, 46, 1;
L_0x282b980 .part L_0x282ddd0, 45, 1;
L_0x282b600 .part L_0x282ddd0, 44, 1;
L_0x282b6d0 .part L_0x282ddd0, 43, 1;
L_0x282b7a0 .part L_0x282ddd0, 42, 1;
L_0x282bd20 .part L_0x282ddd0, 41, 1;
L_0x282ba20 .part L_0x282ddd0, 40, 1;
L_0x282baf0 .part L_0x282ddd0, 39, 1;
L_0x282bbc0 .part L_0x282ddd0, 38, 1;
L_0x282c0e0 .part L_0x282ddd0, 37, 1;
L_0x282bdc0 .part L_0x282ddd0, 36, 1;
L_0x282be90 .part L_0x282ddd0, 35, 1;
L_0x282bf60 .part L_0x282ddd0, 34, 1;
L_0x282c030 .part L_0x282ddd0, 33, 1;
L_0x282c4d0 .part L_0x282ddd0, 32, 1;
L_0x282b340 .part L_0x282ddd0, 31, 1;
L_0x282b410 .part L_0x282ddd0, 30, 1;
L_0x282c180 .part L_0x282ddd0, 29, 1;
L_0x282c250 .part L_0x282ddd0, 28, 1;
L_0x282c320 .part L_0x282ddd0, 27, 1;
L_0x282c3f0 .part L_0x282ddd0, 26, 1;
L_0x282cd00 .part L_0x282ddd0, 25, 1;
L_0x282c980 .part L_0x282ddd0, 24, 1;
L_0x282ca50 .part L_0x282ddd0, 23, 1;
L_0x282cb20 .part L_0x282ddd0, 22, 1;
L_0x282cbf0 .part L_0x282ddd0, 21, 1;
L_0x282d150 .part L_0x282ddd0, 20, 1;
L_0x282d1f0 .part L_0x282ddd0, 19, 1;
L_0x282cda0 .part L_0x282ddd0, 18, 1;
L_0x282ce70 .part L_0x282ddd0, 17, 1;
L_0x282cf40 .part L_0x282ddd0, 16, 1;
L_0x282d010 .part L_0x282ddd0, 15, 1;
L_0x282d670 .part L_0x282ddd0, 14, 1;
L_0x282d710 .part L_0x282ddd0, 13, 1;
L_0x282d290 .part L_0x282ddd0, 12, 1;
L_0x282d360 .part L_0x282ddd0, 11, 1;
L_0x282d430 .part L_0x282ddd0, 10, 1;
L_0x282d500 .part L_0x282ddd0, 9, 1;
L_0x282d5d0 .part L_0x282ddd0, 8, 1;
L_0x282dbc0 .part L_0x282ddd0, 7, 1;
L_0x282d7b0 .part L_0x282ddd0, 6, 1;
L_0x282d880 .part L_0x282ddd0, 5, 1;
L_0x282d950 .part L_0x282ddd0, 4, 1;
L_0x282da20 .part L_0x282ddd0, 3, 1;
L_0x282daf0 .part L_0x282ddd0, 2, 1;
L_0x282e0a0 .part L_0x282ddd0, 1, 1;
L_0x282dc60 .part L_0x282ddd0, 0, 1;
L_0x282dd30 .array/port v0x2823fd0, L_0x2826710;
L_0x282ddd0 .functor MUXZ 64, C4<0000000000000000000000000000000000000000000000000000000000000000>, L_0x282dd30, L_0x2826980, C4<>;
S_0x281cb90 .scope module, "r" "regfile" 3 13, 5 1, S_0x27ff700;
 .timescale 0 0;
v0x281ccb0_0 .alias "_reset", 0 0, v0x2824740_0;
v0x281cd70_0 .net *"_s0", 4 0, C4<00000>; 1 drivers
v0x281ce10_0 .net *"_s10", 31 0, L_0x282c770; 1 drivers
v0x281ceb0_0 .net *"_s13", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x281cf60_0 .net/s *"_s14", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x281d000_0 .net/s *"_s16", 31 0, L_0x282e140; 1 drivers
v0x281d0e0_0 .net *"_s18", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x281d180_0 .net *"_s2", 0 0, L_0x282dfa0; 1 drivers
v0x281d270_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v0x281d310_0 .net *"_s24", 0 0, L_0x282f200; 1 drivers
v0x281d3b0_0 .net *"_s26", 31 0, L_0x282f2a0; 1 drivers
v0x281d450_0 .net *"_s28", 5 0, L_0x282f340; 1 drivers
v0x281d4f0_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x281d590_0 .net *"_s32", 31 0, L_0x282f3e0; 1 drivers
v0x281d6b0_0 .net *"_s35", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x281d750_0 .net/s *"_s36", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x281d610_0 .net/s *"_s38", 31 0, L_0x282f520; 1 drivers
v0x281d8a0_0 .net *"_s4", 31 0, L_0x282c570; 1 drivers
v0x281d9c0_0 .net *"_s40", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x281da40_0 .net *"_s6", 5 0, L_0x282c610; 1 drivers
v0x281d920_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x281db70_0 .alias "clk", 0 0, v0x2825250_0;
v0x281dac0_0 .alias "in", 31 0, v0x2825ce0_0;
v0x281dcb0 .array "mem", 31 1, 31 0;
v0x281dbf0_0 .alias "out0", 31 0, v0x2825b30_0;
v0x281de90_0 .alias "out1", 31 0, v0x2825bb0_0;
v0x281dd30_0 .alias "sel0", 4 0, v0x2825ea0_0;
v0x281dff0_0 .alias "sel1", 4 0, v0x2825f20_0;
v0x281df10_0 .alias "sel2", 4 0, v0x2826070_0;
E_0x281cc80 .event edge, v0x281ccb0_0;
L_0x282dfa0 .cmp/ne 5, v0x2822ff0_0, C4<00000>;
L_0x282c570 .array/port v0x281dcb0, L_0x282e140;
L_0x282c610 .concat [ 5 1 0 0], v0x2822ff0_0, C4<0>;
L_0x282c770 .concat [ 6 26 0 0], L_0x282c610, C4<00000000000000000000000000>;
L_0x282e140 .arith/sub 32, L_0x282c770, C4<00000000000000000000000000000001>;
L_0x282e410 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x282c570, L_0x282dfa0, C4<>;
L_0x282f200 .cmp/ne 5, v0x2823500_0, C4<00000>;
L_0x282f2a0 .array/port v0x281dcb0, L_0x282f520;
L_0x282f340 .concat [ 5 1 0 0], v0x2823500_0, C4<0>;
L_0x282f3e0 .concat [ 6 26 0 0], L_0x282f340, C4<00000000000000000000000000>;
L_0x282f520 .arith/sub 32, L_0x282f3e0, C4<00000000000000000000000000000001>;
L_0x282f660 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x282f2a0, L_0x282f200, C4<>;
S_0x281c6a0 .scope module, "a" "alu" 3 14, 6 1, S_0x27ff700;
 .timescale 0 0;
v0x281c7d0_0 .alias "func", 5 0, v0x2824880_0;
v0x281c890_0 .var "hi", 31 0;
v0x281c930_0 .alias/s "in0", 31 0, v0x2825b30_0;
v0x281c9b0_0 .alias/s "in1", 31 0, v0x2824950_0;
v0x281ca90_0 .var "lo", 31 0;
v0x281cb10_0 .var "out", 31 0;
E_0x281bc90 .event edge, v0x281a060_0, v0x281a2a0_0, v0x281c7d0_0;
S_0x281c2f0 .scope module, "b" "bu" 3 15, 7 1, S_0x27ff700;
 .timescale 0 0;
v0x281c3e0_0 .alias "func", 1 0, v0x2825100_0;
v0x281c480_0 .alias "in0", 31 0, v0x2825b30_0;
v0x281c550_0 .alias "in1", 31 0, v0x2825bb0_0;
v0x281c620_0 .var "out", 0 0;
E_0x281bfc0 .event edge, v0x27a5f20_0, v0x281a2a0_0, v0x281c3e0_0;
S_0x281b260 .scope module, "dc" "dataconv" 3 16, 8 1, S_0x27ff700;
 .timescale 0 0;
v0x281b3c0_0 .net "_addr", 31 0, L_0x282faf0; 1 drivers
v0x281b480_0 .net "_in", 31 0, L_0x282f920; 1 drivers
v0x281b520_0 .net *"_s11", 0 0, L_0x282fca0; 1 drivers
v0x281b5c0_0 .net *"_s13", 15 0, L_0x282fd80; 1 drivers
v0x281b670_0 .net *"_s15", 15 0, L_0x282fe70; 1 drivers
v0x281b710_0 .net *"_s19", 0 0, L_0x28300f0; 1 drivers
v0x281b7f0_0 .net *"_s21", 7 0, L_0x2830220; 1 drivers
v0x281b890_0 .net *"_s23", 7 0, L_0x28302c0; 1 drivers
v0x281b980_0 .net *"_s34", 1 0, L_0x28304a0; 1 drivers
v0x281ba20_0 .net/s *"_s4", 31 0, L_0x282fa50; 1 drivers
v0x281bb20_0 .alias "addr", 31 2, v0x28253b0_0;
v0x281bba0_0 .alias/s "base", 31 0, v0x2825b30_0;
v0x281bcc0_0 .net/s "byte", 7 0, L_0x2830360; 1 drivers
v0x281bd40_0 .alias "din", 31 0, v0x2825480_0;
v0x281be70_0 .alias "func", 2 0, v0x2825640_0;
v0x281bef0_0 .net/s "halfword", 15 0, L_0x282ff60; 1 drivers
v0x281bdc0_0 .net "in", 31 0, L_0x282f7f0; 1 drivers
v0x281c020_0 .net/s "offset", 15 0, L_0x28305c0; 1 drivers
v0x281c140_0 .var "out", 31 0;
v0x281c1c0_0 .alias "rin", 31 0, v0x2825bb0_0;
v0x281c0a0_0 .alias "rw", 0 0, v0x28260f0_0;
E_0x281b350/0 .event edge, L_0x28304a0, v0x281b480_0, v0x281bdc0_0, v0x281bef0_0;
E_0x281b350/1 .event edge, v0x281bcc0_0, v0x281c020_0, v0x281be70_0;
E_0x281b350 .event/or E_0x281b350/0, E_0x281b350/1;
L_0x282f7f0 .functor MUXZ 32, L_0x28308d0, L_0x282f660, v0x2823190_0, C4<>;
L_0x282f920 .functor MUXZ 32, L_0x282f660, L_0x28308d0, v0x2823190_0, C4<>;
L_0x282fa50 .extend/s 32, L_0x28305c0;
L_0x282faf0 .arith/sum 32, L_0x282e410, L_0x282fa50;
L_0x282fc00 .part L_0x282faf0, 2, 30;
L_0x282fca0 .part L_0x282faf0, 1, 1;
L_0x282fd80 .part L_0x282f7f0, 16, 16;
L_0x282fe70 .part L_0x282f7f0, 0, 16;
L_0x282ff60 .functor MUXZ 16, L_0x282fe70, L_0x282fd80, L_0x282fca0, C4<>;
L_0x28300f0 .part L_0x282faf0, 0, 1;
L_0x2830220 .part L_0x282ff60, 8, 8;
L_0x28302c0 .part L_0x282ff60, 0, 8;
L_0x2830360 .functor MUXZ 8, L_0x28302c0, L_0x2830220, L_0x28300f0, C4<>;
L_0x28304a0 .part L_0x282faf0, 0, 2;
S_0x281aef0 .scope module, "i" "icache" 3 17, 9 1, S_0x27ff700;
 .timescale 0 0;
L_0x282b4e0 .functor BUFZ 32, L_0x28306b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x281afe0_0 .net *"_s0", 31 0, L_0x28306b0; 1 drivers
v0x281b0a0_0 .alias "addr", 31 2, v0x28256c0_0;
v0x281b140_0 .alias "data", 31 0, v0x2825a10_0;
v0x281b1e0 .array "mem", 1023 0, 31 0;
L_0x28306b0 .array/port v0x281b1e0, v0x281f950_0;
S_0x281a8f0 .scope module, "d" "dcache" 3 18, 10 1, S_0x27ff700;
 .timescale 0 0;
L_0x28308d0 .functor BUFZ 32, L_0x28307a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x281aa50_0 .net *"_s0", 31 0, L_0x28307a0; 1 drivers
v0x281ab10_0 .alias "addr", 31 2, v0x28253b0_0;
v0x281abb0_0 .alias "clk", 0 0, v0x2825250_0;
v0x281ac50_0 .alias "in", 31 0, v0x28255c0_0;
v0x281ad30 .array "mem", 262143 0, 31 0;
v0x281adb0_0 .alias "out", 31 0, v0x2825480_0;
v0x281ae70_0 .alias "rw", 0 0, v0x28260f0_0;
E_0x281a9e0 .event negedge, v0x281abb0_0;
L_0x28307a0 .array/port v0x281ad30, L_0x282fc00;
S_0x281a550 .scope module, "m_reg" "mux" 3 19, 11 1, S_0x27ff700;
 .timescale 0 0;
v0x281a640_0 .alias "in0", 31 0, v0x2825080_0;
v0x281a700_0 .alias "in1", 31 0, v0x28255c0_0;
v0x281a7a0_0 .alias "out", 31 0, v0x2825ce0_0;
v0x281a840_0 .alias "sel", 0 0, v0x2825d60_0;
L_0x2830930 .functor MUXZ 32, v0x281cb10_0, v0x281c140_0, v0x2822e20_0, C4<>;
S_0x281a1b0 .scope module, "m_din" "mux" 3 20, 11 1, S_0x27ff700;
 .timescale 0 0;
v0x281a2a0_0 .alias "in0", 31 0, v0x2825b30_0;
v0x281a360_0 .net "in1", 31 0, L_0x2830c10; 1 drivers
v0x281a400_0 .alias "out", 31 0, v0x2825790_0;
v0x281a4a0_0 .alias "sel", 0 0, v0x28252d0_0;
L_0x2830a60 .functor MUXZ 32, L_0x282e410, L_0x2830c10, v0x281f500_0, C4<>;
S_0x27fd7c0 .scope module, "m_alu" "mux" 3 21, 11 1, S_0x27ff700;
 .timescale 0 0;
v0x27a5f20_0 .alias "in0", 31 0, v0x2825bb0_0;
v0x2819fc0_0 .alias "in1", 31 0, v0x2825860_0;
v0x281a060_0 .alias "out", 31 0, v0x2824950_0;
v0x281a100_0 .alias "sel", 0 0, v0x2825000_0;
L_0x2830d00 .functor MUXZ 32, L_0x282f660, v0x281f850_0, v0x281ee10_0, C4<>;
    .scope S_0x281e160;
T_0 ;
    %vpi_call 4 38 "$readmemh", "microcode.hex", v0x2820be0;
    %vpi_call 4 39 "$readmemh", "microcode.hex", v0x2823fd0;
    %end;
    .thread T_0;
    .scope S_0x281e160;
T_1 ;
    %wait E_0x281cc80;
    %load/v 8, v0x281e610_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x281f950_0, 1, 30;
    %set/v v0x281fb70_0, 0, 2;
    %set/v v0x281f500_0, 0, 1;
    %set/v v0x2822e20_0, 0, 1;
    %set/v v0x281ee10_0, 0, 1;
    %set/v v0x281fa70_0, 0, 6;
    %set/v v0x28235b0_0, 0, 5;
    %set/v v0x2823500_0, 0, 5;
    %set/v v0x2822ff0_0, 0, 5;
    %set/v v0x281f040_0, 0, 2;
    %set/v v0x281f750_0, 0, 3;
    %set/v v0x2823190_0, 0, 1;
    %set/v v0x281f850_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x281e160;
T_2 ;
    %wait E_0x281dfb0;
    %load/v 8, v0x281fb70_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/v 8, v0x281f950_0, 30;
    %mov 38, 0, 2;
    %addi 8, 1, 32;
    %set/v v0x281f950_0, 8, 30;
    %jmp T_2.4;
T_2.1 ;
    %load/v 8, v0x281f950_0, 30;
    %mov 38, 0, 1;
    %load/v 39, v0x281f660_0, 1; Only need 1 of 32 bits
; Save base=39 wid=1 in lookaside.
    %jmp/0  T_2.5, 39;
    %load/v 40, v0x281f9d0_0, 16;
    %mov 56, 55, 1;
    %mov 57, 55, 1;
    %mov 58, 55, 1;
    %mov 59, 55, 1;
    %mov 60, 55, 1;
    %mov 61, 55, 1;
    %mov 62, 55, 1;
    %mov 63, 55, 1;
    %mov 64, 55, 1;
    %mov 65, 55, 1;
    %mov 66, 55, 1;
    %mov 67, 55, 1;
    %mov 68, 55, 1;
    %mov 69, 55, 1;
    %mov 70, 55, 1;
    %jmp/1  T_2.7, 39;
T_2.5 ; End of true expr.
    %movi 71, 1, 31;
    %jmp/0  T_2.6, 39;
 ; End of false expr.
    %blend  40, 71, 31; Condition unknown.
    %jmp  T_2.7;
T_2.6 ;
    %mov 40, 71, 31; Return false value
T_2.7 ;
    %add 8, 40, 31;
    %set/v v0x281f950_0, 8, 30;
    %jmp T_2.4;
T_2.2 ;
    %load/v 8, v0x2820aa0_0, 26;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.8, 4;
    %load/x1p 38, v0x281f950_0, 4;
    %jmp T_2.9;
T_2.8 ;
    %mov 38, 2, 4;
T_2.9 ;
    %mov 34, 38, 4; Move signal select into place
    %set/v v0x281f950_0, 8, 30;
    %jmp T_2.4;
T_2.3 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.10, 4;
    %load/x1p 8, v0x281f660_0, 30;
    %jmp T_2.11;
T_2.10 ;
    %mov 8, 2, 30;
T_2.11 ;
; Save base=8 wid=30 in lookaside.
    %set/v v0x281f950_0, 8, 30;
    %jmp T_2.4;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x281e160;
T_3 ;
    %wait E_0x281db40;
    %set/v v0x281fb70_0, 0, 2;
    %set/v v0x281f500_0, 0, 1;
    %set/v v0x2822e20_0, 0, 1;
    %set/v v0x281ee10_0, 0, 1;
    %set/v v0x281fa70_0, 0, 6;
    %set/v v0x28235b0_0, 0, 5;
    %set/v v0x2823500_0, 0, 5;
    %set/v v0x2822ff0_0, 0, 5;
    %set/v v0x281f040_0, 0, 2;
    %set/v v0x281f750_0, 0, 3;
    %set/v v0x2823190_0, 0, 1;
    %set/v v0x281f850_0, 0, 32;
    %load/v 8, v0x281eb10_0, 1;
    %load/v 9, v0x281ed70_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823d60_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823e00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281e450_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281e4d0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281e570_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823630_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x28236d0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x28238b0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823b80_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823cc0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281ea70_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281f8d0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281f7d0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820980_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820ca0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x28207a0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820560_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820840_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x28208e0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820680_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820a00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281ff40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281ffc0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x2822f50_0, 5;
    %set/v v0x2822ff0_0, 8, 5;
    %load/v 8, v0x2823110_0, 5;
    %set/v v0x2823500_0, 8, 5;
    %load/v 8, v0x2822d80_0, 5;
    %set/v v0x28235b0_0, 8, 5;
    %load/v 8, v0x281faf0_0, 6;
    %set/v v0x281fa70_0, 8, 6;
T_3.0 ;
    %load/v 8, v0x2823a60_0, 1;
    %load/v 9, v0x2823ae0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823c20_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v0x281ee10_0, 1, 1;
    %load/v 8, v0x2823110_0, 5;
    %set/v v0x2822ff0_0, 8, 5;
    %load/v 8, v0x2822d80_0, 5;
    %set/v v0x28235b0_0, 8, 5;
    %load/v 8, v0x281faf0_0, 6;
    %set/v v0x281fa70_0, 8, 6;
    %load/v 8, v0x2823430_0, 5;
    %mov 13, 0, 27;
    %set/v v0x281f850_0, 8, 32;
T_3.2 ;
    %load/v 8, v0x281ebb0_0, 1;
    %load/v 9, v0x281ec50_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281ecd0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820f40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823770_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823810_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x28246a0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %set/v v0x281ee10_0, 1, 1;
    %load/v 8, v0x2822f50_0, 5;
    %set/v v0x2822ff0_0, 8, 5;
    %load/v 8, v0x2823110_0, 5;
    %set/v v0x28235b0_0, 8, 5;
    %load/v 8, v0x2820b40_0, 3; Select 3 out of 6 bits
    %load/v 14, v0x2823770_0, 1;
    %load/v 15, v0x2823810_0, 1;
    %or 14, 15, 1;
    %jmp/0  T_3.6, 14;
    %mov 15, 1, 1;
    %jmp/1  T_3.8, 14;
T_3.6 ; End of true expr.
    %jmp/0  T_3.7, 14;
 ; End of false expr.
    %blend  15, 0, 1; Condition unknown.
    %jmp  T_3.8;
T_3.7 ;
    %mov 15, 0, 1; Return false value
T_3.8 ;
    %mov 11, 15, 1;
    %movi 14, 2, 2;
    %mov 12, 14, 2;
    %set/v v0x281fa70_0, 8, 6;
T_3.4 ;
    %load/v 8, v0x281ebb0_0, 1;
    %load/v 9, v0x281ec50_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823770_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823810_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.9, 8;
    %load/v 8, v0x281f9d0_0, 16;
    %mov 24, 23, 1;
    %mov 25, 23, 1;
    %mov 26, 23, 1;
    %mov 27, 23, 1;
    %mov 28, 23, 1;
    %mov 29, 23, 1;
    %mov 30, 23, 1;
    %mov 31, 23, 1;
    %mov 32, 23, 1;
    %mov 33, 23, 1;
    %mov 34, 23, 1;
    %mov 35, 23, 1;
    %mov 36, 23, 1;
    %mov 37, 23, 1;
    %mov 38, 23, 1;
    %mov 39, 23, 1;
    %set/v v0x281f850_0, 8, 32;
T_3.9 ;
    %load/v 8, v0x281ecd0_0, 1;
    %load/v 9, v0x2820f40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x28246a0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.11, 8;
    %load/v 8, v0x281f9d0_0, 16;
    %mov 24, 0, 16;
    %set/v v0x281f850_0, 8, 32;
T_3.11 ;
    %load/v 8, v0x281fde0_0, 1;
    %load/v 9, v0x281fe60_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820240_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820040_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820360_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x28204e0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820720_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2820460_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823210_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823390_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2824050_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823ea0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x28240f0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.13, 8;
    %load/v 8, v0x281f9d0_0, 16;
    %mov 24, 0, 16;
    %set/v v0x281f850_0, 8, 32;
    %load/v 8, v0x2822f50_0, 5;
    %set/v v0x2822ff0_0, 8, 5;
    %load/v 8, v0x2820b40_0, 3; Only need 3 of 6 bits
; Save base=8 wid=3 in lookaside.
    %set/v v0x281f750_0, 8, 3;
    %load/v 8, v0x2823210_0, 1;
    %load/v 9, v0x2823390_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2824050_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2823ea0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x28240f0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.15, 8;
    %load/v 8, v0x2823110_0, 5;
    %set/v v0x2823500_0, 8, 5;
    %set/v v0x2823190_0, 1, 1;
    %jmp T_3.16;
T_3.15 ;
    %load/v 8, v0x2823110_0, 5;
    %set/v v0x28235b0_0, 8, 5;
    %set/v v0x2822e20_0, 1, 1;
T_3.16 ;
T_3.13 ;
    %load/v 8, v0x281ef20_0, 1;
    %load/v 9, v0x281f1f0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281efa0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x281f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.17, 8;
    %movi 8, 1, 2;
    %set/v v0x281fb70_0, 8, 2;
    %load/v 8, v0x2822f50_0, 5;
    %set/v v0x2822ff0_0, 8, 5;
    %load/v 8, v0x2823110_0, 5;
    %set/v v0x2823500_0, 8, 5;
    %load/v 8, v0x2820b40_0, 2; Only need 2 of 6 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x281f040_0, 8, 2;
    %set/v v0x281f500_0, 1, 1;
T_3.17 ;
    %load/v 8, v0x281fd60_0, 1;
    %load/v 9, v0x281fbf0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.19, 8;
    %movi 8, 2, 2;
    %set/v v0x281fb70_0, 8, 2;
    %load/v 10, v0x281fbf0_0, 1;
    %jmp/0xz  T_3.21, 10;
    %set/v v0x28235b0_0, 1, 5;
    %movi 10, 9, 6;
    %set/v v0x281fa70_0, 10, 6;
T_3.21 ;
T_3.19 ;
    %load/v 8, v0x281ff40_0, 1;
    %load/v 9, v0x281ffc0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.23, 8;
    %set/v v0x281fb70_0, 1, 2;
T_3.23 ;
    %load/v 8, v0x281ff40_0, 1;
    %load/v 9, v0x281fbf0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.25, 8;
    %mov 8, 0, 2;
    %ix/load 0, 1, 0;
    %load/vp0 40, v0x281f950_0, 30;
    %mov 10, 40, 30;
    %set/v v0x281f850_0, 8, 32;
    %set/v v0x281ee10_0, 1, 1;
T_3.25 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x281cb90;
T_4 ;
    %wait E_0x281cc80;
    %load/v 8, v0x281ccb0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_0 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_1 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_2 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_3 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_4 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_5 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_6 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_7 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_8 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_9 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_10 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_11 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_12 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_13 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_14 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_15 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_16 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_17 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_18 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_19 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_20 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_21 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_22 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_23 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_24 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_25 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_26 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_27 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_28 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_29 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 0;
t_30 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x281cb90;
T_5 ;
    %wait E_0x281a9e0;
    %load/v 8, v0x281df10_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x281dac0_0, 1; Only need 1 of 32 bits
; Save base=9 wid=1 in lookaside.
    %cmp/u 9, 3, 1;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x281dac0_0, 32;
    %load/v 40, v0x281df10_0, 5;
    %mov 45, 0, 1;
    %mov 46, 0, 26;
    %subi 40, 1, 32;
    %ix/get/s 3, 40, 32;
    %jmp/1 t_31, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x281dcb0, 0, 8;
t_31 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x281c6a0;
T_6 ;
    %wait E_0x281bc90;
    %load/v 8, v0x281c7d0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 25, 6;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_6.16, 6;
    %cmpi/u 8, 27, 6;
    %jmp/1 T_6.17, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.18, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_6.19, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.20, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.21, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.22, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.23, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_6.24, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_6.25, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.26, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.27, 6;
    %set/v v0x281cb10_0, 0, 32;
    %jmp T_6.29;
T_6.0 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %ix/get 0, 40, 32;
    %shiftl/i0  8, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.1 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %ix/get 0, 40, 32;
    %shiftr/i0  8, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.2 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %ix/get 0, 40, 32;
    %shiftr/s/i0  8, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.3 ;
    %load/v 8, v0x281c9b0_0, 32;
    %load/v 40, v0x281c930_0, 32;
    %ix/get 0, 40, 32;
    %shiftl/i0  8, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.4 ;
    %load/v 8, v0x281c9b0_0, 32;
    %load/v 40, v0x281c930_0, 32;
    %ix/get 0, 40, 32;
    %shiftr/i0  8, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.5 ;
    %load/v 8, v0x281c9b0_0, 32;
    %load/v 40, v0x281c930_0, 32;
    %ix/get 0, 40, 32;
    %shiftr/s/i0  8, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.6 ;
    %jmp T_6.29;
T_6.7 ;
    %load/v 8, v0x281c9b0_0, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.8 ;
    %load/v 8, v0x281c9b0_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %jmp/0  T_6.30, 8;
    %load/v 9, v0x281c930_0, 32;
    %jmp/1  T_6.32, 8;
T_6.30 ; End of true expr.
    %jmp/0  T_6.31, 8;
 ; End of false expr.
    %blend  9, 3, 32; Condition unknown.
    %jmp  T_6.32;
T_6.31 ;
    %mov 9, 3, 32; Return false value
T_6.32 ;
    %set/v v0x281cb10_0, 9, 32;
    %jmp T_6.29;
T_6.9 ;
    %load/v 8, v0x281c9b0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %jmp/0  T_6.33, 8;
    %load/v 9, v0x281c930_0, 32;
    %jmp/1  T_6.35, 8;
T_6.33 ; End of true expr.
    %jmp/0  T_6.34, 8;
 ; End of false expr.
    %blend  9, 3, 32; Condition unknown.
    %jmp  T_6.35;
T_6.34 ;
    %mov 9, 3, 32; Return false value
T_6.35 ;
    %set/v v0x281cb10_0, 9, 32;
    %jmp T_6.29;
T_6.10 ;
    %load/v 8, v0x281c890_0, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.11 ;
    %load/v 8, v0x281c930_0, 32;
    %set/v v0x281c890_0, 8, 32;
    %jmp T_6.29;
T_6.12 ;
    %load/v 8, v0x281ca90_0, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.13 ;
    %load/v 8, v0x281c930_0, 32;
    %set/v v0x281ca90_0, 8, 32;
    %jmp T_6.29;
T_6.14 ;
    %load/v 8, v0x281c930_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %mov 44, 39, 1;
    %mov 45, 39, 1;
    %mov 46, 39, 1;
    %mov 47, 39, 1;
    %mov 48, 39, 1;
    %mov 49, 39, 1;
    %mov 50, 39, 1;
    %mov 51, 39, 1;
    %mov 52, 39, 1;
    %mov 53, 39, 1;
    %mov 54, 39, 1;
    %mov 55, 39, 1;
    %mov 56, 39, 1;
    %mov 57, 39, 1;
    %mov 58, 39, 1;
    %mov 59, 39, 1;
    %mov 60, 39, 1;
    %mov 61, 39, 1;
    %mov 62, 39, 1;
    %mov 63, 39, 1;
    %mov 64, 39, 1;
    %mov 65, 39, 1;
    %mov 66, 39, 1;
    %mov 67, 39, 1;
    %mov 68, 39, 1;
    %mov 69, 39, 1;
    %mov 70, 39, 1;
    %mov 71, 39, 1;
    %load/v 72, v0x281c9b0_0, 32;
    %mov 104, 103, 1;
    %mov 105, 103, 1;
    %mov 106, 103, 1;
    %mov 107, 103, 1;
    %mov 108, 103, 1;
    %mov 109, 103, 1;
    %mov 110, 103, 1;
    %mov 111, 103, 1;
    %mov 112, 103, 1;
    %mov 113, 103, 1;
    %mov 114, 103, 1;
    %mov 115, 103, 1;
    %mov 116, 103, 1;
    %mov 117, 103, 1;
    %mov 118, 103, 1;
    %mov 119, 103, 1;
    %mov 120, 103, 1;
    %mov 121, 103, 1;
    %mov 122, 103, 1;
    %mov 123, 103, 1;
    %mov 124, 103, 1;
    %mov 125, 103, 1;
    %mov 126, 103, 1;
    %mov 127, 103, 1;
    %mov 128, 103, 1;
    %mov 129, 103, 1;
    %mov 130, 103, 1;
    %mov 131, 103, 1;
    %mov 132, 103, 1;
    %mov 133, 103, 1;
    %mov 134, 103, 1;
    %mov 135, 103, 1;
    %mul 8, 72, 64;
    %set/v v0x281ca90_0, 8, 32;
    %set/v v0x281c890_0, 40, 32;
    %jmp T_6.29;
T_6.15 ;
    %load/v 8, v0x281c930_0, 32;
    %mov 40, 0, 1;
    %mov 41, 0, 31;
    %load/v 72, v0x281c9b0_0, 32;
    %mov 104, 0, 1;
    %mov 105, 0, 31;
    %mul 8, 72, 64;
    %set/v v0x281ca90_0, 8, 32;
    %set/v v0x281c890_0, 40, 32;
    %jmp T_6.29;
T_6.16 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %mod/s 8, 40, 32;
    %set/v v0x281c890_0, 8, 32;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %div/s 8, 40, 32;
    %set/v v0x281ca90_0, 8, 32;
    %jmp T_6.29;
T_6.17 ;
    %load/v 8, v0x281c930_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v0x281c9b0_0, 32;
    %mov 73, 0, 1;
    %mod 8, 41, 33;
    %set/v v0x281c890_0, 8, 32;
    %load/v 8, v0x281c930_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v0x281c9b0_0, 32;
    %mov 73, 0, 1;
    %div 8, 41, 33;
    %set/v v0x281ca90_0, 8, 32;
    %jmp T_6.29;
T_6.18 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %add 8, 40, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.19 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %add 8, 40, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.20 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.21 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.22 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %and 8, 40, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.23 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %or 8, 40, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.24 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %xor 8, 40, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.25 ;
    %load/v 8, v0x281c930_0, 32;
    %load/v 40, v0x281c9b0_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.26 ;
    %load/v 40, v0x281c930_0, 32;
    %load/v 72, v0x281c9b0_0, 32;
    %cmp/s 40, 72, 32;
    %mov 40, 5, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.27 ;
    %load/v 40, v0x281c930_0, 32;
    %load/v 72, v0x281c9b0_0, 32;
    %cmp/u 40, 72, 32;
    %mov 40, 5, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v0x281cb10_0, 8, 32;
    %jmp T_6.29;
T_6.29 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x281c2f0;
T_7 ;
    %wait E_0x281bfc0;
    %load/v 8, v0x281c3e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/v 8, v0x281c480_0, 32;
    %load/v 40, v0x281c550_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %set/v v0x281c620_0, 8, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/v 8, v0x281c480_0, 32;
    %load/v 40, v0x281c550_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %set/v v0x281c620_0, 8, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/v 8, v0x281c480_0, 32;
    %load/v 40, v0x281c550_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %set/v v0x281c620_0, 8, 1;
    %jmp T_7.4;
T_7.3 ;
    %load/v 8, v0x281c550_0, 32;
    %load/v 40, v0x281c480_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %set/v v0x281c620_0, 8, 1;
    %jmp T_7.4;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x281b260;
T_8 ;
    %wait E_0x281b350;
    %load/v 8, v0x281be70_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_8.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_8.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_8.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/v 8, v0x281bcc0_0, 8;
    %mov 16, 15, 1;
    %mov 17, 15, 1;
    %mov 18, 15, 1;
    %mov 19, 15, 1;
    %mov 20, 15, 1;
    %mov 21, 15, 1;
    %mov 22, 15, 1;
    %mov 23, 15, 1;
    %mov 24, 15, 1;
    %mov 25, 15, 1;
    %mov 26, 15, 1;
    %mov 27, 15, 1;
    %mov 28, 15, 1;
    %mov 29, 15, 1;
    %mov 30, 15, 1;
    %mov 31, 15, 1;
    %mov 32, 15, 1;
    %mov 33, 15, 1;
    %mov 34, 15, 1;
    %mov 35, 15, 1;
    %mov 36, 15, 1;
    %mov 37, 15, 1;
    %mov 38, 15, 1;
    %mov 39, 15, 1;
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.8;
T_8.1 ;
    %load/v 8, v0x281bef0_0, 16;
    %mov 24, 23, 1;
    %mov 25, 23, 1;
    %mov 26, 23, 1;
    %mov 27, 23, 1;
    %mov 28, 23, 1;
    %mov 29, 23, 1;
    %mov 30, 23, 1;
    %mov 31, 23, 1;
    %mov 32, 23, 1;
    %mov 33, 23, 1;
    %mov 34, 23, 1;
    %mov 35, 23, 1;
    %mov 36, 23, 1;
    %mov 37, 23, 1;
    %mov 38, 23, 1;
    %mov 39, 23, 1;
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.8;
T_8.2 ;
    %load/v 8, v0x281b3c0_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.9, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.10, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.11, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.9 ;
    %load/v 8, v0x281b480_0, 24; Select 24 out of 32 bits
    %load/v 32, v0x281bdc0_0, 8; Select 8 out of 32 bits
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.13;
T_8.10 ;
    %load/v 8, v0x281b480_0, 16; Select 16 out of 32 bits
    %load/v 24, v0x281bdc0_0, 16; Select 16 out of 32 bits
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.13;
T_8.11 ;
    %load/v 8, v0x281b480_0, 8; Select 8 out of 32 bits
    %load/v 16, v0x281bdc0_0, 24; Select 24 out of 32 bits
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.13;
T_8.12 ;
    %load/v 8, v0x281bdc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.13;
T_8.13 ;
    %jmp T_8.8;
T_8.3 ;
    %load/v 8, v0x281bdc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.8;
T_8.4 ;
    %load/v 8, v0x281bcc0_0, 8;
    %mov 16, 0, 24;
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.8;
T_8.5 ;
    %load/v 8, v0x281bef0_0, 16;
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.8;
T_8.6 ;
    %load/v 8, v0x281b3c0_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.14, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.15, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.16, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_8.17, 6;
    %jmp T_8.18;
T_8.14 ;
    %load/v 8, v0x281bdc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.18;
T_8.15 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.19, 4;
    %load/x1p 40, v0x281bdc0_0, 24;
    %jmp T_8.20;
T_8.19 ;
    %mov 40, 2, 24;
T_8.20 ;
    %mov 8, 40, 24; Move signal select into place
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.21, 4;
    %load/x1p 40, v0x281b480_0, 8;
    %jmp T_8.22;
T_8.21 ;
    %mov 40, 2, 8;
T_8.22 ;
    %mov 32, 40, 8; Move signal select into place
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.18;
T_8.16 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.23, 4;
    %load/x1p 40, v0x281bdc0_0, 16;
    %jmp T_8.24;
T_8.23 ;
    %mov 40, 2, 16;
T_8.24 ;
    %mov 8, 40, 16; Move signal select into place
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.25, 4;
    %load/x1p 40, v0x281b480_0, 16;
    %jmp T_8.26;
T_8.25 ;
    %mov 40, 2, 16;
T_8.26 ;
    %mov 24, 40, 16; Move signal select into place
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.18;
T_8.17 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.27, 4;
    %load/x1p 40, v0x281bdc0_0, 8;
    %jmp T_8.28;
T_8.27 ;
    %mov 40, 2, 8;
T_8.28 ;
    %mov 8, 40, 8; Move signal select into place
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.29, 4;
    %load/x1p 40, v0x281b480_0, 24;
    %jmp T_8.30;
T_8.29 ;
    %mov 40, 2, 24;
T_8.30 ;
    %mov 16, 40, 24; Move signal select into place
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.18;
T_8.18 ;
    %jmp T_8.8;
T_8.7 ;
    %mov 8, 0, 16;
    %load/v 24, v0x281c020_0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x281c140_0, 0, 8;
    %jmp T_8.8;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x281aef0;
T_9 ;
    %vpi_call 9 11 "$readmemb", "inst.bin", v0x281b1e0;
    %end;
    .thread T_9;
    .scope S_0x281a8f0;
T_10 ;
    %wait E_0x281a9e0;
    %load/v 8, v0x281ae70_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x281ac50_0, 32;
    %ix/getv 3, v0x281ab10_0;
   %jmp/1 t_32, 4;
   %ix/load 1, 0, 0;
   %set/av v0x281ad30, 8, 32;
t_32 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x281a8f0;
T_11 ;
    %vpi_call 10 18 "$readmemh", "data.hex", v0x281ad30;
    %end;
    .thread T_11;
    .scope S_0x27f8440;
T_12 ;
    %delay 2, 0;
    %load/v 8, v0x2826250_0, 1;
    %inv 8, 1;
    %set/v v0x2826250_0, 8, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x27f8440;
T_13 ;
    %set/v v0x2826250_0, 0, 1;
    %set/v v0x2825fa0_0, 0, 1;
    %delay 1, 0;
    %set/v v0x2825fa0_0, 1, 1;
    %delay 11000000, 0;
    %vpi_call 2 18 "$writememh", "dump.hex", v0x281ad30;
    %vpi_call 2 19 "$finish";
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "controller.v";
    "regfile.v";
    "alu.v";
    "bu.v";
    "dataconv.v";
    "icache.v";
    "dcache.v";
    "mux.v";
