INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab7/lab7_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity unsigned_div
