{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561458053688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561458053689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 15:50:53 2019 " "Processing started: Tue Jun 25 15:50:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561458053689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458053689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_Interfacing_8bit -c LCD_Interfacing_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_Interfacing_8bit -c LCD_Interfacing_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458053690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561458054905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561458054905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_DATA lcd_data lcd_interfacing_8bit.v(16) " "Verilog HDL Declaration information at lcd_interfacing_8bit.v(16): object \"LCD_DATA\" differs only in case from object \"lcd_data\" in the same scope" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561458077239 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_interfacing_8bit.v 1 1 " "Using design file lcd_interfacing_8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Interfacing_8bit " "Found entity 1: LCD_Interfacing_8bit" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561458077245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561458077245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_Interfacing_8bit " "Elaborating entity \"LCD_Interfacing_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561458077249 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561458077376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561458077376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "lcd_interfacing_8bit.v" "r0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561458077378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(11) " "Verilog HDL assignment warning at reset_delay.v(11): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/reset_delay.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561458077379 "|LCD_Interfacing_8bit|Reset_Delay:r0"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_adc.sv 1 1 " "Using design file lcd_adc.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_ADC " "Found entity 1: LCD_ADC" {  } { { "lcd_adc.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_adc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561458077483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561458077483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_ADC LCD_ADC:u5 " "Elaborating entity \"LCD_ADC\" for hierarchy \"LCD_ADC:u5\"" {  } { { "lcd_interfacing_8bit.v" "u5" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561458077488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd_adc.sv(55) " "Verilog HDL assignment warning at lcd_adc.sv(55): truncated value with size 32 to match size of target (18)" {  } { { "lcd_adc.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_adc.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561458077498 "|LCD_Interfacing_8bit|LCD_ADC:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_adc.sv(63) " "Verilog HDL assignment warning at lcd_adc.sv(63): truncated value with size 32 to match size of target (6)" {  } { { "lcd_adc.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_adc.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561458077500 "|LCD_Interfacing_8bit|LCD_ADC:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_controller.v 1 1 " "Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "lcd_controller.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561458077668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561458077668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_ADC:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_ADC:u5\|LCD_Controller:u0\"" {  } { { "lcd_adc.sv" "u0" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_adc.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561458077669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_controller.v(66) " "Verilog HDL assignment warning at lcd_controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "lcd_controller.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561458077670 "|LCD_Interfacing_8bit|LCD_ADC:u5|LCD_Controller:u0"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561458078559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561458078559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561458078559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561458078559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561458078559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561458078559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561458078559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561458078559 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1561458078559 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561458078606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561458078606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561458078606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561458078606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561458078606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561458078606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561458078606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561458078606 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1561458078606 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561458078607 "|LCD_Interfacing_8bit|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "lcd_interfacing_8bit.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/lcd_interfacing_8bit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561458078607 "|LCD_Interfacing_8bit|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561458078607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561458078880 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561458079467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/LCD_Interfacing_8bit.map.smsg " "Generated suppressed messages file C:/Users/JASUS/Music/eYSIP/Fire Bird V DE0-Nano/Experiments/FPGA/4_LCD_Interfacing_8bit/LCD_Interfacing_8bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458079610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561458079984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561458079984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561458080214 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561458080214 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1561458080214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561458080214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561458080214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561458080395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 15:51:20 2019 " "Processing ended: Tue Jun 25 15:51:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561458080395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561458080395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561458080395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561458080395 ""}
