{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 03 13:52:54 2021 " "Info: Processing started: Wed Mar 03 13:52:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp_s_alu -c exp_s_alu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp_s_alu -c exp_s_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_s_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exp_s_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_s_alu-rtl " "Info: Found design unit 1: exp_s_alu-rtl" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exp_s_alu " "Info: Found entity 1: exp_s_alu" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp_s_alu " "Info: Elaborating entity \"exp_s_alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "Warning (15610): No output dependent on input pin \"a\[7\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "Warning (15610): No output dependent on input pin \"b\[7\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "Warning (15610): No output dependent on input pin \"a\[0\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "Warning (15610): No output dependent on input pin \"b\[0\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "Warning (15610): No output dependent on input pin \"a\[1\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "Warning (15610): No output dependent on input pin \"b\[1\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "Warning (15610): No output dependent on input pin \"a\[2\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "Warning (15610): No output dependent on input pin \"b\[2\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "Warning (15610): No output dependent on input pin \"a\[3\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "Warning (15610): No output dependent on input pin \"b\[3\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "Warning (15610): No output dependent on input pin \"a\[4\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "Warning (15610): No output dependent on input pin \"b\[4\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "Warning (15610): No output dependent on input pin \"a\[5\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[5\] " "Warning (15610): No output dependent on input pin \"b\[5\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "Warning (15610): No output dependent on input pin \"a\[6\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "Warning (15610): No output dependent on input pin \"b\[6\]\"" {  } { { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 03 13:52:55 2021 " "Info: Processing ended: Wed Mar 03 13:52:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
