#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x111704170 .scope module, "full_adder_tb" "full_adder_tb" 2 5;
 .timescale 0 0;
v0x1117161e0_0 .var "A", 0 0;
v0x111716270_0 .var "B", 0 0;
v0x111716300_0 .var "CIN", 0 0;
v0x111716390_0 .net "COUT", 0 0, L_0x111716930;  1 drivers
v0x111716460_0 .net "S", 0 0, L_0x111716760;  1 drivers
S_0x1117042f0 .scope module, "uut" "Full_Adder" 2 11, 3 25 0, S_0x111704170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
v0x111715ba0_0 .net "A", 0 0, v0x1117161e0_0;  1 drivers
v0x111715c80_0 .net "B", 0 0, v0x111716270_0;  1 drivers
v0x111715d50_0 .net "Cin", 0 0, v0x111716300_0;  1 drivers
v0x111715e20_0 .net "Cout", 0 0, L_0x111716930;  alias, 1 drivers
v0x111715eb0_0 .net "S", 0 0, L_0x111716760;  alias, 1 drivers
v0x111715f80_0 .net "w1", 0 0, L_0x111716570;  1 drivers
v0x111716010_0 .net "w2", 0 0, L_0x111716850;  1 drivers
v0x1117160e0_0 .net "w3", 0 0, L_0x1117168c0;  1 drivers
S_0x111704570 .scope module, "U1" "XOR" 3 34, 3 17 0, S_0x1117042f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x111716570 .functor XOR 1, v0x1117161e0_0, v0x111716270_0, C4<0>, C4<0>;
v0x111704790_0 .net "a", 0 0, v0x1117161e0_0;  alias, 1 drivers
v0x111714840_0 .net "b", 0 0, v0x111716270_0;  alias, 1 drivers
v0x1117148e0_0 .net "y", 0 0, L_0x111716570;  alias, 1 drivers
S_0x1117149e0 .scope module, "U2" "XOR" 3 35, 3 17 0, S_0x1117042f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x111716760 .functor XOR 1, L_0x111716570, v0x111716300_0, C4<0>, C4<0>;
v0x111714c00_0 .net "a", 0 0, L_0x111716570;  alias, 1 drivers
v0x111714cb0_0 .net "b", 0 0, v0x111716300_0;  alias, 1 drivers
v0x111714d40_0 .net "y", 0 0, L_0x111716760;  alias, 1 drivers
S_0x111714e40 .scope module, "U3" "AND" 3 37, 3 1 0, S_0x1117042f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x111716850 .functor AND 1, v0x1117161e0_0, v0x111716270_0, C4<1>, C4<1>;
v0x111715070_0 .net "a", 0 0, v0x1117161e0_0;  alias, 1 drivers
v0x111715120_0 .net "b", 0 0, v0x111716270_0;  alias, 1 drivers
v0x1117151d0_0 .net "y", 0 0, L_0x111716850;  alias, 1 drivers
S_0x1117152b0 .scope module, "U4" "AND" 3 38, 3 1 0, S_0x1117042f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1117168c0 .functor AND 1, L_0x111716570, v0x111716300_0, C4<1>, C4<1>;
v0x1117154c0_0 .net "a", 0 0, L_0x111716570;  alias, 1 drivers
v0x1117155a0_0 .net "b", 0 0, v0x111716300_0;  alias, 1 drivers
v0x111715640_0 .net "y", 0 0, L_0x1117168c0;  alias, 1 drivers
S_0x111715720 .scope module, "U5" "OR" 3 40, 3 9 0, S_0x1117042f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x111716930 .functor OR 1, L_0x111716850, L_0x1117168c0, C4<0>, C4<0>;
v0x111715970_0 .net "a", 0 0, L_0x111716850;  alias, 1 drivers
v0x111715a20_0 .net "b", 0 0, L_0x1117168c0;  alias, 1 drivers
v0x111715ad0_0 .net "y", 0 0, L_0x111716930;  alias, 1 drivers
    .scope S_0x111704170;
T_0 ;
    %vpi_call 2 14 "$dumpfile", "full_adder_tb.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x111704170 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x111704170;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1117161e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111716270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111716300_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1117161e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111716270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111716300_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1117161e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111716270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111716300_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1117161e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111716270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111716300_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1117161e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111716270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111716300_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1117161e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111716270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111716300_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1117161e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111716270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111716300_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1117161e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111716270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111716300_0, 0, 1;
    %delay 1, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_tb.v";
    "./full_adder.v";
