The master branch is the 5-stage-pipline MIPS CPU which use bypass for data dependence. And it use insert bubble to deal with load use.
