Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Spring_2022\ECE178-EmbeddedSystems\178hw3\niosdramproc.qsys --block-symbol-file --output-directory=D:\Spring_2022\ECE178-EmbeddedSystems\178hw3\niosdramproc --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading 178hw3/niosdramproc.qsys
Progress: Reading input file
Progress: Adding Hex_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_0
Progress: Adding Hex_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_1
Progress: Adding Hex_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_2
Progress: Adding Hex_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_3
Progress: Adding Hex_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_4
Progress: Adding Hex_5 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_5
Progress: Adding Hex_6 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_6
Progress: Adding Hex_7 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_7
Progress: Adding LEDG [altera_avalon_pio 17.1]
Progress: Parameterizing module LEDG
Progress: Adding LEDR [altera_avalon_pio 17.1]
Progress: Parameterizing module LEDR
Progress: Adding Push_buttons [altera_avalon_pio 17.1]
Progress: Parameterizing module Push_buttons
Progress: Adding SYSID [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module SYSID
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module clocks
Progress: Adding joseproc3 [altera_nios2_qsys 16.1]
Progress: Parameterizing module joseproc3
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 17.1]
Progress: Parameterizing module switches
Progress: Adding sys_clock_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module sys_clock_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosdramproc.Push_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosdramproc.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosdramproc.SYSID: Time stamp will be automatically updated when this component is generated.
Info: niosdramproc.clocks: Refclk Freq: 50.0
Warning: niosdramproc.joseproc3: Nios II Classic cores are no longer recommended for new projects
Info: niosdramproc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosdramproc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: niosdramproc.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Spring_2022\ECE178-EmbeddedSystems\178hw3\niosdramproc.qsys --synthesis=VERILOG --output-directory=D:\Spring_2022\ECE178-EmbeddedSystems\178hw3\niosdramproc\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading 178hw3/niosdramproc.qsys
Progress: Reading input file
Progress: Adding Hex_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_0
Progress: Adding Hex_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_1
Progress: Adding Hex_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_2
Progress: Adding Hex_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_3
Progress: Adding Hex_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_4
Progress: Adding Hex_5 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_5
Progress: Adding Hex_6 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_6
Progress: Adding Hex_7 [altera_avalon_pio 17.1]
Progress: Parameterizing module Hex_7
Progress: Adding LEDG [altera_avalon_pio 17.1]
Progress: Parameterizing module LEDG
Progress: Adding LEDR [altera_avalon_pio 17.1]
Progress: Parameterizing module LEDR
Progress: Adding Push_buttons [altera_avalon_pio 17.1]
Progress: Parameterizing module Push_buttons
Progress: Adding SYSID [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module SYSID
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module clocks
Progress: Adding joseproc3 [altera_nios2_qsys 16.1]
Progress: Parameterizing module joseproc3
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 17.1]
Progress: Parameterizing module switches
Progress: Adding sys_clock_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module sys_clock_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosdramproc.Push_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosdramproc.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosdramproc.SYSID: Time stamp will be automatically updated when this component is generated.
Info: niosdramproc.clocks: Refclk Freq: 50.0
Warning: niosdramproc.joseproc3: Nios II Classic cores are no longer recommended for new projects
Info: niosdramproc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosdramproc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: niosdramproc.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosdramproc: Generating niosdramproc "niosdramproc" for QUARTUS_SYNTH
Info: Hex_0: Starting RTL generation for module 'niosdramproc_Hex_0'
Info: Hex_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosdramproc_Hex_0 --dir=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0002_Hex_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0002_Hex_0_gen//niosdramproc_Hex_0_component_configuration.pl  --do_build_sim=0  ]
Info: Hex_0: Done RTL generation for module 'niosdramproc_Hex_0'
Info: Hex_0: "niosdramproc" instantiated altera_avalon_pio "Hex_0"
Info: LEDG: Starting RTL generation for module 'niosdramproc_LEDG'
Info: LEDG:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosdramproc_LEDG --dir=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0003_LEDG_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0003_LEDG_gen//niosdramproc_LEDG_component_configuration.pl  --do_build_sim=0  ]
Info: LEDG: Done RTL generation for module 'niosdramproc_LEDG'
Info: LEDG: "niosdramproc" instantiated altera_avalon_pio "LEDG"
Info: LEDR: Starting RTL generation for module 'niosdramproc_LEDR'
Info: LEDR:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosdramproc_LEDR --dir=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0004_LEDR_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0004_LEDR_gen//niosdramproc_LEDR_component_configuration.pl  --do_build_sim=0  ]
Info: LEDR: Done RTL generation for module 'niosdramproc_LEDR'
Info: LEDR: "niosdramproc" instantiated altera_avalon_pio "LEDR"
Info: Push_buttons: Starting RTL generation for module 'niosdramproc_Push_buttons'
Info: Push_buttons:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosdramproc_Push_buttons --dir=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0005_Push_buttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0005_Push_buttons_gen//niosdramproc_Push_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: Push_buttons: Done RTL generation for module 'niosdramproc_Push_buttons'
Info: Push_buttons: "niosdramproc" instantiated altera_avalon_pio "Push_buttons"
Info: SYSID: "niosdramproc" instantiated altera_avalon_sysid_qsys "SYSID"
Info: clocks: "niosdramproc" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: joseproc3: Starting RTL generation for module 'niosdramproc_joseproc3'
Info: joseproc3:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosdramproc_joseproc3 --dir=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0007_joseproc3_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0007_joseproc3_gen//niosdramproc_joseproc3_processor_configuration.pl  --do_build_sim=0  ]
Info: joseproc3: # 2022.04.18 17:07:25 (*) Starting Nios II generation
Info: joseproc3: # 2022.04.18 17:07:25 (*)   Checking for plaintext license.
Info: joseproc3: # 2022.04.18 17:07:26 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: joseproc3: # 2022.04.18 17:07:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: joseproc3: # 2022.04.18 17:07:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: joseproc3: # 2022.04.18 17:07:26 (*)   Plaintext license not found.
Info: joseproc3: # 2022.04.18 17:07:26 (*)   Checking for encrypted license (non-evaluation).
Info: joseproc3: # 2022.04.18 17:07:26 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: joseproc3: # 2022.04.18 17:07:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: joseproc3: # 2022.04.18 17:07:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: joseproc3: # 2022.04.18 17:07:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: joseproc3: # 2022.04.18 17:07:26 (*)   Elaborating CPU configuration settings
Info: joseproc3: # 2022.04.18 17:07:26 (*)   Creating all objects for CPU
Info: joseproc3: # 2022.04.18 17:07:26 (*)     Testbench
Info: joseproc3: # 2022.04.18 17:07:27 (*)     Instruction decoding
Info: joseproc3: # 2022.04.18 17:07:27 (*)       Instruction fields
Info: joseproc3: # 2022.04.18 17:07:27 (*)       Instruction decodes
Info: joseproc3: # 2022.04.18 17:07:27 (*)       Signals for RTL simulation waveforms
Info: joseproc3: # 2022.04.18 17:07:27 (*)       Instruction controls
Info: joseproc3: # 2022.04.18 17:07:27 (*)     Pipeline frontend
Info: joseproc3: # 2022.04.18 17:07:27 (*)     Pipeline backend
Info: joseproc3: # 2022.04.18 17:07:29 (*)   Generating RTL from CPU objects
Info: joseproc3: # 2022.04.18 17:07:31 (*)   Creating encrypted RTL
Info: joseproc3: # 2022.04.18 17:07:31 (*) Done Nios II generation
Info: joseproc3: Done RTL generation for module 'niosdramproc_joseproc3'
Info: joseproc3: "niosdramproc" instantiated altera_nios2_qsys "joseproc3"
Info: jtag_uart_0: Starting RTL generation for module 'niosdramproc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosdramproc_jtag_uart_0 --dir=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0008_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0008_jtag_uart_0_gen//niosdramproc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'niosdramproc_jtag_uart_0'
Info: jtag_uart_0: "niosdramproc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory2_0: Starting RTL generation for module 'niosdramproc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosdramproc_onchip_memory2_0 --dir=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0009_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0009_onchip_memory2_0_gen//niosdramproc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'niosdramproc_onchip_memory2_0'
Info: onchip_memory2_0: "niosdramproc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'niosdramproc_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosdramproc_sdram --dir=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0010_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0010_sdram_gen//niosdramproc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'niosdramproc_sdram'
Info: sdram: "niosdramproc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switches: Starting RTL generation for module 'niosdramproc_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosdramproc_switches --dir=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0011_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0011_switches_gen//niosdramproc_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'niosdramproc_switches'
Info: switches: "niosdramproc" instantiated altera_avalon_pio "switches"
Info: sys_clock_timer: Starting RTL generation for module 'niosdramproc_sys_clock_timer'
Info: sys_clock_timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosdramproc_sys_clock_timer --dir=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0012_sys_clock_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9101_3718720419750550451.dir/0012_sys_clock_timer_gen//niosdramproc_sys_clock_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clock_timer: Done RTL generation for module 'niosdramproc_sys_clock_timer'
Info: sys_clock_timer: "niosdramproc" instantiated altera_avalon_timer "sys_clock_timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosdramproc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosdramproc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosdramproc" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: joseproc3_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "joseproc3_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: joseproc3_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "joseproc3_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: joseproc3_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "joseproc3_data_master_limiter"
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/niosdramproc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/niosdramproc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/niosdramproc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/niosdramproc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: niosdramproc: Done "niosdramproc" with 38 modules, 59 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
