# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/16a2/hdl/verilog" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/856d/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/d5eb/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/16a2/hdl/verilog" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/856d/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/d5eb/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/16a2/hdl/verilog" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/856d/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/d5eb/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/16a2/hdl/verilog" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/856d/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/d5eb/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib  "../../../SingleCycleMIPS-AXI.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/16a2/hdl/verilog" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/856d/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/d5eb/hdl" --include "../../../SingleCycleMIPS-AXI.srcs/sources_1/bd/design_1/ipshared/65a4"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
