<?xml version="1.0" encoding="UTF-8"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
	<vendor>tuni.fi</vendor>
	<name>headsail</name>
	<version>1.0</version>
	<description>Headsail system view</description>
	<cpu>
		<name>other</name>
		<revision>r1p0</revision>
		<endian>little</endian>
		<mpuPresent>false</mpuPresent>
		<fpuPresent>false</fpuPresent>
		<nvicPrioBits>2</nvicPrioBits>
		<vendorSystickConfig>true</vendorSystickConfig>
	</cpu>
	<addressUnitBits>8</addressUnitBits>
	<width>32</width>
	<size>32</size>
	<peripherals>
		<peripheral>
			<name>C2C_config</name>
			<version>1.0</version>
			<baseAddress>0x1FFB00000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0040</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>Configuration_Registers</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>ID</name>
						<description>ID register. Constant ID value</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x1234ABCD</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ID</name>
								<description>ID register. Constant ID value</description>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>INFO</name>
						<description>Version number - AXI Address width - AXI Data width-Reserved</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x20002000</resetValue>
						<resetMask>0xFF00FF00</resetMask>
						<fields>
							<field>
								<name>version</name>
								<description>Version number</description>
								<bitRange>[7:0]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>axi_addr_width</name>
								<description>AXI Address Width</description>
								<bitRange>[15:8]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>axi_data_width</name>
								<description>AXI Data Width</description>
								<bitRange>[23:16]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>STATUS</name>
						<description>Holds status flags. Each Status Flag can either be cleared by writing to the STATUS_CLR register or when the STATUS register is read (must be configured)</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x000F</resetMask>
						<fields>
							<field>
								<name>wr_complete</name>
								<description>Status flag for write transfer completion</description>
								<bitRange>[0:0]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>rd_complete</name>
								<description>Status flag for read transfer completion</description>
								<bitRange>[1:1]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>wr_error</name>
								<description>Status flag for write transfer error</description>
								<bitRange>[2:2]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>rd_error</name>
								<description>Status flag for read transfer error</description>
								<bitRange>[3:3]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>STATUS_CLR</name>
						<description>Acknowledging status register. Clearing each respective one by setting corresponding bit</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x000F</resetMask>
						<fields>
							<field>
								<name>wr_complete</name>
								<description>Acknowledging wr_complete status bit. Clearing wr_complete status flag by setting '1'</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>rd_complete</name>
								<description>Acknowledging rd_complete status bit. Clearing rd_complete status flag by setting '1'</description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>wr_error</name>
								<description>Acknowledging wr_error status bit. Clearing wr_error status flag by setting '1'</description>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>rd_error</name>
								<description>Acknowledging rd_error status bit. Clearing rd_error status flag by setting '1'</description>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>IRQ_EN</name>
						<description>Configuring which of the interrupts are routed to the IRQ pin. Enabling each intterupt signal by setting corresponding bit. All of the interrupts can be enabled and disabled independent from each other.</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x000D</resetMask>
						<fields>
							<field>
								<name>wr_complete</name>
								<description>Configuring wr_complete interrupt is routed to the IRQ pin by setting '1' </description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>rd_complete</name>
								<description>Configuring rd_complete interrupt is routed to the IRQ pin by setting '1' </description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>wr_error</name>
								<description>Configuring wr_error interrupt is routed to the IRQ pin by setting '1' </description>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>rd_error</name>
								<description>Configuring rd_error interrupt is routed to the IRQ pin by setting '1' </description>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>IRQ_CONFIG</name>
						<description>Configures the state (active high/low) and clearing
conditions for the IRQ pin.
Clear: '0' = Use STATUS_CLR to clear
                  '1' = Auto Clear on Read of STATUS register
Polarity: '0' = IRQ active low
                   '1' = IRQ active high</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0003</resetMask>
						<fields>
							<field>
								<name>Clear</name>
								<description>Clear: '0' = Use STATUS_CLR to clear
                  '1' = Auto Clear on Read of STATUS register</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>Polarity</name>
								<description>Polarity: '0' = IRQ active low
                   '1' = IRQ active high</description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>ADDRESS_MAPPING_TX</name>
						<description>Address Mapping for AXI4 slave interface. It provides a subset of the bits that will be used as a map value</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ADDRESS_MAPPING_TX</name>
								<description>Address Mapping for AXI4 slave interface. It provides a subset of the bits that will be used as a map value</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_C2C_CONFIG_2</name>
						<description>PAD configuration Register 2. It is used to perform proper configuration for the corresponding pads of the I/O ports
10 bits per PAD configuration
0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFC03FF0</resetMask>
						<fields>
							<field>
								<name>pad_PHY_DATA_ACK_RX_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[9:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pad_PHY_DATA_VALID_RX_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[19:10]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pad_PHY_DATA_RX_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[29:20]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_C2C_CONFIG_1</name>
						<description>PAD configuration Register 1. It is used to perform proper configuration for the corresponding pads of the I/O ports
10 bits per PAD configuration
0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFC03FF0</resetMask>
						<fields>
							<field>
								<name>pad_PHY_DATA_ACK_TX_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[9:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pad_PHY_DATA_VALID_TX_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[19:10]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pad_PHY_DATA_TX_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[29:20]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>ADDRESS_MASKING_RX</name>
						<description>Address Masking for AXI4 master interface. It specifies a bitmask.
address_masking (i) =  1  :  address_out(i) &lt;=address_in(i)
address_masking (i) =  0  :  address_out(i) &lt;= address_mapping(i)
E.g.    address_in = 0x70007000
          address_masking= 0x0000FFFF
          address_mapping = 0xABCD0000
          address_out = 0xABCD7000</description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ADDRESS_MASKING_RX</name>
								<description>Address Masking for AXI4 master interface. It specifies a bitmask.
address_masking (i) =  1  :  address_out(i) &lt;=address_in(i)
address_masking (i) =  0  :  address_out(i) &lt;= address_mapping(i)
E.g.    address_in = 0x70007000
          address_masking= 0x0000FFFF
          address_mapping = 0xABCD0000
          address_out = 0xABCD7000</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>ADDRESS_MAPPING_RX</name>
						<description>Address Mapping for AXI4 master interface. It provides a subset of the bits that will be used as a map value</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ADDRESS_MAPPING_RX</name>
								<description>Address Mapping for AXI4 master interface. It provides a subset of the bits that will be used as a map value</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>ADDRESS_MASKING_TX</name>
						<description>Address Masking for AXI4 slave interface. It specifies a bitmask.
address_masking (i) =  1  :  address_out(i) &lt;=address_in(i)
address_masking (i) =  0  :  address_out(i) &lt;= address_mapping(i)
E.g.    address_in = 0x70007000
          address_masking= 0x0000FFFF
          address_mapping = 0xABCD0000
          address_out = 0xABCD7000</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ADDRESS_MASKING_TX</name>
								<description>Address Masking for AXI4 slave interface. It specifies a bitmask.
address_masking (i) =  1  :  address_out(i) &lt;=address_in(i)
address_masking (i) =  0  :  address_out(i) &lt;= address_mapping(i)
E.g.    address_in = 0x70007000
          address_masking= 0x0000FFFF
          address_mapping = 0xABCD0000
          address_out = 0xABCD7000</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>C2C_parallel</name>
			<version>1.0</version>
			<baseAddress>0x170080000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x10000000</size>
				<usage>reserved</usage>
			</addressBlock>
			<registers/>
		</peripheral>
		<peripheral>
			<name>C2C_serial</name>
			<version>1.0</version>
			<baseAddress>0x1FFC00000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0074</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>Configuration</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>ID</name>
						<description>ID register. Constant ID value</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0xABCD9876</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ID</name>
								<description>ID register. Constant ID value</description>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>INFO</name>
						<description>Version number - AXI Address width - AXI Data width-Reserved</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x20002000</resetValue>
						<resetMask>0xFF00FF00</resetMask>
						<fields>
							<field>
								<name>version</name>
								<description>Version number</description>
								<bitRange>[7:0]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>axi_addr_width</name>
								<description>AXI Address Width</description>
								<bitRange>[15:8]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>axi_data_width</name>
								<description>AXI Data Width</description>
								<bitRange>[23:16]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>CLK_DIVIDER_CONF</name>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DIVIDER</name>
								<bitRange>[3:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>4</dim>
						<dimIncrement>4</dimIncrement>
						<name>LANE_STATUS[%s]</name>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>STATUS</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>4</dim>
						<dimIncrement>4</dimIncrement>
						<name>TEST_DIAGNOSIS_CONFIG[%s]</name>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>CONFIG</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>4</dim>
						<dimIncrement>4</dimIncrement>
						<name>LANE_CONFIG[%s]</name>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>CONFIG</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD2_CONFIG</name>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFC03FF0</resetMask>
						<fields>
							<field>
								<name>pad_ser_DATA_TX_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[9:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pad_ser_DATA_RX_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[19:10]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pad_ser_CLK_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[29:20]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD1_CONFIG</name>
						<description>PAD configuration Register 1. It is used to perform proper configuration for the corresponding pads of the I/O ports
10 bits per PAD configuration
0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFC03FF0</resetMask>
						<fields>
							<field>
								<name>pad_ser_DATA_TX_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[9:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pad_ser_DATA_RX_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[19:10]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pad_ser_CLK_config</name>
								<description>0: drive strenght / 1: drive strenght / 2: schmitt trigger / 3: schmitt trigger  / 4: rate / 5: output en(0) / 6: hold  / 7: pull enable  / 8: pd(0)/pu(1) / 9: input en(1)</description>
								<bitRange>[29:20]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>ADDRESS_MASKING_RX</name>
						<description>Address Masking for AXI4 master interface. It specifies a bitmask.
address_masking (i) =  1  :  address_out(i) &lt;=address_in(i)
address_masking (i) =  0  :  address_out(i) &lt;= address_mapping(i)
E.g.    address_in = 0x70007000
          address_masking= 0x0000FFFF
          address_mapping = 0xABCD0000
          address_out = 0xABCD7000</description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ADDRESS_MASKING_RX</name>
								<description>Address Masking for AXI4 master interface. It specifies a bitmask.
address_masking (i) =  1  :  address_out(i) &lt;=address_in(i)
address_masking (i) =  0  :  address_out(i) &lt;= address_mapping(i)
E.g.    address_in = 0x70007000
          address_masking= 0x0000FFFF
          address_mapping = 0xABCD0000
          address_out = 0xABCD7000</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>ADDRESS_MAPPING_RX</name>
						<description>Address Mapping for AXI4 master interface. It provides a subset of the bits that will be used as a map value</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ADDRESS_MAPPING_RX</name>
								<description>Address Mapping for AXI4 master interface. It provides a subset of the bits that will be used as a map value</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>ADDRESS_MASKING_TX</name>
						<description>Address Masking for AXI4 slave interface. It specifies a bitmask.
address_masking (i) =  1  :  address_out(i) &lt;=address_in(i)
address_masking (i) =  0  :  address_out(i) &lt;= address_mapping(i)
E.g.    address_in = 0x70007000
          address_masking= 0x0000FFFF
          address_mapping = 0xABCD0000
          address_out = 0xABCD7000</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ADDRESS_MASKING_TX</name>
								<description>Address Masking for AXI4 slave interface. It specifies a bitmask.
address_masking (i) =  1  :  address_out(i) &lt;=address_in(i)
address_masking (i) =  0  :  address_out(i) &lt;= address_mapping(i)
E.g.    address_in = 0x70007000
          address_masking= 0x0000FFFF
          address_mapping = 0xABCD0000
          address_out = 0xABCD7000</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>ADDRESS_MAPPING_TX</name>
						<description>Address Mapping for AXI4 slave interface. It provides a subset of the bits that will be used as a map value</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ADDRESS_MAPPING_TX</name>
								<description>Address Mapping for AXI4 slave interface. It provides a subset of the bits that will be used as a map value</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>IRQ_CONFIG</name>
						<description>Configures the state (active high/low) and clearing
conditions for the IRQ pin.
Clear: '0' = Use STATUS_CLR to clear
                  '1' = Auto Clear on Read of STATUS register
Polarity: '0' = IRQ active low
                   '1' = IRQ active high</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0003</resetMask>
						<fields>
							<field>
								<name>Clear</name>
								<description>Clear: '0' = Use STATUS_CLR to clear
                  '1' = Auto Clear on Read of STATUS register</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>Polarity</name>
								<description>Polarity: '0' = IRQ active low
                   '1' = IRQ active high</description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>IRQ_EN</name>
						<description>Configuring which of the interrupts are routed to the IRQ pin. Enabling each intterupt signal by setting corresponding bit. All of the interrupts can be enabled and disabled independent from each other.</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x000F</resetMask>
						<fields>
							<field>
								<name>wr_complete</name>
								<description>Configuring wr_complete interrupt is routed to the IRQ pin by setting '1' </description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>rd_complete</name>
								<description>Configuring rd_complete interrupt is routed to the IRQ pin by setting '1' </description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>wr_error_0</name>
								<description>Configuring wr_error interrupt is routed to the IRQ pin by setting '1' </description>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>rd_error</name>
								<description>Configuring rd_error interrupt is routed to the IRQ pin by setting '1' </description>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>STATUS_CLR</name>
						<description>Acknowledging status register. Clearing each respective one by setting corresponding bit</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x000F</resetMask>
						<fields>
							<field>
								<name>wr_complete</name>
								<description>Acknowledging wr_complete status bit. Clearing wr_complete status flag by setting '1'</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>rd_complete</name>
								<description>Acknowledging rd_complete status bit. Clearing rd_complete status flag by setting '1'</description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>wr_error_0</name>
								<description>Acknowledging wr_error status bit. Clearing wr_error status flag by setting '1'</description>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>rd_error</name>
								<description>Acknowledging rd_error status bit. Clearing rd_error status flag by setting '1'</description>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>STATUS</name>
						<description>Holds status flags. Each Status Flag can either be cleared by writing to the STATUS_CLR register or when the STATUS register is read (must be configured)</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x000F</resetMask>
						<fields>
							<field>
								<name>wr_complete</name>
								<description>Status flag for write transfer completion</description>
								<bitRange>[0:0]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>rd_complete</name>
								<description>Status flag for read transfer completion</description>
								<bitRange>[1:1]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>wr_error</name>
								<description>Status flag for write transfer error</description>
								<bitRange>[2:2]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>rd_error</name>
								<description>Status flag for read transfer error</description>
								<bitRange>[3:3]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>C2C_serial</name>
			<version>1.0</version>
			<baseAddress>0x180080000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x10000000</size>
				<usage>reserved</usage>
			</addressBlock>
			<registers/>
		</peripheral>
		<peripheral>
			<name>DLA</name>
			<version>1.0</version>
			<baseAddress>0x1FF700000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0068</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>CTRL</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>status</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>buf_done</name>
								<bitRange>[0:0]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>mac_done</name>
								<bitRange>[1:1]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>pp_done</name>
								<bitRange>[2:2]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>dma_irq</name>
								<bitRange>[3:3]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>dla_ctrl</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>cpu_fe</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>hpRst</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>sw_irq</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>mac_ctrl</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>simdSelect</name>
								<bitRange>[2:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>clip</name>
								<bitRange>[12:8]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>buf_input</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>width</name>
								<bitRange>[8:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>height</name>
								<bitRange>[17:9]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>channels</name>
								<bitRange>[29:18]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>buf_kernel0</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>width</name>
								<bitRange>[3:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>height</name>
								<bitRange>[7:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>s_channels</name>
								<bitRange>[19:8]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>buf_kernel1</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>num</name>
								<bitRange>[11:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>buf_pad</name>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>top</name>
								<bitRange>[3:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>right</name>
								<bitRange>[7:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>bottom</name>
								<bitRange>[11:8]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>left</name>
								<bitRange>[15:12]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>value</name>
								<bitRange>[23:16]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>pp_input</name>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>width</name>
								<bitRange>[8:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>height</name>
								<bitRange>[24:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>buf_stride</name>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>x</name>
								<bitRange>[3:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>y</name>
								<bitRange>[19:16]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>buf_data_bank</name>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>a</name>
								<bitRange>[3:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>b</name>
								<bitRange>[19:16]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>buf_data_wait_b</name>
						<addressOffset>0x0034</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>data_b</name>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>buf_data_wait_a</name>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>data_a</name>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>pp_axi_read</name>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>addr</name>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>pp_axi_write</name>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>addr</name>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>power_stat</name>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>ack1</name>
								<bitRange>[0:0]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>ack2</name>
								<bitRange>[1:1]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>power_ctrl</name>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>down1</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>down2</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>iso</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>mac_sat_min</name>
						<addressOffset>0x0058</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>minimum</name>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>mac_sat_max</name>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>maximum</name>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>dma_pad</name>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>config</name>
								<bitRange>[19:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>dma_ctrl</name>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>read_event</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>write_event</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>buf_pipe_stall</name>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>cycles</name>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>buf_ctrl</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>conv_mode</name>
								<bitRange>[3:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>read_a_valid</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>read_b_valid</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>handshake</name>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>buffer_valid</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>mac_valid</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pool_valid</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>active_valid</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>bufferEnable</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>MACEnable</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>activeEnable</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>poolEnable</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>biasEnable</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>bypassEnable</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>pp_ptrl</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>active_mode</name>
								<bitRange>[1:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>reLu</name>
								<bitRange>[3:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>max</name>
								<bitRange>[5:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pp_select</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>pool_mode</name>
								<bitRange>[8:7]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>clip</name>
								<bitRange>[20:16]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>mac_data_b_wait</name>
						<addressOffset>0x003C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>cycles</name>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>mac_pipe_stall</name>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>cycles</name>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>DSP</name>
			<version>1.0</version>
			<description>Stores different status information about the core</description>
			<baseAddress>0x1FF800000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0018</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x0200</offset>
				<size>0x0018</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x0300</offset>
				<size>0x0054</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x0040</offset>
				<size>0x0014</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x00020000</offset>
				<size>0x00010000</size>
				<usage>reserved</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>status</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>dsp_status</name>
						<description>Status: Shows why the TTA core is in a break state
Bit 0: single-stepping breakpoint
Bit 1: Breakpoint 1
Bit 2: Breakpoint 2
Bit 3: Manual breakpoint</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x000F</resetMask>
						<fields>
							<field>
								<name>single_stepping_bp</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>bp1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>manual_bp</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>bp2</name>
								<bitRange>[3:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>pc</name>
						<description>Program counter</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>pc</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cycle_count_lo</name>
						<description>Low part of Cycle count register</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>lo</name>
								<description>Cycle count (low 32 bits)</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cycle_count_hi</name>
						<description>High part of Cycle count register</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>hi</name>
								<description>Cycle count (high 32 bits)</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>stall_count_lo</name>
						<description>Low part of Stall count</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>lo</name>
								<description>Stall count (low 32 bits)</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>stall_count_hi</name>
						<description>High part of Stall count</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>hi</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>ctrl</name>
					<addressOffset>0x0200</addressOffset>
					<register>
						<name>cmd</name>
						<description> Command (1 = reset, 2 = run, 4 = break)</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>cmd</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>start_addr</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>addr</name>
								<description>star</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>bp_en</name>
						<description>Breakpoint enable

Bit 0-1: Reserved
Bit 2: Enable single-stepping breakpoint
Bit 3: Enable breakpoint 1
Bit 3: Enable breakpoint 2</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x001C</resetMask>
						<fields>
							<field>
								<name>single_step_bp_en</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>enable_breakpoint_1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>enable_breakpoint_2</name>
								<bitRange>[4:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>bp1_addr</name>
						<description>Breakpoint 1 address</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>addr</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>bp2_addr</name>
						<description>Breakpoint 2 address</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>addr</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cycle_count_bp</name>
						<description>Cycle count breakpoint</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>bp</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>processor_info</name>
					<addressOffset>0x0300</addressOffset>
					<register>
						<name>device_class</name>
						<description>Device class (0x774)</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000774</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>device_class</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>interface_version</name>
						<description>Interface version (0x3)
</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>interface_version</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>core_count</name>
						<description>Core count</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000001</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>core_count</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ctrl_size</name>
						<description>CTRL size, per core, in bytes</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000400</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>size</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ptr_size</name>
						<description>Pointer size</description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000004</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ptr_size</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>feature_flags_hi</name>
						<description>Feature flags, high 32 bits</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>feature_flags_hi</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>feature_flags_lo</name>
						<description>Feature flags, low 32 bits</description>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000001</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>feature_flags_lo</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>data_mem_start_hi</name>
						<description>Data memory start, high 32 bits</description>
						<addressOffset>0x003C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>start_hi</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>data_mem_start_lo</name>
						<description>Data memory start, low 32 bits</description>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0xFF830000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>start_lo</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>data_mem_size_hi</name>
						<description>Data memory size in bytes, high 32 bits</description>
						<addressOffset>0x0034</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>size_hi</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>data_mem_size_lo</name>
						<description>Data memory size in bytes, low 32 bits</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000FF00</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>size_lo</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cq_mem_start_hi</name>
						<description>CQ memory start, high 32 bits</description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>start_hi</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cq_mem_start_lo</name>
						<description>CQ memory start, low 32 bits</description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0xFF83FF00</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>start_lo</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cq_mem_size_hi</name>
						<description>CQ memory size, high 32 bits</description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>size_hi</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cq_mem_size_lo</name>
						<description>CQ memory size, low 32 bits</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000100</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>size_lo</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>instr_mem_start_hi</name>
						<description>Start of instruction memory, high 32-bits</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>start_hi</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>instr_mem_start_lo</name>
						<description>Start of instruction memory, low 32 bits</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0xFF810000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>start_lo</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>instr_mem_size</name>
						<description> Instruction memory size, in bytes</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00010000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>size</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>bp_count</name>
						<description> Breakpoint count (0x2)</description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000002</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>count</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>debug_feature_support</name>
						<description>Debug feature support (0x1)
</description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000001</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>debug_feature_support</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>bus_trace</name>
					<addressOffset>0x0040</addressOffset>
					<register>
						<name>bus_trace0</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>bus_trace</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>bus_trace1</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>bus_trace</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>bus_trace2</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>bus_trace</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>bus_trace3</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>bus_trace</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>bus_trace4</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>bus_trace</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>EthSSPadConf</name>
			<version>1.0</version>
			<baseAddress>0x1FF400000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0044</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>padCfg</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>PAD_RGMII_1_RX_CLK</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0224</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>RGMII_SEL</name>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>RGMII_SEL</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>SEL_TSN_IP</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SEL_ETH_IP</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_MDIO_2_MDIO</name>
						<addressOffset>0x003C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0235</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-only</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-only</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_1_RX_DATA</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0224</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_2_TX_CTL</name>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0011</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_2_RX_DATA</name>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0224</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_2_RX_CLK</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0224</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_2_RX_CTL</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0224</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_1_TX_CTL</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0011</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_1_TX_CLK</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0011</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_1_TX_DATA</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0011</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_2_TX_CLK</name>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0011</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_MDIO_1_MDC</name>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0011</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_MDIO_1_MDIO</name>
						<addressOffset>0x0034</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0235</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-only</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-only</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_2_TX_DATA</name>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0011</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_MDIO_2_MDC</name>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0011</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_RGMII_1_RX_CTL</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0224</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_output</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_output</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>disable_pad</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enable_pad</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_pull</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_pull</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>pull_up</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>pull_down</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>enable_input</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disable_input</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>mdio_map0</name>
			<version>1.6</version>
			<baseAddress>0x1FF400200</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x001C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>mdio</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>MDIO_CTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0007</resetMask>
						<fields>
							<field>
								<name>MDIO_CTRL</name>
								<bitRange>[2:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_WR_DATA</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0xFFFF</resetMask>
						<fields>
							<field>
								<name>MDIO_WR_DATA</name>
								<bitRange>[15:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_DIV</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x000A</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>MDIO_DIV</name>
								<bitRange>[7:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_ADDR_PHY</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x001F</resetMask>
						<fields>
							<field>
								<name>MDIO_ADDR_PHY</name>
								<bitRange>[4:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_ADDR_ON_PHY</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x001F</resetMask>
						<fields>
							<field>
								<name>MDIO_ADDR_ON_PHY</name>
								<bitRange>[4:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_STATUS</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>MDIO_STATUS</name>
								<bitRange>[0:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_RD_DATA</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0xFFFF</resetMask>
						<fields>
							<field>
								<name>MDIO_RD_DATA</name>
								<bitRange>[15:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>mdio_map1</name>
			<version>1.6</version>
			<baseAddress>0x1FF400400</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x001C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>mdio</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>MDIO_CTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0007</resetMask>
						<fields>
							<field>
								<name>MDIO_CTRL</name>
								<bitRange>[2:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_WR_DATA</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0xFFFF</resetMask>
						<fields>
							<field>
								<name>MDIO_WR_DATA</name>
								<bitRange>[15:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_DIV</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x000A</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>MDIO_DIV</name>
								<bitRange>[7:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_ADDR_PHY</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x001F</resetMask>
						<fields>
							<field>
								<name>MDIO_ADDR_PHY</name>
								<bitRange>[4:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_ADDR_ON_PHY</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x001F</resetMask>
						<fields>
							<field>
								<name>MDIO_ADDR_ON_PHY</name>
								<bitRange>[4:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_STATUS</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>MDIO_STATUS</name>
								<bitRange>[0:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>MDIO_RD_DATA</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0xFFFF</resetMask>
						<fields>
							<field>
								<name>MDIO_RD_DATA</name>
								<bitRange>[15:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>HPC</name>
			<version>1.0</version>
			<baseAddress>0x1FFE00000</baseAddress>
			<addressBlock>
				<offset>0x00060000</offset>
				<size>0x00010000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x00050000</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x00052000</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x00080000</offset>
				<size>0x00010000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x00054000</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>clint</name>
					<addressOffset>0x00060000</addressOffset>
					<register>
						<dim>4</dim>
						<dimIncrement>8</dimIncrement>
						<name>mtimecmp[%s]</name>
						<description>Array of machine mode timer compare registers for all Harts

A timer interrupt for Hart #n is signalled whenever mtime is greater than or equal to the value in mtimecmp[n]. The timer interrupt is reflected in mtip bit of the mip register.</description>
						<addressOffset>0x4000</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>mtimecmp</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>4</dim>
						<dimIncrement>8</dimIncrement>
						<name>msip[%s]</name>
						<description>Array of machine mode software interrupts (IPI) for all Harts

Machine-mode software interrupts are generated by writing to msip. Software interrupts are commonly usde for interprocessor communication. This is usually done by one Hart writing into another Harts msip register.</description>
						<addressOffset>0x0000</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>msip</name>
								<bitRange>[0:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>mtime</name>
						<description>Cycle counter. A timer interrupt for Hart #n is signalled whenever mtime is greater than or equal to the value in mtimecmp[n]. The timer interrupt is reflected in mtip bit of the mip register.</description>
						<addressOffset>0xBFF8</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>mtime</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>timer</name>
					<addressOffset>0x00050000</addressOffset>
					<register>
						<name>timer3_cmp</name>
						<description>Timer compare register for timer 3. Writing this will zero timer register for timer 3.</description>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>cmp</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>timer3_ctrl</name>
						<description>Control register for timer 3</description>
						<addressOffset>0x0034</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>en</name>
								<description>Enable timer</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>prescaler</name>
								<description>Prescaler bits</description>
								<bitRange>[5:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>timer3_timer</name>
						<description>Monotonically increasing timer register for timer 3</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>timer</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>timer2_cmp</name>
						<description>Timer compare register for timer 2. Writing this will zero timer register for timer 2.</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>cmp</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>timer2_ctrl</name>
						<description>Control register for timer 2</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>en</name>
								<description>Enable timer</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>prescaler</name>
								<description>Prescaler bits</description>
								<bitRange>[5:3]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>timer2_timer</name>
						<description>Monotonically increasing timer register for timer 2</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>timer</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>timer1_cmp</name>
						<description>Timer compare register for timer 1. Writing this will zero timer register for timer 1.</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>cmp</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>timer1_ctrl</name>
						<description>Control register for timer 1</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>en</name>
								<description>Enable timer</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>prescaler</name>
								<description>Prescaler bits</description>
								<bitRange>[5:3]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>timer1_timer</name>
						<description>Monotonically increasing timer register for timer 1</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>timer</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>timer0_cmp</name>
						<description>Timer compare register for timer 0. Writing this will zero timer register for timer 0.</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>cmp</name>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>timer0_ctrl</name>
						<description>Control register for timer 0</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>en</name>
								<description>Enable timer</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>prescaler</name>
								<description>Prescaler bits</description>
								<bitRange>[5:3]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>timer0_timer</name>
						<description>Monotonically increasing timer register for timer 0</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>timer</name>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>l2_config</name>
					<addressOffset>0x00052000</addressOffset>
					<register>
						<name>en</name>
						<description>Enable L2 cache</description>
						<addressOffset>0x0000</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>en</name>
								<bitRange>[0:0]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>disabled</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>enabled</name>
										<value>1</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>plic</name>
					<addressOffset>0x00080000</addressOffset>
					<register>
						<name>base</name>
						<description>Reserved</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>claim_complete_7</name>
						<description>Claim/complete for Hart 3 S-mode (context #7)

Read performs 'claim', which returns the ID of the highest-priority pending interrupt or zero if there is no pending interrupts. A successful claim also atomically clears the corresponding pending bit on the interrupt source.

A 'complete' is performed by writing the received interrupt ID back into claim/complete, once an interrupt handler has been completed.

If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is silently ignored.</description>
						<addressOffset>0xB004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>claim_complete</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>prio_thr_7</name>
						<description>Priority threshold for Hart 3 S-Mode (context #7)

HPC masks all PLIC interrupts of a priority less than or equal to threshold. E.g., threshold zero permits all interrupts with non-zero priority, while 7 masks all interrupts.</description>
						<addressOffset>0xB000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFF8</resetMask>
						<fields>
							<field>
								<name>thr</name>
								<bitRange>[2:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>reserved</name>
								<bitRange>[31:3]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>claim_complete_6</name>
						<description>Claim/complete for Hart 3 M-mode (context #6)

Read performs 'claim', which returns the ID of the highest-priority pending interrupt or zero if there is no pending interrupts. A successful claim also atomically clears the corresponding pending bit on the interrupt source.

A 'complete' is performed by writing the received interrupt ID back into claim/complete, once an interrupt handler has been completed.

If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is silently ignored.</description>
						<addressOffset>0xA004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>claim_complete</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>prio_thr_6</name>
						<description>Priority threshold for Hart 3 M-Mode (context #6)

HPC masks all PLIC interrupts of a priority less than or equal to threshold. E.g., threshold zero permits all interrupts with non-zero priority, while 7 masks all interrupts.</description>
						<addressOffset>0xA000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFF8</resetMask>
						<fields>
							<field>
								<name>thr</name>
								<bitRange>[2:0]</bitRange>
							</field>
							<field>
								<name>reserved</name>
								<bitRange>[31:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>claim_complete_5</name>
						<description>Claim/complete for Hart 2 S-Mode (context #5)

Read performs 'claim', which returns the ID of the highest-priority pending interrupt or zero if there is no pending interrupts. A successful claim also atomically clears the corresponding pending bit on the interrupt source.

A 'complete' is performed by writing the received interrupt ID back into claim/complete, once an interrupt handler has been completed.

If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is silently ignored.</description>
						<addressOffset>0x9004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>claim_complete</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>prio_thr_5</name>
						<description>Priority threshold for Hart 2 S-Mode (context #5)

HPC masks all PLIC interrupts of a priority less than or equal to threshold. E.g., threshold zero permits all interrupts with non-zero priority, while 7 masks all interrupts.</description>
						<addressOffset>0x9000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFF8</resetMask>
						<fields>
							<field>
								<name>thr</name>
								<bitRange>[2:0]</bitRange>
							</field>
							<field>
								<name>reserved</name>
								<bitRange>[31:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>claim_complete_4</name>
						<description>Claim/complete for Hart 2 M-mode (context #4)

Read performs 'claim', which returns the ID of the highest-priority pending interrupt or zero if there is no pending interrupts. A successful claim also atomically clears the corresponding pending bit on the interrupt source.

A 'complete' is performed by writing the received interrupt ID back into claim/complete, once an interrupt handler has been completed.

If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is silently ignored.</description>
						<addressOffset>0x8004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>claim_complete</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>prio_thr_4</name>
						<description>Priority threshold for Hart 2 M-Mode (context #4)

HPC masks all PLIC interrupts of a priority less than or equal to threshold. E.g., threshold zero permits all interrupts with non-zero priority, while 7 masks all interrupts.</description>
						<addressOffset>0x8000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFF8</resetMask>
						<fields>
							<field>
								<name>thr</name>
								<bitRange>[2:0]</bitRange>
							</field>
							<field>
								<name>reserved</name>
								<bitRange>[31:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>claim_complete_3</name>
						<description>Claim/complete for Hart 1 S-mode (context #3)

Read performs 'claim', which returns the ID of the highest-priority pending interrupt or zero if there is no pending interrupts. A successful claim also atomically clears the corresponding pending bit on the interrupt source.

A 'complete' is performed by writing the received interrupt ID back into claim/complete, once an interrupt handler has been completed.

If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is silently ignored.</description>
						<addressOffset>0x7004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>claim_complete</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>prio_thr_3</name>
						<description>Priority threshold for Hart 1 S-Mode (context #3)

HPC masks all PLIC interrupts of a priority less than or equal to threshold. E.g., threshold zero permits all interrupts with non-zero priority, while 7 masks all interrupts.</description>
						<addressOffset>0x7000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFF8</resetMask>
						<fields>
							<field>
								<name>thr</name>
								<bitRange>[2:0]</bitRange>
							</field>
							<field>
								<name>reserved</name>
								<bitRange>[31:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>claim_complete_2</name>
						<description>Claim/complete for Hart 1 M-mode (context #2)

Read performs 'claim', which returns the ID of the highest-priority pending interrupt or zero if there is no pending interrupts. A successful claim also atomically clears the corresponding pending bit on the interrupt source.

A 'complete' is performed by writing the received interrupt ID back into claim/complete, once an interrupt handler has been completed.

If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is silently ignored.</description>
						<addressOffset>0x6004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>claim_complete</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>prio_thr_2</name>
						<description>Priority threshold for Hart 1 M-Mode (context #2)

HPC masks all PLIC interrupts of a priority less than or equal to threshold. E.g., threshold zero permits all interrupts with non-zero priority, while 7 masks all interrupts.</description>
						<addressOffset>0x6000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFF8</resetMask>
						<fields>
							<field>
								<name>thr</name>
								<bitRange>[2:0]</bitRange>
							</field>
							<field>
								<name>reserved</name>
								<bitRange>[31:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>claim_complete_1</name>
						<description>Claim/complete for Hart 0 S-mode (context #1)

Read performs 'claim', which returns the ID of the highest-priority pending interrupt or zero if there is no pending interrupts. A successful claim also atomically clears the corresponding pending bit on the interrupt source.

A 'complete' is performed by writing the received interrupt ID back into claim/complete, once an interrupt handler has been completed.

If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is silently ignored.</description>
						<addressOffset>0x5004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>claim_complete</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>prio_thr_1</name>
						<description>Priority threshold for Hart 0 S-Mode (context #1)

HPC masks all PLIC interrupts of a priority less than or equal to threshold. E.g., threshold zero permits all interrupts with non-zero priority, while 7 masks all interrupts.</description>
						<addressOffset>0x5000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFF8</resetMask>
						<fields>
							<field>
								<name>thr</name>
								<bitRange>[2:0]</bitRange>
							</field>
							<field>
								<name>reserved</name>
								<bitRange>[31:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>claim_complete_0</name>
						<description>Claim/complete for Hart 0 M-mode (context #0)

Read performs 'claim', which returns the ID of the highest-priority pending interrupt or zero if there is no pending interrupts. A successful claim also atomically clears the corresponding pending bit on the interrupt source.

A 'complete' is performed by writing the received interrupt ID back into claim/complete, once an interrupt handler has been completed.

If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is silently ignored.</description>
						<addressOffset>0x4004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>claim_complete</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>prio_thr_0</name>
						<description>Priority threshold for Hart 0 M-Mode (context #0)

HPC masks all PLIC interrupts of a priority less than or equal to threshold. E.g., threshold zero permits all interrupts with non-zero priority, while 7 masks all interrupts.</description>
						<addressOffset>0x4000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFF8</resetMask>
						<fields>
							<field>
								<name>thr</name>
								<bitRange>[2:0]</bitRange>
							</field>
							<field>
								<name>reserved</name>
								<bitRange>[31:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>8</dim>
						<dimIncrement>4</dimIncrement>
						<name>irq_enable[%s]</name>
						<description>IRQ enable bits for Hart context #[%s]. `idx / 2` is core-#. Even indices are M-mode, odd indices are S-mode.</description>
						<addressOffset>0x2000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>timer0_int0</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>timer0_int1</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>timer1_int0</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>timer1_int1</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>timer2_int0</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>timer2_int1</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>timer3_int0</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>timer3_int1</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>ext_int0</name>
								<bitRange>[9:9]</bitRange>
							</field>
							<field>
								<name>ext_int1</name>
								<bitRange>[10:10]</bitRange>
							</field>
							<field>
								<name>ext_int2</name>
								<bitRange>[11:11]</bitRange>
							</field>
							<field>
								<name>ext_int3</name>
								<bitRange>[12:12]</bitRange>
							</field>
							<field>
								<name>ext_int4</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>ext_int5</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>ext_int6</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>ext_int7</name>
								<bitRange>[16:16]</bitRange>
							</field>
							<field>
								<name>ext_int8</name>
								<bitRange>[17:17]</bitRange>
							</field>
							<field>
								<name>ext_int9</name>
								<bitRange>[18:18]</bitRange>
							</field>
							<field>
								<name>ext_int10</name>
								<bitRange>[19:19]</bitRange>
							</field>
							<field>
								<name>ext_int11</name>
								<bitRange>[20:20]</bitRange>
							</field>
							<field>
								<name>ext_int12</name>
								<bitRange>[21:21]</bitRange>
							</field>
							<field>
								<name>ext_int13</name>
								<bitRange>[22:22]</bitRange>
							</field>
							<field>
								<name>ext_int14</name>
								<bitRange>[23:23]</bitRange>
							</field>
							<field>
								<name>ext_int15</name>
								<bitRange>[24:24]</bitRange>
							</field>
							<field>
								<name>ext_int16</name>
								<bitRange>[25:25]</bitRange>
							</field>
							<field>
								<name>ext_int17</name>
								<bitRange>[26:26]</bitRange>
							</field>
							<field>
								<name>ext_int18</name>
								<bitRange>[27:27]</bitRange>
							</field>
							<field>
								<name>ext_int19</name>
								<bitRange>[28:28]</bitRange>
							</field>
							<field>
								<name>ext_int20</name>
								<bitRange>[29:29]</bitRange>
							</field>
							<field>
								<name>ext_int21</name>
								<bitRange>[30:30]</bitRange>
							</field>
							<field>
								<name>ext_int22</name>
								<bitRange>[31:31]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>23</dim>
						<dimIncrement>4</dimIncrement>
						<name>ext_prio[%s]</name>
						<description>Interrupt priority for external interrupt [%s]</description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>prio</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>2</dim>
						<dimIncrement>4</dimIncrement>
						<name>timer3_prio[%s]</name>
						<description>Interrupt priority for timer 3 interrupt [%s] (timer overflow interrupt). Max priority is 7.</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>prio</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>2</dim>
						<dimIncrement>4</dimIncrement>
						<name>timer2_prio[%s]</name>
						<description>Interrupt priority for timer 2 interrupt [%s] (timer overflow interrupt). Max priority is 7.</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>prio</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>2</dim>
						<dimIncrement>4</dimIncrement>
						<name>timer1_prio[%s]</name>
						<description>Interrupt priority for timer 1 interrupt [%s] (timer overflow interrupt). Max priority is 7.</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>prio</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>2</dim>
						<dimIncrement>4</dimIncrement>
						<name>timer0_prio[%s]</name>
						<description>Interrupt priority for timer 0 interrupt [%s] (timer overflow interrupt). Max priority is 7.</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>prio</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>cluster_config</name>
					<addressOffset>0x00054000</addressOffset>
					<register>
						<name>core0_boot_addr</name>
						<description>Core #0 boot address</description>
						<addressOffset>0x0000</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000010000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>boot_addr</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>core1_boot_addr</name>
						<description>Core #1 boot address</description>
						<addressOffset>0x0008</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000010000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>boot_addr</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>core2_boot_addr</name>
						<description>Core #2 boot address</description>
						<addressOffset>0x0010</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000010000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>boot_addr</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>core3_boot_addr</name>
						<description>Core #3 boot address</description>
						<addressOffset>0x0018</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000010000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>boot_addr</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_length7</name>
						<description>Length for execute region #7</description>
						<addressOffset>0x0170</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_addr_base7</name>
						<description>Base address for execute region #7</description>
						<addressOffset>0x0168</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_length6</name>
						<description>Length for execute region #6</description>
						<addressOffset>0x0160</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>len_0</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_addr_base6</name>
						<description>Base address for execute region #6</description>
						<addressOffset>0x0158</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_length5</name>
						<description>Length for execute region #5</description>
						<addressOffset>0x0150</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_addr_base5</name>
						<description>Base address for execute region #5</description>
						<addressOffset>0x0148</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>power_switch_ack</name>
						<addressOffset>0x0258</addressOffset>
						<size>64</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>ack</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>power_switch_en</name>
						<addressOffset>0x0250</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>en</name>
								<bitRange>[0:0]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>enabled</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>disabled</name>
										<value>0</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>l2_div</name>
						<addressOffset>0x0248</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000000001</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>l2_div</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>non_idempotent_region_length0</name>
						<description>Length for non-idempotent (side-effectful) region #0

There are 4x 64-bit non-idempotent region length registers (0..=3), spaced 0x10 bytes from each other.</description>
						<addressOffset>0x0210</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>non_idempotent_region_addr_base0</name>
						<description>Base address for non-idempotent (side-effectful) region #0

There are 4x 64-bit non-idempotent region base address registers (0..=3), spaced 0x10 bytes from each other.</description>
						<addressOffset>0x0208</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>base</name>
								<description>Base address for side-effectful region #[%s]</description>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>nr_non_idempotent_regions</name>
						<description>Number of regions with side-effects</description>
						<addressOffset>0x0200</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>nr</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cached_region_addr_length0</name>
						<description>Length for cached region #0

There are 8x 64-bit cached region length registers (0..=7), spaced 0x10 bytes from each other.</description>
						<addressOffset>0x0188</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cached_region_addr_base0</name>
						<description>Base address for cached region #0

There are 8x 64-bit cached region base address registers (0..=7), spaced 0x10 bytes from each other.</description>
						<addressOffset>0x0180</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000000000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>base</name>
								<description>Base address for cached region #[%s]</description>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>nr_cached_regions</name>
						<description>Number of cached regions</description>
						<addressOffset>0x0178</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000000000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>nr</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_length4</name>
						<description>Length for execute region #4</description>
						<addressOffset>0x0140</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_addr_base4</name>
						<description>Base address for execute region #4</description>
						<addressOffset>0x0138</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_length3</name>
						<description>Length for execute region #3</description>
						<addressOffset>0x0130</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_addr_base3</name>
						<description>Base address for execute region #3</description>
						<addressOffset>0x0128</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_length2</name>
						<description>Length for execute region #2</description>
						<addressOffset>0x0120</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_addr_base2</name>
						<description>Base address for execute region #2</description>
						<addressOffset>0x0118</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_length1</name>
						<description>Length for execute region #1</description>
						<addressOffset>0x0110</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_addr_base1</name>
						<description>Base address for execute region #1</description>
						<addressOffset>0x0108</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_length0</name>
						<description>Length for execute region #0</description>
						<addressOffset>0x0100</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>execute_region_addr_base0</name>
						<description>Base address for execute region #0</description>
						<addressOffset>0x00F8</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>nr_exec_regions</name>
						<description>Number of execute regions</description>
						<addressOffset>0x00F0</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000000002</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>nr</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>addr_valid_rule</name>
						<description>Valid address space flags</description>
						<addressOffset>0x00E8</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000000001</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>addr_valid_rule</name>
								<bitRange>[63:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>external_memory_len</name>
						<description>Original memory map calls this dram_addr_length but the register has been repurposed</description>
						<addressOffset>0x00E0</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000001000000000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>external_memory_base</name>
						<description>Original memory map calls this dram_base_addr but the register has been repurposed</description>
						<addressOffset>0x00D8</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000100000000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>cluster_config_len</name>
						<addressOffset>0x00D0</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000001000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>cluster_config_base</name>
						<addressOffset>0x00C8</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000054000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>l2_config_len</name>
						<addressOffset>0x00C0</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000001000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>l2_config_base</name>
						<addressOffset>0x00B8</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000052000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>debug_len</name>
						<addressOffset>0x00B0</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000001000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>debug_base</name>
						<addressOffset>0x00A8</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000000000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>rom_len</name>
						<addressOffset>0x00A0</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000008000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>rom_base</name>
						<addressOffset>0x0098</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000010000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>clint_len</name>
						<addressOffset>0x0090</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000010000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>clint_base</name>
						<addressOffset>0x0088</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000060000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>plic_len</name>
						<addressOffset>0x0080</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000010000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>plic_base</name>
						<addressOffset>0x0078</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000080000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>timer_len</name>
						<addressOffset>0x0070</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000001000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>len</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>timer_base</name>
						<addressOffset>0x0068</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000050000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>base</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>rtc_cfg2</name>
						<description>Real-time clock generator clock fine tune</description>
						<addressOffset>0x0050</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000000000001</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>cfg</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>rtc_cfg1</name>
						<description>Real-time clock generator clock low count</description>
						<addressOffset>0x0048</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x000005F5E1000324</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>cfg</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>rtc_cfg0</name>
						<description>Real-time clock generator clock high count</description>
						<addressOffset>0x0040</addressOffset>
						<size>64</size>
						<access>read-write</access>
						<resetValue>0x0000000DFA20018A</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>cfg</name>
								<bitRange>[63:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>core3_hart_id</name>
						<description>Core #3 Hart ID</description>
						<addressOffset>0x0038</addressOffset>
						<size>64</size>
						<access>read-only</access>
						<resetValue>0x0000000000000003</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>hart_id</name>
								<bitRange>[63:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>core2_hart_id</name>
						<description>Core #2 Hart ID</description>
						<addressOffset>0x0030</addressOffset>
						<size>64</size>
						<access>read-only</access>
						<resetValue>0x0000000000000002</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>hart_id</name>
								<bitRange>[63:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>core1_hart_id</name>
						<description>Core #1 Hart ID</description>
						<addressOffset>0x0028</addressOffset>
						<size>64</size>
						<access>read-only</access>
						<resetValue>0x0000000000000001</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>hart_id</name>
								<bitRange>[63:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>core0_hart_id</name>
						<description>Core #0 Hart ID</description>
						<addressOffset>0x0020</addressOffset>
						<size>64</size>
						<access>read-only</access>
						<resetValue>0x0000000000000000</resetValue>
						<resetMask>0xFFFFFFFFFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>hart_id</name>
								<bitRange>[63:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>apb_gpio</name>
			<version>1.0</version>
			<baseAddress>0x1FFF04000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0040</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>addressBlock</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>PADDIR</name>
						<description>Pad Direction.
Control the direction of each of the GPIO pads. A value of 1 means it is configured as
an output, while 0 configures it as an input.</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADDIR</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PADIN</name>
						<description>Input Values.
</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADIN_0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PADOUT</name>
						<description>Output Values.
</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADOUT</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INTEN</name>
						<description>Interrupt Enable.
Interrupt enable per input bit. INTTYPE0 and INTTYPE1 control the interrupt
triggering behavior.</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>INTEN</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INTTYPE0</name>
						<description>Interrupt Type 0.
Controls the interrupt trigger behavior together with INTTYPE1. Use INTEN to
enable interrupts first.</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>INTTYPE0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INTTYPE1</name>
						<description>Interrupt Type 1.
Controls the interrupt trigger behavior together with INTTYPE0. Use INTEN to
enable interrupts first.
</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>INTTYPE1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INTSTATUS</name>
						<description>Interrupt Status.
Contains interrupt status per GPIO line. The status register is cleared when read.
Similarly the interrupt line is high while a bit is set in interrupt status and will be
deasserted when the status register is read.
</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>INTSTATUS</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>POWEREVENT</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>POWEREVENT</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PADCFG0</name>
						<description>Pad Configuration Registers.
The pad configuration registers control various aspects of the pads that are typically
used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those
configuration parameters depend on the exact pads used, each implementation is free
to use the PADCFG0-7 registers in every way it wants and also leave them unconnected,
if unneeded.</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADCFG0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PADCFG1</name>
						<description>Pad Configuration Registers.
The pad configuration registers control various aspects of the pads that are typically
used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those
configuration parameters depend on the exact pads used, each implementation is free
to use the PADCFG0-7 registers in every way it wants and also leave them unconnected,
if unneeded.</description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADCFG1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PADCFG2</name>
						<description>Pad Configuration Registers.
The pad configuration registers control various aspects of the pads that are typically
used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those
configuration parameters depend on the exact pads used, each implementation is free
to use the PADCFG0-7 registers in every way it wants and also leave them unconnected,
if unneeded.</description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADCFG2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PADCFG3</name>
						<description>Pad Configuration Registers.
The pad configuration registers control various aspects of the pads that are typically
used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those
configuration parameters depend on the exact pads used, each implementation is free
to use the PADCFG0-7 registers in every way it wants and also leave them unconnected,
if unneeded.</description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADCFG3</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PADCFG4</name>
						<description>Pad Configuration Registers.
The pad configuration registers control various aspects of the pads that are typically
used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those
configuration parameters depend on the exact pads used, each implementation is free
to use the PADCFG0-7 registers in every way it wants and also leave them unconnected,
if unneeded.</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADCFG4</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PADCFG5</name>
						<description>Pad Configuration Registers.
The pad configuration registers control various aspects of the pads that are typically
used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those
configuration parameters depend on the exact pads used, each implementation is free
to use the PADCFG0-7 registers in every way it wants and also leave them unconnected,
if unneeded.</description>
						<addressOffset>0x0034</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADCFG5</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PADCFG6</name>
						<description>Pad Configuration Registers.
The pad configuration registers control various aspects of the pads that are typically
used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those
configuration parameters depend on the exact pads used, each implementation is free
to use the PADCFG0-7 registers in every way it wants and also leave them unconnected,
if unneeded.</description>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADCFG6</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PADCFG7</name>
						<description>Pad Configuration Registers.
The pad configuration registers control various aspects of the pads that are typically
used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those
configuration parameters depend on the exact pads used, each implementation is free
to use the PADCFG0-7 registers in every way it wants and also leave them unconnected,
if unneeded.</description>
						<addressOffset>0x003C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PADCFG7</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>apb_i2c</name>
			<version>1.0</version>
			<baseAddress>0x1FFF05000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0018</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>registers</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>CLK_PRESCALER</name>
						<description>Clock Prescale Register</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>PRE</name>
								<description>Sets the clock prescaler by the value in PRE to achieve the desired I2C clock by dividing</description>
								<bitRange>[15:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RX</name>
						<description>Receive Register</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>RX</name>
								<description>Receive Register</description>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CTRL</name>
						<description>Control Register</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>IE</name>
								<description>Enable interrupts</description>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>EN</name>
								<description>Enable the I2C peripheral.</description>
								<bitRange>[7:7]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CMD</name>
						<description>Command Register</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>IA</name>
								<description> Interrupt Acknowldge.
Set to one to acknowledge interrupt. Cleared when transmission is done or arbitration
is lost.
</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>ACK</name>
								<description>Acknowledge received data</description>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>WR</name>
								<description>Write to bus</description>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>RD</name>
								<description>Read from bus.</description>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>STO</name>
								<description>Send stop bit</description>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>STA</name>
								<description>Send start bit</description>
								<bitRange>[7:7]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>STATUS</name>
						<description>Status Register</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>IRQ</name>
								<description>Interrupt received.
This flag is always set when transmission has finished or bus arpitration was lostm,
regardless of whether interrupts are enabled or not. This flag can possibly polled and
is cleared by writing 1 to the IA command register.
</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>TIP</name>
								<description>Transfer in progress</description>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>AL</name>
								<description>Arbitration lost.</description>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>BUS</name>
								<description>Bus is busy</description>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>RXA</name>
								<description> Acknowledge from sent data</description>
								<bitRange>[7:7]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>TX</name>
						<description>Transmit Register</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>TX</name>
								<description>Transmit Register</description>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>apb_spim0</name>
			<version>1.0</version>
			<baseAddress>0x1FFF02000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x002C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>registers</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>STATUS</name>
						<description>Status Register</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>RD</name>
								<description>Assert this for read operation</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>WR</name>
								<description>Assert this for write operation</description>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>QRD</name>
								<description>Assert this for quad read mode</description>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>QWR</name>
								<description>Assert this for quad write mode</description>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>SRST</name>
								<description>Assert this to clear the rx and tx FIFOs</description>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>CS</name>
								<description>Each one of these bits corresponds to one of the spi lines. Enable any of them to enable the cs on the corresponding spi line.</description>
								<bitRange>[11:8]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CLKDIV</name>
						<description>Clock Divider</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>CLKDIV</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPICMD</name>
						<description>SPI Command</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>SPICMD</name>
								<description>Insert the command to be transmitted</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIADR</name>
						<description>SPI Address</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>SPIADR</name>
								<description>Insert the address to be transmitted</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPILEN</name>
						<description>SPI Transfer Length</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>CMDLEN</name>
								<description>The number of bits of the SPI command that should be sent.</description>
								<bitRange>[5:0]</bitRange>
							</field>
							<field>
								<name>ADDRLEN</name>
								<description>The number of bits of the SPI address that should be sent.
</description>
								<bitRange>[13:8]</bitRange>
							</field>
							<field>
								<name>DATALEN</name>
								<description>The number of data bits to be read or written.</description>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIDUM</name>
						<description>SPI Dummy Cycles</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DUMMYRD</name>
								<description>Dummy cycles (nothing being written or read) between sending the SPI command +
SPI address and reading the data.
</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>DUMMYWR</name>
								<description>Dummy cycles (nothing being written or read) between sending the SPI command +
SPI address and writing the data.
</description>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>TXFIFO</name>
						<description>SPI Transmit FIFO</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>TX</name>
								<description>Write data into the FIFO.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RXFIFO</name>
						<description>SPI Receive FIFO</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>RX</name>
								<description>Read data from the FIFO.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INTCFG</name>
						<description>Interrupt Configuration</description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>THTX</name>
								<description>Insert the number of elements in the txfifo before which the events_o[0] is high</description>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>THRX</name>
								<description>Insert the number of elements in the rxfifo afterwhich the events_o[0] is high</description>
								<bitRange>[11:8]</bitRange>
							</field>
							<field>
								<name>CNTTX</name>
								<description>Specify the number of data words sent before the assertion of events_o[0]</description>
								<bitRange>[19:16]</bitRange>
							</field>
							<field>
								<name>CNTRX</name>
								<description>Specify the number of data words received before the assertion of events_o[0]</description>
								<bitRange>[27:24]</bitRange>
							</field>
							<field>
								<name>CNTEN</name>
								<description>Enable counter to enable the previous 2 functionalities</description>
								<bitRange>[30:30]</bitRange>
							</field>
							<field>
								<name>EN</name>
								<description>Enable interrupt</description>
								<bitRange>[31:31]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INTSTA</name>
						<description>This register isn't properly specified so we need to look at this</description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>INTSTA</name>
								<description>Not used</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>apb_uart0</name>
			<version>1.0</version>
			<baseAddress>0x1FFF00000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0008</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>registers</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>IER_DLM</name>
						<description>IER_DLM is a multi-purpose register address. you can access 2 different registers using the same address.												IF LCR[7] is 0 IER is accessable. O.W DLM is accessable.  										IER writes/reads into/from position IER
	=&gt; IER[2:0]: The interrupt enable bits.
		=&gt; xx1:	Interrupt is raised when Received data 				available or trigger level reached in FIFO 				mode if non of these it checks Character 				timeout indication.
		=&gt; x10:	Interrupt is raised when Transmitter 					holding register empty.
		=&gt; 100: 	Interrupt is raised when Overrun error, 				parity error, framing error or break 					interrupt.
	=&gt; other bits aren't used		</description>
						<addressOffset>0x0001</addressOffset>
						<size>8</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>IER_DLM</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>IIR_FCR</name>
						<description>IIR_FCR is a multi-purpose register address. you can access 2 different registers using the same address.	However LCR[7] isn't needed in this case because one of them is only written and the other is only read.										 FCR (fifo control register) write only
	=&gt; FCR[1]: clears the rx fifo if high
	=&gt; FCR[2]: clears the tx fifo if high
	=&gt; FCR[7:6]: sets the trigger level
		=&gt;00: 	trigger level is high when there is 1 					element in the fifo
		=&gt;01: 	trigger level is high when there are 4 				elements in 	the fifo
		=&gt;10: 	trigger level is high when there are 8 				elements in the fifo
		=&gt;11: 	trigger level is high when there are 14 				elements in the fifo
	=&gt; other bits aren't used
IIR (Interrupt Identification Register) read only		</description>
						<addressOffset>0x0002</addressOffset>
						<size>8</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>IIR_FCR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>LCR</name>
						<description>LCR is a register configures the main operation of the uart. It configures the width of the received data, stop bit, parity, and DLAB bit.											=&gt; LCR[1:0]: configuration bits
		=&gt;00: data is configured to be 5 bits
		=&gt;01: data is configured to be 6 bits
		=&gt;10: data is configured to be 7 bits
		=&gt;11: data is configured to be 8 bits
	=&gt; LCR[2]: stop bit configuration
		=&gt;0: 1 stop bit
		=&gt;1: 1.5 stop bits for 5 bits data word OR 2 stop bits 				6, 7 or 8 bits data word
	=&gt; LCR[3]: parity enable bit
	=&gt; LCR[7]: divisor latch access bit (DLAB)
		=&gt;0: RBR, THR and IER accessible
		=&gt;1: DLL and DLM accessible
	=&gt; other bits aren't used</description>
						<addressOffset>0x0003</addressOffset>
						<size>8</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>LCR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>MCR</name>
						<description>modem control (not used)</description>
						<addressOffset>0x0004</addressOffset>
						<size>8</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>MCR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>LSR</name>
						<description>LSR is the line status register													=&gt; LSR[0]: rx fifo data valid
	=&gt; LSR[2]: parity error from the rx fifo
	=&gt; LSR[5]: the tx fifo is empty
	=&gt; LSR[6]: shift register and tx fifo are empty
	=&gt; other bits aren't used</description>
						<addressOffset>0x0005</addressOffset>
						<size>8</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>LSR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>MSR</name>
						<description>modem status (not used)</description>
						<addressOffset>0x0006</addressOffset>
						<size>8</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>MSR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SCR</name>
						<description>scratch (not used)</description>
						<addressOffset>0x0007</addressOffset>
						<size>8</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>SCR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RBR_THR_DLL</name>
						<description>RBR_THR_DLL is a multi-purpose register address. you can access 3 different registers using the same address.												IF LCR[7] is 0  RBR and THR are accessable. OW DLL is accessable.  									RBR read only. Reads from rx fifo
THR write only. Writes into a tx fifo
DLL writes/reads into/from the 8 LSBs in the divisor		</description>
						<addressOffset>0x0000</addressOffset>
						<size>8</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>RBR_THR_DLL</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>apb_spim1</name>
			<version>1.0</version>
			<baseAddress>0x1FFF03000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x002C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>registers</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>STATUS</name>
						<description>Status Register</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>RD</name>
								<description>Assert this for read operation</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>WR</name>
								<description>Assert this for write operation</description>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>QRD</name>
								<description>Assert this for quad read mode</description>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>QWR</name>
								<description>Assert this for quad write mode</description>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>SRST</name>
								<description>Assert this to clear the rx and tx FIFOs</description>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>CS</name>
								<description>Each one of these bits corresponds to one of the spi lines. Enable any of them to enable the cs on the corresponding spi line.</description>
								<bitRange>[11:8]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CLKDIV</name>
						<description>Clock Divider</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>CLKDIV</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPICMD</name>
						<description>SPI Command</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>SPICMD</name>
								<description>Insert the command to be transmitted</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIADR</name>
						<description>SPI Address</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>SPIADR</name>
								<description>Insert the address to be transmitted</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPILEN</name>
						<description>SPI Transfer Length</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>CMDLEN</name>
								<description>The number of bits of the SPI command that should be sent.</description>
								<bitRange>[5:0]</bitRange>
							</field>
							<field>
								<name>ADDRLEN</name>
								<description>The number of bits of the SPI address that should be sent.
</description>
								<bitRange>[13:8]</bitRange>
							</field>
							<field>
								<name>DATALEN</name>
								<description>The number of data bits to be read or written.</description>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIDUM</name>
						<description>SPI Dummy Cycles</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DUMMYRD</name>
								<description>Dummy cycles (nothing being written or read) between sending the SPI command +
SPI address and reading the data.
</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>DUMMYWR</name>
								<description>Dummy cycles (nothing being written or read) between sending the SPI command +
SPI address and writing the data.
</description>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>TXFIFO</name>
						<description>SPI Transmit FIFO</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>TX</name>
								<description>Write data into the FIFO.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RXFIFO</name>
						<description>SPI Receive FIFO</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>RX</name>
								<description>Read data from the FIFO.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INTCFG</name>
						<description>Interrupt Configuration</description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>THTX</name>
								<description>Insert the number of elements in the txfifo before which the events_o[0] is high</description>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>THRX</name>
								<description>Insert the number of elements in the rxfifo afterwhich the events_o[0] is high</description>
								<bitRange>[11:8]</bitRange>
							</field>
							<field>
								<name>CNTTX</name>
								<description>Specify the number of data words sent before the assertion of events_o[0]</description>
								<bitRange>[19:16]</bitRange>
							</field>
							<field>
								<name>CNTRX</name>
								<description>Specify the number of data words received before the assertion of events_o[0]</description>
								<bitRange>[27:24]</bitRange>
							</field>
							<field>
								<name>CNTEN</name>
								<description>Enable counter to enable the previous 2 functionalities</description>
								<bitRange>[30:30]</bitRange>
							</field>
							<field>
								<name>EN</name>
								<description>Enable interrupt</description>
								<bitRange>[31:31]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INTSTA</name>
						<description>This register isn't properly specified so we need to look at this</description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>INTSTA</name>
								<description>Not used</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>apb_uart1</name>
			<version>1.0</version>
			<baseAddress>0x1FFF01000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0008</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>registers</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>IER_DLM</name>
						<description>IER_DLM is a multi-purpose register address. you can access 2 different registers using the same address.												IF LCR[7] is 0 IER is accessable. O.W DLM is accessable.  										IER writes/reads into/from position IER
	=&gt; IER[2:0]: The interrupt enable bits.
		=&gt; xx1:	Interrupt is raised when Received data 				available or trigger level reached in FIFO 				mode if non of these it checks Character 				timeout indication.
		=&gt; x10:	Interrupt is raised when Transmitter 					holding register empty.
		=&gt; 100: 	Interrupt is raised when Overrun error, 				parity error, framing error or break 					interrupt.
	=&gt; other bits aren't used		</description>
						<addressOffset>0x0001</addressOffset>
						<size>8</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>IER_DLM</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>IIR_FCR</name>
						<description>IIR_FCR is a multi-purpose register address. you can access 2 different registers using the same address.	However LCR[7] isn't needed in this case because one of them is only written and the other is only read.										 FCR (fifo control register) write only
	=&gt; FCR[1]: clears the rx fifo if high
	=&gt; FCR[2]: clears the tx fifo if high
	=&gt; FCR[7:6]: sets the trigger level
		=&gt;00: 	trigger level is high when there is 1 					element in the fifo
		=&gt;01: 	trigger level is high when there are 4 				elements in 	the fifo
		=&gt;10: 	trigger level is high when there are 8 				elements in the fifo
		=&gt;11: 	trigger level is high when there are 14 				elements in the fifo
	=&gt; other bits aren't used
IIR (Interrupt Identification Register) read only		</description>
						<addressOffset>0x0002</addressOffset>
						<size>8</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>IIR_FCR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>LCR</name>
						<description>LCR is a register configures the main operation of the uart. It configures the width of the received data, stop bit, parity, and DLAB bit.											=&gt; LCR[1:0]: configuration bits
		=&gt;00: data is configured to be 5 bits
		=&gt;01: data is configured to be 6 bits
		=&gt;10: data is configured to be 7 bits
		=&gt;11: data is configured to be 8 bits
	=&gt; LCR[2]: stop bit configuration
		=&gt;0: 1 stop bit
		=&gt;1: 1.5 stop bits for 5 bits data word OR 2 stop bits 				6, 7 or 8 bits data word
	=&gt; LCR[3]: parity enable bit
	=&gt; LCR[7]: divisor latch access bit (DLAB)
		=&gt;0: RBR, THR and IER accessible
		=&gt;1: DLL and DLM accessible
	=&gt; other bits aren't used</description>
						<addressOffset>0x0003</addressOffset>
						<size>8</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>LCR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>MCR</name>
						<description>modem control (not used)</description>
						<addressOffset>0x0004</addressOffset>
						<size>8</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>MCR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>LSR</name>
						<description>LSR is the line status register													=&gt; LSR[0]: rx fifo data valid
	=&gt; LSR[2]: parity error from the rx fifo
	=&gt; LSR[5]: the tx fifo is empty
	=&gt; LSR[6]: shift register and tx fifo are empty
	=&gt; other bits aren't used</description>
						<addressOffset>0x0005</addressOffset>
						<size>8</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>LSR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>MSR</name>
						<description>modem status (not used)</description>
						<addressOffset>0x0006</addressOffset>
						<size>8</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>MSR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SCR</name>
						<description>scratch (not used)</description>
						<addressOffset>0x0007</addressOffset>
						<size>8</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>SCR</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RBR_THR_DLL</name>
						<description>RBR_THR_DLL is a multi-purpose register address. you can access 3 different registers using the same address.												IF LCR[7] is 0  RBR and THR are accessable. OW DLL is accessable.  									RBR read only. Reads from rx fifo
THR write only. Writes into a tx fifo
DLL writes/reads into/from the 8 LSBs in the divisor		</description>
						<addressOffset>0x0000</addressOffset>
						<size>8</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>RBR_THR_DLL</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>apb_sw_irq</name>
			<version>1.0</version>
			<baseAddress>0x1FFF06000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x000C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>Apb_software_irq</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>read</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x000F</resetMask>
						<fields>
							<field>
								<name>read</name>
								<bitRange>[3:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>set</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x000F</resetMask>
						<fields>
							<field>
								<name>set</name>
								<bitRange>[3:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>clear</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x000F</resetMask>
						<fields>
							<field>
								<name>clear</name>
								<bitRange>[3:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>apb_pad_conf_reg_array</name>
			<version>1.0</version>
			<baseAddress>0x1FFF07000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0134</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>registers</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>i2c_scl_pad_conf_reg</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>i2c_sda_pad_conf_reg</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>sdio_sdclk_pad_conf_reg</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>sdio_sdcmd_pad_conf_reg</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>sdio_sddata0_pad_conf_reg</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>sdio_sddata1_pad_conf_reg</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>sdio_sddata2_pad_conf_reg</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>sdio_sddata3_pad_conf_reg</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cpi_clk_pad_conf_reg</name>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cpi_data_pad_conf_reg</name>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cpi_hsync_pad_conf_reg</name>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim1_csn0_pad_conf_reg</name>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>int_ack_reg</name>
						<addressOffset>0x0130</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spim0_int0_ack</name>
								<description>Acknowledge that the spim0_events0 is handled to de-assert the interrupt</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>spim0_int1_ack</name>
								<description>Acknowledge that the spim0_events1 is handled to de-assert the interrupt</description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>spim1_int0_ack</name>
								<description>Acknowledge that the spim1_events0 is handled to de-assert the interrupt</description>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>spim1_int1_ack</name>
								<description>Acknowledge that the spim1_events1 is handled to de-assert the interrupt</description>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>gpio_int_ack</name>
								<description>Acknowledge that the gpio irq is handled to de-assert the interrupt</description>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>dma_event_reg</name>
						<addressOffset>0x012C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>dma0_read</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>dma0_write</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>dma1_read</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>dma1_write</name>
								<bitRange>[3:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>pad_mux3_reg</name>
						<addressOffset>0x0128</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>mux_select</name>
								<bitRange>[1:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>pad_mux2_reg</name>
						<addressOffset>0x0124</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>mux_select</name>
								<bitRange>[1:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>pad_mux1_reg</name>
						<addressOffset>0x0120</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>mux_select</name>
								<bitRange>[1:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>pad_mux0_reg</name>
						<addressOffset>0x011C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>mux_select_0</name>
								<bitRange>[1:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio28_pad_conf_reg</name>
						<addressOffset>0x0118</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio27_pad_conf_reg</name>
						<addressOffset>0x0114</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio26_pad_conf_reg</name>
						<addressOffset>0x0110</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio25_pad_conf_reg</name>
						<addressOffset>0x010C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio24_pad_conf_reg</name>
						<addressOffset>0x0108</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio23_pad_conf_reg</name>
						<addressOffset>0x0104</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio22_pad_conf_reg</name>
						<addressOffset>0x0100</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio21_pad_conf_reg</name>
						<addressOffset>0x00FC</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio20_pad_conf_reg</name>
						<addressOffset>0x00F8</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio19_pad_conf_reg</name>
						<addressOffset>0x00F4</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio18_pad_conf_reg</name>
						<addressOffset>0x00F0</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio17_pad_conf_reg</name>
						<addressOffset>0x00EC</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio16_pad_conf_reg</name>
						<addressOffset>0x00E8</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio15_pad_conf_reg</name>
						<addressOffset>0x00E4</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio14_pad_conf_reg</name>
						<addressOffset>0x00E0</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio13_pad_conf_reg</name>
						<addressOffset>0x00DC</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio12_pad_conf_reg</name>
						<addressOffset>0x00D8</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio11_pad_conf_reg</name>
						<addressOffset>0x00D4</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio10_pad_conf_reg</name>
						<addressOffset>0x00D0</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio9_pad_conf_reg</name>
						<addressOffset>0x00CC</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio8_pad_conf_reg</name>
						<addressOffset>0x00C8</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio7_pad_conf_reg</name>
						<addressOffset>0x00C4</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio6_pad_conf_reg</name>
						<addressOffset>0x00C0</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio5_pad_conf_reg</name>
						<addressOffset>0x00BC</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio4_pad_conf_reg</name>
						<addressOffset>0x00B8</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio3_pad_conf_reg</name>
						<addressOffset>0x00B4</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio2_pad_conf_reg</name>
						<addressOffset>0x00B0</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio1_pad_conf_reg</name>
						<addressOffset>0x00AC</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>gpio0_pad_conf_reg</name>
						<addressOffset>0x00A8</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis1_sdio3_pad_conf_reg</name>
						<addressOffset>0x00A4</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis1_sdio2_pad_conf_reg</name>
						<addressOffset>0x00A0</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis1_sdio1_pad_conf_reg</name>
						<addressOffset>0x009C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis1_sdio0_std_pad_conf_reg</name>
						<addressOffset>0x0098</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis1_sdio0_pad_conf_reg</name>
						<addressOffset>0x0094</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis1_cs_pad_conf_reg</name>
						<addressOffset>0x0090</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis1_sclk_pad_conf_reg</name>
						<addressOffset>0x008C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis0_sdio3_pad_conf_reg</name>
						<addressOffset>0x0088</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis0_sdio2_pad_conf_reg</name>
						<addressOffset>0x0084</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis0_sdio1_pad_conf_reg</name>
						<addressOffset>0x0080</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis0_sdio0_std_pad_conf_reg</name>
						<addressOffset>0x007C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis0_sdio0_pad_conf_reg</name>
						<addressOffset>0x0078</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis0_cs_pad_conf_reg</name>
						<addressOffset>0x0074</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spis0_sclk_pad_conf_reg</name>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>uart1_tx_pad_conf_reg</name>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>uart1_rx_pad_conf_reg</name>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>uart0_tx_pad_conf_reg</name>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>uart0_rx_pad_conf_reg</name>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim1_sdio3_pad_conf_reg</name>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim1_sdio2_pad_conf_reg</name>
						<addressOffset>0x0058</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim1_sdio1_pad_conf_reg</name>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim1_sdio0_pad_conf_reg</name>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim1_clk_pad_conf_reg</name>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim0_sdio3_pad_conf_reg</name>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim0_sdio2_pad_conf_reg</name>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim0_sdio1_pad_conf_reg</name>
						<addressOffset>0x003C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim0_sdio0_pad_conf_reg</name>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim0_csn0_pad_conf_reg</name>
						<addressOffset>0x0034</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>spim0_clk_pad_conf_reg</name>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>cpi_vsync_pad_conf_reg</name>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DS0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>DS1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>ST0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>ST1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>RATE_CONTROL</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>OUTPUT_EN</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>HOLD</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PULL_ENABLE</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PULL_DIR</name>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>INPUT_EN</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>sdram_cfg</name>
			<version>2.0</version>
			<baseAddress>0x1FFD00000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0074</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>axi_lite_regs</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>ddr_refresh_ack</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ddr_refresh_ack</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ddr_init_done</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ddr_init_done</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>axi_enabled</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000001</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>axi_enabled</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_init</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00002710</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_init</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_arf</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000017C</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_arf</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_mrd</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000002</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_mrd</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_ras</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000003</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_ras</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_rc</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000004</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_rc</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_rcd</name>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000002</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_rcd</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_rfc</name>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000004</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_rfc</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_rp</name>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000002</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_rp</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_rrd</name>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000001</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_rrd</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_wr</name>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000001</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_wr</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>t_wtr</name>
						<addressOffset>0x0034</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000002</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>t_wtr</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_burst_len</name>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000001</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_burst_len</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_burst_cycles</name>
						<addressOffset>0x003C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000001</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_burst_cycles</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_rd_lat</name>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000003</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_rd_lat</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_wr_lat</name>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000001</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_wr_lat</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_col_shift</name>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000001</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_col_shift</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_col_mask</name>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x000003FF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_col_mask</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_row_shift</name>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000000D</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_row_shift</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_row_mask</name>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00003FFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_row_mask</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_bank_shift</name>
						<addressOffset>0x0058</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000000B</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_bank_shift</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_bank_mask</name>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000003</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_bank_mask</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_offset</name>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_offset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_start_addr</name>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_start_addr</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>c_end_addr</name>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xBFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>c_end_addr</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>d_wrseparation</name>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>d_wrseparation</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>d_wrlatcorr</name>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>d_wrlatcorr</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>SYSCTRL</name>
			<version>1.0</version>
			<baseAddress>0x1FF900000</baseAddress>
			<addressBlock>
				<offset>0x1000</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x2000</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x5000</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x6000</offset>
				<size>0x3000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x9000</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0xB000</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0xF000</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x00010000</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x00020000</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x4000</offset>
				<size>0x00D0</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x4200</offset>
				<size>0x0020</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x4220</offset>
				<size>0x0020</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x4240</offset>
				<size>0x0020</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x4260</offset>
				<size>0x0020</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x42A0</offset>
				<size>0x0020</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x42E0</offset>
				<size>0x0020</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x4280</offset>
				<size>0x0020</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x41D0</offset>
				<size>0x0008</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x42C0</offset>
				<size>0x0020</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x4400</offset>
				<size>0x0020</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>GPIO</name>
					<addressOffset>0x1000</addressOffset>
					<register>
						<name>DIR</name>
						<description>GPIO direction configuration bitfield:
- bit[i]=1b0: Input mode for GPIO[i]
- bit[i]=1b1: Output mode for GPIO[i]
</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>DIR</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>EN</name>
						<description>GPIO clock enable config register.
Bit 31 - 0 GPIOEN (R/W) GPIO[31:0] clock enable configuration bitfield:
- bit[i]=1b0: disable clock for GPIO[i]
- bit[i]=1b1: enable clock for GPIO[i]
GPIOs are gathered by groups of 4. The clock gating of one group is done only if
all 4 GPIOs are disabled.
Clock must be enabled for a GPIO if its direction is configured in input mode.</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>GPIOEN</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>IN</name>
						<description>GPIO Data IN register. Bit 31 - 0 DATA_IN (R) GPIO[31:0] input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i].</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>DATA_IN</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>OUT</name>
						<description>GPIO Data out register. Bit 31 - 0 DATA_OUT (R/W) GPIO[31:0] output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i].</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>DATA_OUT</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_0_3</name>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFF000000</resetMask>
						<fields>
							<field>
								<name>PAD_CFG_0</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_1</name>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_2</name>
								<bitRange>[23:16]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_3</name>
								<bitRange>[31:24]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_4_7</name>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFF00FF00</resetMask>
						<fields>
							<field>
								<name>PAD_CFG_4</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_5</name>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_6</name>
								<bitRange>[23:16]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_7</name>
								<bitRange>[31:24]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_8_11</name>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFF00FF00</resetMask>
						<fields>
							<field>
								<name>PAD_CFG_8</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_9</name>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_10</name>
								<bitRange>[23:16]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_11</name>
								<bitRange>[31:24]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_12_15</name>
						<addressOffset>0x0034</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFF00FF00</resetMask>
						<fields>
							<field>
								<name>PAD_CFG_12</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_13</name>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_14</name>
								<bitRange>[23:16]</bitRange>
							</field>
							<field>
								<name>PAD_CFG_15</name>
								<bitRange>[31:24]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>UDMA</name>
					<addressOffset>0x2000</addressOffset>
					<register>
						<name>CTRL_CFG_CG</name>
						<description>uDMA peripherals clock gate configuration

Bitfields Defines uDMA peripherals clock gate configuration for corresponding peripheral</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>CG_UART</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>CG_SPIM</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>CG_I2C0</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>CG_I2C1</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>CG_SDIO</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>CG_I2S</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>CG_CAM</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>CG_FILTER</name>
								<bitRange>[7:7]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CTRL_CFG_EVENT</name>
						<description>uDMA peripherals external event configuration
</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>CMP_EVT0</name>
								<description> Forward event with ID matching CMP_EVT0 to peripherals as
event0
</description>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>CMP_EVT1</name>
								<description>Forward event with ID matching CMP_EVT1 to peripherals as
event1
</description>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>CMP_EVT2</name>
								<description>Forward event with ID matching CMP_EVT2 to peripherals as
event2</description>
								<bitRange>[23:16]</bitRange>
							</field>
							<field>
								<name>CMP_EVT3</name>
								<description>Forward event with ID matching CMP_EVT3 to peripherals as
event3</description>
								<bitRange>[31:24]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CTRL_CFG_RST</name>
						<description>uDMA peripherals reset trigger (unimplemented)
</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CTRL_CFG_RST</name>
								<description>uDMA peripherals reset trigger
(unimplemented)
</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_RX_SADDR</name>
						<description>uDMA RX UART buffer
base address configuration
register</description>
						<addressOffset>0x0080</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>RX_SADDR</name>
								<description> RX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address
</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_RX_SIZE</name>
						<description>uDMA RX UART buffer size configuration register</description>
						<addressOffset>0x0084</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x0001FFFF</resetMask>
						<fields>
							<field>
								<name>RX_SIZE</name>
								<description> RX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
								<bitRange>[16:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_RX_CFG</name>
						<description>uDMA RX UART stream
configuration register</description>
						<addressOffset>0x0088</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0071</resetMask>
						<fields>
							<field>
								<name>CONTINOUS</name>
								<description>RX channel continuous mode bitfield:
-1'b0: disabled
-1'b1: enabled
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a
new transfer.</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>EN</name>
								<description>RX channel enable and start transfer bitfield:
-1'b0: disable
-1'b1: enable and start the transfer
This signal is used also to queue a transfer if one is already ongoing.
</description>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PENDING</name>
								<bitRange>[5:5]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>CLR</name>
								<description>RX channel clear and stop transfer:
-1'b0: disable
-1'b1: stop and clear the on-going transfer</description>
								<bitRange>[6:6]</bitRange>
								<access>write-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_TX_SADDR</name>
						<description>uDMA TX UART buffer
base address configuration
register.</description>
						<addressOffset>0x0090</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>TX_SADDR</name>
								<description>TX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets buffer base address
</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_TX_SIZE</name>
						<description>uDMA TX UART buffer
size configuration register</description>
						<addressOffset>0x0094</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x0001FFFF</resetMask>
						<fields>
							<field>
								<name>TX_SIZE</name>
								<description>TX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.
</description>
								<bitRange>[16:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_TX_CFG</name>
						<description>uDMA TX UART stream
configuration register.</description>
						<addressOffset>0x0098</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0071</resetMask>
						<fields>
							<field>
								<name>CONTINOUS</name>
								<description> TX channel continuous mode bitfield:
-1'b0: disabled
-1'b1: enabled
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a
new transfer.</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>EN</name>
								<description>TX channel enable and start transfer bitfield:
-1'b0: disabled
-1'b1: enable and start the transfer
This signal is used also to queue a transfer if one is already ongoing.
</description>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PENDING</name>
								<description>TX transfer pending in queue status flag:
-1'b0: no pending transfer in the queue
-1'b1: pending transfer in the queue
</description>
								<bitRange>[5:5]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>CLR</name>
								<description>RX channel clear and stop transfer:
-1'b0: disable
-1'b1: stop and clear the on-going transfer</description>
								<bitRange>[6:6]</bitRange>
								<access>write-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_ERROR</name>
						<description>uDMA UART Error status</description>
						<addressOffset>0x00A8</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0003</resetMask>
						<fields>
							<field>
								<name>RX_ERR_OVERFLOW</name>
								<description>RX overflow error status flag:
- 1'b0: no error
- 1'b1: RX overflow error occurred
</description>
								<bitRange>[0:0]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>RX_ERR_PARITY</name>
								<description>RX parity error status flag:
- 1'b0: no error
- 1'b1: RX parity error occurred</description>
								<bitRange>[1:1]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIM_RX_SIZE</name>
						<description>RX SPI uDMA
transfer size of
buffer</description>
						<addressOffset>0x0104</addressOffset>
						<size>32</size>
						<access>read-writeOnce</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x000FFFFF</resetMask>
						<fields>
							<field>
								<name>RX_SIZE</name>
								<description>Buffer size in bytes. (1MBytes maximum)
- Read: buffer size left
- Write: set buffer size
</description>
								<bitRange>[19:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_DATA</name>
						<description>RX read data for polling or interrupt</description>
						<addressOffset>0x00B4</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>BYTE</name>
								<bitRange>[7:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIM_RX_SADDR</name>
						<description>RX SPI uDMA
transfer address of
associated buffer</description>
						<addressOffset>0x0100</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>RX_SADDR</name>
								<description>Configure pointer to memory buffer:
- Read: value of the pointer until transfer is over. Else returns 0
- Write: set Address Pointer to memory buffer start address
</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_STATUS</name>
						<description>uDMA UART status register</description>
						<addressOffset>0x00A0</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0003</resetMask>
						<fields>
							<field>
								<name>TX_BUSY</name>
								<description>TX busy status flag:
- 1'b0: no TX transfer on-going
- 1'b1: TX transfer on-going</description>
								<bitRange>[0:0]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>RX_BUSY</name>
								<description>RX busy status flag:
- 1'b0: no RX transfer on-going
- 1'b1: RX transfer on-going
</description>
								<bitRange>[1:1]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_IRQ_EN</name>
						<description>uDMA UART Read or Error interrupt enable register</description>
						<addressOffset>0x00AC</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0003</resetMask>
						<fields>
							<field>
								<name>RX</name>
								<description>Rx interrupt in enable flag:
- 1'b0: RX IRQ disable
- 1'b1: RX IRQ enable
</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ERROR</name>
								<description>Error interrupt in enable flag:
- 1'b0: Error IRQ disable
- 1'b1: Error IRQ enable
</description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_VALID</name>
						<description>uDMA UART Read polling
data valid flag register</description>
						<addressOffset>0x00B0</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>READY</name>
								<description>Used only in RX polling method to indicate data is ready for read:
- 1'b0: Data is not ready to read
- 1'b1: Data is ready to read</description>
								<bitRange>[0:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIM_CMD_SADDR</name>
						<description>CMD SPI uDMA
transfer address of
associated buffer</description>
						<addressOffset>0x0120</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CMD_SADDR</name>
								<description>Configure pointer to memory buffer:
- Read: value of the pointer until transfer is over. Else returns 0
- Write: set Address Pointer to memory buffer start address
</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIM_TX_SADDR</name>
						<description>TX SPI uDMA
transfer address of
associated buffer</description>
						<addressOffset>0x0110</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>TX_SADDR</name>
								<description>Configure pointer to memory buffer:
- Read: value of the pointer until transfer is over. Else returns 0
- Write: set Address Pointer to memory buffer start address</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIM_CMD_SIZE</name>
						<description>CMD SPI uDMA
transfer size of
buffer</description>
						<addressOffset>0x0124</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x000FFFFF</resetMask>
						<fields>
							<field>
								<name>CMD_SIZE</name>
								<description>Buffer size in bytes. (1MBytes maximum)
- Read: buffer size left
- Write: set buffer size
</description>
								<bitRange>[19:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIM_TX_SIZE</name>
						<description>TX SPI uDMA
transfer size of
buffer</description>
						<addressOffset>0x0114</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x000FFFFF</resetMask>
						<fields>
							<field>
								<name>TX_SIZE</name>
								<description>Buffer size in bytes. (1MBytes maximum)
- Read: buffer size left
- Write: set buffer size
</description>
								<bitRange>[19:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIM_CMD_CFG</name>
						<description>CMD SPI uDMA
transfer configuration</description>
						<addressOffset>0x0128</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0004</resetValue>
						<resetMask>0x0077</resetMask>
						<fields>
							<field>
								<name>CONTINOUS</name>
								<description>Channel continuous mode:
-1'b0: disable
-1'b1: enable
At the end of the buffer the uDMA reloads the address and size and starts a new transfer.</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DATASIZE</name>
								<description>Channel transfer size used to increment uDMA buffer address pointer:
- 2'b00: +1 (8 bits)
- 2'b01: +2 (16 bits)
- 2'b10: +4 (</description>
								<bitRange>[2:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>8BITS</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>16BITS</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>32BITS</name>
										<value>2</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>EN</name>
								<description>Channel enable and start transfer:
-1'b0: disable
-1'b1: enable
This signal is used also to queue a transfer if one is already ongoing</description>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PENDING</name>
								<description>Transfer pending in queue status flag:
-1'b0: free
-1'b1: pending</description>
								<bitRange>[5:5]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>CLR</name>
								<description>Channel clear and stop transfer:
-1'b0: disable
-1'b1: enable</description>
								<bitRange>[6:6]</bitRange>
								<access>write-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>UART_SETUP</name>
						<description>UDMA UART configuration register.</description>
						<addressOffset>0x00A4</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFF0003</resetMask>
						<fields>
							<field>
								<name>PARITY_ENA</name>
								<description>Parity bit generation and check configuration bitfield:
- 1'b0: disabled
- 1'b1: enabled
</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>BIT_LENGTH</name>
								<description>Character length bitfield:
- 2'b00: 5 bits
- 2'b01: 6 bits
- 2'b10: 7 bits
- 2'b11: 8 bits
</description>
								<bitRange>[2:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>STOP_BITS</name>
								<description> Stop bits length bitfield:
- 1'b0: 1 stop bit
- 1'b1: 2 stop bits
</description>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>POLLING_EN</name>
								<description>When in uart read, use polling method to read the data, read
interrupt enable flag will be ignored:
- 1'b0: Do not using polling method to read data.
- 1'b1: Using polling method to read data. Interrupt enable flag will be ignored.</description>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>CLEAN_FIFO</name>
								<description>In all mode clean the RX fifo, set 1 then set 0 to realize a reset
fifo:
- 1'b0: Stop Clean the RX FIFO.
- 1'b1: Clean the RX FIFO.</description>
								<bitRange>[5:5]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>TX_ENA</name>
								<description> TX transceiver configuration bitfield:
- 1'b0: disabled
- 1'b1: enabled
</description>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>RX_ENA</name>
								<description>RX transceiver configuration bitfield:
- 1'b0: disabled
- 1'b1: enabled</description>
								<bitRange>[9:9]</bitRange>
							</field>
							<field>
								<name>CLKDIV</name>
								<description>UART Clock divider configuration bitfield. The baudrate is equal to
SOC_FREQ/CLKDIV.</description>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIM_TX_CFG</name>
						<description>TX SPI uDMA
transfer configuration</description>
						<addressOffset>0x0118</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0004</resetValue>
						<resetMask>0x0077</resetMask>
						<fields>
							<field>
								<name>CONTINOUS</name>
								<description>Channel continuous mode:
-1'b0: disable
-1'b1: enable
At the end of the buffer the uDMA reloads the address and size and starts a new transfer.</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DATASIZE</name>
								<description>Channel transfer size used to increment uDMA buffer address pointer:
- 2'b00: +1 (8 bits)
- 2'b01: +2 (16 bits)
- 2'b10: +4 (</description>
								<bitRange>[2:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>8BITS</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>16BITS</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>32BITS</name>
										<value>2</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>EN</name>
								<description>Channel enable and start transfer:
-1'b0: disable
-1'b1: enable
This signal is used also to queue a transfer if one is already ongoing</description>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PENDING</name>
								<description>Transfer pending in queue status flag:
-1'b0: free
-1'b1: pending</description>
								<bitRange>[5:5]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>CLR</name>
								<description>Channel clear and stop transfer:
-1'b0: disable
-1'b1: enable</description>
								<bitRange>[6:6]</bitRange>
								<access>write-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>SPIM_RX_CFG</name>
						<description>RX SPI uDMA
transfer configuration</description>
						<addressOffset>0x0108</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0004</resetValue>
						<resetMask>0x0077</resetMask>
						<fields>
							<field>
								<name>CONTINOUS</name>
								<description>Channel continuous mode:
-1'b0: disable
-1'b1: enable
At the end of the buffer the uDMA reloads the address and size and starts a new transfer.</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DATASIZE</name>
								<description>Channel transfer size used to increment uDMA buffer address pointer:
- 2'b00: +1 (8 bits)
- 2'b01: +2 (16 bits)
- 2'b10: +4 (</description>
								<bitRange>[2:1]</bitRange>
								<access>read-write</access>
								<enumeratedValues>
									<enumeratedValue>
										<name>8BITS</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>16BITS</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>32BITS</name>
										<value>2</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>EN</name>
								<description>Channel enable and start transfer:
-1'b0: disable
-1'b1: enable
This signal is used also to queue a transfer if one is already ongoing</description>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PENDING</name>
								<description>Transfer pending in queue status flag:
-1'b0: free
-1'b1: pending</description>
								<bitRange>[5:5]</bitRange>
								<access>read-only</access>
							</field>
							<field>
								<name>CLR</name>
								<description>Channel clear and stop transfer:
-1'b0: disable
-1'b1: enable</description>
								<bitRange>[6:6]</bitRange>
								<access>write-only</access>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>AdvancedTimer</name>
					<addressOffset>0x5000</addressOffset>
					<register>
						<name>T0_CMD</name>
						<description>ADV_TIMER0 command register</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x001F</resetMask>
						<fields>
							<field>
								<name>START</name>
								<description>ADV_TIMER0 start command bitfield</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>STOP</name>
								<description>ADV_TIMER0 stop command bitfield.
</description>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>UPDATE</name>
								<description>ADV_TIMER0 update command bitfield.
</description>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>RESET</name>
								<description>ADV_TIMER0 reset command bitfield</description>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>ARM</name>
								<description>ADV_TIMER0 arm command bitfield.
</description>
								<bitRange>[4:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T0_CONFIG</name>
						<description>ADV_TIMER0 configuration register.</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFF001F00</resetMask>
						<fields>
							<field>
								<name>INSEL</name>
								<description>ADV_TIMER0 input source configuration bitfield:
- 0-31: GPIO[0] to GPIO[31]
- 32-35: Channel 0 to 3 of ADV_TIMER0
- 36-39: Channel 0 to 3 of ADV_TIMER1
- 40-43: Channel 0 to 3 of ADV_TIMER2
- 44-47: Channel 0 to 3 of ADV_TIMER3
</description>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description> ADV_TIMER0 trigger mode configuration bitfield:
- 3'h0: trigger event at each clock cycle.
- 3'h1: trigger event if input source is 0
- 3'h2: trigger event if input source is 1
- 3'h3: trigger event on input source rising edge
- 3'h4: trigger event on input source falling edge
- 3'h5: trigger event on input source falling or rising edge
- 3'h6: trigger event on input source rising edge when armed
- 3'h7: trigger event on input source falling edge when armed
</description>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>CLKSEL</name>
								<description>ADV_TIMER0 clock source configuration bitfield:
- 1'b0: FLL
- 1'b1: reference clock at 32kHz</description>
								<bitRange>[11:11]</bitRange>
							</field>
							<field>
								<name>UPDOWNSEL</name>
								<description> ADV_TIMER0 center-aligned mode configuration bitfield:
- 1'b0: The counter counts up and down alternatively.
- 1'b1: The counter counts up and resets to 0 when reach threshold.
</description>
								<bitRange>[12:12]</bitRange>
							</field>
							<field>
								<name>PRESC</name>
								<description>ADV_TIMER0 prescaler value configuration bitfield.
</description>
								<bitRange>[23:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T0_THRESHOLD</name>
						<description>ADV_TIMER0 threshold configuration register.
</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFF0000</resetMask>
						<fields>
							<field>
								<name>TH_LO</name>
								<description>ADV_TIMER0 threshold low part configuration bitfield. It defines start
counter value</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>TH_HI</name>
								<description>ADV_TIMER0 threshold high part configuration bitfield. It defines end counter value.</description>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T0_TH_CHANNEL0</name>
						<description>ADV_TIMER0 channel 0 threshold configuration register</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER0 channel 0 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER0 channel 0 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T0_TH_CHANNEL1</name>
						<description>ADV_TIMER0 channel 1 threshold configuration register</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER0 channel 1 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER0 channel 1 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T0_TH_CHANNEL2</name>
						<description>ADV_TIMER0 channel 2 threshold configuration register</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER0 channel 2 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER0 channel 2 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T0_TH_CHANNEL3</name>
						<description>ADV_TIMER0 channel 3 threshold configuration register</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER0 channel 3 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER0 channel 3 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T0_COUNTER</name>
						<description>ADV_TIMER0 counter register</description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>T0_COUNTER</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T1_CMD</name>
						<description>ADV_TIMER1 command register</description>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x001F</resetMask>
						<fields>
							<field>
								<name>START</name>
								<description>ADV_TIMER1 start command bitfield</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>STOP</name>
								<description>ADV_TIMER1 stop command bitfield.
</description>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>UPDATE</name>
								<description>ADV_TIMER1 update command bitfield.
</description>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>RESET</name>
								<description>ADV_TIMER1 reset command bitfield</description>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>ARM</name>
								<description>ADV_TIMER1 arm command bitfield.
</description>
								<bitRange>[4:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T1_CONFIG</name>
						<description>ADV_TIMER1 configuration register</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFF001F00</resetMask>
						<fields>
							<field>
								<name>INSEL</name>
								<description>ADV_TIMER1 input source configuration bitfield:
- 0-31: GPIO[0] to GPIO[31]
- 32-35: Channel 0 to 3 of ADV_TIMER0
- 36-39: Channel 0 to 3 of ADV_TIMER1
- 40-43: Channel 0 to 3 of ADV_TIMER2
- 44-47: Channel 0 to 3 of ADV_TIMER3
</description>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description> ADV_TIMER1 trigger mode configuration bitfield:
- 3'h0: trigger event at each clock cycle.
- 3'h1: trigger event if input source is 0
- 3'h2: trigger event if input source is 1
- 3'h3: trigger event on input source rising edge
- 3'h4: trigger event on input source falling edge
- 3'h5: trigger event on input source falling or rising edge
- 3'h6: trigger event on input source rising edge when armed
- 3'h7: trigger event on input source falling edge when armed
</description>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>CLKSEL</name>
								<description>ADV_TIMER1 clock source configuration bitfield:
- 1'b0: FLL
- 1'b1: reference clock at 32kHz</description>
								<bitRange>[11:11]</bitRange>
							</field>
							<field>
								<name>UPDOWNSEL</name>
								<description> ADV_TIMER1 center-aligned mode configuration bitfield:
- 1'b0: The counter counts up and down alternatively.
- 1'b1: The counter counts up and resets to 0 when reach threshold.
</description>
								<bitRange>[12:12]</bitRange>
							</field>
							<field>
								<name>PRESC</name>
								<description>ADV_TIMER1 prescaler value configuration bitfield.
</description>
								<bitRange>[23:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T1_THRESHOLD</name>
						<description>ADV_TIMER1 threshold configuration register</description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFF0000</resetMask>
						<fields>
							<field>
								<name>TH_LO</name>
								<description>ADV_TIMER1 threshold low part configuration bitfield. It defines start
counter value</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>TH_HI</name>
								<description>ADV_TIMER1 threshold high part configuration bitfield. It defines end counter value.</description>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T1_TH_CHANNEL0</name>
						<description>ADV_TIMER1 channel 0 threshold configuration register</description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER1 channel 0 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER1 channel 0 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T1_TH_CHANNEL1</name>
						<description>ADV_TIMER1 channel 1 threshold configuration register</description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER1 channel 1 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER1 channel 1 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T1_TH_CHANNEL2</name>
						<description>ADV_TIMER1 channel 2 threshold configuration register</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER2 channel 1 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER2 channel 1 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T1_TH_CHANNEL3</name>
						<description>ADV_TIMER1 channel 3 threshold configuration register</description>
						<addressOffset>0x0058</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER1 channel 3 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER1 channel 3 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T1_COUNTER</name>
						<description>ADV_TIMER1 counter register</description>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>T1_COUNTER</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T2_CMD</name>
						<description>ADV_TIMER2 command register</description>
						<addressOffset>0x0080</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x001F</resetMask>
						<fields>
							<field>
								<name>START</name>
								<description>ADV_TIMER2 start command bitfield</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>STOP</name>
								<description>ADV_TIMER2 stop command bitfield.
</description>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>UPDATE</name>
								<description>ADV_TIMER2 update command bitfield.
</description>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>RESET</name>
								<description>ADV_TIMER2 reset command bitfield</description>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>ARM</name>
								<description>ADV_TIMER2 arm command bitfield.
</description>
								<bitRange>[4:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T2_CONFIG</name>
						<description>ADV_TIMER2 configuration register</description>
						<addressOffset>0x0084</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFF001F00</resetMask>
						<fields>
							<field>
								<name>INSEL</name>
								<description>ADV_TIMER2 input source configuration bitfield:
- 0-31: GPIO[0] to GPIO[31]
- 32-35: Channel 0 to 3 of ADV_TIMER0
- 36-39: Channel 0 to 3 of ADV_TIMER1
- 40-43: Channel 0 to 3 of ADV_TIMER2
- 44-47: Channel 0 to 3 of ADV_TIMER3
</description>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description> ADV_TIMER2 trigger mode configuration bitfield:
- 3'h0: trigger event at each clock cycle.
- 3'h1: trigger event if input source is 0
- 3'h2: trigger event if input source is 1
- 3'h3: trigger event on input source rising edge
- 3'h4: trigger event on input source falling edge
- 3'h5: trigger event on input source falling or rising edge
- 3'h6: trigger event on input source rising edge when armed
- 3'h7: trigger event on input source falling edge when armed
</description>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>CLKSEL</name>
								<description>ADV_TIMER2 clock source configuration bitfield:
- 1'b0: FLL
- 1'b1: reference clock at 32kHz</description>
								<bitRange>[11:11]</bitRange>
							</field>
							<field>
								<name>UPDOWNSEL</name>
								<description> ADV_TIMER2 center-aligned mode configuration bitfield:
- 1'b0: The counter counts up and down alternatively.
- 1'b1: The counter counts up and resets to 0 when reach threshold.
</description>
								<bitRange>[12:12]</bitRange>
							</field>
							<field>
								<name>PRESC</name>
								<description>ADV_TIMER2 prescaler value configuration bitfield.
</description>
								<bitRange>[23:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T2_THRESHOLD</name>
						<description>ADV_TIMER2 threshold configuration register</description>
						<addressOffset>0x0088</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFF0000</resetMask>
						<fields>
							<field>
								<name>TH_LO</name>
								<description>ADV_TIMER2 threshold low part configuration bitfield. It defines start
counter value</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>TH_HI</name>
								<description>ADV_TIMER2 threshold high part configuration bitfield. It defines end counter value.</description>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T2_TH_CHANNEL0</name>
						<description>ADV_TIMER2 channel 0 threshold configuration register</description>
						<addressOffset>0x008C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER2 channel 0 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER2 channel 0 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T2_TH_CHANNEL1</name>
						<description>ADV_TIMER2 channel 1 threshold configuration register</description>
						<addressOffset>0x0090</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER2 channel 1 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER2 channel 1 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T2_TH_CHANNEL2</name>
						<description>ADV_TIMER2 channel 2 threshold configuration register</description>
						<addressOffset>0x0094</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER2 channel 2 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER2 channel 2 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T2_TH_CHANNEL3</name>
						<description>ADV_TIMER2 channel 3 threshold configuration register</description>
						<addressOffset>0x0098</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER2 channel 3 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER2 channel 3 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T2_COUNTER</name>
						<description>ADV_TIMER2 counter register</description>
						<addressOffset>0x00AC</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>T2_COUNTER</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T3_CMD</name>
						<description>ADV_TIMER3 command register</description>
						<addressOffset>0x00C0</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x001F</resetMask>
						<fields>
							<field>
								<name>START</name>
								<description>ADV_TIMER3 start command bitfield</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>STOP</name>
								<description>ADV_TIMER3 stop command bitfield.
</description>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>UPDATE</name>
								<description>ADV_TIMER3 update command bitfield.
</description>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>RESET</name>
								<description>ADV_TIMER3 reset command bitfield</description>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>ARM</name>
								<description>ADV_TIMER3 arm command bitfield.
</description>
								<bitRange>[4:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T3_CONFIG</name>
						<description>ADV_TIMER3 configuration register</description>
						<addressOffset>0x00C4</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFF001F00</resetMask>
						<fields>
							<field>
								<name>INSEL</name>
								<description>ADV_TIMER3 input source configuration bitfield:
- 0-31: GPIO[0] to GPIO[31]
- 32-35: Channel 0 to 3 of ADV_TIMER0
- 36-39: Channel 0 to 3 of ADV_TIMER1
- 40-43: Channel 0 to 3 of ADV_TIMER2
- 44-47: Channel 0 to 3 of ADV_TIMER3
</description>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description> ADV_TIMER3 trigger mode configuration bitfield:
- 3'h0: trigger event at each clock cycle.
- 3'h1: trigger event if input source is 0
- 3'h2: trigger event if input source is 1
- 3'h3: trigger event on input source rising edge
- 3'h4: trigger event on input source falling edge
- 3'h5: trigger event on input source falling or rising edge
- 3'h6: trigger event on input source rising edge when armed
- 3'h7: trigger event on input source falling edge when armed
</description>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>CLKSEL</name>
								<description>ADV_TIMER3 clock source configuration bitfield:
- 1'b0: FLL
- 1'b1: reference clock at 32kHz</description>
								<bitRange>[11:11]</bitRange>
							</field>
							<field>
								<name>UPDOWNSEL</name>
								<description> ADV_TIMER3 center-aligned mode configuration bitfield:
- 1'b0: The counter counts up and down alternatively.
- 1'b1: The counter counts up and resets to 0 when reach threshold.
</description>
								<bitRange>[12:12]</bitRange>
							</field>
							<field>
								<name>PRESC</name>
								<description>ADV_TIMER3 prescaler value configuration bitfield.
</description>
								<bitRange>[23:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T3_THRESHOLD</name>
						<description>ADV_TIMER3 threshold configuration register</description>
						<addressOffset>0x00C8</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFF0000</resetMask>
						<fields>
							<field>
								<name>TH_LO</name>
								<description>ADV_TIMER3 threshold low part configuration bitfield. It defines start
counter value</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>TH_HI</name>
								<description>ADV_TIMER3 threshold high part configuration bitfield. It defines end counter value.</description>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T3_TH_CHANNEL0</name>
						<description>ADV_TIMER3 channel 0 threshold configuration register</description>
						<addressOffset>0x00CC</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER3 channel 0 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER3 channel 0 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T3_TH_CHANNEL1</name>
						<description>ADV_TIMER3 channel 1 threshold configuration register</description>
						<addressOffset>0x00D0</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER3 channel 1 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER3 channel 1 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T3_TH_CHANNEL2</name>
						<description>ADV_TIMER3 channel 2 threshold configuration register</description>
						<addressOffset>0x00D4</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER3 channel 2 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER3 channel 2 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>T3_TH_CHANNEL3</name>
						<description>ADV_TIMER3 channel 3 threshold configuration register</description>
						<addressOffset>0x00D8</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xE0001FFF</resetMask>
						<fields>
							<field>
								<name>TH</name>
								<description>ADV_TIMER3 channel 3 threshold configuration bitfield</description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>ADV_TIMER3 channel 3 threshold match action on channel output signal
configuration bitfield:
- 3'h0: set.
- 3'h1: toggle then next threshold match action is clear.
- 3'h2: set then next threshold match action is clear.
- 3'h3: toggle.
- 3'h4: clear.
- 3'h5: toggle then next threshold match action is set.
- 3'h6: clear then next threshold match action is set.</description>
								<bitRange>[18:16]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>TOGGLE_SET_NEXT</name>
										<value>5</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE_CLEAR_NEXT</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>TOGGLE</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET_CLEAR_NEXT</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>SET</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR_SET_NEXT</name>
										<value>6</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>CLEAR</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
						</fields>
					</register>
					<register>
						<name>CG</name>
						<description>ADV_TIMERS channels clock gating configuration register.
</description>
						<addressOffset>0x0104</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0xFFFF</resetMask>
						<fields>
							<field>
								<name>ENA</name>
								<description>ADV_TIMER clock gating configuration bitfield.
- ENA[i]=0: clock gate ADV_TIMERi.
- ENA[i]=1: enable ADV_TIMERi.</description>
								<bitRange>[15:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>T3_COUNTER</name>
						<description>ADV_TIMER3 counter register</description>
						<addressOffset>0x00EC</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>T3_COUNTER</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>EVENT_CFG</name>
						<description>ADV_TIMERS events configuration register.</description>
						<addressOffset>0x0100</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>EVENT_CFG</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>SocEventGenerator</name>
					<addressOffset>0x6000</addressOffset>
					<register>
						<name>SW_EVENT</name>
						<description>SoC software events trigger
register</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>EVENT</name>
								<description>Writing a one-hot value into EVENT triggers a SoC software event. 8 software events are available.
</description>
								<bitRange>[7:0]</bitRange>
								<access>write-only</access>
							</field>
						</fields>
					</register>
					<register>
						<name>FC_MASK0</name>
						<description>Events 0-31 dispatch mask
to FC

</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>FC_MASK0</name>
								<description>Event Mask to enable/disable event dispatch to FC interrupt controller.

Setting bit[i] to 0b1 disables dispatching event to FC interrupt controller.

Setting bit[i] to 0b0 enables dispatching event to FC interrupt controller.</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>FC_MASK1</name>
						<description>Events 32-63 dispatch mask
to FC</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>FC_MASK1</name>
								<description>Event Mask to enable/disable event dispatch to FC interrupt controller.

Setting bit[i] to 0b1 disables dispatching event to FC interrupt controller.

Setting bit[i] to 0b0 enables dispatching event to FC interrupt controller.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>FC_MASK2</name>
						<description>Events 64-95 dispatch mask
to FC</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>FC_MASK2</name>
								<description>Event Mask to enable/disable event dispatch to FC interrupt controller.

Setting bit[i] to 0b1 disables dispatching event to FC interrupt controller.

Setting bit[i] to 0b0 enables dispatching event to FC interrupt controller.</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>FC_MASK3</name>
						<description>Events 96-127 dispatch
mask to FC</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>FC_MASK3</name>
								<description>Event Mask to enable/disable event dispatch to FC interrupt controller.

Setting bit[i] to 0b1 disables dispatching event to FC interrupt controller.

Setting bit[i] to 0b0 enables dispatching event to FC interrupt controller.</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>FC_MASK4</name>
						<description>Events 128-159 dispatch
mask to FC</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>FC_MASK4</name>
								<description>Event Mask to enable/disable event dispatch to FC interrupt controller.

Setting bit[i] to 0b1 disables dispatching event to FC interrupt controller.

Setting bit[i] to 0b0 enables dispatching event to FC interrupt controller.</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>FC_MASK5</name>
						<description>Events 160-191 dispatch
mask to FC</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>FC_MASK5</name>
								<description>Event Mask to enable/disable event dispatch to FC interrupt controller.

Setting bit[i] to 0b1 disables dispatching event to FC interrupt controller.

Setting bit[i] to 0b0 enables dispatching event to FC interrupt controller.</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>FC_MASK6</name>
						<description>Events 191-223 dispatch mask to FC
</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>FC_MASK6</name>
								<description>Event Mask to enable/disable event dispatch to FC interrupt controller.

Setting bit[i] to 0b1 disables dispatching event to FC interrupt controller.

Setting bit[i] to 0b0 enables dispatching event to FC interrupt controller.</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>FC_MASK7</name>
						<description>F Events 224-255 dispatch
mask to peripherals
</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>FC_MASK7</name>
								<description>Event Mask to enable/disable event dispatch to FC interrupt controller.

Setting bit[i] to 0b1 disables dispatching event to FC interrupt controller.

Setting bit[i] to 0b0 enables dispatching event to FC interrupt controller.</description>
								<bitRange>[31:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>PR_MASK1</name>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>PR_MASK1</name>
								<description>Event Mask to enable/disable event dispatch to peripherals.

Setting bit[i] to 0b1 disables dispatching event to peripherals.

Setting bit[i] to 0b0 enables dispatching event to peripherals.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PR_MASK2</name>
						<description>Events 0-31 dispatch mask to peripheralsEvents 64-95 dispatch mask to peripherals</description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>PR_MASK2</name>
								<description>Event Mask to enable/disable event dispatch to peripherals.

Setting bit[i] to 0b1 disables dispatching event to peripherals.

Setting bit[i] to 0b0 enables dispatching event to peripherals.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PR_MASK3</name>
						<description>Events 96-127 dispatch mask to peripherals
</description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>PR_MASK3</name>
								<description>Event Mask to enable/disable event dispatch to peripherals.

Setting bit[i] to 0b1 disables dispatching event to peripherals.

Setting bit[i] to 0b0 enables dispatching event to peripherals.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PR_MASK4</name>
						<description>Events 128-159 dispatch mask to peripheral</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>PR_MASK4</name>
								<description>Event Mask to enable/disable event dispatch to peripherals.

Setting bit[i] to 0b1 disables dispatching event to peripherals.

Setting bit[i] to 0b0 enables dispatching event to peripherals.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PR_MASK5</name>
						<description>Events 160-191 dispatch
mask to peripherals</description>
						<addressOffset>0x0058</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>PR_MASK5</name>
								<description>Event Mask to enable/disable event dispatch to peripherals.

Setting bit[i] to 0b1 disables dispatching event to peripherals.

Setting bit[i] to 0b0 enables dispatching event to peripherals.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PR_MASK6</name>
						<description>Events 191-223 dispatch mask to peripherals</description>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>PR_MASK6</name>
								<description>Event Mask to enable/disable event dispatch to peripherals.

Setting bit[i] to 0b1 disables dispatching event to peripherals.

Setting bit[i] to 0b0 enables dispatching event to peripherals.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PR_MASK7</name>
						<description>Events 224-255 dispatch mask to peripherals
</description>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>PR_MASK7</name>
								<description>Event Mask to enable/disable event dispatch to peripherals.

Setting bit[i] to 0b1 disables dispatching event to peripherals.

Setting bit[i] to 0b0 enables dispatching event to peripherals.</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ERR0</name>
						<description>Events 0-31 event queue
overflow</description>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ERR0</name>
								<description>Event queue overflow. Clear after read.

Reading 0b1 at ERR[i] means the
event queue of event with id i overflowed.
</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PR_MASK0</name>
						<description>Events 0-31 dispatch mask to peripherals</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0xFFFFFFFF</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>PR_MASK0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ERR1</name>
						<description>Events 32-63 event queue
overflow</description>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ERR1</name>
								<description>Event queue overflow. Clear after read.

Reading 0b1 at ERR[i] means the
event queue of event with id i overflowed.
</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ERR2</name>
						<description>Events 64-95 event queue
overflow</description>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ERR02</name>
								<description>Event queue overflow. Clear after read.

Reading 0b1 at ERR[i] means the
event queue of event with id i overflowed.
</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ERR3</name>
						<description>Events 96-127 event queue
overflow</description>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ERR3</name>
								<description>Event queue overflow. Clear after read.

Reading 0b1 at ERR[i] means the
event queue of event with id i overflowed.
</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ERR4</name>
						<description>Events 128-159 event queue
overflow</description>
						<addressOffset>0x0074</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ERR4</name>
								<description>Event queue overflow. Clear after read.

Reading 0b1 at ERR[i] means the
event queue of event with id i overflowed.
</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ERR5</name>
						<description>Events 160-191 event queue
overflow</description>
						<addressOffset>0x0078</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ERR5</name>
								<description>Event queue overflow. Clear after read.

Reading 0b1 at ERR[i] means the
event queue of event with id i overflowed.
</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ERR6</name>
						<description>Events 191-223 event queue
overflow</description>
						<addressOffset>0x007C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ERR6</name>
								<description>Event queue overflow. Clear after read.

Reading 0b1 at ERR[i] means the
event queue of event with id i overflowed.
</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>TIMER_HI</name>
						<description>Trigger Timer HI of APB
Timer with event</description>
						<addressOffset>0x0088</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>TIMER_HI_EVENT</name>
								<description>Trigger and start APB Timer HI by the event with id
that equals TIMER_HI_EVENT
</description>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ERR7</name>
						<description>Events 224-255 event queue overflow
</description>
						<addressOffset>0x0080</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ERR7</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>TIMER_LO</name>
						<addressOffset>0x0084</addressOffset>
						<size>32</size>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>TIMER_LO_EVENT</name>
								<description>Trigger and start APB Timer LO by the event with id
that equals TIMER_LO_EVENT
</description>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>EventInterruptUnit</name>
					<addressOffset>0x9000</addressOffset>
					<register>
						<name>MASK_read</name>
						<description>This register contains the MASK (interrupt enable) for each of the 32 interrupts or events.

Writing to 0x1A10_9004 sets the bits of the MASK register selected
Writing to 0x1A10_9008 clears the bits of the MASK register selected.
</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>MASK</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>MASK_set</name>
						<description>This register contains the MASK (interrupt enable) for each of the 32 interrupts or events. Writing to 0x1A10_9004 sets the bits of the MASK register selected.
Writing to 0x1A10_9008 clears the bits of the MASK register selected.
</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>MASK_set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>MASK_clear</name>
						<description>This register contains the MASK (interrupt enable) for each of the 32 interrupts or events. Writing to 0x1A10_9004 sets the bits of the MASK register selected.
Writing to 0x1A10_9008 clears the bits of the MASK register selected.
</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>MASK_clear</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INT_read</name>
						<description>This register contains the pending interrupts or events. Writing to 0x1A10_9010
sets the bits of the INT register selected. Writing to 0x1A10_9014 clears the bits of
the INT register selected.</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>INT_read</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INT_set</name>
						<description>INT_read</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>INT_set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INT_clear</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>INT_clear</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ACK_read</name>
						<description>This register contains the ACK (interrupt enable) for each of the 32 interrupts
or events. Writing to 0x1A10_901C sets the bits of the ACK register selected. Writing
to 0x1A10_9020 clears the bits of the ACK register selected.
</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ACK_read</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ACK_set</name>
						<description>This register contains the ACK (interrupt enable) for each of the 32 interrupts
or events. Writing to 0x1A10_901C sets the bits of the ACK register selected. Writing
to 0x1A10_9020 clears the bits of the ACK register selected.
</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ACK_set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ACK_clear</name>
						<description>This register contains the ACK (interrupt enable) for each of the 32 interrupts
or events. Writing to 0x1A10_901C sets the bits of the ACK register selected. Writing
to 0x1A10_9020 clears the bits of the ACK register selected.
</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>ACK_clear</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>FIFO_DATA</name>
						<description>Fifo Content.

This is a read-only register that contain the first valid value of the FIFO.
</description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>FIFO_DATA</name>
								<description>This is a read-only register that contain the first valid value of the FIFO</description>
								<bitRange>[31:0]</bitRange>
								<access>read-only</access>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>Timer</name>
					<addressOffset>0xB000</addressOffset>
					<register>
						<name>CFG_LO</name>
						<description>Timer Low Configuration register
</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x80000000</resetMask>
						<fields>
							<field>
								<name>EN</name>
								<description>Timer enable (starts couting) bit
</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>RST</name>
								<description>Timer low reset, cleared after the reset happened
</description>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>IRQEN</name>
								<description>Timer low interrupt generation on compare match enable</description>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>Timer low continuous mode configuration

0b0: Continue incrementing timer low counter after a compare match with CMP_LO

0b1: Reset timer to after a compare match with CMP_LO
</description>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>ONES</name>
								<description>Timer low one shot configuration</description>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>PEN</name>
								<description>Timer low prescaler enable bit</description>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>CCFG</name>
								<description>Timer low clock source configuration

0b0: FLL or FLL plus Prescaler
0b1: 32 kHz reference clock</description>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PVAL</name>
								<description>Timer low prescaler value. ftimer = fclk/(1 + P V AL)</description>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>CASC</name>
								<description> Timer low and Timer high 64-bit cascaded mode enable bit</description>
								<bitRange>[31:31]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CFG_HI</name>
						<description>Timer High Configuration
register</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x00FF00F7</resetMask>
						<fields>
							<field>
								<name>EN</name>
								<description>Timer enable (starts couting) bit
</description>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>RST</name>
								<description>Timer high reset, cleared after the reset happened
</description>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>IRQEN</name>
								<description>Timer hi interrupt generation on compare match enable</description>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>MODE</name>
								<description>Timer hi continuous mode configuration

0b0: Continue incrementing timer hi counter after a compare match with CMP_HI

0b1: Reset timer to after a compare match with CMP_HI
</description>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>ONES</name>
								<description>Timer hi one shot configuration</description>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>PEN</name>
								<description>Timer hi prescaler enable bit</description>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>CCFG</name>
								<description>Timer hi clock source configuration

0b0: FLL or FLL plus Prescaler
0b1: 32 kHz reference clock</description>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PVAL</name>
								<description>Timer hi prescaler value. ftimer = fclk/(1 + PVAL)</description>
								<bitRange>[15:8]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CNT_LO</name>
						<description>Timer Low counter value register</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CNT_LO</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CNT_HI</name>
						<description>Timer High counter value register</description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CNT_HI</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CMP_LO</name>
						<description>Timer Low comparator value register
</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CMP_LO</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CMP_HI</name>
						<description>Timer High comparator value register</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CMP_HI</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>START_LO</name>
						<description>Start Timer Low counting register</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>START_LO</name>
								<description>Timer high start command (sets EN in CFG_LO)</description>
								<bitRange>[0:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>START_HI</name>
						<description>Start Timer High counting register
</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>START_HI</name>
								<description>Timer high reset command (writes RST in CFG_LO)</description>
								<bitRange>[0:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RESET_LO</name>
						<description>Reset Timer Low counter register</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>RESET_LO</name>
								<bitRange>[0:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RESET_HI</name>
						<description>Reset Timer High counter register</description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>RESET_HI</name>
								<bitRange>[0:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>SDIO</name>
					<addressOffset>0x00020000</addressOffset>
					<register>
						<name>CMD_OP</name>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x003F0007</resetMask>
						<fields>
							<field>
								<name>RSP_TYPE</name>
								<description>Values for RSP_TYPE:

3'b000: RSP_TYPE_NULL
3'b001: RSP_TYPE_48_CRC
3'b010:  RSP_TYPE_48_NOCRC
3'b011: RSP_TYPE_136
3'b100: RSP_TYPE_48_BSY</description>
								<bitRange>[2:0]</bitRange>
								<enumeratedValues>
									<enumeratedValue>
										<name>RSP_TYPE_NULL</name>
										<value>0</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>RSP_TYPE_48_CRC</name>
										<value>1</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>RSP_TYPE_48_NOCRC</name>
										<value>2</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>RSP_TYPE_136</name>
										<value>3</value>
									</enumeratedValue>
									<enumeratedValue>
										<name>RSP_TYPE_48_BSY</name>
										<value>4</value>
									</enumeratedValue>
								</enumeratedValues>
							</field>
							<field>
								<name>CMD_OPCODE</name>
								<bitRange>[13:8]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CMD_ARG</name>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CMD_ARGUMENT</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DATA_SETUP</name>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFC03FC0</resetMask>
						<fields>
							<field>
								<name>EN</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>RWN</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>QUAD</name>
								<bitRange>[7:2]</bitRange>
							</field>
							<field>
								<name>Block_Num</name>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>BLOCK_SIZE</name>
								<bitRange>[25:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>START</name>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>START</name>
								<bitRange>[0:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>STOP</name>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x80000000</resetMask>
						<fields>
							<field>
								<name>STOP</name>
								<bitRange>[31:31]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RSP0</name>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>RESPONSE_WORD0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CID3</name>
						<description>Card Identification Word 3</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>card_id_word3</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CID1</name>
						<description>Card Identification Word 1</description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>card_id_word1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>STATUS</name>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000010</resetValue>
						<resetMask>0xFFFF00F0</resetMask>
						<fields>
							<field>
								<name>EOT</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>ERR</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>CARD_ERR</name>
								<bitRange>[11:2]</bitRange>
							</field>
							<field>
								<name>VHS</name>
								<description>Note:
Is reset value correct?</description>
								<bitRange>[15:12]</bitRange>
							</field>
							<field>
								<name>Status</name>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RSP3</name>
						<addressOffset>0x003C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>RESPONSE_WORD3</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RSP1</name>
						<addressOffset>0x0034</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>RESPONSE_WORD1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RCA</name>
						<addressOffset>0x0058</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0xFFFF</resetMask>
						<fields>
							<field>
								<name>RCA</name>
								<bitRange>[15:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CID2</name>
						<description>Card Identification Word 2</description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>card_id_word2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CID0</name>
						<description>Card Identification Word0 </description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>card_id_word0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CLK_DIV_0</name>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x000100FF</resetMask>
						<fields>
							<field>
								<name>Div_count</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Valid</name>
								<bitRange>[8:8]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>RSP2</name>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>RESPONSE_WORD2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>SocControl</name>
					<addressOffset>0x4000</addressOffset>
					<register>
						<name>INFO</name>
						<description>This register holds the number of clusters and the number of cores in the each
cluster.
 It is a read-only register.
</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00040000</resetValue>
						<resetMask>0xFFFF0000</resetMask>
						<fields>
							<field>
								<name>cluster_count</name>
								<description>Number of Clusters </description>
								<bitRange>[15:0]</bitRange>
							</field>
							<field>
								<name>core_count</name>
								<description>Number of Cores</description>
								<bitRange>[31:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>FCBOOT</name>
						<description>This register holds the boot address.</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x1A000080</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>bootaddr</name>
								<description>Boot Start address</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>FCFETCH</name>
						<description>This register contains the value of the fetch enable signal of the core.
</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0001</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>fetch_enable</name>
								<description>Enable Fetch,  1 to enable core execution</description>
								<bitRange>[0:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_MUX_0</name>
						<description>The content of these registers can be used to multiplex pads when targeting an ASIC.

The first register (0x1A10_4010) can be used to set the mux (2 bit
select) from pin 0 (bits [1:0]) to 15 (bits [31:30]).</description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFF00FF00</resetMask>
						<fields>
							<field>
								<name>pad_0</name>
								<bitRange>[1:0]</bitRange>
							</field>
							<field>
								<name>pad_1</name>
								<bitRange>[3:2]</bitRange>
							</field>
							<field>
								<name>pad_2</name>
								<bitRange>[5:4]</bitRange>
							</field>
							<field>
								<name>pad_3</name>
								<bitRange>[7:6]</bitRange>
							</field>
							<field>
								<name>pad_4</name>
								<bitRange>[9:8]</bitRange>
							</field>
							<field>
								<name>pad_5</name>
								<bitRange>[11:10]</bitRange>
							</field>
							<field>
								<name>pad_6</name>
								<bitRange>[13:12]</bitRange>
							</field>
							<field>
								<name>pad_7</name>
								<bitRange>[15:14]</bitRange>
							</field>
							<field>
								<name>pad_8</name>
								<bitRange>[17:16]</bitRange>
							</field>
							<field>
								<name>pad_9</name>
								<bitRange>[19:18]</bitRange>
							</field>
							<field>
								<name>pad_10</name>
								<bitRange>[21:20]</bitRange>
							</field>
							<field>
								<name>pad_11</name>
								<bitRange>[23:22]</bitRange>
							</field>
							<field>
								<name>pad_12</name>
								<bitRange>[25:24]</bitRange>
							</field>
							<field>
								<name>pad_13</name>
								<bitRange>[27:26]</bitRange>
							</field>
							<field>
								<name>pad_14</name>
								<bitRange>[29:28]</bitRange>
							</field>
							<field>
								<name>pad_15</name>
								<bitRange>[31:30]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CLUSTER_BOOT_ADDR0</name>
						<addressOffset>0x0080</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CLUSTER_BOOT_ADDR0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CS_RO</name>
						<addressOffset>0x00C0</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CS_RO</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>BOOTSEL</name>
						<description>Boot Sel value
</description>
						<addressOffset>0x00C4</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>bootsel_pad</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CLUSTER_BOOT_ADDR1</name>
						<addressOffset>0x0084</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CLUSTER_BOOT_ADDR1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>JTAGREG</name>
						<description>Register to read or write from JTAG</description>
						<addressOffset>0x0074</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x00FF00FF</resetMask>
						<fields>
							<field>
								<name>jtag_reg_write</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>jtag_reg_read</name>
								<bitRange>[15:8]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CTRL_PER</name>
						<addressOffset>0x0078</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>Sel_hyper_axi</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>INTER_CLK_DIV</name>
						<description>Clock divider ratio for the  3 Interconnect modules.</description>
						<addressOffset>0x00CC</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>CFGICN_DIV</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>LPICN_DIV</name>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>HPCICN_DIV</name>
								<bitRange>[23:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CLKSEL</name>
						<addressOffset>0x00C8</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>CLKSEL</name>
								<description>Irrelevant. Select FLL clock. Sysctrl does not have FLL
</description>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CORESTATUS</name>
						<description>These 2 registers (CORESTATUS, CS_RO) contain the status of the system for testing/verification purposes like End Of Computation. The 0x1A10_40C0 register is read-only.</description>
						<addressOffset>0x00A0</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0003</resetMask>
						<fields>
							<field>
								<name>CORE_STATUS</name>
								<bitRange>[1:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CLUSTER_IRQ</name>
						<addressOffset>0x007C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0001</resetMask>
						<fields>
							<field>
								<name>Cluster_IRQ</name>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_1</name>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x8C012003</resetValue>
						<resetMask>0xFC03FC03</resetMask>
						<fields>
							<field>
								<name>PAD_3_drive_strength</name>
								<bitRange>[1:0]</bitRange>
							</field>
							<field>
								<name>PAD_3_trigger</name>
								<bitRange>[3:2]</bitRange>
							</field>
							<field>
								<name>PAD_3_rate</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>PAD_3_output_en</name>
								<description>0: Enable</description>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>PAD_3_hold</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PAD_3_pull_enable</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PAD_3_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>PAD_3_input_en</name>
								<bitRange>[9:9]</bitRange>
							</field>
							<field>
								<name>PAD_4_drive_strength</name>
								<bitRange>[11:10]</bitRange>
							</field>
							<field>
								<name>PAD_4_trigger</name>
								<bitRange>[13:12]</bitRange>
							</field>
							<field>
								<name>PAD_4_rate</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>PAD_4_output_en</name>
								<description>0: Enable</description>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>PAD_4_hold</name>
								<bitRange>[16:16]</bitRange>
							</field>
							<field>
								<name>PAD_4_pull_enable</name>
								<bitRange>[17:17]</bitRange>
							</field>
							<field>
								<name>PAD_4_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[18:18]</bitRange>
							</field>
							<field>
								<name>PAD_4_input_en</name>
								<bitRange>[19:19]</bitRange>
							</field>
							<field>
								<name>PAD_5_drive_strength</name>
								<bitRange>[21:20]</bitRange>
							</field>
							<field>
								<name>PAD_5_trigger</name>
								<bitRange>[23:22]</bitRange>
							</field>
							<field>
								<name>PAD_5_rate</name>
								<bitRange>[24:24]</bitRange>
							</field>
							<field>
								<name>PAD_5_output_en</name>
								<description>0: Enable</description>
								<bitRange>[25:25]</bitRange>
							</field>
							<field>
								<name>PAD_5_hold</name>
								<bitRange>[26:26]</bitRange>
							</field>
							<field>
								<name>PAD_5_pull_enable</name>
								<bitRange>[27:27]</bitRange>
							</field>
							<field>
								<name>PAD_5_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[28:28]</bitRange>
							</field>
							<field>
								<name>PAD_5_input_en</name>
								<bitRange>[29:29]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CLUSTER_CTRL</name>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0009</resetValue>
						<resetMask>0x000F</resetMask>
						<fields>
							<field>
								<name>bypass</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>POW</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>fetch_enable</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>rstn</name>
								<bitRange>[3:3]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_0</name>
						<description>All 10 bit fields have reset value of 10'b10_0011_0100: 0 drive strenght 1 drive strenght 2 trigger 3 trigger 4 rate 5 output en(0) 6 hold 7 pull enable 8 pd(0)/pu(1) 9 input en(1)




</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x8C012003</resetValue>
						<resetMask>0xFC03FC03</resetMask>
						<fields>
							<field>
								<name>PAD_0_drive_strength</name>
								<bitRange>[1:0]</bitRange>
							</field>
							<field>
								<name>PAD_0_trigger</name>
								<bitRange>[3:2]</bitRange>
							</field>
							<field>
								<name>PAD_0_rate</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>PAD_0_output_en</name>
								<description>0: Enable</description>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>PAD_0_hold</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PAD_0_pull_enable</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PAD_0_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>PAD_0_input_en</name>
								<bitRange>[9:9]</bitRange>
							</field>
							<field>
								<name>PAD_1_drive_strength</name>
								<bitRange>[11:10]</bitRange>
							</field>
							<field>
								<name>PAD_1_trigger</name>
								<bitRange>[13:12]</bitRange>
							</field>
							<field>
								<name>PAD_1_rate</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>PAD_1_output_en</name>
								<description>0: Enable</description>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>PAD_1_hold</name>
								<bitRange>[16:16]</bitRange>
							</field>
							<field>
								<name>PAD_1_pull_enable</name>
								<bitRange>[17:17]</bitRange>
							</field>
							<field>
								<name>PAD_1_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[18:18]</bitRange>
							</field>
							<field>
								<name>PAD_1_input_en</name>
								<bitRange>[19:19]</bitRange>
							</field>
							<field>
								<name>PAD_2_drive_strength</name>
								<bitRange>[21:20]</bitRange>
							</field>
							<field>
								<name>PAD_2_trigger</name>
								<bitRange>[23:22]</bitRange>
							</field>
							<field>
								<name>PAD_2_rate</name>
								<bitRange>[24:24]</bitRange>
							</field>
							<field>
								<name>PAD_2_output_en</name>
								<description>0: Enable</description>
								<bitRange>[25:25]</bitRange>
							</field>
							<field>
								<name>PAD_2_hold</name>
								<bitRange>[26:26]</bitRange>
							</field>
							<field>
								<name>PAD_2_pull_enable</name>
								<bitRange>[27:27]</bitRange>
							</field>
							<field>
								<name>PAD_2_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[28:28]</bitRange>
							</field>
							<field>
								<name>PAD_2_input_en</name>
								<bitRange>[29:29]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_6</name>
						<description>Clock divider ratio for the 3 Interconnect modules
</description>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFF00FF00</resetMask>
						<fields>
							<field>
								<name>CFGICN_DIV</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>LPICN_DIV</name>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>HPICN_DIV</name>
								<bitRange>[23:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SYSCTRL_PERIPH_CLK_DIV</name>
						<description>Controls for the peripheral clock divider within SysCtrl</description>
						<addressOffset>0x00A8</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>SYSCTRL_PERIPH_CLK_DIV</name>
								<bitRange>[9:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>TOPPERIPH_CLK_DIV</name>
						<addressOffset>0x0094</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0xFFFF</resetMask>
						<fields>
							<field>
								<name>REG_TOPPERIPH_CLK_DIV</name>
								<description>Clock divider ratio for Top peripheral module
</description>
								<bitRange>[15:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>CLK_CTRL1</name>
						<description>Subsystem Clock selection. Bit definition for Ethernet, DLA; HPC, DDR2

*_CLK_CTRL Bitfield definitions
[bit]:[field]

0: sel_cka
1: force_cka
2: force_ckb
3: subsys_clkena
4: -
5: -
6: -
7: pll_ctrl_valid</description>
						<addressOffset>0x0098</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x8F008F00</resetMask>
						<fields>
							<field>
								<name>ETH_sel_cka</name>
								<description>Select CKA</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ETH_force_cka</name>
								<description>Force CKA</description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ETH_force_ckb</name>
								<description>Force CKB</description>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ETH_subsys_clkena</name>
								<description>Subsystem clock enable</description>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ETH_pll_ctrl_valid</name>
								<description>PLL Control valid</description>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DLA_sel_cka</name>
								<description>Select CKA</description>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DLA_force_cka</name>
								<description>Force CKA</description>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DLA_force_ckb</name>
								<description>Force CKB</description>
								<bitRange>[10:10]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DLA_subsys_clkena</name>
								<description>Subsystem clock enable</description>
								<bitRange>[11:11]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DLA_pll_ctrl_valid</name>
								<description>PLL Control valid</description>
								<bitRange>[15:15]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>HPC_sel_cka</name>
								<description>Select CKA</description>
								<bitRange>[16:16]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>HPC_force_cka</name>
								<description>Force CKA</description>
								<bitRange>[17:17]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>HPC_force_ckb</name>
								<description>Force CKB</description>
								<bitRange>[18:18]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>HPC_subsys_clkena</name>
								<description>Subsystem clock enable</description>
								<bitRange>[19:19]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>HPC_pll_ctrl_valid</name>
								<description>PLL Control valid</description>
								<bitRange>[23:23]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DDR2_sel_cka</name>
								<description>Select CKA</description>
								<bitRange>[24:24]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DDR2_force_cka</name>
								<description>Force CKA</description>
								<bitRange>[25:25]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DDR2_force_ckb</name>
								<description>Force CKB</description>
								<bitRange>[26:26]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DDR2_subsys_clkena</name>
								<description>Subsystem clock enable</description>
								<bitRange>[27:27]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DDR2_pll_ctrl_valid</name>
								<description>PLL Control valid</description>
								<bitRange>[31:31]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>CLK_CTRL2</name>
						<description>Subsystem Clock selection. Bit definition for DSP, Interconnect, C2C Serial and C2C Parallel.

*_CLK_CTRL Bitfield definitions
[bit]:[field]

0: sel_cka
1: force_cka
2: force_ckb
3: subsys_clkena
4: -
5: -
6: -
7: pll_ctrl_valid</description>
						<addressOffset>0x009C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x8F008F00</resetMask>
						<fields>
							<field>
								<name>DSP_sel_cka</name>
								<description>Select CKA</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DSP_force_cka</name>
								<description>Force CKA</description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DSP_force_ckb</name>
								<description>Force CKB</description>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DSP_subsys_clkena</name>
								<description>Subsystem clock enable</description>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>DSP_pll_ctrl_valid</name>
								<description>PLL Control valid</description>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ICN_sel_cka</name>
								<description>Select CKA</description>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ICN_force_cka</name>
								<description>Force CKA</description>
								<bitRange>[9:9]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ICN_force_ckb</name>
								<description>Force CKB</description>
								<bitRange>[10:10]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ICN_subsys_clkena</name>
								<description>Subsystem clock enable</description>
								<bitRange>[11:11]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ICN_pll_ctrl_valid</name>
								<description>PLL Control valid</description>
								<bitRange>[15:15]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>C2C_SER_sel_cka</name>
								<description>Select CKA</description>
								<bitRange>[16:16]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>C2C_SER_force_cka</name>
								<description>Force CKA</description>
								<bitRange>[17:17]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>C2C_SER_force_ckb</name>
								<description>Force CKB</description>
								<bitRange>[18:18]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>C2C_SER_subsys_clkena</name>
								<description>Subsystem clock enable</description>
								<bitRange>[19:19]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>C2C_SER_pll_ctrl_valid</name>
								<description>PLL Control valid</description>
								<bitRange>[23:23]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>C2C_PAR_sel_cka</name>
								<description>Select CKA</description>
								<bitRange>[24:24]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>C2C_PAR_force_cka</name>
								<description>Force CKA</description>
								<bitRange>[25:25]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>C2C_PAR_force_ckb</name>
								<description>Force CKB</description>
								<bitRange>[26:26]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>C2C_PAR_subsys_clkena</name>
								<description>Subsystem clock enable</description>
								<bitRange>[27:27]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>C2C_PAR_pll_ctrl_valid</name>
								<description>PLL Control valid</description>
								<bitRange>[31:31]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>SS_RESET_EN</name>
						<description>Assertion of the Subsystem bit, deasserts the reset to the corresponding subsystem. Bit definition is mentioned in adjoining table
</description>
						<addressOffset>0x00B0</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x88008800</resetMask>
						<fields>
							<field>
								<name>pulpissimo</name>
								<description>Pulpissimo subsystem reset enable</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>interconnect</name>
								<description>interconnect subsystem reset enable</description>
								<bitRange>[4:4]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>top_peripheral</name>
								<description>Top Peripheral reset enable</description>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>c2c</name>
								<description>C2C reset enable</description>
								<bitRange>[8:8]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>core_hw</name>
								<description>coreHW reset enable</description>
								<bitRange>[12:12]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>TTA</name>
								<description>TTA Reset enable</description>
								<bitRange>[16:16]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>ethernet</name>
								<description>Ethernet subsystem reset enable</description>
								<bitRange>[20:20]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>AI</name>
								<description>AI subsystem reset enable</description>
								<bitRange>[24:24]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>HPC</name>
								<description>HPC subsystem reset enable</description>
								<bitRange>[28:28]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>CLK_CTRL3</name>
						<description>Subsystem Clock selection for PERIPH
*_CLK_CTRL Bitfield definitions
[bit]:[field]

0: sel_cka
1: force_cka
2: force_ckb
3: subsys_clkena
4: -
5: -
6: -
7: pll_ctrl_valid</description>
						<addressOffset>0x00B8</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x008F</resetMask>
						<fields>
							<field>
								<name>PERIPH_sel_cka</name>
								<description>Select CKA</description>
								<bitRange>[0:0]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PERIPH_force_cka</name>
								<description>Force CKA</description>
								<bitRange>[1:1]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PERIPH_force_ckb</name>
								<description>Force CKB</description>
								<bitRange>[2:2]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PERIPH_subsys_clkena</name>
								<description>Subsystem clock enable</description>
								<bitRange>[3:3]</bitRange>
								<access>read-write</access>
							</field>
							<field>
								<name>PERIPH_pll_ctrl_valid</name>
								<description>PLL Control valid</description>
								<bitRange>[7:7]</bitRange>
								<access>read-write</access>
							</field>
						</fields>
					</register>
					<register>
						<name>SLOW_PULSE_DIV</name>
						<addressOffset>0x00A4</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x03FF</resetMask>
						<fields>
							<field>
								<name>SLOW_PULSE_DIV</name>
								<bitRange>[9:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_2</name>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x8C012003</resetValue>
						<resetMask>0xFC03FC03</resetMask>
						<fields>
							<field>
								<name>PAD_6_drive_strength</name>
								<bitRange>[1:0]</bitRange>
							</field>
							<field>
								<name>PAD_6_trigger</name>
								<bitRange>[3:2]</bitRange>
							</field>
							<field>
								<name>PAD_6_rate</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>PAD_6_output_en</name>
								<description>0: Enable</description>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>PAD_6_hold</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PAD_6_pull_enable</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PAD_6_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>PAD_6_input_en</name>
								<bitRange>[9:9]</bitRange>
							</field>
							<field>
								<name>PAD_7_drive_strength</name>
								<bitRange>[11:10]</bitRange>
							</field>
							<field>
								<name>PAD_7_trigger</name>
								<bitRange>[13:12]</bitRange>
							</field>
							<field>
								<name>PAD_7_rate</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>PAD_7_output_en</name>
								<description>0: Enable</description>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>PAD_7_hold</name>
								<bitRange>[16:16]</bitRange>
							</field>
							<field>
								<name>PAD_7_pull_enable</name>
								<bitRange>[17:17]</bitRange>
							</field>
							<field>
								<name>PAD_7_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[18:18]</bitRange>
							</field>
							<field>
								<name>PAD_7_input_en</name>
								<bitRange>[19:19]</bitRange>
							</field>
							<field>
								<name>PAD_8_drive_strength</name>
								<bitRange>[21:20]</bitRange>
							</field>
							<field>
								<name>PAD_8_trigger</name>
								<bitRange>[23:22]</bitRange>
							</field>
							<field>
								<name>PAD_8_rate</name>
								<bitRange>[24:24]</bitRange>
							</field>
							<field>
								<name>PAD_8_output_en</name>
								<description>0: Enable</description>
								<bitRange>[25:25]</bitRange>
							</field>
							<field>
								<name>PAD_8_hold</name>
								<bitRange>[26:26]</bitRange>
							</field>
							<field>
								<name>PAD_8_pull_enable</name>
								<bitRange>[27:27]</bitRange>
							</field>
							<field>
								<name>PAD_8_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[28:28]</bitRange>
							</field>
							<field>
								<name>PAD_8_input_en</name>
								<bitRange>[29:29]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_3</name>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x8C012003</resetValue>
						<resetMask>0xFC03FC03</resetMask>
						<fields>
							<field>
								<name>PAD_9_drive_strength</name>
								<bitRange>[1:0]</bitRange>
							</field>
							<field>
								<name>PAD_9_trigger</name>
								<bitRange>[3:2]</bitRange>
							</field>
							<field>
								<name>PAD_9_rate</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>PAD_9_output_en</name>
								<description>0: Enable</description>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>PAD_9_hold</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PAD_9_pull_enable</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PAD_9_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>PAD_9_input_en</name>
								<bitRange>[9:9]</bitRange>
							</field>
							<field>
								<name>PAD_10_drive_strength</name>
								<bitRange>[11:10]</bitRange>
							</field>
							<field>
								<name>PAD_10_trigger</name>
								<bitRange>[13:12]</bitRange>
							</field>
							<field>
								<name>PAD_10_rate</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>PAD_10_output_en</name>
								<description>0: Enable</description>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>PAD_10_hold</name>
								<bitRange>[16:16]</bitRange>
							</field>
							<field>
								<name>PAD_10_pull_enable</name>
								<bitRange>[17:17]</bitRange>
							</field>
							<field>
								<name>PAD_10_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[18:18]</bitRange>
							</field>
							<field>
								<name>PAD_10_input_en</name>
								<bitRange>[19:19]</bitRange>
							</field>
							<field>
								<name>PAD_11_drive_strength</name>
								<bitRange>[21:20]</bitRange>
							</field>
							<field>
								<name>PAD_11_trigger</name>
								<bitRange>[23:22]</bitRange>
							</field>
							<field>
								<name>PAD_11_rate</name>
								<bitRange>[24:24]</bitRange>
							</field>
							<field>
								<name>PAD_11_output_en</name>
								<description>0: Enable</description>
								<bitRange>[25:25]</bitRange>
							</field>
							<field>
								<name>PAD_11_hold</name>
								<bitRange>[26:26]</bitRange>
							</field>
							<field>
								<name>PAD_11_pull_enable</name>
								<bitRange>[27:27]</bitRange>
							</field>
							<field>
								<name>PAD_11_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[28:28]</bitRange>
							</field>
							<field>
								<name>PAD_11_input_en</name>
								<bitRange>[29:29]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_5</name>
						<addressOffset>0x0034</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00020034</resetValue>
						<resetMask>0x000300FF</resetMask>
						<fields>
							<field>
								<name>PAD_15_drive_strength</name>
								<bitRange>[1:0]</bitRange>
							</field>
							<field>
								<name>PAD_15_trigger</name>
								<bitRange>[3:2]</bitRange>
							</field>
							<field>
								<name>PAD_15_rate</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>PAD_15_output_en</name>
								<description>0: Enable</description>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>PAD_15_hold</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PAD_15_pull_enable</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PAD_15_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>PAD_15_input_en</name>
								<bitRange>[9:9]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CFG_4</name>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x8C012003</resetValue>
						<resetMask>0xFC03FC03</resetMask>
						<fields>
							<field>
								<name>PAD_12_drive_strength</name>
								<bitRange>[1:0]</bitRange>
							</field>
							<field>
								<name>PAD_12_trigger</name>
								<bitRange>[3:2]</bitRange>
							</field>
							<field>
								<name>PAD_12_rate</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>PAD_12_output_en</name>
								<description>0: Enable</description>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>PAD_12_hold</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>PAD_12_pull_enable</name>
								<bitRange>[7:7]</bitRange>
							</field>
							<field>
								<name>PAD_12_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[8:8]</bitRange>
							</field>
							<field>
								<name>PAD_12_input_en</name>
								<bitRange>[9:9]</bitRange>
							</field>
							<field>
								<name>PAD_13_drive_strength</name>
								<bitRange>[11:10]</bitRange>
							</field>
							<field>
								<name>PAD_13_trigger</name>
								<bitRange>[13:12]</bitRange>
							</field>
							<field>
								<name>PAD_13_rate</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>PAD_13_output_en</name>
								<description>0: Enable</description>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>PAD_13_hold</name>
								<bitRange>[16:16]</bitRange>
							</field>
							<field>
								<name>PAD_13_pull_enable</name>
								<bitRange>[17:17]</bitRange>
							</field>
							<field>
								<name>PAD_13_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[18:18]</bitRange>
							</field>
							<field>
								<name>PAD_13_input_en</name>
								<bitRange>[19:19]</bitRange>
							</field>
							<field>
								<name>PAD_14_drive_strength</name>
								<bitRange>[21:20]</bitRange>
							</field>
							<field>
								<name>PAD_14_trigger</name>
								<bitRange>[23:22]</bitRange>
							</field>
							<field>
								<name>PAD_14_rate</name>
								<bitRange>[24:24]</bitRange>
							</field>
							<field>
								<name>PAD_14_output_en</name>
								<description>0: Enable</description>
								<bitRange>[25:25]</bitRange>
							</field>
							<field>
								<name>PAD_14_hold</name>
								<bitRange>[26:26]</bitRange>
							</field>
							<field>
								<name>PAD_14_pull_enable</name>
								<bitRange>[27:27]</bitRange>
							</field>
							<field>
								<name>PAD_14_pd_pu</name>
								<description>Pull down or pull up register, default pull down
0: pull down
1: pull up</description>
								<bitRange>[28:28]</bitRange>
							</field>
							<field>
								<name>PAD_14_input_en</name>
								<bitRange>[29:29]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>ETH_PLL</name>
					<addressOffset>0x4200</addressOffset>
					<register>
						<name>ETH_PLL_LOOP_CTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>LOOP_CTRL</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ETH_PLL_DIV</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x01C03FFF</resetMask>
						<fields>
							<field>
								<name>r_div</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>n_div</name>
								<bitRange>[13:4]</bitRange>
							</field>
							<field>
								<name>m_div</name>
								<bitRange>[16:14]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ETH_PLL_DEBUG_CTRL</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Debug_Ctrl</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ETH_PLL_ENABLE</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ETH_PLL_SPARE_CTRL</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ETH_PLL_TMUX_SEL</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Tmux_1</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>Tmux_2</name>
								<bitRange>[7:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ETH_PLL_STATUS1</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ETH_PLL_STATUS2</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>DLA_PLL</name>
					<addressOffset>0x4220</addressOffset>
					<register>
						<name>DLA_PLL_LOOP_CTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>LOOP_CTRL</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DLA_PLL_DIV</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x01C03FFF</resetMask>
						<fields>
							<field>
								<name>r_div</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>n_div</name>
								<bitRange>[13:4]</bitRange>
							</field>
							<field>
								<name>m_div</name>
								<bitRange>[16:14]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DLA_PLL_DEBUG_CTRL</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Debug_Ctrl</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DLA_PLL_ENABLE</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DLA_PLL_SPARE_CTRL</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DLA_PLL_TMUX_SEL</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Tmux_1</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>Tmux_2</name>
								<bitRange>[7:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DLA_PLL_STATUS1</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DLA_PLL_STATUS2</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>HPC_PLL</name>
					<addressOffset>0x4240</addressOffset>
					<register>
						<name>HPC_PLL_LOOP_CTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>LOOP_CTRL</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>HPC_PLL_DIV</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x01C03FFF</resetMask>
						<fields>
							<field>
								<name>r_div</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>n_div</name>
								<bitRange>[13:4]</bitRange>
							</field>
							<field>
								<name>m_div</name>
								<bitRange>[16:14]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>HPC_PLL_DEBUG_CTRL</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Debug_Ctrl</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>HPC_PLL_ENABLE</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>HPC_PLL_SPARE_CTRL</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>HPC_PLL_TMUX_SEL</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Tmux_1</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>Tmux_2</name>
								<bitRange>[7:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>HPC_PLL_STATUS1</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>HPC_PLL_STATUS2</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>DDR2_PLL</name>
					<addressOffset>0x4260</addressOffset>
					<register>
						<name>DDR2_PLL_LOOP_CTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>LOOP_CTRL</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DDR2_PLL_DIV</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x01C03FFF</resetMask>
						<fields>
							<field>
								<name>r_div</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>n_div</name>
								<bitRange>[13:4]</bitRange>
							</field>
							<field>
								<name>m_div</name>
								<bitRange>[16:14]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DDR2_PLL_DEBUG_CTRL</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Debug_Ctrl</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DDR2_PLL_ENABLE</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DDR2_PLL_SPARE_CTRL</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DDR2_PLL_TMUX_SEL</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Tmux_1</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>Tmux_2</name>
								<bitRange>[7:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DDR2_PLL_STATUS1</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DDR2_PLL_STATUS2</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>ICN_PLL</name>
					<addressOffset>0x42A0</addressOffset>
					<register>
						<name>ICN_PLL_LOOP_CTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>LOOP_CTRL</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ICN_PLL_DIV</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x01C03FFF</resetMask>
						<fields>
							<field>
								<name>r_div</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>n_div</name>
								<bitRange>[13:4]</bitRange>
							</field>
							<field>
								<name>m_div</name>
								<bitRange>[16:14]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ICN_PLL_DEBUG_CTRL</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Debug_Ctrl</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ICN_PLL_ENABLE</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ICN_PLL_SPARE_CTRL</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ICN_PLL_TMUX_SEL</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Tmux_1</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>Tmux_2</name>
								<bitRange>[7:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ICN_PLL_STATUS1</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>ICN_PLL_STATUS2</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>C2C_PAR_PLL</name>
					<addressOffset>0x42E0</addressOffset>
					<register>
						<name>C2C_PAR_PLL_LOOP_CTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>LOOP_CTRL</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_PAR_PLL_DIV</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x01C03FFF</resetMask>
						<fields>
							<field>
								<name>r_div</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>n_div</name>
								<bitRange>[13:4]</bitRange>
							</field>
							<field>
								<name>m_div</name>
								<bitRange>[16:14]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_PAR_PLL_DEBUG_CTRL</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Debug_Ctrl</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_PAR_PLL_ENABLE</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_PAR_PLL_SPARE_CTRL</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_PAR_PLL_TMUX_SEL</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Tmux_1</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>Tmux_2</name>
								<bitRange>[7:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_PAR_PLL_STATUS1</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_PAR_PLL_STATUS2</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>DSP_PLL</name>
					<addressOffset>0x4280</addressOffset>
					<register>
						<name>DSP_LOOP_CTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>LOOP_CTRL</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DSP_DIV</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x01C03FFF</resetMask>
						<fields>
							<field>
								<name>r_div</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>n_div</name>
								<bitRange>[13:4]</bitRange>
							</field>
							<field>
								<name>m_div</name>
								<bitRange>[16:14]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DSP_DEBUG_CTRL</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Debug_Ctrl</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DSP_PLL_ENABLE</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DSP_PLL_SPARE_CTRL</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DSP_PLL_TMUX_SEL</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Tmux_1</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>Tmux_2</name>
								<bitRange>[7:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DSP_PLL_STATUS1</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DSP_PLL_STATUS2</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>BootConfig</name>
					<addressOffset>0x41D0</addressOffset>
					<register>
						<name>BOOT_CFG</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>REG_BOOT_CFG</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>BOOT_STATUS</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>REG_BOOT_STATUS</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>C2C_SER_PLL</name>
					<addressOffset>0x42C0</addressOffset>
					<register>
						<name>C2C_SER_PLL_LOOP_CTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>LOOP_CTRL</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_SER_PLL_DIV</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0x01C03FFF</resetMask>
						<fields>
							<field>
								<name>r_div</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>n_div</name>
								<bitRange>[13:4]</bitRange>
							</field>
							<field>
								<name>m_div</name>
								<bitRange>[16:14]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_SER_PLL_DEBUG_CTRL</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Debug_Ctrl</name>
								<bitRange>[7:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_SER_PLL_ENABLE</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_SER_PLL_SPARE_CTRL</name>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>spare_ctrl</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_SER_PLL_TMUX_SEL</name>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x00FF</resetMask>
						<fields>
							<field>
								<name>Tmux_1</name>
								<bitRange>[3:0]</bitRange>
							</field>
							<field>
								<name>Tmux_2</name>
								<bitRange>[7:4]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_SER_PLL_STATUS1</name>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status1</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>C2C_SER_PLL_STATUS2</name>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x00000000</resetValue>
						<resetMask>0xFFFFFFFF</resetMask>
						<fields>
							<field>
								<name>status2</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>EMA_SS</name>
					<addressOffset>0x4400</addressOffset>
					<register>
						<name>EMA_SYSCTRL</name>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00FF00FF</resetValue>
						<resetMask>0x00FF00FF</resetMask>
						<fields>
							<field>
								<name>DPRAM_EMA</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>SPRAM_EMA</name>
								<bitRange>[15:8]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>EMA_TLP</name>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00FF00FF</resetValue>
						<resetMask>0x00FF00FF</resetMask>
						<fields>
							<field>
								<name>DPRAM_EMA</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>SPRAM_EMA</name>
								<bitRange>[15:8]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>EMA_DMA</name>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00FF00FF</resetValue>
						<resetMask>0x00FF00FF</resetMask>
						<fields>
							<field>
								<name>DPRAM_EMA</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>SPRAM_EMA</name>
								<bitRange>[15:8]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>EMA_SRAM</name>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x00FF00FF</resetValue>
						<resetMask>0x00FF00FF</resetMask>
						<fields>
							<field>
								<name>DPRAM_EMA</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>SPRAM_EMA</name>
								<bitRange>[15:8]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>sdram</name>
			<version>2.0</version>
			<baseAddress>0x100000000</baseAddress>
			<registers/>
		</peripheral>
		<peripheral>
			<name>DMA0</name>
			<version>1.0</version>
			<description>The Excel of Register Map can be found here.

&lt;https://tuni.sharepoint.com/:x:/r/sites/TG-SoC-Hub/_layouts/15/Doc.aspx?sourcedoc=%7B971A5DEF-758E-4A18-8EA3-0F3F2D60F0BB%7D&amp;file=DMA_register_map.xlsx&amp;action=default&amp;mobileredirect=true&amp;cid=419a13fc-9dbd-45b9-8f31-77899c555ace&gt;

DMA Sub System Document available in below link:
&lt;https://tuni.sharepoint.com/:w:/r/sites/TG-SoC-Hub/_layouts/15/Doc.aspx?sourcedoc=%7B9E9DFD0D-B0CA-436B-ABA0-57DB3B73560E%7D&amp;file=DMA_Sub_System_Document.....docx&amp;action=default&amp;mobileredirect=true&gt;

</description>
			<baseAddress>0x1FFA00000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0040</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x0040</offset>
				<size>0x0080</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x00C0</offset>
				<size>0x0080</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x01C0</offset>
				<size>0x0080</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x0140</offset>
				<size>0x0080</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>status</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>IP_ID</name>
						<description>Constant 32'h70646d61 default value ; "pdma" in ascii</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>ID</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INFO</name>
						<description>32'h00200401 default value
Version number
Number of available channels
AXI data width</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Version</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>No_of_Channels</name>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>AXI_Data_Width</name>
								<bitRange>[23:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>4</dim>
						<dimIncrement>4</dimIncrement>
						<name>STATUS[%s]</name>
						<description>Holds status flags for Channel(0-3). Each Status Flag can either be cleared by writing to the STATUS_CLEAR register or when the STATUS register is read (must be configured)

Status bits of Reg Groups should be read by CPU
 '0' = Reg Group is Idle
 '1' = Hardware is using specific reg group
</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>wr_transfer_completed</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>rd_transfer_completed</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>rb_error</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>wb_error</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>fifo_overflow</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>fifo_underflow</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>status_reg_group_0_write</name>
								<bitRange>[12:12]</bitRange>
							</field>
							<field>
								<name>status_reg_group_1_write</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>status_reg_group_0_read</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>status_reg_group_1_read</name>
								<bitRange>[15:15]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>4</dim>
						<dimIncrement>4</dimIncrement>
						<name>STATUS_CLEAR[%s]</name>
						<description>Acknowledging status register for Channels(0-3). Clearing each one by setting corresponding bit</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>wr_transfer_completed</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>rd_transfer_completed</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>rb_error</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>wb_error</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>fifo_overflow</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>fifo_underflow</name>
								<bitRange>[5:5]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>4</dim>
						<dimIncrement>4</dimIncrement>
						<name>IRQ_ENABLE[%s]</name>
						<description>Configuring which of the interrupts are routed to the IRQ pin for Channels(0-3). Enabling each intterupt signal by setting corresponding bit. All of the interrupts can be enabled and disabled independent from each other.</description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>wr_transfer_completed_0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>rd_transfer_completed</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>rb_error</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>wb_error</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>fifo_overflow</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>fifo_underflow</name>
								<bitRange>[5:5]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CONFIG</name>
						<description>Configures Pad, 10 Bits for read pad configuration
10 bits for write pad configuration. </description>
						<addressOffset>0x003C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Write_Pad_Configuration</name>
								<bitRange>[9:0]</bitRange>
							</field>
							<field>
								<name>Read_Pad_Configuration</name>
								<bitRange>[19:10]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>IRQ_CONFIG</name>
						<description>Configures the state (active high/low) and clearing
conditions for the IRQ pin.
Cleared: '0' = Use STATUS_CLEAR to clear
                  '1' = Auto Clear on Read of STATUS register
Polarity: '0' = IRQ active low
                   '1' = IRQ active high
Set all bits IRQ_CONFIG(7 downto 4) of polarity to "1111" for IRQ active high or
"0000" for IRQ active low. </description>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Clear0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>Clear1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>Clear2</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>Clear3</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>Polarity0</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>Polarity1</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>Polarity2</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>Polarity3</name>
								<bitRange>[7:7]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>channel0</name>
					<addressOffset>0x0040</addressOffset>
					<register>
						<name>SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_READ_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Read</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Read</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Read</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Read</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address_0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_WRITE_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Write</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Write</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Write</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Write</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_AXI_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_AXI_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>channel1</name>
					<addressOffset>0x00C0</addressOffset>
					<register>
						<name>SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_READ_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Read</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Read</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Read</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Read</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address_0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_WRITE_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Write</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Write</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Write</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Write</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_AXI_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_AXI_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>channel3</name>
					<addressOffset>0x01C0</addressOffset>
					<register>
						<name>SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_READ_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Read</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Read</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Read</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Read</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address_0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_WRITE_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Write</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Write</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Write</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Write</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_AXI_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_AXI_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>channel2</name>
					<addressOffset>0x0140</addressOffset>
					<register>
						<name>SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_READ_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Read</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Read</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Read</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Read</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address_0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_WRITE_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Write</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Write</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Write</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Write</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_AXI_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_AXI_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMA1</name>
			<version>1.0</version>
			<description>The Excel of Register Map can be found here.

&lt;https://tuni.sharepoint.com/:x:/r/sites/TG-SoC-Hub/_layouts/15/Doc.aspx?sourcedoc=%7B971A5DEF-758E-4A18-8EA3-0F3F2D60F0BB%7D&amp;file=DMA_register_map.xlsx&amp;action=default&amp;mobileredirect=true&amp;cid=419a13fc-9dbd-45b9-8f31-77899c555ace&gt;

DMA Sub System Document available in below link:
&lt;https://tuni.sharepoint.com/:w:/r/sites/TG-SoC-Hub/_layouts/15/Doc.aspx?sourcedoc=%7B9E9DFD0D-B0CA-436B-ABA0-57DB3B73560E%7D&amp;file=DMA_Sub_System_Document.....docx&amp;action=default&amp;mobileredirect=true&gt;

</description>
			<baseAddress>0x1FFA08000</baseAddress>
			<addressBlock>
				<offset>0x0000</offset>
				<size>0x0040</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x0040</offset>
				<size>0x0080</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x00C0</offset>
				<size>0x0080</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x01C0</offset>
				<size>0x0080</size>
				<usage>registers</usage>
			</addressBlock>
			<addressBlock>
				<offset>0x0140</offset>
				<size>0x0080</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<cluster>
					<name>status</name>
					<addressOffset>0x0000</addressOffset>
					<register>
						<name>IP_ID</name>
						<description>Constant 32'h70646d61 default value ; "pdma" in ascii</description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>ID</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>INFO</name>
						<description>32'h00200401 default value
Version number
Number of available channels
AXI data width</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Version</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>No_of_Channels</name>
								<bitRange>[15:8]</bitRange>
							</field>
							<field>
								<name>AXI_Data_Width</name>
								<bitRange>[23:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>4</dim>
						<dimIncrement>4</dimIncrement>
						<name>STATUS[%s]</name>
						<description>Holds status flags for Channel(0-3). Each Status Flag can either be cleared by writing to the STATUS_CLEAR register or when the STATUS register is read (must be configured)

Status bits of Reg Groups should be read by CPU
 '0' = Reg Group is Idle
 '1' = Hardware is using specific reg group
</description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>wr_transfer_completed</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>rd_transfer_completed</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>rb_error</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>wb_error</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>fifo_overflow</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>fifo_underflow</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>status_reg_group_0_write</name>
								<bitRange>[12:12]</bitRange>
							</field>
							<field>
								<name>status_reg_group_1_write</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>status_reg_group_0_read</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>status_reg_group_1_read</name>
								<bitRange>[15:15]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>4</dim>
						<dimIncrement>4</dimIncrement>
						<name>STATUS_CLEAR[%s]</name>
						<description>Acknowledging status register for Channels(0-3). Clearing each one by setting corresponding bit</description>
						<addressOffset>0x0018</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>wr_transfer_completed</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>rd_transfer_completed</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>rb_error</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>wb_error</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>fifo_overflow</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>fifo_underflow</name>
								<bitRange>[5:5]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<dim>4</dim>
						<dimIncrement>4</dimIncrement>
						<name>IRQ_ENABLE[%s]</name>
						<description>Configuring which of the interrupts are routed to the IRQ pin for Channels(0-3). Enabling each intterupt signal by setting corresponding bit. All of the interrupts can be enabled and disabled independent from each other.</description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>wr_transfer_completed_0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>rd_transfer_completed</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>rb_error</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>wb_error</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>fifo_overflow</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>fifo_underflow</name>
								<bitRange>[5:5]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>PAD_CONFIG</name>
						<description>Configures Pad, 10 Bits for read pad configuration
10 bits for write pad configuration. </description>
						<addressOffset>0x003C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Write_Pad_Configuration</name>
								<bitRange>[9:0]</bitRange>
							</field>
							<field>
								<name>Read_Pad_Configuration</name>
								<bitRange>[19:10]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>IRQ_CONFIG</name>
						<description>Configures the state (active high/low) and clearing
conditions for the IRQ pin.
Cleared: '0' = Use STATUS_CLEAR to clear
                  '1' = Auto Clear on Read of STATUS register
Polarity: '0' = IRQ active low
                   '1' = IRQ active high
Set all bits IRQ_CONFIG(7 downto 4) of polarity to "1111" for IRQ active high or
"0000" for IRQ active low. </description>
						<addressOffset>0x0038</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Clear0</name>
								<bitRange>[0:0]</bitRange>
							</field>
							<field>
								<name>Clear1</name>
								<bitRange>[1:1]</bitRange>
							</field>
							<field>
								<name>Clear2</name>
								<bitRange>[2:2]</bitRange>
							</field>
							<field>
								<name>Clear3</name>
								<bitRange>[3:3]</bitRange>
							</field>
							<field>
								<name>Polarity0</name>
								<bitRange>[4:4]</bitRange>
							</field>
							<field>
								<name>Polarity1</name>
								<bitRange>[5:5]</bitRange>
							</field>
							<field>
								<name>Polarity2</name>
								<bitRange>[6:6]</bitRange>
							</field>
							<field>
								<name>Polarity3</name>
								<bitRange>[7:7]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>channel0</name>
					<addressOffset>0x0040</addressOffset>
					<register>
						<name>SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_READ_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Read</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Read</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Read</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Read</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address_0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_WRITE_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Write</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Write</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Write</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Write</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_AXI_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_AXI_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>channel1</name>
					<addressOffset>0x00C0</addressOffset>
					<register>
						<name>SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_READ_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Read</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Read</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Read</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Read</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address_0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_WRITE_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Write</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Write</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Write</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Write</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_AXI_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_AXI_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>channel3</name>
					<addressOffset>0x01C0</addressOffset>
					<register>
						<name>SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_READ_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Read</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Read</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Read</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Read</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address_0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_WRITE_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Write</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Write</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Write</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Write</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_AXI_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_AXI_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
				<cluster>
					<name>channel2</name>
					<addressOffset>0x0140</addressOffset>
					<register>
						<name>SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0000</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0004</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0008</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x000C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0010</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_READ_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0014</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Read</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Read</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Read</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Read</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x001C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_ADDR</name>
						<description>Start address for read </description>
						<addressOffset>0x0040</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Address_0</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>AXI_WRITE_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0030</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_0_for_Write</name>
								<bitRange>[13:13]</bitRange>
							</field>
							<field>
								<name>Enable_Reg_Group_1_for_Write</name>
								<bitRange>[14:14]</bitRange>
							</field>
							<field>
								<name>Producer_Write</name>
								<bitRange>[15:15]</bitRange>
							</field>
							<field>
								<name>Consumer_Write</name>
								<bitRange>[16:16]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x002C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0028</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0024</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0020</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_LENGTH</name>
						<description>Length of read transfer in bytes</description>
						<addressOffset>0x0044</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0048</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_SET</name>
						<description>Write to set source mode register </description>
						<addressOffset>0x004C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_MODE_UNSET</name>
						<description>Write to unset source mode register </description>
						<addressOffset>0x0050</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Source_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_SOURCE_AXI_CONFIG</name>
						<description>AXI configuration signals for read
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0054</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_ARLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_ARSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_ARBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_ADDR</name>
						<description>Start address for write</description>
						<addressOffset>0x005C</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Address</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_LENGTH</name>
						<description>Length of write transfer in bytes</description>
						<addressOffset>0x0060</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Length</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE</name>
						<description>ATM only used for initiating a transfer with write to least significant bit.
LSB is unset once transfer is started, until then the address and length registers must not be modified. </description>
						<addressOffset>0x0064</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_SET</name>
						<description>Write to set destination mode register </description>
						<addressOffset>0x0068</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Set</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_MODE_UNSET</name>
						<description>Write to unset destination mode register </description>
						<addressOffset>0x006C</addressOffset>
						<size>32</size>
						<access>write-only</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Destination_Mode_Unset</name>
								<bitRange>[31:0]</bitRange>
							</field>
						</fields>
					</register>
					<register>
						<name>D_DESTINATION_AXI_CONFIG</name>
						<description>AXI configuration signals for write
Enable should be done by CPU
 '0' = Not Enabled specific reg group
 '1' = Enabling specific reg group.
Producer should be updated by CPU
'0' = Configuring Reg Group 0
'1' = Configuring Reg Group 1
Consumer should be read by CPU
'0' = Hardware source output by Reg Group 0
'1' = Hardware source output by Reg Group 1</description>
						<addressOffset>0x0070</addressOffset>
						<size>32</size>
						<access>read-write</access>
						<resetValue>0x0000</resetValue>
						<resetMask>0x0000</resetMask>
						<fields>
							<field>
								<name>Burst_Length_AWLEN</name>
								<bitRange>[7:0]</bitRange>
							</field>
							<field>
								<name>Size_of_Transfer_AWSIZE</name>
								<bitRange>[10:8]</bitRange>
							</field>
							<field>
								<name>Type_of_Burst_AWBURST</name>
								<bitRange>[12:11]</bitRange>
							</field>
						</fields>
					</register>
				</cluster>
			</registers>
		</peripheral>
		<peripheral>
			<name>ram0</name>
			<version>1.0</version>
			<baseAddress>0x190080000</baseAddress>
			<registers/>
		</peripheral>
		<peripheral>
			<name>ram1</name>
			<version>1.0</version>
			<baseAddress>0x190280000</baseAddress>
			<registers/>
		</peripheral>
		<peripheral>
			<name>ram2</name>
			<version>1.0</version>
			<baseAddress>0x190480000</baseAddress>
			<registers/>
		</peripheral>
		<peripheral>
			<name>ram3</name>
			<version>1.0</version>
			<baseAddress>0x190680000</baseAddress>
			<registers/>
		</peripheral>
	</peripherals>
</device>
