--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 723948577 paths analyzed, 6050 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.510ns.
--------------------------------------------------------------------------------

Paths for end point sad_wrappings/sad_array<1>_0_8 (SLICE_X33Y43.A6), 444034 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_3_2 (FF)
  Destination:          sad_wrappings/sad_array<1>_0_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.424ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.548 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_3_2 to sad_wrappings/sad_array<1>_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.447   sad_wrappings/templ_array_3<3>
                                                       sad_wrappings/templ_array_3_2
    SLICE_X16Y32.C5      net (fanout=34)       6.254   sad_wrappings/templ_array_3<2>
    SLICE_X16Y32.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_xor<9>
    SLICE_X18Y33.B3      net (fanout=10)       1.012   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
    SLICE_X18Y33.COUT    Topcyb                0.380   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<1>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.BMUX    Tcinb                 0.292   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
    SLICE_X6Y35.B2       net (fanout=1)        1.522   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X6Y35.BMUX     Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.C4       net (fanout=2)        0.462   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.DQ       Tad_logic             0.844   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>_6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt
    SLICE_X6Y32.D2       net (fanout=2)        0.985   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
    SLICE_X6Y32.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt.1
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
    SLICE_X14Y36.D2      net (fanout=1)        1.177   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_713
    SLICE_X14Y36.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_714
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.A5      net (fanout=2)        0.419   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.AQ      Tad_logic             0.779   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_lut<0>8
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_xor<0>_9
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814_rt
    SLICE_X33Y43.A6      net (fanout=10)       1.974   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
    SLICE_X33Y43.CLK     Tas                   0.322   sad_wrappings/sad_array<1>_0<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Mmux_sad91
                                                       sad_wrappings/sad_array<1>_0_8
    -------------------------------------------------  ---------------------------
    Total                                     18.424ns (4.610ns logic, 13.814ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_3_2 (FF)
  Destination:          sad_wrappings/sad_array<1>_0_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.375ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.548 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_3_2 to sad_wrappings/sad_array<1>_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.447   sad_wrappings/templ_array_3<3>
                                                       sad_wrappings/templ_array_3_2
    SLICE_X16Y32.C5      net (fanout=34)       6.254   sad_wrappings/templ_array_3<2>
    SLICE_X16Y32.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_xor<9>
    SLICE_X18Y33.C2      net (fanout=10)       1.066   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
    SLICE_X18Y33.COUT    Topcyc                0.277   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.BMUX    Tcinb                 0.292   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
    SLICE_X6Y35.B2       net (fanout=1)        1.522   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X6Y35.BMUX     Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.C4       net (fanout=2)        0.462   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.DQ       Tad_logic             0.844   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>_6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt
    SLICE_X6Y32.D2       net (fanout=2)        0.985   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
    SLICE_X6Y32.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt.1
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
    SLICE_X14Y36.D2      net (fanout=1)        1.177   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_713
    SLICE_X14Y36.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_714
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.A5      net (fanout=2)        0.419   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.AQ      Tad_logic             0.779   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_lut<0>8
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_xor<0>_9
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814_rt
    SLICE_X33Y43.A6      net (fanout=10)       1.974   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
    SLICE_X33Y43.CLK     Tas                   0.322   sad_wrappings/sad_array<1>_0<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Mmux_sad91
                                                       sad_wrappings/sad_array<1>_0_8
    -------------------------------------------------  ---------------------------
    Total                                     18.375ns (4.507ns logic, 13.868ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_3_2 (FF)
  Destination:          sad_wrappings/sad_array<1>_0_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.363ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.548 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_3_2 to sad_wrappings/sad_array<1>_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.447   sad_wrappings/templ_array_3<3>
                                                       sad_wrappings/templ_array_3_2
    SLICE_X16Y32.C5      net (fanout=34)       6.254   sad_wrappings/templ_array_3<2>
    SLICE_X16Y32.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_xor<9>
    SLICE_X18Y33.A3      net (fanout=10)       0.952   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
    SLICE_X18Y33.COUT    Topcya                0.379   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<0>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.BMUX    Tcinb                 0.292   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
    SLICE_X6Y35.B2       net (fanout=1)        1.522   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X6Y35.BMUX     Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.C4       net (fanout=2)        0.462   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.DQ       Tad_logic             0.844   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>_6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt
    SLICE_X6Y32.D2       net (fanout=2)        0.985   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
    SLICE_X6Y32.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt.1
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
    SLICE_X14Y36.D2      net (fanout=1)        1.177   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_713
    SLICE_X14Y36.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_714
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.A5      net (fanout=2)        0.419   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.AQ      Tad_logic             0.779   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_lut<0>8
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_xor<0>_9
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814_rt
    SLICE_X33Y43.A6      net (fanout=10)       1.974   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
    SLICE_X33Y43.CLK     Tas                   0.322   sad_wrappings/sad_array<1>_0<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Mmux_sad91
                                                       sad_wrappings/sad_array<1>_0_8
    -------------------------------------------------  ---------------------------
    Total                                     18.363ns (4.609ns logic, 13.754ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/sad_array<1>_0_9 (SLICE_X33Y43.B6), 444034 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_3_2 (FF)
  Destination:          sad_wrappings/sad_array<1>_0_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.424ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.548 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_3_2 to sad_wrappings/sad_array<1>_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.447   sad_wrappings/templ_array_3<3>
                                                       sad_wrappings/templ_array_3_2
    SLICE_X16Y32.C5      net (fanout=34)       6.254   sad_wrappings/templ_array_3<2>
    SLICE_X16Y32.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_xor<9>
    SLICE_X18Y33.B3      net (fanout=10)       1.012   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
    SLICE_X18Y33.COUT    Topcyb                0.380   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<1>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.BMUX    Tcinb                 0.292   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
    SLICE_X6Y35.B2       net (fanout=1)        1.522   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X6Y35.BMUX     Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.C4       net (fanout=2)        0.462   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.DQ       Tad_logic             0.844   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>_6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt
    SLICE_X6Y32.D2       net (fanout=2)        0.985   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
    SLICE_X6Y32.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt.1
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
    SLICE_X14Y36.D2      net (fanout=1)        1.177   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_713
    SLICE_X14Y36.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_714
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.A5      net (fanout=2)        0.419   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.AQ      Tad_logic             0.779   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_lut<0>8
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_xor<0>_9
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814_rt
    SLICE_X33Y43.B6      net (fanout=10)       1.974   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
    SLICE_X33Y43.CLK     Tas                   0.322   sad_wrappings/sad_array<1>_0<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Mmux_sad101
                                                       sad_wrappings/sad_array<1>_0_9
    -------------------------------------------------  ---------------------------
    Total                                     18.424ns (4.610ns logic, 13.814ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_3_2 (FF)
  Destination:          sad_wrappings/sad_array<1>_0_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.375ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.548 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_3_2 to sad_wrappings/sad_array<1>_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.447   sad_wrappings/templ_array_3<3>
                                                       sad_wrappings/templ_array_3_2
    SLICE_X16Y32.C5      net (fanout=34)       6.254   sad_wrappings/templ_array_3<2>
    SLICE_X16Y32.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_xor<9>
    SLICE_X18Y33.C2      net (fanout=10)       1.066   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
    SLICE_X18Y33.COUT    Topcyc                0.277   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.BMUX    Tcinb                 0.292   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
    SLICE_X6Y35.B2       net (fanout=1)        1.522   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X6Y35.BMUX     Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.C4       net (fanout=2)        0.462   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.DQ       Tad_logic             0.844   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>_6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt
    SLICE_X6Y32.D2       net (fanout=2)        0.985   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
    SLICE_X6Y32.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt.1
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
    SLICE_X14Y36.D2      net (fanout=1)        1.177   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_713
    SLICE_X14Y36.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_714
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.A5      net (fanout=2)        0.419   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.AQ      Tad_logic             0.779   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_lut<0>8
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_xor<0>_9
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814_rt
    SLICE_X33Y43.B6      net (fanout=10)       1.974   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
    SLICE_X33Y43.CLK     Tas                   0.322   sad_wrappings/sad_array<1>_0<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Mmux_sad101
                                                       sad_wrappings/sad_array<1>_0_9
    -------------------------------------------------  ---------------------------
    Total                                     18.375ns (4.507ns logic, 13.868ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_3_2 (FF)
  Destination:          sad_wrappings/sad_array<1>_0_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.363ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.548 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_3_2 to sad_wrappings/sad_array<1>_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.447   sad_wrappings/templ_array_3<3>
                                                       sad_wrappings/templ_array_3_2
    SLICE_X16Y32.C5      net (fanout=34)       6.254   sad_wrappings/templ_array_3<2>
    SLICE_X16Y32.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_xor<9>
    SLICE_X18Y33.A3      net (fanout=10)       0.952   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
    SLICE_X18Y33.COUT    Topcya                0.379   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<0>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.BMUX    Tcinb                 0.292   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
    SLICE_X6Y35.B2       net (fanout=1)        1.522   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X6Y35.BMUX     Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.C4       net (fanout=2)        0.462   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.DQ       Tad_logic             0.844   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>_6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt
    SLICE_X6Y32.D2       net (fanout=2)        0.985   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
    SLICE_X6Y32.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt.1
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
    SLICE_X14Y36.D2      net (fanout=1)        1.177   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_713
    SLICE_X14Y36.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_714
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.A5      net (fanout=2)        0.419   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.AQ      Tad_logic             0.779   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_lut<0>8
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_xor<0>_9
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814_rt
    SLICE_X33Y43.B6      net (fanout=10)       1.974   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
    SLICE_X33Y43.CLK     Tas                   0.322   sad_wrappings/sad_array<1>_0<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Mmux_sad101
                                                       sad_wrappings/sad_array<1>_0_9
    -------------------------------------------------  ---------------------------
    Total                                     18.363ns (4.609ns logic, 13.754ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/sad_array<1>_0_9 (SLICE_X33Y43.B3), 680873 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_3_2 (FF)
  Destination:          sad_wrappings/sad_array<1>_0_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.293ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.548 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_3_2 to sad_wrappings/sad_array<1>_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.447   sad_wrappings/templ_array_3<3>
                                                       sad_wrappings/templ_array_3_2
    SLICE_X16Y32.C5      net (fanout=34)       6.254   sad_wrappings/templ_array_3<2>
    SLICE_X16Y32.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_xor<9>
    SLICE_X18Y33.B3      net (fanout=10)       1.012   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
    SLICE_X18Y33.COUT    Topcyb                0.380   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<1>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.BMUX    Tcinb                 0.292   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
    SLICE_X6Y35.B2       net (fanout=1)        1.522   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X6Y35.BMUX     Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.C4       net (fanout=2)        0.462   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.DQ       Tad_logic             0.844   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>_6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt
    SLICE_X6Y32.D2       net (fanout=2)        0.985   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
    SLICE_X6Y32.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt.1
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
    SLICE_X14Y36.D2      net (fanout=1)        1.177   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_713
    SLICE_X14Y36.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_714
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.A5      net (fanout=2)        0.419   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.BMUX    Topab                 0.439   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_lut<0>8
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_xor<0>_9
    SLICE_X33Y43.B3      net (fanout=10)       2.183   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_914
    SLICE_X33Y43.CLK     Tas                   0.322   sad_wrappings/sad_array<1>_0<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Mmux_sad101
                                                       sad_wrappings/sad_array<1>_0_9
    -------------------------------------------------  ---------------------------
    Total                                     18.293ns (4.270ns logic, 14.023ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_3_2 (FF)
  Destination:          sad_wrappings/sad_array<1>_0_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.245ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.548 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_3_2 to sad_wrappings/sad_array<1>_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.447   sad_wrappings/templ_array_3<3>
                                                       sad_wrappings/templ_array_3_2
    SLICE_X16Y32.C5      net (fanout=34)       6.254   sad_wrappings/templ_array_3<2>
    SLICE_X16Y32.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_xor<9>
    SLICE_X18Y33.B3      net (fanout=10)       1.012   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
    SLICE_X18Y33.COUT    Topcyb                0.380   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<1>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.BMUX    Tcinb                 0.292   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
    SLICE_X6Y35.B2       net (fanout=1)        1.522   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X6Y35.BMUX     Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.C4       net (fanout=2)        0.462   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.DQ       Tad_logic             0.844   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>_6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt
    SLICE_X6Y32.D2       net (fanout=2)        0.985   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
    SLICE_X6Y32.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt.1
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
    SLICE_X14Y36.D2      net (fanout=1)        1.177   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_713
    SLICE_X14Y36.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_714
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.AX      net (fanout=2)        0.555   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.BMUX    Taxb                  0.255   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_xor<0>_9
    SLICE_X33Y43.B3      net (fanout=10)       2.183   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_914
    SLICE_X33Y43.CLK     Tas                   0.322   sad_wrappings/sad_array<1>_0<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Mmux_sad101
                                                       sad_wrappings/sad_array<1>_0_9
    -------------------------------------------------  ---------------------------
    Total                                     18.245ns (4.086ns logic, 14.159ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_3_2 (FF)
  Destination:          sad_wrappings/sad_array<1>_0_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.244ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.548 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_3_2 to sad_wrappings/sad_array<1>_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.447   sad_wrappings/templ_array_3<3>
                                                       sad_wrappings/templ_array_3_2
    SLICE_X16Y32.C5      net (fanout=34)       6.254   sad_wrappings/templ_array_3<2>
    SLICE_X16Y32.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<3>
    SLICE_X16Y33.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_cy<7>
    SLICE_X16Y34.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_6_OUT<10:0>_xor<9>
    SLICE_X18Y33.C2      net (fanout=10)       1.066   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_6_OUT<9>
    SLICE_X18Y33.COUT    Topcyc                0.277   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<2>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<3>
    SLICE_X18Y34.BMUX    Tcinb                 0.292   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_cy<7>
    SLICE_X6Y35.B2       net (fanout=1)        1.522   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_511
    SLICE_X6Y35.BMUX     Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.C4       net (fanout=2)        0.462   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd125
    SLICE_X6Y35.DQ       Tad_logic             0.844   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_cy<0>_6
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt
    SLICE_X6Y32.D2       net (fanout=2)        0.985   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>
    SLICE_X6Y32.DMUX     Topdd                 0.393   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<7>_rt.1
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_cy<7>
    SLICE_X14Y36.D2      net (fanout=1)        1.177   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_713
    SLICE_X14Y36.DMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_714
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.A5      net (fanout=2)        0.419   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd147
    SLICE_X14Y37.BMUX    Topab                 0.439   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_814
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_lut<0>8
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd14_xor<0>_9
    SLICE_X33Y43.B3      net (fanout=10)       2.183   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_914
    SLICE_X33Y43.CLK     Tas                   0.322   sad_wrappings/sad_array<1>_0<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_3x3/Mmux_sad101
                                                       sad_wrappings/sad_array<1>_0_9
    -------------------------------------------------  ---------------------------
    Total                                     18.244ns (4.167ns logic, 14.077ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_28 (SLICE_X58Y113.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_28 (FF)
  Destination:          comm_fpga_fx2/count_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_28 to comm_fpga_fx2/count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y113.AQ     Tcko                  0.200   comm_fpga_fx2/count<29>
                                                       comm_fpga_fx2/count_28
    SLICE_X58Y113.A6     net (fanout=4)        0.032   comm_fpga_fx2/count<28>
    SLICE_X58Y113.CLK    Tah         (-Th)    -0.190   comm_fpga_fx2/count<29>
                                                       comm_fpga_fx2/Mmux_count_next352
                                                       comm_fpga_fx2/count_28
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_24 (SLICE_X59Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_24 (FF)
  Destination:          comm_fpga_fx2/count_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_24 to comm_fpga_fx2/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y110.AQ     Tcko                  0.198   comm_fpga_fx2/count<25>
                                                       comm_fpga_fx2/count_24
    SLICE_X59Y110.A6     net (fanout=4)        0.028   comm_fpga_fx2/count<24>
    SLICE_X59Y110.CLK    Tah         (-Th)    -0.215   comm_fpga_fx2/count<25>
                                                       comm_fpga_fx2/Mmux_count_next313
                                                       comm_fpga_fx2/count_24
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/junk_s (SLICE_X41Y91.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_wrappings/junk_s (FF)
  Destination:          sad_wrappings/junk_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_wrappings/junk_s to sad_wrappings/junk_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y91.DQ      Tcko                  0.198   sad_wrappings/junk_s
                                                       sad_wrappings/junk_s
    SLICE_X41Y91.D6      net (fanout=3)        0.031   sad_wrappings/junk_s
    SLICE_X41Y91.CLK     Tah         (-Th)    -0.215   sad_wrappings/junk_s
                                                       sad_wrappings/junk_s_glue_rst
                                                       sad_wrappings/junk_s
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sad_wrappings/f2h_s_rd<3>/CLK
  Logical resource: sad_wrappings/f2h_s_rd_0/CK
  Location pin: SLICE_X28Y79.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sad_wrappings/f2h_s_rd<3>/CLK
  Logical resource: sad_wrappings/f2h_s_rd_1/CK
  Location pin: SLICE_X28Y79.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   18.510|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 723948577 paths, 0 nets, and 32525 connections

Design statistics:
   Minimum period:  18.510ns{1}   (Maximum frequency:  54.025MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul  2 11:48:24 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 571 MB



