// Seed: 2101336093
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_9(
      .id_0(1), .id_1(id_1 - 1), .id_2(id_1), .id_3(1)
  );
  assign module_1.id_1 = 0;
  assign id_8 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    output wor id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
endmodule
