#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d056a42360 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x55d056aaeef0_0 .var "clk", 0 0;
v0x55d056aaef90_0 .var/i "count", 31 0;
v0x55d056aaf030_0 .var/i "fp_w", 31 0;
v0x55d056aaf0d0_0 .var "rst_n", 0 0;
S_0x55d056a1e300 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_0x55d056a42360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0x55d056abf660 .functor AND 1, v0x55d056a9bc40_0, L_0x55d056abf570, C4<1>, C4<1>;
L_0x55d056abf770 .functor OR 1, v0x55d056a9bd00_0, L_0x55d056abf660, C4<0>, C4<0>;
L_0x55d056abf880 .functor AND 1, v0x55d056a9bc40_0, L_0x55d056abf570, C4<1>, C4<1>;
L_0x55d056abf910 .functor OR 1, v0x55d056a9bd00_0, L_0x55d056abf880, C4<0>, C4<0>;
v0x55d056aaa4f0_0 .net "ALUOp", 1 0, L_0x55d056ac0e70;  1 drivers
v0x55d056aaa600_0 .net "ALUResult", 31 0, v0x55d056aaa000_0;  1 drivers
v0x55d056aaa6f0_0 .net "ALUSrc", 0 0, v0x55d056a9c110_0;  1 drivers
v0x55d056aaa7e0_0 .net "ALUSrc1_3to1_o", 31 0, v0x55d056aa44f0_0;  1 drivers
v0x55d056aaa8d0_0 .net "ALUSrc2_2to1_o", 31 0, L_0x55d056ac2830;  1 drivers
v0x55d056aaaa30_0 .net "ALUSrc2_3to1_o", 31 0, v0x55d056aa4d30_0;  1 drivers
v0x55d056aaaaf0_0 .net "ALU_Ctrl_o", 3 0, v0x55d056a25380_0;  1 drivers
v0x55d056aaac00_0 .net "ALU_zero", 0 0, v0x55d056aaa360_0;  1 drivers
v0x55d056aaacf0_0 .net "Branch", 0 0, v0x55d056a9bc40_0;  1 drivers
v0x55d056aaae20_0 .net "Branch_zero", 0 0, L_0x55d056abf570;  1 drivers
v0x55d056aaaec0_0 .net "DataMem_o", 31 0, L_0x55d056ac8010;  1 drivers
v0x55d056aaaf80_0 .net "EXEMEM_ALUResult_o", 31 0, v0x55d056a9cf70_0;  1 drivers
v0x55d056aab040_0 .net "EXEMEM_Instr_o", 31 0, v0x55d056a9d170_0;  1 drivers
v0x55d056aab100_0 .net "EXEMEM_Mem_o", 1 0, v0x55d056a9ca00_0;  1 drivers
v0x55d056aab1a0_0 .net "EXEMEM_PC_Add4_o", 31 0, v0x55d056a9d330_0;  1 drivers
v0x55d056aab290_0 .net "EXEMEM_RD_addr_o", 4 0, v0x55d056a9cdb0_0;  1 drivers
v0x55d056aab350_0 .net "EXEMEM_RTdata_o", 31 0, v0x55d056a9d5b0_0;  1 drivers
v0x55d056aab570_0 .net "EXEMEM_WB_o", 3 0, v0x55d056a9cba0_0;  1 drivers
v0x55d056aab680_0 .net "EXEMEM_Zero_o", 0 0, v0x55d056a9d820_0;  1 drivers
v0x55d056aab720_0 .net "ForwardA", 1 0, v0x55d056a9e010_0;  1 drivers
v0x55d056aab810_0 .net "ForwardB", 1 0, v0x55d056a9e100_0;  1 drivers
v0x55d056aab920_0 .net "IDEXE_Exe_o", 2 0, v0x55d056a9f640_0;  1 drivers
v0x55d056aab9e0_0 .net "IDEXE_ImmGen_o", 31 0, v0x55d056aa0750_0;  1 drivers
v0x55d056aabad0_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v0x55d056a9ffb0_0;  1 drivers
v0x55d056aabbe0_0 .net "IDEXE_Instr_o", 31 0, v0x55d056aa08f0_0;  1 drivers
v0x55d056aabcf0_0 .net "IDEXE_Mem_o", 1 0, v0x55d056a9f7e0_0;  1 drivers
v0x55d056aabe00_0 .net "IDEXE_PC_add4_o", 31 0, v0x55d056aa0a80_0;  1 drivers
v0x55d056aabf10_0 .net "IDEXE_RD_addr_o", 4 0, v0x55d056a9fec0_0;  1 drivers
v0x55d056aac020_0 .net "IDEXE_RS1_addr_o", 4 0, v0x55d056a9f9e0_0;  1 drivers
v0x55d056aac130_0 .net "IDEXE_RS2_addr_o", 4 0, v0x55d056a9fb60_0;  1 drivers
v0x55d056aac240_0 .net "IDEXE_RSdata_o", 31 0, v0x55d056aa02c0_0;  1 drivers
v0x55d056aac350_0 .net "IDEXE_RTdata_o", 31 0, v0x55d056aa0590_0;  1 drivers
v0x55d056aac460_0 .net "IDEXE_WB_o", 3 0, v0x55d056a9fd10_0;  1 drivers
v0x55d056aac780_0 .net "IFID_Flush", 0 0, L_0x55d056abf910;  1 drivers
v0x55d056aac820_0 .net "IFID_Instr_o", 31 0, v0x55d056aa16e0_0;  1 drivers
v0x55d056aac8c0_0 .net "IFID_PC_Add4_o", 31 0, v0x55d056aa18d0_0;  1 drivers
v0x55d056aac980_0 .net "IFID_PC_o", 31 0, v0x55d056aa13c0_0;  1 drivers
v0x55d056aaca40_0 .net "IFID_Write", 0 0, v0x55d056a9ed40_0;  1 drivers
L_0x7fac0c16c018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d056aacb30_0 .net "Imm_4", 31 0, L_0x7fac0c16c018;  1 drivers
v0x55d056aacbf0_0 .net "Imm_Gen_o", 31 0, v0x55d056aa2690_0;  1 drivers
v0x55d056aacc90_0 .net "Jump", 0 0, v0x55d056a9bd00_0;  1 drivers
v0x55d056aacd80_0 .net "MEMWB_ALUresult_o", 31 0, v0x55d056aa30f0_0;  1 drivers
v0x55d056aace90_0 .net "MEMWB_DM_o", 31 0, v0x55d056aa2b60_0;  1 drivers
v0x55d056aacfa0_0 .net "MEMWB_PC_Add4_o", 31 0, v0x55d056aa3450_0;  1 drivers
v0x55d056aad060_0 .net "MEMWB_RD_addr_o", 4 0, v0x55d056aa2f40_0;  1 drivers
v0x55d056aad100_0 .net "MEMWB_WB_o", 3 0, v0x55d056aa2d20_0;  1 drivers
v0x55d056aad1c0_0 .net "MUXControl", 0 0, v0x55d056a9ef10_0;  1 drivers
v0x55d056aad2b0_0 .net "MUXMemtoReg_o", 31 0, L_0x55d056ac8790;  1 drivers
v0x55d056aad3e0_0 .net "MUX_control_Exe_o", 2 0, v0x55d056aa71e0_0;  1 drivers
v0x55d056aad4a0_0 .net "MUX_control_Mem_o", 1 0, v0x55d056aa7370_0;  1 drivers
v0x55d056aad5b0_0 .net "MUX_control_WB_o", 3 0, v0x55d056aa7570_0;  1 drivers
v0x55d056aad6c0_0 .net "MemRead", 0 0, v0x55d056a9bdc0_0;  1 drivers
v0x55d056aad760_0 .net "MemWrite", 0 0, v0x55d056a9bf90_0;  1 drivers
v0x55d056aad800_0 .net "PCSrc", 0 0, L_0x55d056abf770;  1 drivers
v0x55d056aad8a0_0 .net "PC_Add4", 31 0, L_0x55d056abfd40;  1 drivers
v0x55d056aad940_0 .net "PC_Add_Immediate", 31 0, L_0x55d056ac1e00;  1 drivers
v0x55d056aada30_0 .net "PC_i", 31 0, L_0x55d056abfc50;  1 drivers
v0x55d056aadb20_0 .net "PC_o", 31 0, v0x55d056aa7cf0_0;  1 drivers
v0x55d056aadc70_0 .net "PC_write", 0 0, v0x55d056a9ee50_0;  1 drivers
v0x55d056aadd10_0 .net "RD_data_Src", 31 0, L_0x55d056ac1200;  1 drivers
v0x55d056aade20_0 .net "RSdata_o", 31 0, L_0x55d056ac15a0;  1 drivers
v0x55d056aadf30_0 .net "RTdata_o", 31 0, L_0x55d056ac1890;  1 drivers
v0x55d056aae040_0 .net "RegWrite", 0 0, v0x55d056a9c050_0;  1 drivers
v0x55d056aae0e0_0 .net "ShiftLeft1_o", 31 0, L_0x55d056ac1d10;  1 drivers
v0x55d056aae1d0_0 .net "WriteBackA", 0 0, v0x55d056a9c290_0;  1 drivers
v0x55d056aae680_0 .net "WriteBackB", 0 0, v0x55d056a9c1d0_0;  1 drivers
v0x55d056aae720_0 .net *"_s12", 0 0, L_0x55d056abf660;  1 drivers
v0x55d056aae7c0_0 .net *"_s16", 0 0, L_0x55d056abf880;  1 drivers
v0x55d056aae860_0 .net *"_s2", 0 0, L_0x55d056abf300;  1 drivers
L_0x7fac0c16c060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55d056aae900_0 .net/2s *"_s4", 1 0, L_0x7fac0c16c060;  1 drivers
v0x55d056aae9a0_0 .net *"_s41", 0 0, L_0x55d056ac2030;  1 drivers
v0x55d056aaea40_0 .net *"_s43", 2 0, L_0x55d056ac20d0;  1 drivers
L_0x7fac0c16c0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d056aaeae0_0 .net/2s *"_s6", 1 0, L_0x7fac0c16c0a8;  1 drivers
v0x55d056aaeb80_0 .net *"_s8", 1 0, L_0x55d056abf3e0;  1 drivers
v0x55d056aaec20_0 .net "clk_i", 0 0, v0x55d056aaeef0_0;  1 drivers
v0x55d056aaecc0_0 .net "instr", 31 0, L_0x55d056abfde0;  1 drivers
v0x55d056aaedb0_0 .net "rst_i", 0 0, v0x55d056aaf0d0_0;  1 drivers
v0x55d056aaee50_0 .net "tmp", 3 0, L_0x55d056ac02f0;  1 drivers
L_0x55d056abf300 .cmp/eq 32, L_0x55d056ac15a0, L_0x55d056ac1890;
L_0x55d056abf3e0 .functor MUXZ 2, L_0x7fac0c16c0a8, L_0x7fac0c16c060, L_0x55d056abf300, C4<>;
L_0x55d056abf570 .part L_0x55d056abf3e0, 0, 1;
L_0x55d056ac0030 .part v0x55d056aa16e0_0, 15, 5;
L_0x55d056ac00d0 .part v0x55d056aa16e0_0, 20, 5;
L_0x55d056ac0170 .part v0x55d056aa16e0_0, 7, 5;
L_0x55d056ac0250 .part v0x55d056a9f7e0_0, 1, 1;
L_0x55d056ac02f0 .concat [ 1 1 1 1], v0x55d056a9bd00_0, v0x55d056a9c1d0_0, v0x55d056a9c290_0, v0x55d056a9c050_0;
L_0x55d056ac0520 .concat [ 1 1 0 0], v0x55d056a9bf90_0, v0x55d056a9bdc0_0;
L_0x55d056ac0660 .concat [ 1 2 0 0], v0x55d056a9c110_0, L_0x55d056ac0e70;
L_0x55d056ac1990 .part v0x55d056aa16e0_0, 15, 5;
L_0x55d056ac1a80 .part v0x55d056aa16e0_0, 20, 5;
L_0x55d056ac2030 .part v0x55d056aa16e0_0, 30, 1;
L_0x55d056ac20d0 .part v0x55d056aa16e0_0, 12, 3;
L_0x55d056ac21f0 .concat [ 3 1 0 0], L_0x55d056ac20d0, L_0x55d056ac2030;
L_0x55d056ac2290 .part v0x55d056aa16e0_0, 7, 5;
L_0x55d056ac23c0 .part v0x55d056aa16e0_0, 15, 5;
L_0x55d056ac2460 .part v0x55d056aa16e0_0, 20, 5;
L_0x55d056ac2920 .part v0x55d056a9cba0_0, 3, 1;
L_0x55d056ac29c0 .part v0x55d056aa2d20_0, 3, 1;
L_0x55d056ac2b10 .part v0x55d056a9f640_0, 1, 2;
L_0x55d056ac82c0 .part v0x55d056a9ca00_0, 1, 1;
L_0x55d056ac84c0 .part v0x55d056a9ca00_0, 0, 1;
L_0x55d056ac8880 .part v0x55d056aa2d20_0, 2, 1;
S_0x55d056a1eae0 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 294, 4 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
v0x55d056a7e600_0 .net "ALUOp", 1 0, L_0x55d056ac2b10;  1 drivers
v0x55d056a25380_0 .var "ALU_Ctrl_o", 3 0;
v0x55d056a25420_0 .net "func3", 2 0, L_0x55d056ac2500;  1 drivers
v0x55d056a41000_0 .net "instr", 3 0, v0x55d056a9ffb0_0;  alias, 1 drivers
E_0x55d056a96b90 .event edge, v0x55d056a7e600_0, v0x55d056a25420_0, v0x55d056a41000_0;
L_0x55d056ac2500 .part v0x55d056a9ffb0_0, 0, 3;
S_0x55d056974cb0 .scope module, "Branch_Adder" "Adder" 3 217, 5 4 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55d056a410a0_0 .net "src1_i", 31 0, v0x55d056aa13c0_0;  alias, 1 drivers
v0x55d0569a4940_0 .net "src2_i", 31 0, L_0x55d056ac1d10;  alias, 1 drivers
v0x55d056a87960_0 .net "sum_o", 31 0, L_0x55d056ac1e00;  alias, 1 drivers
L_0x55d056ac1e00 .arith/sum 32, v0x55d056aa13c0_0, L_0x55d056ac1d10;
S_0x55d056a980b0 .scope module, "Data_Memory" "Data_Memory" 3 333, 6 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x55d0569f5fa0 .array "Mem", 127 0, 7 0;
v0x55d056a99190_0 .net "MemRead_i", 0 0, L_0x55d056ac82c0;  1 drivers
v0x55d056a99250_0 .net "MemWrite_i", 0 0, L_0x55d056ac84c0;  1 drivers
v0x55d056a992f0_0 .net *"_s224", 7 0, L_0x55d056ac6d30;  1 drivers
v0x55d056a993d0_0 .net *"_s226", 32 0, L_0x55d056ac6e30;  1 drivers
L_0x7fac0c16c408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d056a99500_0 .net *"_s229", 0 0, L_0x7fac0c16c408;  1 drivers
L_0x7fac0c16c450 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d056a995e0_0 .net/2u *"_s230", 32 0, L_0x7fac0c16c450;  1 drivers
v0x55d056a996c0_0 .net *"_s232", 32 0, L_0x55d056ac7050;  1 drivers
v0x55d056a997a0_0 .net *"_s234", 7 0, L_0x55d056ac71e0;  1 drivers
v0x55d056a99880_0 .net *"_s236", 32 0, L_0x55d056ac6f30;  1 drivers
L_0x7fac0c16c498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d056a99960_0 .net *"_s239", 0 0, L_0x7fac0c16c498;  1 drivers
L_0x7fac0c16c4e0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55d056a99a40_0 .net/2u *"_s240", 32 0, L_0x7fac0c16c4e0;  1 drivers
v0x55d056a99b20_0 .net *"_s242", 32 0, L_0x55d056ac73b0;  1 drivers
v0x55d056a99c00_0 .net *"_s244", 7 0, L_0x55d056ac7680;  1 drivers
v0x55d056a99ce0_0 .net *"_s246", 32 0, L_0x55d056ac7720;  1 drivers
L_0x7fac0c16c528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d056a99dc0_0 .net *"_s249", 0 0, L_0x7fac0c16c528;  1 drivers
L_0x7fac0c16c570 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d056a99ea0_0 .net/2u *"_s250", 32 0, L_0x7fac0c16c570;  1 drivers
v0x55d056a99f80_0 .net *"_s252", 32 0, L_0x55d056ac7aa0;  1 drivers
v0x55d056a9a060_0 .net *"_s254", 7 0, L_0x55d056ac7c30;  1 drivers
v0x55d056a9a140_0 .net *"_s256", 31 0, L_0x55d056ac7e30;  1 drivers
L_0x7fac0c16c5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d056a9a220_0 .net/2u *"_s258", 31 0, L_0x7fac0c16c5b8;  1 drivers
v0x55d056a9a300_0 .net "addr_i", 31 0, v0x55d056a9cf70_0;  alias, 1 drivers
v0x55d056a9a3e0_0 .net "clk_i", 0 0, v0x55d056aaeef0_0;  alias, 1 drivers
v0x55d056a9a4a0_0 .net "data_i", 31 0, v0x55d056a9d5b0_0;  alias, 1 drivers
v0x55d056a9a580_0 .net "data_o", 31 0, L_0x55d056ac8010;  alias, 1 drivers
v0x55d056a9a660_0 .var/i "i", 31 0;
v0x55d056a9a740 .array "memory", 31 0;
v0x55d056a9a740_0 .net v0x55d056a9a740 0, 31 0, L_0x55d056ac2ca0; 1 drivers
v0x55d056a9a740_1 .net v0x55d056a9a740 1, 31 0, L_0x55d056ac2e60; 1 drivers
v0x55d056a9a740_2 .net v0x55d056a9a740 2, 31 0, L_0x55d056ac3020; 1 drivers
v0x55d056a9a740_3 .net v0x55d056a9a740 3, 31 0, L_0x55d056ac31e0; 1 drivers
v0x55d056a9a740_4 .net v0x55d056a9a740 4, 31 0, L_0x55d056ac33d0; 1 drivers
v0x55d056a9a740_5 .net v0x55d056a9a740 5, 31 0, L_0x55d056ac3590; 1 drivers
v0x55d056a9a740_6 .net v0x55d056a9a740 6, 31 0, L_0x55d056ac3790; 1 drivers
v0x55d056a9a740_7 .net v0x55d056a9a740 7, 31 0, L_0x55d056ac3920; 1 drivers
v0x55d056a9a740_8 .net v0x55d056a9a740 8, 31 0, L_0x55d056ac3b30; 1 drivers
v0x55d056a9a740_9 .net v0x55d056a9a740 9, 31 0, L_0x55d056ac3cf0; 1 drivers
v0x55d056a9a740_10 .net v0x55d056a9a740 10, 31 0, L_0x55d056ac3f10; 1 drivers
v0x55d056a9a740_11 .net v0x55d056a9a740 11, 31 0, L_0x55d056ac40d0; 1 drivers
v0x55d056a9a740_12 .net v0x55d056a9a740 12, 31 0, L_0x55d056ac4300; 1 drivers
v0x55d056a9a740_13 .net v0x55d056a9a740 13, 31 0, L_0x55d056ac44c0; 1 drivers
v0x55d056a9a740_14 .net v0x55d056a9a740 14, 31 0, L_0x55d056ac4700; 1 drivers
v0x55d056a9a740_15 .net v0x55d056a9a740 15, 31 0, L_0x55d056ac48c0; 1 drivers
v0x55d056a9a740_16 .net v0x55d056a9a740 16, 31 0, L_0x55d056ac4b10; 1 drivers
v0x55d056a9a740_17 .net v0x55d056a9a740 17, 31 0, L_0x55d056ac4cd0; 1 drivers
v0x55d056a9a740_18 .net v0x55d056a9a740 18, 31 0, L_0x55d056ac4f30; 1 drivers
v0x55d056a9a740_19 .net v0x55d056a9a740 19, 31 0, L_0x55d056ac50f0; 1 drivers
v0x55d056a9a740_20 .net v0x55d056a9a740 20, 31 0, L_0x55d056ac4e90; 1 drivers
v0x55d056a9a740_21 .net v0x55d056a9a740 21, 31 0, L_0x55d056ac5480; 1 drivers
v0x55d056a9a740_22 .net v0x55d056a9a740 22, 31 0, L_0x55d056ac5700; 1 drivers
v0x55d056a9a740_23 .net v0x55d056a9a740 23, 31 0, L_0x55d056ac58c0; 1 drivers
v0x55d056a9a740_24 .net v0x55d056a9a740 24, 31 0, L_0x55d056ac5b50; 1 drivers
v0x55d056a9a740_25 .net v0x55d056a9a740 25, 31 0, L_0x55d056ac5d10; 1 drivers
v0x55d056a9a740_26 .net v0x55d056a9a740 26, 31 0, L_0x55d056ac5fb0; 1 drivers
v0x55d056a9a740_27 .net v0x55d056a9a740 27, 31 0, L_0x55d056ac6170; 1 drivers
v0x55d056a9a740_28 .net v0x55d056a9a740 28, 31 0, L_0x55d056ac6420; 1 drivers
v0x55d056a9a740_29 .net v0x55d056a9a740 29, 31 0, L_0x55d056ac65e0; 1 drivers
v0x55d056a9a740_30 .net v0x55d056a9a740 30, 31 0, L_0x55d056ac68a0; 1 drivers
v0x55d056a9a740_31 .net v0x55d056a9a740 31, 31 0, L_0x55d056ac6a60; 1 drivers
E_0x55d056a96d10 .event posedge, v0x55d056a9a3e0_0;
v0x55d0569f5fa0_0 .array/port v0x55d0569f5fa0, 0;
v0x55d0569f5fa0_1 .array/port v0x55d0569f5fa0, 1;
v0x55d0569f5fa0_2 .array/port v0x55d0569f5fa0, 2;
v0x55d0569f5fa0_3 .array/port v0x55d0569f5fa0, 3;
L_0x55d056ac2ca0 .concat [ 8 8 8 8], v0x55d0569f5fa0_0, v0x55d0569f5fa0_1, v0x55d0569f5fa0_2, v0x55d0569f5fa0_3;
v0x55d0569f5fa0_4 .array/port v0x55d0569f5fa0, 4;
v0x55d0569f5fa0_5 .array/port v0x55d0569f5fa0, 5;
v0x55d0569f5fa0_6 .array/port v0x55d0569f5fa0, 6;
v0x55d0569f5fa0_7 .array/port v0x55d0569f5fa0, 7;
L_0x55d056ac2e60 .concat [ 8 8 8 8], v0x55d0569f5fa0_4, v0x55d0569f5fa0_5, v0x55d0569f5fa0_6, v0x55d0569f5fa0_7;
v0x55d0569f5fa0_8 .array/port v0x55d0569f5fa0, 8;
v0x55d0569f5fa0_9 .array/port v0x55d0569f5fa0, 9;
v0x55d0569f5fa0_10 .array/port v0x55d0569f5fa0, 10;
v0x55d0569f5fa0_11 .array/port v0x55d0569f5fa0, 11;
L_0x55d056ac3020 .concat [ 8 8 8 8], v0x55d0569f5fa0_8, v0x55d0569f5fa0_9, v0x55d0569f5fa0_10, v0x55d0569f5fa0_11;
v0x55d0569f5fa0_12 .array/port v0x55d0569f5fa0, 12;
v0x55d0569f5fa0_13 .array/port v0x55d0569f5fa0, 13;
v0x55d0569f5fa0_14 .array/port v0x55d0569f5fa0, 14;
v0x55d0569f5fa0_15 .array/port v0x55d0569f5fa0, 15;
L_0x55d056ac31e0 .concat [ 8 8 8 8], v0x55d0569f5fa0_12, v0x55d0569f5fa0_13, v0x55d0569f5fa0_14, v0x55d0569f5fa0_15;
v0x55d0569f5fa0_16 .array/port v0x55d0569f5fa0, 16;
v0x55d0569f5fa0_17 .array/port v0x55d0569f5fa0, 17;
v0x55d0569f5fa0_18 .array/port v0x55d0569f5fa0, 18;
v0x55d0569f5fa0_19 .array/port v0x55d0569f5fa0, 19;
L_0x55d056ac33d0 .concat [ 8 8 8 8], v0x55d0569f5fa0_16, v0x55d0569f5fa0_17, v0x55d0569f5fa0_18, v0x55d0569f5fa0_19;
v0x55d0569f5fa0_20 .array/port v0x55d0569f5fa0, 20;
v0x55d0569f5fa0_21 .array/port v0x55d0569f5fa0, 21;
v0x55d0569f5fa0_22 .array/port v0x55d0569f5fa0, 22;
v0x55d0569f5fa0_23 .array/port v0x55d0569f5fa0, 23;
L_0x55d056ac3590 .concat [ 8 8 8 8], v0x55d0569f5fa0_20, v0x55d0569f5fa0_21, v0x55d0569f5fa0_22, v0x55d0569f5fa0_23;
v0x55d0569f5fa0_24 .array/port v0x55d0569f5fa0, 24;
v0x55d0569f5fa0_25 .array/port v0x55d0569f5fa0, 25;
v0x55d0569f5fa0_26 .array/port v0x55d0569f5fa0, 26;
v0x55d0569f5fa0_27 .array/port v0x55d0569f5fa0, 27;
L_0x55d056ac3790 .concat [ 8 8 8 8], v0x55d0569f5fa0_24, v0x55d0569f5fa0_25, v0x55d0569f5fa0_26, v0x55d0569f5fa0_27;
v0x55d0569f5fa0_28 .array/port v0x55d0569f5fa0, 28;
v0x55d0569f5fa0_29 .array/port v0x55d0569f5fa0, 29;
v0x55d0569f5fa0_30 .array/port v0x55d0569f5fa0, 30;
v0x55d0569f5fa0_31 .array/port v0x55d0569f5fa0, 31;
L_0x55d056ac3920 .concat [ 8 8 8 8], v0x55d0569f5fa0_28, v0x55d0569f5fa0_29, v0x55d0569f5fa0_30, v0x55d0569f5fa0_31;
v0x55d0569f5fa0_32 .array/port v0x55d0569f5fa0, 32;
v0x55d0569f5fa0_33 .array/port v0x55d0569f5fa0, 33;
v0x55d0569f5fa0_34 .array/port v0x55d0569f5fa0, 34;
v0x55d0569f5fa0_35 .array/port v0x55d0569f5fa0, 35;
L_0x55d056ac3b30 .concat [ 8 8 8 8], v0x55d0569f5fa0_32, v0x55d0569f5fa0_33, v0x55d0569f5fa0_34, v0x55d0569f5fa0_35;
v0x55d0569f5fa0_36 .array/port v0x55d0569f5fa0, 36;
v0x55d0569f5fa0_37 .array/port v0x55d0569f5fa0, 37;
v0x55d0569f5fa0_38 .array/port v0x55d0569f5fa0, 38;
v0x55d0569f5fa0_39 .array/port v0x55d0569f5fa0, 39;
L_0x55d056ac3cf0 .concat [ 8 8 8 8], v0x55d0569f5fa0_36, v0x55d0569f5fa0_37, v0x55d0569f5fa0_38, v0x55d0569f5fa0_39;
v0x55d0569f5fa0_40 .array/port v0x55d0569f5fa0, 40;
v0x55d0569f5fa0_41 .array/port v0x55d0569f5fa0, 41;
v0x55d0569f5fa0_42 .array/port v0x55d0569f5fa0, 42;
v0x55d0569f5fa0_43 .array/port v0x55d0569f5fa0, 43;
L_0x55d056ac3f10 .concat [ 8 8 8 8], v0x55d0569f5fa0_40, v0x55d0569f5fa0_41, v0x55d0569f5fa0_42, v0x55d0569f5fa0_43;
v0x55d0569f5fa0_44 .array/port v0x55d0569f5fa0, 44;
v0x55d0569f5fa0_45 .array/port v0x55d0569f5fa0, 45;
v0x55d0569f5fa0_46 .array/port v0x55d0569f5fa0, 46;
v0x55d0569f5fa0_47 .array/port v0x55d0569f5fa0, 47;
L_0x55d056ac40d0 .concat [ 8 8 8 8], v0x55d0569f5fa0_44, v0x55d0569f5fa0_45, v0x55d0569f5fa0_46, v0x55d0569f5fa0_47;
v0x55d0569f5fa0_48 .array/port v0x55d0569f5fa0, 48;
v0x55d0569f5fa0_49 .array/port v0x55d0569f5fa0, 49;
v0x55d0569f5fa0_50 .array/port v0x55d0569f5fa0, 50;
v0x55d0569f5fa0_51 .array/port v0x55d0569f5fa0, 51;
L_0x55d056ac4300 .concat [ 8 8 8 8], v0x55d0569f5fa0_48, v0x55d0569f5fa0_49, v0x55d0569f5fa0_50, v0x55d0569f5fa0_51;
v0x55d0569f5fa0_52 .array/port v0x55d0569f5fa0, 52;
v0x55d0569f5fa0_53 .array/port v0x55d0569f5fa0, 53;
v0x55d0569f5fa0_54 .array/port v0x55d0569f5fa0, 54;
v0x55d0569f5fa0_55 .array/port v0x55d0569f5fa0, 55;
L_0x55d056ac44c0 .concat [ 8 8 8 8], v0x55d0569f5fa0_52, v0x55d0569f5fa0_53, v0x55d0569f5fa0_54, v0x55d0569f5fa0_55;
v0x55d0569f5fa0_56 .array/port v0x55d0569f5fa0, 56;
v0x55d0569f5fa0_57 .array/port v0x55d0569f5fa0, 57;
v0x55d0569f5fa0_58 .array/port v0x55d0569f5fa0, 58;
v0x55d0569f5fa0_59 .array/port v0x55d0569f5fa0, 59;
L_0x55d056ac4700 .concat [ 8 8 8 8], v0x55d0569f5fa0_56, v0x55d0569f5fa0_57, v0x55d0569f5fa0_58, v0x55d0569f5fa0_59;
v0x55d0569f5fa0_60 .array/port v0x55d0569f5fa0, 60;
v0x55d0569f5fa0_61 .array/port v0x55d0569f5fa0, 61;
v0x55d0569f5fa0_62 .array/port v0x55d0569f5fa0, 62;
v0x55d0569f5fa0_63 .array/port v0x55d0569f5fa0, 63;
L_0x55d056ac48c0 .concat [ 8 8 8 8], v0x55d0569f5fa0_60, v0x55d0569f5fa0_61, v0x55d0569f5fa0_62, v0x55d0569f5fa0_63;
v0x55d0569f5fa0_64 .array/port v0x55d0569f5fa0, 64;
v0x55d0569f5fa0_65 .array/port v0x55d0569f5fa0, 65;
v0x55d0569f5fa0_66 .array/port v0x55d0569f5fa0, 66;
v0x55d0569f5fa0_67 .array/port v0x55d0569f5fa0, 67;
L_0x55d056ac4b10 .concat [ 8 8 8 8], v0x55d0569f5fa0_64, v0x55d0569f5fa0_65, v0x55d0569f5fa0_66, v0x55d0569f5fa0_67;
v0x55d0569f5fa0_68 .array/port v0x55d0569f5fa0, 68;
v0x55d0569f5fa0_69 .array/port v0x55d0569f5fa0, 69;
v0x55d0569f5fa0_70 .array/port v0x55d0569f5fa0, 70;
v0x55d0569f5fa0_71 .array/port v0x55d0569f5fa0, 71;
L_0x55d056ac4cd0 .concat [ 8 8 8 8], v0x55d0569f5fa0_68, v0x55d0569f5fa0_69, v0x55d0569f5fa0_70, v0x55d0569f5fa0_71;
v0x55d0569f5fa0_72 .array/port v0x55d0569f5fa0, 72;
v0x55d0569f5fa0_73 .array/port v0x55d0569f5fa0, 73;
v0x55d0569f5fa0_74 .array/port v0x55d0569f5fa0, 74;
v0x55d0569f5fa0_75 .array/port v0x55d0569f5fa0, 75;
L_0x55d056ac4f30 .concat [ 8 8 8 8], v0x55d0569f5fa0_72, v0x55d0569f5fa0_73, v0x55d0569f5fa0_74, v0x55d0569f5fa0_75;
v0x55d0569f5fa0_76 .array/port v0x55d0569f5fa0, 76;
v0x55d0569f5fa0_77 .array/port v0x55d0569f5fa0, 77;
v0x55d0569f5fa0_78 .array/port v0x55d0569f5fa0, 78;
v0x55d0569f5fa0_79 .array/port v0x55d0569f5fa0, 79;
L_0x55d056ac50f0 .concat [ 8 8 8 8], v0x55d0569f5fa0_76, v0x55d0569f5fa0_77, v0x55d0569f5fa0_78, v0x55d0569f5fa0_79;
v0x55d0569f5fa0_80 .array/port v0x55d0569f5fa0, 80;
v0x55d0569f5fa0_81 .array/port v0x55d0569f5fa0, 81;
v0x55d0569f5fa0_82 .array/port v0x55d0569f5fa0, 82;
v0x55d0569f5fa0_83 .array/port v0x55d0569f5fa0, 83;
L_0x55d056ac4e90 .concat [ 8 8 8 8], v0x55d0569f5fa0_80, v0x55d0569f5fa0_81, v0x55d0569f5fa0_82, v0x55d0569f5fa0_83;
v0x55d0569f5fa0_84 .array/port v0x55d0569f5fa0, 84;
v0x55d0569f5fa0_85 .array/port v0x55d0569f5fa0, 85;
v0x55d0569f5fa0_86 .array/port v0x55d0569f5fa0, 86;
v0x55d0569f5fa0_87 .array/port v0x55d0569f5fa0, 87;
L_0x55d056ac5480 .concat [ 8 8 8 8], v0x55d0569f5fa0_84, v0x55d0569f5fa0_85, v0x55d0569f5fa0_86, v0x55d0569f5fa0_87;
v0x55d0569f5fa0_88 .array/port v0x55d0569f5fa0, 88;
v0x55d0569f5fa0_89 .array/port v0x55d0569f5fa0, 89;
v0x55d0569f5fa0_90 .array/port v0x55d0569f5fa0, 90;
v0x55d0569f5fa0_91 .array/port v0x55d0569f5fa0, 91;
L_0x55d056ac5700 .concat [ 8 8 8 8], v0x55d0569f5fa0_88, v0x55d0569f5fa0_89, v0x55d0569f5fa0_90, v0x55d0569f5fa0_91;
v0x55d0569f5fa0_92 .array/port v0x55d0569f5fa0, 92;
v0x55d0569f5fa0_93 .array/port v0x55d0569f5fa0, 93;
v0x55d0569f5fa0_94 .array/port v0x55d0569f5fa0, 94;
v0x55d0569f5fa0_95 .array/port v0x55d0569f5fa0, 95;
L_0x55d056ac58c0 .concat [ 8 8 8 8], v0x55d0569f5fa0_92, v0x55d0569f5fa0_93, v0x55d0569f5fa0_94, v0x55d0569f5fa0_95;
v0x55d0569f5fa0_96 .array/port v0x55d0569f5fa0, 96;
v0x55d0569f5fa0_97 .array/port v0x55d0569f5fa0, 97;
v0x55d0569f5fa0_98 .array/port v0x55d0569f5fa0, 98;
v0x55d0569f5fa0_99 .array/port v0x55d0569f5fa0, 99;
L_0x55d056ac5b50 .concat [ 8 8 8 8], v0x55d0569f5fa0_96, v0x55d0569f5fa0_97, v0x55d0569f5fa0_98, v0x55d0569f5fa0_99;
v0x55d0569f5fa0_100 .array/port v0x55d0569f5fa0, 100;
v0x55d0569f5fa0_101 .array/port v0x55d0569f5fa0, 101;
v0x55d0569f5fa0_102 .array/port v0x55d0569f5fa0, 102;
v0x55d0569f5fa0_103 .array/port v0x55d0569f5fa0, 103;
L_0x55d056ac5d10 .concat [ 8 8 8 8], v0x55d0569f5fa0_100, v0x55d0569f5fa0_101, v0x55d0569f5fa0_102, v0x55d0569f5fa0_103;
v0x55d0569f5fa0_104 .array/port v0x55d0569f5fa0, 104;
v0x55d0569f5fa0_105 .array/port v0x55d0569f5fa0, 105;
v0x55d0569f5fa0_106 .array/port v0x55d0569f5fa0, 106;
v0x55d0569f5fa0_107 .array/port v0x55d0569f5fa0, 107;
L_0x55d056ac5fb0 .concat [ 8 8 8 8], v0x55d0569f5fa0_104, v0x55d0569f5fa0_105, v0x55d0569f5fa0_106, v0x55d0569f5fa0_107;
v0x55d0569f5fa0_108 .array/port v0x55d0569f5fa0, 108;
v0x55d0569f5fa0_109 .array/port v0x55d0569f5fa0, 109;
v0x55d0569f5fa0_110 .array/port v0x55d0569f5fa0, 110;
v0x55d0569f5fa0_111 .array/port v0x55d0569f5fa0, 111;
L_0x55d056ac6170 .concat [ 8 8 8 8], v0x55d0569f5fa0_108, v0x55d0569f5fa0_109, v0x55d0569f5fa0_110, v0x55d0569f5fa0_111;
v0x55d0569f5fa0_112 .array/port v0x55d0569f5fa0, 112;
v0x55d0569f5fa0_113 .array/port v0x55d0569f5fa0, 113;
v0x55d0569f5fa0_114 .array/port v0x55d0569f5fa0, 114;
v0x55d0569f5fa0_115 .array/port v0x55d0569f5fa0, 115;
L_0x55d056ac6420 .concat [ 8 8 8 8], v0x55d0569f5fa0_112, v0x55d0569f5fa0_113, v0x55d0569f5fa0_114, v0x55d0569f5fa0_115;
v0x55d0569f5fa0_116 .array/port v0x55d0569f5fa0, 116;
v0x55d0569f5fa0_117 .array/port v0x55d0569f5fa0, 117;
v0x55d0569f5fa0_118 .array/port v0x55d0569f5fa0, 118;
v0x55d0569f5fa0_119 .array/port v0x55d0569f5fa0, 119;
L_0x55d056ac65e0 .concat [ 8 8 8 8], v0x55d0569f5fa0_116, v0x55d0569f5fa0_117, v0x55d0569f5fa0_118, v0x55d0569f5fa0_119;
v0x55d0569f5fa0_120 .array/port v0x55d0569f5fa0, 120;
v0x55d0569f5fa0_121 .array/port v0x55d0569f5fa0, 121;
v0x55d0569f5fa0_122 .array/port v0x55d0569f5fa0, 122;
v0x55d0569f5fa0_123 .array/port v0x55d0569f5fa0, 123;
L_0x55d056ac68a0 .concat [ 8 8 8 8], v0x55d0569f5fa0_120, v0x55d0569f5fa0_121, v0x55d0569f5fa0_122, v0x55d0569f5fa0_123;
v0x55d0569f5fa0_124 .array/port v0x55d0569f5fa0, 124;
v0x55d0569f5fa0_125 .array/port v0x55d0569f5fa0, 125;
v0x55d0569f5fa0_126 .array/port v0x55d0569f5fa0, 126;
v0x55d0569f5fa0_127 .array/port v0x55d0569f5fa0, 127;
L_0x55d056ac6a60 .concat [ 8 8 8 8], v0x55d0569f5fa0_124, v0x55d0569f5fa0_125, v0x55d0569f5fa0_126, v0x55d0569f5fa0_127;
L_0x55d056ac6d30 .array/port v0x55d0569f5fa0, L_0x55d056ac7050;
L_0x55d056ac6e30 .concat [ 32 1 0 0], v0x55d056a9cf70_0, L_0x7fac0c16c408;
L_0x55d056ac7050 .arith/sum 33, L_0x55d056ac6e30, L_0x7fac0c16c450;
L_0x55d056ac71e0 .array/port v0x55d0569f5fa0, L_0x55d056ac73b0;
L_0x55d056ac6f30 .concat [ 32 1 0 0], v0x55d056a9cf70_0, L_0x7fac0c16c498;
L_0x55d056ac73b0 .arith/sum 33, L_0x55d056ac6f30, L_0x7fac0c16c4e0;
L_0x55d056ac7680 .array/port v0x55d0569f5fa0, L_0x55d056ac7aa0;
L_0x55d056ac7720 .concat [ 32 1 0 0], v0x55d056a9cf70_0, L_0x7fac0c16c528;
L_0x55d056ac7aa0 .arith/sum 33, L_0x55d056ac7720, L_0x7fac0c16c570;
L_0x55d056ac7c30 .array/port v0x55d0569f5fa0, v0x55d056a9cf70_0;
L_0x55d056ac7e30 .concat [ 8 8 8 8], L_0x55d056ac7c30, L_0x55d056ac7680, L_0x55d056ac71e0, L_0x55d056ac6d30;
L_0x55d056ac8010 .functor MUXZ 32, L_0x7fac0c16c5b8, L_0x55d056ac7e30, L_0x55d056ac82c0, C4<>;
S_0x55d056a9add0 .scope module, "Decoder" "Decoder" 3 171, 7 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 1 "RegWrite"
    .port_info 2 /OUTPUT 1 "Branch"
    .port_info 3 /OUTPUT 1 "Jump"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemWrite"
    .port_info 6 /OUTPUT 1 "WriteBackA"
    .port_info 7 /OUTPUT 1 "WriteBackB"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 2 "ALUOp"
v0x55d056a9b090_0 .net "ALUOp", 1 0, L_0x55d056ac0e70;  alias, 1 drivers
v0x55d056a9b190_0 .net "ALUSrc", 0 0, v0x55d056a9c110_0;  alias, 1 drivers
v0x55d056a9b250_0 .net "Branch", 0 0, v0x55d056a9bc40_0;  alias, 1 drivers
v0x55d056a9b2f0_0 .net "Jump", 0 0, v0x55d056a9bd00_0;  alias, 1 drivers
v0x55d056a9b3b0_0 .net "MemRead", 0 0, v0x55d056a9bdc0_0;  alias, 1 drivers
v0x55d056a9b4c0_0 .net "MemWrite", 0 0, v0x55d056a9bf90_0;  alias, 1 drivers
v0x55d056a9b580_0 .net "RegWrite", 0 0, v0x55d056a9c050_0;  alias, 1 drivers
v0x55d056a9b640_0 .net "WriteBackA", 0 0, v0x55d056a9c290_0;  alias, 1 drivers
v0x55d056a9b700_0 .net "WriteBackB", 0 0, v0x55d056a9c1d0_0;  alias, 1 drivers
v0x55d056a9bb40_1 .array/port v0x55d056a9bb40, 1;
v0x55d056a9b7c0_0 .net *"_s22", 0 0, v0x55d056a9bb40_1;  1 drivers
v0x55d056a9bb40_0 .array/port v0x55d056a9bb40, 0;
v0x55d056a9b8a0_0 .net *"_s28", 0 0, v0x55d056a9bb40_0;  1 drivers
v0x55d056a9b980_0 .net "instr_i", 31 0, v0x55d056aa16e0_0;  alias, 1 drivers
v0x55d056a9ba60_0 .net "opcode", 6 0, L_0x55d056ac07b0;  1 drivers
v0x55d056a9bb40 .array "temp_ALUOp", 0 1, 0 0;
v0x55d056a9bc40_0 .var "temp_B", 0 0;
v0x55d056a9bd00_0 .var "temp_J", 0 0;
v0x55d056a9bdc0_0 .var "temp_MR", 0 0;
v0x55d056a9bf90_0 .var "temp_MW", 0 0;
v0x55d056a9c050_0 .var "temp_Reg", 0 0;
v0x55d056a9c110_0 .var "temp_Src", 0 0;
v0x55d056a9c1d0_0 .var "temp_WB0", 0 0;
v0x55d056a9c290_0 .var "temp_WB1", 0 0;
E_0x55d056a96cd0 .event edge, v0x55d056a9ba60_0;
L_0x55d056ac07b0 .part v0x55d056aa16e0_0, 0, 7;
L_0x55d056ac0e70 .concat8 [ 1 1 0 0], v0x55d056a9bb40_0, v0x55d056a9bb40_1;
S_0x55d056a9c490 .scope module, "EXEtoMEM" "EXEMEM_register" 3 309, 8 2 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 4 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 1 "zero_i"
    .port_info 6 /INPUT 32 "alu_ans_i"
    .port_info 7 /INPUT 32 "rtdata_i"
    .port_info 8 /INPUT 5 "WBreg_i"
    .port_info 9 /INPUT 32 "pc_add4_i"
    .port_info 10 /OUTPUT 32 "instr_o"
    .port_info 11 /OUTPUT 4 "WB_o"
    .port_info 12 /OUTPUT 2 "Mem_o"
    .port_info 13 /OUTPUT 1 "zero_o"
    .port_info 14 /OUTPUT 32 "alu_ans_o"
    .port_info 15 /OUTPUT 32 "rtdata_o"
    .port_info 16 /OUTPUT 5 "WBreg_o"
    .port_info 17 /OUTPUT 32 "pc_add4_o"
v0x55d056a9c900_0 .net "Mem_i", 1 0, v0x55d056a9f7e0_0;  alias, 1 drivers
v0x55d056a9ca00_0 .var "Mem_o", 1 0;
v0x55d056a9cae0_0 .net "WB_i", 3 0, v0x55d056a9fd10_0;  alias, 1 drivers
v0x55d056a9cba0_0 .var "WB_o", 3 0;
v0x55d056a9cc80_0 .net "WBreg_i", 4 0, v0x55d056a9fec0_0;  alias, 1 drivers
v0x55d056a9cdb0_0 .var "WBreg_o", 4 0;
v0x55d056a9ce90_0 .net "alu_ans_i", 31 0, v0x55d056aaa000_0;  alias, 1 drivers
v0x55d056a9cf70_0 .var "alu_ans_o", 31 0;
v0x55d056a9d030_0 .net "clk_i", 0 0, v0x55d056aaeef0_0;  alias, 1 drivers
v0x55d056a9d0d0_0 .net "instr_i", 31 0, v0x55d056aa08f0_0;  alias, 1 drivers
v0x55d056a9d170_0 .var "instr_o", 31 0;
v0x55d056a9d250_0 .net "pc_add4_i", 31 0, v0x55d056aa0a80_0;  alias, 1 drivers
v0x55d056a9d330_0 .var "pc_add4_o", 31 0;
v0x55d056a9d410_0 .net "rst_i", 0 0, v0x55d056aaf0d0_0;  alias, 1 drivers
v0x55d056a9d4d0_0 .net "rtdata_i", 31 0, v0x55d056aa4d30_0;  alias, 1 drivers
v0x55d056a9d5b0_0 .var "rtdata_o", 31 0;
v0x55d056a9d670_0 .net "zero_i", 0 0, v0x55d056aaa360_0;  alias, 1 drivers
v0x55d056a9d820_0 .var "zero_o", 0 0;
E_0x55d056a97780/0 .event negedge, v0x55d056a9d410_0;
E_0x55d056a97780/1 .event posedge, v0x55d056a9a3e0_0;
E_0x55d056a97780 .event/or E_0x55d056a97780/0, E_0x55d056a97780/1;
S_0x55d056a9dbc0 .scope module, "FWUnit" "ForwardingUnit" 3 265, 9 2 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1"
    .port_info 1 /INPUT 5 "IDEXE_RS2"
    .port_info 2 /INPUT 5 "EXEMEM_RD"
    .port_info 3 /INPUT 5 "MEMWB_RD"
    .port_info 4 /INPUT 1 "EXEMEM_RegWrite"
    .port_info 5 /INPUT 1 "MEMWB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x55d056a9c660_0 .net "EXEMEM_RD", 4 0, v0x55d056a9cdb0_0;  alias, 1 drivers
v0x55d056a9df70_0 .net "EXEMEM_RegWrite", 0 0, L_0x55d056ac2920;  1 drivers
v0x55d056a9e010_0 .var "ForwardA", 1 0;
v0x55d056a9e100_0 .var "ForwardB", 1 0;
v0x55d056a9e1e0_0 .net "IDEXE_RS1", 4 0, v0x55d056a9f9e0_0;  alias, 1 drivers
v0x55d056a9e310_0 .net "IDEXE_RS2", 4 0, v0x55d056a9fb60_0;  alias, 1 drivers
v0x55d056a9e3f0_0 .net "MEMWB_RD", 4 0, v0x55d056aa2f40_0;  alias, 1 drivers
v0x55d056a9e4d0_0 .net "MEMWB_RegWrite", 0 0, L_0x55d056ac29c0;  1 drivers
E_0x55d056a9de60/0 .event edge, v0x55d056a9df70_0, v0x55d056a9cdb0_0, v0x55d056a9e1e0_0, v0x55d056a9e4d0_0;
E_0x55d056a9de60/1 .event edge, v0x55d056a9e3f0_0, v0x55d056a9e310_0;
E_0x55d056a9de60 .event/or E_0x55d056a9de60/0, E_0x55d056a9de60/1;
S_0x55d056a9e6e0 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 146, 10 2 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs"
    .port_info 1 /INPUT 5 "IFID_regRt"
    .port_info 2 /INPUT 5 "IDEXE_regRd"
    .port_info 3 /INPUT 1 "IDEXE_memRead"
    .port_info 4 /OUTPUT 1 "PC_write"
    .port_info 5 /OUTPUT 1 "IFID_write"
    .port_info 6 /OUTPUT 1 "control_output_select"
v0x55d056a9e9e0_0 .net "IDEXE_memRead", 0 0, L_0x55d056ac0250;  1 drivers
v0x55d056a9eac0_0 .net "IDEXE_regRd", 4 0, L_0x55d056ac0170;  1 drivers
v0x55d056a9eba0_0 .net "IFID_regRs", 4 0, L_0x55d056ac0030;  1 drivers
v0x55d056a9ec60_0 .net "IFID_regRt", 4 0, L_0x55d056ac00d0;  1 drivers
v0x55d056a9ed40_0 .var "IFID_write", 0 0;
v0x55d056a9ee50_0 .var "PC_write", 0 0;
v0x55d056a9ef10_0 .var "control_output_select", 0 0;
E_0x55d056a9e950 .event edge, v0x55d056a9e9e0_0, v0x55d056a9eac0_0, v0x55d056a9eba0_0, v0x55d056a9ec60_0;
S_0x55d056a9f0f0 .scope module, "IDtoEXE" "IDEXE_register" 3 223, 11 2 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 4 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 3 "Exe_i"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /INPUT 32 "immgen_i"
    .port_info 9 /INPUT 4 "alu_ctrl_instr"
    .port_info 10 /INPUT 5 "WBreg_i"
    .port_info 11 /INPUT 32 "pc_add4_i"
    .port_info 12 /INPUT 5 "RS1_i"
    .port_info 13 /INPUT 5 "RS2_i"
    .port_info 14 /OUTPUT 32 "instr_o"
    .port_info 15 /OUTPUT 4 "WB_o"
    .port_info 16 /OUTPUT 2 "Mem_o"
    .port_info 17 /OUTPUT 3 "Exe_o"
    .port_info 18 /OUTPUT 32 "data1_o"
    .port_info 19 /OUTPUT 32 "data2_o"
    .port_info 20 /OUTPUT 32 "immgen_o"
    .port_info 21 /OUTPUT 4 "alu_ctrl_input"
    .port_info 22 /OUTPUT 5 "WBreg_o"
    .port_info 23 /OUTPUT 32 "pc_add4_o"
    .port_info 24 /OUTPUT 5 "RS1_o"
    .port_info 25 /OUTPUT 5 "RS2_o"
v0x55d056a9f540_0 .net "Exe_i", 2 0, v0x55d056aa71e0_0;  alias, 1 drivers
v0x55d056a9f640_0 .var "Exe_o", 2 0;
v0x55d056a9f720_0 .net "Mem_i", 1 0, v0x55d056aa7370_0;  alias, 1 drivers
v0x55d056a9f7e0_0 .var "Mem_o", 1 0;
v0x55d056a9f8d0_0 .net "RS1_i", 4 0, L_0x55d056ac23c0;  1 drivers
v0x55d056a9f9e0_0 .var "RS1_o", 4 0;
v0x55d056a9faa0_0 .net "RS2_i", 4 0, L_0x55d056ac2460;  1 drivers
v0x55d056a9fb60_0 .var "RS2_o", 4 0;
v0x55d056a9fc50_0 .net "WB_i", 3 0, v0x55d056aa7570_0;  alias, 1 drivers
v0x55d056a9fd10_0 .var "WB_o", 3 0;
v0x55d056a9fe00_0 .net "WBreg_i", 4 0, L_0x55d056ac2290;  1 drivers
v0x55d056a9fec0_0 .var "WBreg_o", 4 0;
v0x55d056a9ffb0_0 .var "alu_ctrl_input", 3 0;
v0x55d056aa0080_0 .net "alu_ctrl_instr", 3 0, L_0x55d056ac21f0;  1 drivers
v0x55d056aa0140_0 .net "clk_i", 0 0, v0x55d056aaeef0_0;  alias, 1 drivers
v0x55d056aa01e0_0 .net "data1_i", 31 0, L_0x55d056ac15a0;  alias, 1 drivers
v0x55d056aa02c0_0 .var "data1_o", 31 0;
v0x55d056aa04b0_0 .net "data2_i", 31 0, L_0x55d056ac1890;  alias, 1 drivers
v0x55d056aa0590_0 .var "data2_o", 31 0;
v0x55d056aa0670_0 .net "immgen_i", 31 0, v0x55d056aa2690_0;  alias, 1 drivers
v0x55d056aa0750_0 .var "immgen_o", 31 0;
v0x55d056aa0830_0 .net "instr_i", 31 0, v0x55d056aa16e0_0;  alias, 1 drivers
v0x55d056aa08f0_0 .var "instr_o", 31 0;
v0x55d056aa09c0_0 .net "pc_add4_i", 31 0, v0x55d056aa18d0_0;  alias, 1 drivers
v0x55d056aa0a80_0 .var "pc_add4_o", 31 0;
v0x55d056aa0b70_0 .net "rst_i", 0 0, v0x55d056aaf0d0_0;  alias, 1 drivers
S_0x55d056aa0f40 .scope module, "IFtoID" "IFID_register" 3 130, 12 2 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "IFID_write"
    .port_info 4 /INPUT 32 "address_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 32 "address_o"
    .port_info 8 /OUTPUT 32 "instr_o"
    .port_info 9 /OUTPUT 32 "pc_add4_o"
v0x55d056aa1210_0 .net "IFID_write", 0 0, v0x55d056a9ed40_0;  alias, 1 drivers
v0x55d056aa1300_0 .net "address_i", 31 0, v0x55d056aa7cf0_0;  alias, 1 drivers
v0x55d056aa13c0_0 .var "address_o", 31 0;
v0x55d056aa14c0_0 .net "clk_i", 0 0, v0x55d056aaeef0_0;  alias, 1 drivers
v0x55d056aa1560_0 .net "flush", 0 0, L_0x55d056abf910;  alias, 1 drivers
v0x55d056aa1600_0 .net "instr_i", 31 0, L_0x55d056abfde0;  alias, 1 drivers
v0x55d056aa16e0_0 .var "instr_o", 31 0;
v0x55d056aa17f0_0 .net "pc_add4_i", 31 0, L_0x55d056abfd40;  alias, 1 drivers
v0x55d056aa18d0_0 .var "pc_add4_o", 31 0;
v0x55d056aa1a20_0 .net "rst_i", 0 0, v0x55d056aaf0d0_0;  alias, 1 drivers
S_0x55d056aa1be0 .scope module, "IM" "Instr_Memory" 3 125, 13 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55d056abfde0 .functor BUFZ 32, L_0x55d056abfe50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d056aa1dd0_0 .net *"_s0", 31 0, L_0x55d056abfe50;  1 drivers
L_0x7fac0c16c180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d056aa1ed0_0 .net/2u *"_s2", 31 0, L_0x7fac0c16c180;  1 drivers
v0x55d056aa1fb0_0 .net *"_s4", 31 0, L_0x55d056abfef0;  1 drivers
v0x55d056aa2070_0 .net "addr_i", 31 0, v0x55d056aa7cf0_0;  alias, 1 drivers
v0x55d056aa2130_0 .var/i "i", 31 0;
v0x55d056aa2240_0 .net "instr_o", 31 0, L_0x55d056abfde0;  alias, 1 drivers
v0x55d056aa2300 .array "instruction_file", 31 0, 31 0;
L_0x55d056abfe50 .array/port v0x55d056aa2300, L_0x55d056abfef0;
L_0x55d056abfef0 .arith/div 32, v0x55d056aa7cf0_0, L_0x7fac0c16c180;
S_0x55d056aa2400 .scope module, "ImmGen" "Imm_Gen" 3 207, 14 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "Imm_Gen_o"
v0x55d056aa2690_0 .var "Imm_Gen_o", 31 0;
v0x55d056aa27a0_0 .net "instr_i", 31 0, v0x55d056aa16e0_0;  alias, 1 drivers
E_0x55d056aa2610 .event edge, v0x55d056a9b980_0;
S_0x55d056aa28a0 .scope module, "MEMtoWB" "MEMWB_register" 3 342, 15 2 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 4 "WB_i"
    .port_info 3 /INPUT 32 "DM_i"
    .port_info 4 /INPUT 32 "alu_ans_i"
    .port_info 5 /INPUT 5 "WBreg_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 4 "WB_o"
    .port_info 8 /OUTPUT 32 "DM_o"
    .port_info 9 /OUTPUT 32 "alu_ans_o"
    .port_info 10 /OUTPUT 5 "WBreg_o"
    .port_info 11 /OUTPUT 32 "pc_add4_o"
v0x55d056aa2a70_0 .net "DM_i", 31 0, L_0x55d056ac8010;  alias, 1 drivers
v0x55d056aa2b60_0 .var "DM_o", 31 0;
v0x55d056aa2c20_0 .net "WB_i", 3 0, v0x55d056a9cba0_0;  alias, 1 drivers
v0x55d056aa2d20_0 .var "WB_o", 3 0;
v0x55d056aa2de0_0 .net "WBreg_i", 4 0, v0x55d056a9cdb0_0;  alias, 1 drivers
v0x55d056aa2f40_0 .var "WBreg_o", 4 0;
v0x55d056aa3000_0 .net "alu_ans_i", 31 0, v0x55d056a9cf70_0;  alias, 1 drivers
v0x55d056aa30f0_0 .var "alu_ans_o", 31 0;
v0x55d056aa31d0_0 .net "clk_i", 0 0, v0x55d056aaeef0_0;  alias, 1 drivers
v0x55d056aa3390_0 .net "pc_add4_i", 31 0, v0x55d056a9d330_0;  alias, 1 drivers
v0x55d056aa3450_0 .var "pc_add4_o", 31 0;
v0x55d056aa3510_0 .net "rst_i", 0 0, v0x55d056aaf0d0_0;  alias, 1 drivers
S_0x55d056aa3730 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 258, 16 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55d056aa38b0_0 .net *"_s0", 31 0, L_0x55d056ac25a0;  1 drivers
L_0x7fac0c16c378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d056aa39b0_0 .net *"_s3", 30 0, L_0x7fac0c16c378;  1 drivers
L_0x7fac0c16c3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d056aa3a90_0 .net/2u *"_s4", 31 0, L_0x7fac0c16c3c0;  1 drivers
v0x55d056aa3b80_0 .net *"_s6", 0 0, L_0x55d056ac26c0;  1 drivers
v0x55d056aa3c40_0 .net "data0_i", 31 0, v0x55d056aa4d30_0;  alias, 1 drivers
v0x55d056aa3d00_0 .net "data1_i", 31 0, v0x55d056aa0750_0;  alias, 1 drivers
v0x55d056aa3dd0_0 .net "data_o", 31 0, L_0x55d056ac2830;  alias, 1 drivers
v0x55d056aa3e90_0 .net "select_i", 0 0, v0x55d056a9c110_0;  alias, 1 drivers
L_0x55d056ac25a0 .concat [ 1 31 0 0], v0x55d056a9c110_0, L_0x7fac0c16c378;
L_0x55d056ac26c0 .cmp/eq 32, L_0x55d056ac25a0, L_0x7fac0c16c3c0;
L_0x55d056ac2830 .functor MUXZ 32, v0x55d056aa0750_0, v0x55d056aa4d30_0, L_0x55d056ac26c0, C4<>;
S_0x55d056aa3ff0 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 278, 17 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55d056aa4250_0 .net "data0_i", 31 0, v0x55d056aa02c0_0;  alias, 1 drivers
v0x55d056aa4360_0 .net "data1_i", 31 0, L_0x55d056ac8790;  alias, 1 drivers
v0x55d056aa4420_0 .net "data2_i", 31 0, v0x55d056a9cf70_0;  alias, 1 drivers
v0x55d056aa44f0_0 .var "data_o", 31 0;
v0x55d056aa45d0_0 .net "select_i", 1 0, v0x55d056a9e010_0;  alias, 1 drivers
E_0x55d056aa41c0 .event edge, v0x55d056a9e010_0, v0x55d056aa02c0_0, v0x55d056aa4360_0, v0x55d056a9a300_0;
S_0x55d056aa4790 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 286, 17 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55d056aa49f0_0 .net "data0_i", 31 0, v0x55d056aa0590_0;  alias, 1 drivers
v0x55d056aa4b00_0 .net "data1_i", 31 0, L_0x55d056ac8790;  alias, 1 drivers
v0x55d056aa4bd0_0 .net "data2_i", 31 0, v0x55d056a9cf70_0;  alias, 1 drivers
v0x55d056aa4d30_0 .var "data_o", 31 0;
v0x55d056aa4dd0_0 .net "select_i", 1 0, v0x55d056a9e100_0;  alias, 1 drivers
E_0x55d056aa4960 .event edge, v0x55d056a9e100_0, v0x55d056aa0590_0, v0x55d056aa4360_0, v0x55d056a9a300_0;
S_0x55d056aa4f60 .scope module, "MUX_MemtoReg" "MUX_2to1" 3 360, 16 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55d056aa5130_0 .net *"_s0", 31 0, L_0x55d056ac8560;  1 drivers
L_0x7fac0c16c600 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d056aa5230_0 .net *"_s3", 30 0, L_0x7fac0c16c600;  1 drivers
L_0x7fac0c16c648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d056aa5310_0 .net/2u *"_s4", 31 0, L_0x7fac0c16c648;  1 drivers
v0x55d056aa5400_0 .net *"_s6", 0 0, L_0x55d056ac8650;  1 drivers
v0x55d056aa54c0_0 .net "data0_i", 31 0, v0x55d056aa2b60_0;  alias, 1 drivers
v0x55d056aa55d0_0 .net "data1_i", 31 0, v0x55d056aa30f0_0;  alias, 1 drivers
v0x55d056aa56a0_0 .net "data_o", 31 0, L_0x55d056ac8790;  alias, 1 drivers
v0x55d056aa5790_0 .net "select_i", 0 0, L_0x55d056ac8880;  1 drivers
L_0x55d056ac8560 .concat [ 1 31 0 0], L_0x55d056ac8880, L_0x7fac0c16c600;
L_0x55d056ac8650 .cmp/eq 32, L_0x55d056ac8560, L_0x7fac0c16c648;
L_0x55d056ac8790 .functor MUXZ 32, v0x55d056aa30f0_0, v0x55d056aa2b60_0, L_0x55d056ac8650, C4<>;
S_0x55d056aa58d0 .scope module, "MUX_PCSrc" "MUX_2to1" 3 102, 16 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55d056aa5c20_0 .net *"_s0", 31 0, L_0x55d056abf9d0;  1 drivers
L_0x7fac0c16c0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d056aa5d20_0 .net *"_s3", 30 0, L_0x7fac0c16c0f0;  1 drivers
L_0x7fac0c16c138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d056aa5e00_0 .net/2u *"_s4", 31 0, L_0x7fac0c16c138;  1 drivers
v0x55d056aa5ef0_0 .net *"_s6", 0 0, L_0x55d056abfb10;  1 drivers
v0x55d056aa5fb0_0 .net "data0_i", 31 0, L_0x55d056abfd40;  alias, 1 drivers
v0x55d056aa60c0_0 .net "data1_i", 31 0, L_0x55d056ac1e00;  alias, 1 drivers
v0x55d056aa6190_0 .net "data_o", 31 0, L_0x55d056abfc50;  alias, 1 drivers
v0x55d056aa6250_0 .net "select_i", 0 0, L_0x55d056abf770;  alias, 1 drivers
L_0x55d056abf9d0 .concat [ 1 31 0 0], L_0x55d056abf770, L_0x7fac0c16c0f0;
L_0x55d056abfb10 .cmp/eq 32, L_0x55d056abf9d0, L_0x7fac0c16c138;
L_0x55d056abfc50 .functor MUXZ 32, L_0x55d056ac1e00, L_0x55d056abfd40, L_0x55d056abfb10, C4<>;
S_0x55d056aa63c0 .scope module, "MUX_RD_data_Src" "MUX_2to1" 3 186, 16 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55d056aa6600_0 .net *"_s0", 31 0, L_0x55d056ac1010;  1 drivers
L_0x7fac0c16c1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d056aa6700_0 .net *"_s3", 30 0, L_0x7fac0c16c1c8;  1 drivers
L_0x7fac0c16c210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d056aa67e0_0 .net/2u *"_s4", 31 0, L_0x7fac0c16c210;  1 drivers
v0x55d056aa68d0_0 .net *"_s6", 0 0, L_0x55d056ac10e0;  1 drivers
v0x55d056aa6990_0 .net "data0_i", 31 0, L_0x55d056ac8790;  alias, 1 drivers
v0x55d056aa6aa0_0 .net "data1_i", 31 0, v0x55d056aa18d0_0;  alias, 1 drivers
v0x55d056aa6bb0_0 .net "data_o", 31 0, L_0x55d056ac1200;  alias, 1 drivers
v0x55d056aa6c90_0 .net "select_i", 0 0, v0x55d056a9bd00_0;  alias, 1 drivers
L_0x55d056ac1010 .concat [ 1 31 0 0], v0x55d056a9bd00_0, L_0x7fac0c16c1c8;
L_0x55d056ac10e0 .cmp/eq 32, L_0x55d056ac1010, L_0x7fac0c16c210;
L_0x55d056ac1200 .functor MUXZ 32, v0x55d056aa18d0_0, L_0x55d056ac8790, L_0x55d056ac10e0, C4<>;
S_0x55d056aa6d90 .scope module, "MUX_control" "MUX_control" 3 158, 18 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "WB_i"
    .port_info 1 /INPUT 2 "Mem_i"
    .port_info 2 /INPUT 3 "Exe_i"
    .port_info 3 /INPUT 1 "hazard_control"
    .port_info 4 /OUTPUT 4 "WB_o"
    .port_info 5 /OUTPUT 2 "Mem_o"
    .port_info 6 /OUTPUT 3 "Exe_o"
v0x55d056aa70e0_0 .net "Exe_i", 2 0, L_0x55d056ac0660;  1 drivers
v0x55d056aa71e0_0 .var "Exe_o", 2 0;
v0x55d056aa72a0_0 .net "Mem_i", 1 0, L_0x55d056ac0520;  1 drivers
v0x55d056aa7370_0 .var "Mem_o", 1 0;
v0x55d056aa7460_0 .net "WB_i", 3 0, L_0x55d056ac02f0;  alias, 1 drivers
v0x55d056aa7570_0 .var "WB_o", 3 0;
v0x55d056aa7630_0 .net "hazard_control", 0 0, v0x55d056a9ef10_0;  alias, 1 drivers
E_0x55d056aa7050 .event edge, v0x55d056a9ef10_0, v0x55d056aa7460_0, v0x55d056aa72a0_0, v0x55d056aa70e0_0;
S_0x55d056aa77e0 .scope module, "PC" "ProgramCounter" 3 110, 19 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PCWrite"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x55d056aa7a60_0 .net "PCWrite", 0 0, v0x55d056a9ee50_0;  alias, 1 drivers
v0x55d056aa7b50_0 .net "clk_i", 0 0, v0x55d056aaeef0_0;  alias, 1 drivers
v0x55d056aa7bf0_0 .net "pc_i", 31 0, L_0x55d056abfc50;  alias, 1 drivers
v0x55d056aa7cf0_0 .var "pc_o", 31 0;
v0x55d056aa7de0_0 .net "rst_i", 0 0, v0x55d056aaf0d0_0;  alias, 1 drivers
S_0x55d056aa7f50 .scope module, "PC_plus_4_Adder" "Adder" 3 118, 5 4 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55d056aa8140_0 .net "src1_i", 31 0, v0x55d056aa7cf0_0;  alias, 1 drivers
v0x55d056aa8220_0 .net "src2_i", 31 0, L_0x7fac0c16c018;  alias, 1 drivers
v0x55d056aa8300_0 .net "sum_o", 31 0, L_0x55d056abfd40;  alias, 1 drivers
L_0x55d056abfd40 .arith/sum 32, v0x55d056aa7cf0_0, L_0x7fac0c16c018;
S_0x55d056aa8470 .scope module, "RF" "Reg_File" 3 193, 20 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0x55d056ac15a0 .functor BUFZ 32, L_0x55d056ac1380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d056ac1890 .functor BUFZ 32, L_0x55d056ac16a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d056aa86b0_0 .net "RDaddr_i", 4 0, v0x55d056aa2f40_0;  alias, 1 drivers
v0x55d056aa87e0_0 .net "RDdata_i", 31 0, L_0x55d056ac1200;  alias, 1 drivers
v0x55d056aa88a0_0 .net "RSaddr_i", 4 0, L_0x55d056ac1990;  1 drivers
v0x55d056aa8940_0 .net "RSdata_o", 31 0, L_0x55d056ac15a0;  alias, 1 drivers
v0x55d056aa8a00_0 .net "RTaddr_i", 4 0, L_0x55d056ac1a80;  1 drivers
v0x55d056aa8b10_0 .net "RTdata_o", 31 0, L_0x55d056ac1890;  alias, 1 drivers
L_0x7fac0c16c2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d056aa8bd0_0 .net "RegWrite_i", 0 0, L_0x7fac0c16c2e8;  1 drivers
v0x55d056aa8c70 .array/s "Reg_File", 31 0, 31 0;
v0x55d056aa8d30_0 .net *"_s0", 31 0, L_0x55d056ac1380;  1 drivers
v0x55d056aa8ea0_0 .net *"_s10", 6 0, L_0x55d056ac1740;  1 drivers
L_0x7fac0c16c2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d056aa8f80_0 .net *"_s13", 1 0, L_0x7fac0c16c2a0;  1 drivers
v0x55d056aa9060_0 .net *"_s2", 6 0, L_0x55d056ac1420;  1 drivers
L_0x7fac0c16c258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d056aa9140_0 .net *"_s5", 1 0, L_0x7fac0c16c258;  1 drivers
v0x55d056aa9220_0 .net *"_s8", 31 0, L_0x55d056ac16a0;  1 drivers
v0x55d056aa9300_0 .net "clk_i", 0 0, v0x55d056aaeef0_0;  alias, 1 drivers
v0x55d056aa93a0_0 .net "rst_i", 0 0, v0x55d056aaf0d0_0;  alias, 1 drivers
E_0x55d056aa6f60 .event negedge, v0x55d056a9a3e0_0;
L_0x55d056ac1380 .array/port v0x55d056aa8c70, L_0x55d056ac1420;
L_0x55d056ac1420 .concat [ 5 2 0 0], L_0x55d056ac1990, L_0x7fac0c16c258;
L_0x55d056ac16a0 .array/port v0x55d056aa8c70, L_0x55d056ac1740;
L_0x55d056ac1740 .concat [ 5 2 0 0], L_0x55d056ac1a80, L_0x7fac0c16c2a0;
S_0x55d056aa9560 .scope module, "SL1" "Shift_Left_1" 3 212, 21 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x55d056aa9740_0 .net *"_s1", 30 0, L_0x55d056ac1be0;  1 drivers
L_0x7fac0c16c330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d056aa9840_0 .net/2u *"_s2", 0 0, L_0x7fac0c16c330;  1 drivers
v0x55d056aa9920_0 .net "data_i", 31 0, v0x55d056aa2690_0;  alias, 1 drivers
v0x55d056aa9a40_0 .net "data_o", 31 0, L_0x55d056ac1d10;  alias, 1 drivers
L_0x55d056ac1be0 .part v0x55d056aa2690_0, 0, 31;
L_0x55d056ac1d10 .concat [ 1 31 0 0], L_0x7fac0c16c330, L_0x55d056ac1be0;
S_0x55d056aa9b40 .scope module, "alu" "alu" 3 300, 22 3 0, S_0x55d056a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
v0x55d056aa9e50_0 .net "ALU_control", 3 0, v0x55d056a25380_0;  alias, 1 drivers
v0x55d056aa9f60_0 .net "Zero", 0 0, L_0x55d056ac2c00;  1 drivers
v0x55d056aaa000_0 .var "result", 31 0;
v0x55d056aaa100_0 .net "rst_n", 0 0, v0x55d056aaf0d0_0;  alias, 1 drivers
v0x55d056aaa1a0_0 .net "src1", 31 0, v0x55d056aa44f0_0;  alias, 1 drivers
v0x55d056aaa290_0 .net "src2", 31 0, L_0x55d056ac2830;  alias, 1 drivers
v0x55d056aaa360_0 .var "zero", 0 0;
E_0x55d056aa9df0 .event edge, v0x55d056a25380_0, v0x55d056aa44f0_0, v0x55d056aa3dd0_0;
L_0x55d056ac2c00 .reduce/nor v0x55d056aaa000_0;
    .scope S_0x55d056aa77e0;
T_0 ;
    %wait E_0x55d056a97780;
    %vpi_call 19 13 "$display", "++++++++++++ rst_i = %d +++++++++++++++", v0x55d056aa7de0_0 {0 0 0};
    %load/vec4 v0x55d056aa7de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aa7cf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d056aa7a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55d056aa7bf0_0;
    %assign/vec4 v0x55d056aa7cf0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d056aa1be0;
T_1 ;
    %vpi_call 13 12 "$display", "+++++++++  IM  +++++++++++++++++" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d056aa2130_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55d056aa2130_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55d056aa2130_0;
    %store/vec4a v0x55d056aa2300, 4, 0;
    %load/vec4 v0x55d056aa2130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d056aa2130_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 13 15 "$readmemb", "test_data/CO_test_data1.txt", v0x55d056aa2300 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55d056aa0f40;
T_2 ;
    %wait E_0x55d056a97780;
    %load/vec4 v0x55d056aa1a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aa13c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aa16e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aa18d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d056aa1210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55d056aa1300_0;
    %assign/vec4 v0x55d056aa13c0_0, 0;
    %load/vec4 v0x55d056aa17f0_0;
    %assign/vec4 v0x55d056aa18d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55d056aa1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55d056aa1300_0;
    %assign/vec4 v0x55d056aa13c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aa16e0_0, 0;
    %load/vec4 v0x55d056aa17f0_0;
    %assign/vec4 v0x55d056aa18d0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55d056aa1300_0;
    %assign/vec4 v0x55d056aa13c0_0, 0;
    %load/vec4 v0x55d056aa1600_0;
    %assign/vec4 v0x55d056aa16e0_0, 0;
    %load/vec4 v0x55d056aa17f0_0;
    %assign/vec4 v0x55d056aa18d0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d056a9e6e0;
T_3 ;
    %wait E_0x55d056a9e950;
    %load/vec4 v0x55d056a9e9e0_0;
    %load/vec4 v0x55d056a9eac0_0;
    %load/vec4 v0x55d056a9eba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d056a9eac0_0;
    %load/vec4 v0x55d056a9ec60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9ee50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9ef10_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9ee50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9ef10_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d056aa6d90;
T_4 ;
    %wait E_0x55d056aa7050;
    %load/vec4 v0x55d056aa7630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d056aa7570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d056aa7370_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d056aa71e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d056aa7460_0;
    %assign/vec4 v0x55d056aa7570_0, 0;
    %load/vec4 v0x55d056aa72a0_0;
    %assign/vec4 v0x55d056aa7370_0, 0;
    %load/vec4 v0x55d056aa70e0_0;
    %assign/vec4 v0x55d056aa71e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d056a9add0;
T_5 ;
    %wait E_0x55d056a96cd0;
    %load/vec4 v0x55d056a9ba60_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9c050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
T_5.0 ;
    %load/vec4 v0x55d056a9ba60_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9c050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55d056a9ba60_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9c050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55d056a9ba60_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9c050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9c1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9bdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55d056a9ba60_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9c050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bdc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9bf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x55d056a9ba60_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9c050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d056a9bb40, 4, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x55d056a9ba60_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9c050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056a9bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056a9bf90_0, 0, 1;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d056aa8470;
T_6 ;
    %wait E_0x55d056aa6f60;
    %load/vec4 v0x55d056aa93a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d056aa8bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55d056aa87e0_0;
    %load/vec4 v0x55d056aa86b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55d056aa86b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d056aa8c70, 4;
    %load/vec4 v0x55d056aa86b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d056aa8c70, 0, 4;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d056aa2400;
T_7 ;
    %wait E_0x55d056aa2610;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d056aa2690_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d056aa2690_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d056aa2690_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d056aa2690_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55d056aa2690_0, 0, 32;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d056aa27a0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55d056aa2690_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d056a9f0f0;
T_8 ;
    %wait E_0x55d056a97780;
    %load/vec4 v0x55d056aa0b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aa08f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d056a9fd10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d056a9f7e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d056a9f640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aa02c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aa0590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aa0750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d056a9ffb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d056a9fec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aa0a80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d056a9f9e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d056a9fb60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d056aa0830_0;
    %assign/vec4 v0x55d056aa08f0_0, 0;
    %load/vec4 v0x55d056a9fc50_0;
    %assign/vec4 v0x55d056a9fd10_0, 0;
    %load/vec4 v0x55d056a9f720_0;
    %assign/vec4 v0x55d056a9f7e0_0, 0;
    %load/vec4 v0x55d056a9f540_0;
    %assign/vec4 v0x55d056a9f640_0, 0;
    %load/vec4 v0x55d056aa01e0_0;
    %assign/vec4 v0x55d056aa02c0_0, 0;
    %load/vec4 v0x55d056aa04b0_0;
    %assign/vec4 v0x55d056aa0590_0, 0;
    %load/vec4 v0x55d056aa0670_0;
    %assign/vec4 v0x55d056aa0750_0, 0;
    %load/vec4 v0x55d056aa0080_0;
    %assign/vec4 v0x55d056a9ffb0_0, 0;
    %load/vec4 v0x55d056a9fe00_0;
    %assign/vec4 v0x55d056a9fec0_0, 0;
    %load/vec4 v0x55d056aa09c0_0;
    %assign/vec4 v0x55d056aa0a80_0, 0;
    %load/vec4 v0x55d056a9f8d0_0;
    %assign/vec4 v0x55d056a9f9e0_0, 0;
    %load/vec4 v0x55d056a9faa0_0;
    %assign/vec4 v0x55d056a9fb60_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d056a9dbc0;
T_9 ;
    %wait E_0x55d056a9de60;
    %load/vec4 v0x55d056a9df70_0;
    %load/vec4 v0x55d056a9c660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55d056a9c660_0;
    %load/vec4 v0x55d056a9e1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d056a9e010_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d056a9e4d0_0;
    %load/vec4 v0x55d056a9e3f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55d056a9e3f0_0;
    %load/vec4 v0x55d056a9e1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d056a9e010_0, 0, 2;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d056a9e010_0, 0, 2;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x55d056a9df70_0;
    %load/vec4 v0x55d056a9c660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55d056a9c660_0;
    %load/vec4 v0x55d056a9e310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d056a9e100_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55d056a9e4d0_0;
    %load/vec4 v0x55d056a9e3f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55d056a9e3f0_0;
    %load/vec4 v0x55d056a9e310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d056a9e100_0, 0, 2;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d056a9e100_0, 0, 2;
T_9.7 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d056aa3ff0;
T_10 ;
    %wait E_0x55d056aa41c0;
    %load/vec4 v0x55d056aa45d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55d056aa4250_0;
    %assign/vec4 v0x55d056aa44f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d056aa45d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55d056aa4360_0;
    %assign/vec4 v0x55d056aa44f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55d056aa4420_0;
    %assign/vec4 v0x55d056aa44f0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d056aa4790;
T_11 ;
    %wait E_0x55d056aa4960;
    %load/vec4 v0x55d056aa4dd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55d056aa49f0_0;
    %assign/vec4 v0x55d056aa4d30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55d056aa4dd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x55d056aa4b00_0;
    %assign/vec4 v0x55d056aa4d30_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55d056aa4bd0_0;
    %assign/vec4 v0x55d056aa4d30_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d056a1eae0;
T_12 ;
    %wait E_0x55d056a96b90;
    %load/vec4 v0x55d056a7e600_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55d056a25420_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d056a25380_0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55d056a41000_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55d056a25380_0, 0, 4;
T_12.4 ;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55d056a7e600_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d056a25380_0, 0, 4;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x55d056a7e600_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d056a25380_0, 0, 4;
T_12.8 ;
T_12.7 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55d056aa9b40;
T_13 ;
    %wait E_0x55d056aa9df0;
    %load/vec4 v0x55d056aa9e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056aaa000_0, 0;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x55d056aaa1a0_0;
    %load/vec4 v0x55d056aaa290_0;
    %and;
    %assign/vec4 v0x55d056aaa000_0, 0;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v0x55d056aaa1a0_0;
    %load/vec4 v0x55d056aaa290_0;
    %or;
    %assign/vec4 v0x55d056aaa000_0, 0;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x55d056aaa1a0_0;
    %load/vec4 v0x55d056aaa290_0;
    %add;
    %assign/vec4 v0x55d056aaa000_0, 0;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v0x55d056aaa1a0_0;
    %load/vec4 v0x55d056aaa290_0;
    %sub;
    %assign/vec4 v0x55d056aaa000_0, 0;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x55d056aaa1a0_0;
    %load/vec4 v0x55d056aaa290_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %assign/vec4 v0x55d056aaa000_0, 0;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x55d056aaa1a0_0;
    %load/vec4 v0x55d056aaa290_0;
    %or;
    %inv;
    %assign/vec4 v0x55d056aaa000_0, 0;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d056a9c490;
T_14 ;
    %wait E_0x55d056a97780;
    %load/vec4 v0x55d056a9d410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056a9d170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d056a9cba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d056a9ca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d056a9d820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056a9cf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056a9d5b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d056a9cdb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d056a9d330_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55d056a9d0d0_0;
    %assign/vec4 v0x55d056a9d170_0, 0;
    %load/vec4 v0x55d056a9cae0_0;
    %assign/vec4 v0x55d056a9cba0_0, 0;
    %load/vec4 v0x55d056a9c900_0;
    %assign/vec4 v0x55d056a9ca00_0, 0;
    %load/vec4 v0x55d056a9d670_0;
    %assign/vec4 v0x55d056a9d820_0, 0;
    %load/vec4 v0x55d056a9ce90_0;
    %assign/vec4 v0x55d056a9cf70_0, 0;
    %load/vec4 v0x55d056a9d4d0_0;
    %assign/vec4 v0x55d056a9d5b0_0, 0;
    %load/vec4 v0x55d056a9cc80_0;
    %assign/vec4 v0x55d056a9cdb0_0, 0;
    %load/vec4 v0x55d056a9d250_0;
    %assign/vec4 v0x55d056a9d330_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d056a980b0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d056a9a660_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x55d056a9a660_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55d056a9a660_0;
    %store/vec4a v0x55d0569f5fa0, 4, 0;
    %load/vec4 v0x55d056a9a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d056a9a660_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d0569f5fa0, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x55d056a980b0;
T_16 ;
    %wait E_0x55d056a96d10;
    %load/vec4 v0x55d056a99250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55d056a9a4a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55d056a9a300_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d0569f5fa0, 0, 4;
    %load/vec4 v0x55d056a9a4a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55d056a9a300_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d0569f5fa0, 0, 4;
    %load/vec4 v0x55d056a9a4a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55d056a9a300_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d0569f5fa0, 0, 4;
    %load/vec4 v0x55d056a9a4a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55d056a9a300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d0569f5fa0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55d056aa28a0;
T_17 ;
    %wait E_0x55d056a97780;
    %load/vec4 v0x55d056aa3510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d056aa2d20_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d056aa2b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d056aa30f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d056aa2f40_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d056aa3450_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55d056aa2c20_0;
    %store/vec4 v0x55d056aa2d20_0, 0, 4;
    %load/vec4 v0x55d056aa2a70_0;
    %store/vec4 v0x55d056aa2b60_0, 0, 32;
    %load/vec4 v0x55d056aa3000_0;
    %store/vec4 v0x55d056aa30f0_0, 0, 32;
    %load/vec4 v0x55d056aa2de0_0;
    %store/vec4 v0x55d056aa2f40_0, 0, 5;
    %load/vec4 v0x55d056aa3390_0;
    %store/vec4 v0x55d056aa3450_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55d056a42360;
T_18 ;
    %delay 25000, 0;
    %load/vec4 v0x55d056aaeef0_0;
    %inv;
    %store/vec4 v0x55d056aaeef0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55d056a42360;
T_19 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d056a42360 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x55d056a42360;
T_20 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x55d056aaf030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056aaeef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d056aaef90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d056aaf0d0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d056aaf0d0_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v0x55d056aaf030_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x55d056a42360;
T_21 ;
    %wait E_0x55d056a96d10;
    %load/vec4 v0x55d056aaef90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d056aaef90_0, 0, 32;
    %load/vec4 v0x55d056aaef90_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v0x55d056aa7cf0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55d056a9a740_0, v0x55d056a9a740_1, v0x55d056a9a740_2, v0x55d056a9a740_3, v0x55d056a9a740_4, v0x55d056a9a740_5, v0x55d056a9a740_6, v0x55d056a9a740_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55d056a9a740_8, v0x55d056a9a740_9, v0x55d056a9a740_10, v0x55d056a9a740_11, v0x55d056a9a740_12, v0x55d056a9a740_13, v0x55d056a9a740_14, v0x55d056a9a740_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55d056a9a740_16, v0x55d056a9a740_17, v0x55d056a9a740_18, v0x55d056a9a740_19, v0x55d056a9a740_20, v0x55d056a9a740_21, v0x55d056a9a740_22, v0x55d056a9a740_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55d056a9a740_24, v0x55d056a9a740_25, v0x55d056a9a740_26, v0x55d056a9a740_27, v0x55d056a9a740_28, v0x55d056a9a740_29, v0x55d056a9a740_30, v0x55d056a9a740_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x55d056aa8c70, 0>, &A<v0x55d056aa8c70, 1>, &A<v0x55d056aa8c70, 2>, &A<v0x55d056aa8c70, 3>, &A<v0x55d056aa8c70, 4>, &A<v0x55d056aa8c70, 5>, &A<v0x55d056aa8c70, 6>, &A<v0x55d056aa8c70, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x55d056aa8c70, 8>, &A<v0x55d056aa8c70, 9>, &A<v0x55d056aa8c70, 10>, &A<v0x55d056aa8c70, 11>, &A<v0x55d056aa8c70, 12>, &A<v0x55d056aa8c70, 13>, &A<v0x55d056aa8c70, 14>, &A<v0x55d056aa8c70, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x55d056aa8c70, 16>, &A<v0x55d056aa8c70, 17>, &A<v0x55d056aa8c70, 18>, &A<v0x55d056aa8c70, 19>, &A<v0x55d056aa8c70, 20>, &A<v0x55d056aa8c70, 21>, &A<v0x55d056aa8c70, 22>, &A<v0x55d056aa8c70, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x55d056aa8c70, 24>, &A<v0x55d056aa8c70, 25>, &A<v0x55d056aa8c70, 26>, &A<v0x55d056aa8c70, 27>, &A<v0x55d056aa8c70, 28>, &A<v0x55d056aa8c70, 29>, &A<v0x55d056aa8c70, 30>, &A<v0x55d056aa8c70, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v0x55d056aaf030_0, "PC = %d\012", v0x55d056aa7cf0_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v0x55d056aaf030_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55d056a9a740_0, v0x55d056a9a740_1, v0x55d056a9a740_2, v0x55d056a9a740_3, v0x55d056a9a740_4, v0x55d056a9a740_5, v0x55d056a9a740_6, v0x55d056a9a740_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x55d056aaf030_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55d056a9a740_8, v0x55d056a9a740_9, v0x55d056a9a740_10, v0x55d056a9a740_11, v0x55d056a9a740_12, v0x55d056a9a740_13, v0x55d056a9a740_14, v0x55d056a9a740_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x55d056aaf030_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55d056a9a740_16, v0x55d056a9a740_17, v0x55d056a9a740_18, v0x55d056a9a740_19, v0x55d056a9a740_20, v0x55d056a9a740_21, v0x55d056a9a740_22, v0x55d056a9a740_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x55d056aaf030_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55d056a9a740_24, v0x55d056a9a740_25, v0x55d056a9a740_26, v0x55d056a9a740_27, v0x55d056a9a740_28, v0x55d056a9a740_29, v0x55d056a9a740_30, v0x55d056a9a740_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x55d056aaf030_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x55d056aaf030_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x55d056aa8c70, 0>, &A<v0x55d056aa8c70, 1>, &A<v0x55d056aa8c70, 2>, &A<v0x55d056aa8c70, 3>, &A<v0x55d056aa8c70, 4>, &A<v0x55d056aa8c70, 5>, &A<v0x55d056aa8c70, 6>, &A<v0x55d056aa8c70, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x55d056aaf030_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x55d056aa8c70, 8>, &A<v0x55d056aa8c70, 9>, &A<v0x55d056aa8c70, 10>, &A<v0x55d056aa8c70, 11>, &A<v0x55d056aa8c70, 12>, &A<v0x55d056aa8c70, 13>, &A<v0x55d056aa8c70, 14>, &A<v0x55d056aa8c70, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x55d056aaf030_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x55d056aa8c70, 16>, &A<v0x55d056aa8c70, 17>, &A<v0x55d056aa8c70, 18>, &A<v0x55d056aa8c70, 19>, &A<v0x55d056aa8c70, 20>, &A<v0x55d056aa8c70, 21>, &A<v0x55d056aa8c70, 22>, &A<v0x55d056aa8c70, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x55d056aaf030_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x55d056aa8c70, 24>, &A<v0x55d056aa8c70, 25>, &A<v0x55d056aa8c70, 26>, &A<v0x55d056aa8c70, 27>, &A<v0x55d056aa8c70, 28>, &A<v0x55d056aa8c70, 29>, &A<v0x55d056aa8c70, 30>, &A<v0x55d056aa8c70, 31> {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "MUX_control.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
