

================================================================
== Vivado HLS Report for 'dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_s'
================================================================
* Date:           Sun Jul 27 16:44:13 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      151|      151| 0.755 us | 0.755 us |  151|  151|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                |                                                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                    Instance                                    |                               Module                               |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416  |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |      144|      144|         2|          1|          1|   144|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       36|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|   2859|    36654|   171216|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      356|     -|
|Register             |        -|      -|     3481|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|   2859|    40135|   171608|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     93|        4|       39|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     23|        1|        9|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |                                    Instance                                    |                               Module                               | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416  |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s  |        0|   2859|  36654|  171216|    0|
    +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |Total                                                                           |                                                                    |        0|   2859|  36654|  171216|    0|
    +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_1570_p2            |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op662  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln34_fu_1564_p2       |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  36|          22|          15|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  44|          9|    1|          9|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_i_in_0_phi_fu_1408_p4  |   9|          2|    8|         16|
    |data_stream_V_data_V_blk_n        |   9|          2|    1|          2|
    |i_in_0_reg_1404                   |   9|          2|    8|         16|
    |real_start                        |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n       |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_16_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_17_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_18_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_19_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n       |   9|          2|    1|          2|
    |res_stream_V_data_20_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_21_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_22_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_23_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_24_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_25_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_26_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_27_V_blk_n      |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n       |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n       |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n       |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n       |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n       |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n       |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n       |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n       |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 356|         78|   49|        106|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_in_0_reg_1404           |   8|   0|    8|          0|
    |i_in_reg_3852             |   8|   0|    8|          0|
    |icmp_ln34_reg_3848        |   1|   0|    1|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_data_0_V148_reg_4577  |  41|   0|   41|          0|
    |tmp_data_0_V_100_fu_1118  |  16|   0|   16|          0|
    |tmp_data_0_V_101_fu_1122  |  16|   0|   16|          0|
    |tmp_data_0_V_102_fu_1126  |  16|   0|   16|          0|
    |tmp_data_0_V_103_fu_1130  |  16|   0|   16|          0|
    |tmp_data_0_V_104_fu_1134  |  16|   0|   16|          0|
    |tmp_data_0_V_105_fu_1138  |  16|   0|   16|          0|
    |tmp_data_0_V_106_fu_1142  |  16|   0|   16|          0|
    |tmp_data_0_V_107_fu_1146  |  16|   0|   16|          0|
    |tmp_data_0_V_108_fu_1150  |  16|   0|   16|          0|
    |tmp_data_0_V_109_fu_1154  |  16|   0|   16|          0|
    |tmp_data_0_V_10_fu_758    |  16|   0|   16|          0|
    |tmp_data_0_V_110_fu_1158  |  16|   0|   16|          0|
    |tmp_data_0_V_111_fu_1162  |  16|   0|   16|          0|
    |tmp_data_0_V_112_fu_1166  |  16|   0|   16|          0|
    |tmp_data_0_V_113_fu_1170  |  16|   0|   16|          0|
    |tmp_data_0_V_114_fu_1174  |  16|   0|   16|          0|
    |tmp_data_0_V_115_fu_1178  |  16|   0|   16|          0|
    |tmp_data_0_V_116_fu_1182  |  16|   0|   16|          0|
    |tmp_data_0_V_117_fu_1186  |  16|   0|   16|          0|
    |tmp_data_0_V_118_fu_1190  |  16|   0|   16|          0|
    |tmp_data_0_V_119_fu_1194  |  16|   0|   16|          0|
    |tmp_data_0_V_11_fu_762    |  16|   0|   16|          0|
    |tmp_data_0_V_120_fu_1198  |  16|   0|   16|          0|
    |tmp_data_0_V_121_fu_1202  |  16|   0|   16|          0|
    |tmp_data_0_V_122_fu_1206  |  16|   0|   16|          0|
    |tmp_data_0_V_123_fu_1210  |  16|   0|   16|          0|
    |tmp_data_0_V_124_fu_1214  |  16|   0|   16|          0|
    |tmp_data_0_V_125_fu_1218  |  16|   0|   16|          0|
    |tmp_data_0_V_126_fu_1222  |  16|   0|   16|          0|
    |tmp_data_0_V_127_fu_1226  |  16|   0|   16|          0|
    |tmp_data_0_V_128_fu_1230  |  16|   0|   16|          0|
    |tmp_data_0_V_129_fu_1234  |  16|   0|   16|          0|
    |tmp_data_0_V_12_fu_766    |  16|   0|   16|          0|
    |tmp_data_0_V_130_fu_1238  |  16|   0|   16|          0|
    |tmp_data_0_V_131_fu_1242  |  16|   0|   16|          0|
    |tmp_data_0_V_132_fu_1246  |  16|   0|   16|          0|
    |tmp_data_0_V_133_fu_1250  |  16|   0|   16|          0|
    |tmp_data_0_V_134_fu_1254  |  16|   0|   16|          0|
    |tmp_data_0_V_135_fu_1258  |  16|   0|   16|          0|
    |tmp_data_0_V_136_fu_1262  |  16|   0|   16|          0|
    |tmp_data_0_V_137_fu_1266  |  16|   0|   16|          0|
    |tmp_data_0_V_138_fu_1270  |  16|   0|   16|          0|
    |tmp_data_0_V_139_fu_1274  |  16|   0|   16|          0|
    |tmp_data_0_V_13_fu_770    |  16|   0|   16|          0|
    |tmp_data_0_V_140_fu_1278  |  16|   0|   16|          0|
    |tmp_data_0_V_141_fu_1282  |  16|   0|   16|          0|
    |tmp_data_0_V_142_fu_1286  |  16|   0|   16|          0|
    |tmp_data_0_V_143_fu_1290  |  16|   0|   16|          0|
    |tmp_data_0_V_144_fu_1294  |  16|   0|   16|          0|
    |tmp_data_0_V_145_fu_1298  |  16|   0|   16|          0|
    |tmp_data_0_V_146_fu_1302  |  16|   0|   16|          0|
    |tmp_data_0_V_147_fu_1306  |  16|   0|   16|          0|
    |tmp_data_0_V_14_fu_774    |  16|   0|   16|          0|
    |tmp_data_0_V_15_fu_778    |  16|   0|   16|          0|
    |tmp_data_0_V_16_fu_782    |  16|   0|   16|          0|
    |tmp_data_0_V_17_fu_786    |  16|   0|   16|          0|
    |tmp_data_0_V_18_fu_790    |  16|   0|   16|          0|
    |tmp_data_0_V_19_fu_794    |  16|   0|   16|          0|
    |tmp_data_0_V_20_fu_798    |  16|   0|   16|          0|
    |tmp_data_0_V_21_fu_802    |  16|   0|   16|          0|
    |tmp_data_0_V_22_fu_806    |  16|   0|   16|          0|
    |tmp_data_0_V_23_fu_810    |  16|   0|   16|          0|
    |tmp_data_0_V_24_fu_814    |  16|   0|   16|          0|
    |tmp_data_0_V_25_fu_818    |  16|   0|   16|          0|
    |tmp_data_0_V_26_fu_822    |  16|   0|   16|          0|
    |tmp_data_0_V_27_fu_826    |  16|   0|   16|          0|
    |tmp_data_0_V_28_fu_830    |  16|   0|   16|          0|
    |tmp_data_0_V_29_fu_834    |  16|   0|   16|          0|
    |tmp_data_0_V_30_fu_838    |  16|   0|   16|          0|
    |tmp_data_0_V_31_fu_842    |  16|   0|   16|          0|
    |tmp_data_0_V_32_fu_846    |  16|   0|   16|          0|
    |tmp_data_0_V_33_fu_850    |  16|   0|   16|          0|
    |tmp_data_0_V_34_fu_854    |  16|   0|   16|          0|
    |tmp_data_0_V_35_fu_858    |  16|   0|   16|          0|
    |tmp_data_0_V_36_fu_862    |  16|   0|   16|          0|
    |tmp_data_0_V_37_fu_866    |  16|   0|   16|          0|
    |tmp_data_0_V_38_fu_870    |  16|   0|   16|          0|
    |tmp_data_0_V_39_fu_874    |  16|   0|   16|          0|
    |tmp_data_0_V_40_fu_878    |  16|   0|   16|          0|
    |tmp_data_0_V_41_fu_882    |  16|   0|   16|          0|
    |tmp_data_0_V_42_fu_886    |  16|   0|   16|          0|
    |tmp_data_0_V_43_fu_890    |  16|   0|   16|          0|
    |tmp_data_0_V_44_fu_894    |  16|   0|   16|          0|
    |tmp_data_0_V_45_fu_898    |  16|   0|   16|          0|
    |tmp_data_0_V_46_fu_902    |  16|   0|   16|          0|
    |tmp_data_0_V_47_fu_906    |  16|   0|   16|          0|
    |tmp_data_0_V_48_fu_910    |  16|   0|   16|          0|
    |tmp_data_0_V_49_fu_914    |  16|   0|   16|          0|
    |tmp_data_0_V_50_fu_918    |  16|   0|   16|          0|
    |tmp_data_0_V_51_fu_922    |  16|   0|   16|          0|
    |tmp_data_0_V_52_fu_926    |  16|   0|   16|          0|
    |tmp_data_0_V_53_fu_930    |  16|   0|   16|          0|
    |tmp_data_0_V_54_fu_934    |  16|   0|   16|          0|
    |tmp_data_0_V_55_fu_938    |  16|   0|   16|          0|
    |tmp_data_0_V_56_fu_942    |  16|   0|   16|          0|
    |tmp_data_0_V_57_fu_946    |  16|   0|   16|          0|
    |tmp_data_0_V_58_fu_950    |  16|   0|   16|          0|
    |tmp_data_0_V_59_fu_954    |  16|   0|   16|          0|
    |tmp_data_0_V_5_fu_738     |  16|   0|   16|          0|
    |tmp_data_0_V_60_fu_958    |  16|   0|   16|          0|
    |tmp_data_0_V_61_fu_962    |  16|   0|   16|          0|
    |tmp_data_0_V_62_fu_966    |  16|   0|   16|          0|
    |tmp_data_0_V_63_fu_970    |  16|   0|   16|          0|
    |tmp_data_0_V_64_fu_974    |  16|   0|   16|          0|
    |tmp_data_0_V_65_fu_978    |  16|   0|   16|          0|
    |tmp_data_0_V_66_fu_982    |  16|   0|   16|          0|
    |tmp_data_0_V_67_fu_986    |  16|   0|   16|          0|
    |tmp_data_0_V_68_fu_990    |  16|   0|   16|          0|
    |tmp_data_0_V_69_fu_994    |  16|   0|   16|          0|
    |tmp_data_0_V_6_fu_742     |  16|   0|   16|          0|
    |tmp_data_0_V_70_fu_998    |  16|   0|   16|          0|
    |tmp_data_0_V_71_fu_1002   |  16|   0|   16|          0|
    |tmp_data_0_V_72_fu_1006   |  16|   0|   16|          0|
    |tmp_data_0_V_73_fu_1010   |  16|   0|   16|          0|
    |tmp_data_0_V_74_fu_1014   |  16|   0|   16|          0|
    |tmp_data_0_V_75_fu_1018   |  16|   0|   16|          0|
    |tmp_data_0_V_76_fu_1022   |  16|   0|   16|          0|
    |tmp_data_0_V_77_fu_1026   |  16|   0|   16|          0|
    |tmp_data_0_V_78_fu_1030   |  16|   0|   16|          0|
    |tmp_data_0_V_79_fu_1034   |  16|   0|   16|          0|
    |tmp_data_0_V_7_fu_746     |  16|   0|   16|          0|
    |tmp_data_0_V_80_fu_1038   |  16|   0|   16|          0|
    |tmp_data_0_V_81_fu_1042   |  16|   0|   16|          0|
    |tmp_data_0_V_82_fu_1046   |  16|   0|   16|          0|
    |tmp_data_0_V_83_fu_1050   |  16|   0|   16|          0|
    |tmp_data_0_V_84_fu_1054   |  16|   0|   16|          0|
    |tmp_data_0_V_85_fu_1058   |  16|   0|   16|          0|
    |tmp_data_0_V_86_fu_1062   |  16|   0|   16|          0|
    |tmp_data_0_V_87_fu_1066   |  16|   0|   16|          0|
    |tmp_data_0_V_88_fu_1070   |  16|   0|   16|          0|
    |tmp_data_0_V_89_fu_1074   |  16|   0|   16|          0|
    |tmp_data_0_V_8_fu_750     |  16|   0|   16|          0|
    |tmp_data_0_V_90_fu_1078   |  16|   0|   16|          0|
    |tmp_data_0_V_91_fu_1082   |  16|   0|   16|          0|
    |tmp_data_0_V_92_fu_1086   |  16|   0|   16|          0|
    |tmp_data_0_V_93_fu_1090   |  16|   0|   16|          0|
    |tmp_data_0_V_94_fu_1094   |  16|   0|   16|          0|
    |tmp_data_0_V_95_fu_1098   |  16|   0|   16|          0|
    |tmp_data_0_V_96_fu_1102   |  16|   0|   16|          0|
    |tmp_data_0_V_97_fu_1106   |  16|   0|   16|          0|
    |tmp_data_0_V_98_fu_1110   |  16|   0|   16|          0|
    |tmp_data_0_V_99_fu_1114   |  16|   0|   16|          0|
    |tmp_data_0_V_9_fu_754     |  16|   0|   16|          0|
    |tmp_data_0_V_fu_734       |  16|   0|   16|          0|
    |tmp_data_10_V_reg_4627    |  41|   0|   41|          0|
    |tmp_data_11_V_reg_4632    |  41|   0|   41|          0|
    |tmp_data_12_V_reg_4637    |  41|   0|   41|          0|
    |tmp_data_13_V_reg_4642    |  41|   0|   41|          0|
    |tmp_data_14_V_reg_4647    |  41|   0|   41|          0|
    |tmp_data_15_V_reg_4652    |  41|   0|   41|          0|
    |tmp_data_16_V_reg_4657    |  41|   0|   41|          0|
    |tmp_data_17_V_reg_4662    |  41|   0|   41|          0|
    |tmp_data_18_V_reg_4667    |  41|   0|   41|          0|
    |tmp_data_19_V_reg_4672    |  41|   0|   41|          0|
    |tmp_data_1_V_reg_4582     |  41|   0|   41|          0|
    |tmp_data_20_V_reg_4677    |  41|   0|   41|          0|
    |tmp_data_21_V_reg_4682    |  41|   0|   41|          0|
    |tmp_data_22_V_reg_4687    |  41|   0|   41|          0|
    |tmp_data_23_V_reg_4692    |  41|   0|   41|          0|
    |tmp_data_24_V_reg_4697    |  41|   0|   41|          0|
    |tmp_data_25_V_reg_4702    |  41|   0|   41|          0|
    |tmp_data_26_V_reg_4707    |  41|   0|   41|          0|
    |tmp_data_27_V_reg_4712    |  41|   0|   41|          0|
    |tmp_data_2_V_reg_4587     |  41|   0|   41|          0|
    |tmp_data_3_V_reg_4592     |  41|   0|   41|          0|
    |tmp_data_4_V_reg_4597     |  41|   0|   41|          0|
    |tmp_data_5_V_reg_4602     |  41|   0|   41|          0|
    |tmp_data_6_V_reg_4607     |  41|   0|   41|          0|
    |tmp_data_7_V_reg_4612     |  41|   0|   41|          0|
    |tmp_data_8_V_reg_4617     |  41|   0|   41|          0|
    |tmp_data_9_V_reg_4622     |  41|   0|   41|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |3481|   0| 3481|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,28u>,config13> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,28u>,config13> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,28u>,config13> | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,28u>,config13> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,28u>,config13> | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,28u>,config13> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,28u>,config13> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,28u>,config13> | return value |
|start_out                      | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,28u>,config13> | return value |
|start_write                    | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,28u>,config13> | return value |
|data_stream_V_data_V_dout      |  in |   16|   ap_fifo  |                         data_stream_V_data_V                         |    pointer   |
|data_stream_V_data_V_empty_n   |  in |    1|   ap_fifo  |                         data_stream_V_data_V                         |    pointer   |
|data_stream_V_data_V_read      | out |    1|   ap_fifo  |                         data_stream_V_data_V                         |    pointer   |
|res_stream_V_data_0_V_din      | out |   41|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_write    | out |    1|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_1_V_din      | out |   41|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_write    | out |    1|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_2_V_din      | out |   41|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_write    | out |    1|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_3_V_din      | out |   41|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_write    | out |    1|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_4_V_din      | out |   41|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_write    | out |    1|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_5_V_din      | out |   41|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_write    | out |    1|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_6_V_din      | out |   41|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_write    | out |    1|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_7_V_din      | out |   41|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_write    | out |    1|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_8_V_din      | out |   41|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_write    | out |    1|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_9_V_din      | out |   41|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_write    | out |    1|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_10_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_10_V                        |    pointer   |
|res_stream_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_10_V                        |    pointer   |
|res_stream_V_data_10_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_10_V                        |    pointer   |
|res_stream_V_data_11_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_11_V                        |    pointer   |
|res_stream_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_11_V                        |    pointer   |
|res_stream_V_data_11_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_11_V                        |    pointer   |
|res_stream_V_data_12_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_12_V                        |    pointer   |
|res_stream_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_12_V                        |    pointer   |
|res_stream_V_data_12_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_12_V                        |    pointer   |
|res_stream_V_data_13_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_13_V                        |    pointer   |
|res_stream_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_13_V                        |    pointer   |
|res_stream_V_data_13_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_13_V                        |    pointer   |
|res_stream_V_data_14_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_14_V                        |    pointer   |
|res_stream_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_14_V                        |    pointer   |
|res_stream_V_data_14_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_14_V                        |    pointer   |
|res_stream_V_data_15_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_15_V                        |    pointer   |
|res_stream_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_15_V                        |    pointer   |
|res_stream_V_data_15_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_15_V                        |    pointer   |
|res_stream_V_data_16_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_16_V                        |    pointer   |
|res_stream_V_data_16_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_16_V                        |    pointer   |
|res_stream_V_data_16_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_16_V                        |    pointer   |
|res_stream_V_data_17_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_17_V                        |    pointer   |
|res_stream_V_data_17_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_17_V                        |    pointer   |
|res_stream_V_data_17_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_17_V                        |    pointer   |
|res_stream_V_data_18_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_18_V                        |    pointer   |
|res_stream_V_data_18_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_18_V                        |    pointer   |
|res_stream_V_data_18_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_18_V                        |    pointer   |
|res_stream_V_data_19_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_19_V                        |    pointer   |
|res_stream_V_data_19_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_19_V                        |    pointer   |
|res_stream_V_data_19_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_19_V                        |    pointer   |
|res_stream_V_data_20_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_20_V                        |    pointer   |
|res_stream_V_data_20_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_20_V                        |    pointer   |
|res_stream_V_data_20_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_20_V                        |    pointer   |
|res_stream_V_data_21_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_21_V                        |    pointer   |
|res_stream_V_data_21_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_21_V                        |    pointer   |
|res_stream_V_data_21_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_21_V                        |    pointer   |
|res_stream_V_data_22_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_22_V                        |    pointer   |
|res_stream_V_data_22_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_22_V                        |    pointer   |
|res_stream_V_data_22_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_22_V                        |    pointer   |
|res_stream_V_data_23_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_23_V                        |    pointer   |
|res_stream_V_data_23_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_23_V                        |    pointer   |
|res_stream_V_data_23_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_23_V                        |    pointer   |
|res_stream_V_data_24_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_24_V                        |    pointer   |
|res_stream_V_data_24_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_24_V                        |    pointer   |
|res_stream_V_data_24_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_24_V                        |    pointer   |
|res_stream_V_data_25_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_25_V                        |    pointer   |
|res_stream_V_data_25_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_25_V                        |    pointer   |
|res_stream_V_data_25_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_25_V                        |    pointer   |
|res_stream_V_data_26_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_26_V                        |    pointer   |
|res_stream_V_data_26_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_26_V                        |    pointer   |
|res_stream_V_data_26_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_26_V                        |    pointer   |
|res_stream_V_data_27_V_din     | out |   41|   ap_fifo  |                        res_stream_V_data_27_V                        |    pointer   |
|res_stream_V_data_27_V_full_n  |  in |    1|   ap_fifo  |                        res_stream_V_data_27_V                        |    pointer   |
|res_stream_V_data_27_V_write   | out |    1|   ap_fifo  |                        res_stream_V_data_27_V                        |    pointer   |
+-------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

