###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Wed Sep 14 17:34:38 2016
#  Design:            DLX
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.036
+ Phase Shift                   5.000
= Required Time                 5.077
- Arrival Time                  1.404
= Slack Time                    3.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.673 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.674 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.725 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.728 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.787 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.788 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.219 |    3.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.219 |    3.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    3.932 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    3.932 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    3.971 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    3.971 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.009 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.009 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.047 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.047 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.085 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.085 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.123 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.123 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.160 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.160 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.199 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.199 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.235 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.235 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.273 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.273 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.310 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.310 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.348 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.348 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.386 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.386 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.424 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.424 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.461 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.461 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.498 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.498 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.536 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.536 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.574 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.574 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.611 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.611 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.650 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.650 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.728 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.728 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.765 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.000 |   1.092 |    4.765 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.037 |   1.129 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.000 |   1.129 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.037 |   1.165 |    4.838 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.000 |   1.165 |    4.838 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1   | 0.036 |   1.202 |    4.875 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1   | 0.000 |   1.202 |    4.875 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | AND2_X1   | 0.038 |   1.240 |    4.913 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U2/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | NAND2_X1  | 0.000 |   1.240 |    4.913 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U2/ZN        |   v   | u_DataPath/u_fetch/inc_pc1/add_33/n1        | NAND2_X1  | 0.016 |   1.255 |    4.928 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U1/B         |   v   | u_DataPath/u_fetch/inc_pc1/add_33/n1        | XNOR2_X1  | 0.000 |   1.255 |    4.928 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U1/ZN        |   v   | u_DataPath/pc_4_i[31]                       | XNOR2_X1  | 0.042 |   1.297 |    4.970 | 
     | u_DataPath/u_fetch/mux_branch1/U47/B1          |   v   | u_DataPath/pc_4_i[31]                       | AOI22_X1  | 0.000 |   1.297 |    4.970 | 
     | u_DataPath/u_fetch/mux_branch1/U47/ZN          |   ^   | u_DataPath/u_fetch/mux_branch1/n42          | AOI22_X1  | 0.043 |   1.341 |    5.014 | 
     | u_DataPath/u_fetch/mux_branch1/U46/A           |   ^   | u_DataPath/u_fetch/mux_branch1/n42          | INV_X1    | 0.000 |   1.341 |    5.014 | 
     | u_DataPath/u_fetch/mux_branch1/U46/ZN          |   v   | u_DataPath/u_fetch/data_mux_branch_i[31]    | INV_X1    | 0.010 |   1.350 |    5.023 | 
     | u_DataPath/u_fetch/mux_jump1/U27/A1            |   v   | u_DataPath/u_fetch/data_mux_branch_i[31]    | AOI22_X1  | 0.000 |   1.350 |    5.023 | 
     | u_DataPath/u_fetch/mux_jump1/U27/ZN            |   ^   | u_DataPath/u_fetch/data_mux_jump_i[31]      | AOI22_X1  | 0.030 |   1.380 |    5.053 | 
     | u_DataPath/u_fetch/pc1/U23/B2                  |   ^   | u_DataPath/u_fetch/data_mux_jump_i[31]      | OAI22_X1  | 0.000 |   1.380 |    5.053 | 
     | u_DataPath/u_fetch/pc1/U23/ZN                  |   v   | u_DataPath/u_fetch/pc1/n100                 | OAI22_X1  | 0.024 |   1.404 |    5.077 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D |   v   | u_DataPath/u_fetch/pc1/n100                 | DFF_X1    | 0.000 |   1.404 |    5.077 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -3.673 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.672 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.621 | 
     | clk__L2_I3/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.618 | 
     | clk__L2_I3/Z                                    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -3.561 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/CK |   ^   | clk__L2_N3 | DFF_X1    | 0.001 |   0.113 |   -3.559 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[30]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[30]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.079
- Arrival Time                  1.402
= Slack Time                    3.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.676 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.677 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.728 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.731 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.790 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.792 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.219 |    3.896 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.219 |    3.896 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    3.936 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    3.936 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    3.974 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    3.974 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.012 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.012 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.050 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.050 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.089 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.089 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.126 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.126 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.163 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.163 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.202 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.202 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.239 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.239 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.276 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.276 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.313 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.313 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.351 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.351 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.389 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.389 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.427 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.427 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.464 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.464 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.502 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.502 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.540 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.540 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.577 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.577 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.615 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.615 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.653 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.653 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.693 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.693 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.731 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.731 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.768 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.000 |   1.092 |    4.768 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.037 |   1.129 |    4.805 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.000 |   1.129 |    4.805 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.037 |   1.165 |    4.842 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.000 |   1.165 |    4.842 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1   | 0.036 |   1.202 |    4.878 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1   | 0.000 |   1.202 |    4.878 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | AND2_X1   | 0.038 |   1.240 |    4.916 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U3/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | XOR2_X1   | 0.000 |   1.240 |    4.916 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U3/Z         |   ^   | u_DataPath/pc_4_i[30]                       | XOR2_X1   | 0.060 |   1.300 |    4.976 | 
     | u_DataPath/u_fetch/mux_branch1/U45/B1          |   ^   | u_DataPath/pc_4_i[30]                       | AOI22_X1  | 0.000 |   1.300 |    4.976 | 
     | u_DataPath/u_fetch/mux_branch1/U45/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n43          | AOI22_X1  | 0.027 |   1.327 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U44/A           |   v   | u_DataPath/u_fetch/mux_branch1/n43          | INV_X1    | 0.000 |   1.327 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U44/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[30]    | INV_X1    | 0.017 |   1.344 |    5.020 | 
     | u_DataPath/u_fetch/mux_jump1/U47/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[30]    | AOI22_X1  | 0.000 |   1.344 |    5.020 | 
     | u_DataPath/u_fetch/mux_jump1/U47/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[30]      | AOI22_X1  | 0.014 |   1.358 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U43/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[30]      | OAI22_X1  | 0.000 |   1.358 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U43/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n99                  | OAI22_X1  | 0.044 |   1.402 |    5.079 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[30]/D |   ^   | u_DataPath/u_fetch/pc1/n99                  | DFF_X1    | 0.000 |   1.402 |    5.079 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -3.676 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.676 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.624 | 
     | clk__L2_I3/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.622 | 
     | clk__L2_I3/Z                                    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -3.564 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[30]/CK |   ^   | clk__L2_N3 | DFF_X1    | 0.001 |   0.113 |   -3.563 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[29]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[29]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.078
- Arrival Time                  1.362
= Slack Time                    3.717
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.717 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.718 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.769 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.772 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.831 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.832 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    3.936 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    3.936 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    3.976 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    3.976 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.015 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.015 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.053 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.053 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.091 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.091 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.130 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.130 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.167 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.167 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.204 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.204 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.243 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.243 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.280 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.280 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.317 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.317 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.392 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.392 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.430 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.430 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.468 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.468 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.505 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.505 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.864 |    4.580 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.864 |    4.580 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.618 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.618 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.939 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.939 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.694 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.694 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.017 |    4.734 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.017 |    4.734 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.772 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.772 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.809 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.000 |   1.092 |    4.809 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.037 |   1.129 |    4.846 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.000 |   1.129 |    4.846 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.037 |   1.165 |    4.882 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.000 |   1.165 |    4.882 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1   | 0.036 |   1.202 |    4.919 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U5/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | XOR2_X1   | 0.000 |   1.202 |    4.919 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U5/Z         |   ^   | u_DataPath/pc_4_i[29]                       | XOR2_X1   | 0.056 |   1.258 |    4.975 | 
     | u_DataPath/u_fetch/mux_branch1/U43/B1          |   ^   | u_DataPath/pc_4_i[29]                       | AOI22_X1  | 0.000 |   1.258 |    4.975 | 
     | u_DataPath/u_fetch/mux_branch1/U43/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n45          | AOI22_X1  | 0.028 |   1.286 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U42/A           |   v   | u_DataPath/u_fetch/mux_branch1/n45          | INV_X1    | 0.000 |   1.286 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U42/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[29]    | INV_X1    | 0.018 |   1.303 |    5.020 | 
     | u_DataPath/u_fetch/mux_jump1/U45/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[29]    | AOI22_X1  | 0.000 |   1.303 |    5.020 | 
     | u_DataPath/u_fetch/mux_jump1/U45/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[29]      | AOI22_X1  | 0.014 |   1.317 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U41/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[29]      | OAI22_X1  | 0.000 |   1.317 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U41/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n98                  | OAI22_X1  | 0.045 |   1.362 |    5.078 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[29]/D |   ^   | u_DataPath/u_fetch/pc1/n98                  | DFF_X1    | 0.000 |   1.362 |    5.078 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -3.717 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.716 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.665 | 
     | clk__L2_I3/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.662 | 
     | clk__L2_I3/Z                                    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -3.605 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[29]/CK |   ^   | clk__L2_N3 | DFF_X1    | 0.001 |   0.113 |   -3.604 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[30]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[30]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  1.349
= Slack Time                    3.725
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.725 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.726 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.778 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.780 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.839 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.841 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.219 |    3.945 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.219 |    3.945 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    3.985 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    3.985 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.024 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.024 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.061 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.061 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.099 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.099 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.138 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.138 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.175 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.175 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.213 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.213 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.251 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.251 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.288 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.288 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.325 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.325 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.362 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.362 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.401 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.401 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.439 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.439 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.477 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.477 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.514 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.514 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.551 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.551 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.589 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.589 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.627 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.627 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.664 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.664 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.702 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.702 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.742 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.742 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.780 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.780 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.818 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.000 |   1.092 |    4.818 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.037 |   1.129 |    4.854 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.000 |   1.129 |    4.854 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.037 |   1.165 |    4.891 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.000 |   1.165 |    4.891 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1   | 0.036 |   1.202 |    4.927 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1   | 0.000 |   1.202 |    4.927 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | AND2_X1   | 0.038 |   1.240 |    4.965 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U3/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | XOR2_X1   | 0.000 |   1.240 |    4.965 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U3/Z         |   ^   | u_DataPath/pc_4_i[30]                       | XOR2_X1   | 0.060 |   1.300 |    5.025 | 
     | u_DataPath/u_ifidreg/U40/A                     |   ^   | u_DataPath/pc_4_i[30]                       | INV_X1    | 0.000 |   1.300 |    5.025 | 
     | u_DataPath/u_ifidreg/U40/ZN                    |   v   | u_DataPath/u_ifidreg/n229                   | INV_X1    | 0.009 |   1.309 |    5.034 | 
     | u_DataPath/u_ifidreg/U39/B2                    |   v   | u_DataPath/u_ifidreg/n229                   | OAI22_X1  | 0.000 |   1.309 |    5.034 | 
     | u_DataPath/u_ifidreg/U39/ZN                    |   ^   | u_DataPath/u_ifidreg/n163                   | OAI22_X1  | 0.040 |   1.349 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[30]/D          |   ^   | u_DataPath/u_ifidreg/n163                   | DFFR_X1   | 0.000 |   1.349 |    5.075 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -3.725 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.725 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.673 | 
     | clk__L2_I4/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.671 | 
     | clk__L2_I4/Z                           |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.058 |   0.112 |   -3.613 | 
     | u_DataPath/u_ifidreg/new_pc_reg[30]/CK |   ^   | clk__L2_N4 | DFFR_X1   | 0.001 |   0.114 |   -3.612 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[31]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[31]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  1.346
= Slack Time                    3.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.728 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.729 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.780 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.783 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.842 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.843 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.219 |    3.948 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.219 |    3.948 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    3.988 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    3.988 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.026 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.026 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.064 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.064 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.102 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.102 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.141 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.141 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.178 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.178 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.215 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.215 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.254 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.254 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.291 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.291 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.328 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.328 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.365 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.365 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.403 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.403 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.441 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.441 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.479 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.479 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.516 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.516 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.554 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.554 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.592 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.592 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.629 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.629 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.667 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.667 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.705 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.705 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.745 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.745 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.783 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.783 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.820 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.000 |   1.092 |    4.820 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.037 |   1.129 |    4.857 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.000 |   1.129 |    4.857 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.037 |   1.165 |    4.894 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.000 |   1.165 |    4.894 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1   | 0.036 |   1.202 |    4.930 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1   | 0.000 |   1.202 |    4.930 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | AND2_X1   | 0.038 |   1.240 |    4.968 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U2/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | NAND2_X1  | 0.000 |   1.240 |    4.968 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U2/ZN        |   v   | u_DataPath/u_fetch/inc_pc1/add_33/n1        | NAND2_X1  | 0.016 |   1.255 |    4.984 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U1/B         |   v   | u_DataPath/u_fetch/inc_pc1/add_33/n1        | XNOR2_X1  | 0.000 |   1.255 |    4.984 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U1/ZN        |   ^   | u_DataPath/pc_4_i[31]                       | XNOR2_X1  | 0.041 |   1.296 |    5.025 | 
     | u_DataPath/u_ifidreg/U42/A                     |   ^   | u_DataPath/pc_4_i[31]                       | INV_X1    | 0.000 |   1.296 |    5.025 | 
     | u_DataPath/u_ifidreg/U42/ZN                    |   v   | u_DataPath/u_ifidreg/n228                   | INV_X1    | 0.010 |   1.306 |    5.035 | 
     | u_DataPath/u_ifidreg/U41/B2                    |   v   | u_DataPath/u_ifidreg/n228                   | OAI22_X1  | 0.000 |   1.306 |    5.035 | 
     | u_DataPath/u_ifidreg/U41/ZN                    |   ^   | u_DataPath/u_ifidreg/n164                   | OAI22_X1  | 0.040 |   1.346 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[31]/D          |   ^   | u_DataPath/u_ifidreg/n164                   | DFFR_X1   | 0.000 |   1.346 |    5.075 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -3.728 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.728 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.676 | 
     | clk__L2_I3/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.674 | 
     | clk__L2_I3/Z                           |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -3.616 | 
     | u_DataPath/u_ifidreg/new_pc_reg[31]/CK |   ^   | clk__L2_N3 | DFFR_X1   | 0.002 |   0.114 |   -3.615 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[28]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[28]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.079
- Arrival Time                  1.325
= Slack Time                    3.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.754 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.755 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.806 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.809 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.868 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.869 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.219 |    3.973 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.219 |    3.973 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.013 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.013 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.052 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.052 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.090 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.090 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.128 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.128 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.166 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.166 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.204 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.204 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.241 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.241 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.280 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.280 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.316 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.316 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.391 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.391 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.429 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.429 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.467 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.467 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.505 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.505 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.542 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.542 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.579 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.579 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.617 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.617 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.730 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.730 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.770 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.770 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.809 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.809 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.846 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.000 |   1.092 |    4.846 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.037 |   1.129 |    4.883 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.000 |   1.129 |    4.883 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.037 |   1.165 |    4.919 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U7/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | XOR2_X1   | 0.000 |   1.165 |    4.919 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U7/Z         |   ^   | u_DataPath/pc_4_i[28]                       | XOR2_X1   | 0.055 |   1.221 |    4.974 | 
     | u_DataPath/u_fetch/mux_branch1/U41/B1          |   ^   | u_DataPath/pc_4_i[28]                       | AOI22_X1  | 0.000 |   1.221 |    4.974 | 
     | u_DataPath/u_fetch/mux_branch1/U41/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n46          | AOI22_X1  | 0.026 |   1.247 |    5.001 | 
     | u_DataPath/u_fetch/mux_branch1/U40/A           |   v   | u_DataPath/u_fetch/mux_branch1/n46          | INV_X1    | 0.000 |   1.247 |    5.001 | 
     | u_DataPath/u_fetch/mux_branch1/U40/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[28]    | INV_X1    | 0.019 |   1.266 |    5.019 | 
     | u_DataPath/u_fetch/mux_jump1/U19/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[28]    | AOI22_X1  | 0.000 |   1.266 |    5.019 | 
     | u_DataPath/u_fetch/mux_jump1/U19/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[28]      | AOI22_X1  | 0.015 |   1.281 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U15/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[28]      | OAI22_X1  | 0.000 |   1.281 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U15/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n97                  | OAI22_X1  | 0.044 |   1.325 |    5.079 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[28]/D |   ^   | u_DataPath/u_fetch/pc1/n97                  | DFF_X1    | 0.000 |   1.325 |    5.079 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -3.754 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.753 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.702 | 
     | clk__L2_I3/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.699 | 
     | clk__L2_I3/Z                                    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -3.642 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[28]/CK |   ^   | clk__L2_N3 | DFF_X1    | 0.001 |   0.114 |   -3.640 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[29]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[29]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  1.307
= Slack Time                    3.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.768 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.768 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.820 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.822 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.881 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.883 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.219 |    3.987 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.219 |    3.987 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.027 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.027 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.066 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.066 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.103 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.103 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.141 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.141 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.180 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.180 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.218 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.218 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.255 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.255 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.293 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.293 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.330 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.330 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.368 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.368 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.405 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.405 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.443 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.443 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.481 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.481 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.519 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.519 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.556 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.556 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.593 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.593 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.631 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.631 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.669 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.669 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.706 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.706 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.744 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.744 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.784 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.784 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.823 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.823 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.860 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.000 |   1.092 |    4.860 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.037 |   1.129 |    4.896 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.000 |   1.129 |    4.896 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.037 |   1.165 |    4.933 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.000 |   1.165 |    4.933 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1   | 0.036 |   1.202 |    4.969 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U5/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | XOR2_X1   | 0.000 |   1.202 |    4.969 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U5/Z         |   ^   | u_DataPath/pc_4_i[29]                       | XOR2_X1   | 0.056 |   1.258 |    5.026 | 
     | u_DataPath/u_ifidreg/U38/A                     |   ^   | u_DataPath/pc_4_i[29]                       | INV_X1    | 0.000 |   1.258 |    5.026 | 
     | u_DataPath/u_ifidreg/U38/ZN                    |   v   | u_DataPath/u_ifidreg/n230                   | INV_X1    | 0.009 |   1.267 |    5.035 | 
     | u_DataPath/u_ifidreg/U37/B2                    |   v   | u_DataPath/u_ifidreg/n230                   | OAI22_X1  | 0.000 |   1.267 |    5.035 | 
     | u_DataPath/u_ifidreg/U37/ZN                    |   ^   | u_DataPath/u_ifidreg/n162                   | OAI22_X1  | 0.040 |   1.307 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[29]/D          |   ^   | u_DataPath/u_ifidreg/n162                   | DFFR_X1   | 0.000 |   1.307 |    5.075 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -3.768 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.767 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.716 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -3.713 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -3.655 | 
     | u_DataPath/u_ifidreg/new_pc_reg[29]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -3.654 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[27]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[27]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.079
- Arrival Time                  1.287
= Slack Time                    3.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.792 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.793 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.844 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.847 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.906 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.907 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.011 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.011 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.051 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.051 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.090 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.090 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.128 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.128 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.166 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.166 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.204 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.204 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.242 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.242 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.279 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.279 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.318 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.318 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.392 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.392 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.429 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.429 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.467 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.467 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.505 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.505 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.580 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.580 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.617 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.617 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.693 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.693 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.730 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.730 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.769 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.769 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.808 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.808 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.847 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.847 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.884 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.000 |   1.092 |    4.884 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.037 |   1.129 |    4.921 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U9/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | XOR2_X1   | 0.000 |   1.129 |    4.921 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U9/Z         |   ^   | u_DataPath/pc_4_i[27]                       | XOR2_X1   | 0.055 |   1.184 |    4.975 | 
     | u_DataPath/u_fetch/mux_branch1/U39/B1          |   ^   | u_DataPath/pc_4_i[27]                       | AOI22_X1  | 0.000 |   1.184 |    4.975 | 
     | u_DataPath/u_fetch/mux_branch1/U39/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n47          | AOI22_X1  | 0.026 |   1.210 |    5.002 | 
     | u_DataPath/u_fetch/mux_branch1/U38/A           |   v   | u_DataPath/u_fetch/mux_branch1/n47          | INV_X1    | 0.000 |   1.210 |    5.002 | 
     | u_DataPath/u_fetch/mux_branch1/U38/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[27]    | INV_X1    | 0.019 |   1.229 |    5.021 | 
     | u_DataPath/u_fetch/mux_jump1/U17/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[27]    | AOI22_X1  | 0.000 |   1.229 |    5.021 | 
     | u_DataPath/u_fetch/mux_jump1/U17/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[27]      | AOI22_X1  | 0.014 |   1.243 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U13/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[27]      | OAI22_X1  | 0.000 |   1.243 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U13/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n96                  | OAI22_X1  | 0.044 |   1.287 |    5.079 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[27]/D |   ^   | u_DataPath/u_fetch/pc1/n96                  | DFF_X1    | 0.000 |   1.287 |    5.079 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -3.792 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.791 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.740 | 
     | clk__L2_I3/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.737 | 
     | clk__L2_I3/Z                                    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -3.680 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[27]/CK |   ^   | clk__L2_N3 | DFF_X1    | 0.002 |   0.114 |   -3.678 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[28]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[28]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  1.270
= Slack Time                    3.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.805 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.806 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.857 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.860 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.919 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.920 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.024 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.024 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.064 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.064 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.103 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.103 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.141 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.141 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.179 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.179 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.217 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.217 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.255 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.255 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.292 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.292 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.331 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.331 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.367 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.367 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.405 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.405 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.442 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.442 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.480 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.480 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.518 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.518 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.556 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.556 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.593 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.593 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.630 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.630 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.668 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.668 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.706 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.706 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.743 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.743 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.781 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.781 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.821 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.821 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.860 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.860 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.897 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.000 |   1.092 |    4.897 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.037 |   1.129 |    4.934 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.000 |   1.129 |    4.934 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1   | 0.037 |   1.165 |    4.970 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U7/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | XOR2_X1   | 0.000 |   1.165 |    4.970 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U7/Z         |   ^   | u_DataPath/pc_4_i[28]                       | XOR2_X1   | 0.055 |   1.221 |    5.025 | 
     | u_DataPath/u_ifidreg/U24/A                     |   ^   | u_DataPath/pc_4_i[28]                       | INV_X1    | 0.000 |   1.221 |    5.025 | 
     | u_DataPath/u_ifidreg/U24/ZN                    |   v   | u_DataPath/u_ifidreg/n231                   | INV_X1    | 0.009 |   1.230 |    5.035 | 
     | u_DataPath/u_ifidreg/U23/B2                    |   v   | u_DataPath/u_ifidreg/n231                   | OAI22_X1  | 0.000 |   1.230 |    5.035 | 
     | u_DataPath/u_ifidreg/U23/ZN                    |   ^   | u_DataPath/u_ifidreg/n161                   | OAI22_X1  | 0.040 |   1.270 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[28]/D          |   ^   | u_DataPath/u_ifidreg/n161                   | DFFR_X1   | 0.000 |   1.270 |    5.075 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -3.805 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.804 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.753 | 
     | clk__L2_I4/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.750 | 
     | clk__L2_I4/Z                           |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.058 |   0.112 |   -3.693 | 
     | u_DataPath/u_ifidreg/new_pc_reg[28]/CK |   ^   | clk__L2_N4 | DFFR_X1   | 0.001 |   0.114 |   -3.691 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[26]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[26]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.079
- Arrival Time                  1.251
= Slack Time                    3.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.828 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.828 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.880 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.883 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.942 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.943 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.047 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.047 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.087 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.087 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.126 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.126 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.163 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.163 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.201 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.201 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.240 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.240 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.278 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.278 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.315 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.315 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.353 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.353 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.390 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.390 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.428 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.428 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.464 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.464 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.503 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.503 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.541 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.541 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.579 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.579 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.616 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.616 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.653 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.653 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.691 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.691 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.729 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.729 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.766 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.766 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.804 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.804 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.883 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.883 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.920 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U11/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | XOR2_X1   | 0.000 |   1.092 |    4.920 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U11/Z        |   ^   | u_DataPath/pc_4_i[26]                       | XOR2_X1   | 0.056 |   1.148 |    4.976 | 
     | u_DataPath/u_fetch/mux_branch1/U37/B1          |   ^   | u_DataPath/pc_4_i[26]                       | AOI22_X1  | 0.000 |   1.148 |    4.976 | 
     | u_DataPath/u_fetch/mux_branch1/U37/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n48          | AOI22_X1  | 0.028 |   1.176 |    5.004 | 
     | u_DataPath/u_fetch/mux_branch1/U36/A           |   v   | u_DataPath/u_fetch/mux_branch1/n48          | INV_X1    | 0.000 |   1.176 |    5.004 | 
     | u_DataPath/u_fetch/mux_branch1/U36/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[26]    | INV_X1    | 0.018 |   1.194 |    5.021 | 
     | u_DataPath/u_fetch/mux_jump1/U43/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[26]    | AOI22_X1  | 0.000 |   1.194 |    5.021 | 
     | u_DataPath/u_fetch/mux_jump1/U43/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[26]      | AOI22_X1  | 0.014 |   1.207 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U39/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[26]      | OAI22_X1  | 0.000 |   1.207 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U39/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n95                  | OAI22_X1  | 0.044 |   1.251 |    5.079 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[26]/D |   ^   | u_DataPath/u_fetch/pc1/n95                  | DFF_X1    | 0.000 |   1.251 |    5.079 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -3.828 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.827 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.776 | 
     | clk__L2_I2/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.773 | 
     | clk__L2_I2/Z                                    |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.057 |   0.112 |   -3.715 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[26]/CK |   ^   | clk__L2_N2 | DFF_X1    | 0.001 |   0.114 |   -3.714 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_DataPath/u_exmemreg/takeBranch_out_reg/CK 
Endpoint:   u_DataPath/u_exmemreg/takeBranch_out_reg/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_idexreg/cw_to_ex_reg[1]/Q     (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.029
+ Phase Shift                   5.000
= Required Time                 5.084
- Arrival Time                  1.247
= Slack Time                    3.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                         |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                     |           |       |   0.000 |    3.837 | 
     | clk__L1_I0/A                               |   ^   | clk                                     | CLKBUF_X3 | 0.001 |   0.001 |    3.838 | 
     | clk__L1_I0/Z                               |   ^   | clk__L1_N0                              | CLKBUF_X3 | 0.051 |   0.052 |    3.889 | 
     | clk__L2_I7/A                               |   ^   | clk__L1_N0                              | CLKBUF_X3 | 0.002 |   0.055 |    3.891 | 
     | clk__L2_I7/Z                               |   ^   | clk__L2_N7                              | CLKBUF_X3 | 0.057 |   0.112 |    3.949 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[1]/CK    |   ^   | clk__L2_N7                              | DFF_X1    | 0.001 |   0.112 |    3.949 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[1]/Q     |   ^   | u_DataPath/cw_to_ex_i[1]                | DFF_X1    | 0.102 |   0.214 |    4.051 | 
     | u_DataPath/u_execute/EXALU/U512/A          |   ^   | u_DataPath/cw_to_ex_i[1]                | INV_X1    | 0.000 |   0.214 |    4.051 | 
     | u_DataPath/u_execute/EXALU/U512/ZN         |   v   | u_DataPath/u_execute/EXALU/n825         | INV_X1    | 0.010 |   0.224 |    4.061 | 
     | u_DataPath/u_execute/EXALU/U485/A2         |   v   | u_DataPath/u_execute/EXALU/n825         | AND2_X1   | 0.000 |   0.224 |    4.061 | 
     | u_DataPath/u_execute/EXALU/U485/ZN         |   v   | u_DataPath/u_execute/EXALU/n795         | AND2_X1   | 0.041 |   0.265 |    4.102 | 
     | u_DataPath/u_execute/EXALU/U230/A1         |   v   | u_DataPath/u_execute/EXALU/n795         | NAND2_X2  | 0.001 |   0.266 |    4.102 | 
     | u_DataPath/u_execute/EXALU/U230/ZN         |   ^   | u_DataPath/u_execute/EXALU/n190         | NAND2_X2  | 0.078 |   0.343 |    4.180 | 
     | u_DataPath/u_execute/EXALU/U89/A           |   ^   | u_DataPath/u_execute/EXALU/n190         | INV_X1    | 0.002 |   0.346 |    4.182 | 
     | u_DataPath/u_execute/EXALU/U89/ZN          |   v   | u_DataPath/u_execute/EXALU/n887         | INV_X1    | 0.049 |   0.394 |    4.231 | 
     | u_DataPath/u_execute/EXALU/U143/A          |   v   | u_DataPath/u_execute/EXALU/n887         | AOI21_X1  | 0.001 |   0.395 |    4.232 | 
     | u_DataPath/u_execute/EXALU/U143/ZN         |   ^   | u_DataPath/u_execute/EXALU/n188         | AOI21_X1  | 0.136 |   0.531 |    4.368 | 
     | u_DataPath/u_execute/EXALU/FE_OFC8_n188/A  |   ^   | u_DataPath/u_execute/EXALU/n188         | CLKBUF_X1 | 0.000 |   0.531 |    4.368 | 
     | u_DataPath/u_execute/EXALU/FE_OFC8_n188/Z  |   ^   | u_DataPath/u_execute/EXALU/FE_OFN8_n188 | CLKBUF_X1 | 0.142 |   0.673 |    4.510 | 
     | u_DataPath/u_execute/EXALU/U486/A          |   ^   | u_DataPath/u_execute/EXALU/FE_OFN8_n188 | OAI21_X1  | 0.003 |   0.677 |    4.514 | 
     | u_DataPath/u_execute/EXALU/U486/ZN         |   v   | u_DataPath/u_execute/EXALU/n518         | OAI21_X1  | 0.030 |   0.707 |    4.543 | 
     | u_DataPath/u_execute/EXALU/U127/A          |   v   | u_DataPath/u_execute/EXALU/n518         | INV_X1    | 0.000 |   0.707 |    4.543 | 
     | u_DataPath/u_execute/EXALU/U127/ZN         |   ^   | u_DataPath/u_execute/EXALU/n517         | INV_X1    | 0.021 |   0.727 |    4.564 | 
     | u_DataPath/u_execute/EXALU/U126/B1         |   ^   | u_DataPath/u_execute/EXALU/n517         | OAI21_X1  | 0.000 |   0.727 |    4.564 | 
     | u_DataPath/u_execute/EXALU/U126/ZN         |   v   | u_DataPath/u_execute/EXALU/n516         | OAI21_X1  | 0.014 |   0.742 |    4.579 | 
     | u_DataPath/u_execute/EXALU/U124/A          |   v   | u_DataPath/u_execute/EXALU/n516         | AOI221_X1 | 0.000 |   0.742 |    4.579 | 
     | u_DataPath/u_execute/EXALU/U124/ZN         |   ^   | u_DataPath/u_execute/EXALU/n513         | AOI221_X1 | 0.081 |   0.822 |    4.659 | 
     | u_DataPath/u_execute/EXALU/U416/A4         |   ^   | u_DataPath/u_execute/EXALU/n513         | NAND4_X1  | 0.000 |   0.822 |    4.659 | 
     | u_DataPath/u_execute/EXALU/U416/ZN         |   v   | u_DataPath/u_execute/res_outALU_i[24]   | NAND4_X1  | 0.036 |   0.858 |    4.695 | 
     | u_DataPath/u_execute/EXALU/U214/A4         |   v   | u_DataPath/u_execute/res_outALU_i[24]   | NOR4_X1   | 0.000 |   0.858 |    4.695 | 
     | u_DataPath/u_execute/EXALU/U214/ZN         |   ^   | u_DataPath/u_execute/EXALU/n170         | NOR4_X1   | 0.141 |   0.999 |    4.836 | 
     | u_DataPath/u_execute/EXALU/U211/A1         |   ^   | u_DataPath/u_execute/EXALU/n170         | NAND4_X1  | 0.065 |   1.065 |    4.901 | 
     | u_DataPath/u_execute/EXALU/U211/ZN         |   v   | u_DataPath/u_execute/EXALU/n164         | NAND4_X1  | 0.042 |   1.106 |    4.943 | 
     | u_DataPath/u_execute/EXALU/U535/A1         |   v   | u_DataPath/u_execute/EXALU/n164         | NOR2_X1   | 0.000 |   1.106 |    4.943 | 
     | u_DataPath/u_execute/EXALU/U535/ZN         |   ^   | u_DataPath/u_execute/zero_i             | NOR2_X1   | 0.060 |   1.167 |    5.003 | 
     | u_DataPath/u_execute/branch_circuit/U1/A   |   ^   | u_DataPath/u_execute/zero_i             | XOR2_X1   | 0.000 |   1.167 |    5.003 | 
     | u_DataPath/u_execute/branch_circuit/U1/Z   |   ^   | u_DataPath/branchTaken_i                | XOR2_X1   | 0.049 |   1.215 |    5.052 | 
     | u_DataPath/u_exmemreg/U18/A1               |   ^   | u_DataPath/branchTaken_i                | AND2_X1   | 0.000 |   1.215 |    5.052 | 
     | u_DataPath/u_exmemreg/U18/ZN               |   ^   | u_DataPath/u_exmemreg/N78               | AND2_X1   | 0.032 |   1.247 |    5.084 | 
     | u_DataPath/u_exmemreg/takeBranch_out_reg/D |   ^   | u_DataPath/u_exmemreg/N78               | DFF_X1    | 0.000 |   1.247 |    5.084 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |           |       |   0.000 |   -3.837 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.836 | 
     | clk__L1_I0/Z                                |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.785 | 
     | clk__L2_I7/A                                |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -3.782 | 
     | clk__L2_I7/Z                                |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |   -3.725 | 
     | u_DataPath/u_exmemreg/takeBranch_out_reg/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.113 |   -3.724 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[27]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[27]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  1.233
= Slack Time                    3.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.842 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.843 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.894 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.897 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.956 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.958 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.062 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.062 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.102 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.102 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.140 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.140 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.178 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.178 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.216 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.216 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.255 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.255 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.292 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.292 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.330 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.330 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.368 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.368 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.405 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.405 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.442 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.442 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.479 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.479 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.517 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.517 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.556 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.556 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.593 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.593 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.630 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.630 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.668 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.668 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.706 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.706 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.744 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.744 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.781 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.781 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.819 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.819 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.859 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.859 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.897 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.897 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.934 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.000 |   1.092 |    4.934 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1   | 0.037 |   1.129 |    4.971 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U9/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | XOR2_X1   | 0.000 |   1.129 |    4.971 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U9/Z         |   ^   | u_DataPath/pc_4_i[27]                       | XOR2_X1   | 0.055 |   1.184 |    5.026 | 
     | u_DataPath/u_ifidreg/U22/A                     |   ^   | u_DataPath/pc_4_i[27]                       | INV_X1    | 0.000 |   1.184 |    5.026 | 
     | u_DataPath/u_ifidreg/U22/ZN                    |   v   | u_DataPath/u_ifidreg/n232                   | INV_X1    | 0.009 |   1.193 |    5.035 | 
     | u_DataPath/u_ifidreg/U21/B2                    |   v   | u_DataPath/u_ifidreg/n232                   | OAI22_X1  | 0.000 |   1.193 |    5.035 | 
     | u_DataPath/u_ifidreg/U21/ZN                    |   ^   | u_DataPath/u_ifidreg/n160                   | OAI22_X1  | 0.040 |   1.233 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[27]/D          |   ^   | u_DataPath/u_ifidreg/n160                   | DFFR_X1   | 0.000 |   1.233 |    5.075 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -3.842 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.842 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.790 | 
     | clk__L2_I2/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.787 | 
     | clk__L2_I2/Z                           |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.057 |   0.112 |   -3.730 | 
     | u_DataPath/u_ifidreg/new_pc_reg[27]/CK |   ^   | clk__L2_N2 | DFFR_X1   | 0.002 |   0.114 |   -3.729 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[25]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[25]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.079
- Arrival Time                  1.212
= Slack Time                    3.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.867 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.868 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.919 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.922 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.981 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.982 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.219 |    4.087 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.219 |    4.087 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.127 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.127 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.165 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.165 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.203 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.203 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.241 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.241 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.280 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.280 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.317 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.317 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.393 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.393 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.430 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.430 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.467 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.467 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.504 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.504 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.542 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.542 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.580 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.580 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.618 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.618 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.693 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.693 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.731 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.731 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.768 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.768 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.806 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.806 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.884 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.884 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.922 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U13/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | XOR2_X1   | 0.000 |   1.055 |    4.922 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U13/Z        |   ^   | u_DataPath/pc_4_i[25]                       | XOR2_X1   | 0.055 |   1.109 |    4.977 | 
     | u_DataPath/u_fetch/mux_branch1/U35/B1          |   ^   | u_DataPath/pc_4_i[25]                       | AOI22_X1  | 0.000 |   1.109 |    4.977 | 
     | u_DataPath/u_fetch/mux_branch1/U35/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n49          | AOI22_X1  | 0.026 |   1.136 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U34/A           |   v   | u_DataPath/u_fetch/mux_branch1/n49          | INV_X1    | 0.000 |   1.136 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U34/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[25]    | INV_X1    | 0.018 |   1.153 |    5.021 | 
     | u_DataPath/u_fetch/mux_jump1/U41/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[25]    | AOI22_X1  | 0.000 |   1.153 |    5.021 | 
     | u_DataPath/u_fetch/mux_jump1/U41/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[25]      | AOI22_X1  | 0.014 |   1.167 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U37/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[25]      | OAI22_X1  | 0.000 |   1.167 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U37/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n94                  | OAI22_X1  | 0.044 |   1.212 |    5.079 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[25]/D |   ^   | u_DataPath/u_fetch/pc1/n94                  | DFF_X1    | 0.000 |   1.212 |    5.079 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -3.867 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.867 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.815 | 
     | clk__L2_I1/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.812 | 
     | clk__L2_I1/Z                                    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -3.755 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[25]/CK |   ^   | clk__L2_N1 | DFF_X1    | 0.001 |   0.113 |   -3.754 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[26]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[26]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  1.199
= Slack Time                    3.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.876 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.877 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.928 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.931 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    3.990 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    3.991 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.096 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.096 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.136 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.136 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.174 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.174 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.212 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.212 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.250 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.250 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.289 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.289 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.326 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.326 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.363 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.363 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.402 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.402 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.439 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.439 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.476 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.476 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.513 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.513 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.551 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.551 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.589 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.589 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.627 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.627 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.664 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.664 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.702 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.702 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.740 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.740 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.777 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.777 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.815 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.815 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.853 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.853 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.893 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.893 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.931 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.000 |   1.055 |    4.931 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1   | 0.037 |   1.092 |    4.968 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U11/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | XOR2_X1   | 0.000 |   1.092 |    4.968 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U11/Z        |   ^   | u_DataPath/pc_4_i[26]                       | XOR2_X1   | 0.056 |   1.148 |    5.025 | 
     | u_DataPath/u_ifidreg/U36/A                     |   ^   | u_DataPath/pc_4_i[26]                       | INV_X1    | 0.000 |   1.148 |    5.025 | 
     | u_DataPath/u_ifidreg/U36/ZN                    |   v   | u_DataPath/u_ifidreg/n233                   | INV_X1    | 0.010 |   1.158 |    5.035 | 
     | u_DataPath/u_ifidreg/U35/B2                    |   v   | u_DataPath/u_ifidreg/n233                   | OAI22_X1  | 0.000 |   1.158 |    5.035 | 
     | u_DataPath/u_ifidreg/U35/ZN                    |   ^   | u_DataPath/u_ifidreg/n159                   | OAI22_X1  | 0.040 |   1.199 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[26]/D          |   ^   | u_DataPath/u_ifidreg/n159                   | DFFR_X1   | 0.000 |   1.199 |    5.075 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -3.876 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.875 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.824 | 
     | clk__L2_I2/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.821 | 
     | clk__L2_I2/Z                           |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.057 |   0.112 |   -3.764 | 
     | u_DataPath/u_ifidreg/new_pc_reg[26]/CK |   ^   | clk__L2_N2 | DFFR_X1   | 0.002 |   0.114 |   -3.762 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[24]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[24]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.081
- Arrival Time                  1.175
= Slack Time                    3.906
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.906 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.907 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.958 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.961 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.020 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.021 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.126 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.126 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.166 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.166 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.204 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.204 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.242 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.242 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.280 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.280 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.319 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.319 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.356 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.356 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.393 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.393 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.432 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.432 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.469 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.469 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.506 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.506 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.581 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.581 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.619 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.619 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.657 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.657 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.694 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.694 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.732 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.732 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.770 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.770 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.807 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.807 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.845 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.845 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.883 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.883 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.923 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U15/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | XOR2_X1   | 0.000 |   1.016 |    4.923 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U15/Z        |   ^   | u_DataPath/pc_4_i[24]                       | XOR2_X1   | 0.055 |   1.071 |    4.978 | 
     | u_DataPath/u_fetch/mux_branch1/U33/B1          |   ^   | u_DataPath/pc_4_i[24]                       | AOI22_X1  | 0.000 |   1.071 |    4.978 | 
     | u_DataPath/u_fetch/mux_branch1/U33/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n50          | AOI22_X1  | 0.026 |   1.098 |    5.004 | 
     | u_DataPath/u_fetch/mux_branch1/U32/A           |   v   | u_DataPath/u_fetch/mux_branch1/n50          | INV_X1    | 0.000 |   1.098 |    5.004 | 
     | u_DataPath/u_fetch/mux_branch1/U32/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[24]    | INV_X1    | 0.019 |   1.116 |    5.023 | 
     | u_DataPath/u_fetch/mux_jump1/U15/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[24]    | AOI22_X1  | 0.000 |   1.116 |    5.023 | 
     | u_DataPath/u_fetch/mux_jump1/U15/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[24]      | AOI22_X1  | 0.014 |   1.130 |    5.036 | 
     | u_DataPath/u_fetch/pc1/U11/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[24]      | OAI22_X1  | 0.000 |   1.130 |    5.036 | 
     | u_DataPath/u_fetch/pc1/U11/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n93                  | OAI22_X1  | 0.044 |   1.175 |    5.081 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[24]/D |   ^   | u_DataPath/u_fetch/pc1/n93                  | DFF_X1    | 0.000 |   1.175 |    5.081 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -3.906 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.905 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.854 | 
     | clk__L2_I0/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.851 | 
     | clk__L2_I0/Z                                    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -3.792 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[24]/CK |   ^   | clk__L2_N0 | DFF_X1    | 0.001 |   0.115 |   -3.791 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[25]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[25]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  1.160
= Slack Time                    3.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.915 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.916 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    3.967 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    3.970 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.029 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.030 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.219 |    4.135 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.219 |    4.135 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.175 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.175 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.213 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.213 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.251 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.251 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.289 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.289 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.328 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.328 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.365 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.365 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.402 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.402 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.441 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.441 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.478 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.478 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.515 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.515 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.552 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.552 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.590 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.590 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.628 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.628 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.666 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.666 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.703 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.703 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.741 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.741 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.854 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.854 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.932 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.000 |   1.016 |    4.932 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1   | 0.038 |   1.055 |    4.970 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U13/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | XOR2_X1   | 0.000 |   1.055 |    4.970 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U13/Z        |   ^   | u_DataPath/pc_4_i[25]                       | XOR2_X1   | 0.055 |   1.109 |    5.025 | 
     | u_DataPath/u_ifidreg/U34/A                     |   ^   | u_DataPath/pc_4_i[25]                       | INV_X1    | 0.000 |   1.109 |    5.025 | 
     | u_DataPath/u_ifidreg/U34/ZN                    |   v   | u_DataPath/u_ifidreg/n234                   | INV_X1    | 0.010 |   1.119 |    5.035 | 
     | u_DataPath/u_ifidreg/U33/B2                    |   v   | u_DataPath/u_ifidreg/n234                   | OAI22_X1  | 0.000 |   1.119 |    5.035 | 
     | u_DataPath/u_ifidreg/U33/ZN                    |   ^   | u_DataPath/u_ifidreg/n158                   | OAI22_X1  | 0.040 |   1.160 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[25]/D          |   ^   | u_DataPath/u_ifidreg/n158                   | DFFR_X1   | 0.000 |   1.160 |    5.075 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -3.915 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.914 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.863 | 
     | clk__L2_I1/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.860 | 
     | clk__L2_I1/Z                           |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -3.803 | 
     | u_DataPath/u_ifidreg/new_pc_reg[25]/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.001 |   0.114 |   -3.802 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[23]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[23]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.080
- Arrival Time                  1.132
= Slack Time                    3.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.948 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.949 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.000 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.003 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.062 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.064 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.219 |    4.168 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.219 |    4.168 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.208 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.208 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.246 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.246 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.284 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.284 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.322 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.322 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.361 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.361 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.398 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.398 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.474 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.474 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.548 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.548 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.585 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.585 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.623 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.623 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.662 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.662 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.736 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.736 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.774 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.774 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.887 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.887 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.925 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U17/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | XOR2_X1   | 0.000 |   0.977 |    4.925 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U17/Z        |   ^   | u_DataPath/pc_4_i[23]                       | XOR2_X1   | 0.054 |   1.030 |    4.979 | 
     | u_DataPath/u_fetch/mux_branch1/U31/B1          |   ^   | u_DataPath/pc_4_i[23]                       | AOI22_X1  | 0.000 |   1.030 |    4.979 | 
     | u_DataPath/u_fetch/mux_branch1/U31/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n51          | AOI22_X1  | 0.026 |   1.056 |    5.005 | 
     | u_DataPath/u_fetch/mux_branch1/U30/A           |   v   | u_DataPath/u_fetch/mux_branch1/n51          | INV_X1    | 0.000 |   1.056 |    5.005 | 
     | u_DataPath/u_fetch/mux_branch1/U30/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[23]    | INV_X1    | 0.017 |   1.073 |    5.022 | 
     | u_DataPath/u_fetch/mux_jump1/U13/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[23]    | AOI22_X1  | 0.000 |   1.073 |    5.022 | 
     | u_DataPath/u_fetch/mux_jump1/U13/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[23]      | AOI22_X1  | 0.014 |   1.087 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U9/B2                   |   v   | u_DataPath/u_fetch/data_mux_jump_i[23]      | OAI22_X1  | 0.000 |   1.087 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U9/ZN                   |   ^   | u_DataPath/u_fetch/pc1/n92                  | OAI22_X1  | 0.045 |   1.132 |    5.080 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[23]/D |   ^   | u_DataPath/u_fetch/pc1/n92                  | DFF_X1    | 0.000 |   1.132 |    5.080 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -3.948 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.948 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.896 | 
     | clk__L2_I0/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.894 | 
     | clk__L2_I0/Z                                    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -3.835 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[23]/CK |   ^   | clk__L2_N0 | DFF_X1    | 0.001 |   0.115 |   -3.833 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[24]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[24]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  1.121
= Slack Time                    3.953
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.953 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.954 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.006 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.008 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.067 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.069 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.173 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.173 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.213 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.213 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.252 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.252 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.289 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.289 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.327 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.327 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.366 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.366 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.403 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.403 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.441 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.441 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.479 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.479 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.516 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.516 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.553 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.553 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.590 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.590 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.628 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.628 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.667 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.667 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.704 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.704 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.741 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.741 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.817 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.817 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.855 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.855 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.938 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.930 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.000 |   0.977 |    4.930 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1   | 0.040 |   1.016 |    4.970 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U15/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | XOR2_X1   | 0.000 |   1.016 |    4.970 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U15/Z        |   ^   | u_DataPath/pc_4_i[24]                       | XOR2_X1   | 0.055 |   1.071 |    5.025 | 
     | u_DataPath/u_ifidreg/U20/A                     |   ^   | u_DataPath/pc_4_i[24]                       | INV_X1    | 0.000 |   1.071 |    5.025 | 
     | u_DataPath/u_ifidreg/U20/ZN                    |   v   | u_DataPath/u_ifidreg/n235                   | INV_X1    | 0.010 |   1.081 |    5.035 | 
     | u_DataPath/u_ifidreg/U19/B2                    |   v   | u_DataPath/u_ifidreg/n235                   | OAI22_X1  | 0.000 |   1.081 |    5.035 | 
     | u_DataPath/u_ifidreg/U19/ZN                    |   ^   | u_DataPath/u_ifidreg/n157                   | OAI22_X1  | 0.040 |   1.121 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[24]/D          |   ^   | u_DataPath/u_ifidreg/n157                   | DFFR_X1   | 0.000 |   1.121 |    5.075 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -3.953 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.953 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.901 | 
     | clk__L2_I1/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.899 | 
     | clk__L2_I1/Z                           |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -3.841 | 
     | u_DataPath/u_ifidreg/new_pc_reg[24]/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.001 |   0.114 |   -3.840 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[22]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[22]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.078
- Arrival Time                  1.094
= Slack Time                    3.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.984 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.985 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.036 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.039 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.098 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.099 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.204 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.204 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.243 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.243 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.358 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.358 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.397 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.397 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.434 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.434 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.471 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.471 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.510 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.510 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.547 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.547 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.584 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.584 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.621 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.621 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.659 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.659 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.697 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.697 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.735 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.735 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.772 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.772 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.810 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.810 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.847 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.847 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.885 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.885 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.939 |    4.923 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U19/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | XOR2_X1   | 0.000 |   0.939 |    4.923 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U19/Z        |   ^   | u_DataPath/pc_4_i[22]                       | XOR2_X1   | 0.054 |   0.993 |    4.977 | 
     | u_DataPath/u_fetch/mux_branch1/U29/B1          |   ^   | u_DataPath/pc_4_i[22]                       | AOI22_X1  | 0.000 |   0.993 |    4.977 | 
     | u_DataPath/u_fetch/mux_branch1/U29/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n52          | AOI22_X1  | 0.026 |   1.018 |    5.002 | 
     | u_DataPath/u_fetch/mux_branch1/U28/A           |   v   | u_DataPath/u_fetch/mux_branch1/n52          | INV_X1    | 0.000 |   1.018 |    5.002 | 
     | u_DataPath/u_fetch/mux_branch1/U28/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[22]    | INV_X1    | 0.018 |   1.036 |    5.020 | 
     | u_DataPath/u_fetch/mux_jump1/U39/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[22]    | AOI22_X1  | 0.000 |   1.036 |    5.020 | 
     | u_DataPath/u_fetch/mux_jump1/U39/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[22]      | AOI22_X1  | 0.014 |   1.050 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U35/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[22]      | OAI22_X1  | 0.000 |   1.050 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U35/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n91                  | OAI22_X1  | 0.044 |   1.094 |    5.078 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[22]/D |   ^   | u_DataPath/u_fetch/pc1/n91                  | DFF_X1    | 0.000 |   1.094 |    5.078 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -3.984 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.983 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.932 | 
     | clk__L2_I1/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.929 | 
     | clk__L2_I1/Z                                    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -3.872 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[22]/CK |   ^   | clk__L2_N1 | DFF_X1    | 0.000 |   0.113 |   -3.871 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[23]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[23]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.076
- Arrival Time                  1.080
= Slack Time                    3.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    3.996 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    3.997 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.048 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.051 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.110 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.111 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.215 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.215 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.255 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.255 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.294 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.294 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.332 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.332 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.370 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.370 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.409 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.409 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.446 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.446 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.483 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.483 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.522 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.522 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.559 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.559 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.596 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.596 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.633 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.633 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.671 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.671 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.709 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.709 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.747 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.747 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.784 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.784 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.822 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.822 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.864 |    4.859 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.864 |    4.859 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.897 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.897 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.939 |    4.934 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.000 |   0.939 |    4.934 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1   | 0.038 |   0.977 |    4.973 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U17/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | XOR2_X1   | 0.000 |   0.977 |    4.973 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U17/Z        |   ^   | u_DataPath/pc_4_i[23]                       | XOR2_X1   | 0.054 |   1.031 |    5.026 | 
     | u_DataPath/u_ifidreg/U18/A                     |   ^   | u_DataPath/pc_4_i[23]                       | INV_X1    | 0.000 |   1.031 |    5.026 | 
     | u_DataPath/u_ifidreg/U18/ZN                    |   v   | u_DataPath/u_ifidreg/n236                   | INV_X1    | 0.009 |   1.040 |    5.035 | 
     | u_DataPath/u_ifidreg/U17/B2                    |   v   | u_DataPath/u_ifidreg/n236                   | OAI22_X1  | 0.000 |   1.040 |    5.035 | 
     | u_DataPath/u_ifidreg/U17/ZN                    |   ^   | u_DataPath/u_ifidreg/n156                   | OAI22_X1  | 0.041 |   1.080 |    5.076 | 
     | u_DataPath/u_ifidreg/new_pc_reg[23]/D          |   ^   | u_DataPath/u_ifidreg/n156                   | DFFR_X1   | 0.000 |   1.080 |    5.076 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -3.996 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -3.995 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.944 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.941 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -3.882 | 
     | u_DataPath/u_ifidreg/new_pc_reg[23]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |   -3.881 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[21]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[21]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.078
- Arrival Time                  1.059
= Slack Time                    4.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.019 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.019 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.071 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.074 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.133 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.134 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.219 |    4.238 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.219 |    4.238 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.278 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.278 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.317 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.317 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.392 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.392 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.431 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.431 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.469 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.469 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.506 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.506 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.544 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.544 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.581 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.581 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.619 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.619 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.656 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.656 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.694 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.694 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.732 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.732 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.770 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.770 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.807 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.807 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.882 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.882 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.920 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U21/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | XOR2_X1   | 0.000 |   0.901 |    4.920 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U21/Z        |   ^   | u_DataPath/pc_4_i[21]                       | XOR2_X1   | 0.056 |   0.957 |    4.976 | 
     | u_DataPath/u_fetch/mux_branch1/U27/B1          |   ^   | u_DataPath/pc_4_i[21]                       | AOI22_X1  | 0.000 |   0.957 |    4.976 | 
     | u_DataPath/u_fetch/mux_branch1/U27/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n53          | AOI22_X1  | 0.026 |   0.984 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U26/A           |   v   | u_DataPath/u_fetch/mux_branch1/n53          | INV_X1    | 0.000 |   0.984 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U26/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[21]    | INV_X1    | 0.017 |   1.001 |    5.020 | 
     | u_DataPath/u_fetch/mux_jump1/U37/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[21]    | AOI22_X1  | 0.000 |   1.001 |    5.020 | 
     | u_DataPath/u_fetch/mux_jump1/U37/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[21]      | AOI22_X1  | 0.014 |   1.015 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U33/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[21]      | OAI22_X1  | 0.000 |   1.015 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U33/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n90                  | OAI22_X1  | 0.044 |   1.059 |    5.078 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[21]/D |   ^   | u_DataPath/u_fetch/pc1/n90                  | DFF_X1    | 0.000 |   1.059 |    5.078 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -4.019 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.018 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.967 | 
     | clk__L2_I3/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.964 | 
     | clk__L2_I3/Z                                    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -3.907 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[21]/CK |   ^   | clk__L2_N3 | DFF_X1    | 0.001 |   0.113 |   -3.906 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[22]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[22]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.076
- Arrival Time                  1.042
= Slack Time                    4.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.034 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.035 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.086 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.089 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.148 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.149 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.254 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.254 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.294 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.294 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.332 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.332 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.370 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.370 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.408 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.408 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.447 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.447 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.484 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.484 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.521 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.521 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.560 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.560 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.597 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.597 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.634 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.634 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.671 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.671 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.709 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.709 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.747 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.747 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.785 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.785 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.822 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.822 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.860 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.860 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.898 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.898 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.935 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.000 |   0.901 |    4.935 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1   | 0.037 |   0.938 |    4.973 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U19/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | XOR2_X1   | 0.000 |   0.938 |    4.973 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U19/Z        |   ^   | u_DataPath/pc_4_i[22]                       | XOR2_X1   | 0.054 |   0.992 |    5.027 | 
     | u_DataPath/u_ifidreg/U32/A                     |   ^   | u_DataPath/pc_4_i[22]                       | INV_X1    | 0.000 |   0.992 |    5.027 | 
     | u_DataPath/u_ifidreg/U32/ZN                    |   v   | u_DataPath/u_ifidreg/n237                   | INV_X1    | 0.009 |   1.002 |    5.036 | 
     | u_DataPath/u_ifidreg/U31/B2                    |   v   | u_DataPath/u_ifidreg/n237                   | OAI22_X1  | 0.000 |   1.002 |    5.036 | 
     | u_DataPath/u_ifidreg/U31/ZN                    |   ^   | u_DataPath/u_ifidreg/n155                   | OAI22_X1  | 0.040 |   1.042 |    5.076 | 
     | u_DataPath/u_ifidreg/new_pc_reg[22]/D          |   ^   | u_DataPath/u_ifidreg/n155                   | DFFR_X1   | 0.000 |   1.042 |    5.076 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.034 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.033 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -3.982 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -3.979 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -3.920 | 
     | u_DataPath/u_ifidreg/new_pc_reg[22]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.114 |   -3.920 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[20]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[20]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.078
- Arrival Time                  1.022
= Slack Time                    4.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.056 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.056 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.108 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.110 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.169 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.171 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.275 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.275 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.315 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.315 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.354 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.391 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.391 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.429 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.429 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.468 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.468 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.506 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.506 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.581 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.581 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.618 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.618 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.731 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.731 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.769 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.769 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.807 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.807 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.881 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.881 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.919 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U23/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | XOR2_X1   | 0.000 |   0.863 |    4.919 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U23/Z        |   ^   | u_DataPath/pc_4_i[20]                       | XOR2_X1   | 0.056 |   0.920 |    4.975 | 
     | u_DataPath/u_fetch/mux_branch1/U25/B1          |   ^   | u_DataPath/pc_4_i[20]                       | AOI22_X1  | 0.000 |   0.920 |    4.975 | 
     | u_DataPath/u_fetch/mux_branch1/U25/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n54          | AOI22_X1  | 0.026 |   0.946 |    5.002 | 
     | u_DataPath/u_fetch/mux_branch1/U24/A           |   v   | u_DataPath/u_fetch/mux_branch1/n54          | INV_X1    | 0.000 |   0.946 |    5.002 | 
     | u_DataPath/u_fetch/mux_branch1/U24/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[20]    | INV_X1    | 0.018 |   0.964 |    5.019 | 
     | u_DataPath/u_fetch/mux_jump1/U35/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[20]    | AOI22_X1  | 0.000 |   0.964 |    5.019 | 
     | u_DataPath/u_fetch/mux_jump1/U35/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[20]      | AOI22_X1  | 0.014 |   0.978 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U31/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[20]      | OAI22_X1  | 0.000 |   0.978 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U31/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n89                  | OAI22_X1  | 0.044 |   1.022 |    5.078 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[20]/D |   ^   | u_DataPath/u_fetch/pc1/n89                  | DFF_X1    | 0.000 |   1.022 |    5.078 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -4.056 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.055 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.003 | 
     | clk__L2_I3/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.001 | 
     | clk__L2_I3/Z                                    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -3.943 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[20]/CK |   ^   | clk__L2_N3 | DFF_X1    | 0.000 |   0.112 |   -3.943 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[21]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[21]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  1.008
= Slack Time                    4.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.066 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.067 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.118 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.121 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.180 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.181 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.286 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.286 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.325 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.325 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.364 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.364 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.402 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.402 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.440 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.440 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.479 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.479 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.516 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.516 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.553 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.553 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.592 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.592 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.629 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.629 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.666 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.666 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.703 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.703 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.741 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.741 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.817 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.817 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.854 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.854 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.929 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.000 |   0.863 |    4.929 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1   | 0.038 |   0.901 |    4.967 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U21/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | XOR2_X1   | 0.000 |   0.901 |    4.967 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U21/Z        |   ^   | u_DataPath/pc_4_i[21]                       | XOR2_X1   | 0.056 |   0.957 |    5.023 | 
     | u_DataPath/u_ifidreg/U30/A                     |   ^   | u_DataPath/pc_4_i[21]                       | INV_X1    | 0.000 |   0.957 |    5.023 | 
     | u_DataPath/u_ifidreg/U30/ZN                    |   v   | u_DataPath/u_ifidreg/n238                   | INV_X1    | 0.009 |   0.967 |    5.033 | 
     | u_DataPath/u_ifidreg/U29/B2                    |   v   | u_DataPath/u_ifidreg/n238                   | OAI22_X1  | 0.000 |   0.967 |    5.033 | 
     | u_DataPath/u_ifidreg/U29/ZN                    |   ^   | u_DataPath/u_ifidreg/n154                   | OAI22_X1  | 0.041 |   1.008 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[21]/D          |   ^   | u_DataPath/u_ifidreg/n154                   | DFFR_X1   | 0.000 |   1.008 |    5.074 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.066 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.065 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.014 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.012 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -3.954 | 
     | u_DataPath/u_ifidreg/new_pc_reg[21]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -3.953 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[19]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[19]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.078
- Arrival Time                  0.985
= Slack Time                    4.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.093 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.094 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.145 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.148 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.207 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.208 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.312 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.312 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.352 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.352 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.391 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.391 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.429 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.429 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.467 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.467 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.506 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.506 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.580 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.580 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.619 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.619 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.656 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.656 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.693 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.693 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.730 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.730 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.768 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.768 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.806 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.806 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.881 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.881 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.918 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U25/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | XOR2_X1   | 0.000 |   0.826 |    4.918 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U25/Z        |   ^   | u_DataPath/pc_4_i[19]                       | XOR2_X1   | 0.058 |   0.883 |    4.976 | 
     | u_DataPath/u_fetch/mux_branch1/U23/B1          |   ^   | u_DataPath/pc_4_i[19]                       | AOI22_X1  | 0.000 |   0.883 |    4.976 | 
     | u_DataPath/u_fetch/mux_branch1/U23/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n56          | AOI22_X1  | 0.027 |   0.910 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U22/A           |   v   | u_DataPath/u_fetch/mux_branch1/n56          | INV_X1    | 0.000 |   0.910 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U22/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[19]    | INV_X1    | 0.017 |   0.928 |    5.021 | 
     | u_DataPath/u_fetch/mux_jump1/U25/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[19]    | AOI22_X1  | 0.000 |   0.928 |    5.021 | 
     | u_DataPath/u_fetch/mux_jump1/U25/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[19]      | AOI22_X1  | 0.014 |   0.942 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U21/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[19]      | OAI22_X1  | 0.000 |   0.942 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U21/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n88                  | OAI22_X1  | 0.044 |   0.985 |    5.078 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[19]/D |   ^   | u_DataPath/u_fetch/pc1/n88                  | DFF_X1    | 0.000 |   0.985 |    5.078 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -4.093 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.092 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.041 | 
     | clk__L2_I3/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.038 | 
     | clk__L2_I3/Z                                    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -3.981 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[19]/CK |   ^   | clk__L2_N3 | DFF_X1    | 0.001 |   0.113 |   -3.980 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[20]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[20]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  0.970
= Slack Time                    4.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.104 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.105 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.156 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.159 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.218 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.219 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.324 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.324 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.364 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.364 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.402 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.402 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.440 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.440 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.478 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.478 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.517 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.517 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.554 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.554 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.591 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.591 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.630 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.630 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.667 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.667 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.704 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.704 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.741 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.741 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.817 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.817 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.855 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.855 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.930 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.000 |   0.826 |    4.930 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1   | 0.038 |   0.863 |    4.968 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U23/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | XOR2_X1   | 0.000 |   0.863 |    4.968 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U23/Z        |   ^   | u_DataPath/pc_4_i[20]                       | XOR2_X1   | 0.056 |   0.920 |    5.024 | 
     | u_DataPath/u_ifidreg/U16/A                     |   ^   | u_DataPath/pc_4_i[20]                       | INV_X1    | 0.000 |   0.920 |    5.024 | 
     | u_DataPath/u_ifidreg/U16/ZN                    |   v   | u_DataPath/u_ifidreg/n239                   | INV_X1    | 0.010 |   0.929 |    5.033 | 
     | u_DataPath/u_ifidreg/U15/B2                    |   v   | u_DataPath/u_ifidreg/n239                   | OAI22_X1  | 0.000 |   0.929 |    5.033 | 
     | u_DataPath/u_ifidreg/U15/ZN                    |   ^   | u_DataPath/u_ifidreg/n153                   | OAI22_X1  | 0.040 |   0.970 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[20]/D          |   ^   | u_DataPath/u_ifidreg/n153                   | DFFR_X1   | 0.000 |   0.970 |    5.074 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.104 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.103 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.052 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.050 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -3.992 | 
     | u_DataPath/u_ifidreg/new_pc_reg[20]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -3.991 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[18]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[18]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.034
+ Phase Shift                   5.000
= Required Time                 5.080
- Arrival Time                  0.943
= Slack Time                    4.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.137 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.138 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.189 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.192 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.251 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.252 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.356 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.356 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.396 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.396 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.435 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.435 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.473 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.473 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.550 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.550 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.587 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.587 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.624 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.624 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.663 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.663 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.700 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.700 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.737 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.737 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.774 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.774 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.888 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.888 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.925 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U27/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | XOR2_X1   | 0.000 |   0.788 |    4.925 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U27/Z        |   ^   | u_DataPath/pc_4_i[18]                       | XOR2_X1   | 0.054 |   0.842 |    4.979 | 
     | u_DataPath/u_fetch/mux_branch1/U21/B1          |   ^   | u_DataPath/pc_4_i[18]                       | AOI22_X1  | 0.000 |   0.842 |    4.979 | 
     | u_DataPath/u_fetch/mux_branch1/U21/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n57          | AOI22_X1  | 0.026 |   0.868 |    5.005 | 
     | u_DataPath/u_fetch/mux_branch1/U20/A           |   v   | u_DataPath/u_fetch/mux_branch1/n57          | INV_X1    | 0.000 |   0.868 |    5.005 | 
     | u_DataPath/u_fetch/mux_branch1/U20/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[18]    | INV_X1    | 0.017 |   0.886 |    5.023 | 
     | u_DataPath/u_fetch/mux_jump1/U33/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[18]    | AOI22_X1  | 0.000 |   0.886 |    5.023 | 
     | u_DataPath/u_fetch/mux_jump1/U33/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[18]      | AOI22_X1  | 0.014 |   0.900 |    5.037 | 
     | u_DataPath/u_fetch/pc1/U29/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[18]      | OAI22_X1  | 0.000 |   0.900 |    5.037 | 
     | u_DataPath/u_fetch/pc1/U29/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n87                  | OAI22_X1  | 0.044 |   0.943 |    5.080 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[18]/D |   ^   | u_DataPath/u_fetch/pc1/n87                  | DFF_X1    | 0.000 |   0.943 |    5.080 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -4.137 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.136 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.085 | 
     | clk__L2_I0/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.082 | 
     | clk__L2_I0/Z                                    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.023 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[18]/CK |   ^   | clk__L2_N0 | DFF_X1    | 0.001 |   0.115 |   -4.022 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[19]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[19]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  0.933
= Slack Time                    4.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.141 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.142 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.193 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.196 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.255 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.256 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.360 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.360 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.400 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.400 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.439 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.439 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.477 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.477 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.515 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.515 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.554 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.554 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.591 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.591 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.628 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.628 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.667 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.667 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.704 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.704 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.741 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.741 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.778 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.778 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.854 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.854 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.929 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.000 |   0.788 |    4.929 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1   | 0.038 |   0.826 |    4.967 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U25/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | XOR2_X1   | 0.000 |   0.826 |    4.967 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U25/Z        |   ^   | u_DataPath/pc_4_i[19]                       | XOR2_X1   | 0.058 |   0.883 |    5.024 | 
     | u_DataPath/u_ifidreg/U28/A                     |   ^   | u_DataPath/pc_4_i[19]                       | INV_X1    | 0.000 |   0.883 |    5.024 | 
     | u_DataPath/u_ifidreg/U28/ZN                    |   v   | u_DataPath/u_ifidreg/n240                   | INV_X1    | 0.009 |   0.892 |    5.033 | 
     | u_DataPath/u_ifidreg/U27/B2                    |   v   | u_DataPath/u_ifidreg/n240                   | OAI22_X1  | 0.000 |   0.892 |    5.033 | 
     | u_DataPath/u_ifidreg/U27/ZN                    |   ^   | u_DataPath/u_ifidreg/n152                   | OAI22_X1  | 0.041 |   0.933 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[19]/D          |   ^   | u_DataPath/u_ifidreg/n152                   | DFFR_X1   | 0.000 |   0.933 |    5.074 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.141 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.140 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.089 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.086 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.029 | 
     | u_DataPath/u_ifidreg/new_pc_reg[19]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.028 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[17]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[17]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.080
- Arrival Time                  0.909
= Slack Time                    4.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.171 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.172 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.224 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.226 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.285 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.287 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.391 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.391 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.431 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.431 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.470 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.470 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.507 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.507 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.545 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.545 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.584 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.584 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.621 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.621 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.659 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.659 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.697 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.697 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.734 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.734 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.771 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.771 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.808 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.808 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.847 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.847 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.885 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.885 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.923 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U29/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | XOR2_X1   | 0.000 |   0.751 |    4.923 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U29/Z        |   ^   | u_DataPath/pc_4_i[17]                       | XOR2_X1   | 0.055 |   0.806 |    4.977 | 
     | u_DataPath/u_fetch/mux_branch1/U19/B1          |   ^   | u_DataPath/pc_4_i[17]                       | AOI22_X1  | 0.000 |   0.806 |    4.977 | 
     | u_DataPath/u_fetch/mux_branch1/U19/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n58          | AOI22_X1  | 0.026 |   0.832 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U18/A           |   v   | u_DataPath/u_fetch/mux_branch1/n58          | INV_X1    | 0.000 |   0.832 |    5.003 | 
     | u_DataPath/u_fetch/mux_branch1/U18/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[17]    | INV_X1    | 0.018 |   0.849 |    5.021 | 
     | u_DataPath/u_fetch/mux_jump1/U31/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[17]    | AOI22_X1  | 0.000 |   0.849 |    5.021 | 
     | u_DataPath/u_fetch/mux_jump1/U31/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[17]      | AOI22_X1  | 0.014 |   0.863 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U27/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[17]      | OAI22_X1  | 0.000 |   0.863 |    5.035 | 
     | u_DataPath/u_fetch/pc1/U27/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n86                  | OAI22_X1  | 0.046 |   0.909 |    5.080 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[17]/D |   ^   | u_DataPath/u_fetch/pc1/n86                  | DFF_X1    | 0.000 |   0.909 |    5.080 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -4.171 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.171 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.119 | 
     | clk__L2_I0/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.117 | 
     | clk__L2_I0/Z                                    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.058 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[17]/CK |   ^   | clk__L2_N0 | DFF_X1    | 0.001 |   0.115 |   -4.056 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[18]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[18]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.112
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.073
- Arrival Time                  0.894
= Slack Time                    4.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.179 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.180 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.231 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.234 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.293 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.294 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.399 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.399 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.439 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.439 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.477 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.477 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.515 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.515 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.553 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.553 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.592 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.592 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.629 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.629 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.666 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.666 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.705 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.705 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.742 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.742 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.854 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.854 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.000 |   0.713 |    4.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.038 |   0.751 |    4.930 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1   | 0.000 |   0.751 |    4.930 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1   | 0.037 |   0.788 |    4.967 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U27/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | XOR2_X1   | 0.000 |   0.788 |    4.967 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U27/Z        |   ^   | u_DataPath/pc_4_i[18]                       | XOR2_X1   | 0.054 |   0.842 |    5.022 | 
     | u_DataPath/u_ifidreg/U26/A                     |   ^   | u_DataPath/pc_4_i[18]                       | INV_X1    | 0.000 |   0.842 |    5.022 | 
     | u_DataPath/u_ifidreg/U26/ZN                    |   v   | u_DataPath/u_ifidreg/n241                   | INV_X1    | 0.011 |   0.853 |    5.032 | 
     | u_DataPath/u_ifidreg/U25/B2                    |   v   | u_DataPath/u_ifidreg/n241                   | OAI22_X1  | 0.000 |   0.853 |    5.032 | 
     | u_DataPath/u_ifidreg/U25/ZN                    |   ^   | u_DataPath/u_ifidreg/n151                   | OAI22_X1  | 0.041 |   0.894 |    5.073 | 
     | u_DataPath/u_ifidreg/new_pc_reg[18]/D          |   ^   | u_DataPath/u_ifidreg/n151                   | DFFR_X1   | 0.000 |   0.894 |    5.073 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.179 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.179 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.127 | 
     | clk__L2_I1/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.124 | 
     | clk__L2_I1/Z                           |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.067 | 
     | u_DataPath/u_ifidreg/new_pc_reg[18]/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.000 |   0.112 |   -4.067 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[14]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[14]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.031
+ Phase Shift                   5.000
= Required Time                 5.082
- Arrival Time                  0.899
= Slack Time                    4.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.183 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.184 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.235 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.236 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.296 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.298 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.415 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.415 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.456 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.456 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.479 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.479 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.570 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.570 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.596 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.596 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.645 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.645 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.667 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.668 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.765 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.875 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.875 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    4.994 | 
     | u_DataPath/u_ifidreg/U93/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.025 |   0.835 |    5.019 | 
     | u_DataPath/u_ifidreg/U93/ZN                        |   v   | u_DataPath/u_ifidreg/n179           | OAI22_X1  | 0.030 |   0.865 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC34_n179/A               |   v   | u_DataPath/u_ifidreg/n179           | CLKBUF_X3 | 0.000 |   0.865 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC34_n179/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN34_n179  | CLKBUF_X3 | 0.034 |   0.899 |    5.082 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[14]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN34_n179  | DFFR_X1   | 0.000 |   0.899 |    5.082 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.183 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.182 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.131 | 
     | clk__L2_I5/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.129 | 
     | clk__L2_I5/Z                                       |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.071 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[14]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.070 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[25]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[25]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.031
+ Phase Shift                   5.000
= Required Time                 5.083
- Arrival Time                  0.899
= Slack Time                    4.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.184 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.184 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.236 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.237 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.297 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.299 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.415 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.415 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.457 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.457 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.480 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.480 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.570 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.570 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.597 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.597 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.645 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.645 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.668 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.668 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.765 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.876 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.876 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    4.995 | 
     | u_DataPath/u_ifidreg/U115/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.024 |   0.835 |    5.019 | 
     | u_DataPath/u_ifidreg/U115/ZN                       |   v   | u_DataPath/u_ifidreg/n190           | OAI22_X1  | 0.030 |   0.865 |    5.049 | 
     | u_DataPath/u_ifidreg/FE_PHC27_n190/A               |   v   | u_DataPath/u_ifidreg/n190           | CLKBUF_X3 | 0.000 |   0.865 |    5.049 | 
     | u_DataPath/u_ifidreg/FE_PHC27_n190/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN27_n190  | CLKBUF_X3 | 0.034 |   0.899 |    5.083 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[25]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN27_n190  | DFFR_X1   | 0.000 |   0.899 |    5.083 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.184 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.183 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.132 | 
     | clk__L2_I4/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.129 | 
     | clk__L2_I4/Z                                       |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.058 |   0.112 |   -4.071 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[25]/CK |   ^   | clk__L2_N4 | DFFR_X1   | 0.002 |   0.114 |   -4.070 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[23]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[23]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.032
+ Phase Shift                   5.000
= Required Time                 5.082
- Arrival Time                  0.898
= Slack Time                    4.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.184 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.185 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.236 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.237 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.297 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.299 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.415 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.415 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.457 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.457 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.480 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.480 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.570 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.570 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.597 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.597 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.645 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.645 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.668 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.669 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.743 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.766 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.876 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.876 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    4.995 | 
     | u_DataPath/u_ifidreg/U111/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.025 |   0.836 |    5.020 | 
     | u_DataPath/u_ifidreg/U111/ZN                       |   v   | u_DataPath/u_ifidreg/n188           | OAI22_X1  | 0.028 |   0.864 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC13_n188/A               |   v   | u_DataPath/u_ifidreg/n188           | CLKBUF_X1 | 0.000 |   0.864 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC13_n188/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN13_n188  | CLKBUF_X1 | 0.034 |   0.898 |    5.082 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[23]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN13_n188  | DFFR_X1   | 0.000 |   0.898 |    5.082 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.184 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.183 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.132 | 
     | clk__L2_I5/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.130 | 
     | clk__L2_I5/Z                                       |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.072 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[23]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.071 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[24]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[24]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.032
+ Phase Shift                   5.000
= Required Time                 5.082
- Arrival Time                  0.895
= Slack Time                    4.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.187 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.187 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.239 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.240 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.300 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.301 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.418 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.418 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.460 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.460 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.483 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.483 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.573 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.573 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.600 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.600 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.648 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.648 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.671 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.671 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.745 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.768 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.878 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.879 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    4.997 | 
     | u_DataPath/u_ifidreg/U113/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.023 |   0.834 |    5.021 | 
     | u_DataPath/u_ifidreg/U113/ZN                       |   v   | u_DataPath/u_ifidreg/n189           | OAI22_X1  | 0.027 |   0.862 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC35_n189/A               |   v   | u_DataPath/u_ifidreg/n189           | CLKBUF_X1 | 0.000 |   0.862 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC35_n189/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN35_n189  | CLKBUF_X1 | 0.034 |   0.895 |    5.082 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[24]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN35_n189  | DFFR_X1   | 0.000 |   0.895 |    5.082 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.187 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.186 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.134 | 
     | clk__L2_I5/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.132 | 
     | clk__L2_I5/Z                                       |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.074 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[24]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.073 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[20]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[20]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.116
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.086
- Arrival Time                  0.896
= Slack Time                    4.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.189 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.190 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.241 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.243 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.302 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.304 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.421 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.421 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.462 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.462 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.485 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.485 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.576 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.576 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.602 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.602 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.651 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.651 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.674 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.674 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.748 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.771 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.881 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.882 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.000 | 
     | u_DataPath/u_ifidreg/U105/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.022 |   0.832 |    5.022 | 
     | u_DataPath/u_ifidreg/U105/ZN                       |   v   | u_DataPath/u_ifidreg/n185           | OAI22_X1  | 0.030 |   0.862 |    5.052 | 
     | u_DataPath/u_ifidreg/FE_PHC37_n185/A               |   v   | u_DataPath/u_ifidreg/n185           | CLKBUF_X3 | 0.000 |   0.862 |    5.052 | 
     | u_DataPath/u_ifidreg/FE_PHC37_n185/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN37_n185  | CLKBUF_X3 | 0.034 |   0.896 |    5.086 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[20]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN37_n185  | DFFR_X1   | 0.000 |   0.896 |    5.086 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.189 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.189 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.137 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.136 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.076 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[20]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |   -4.073 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[17]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[17]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.116
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.086
- Arrival Time                  0.895
= Slack Time                    4.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.191 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.191 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.243 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.244 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.304 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.306 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.422 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.422 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.464 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.464 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.487 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.487 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.577 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.577 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.604 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.604 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.652 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.652 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.675 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.676 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.749 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.772 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.883 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.883 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.002 | 
     | u_DataPath/u_ifidreg/U99/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.020 |   0.830 |    5.021 | 
     | u_DataPath/u_ifidreg/U99/ZN                        |   v   | u_DataPath/u_ifidreg/n182           | OAI22_X1  | 0.030 |   0.861 |    5.052 | 
     | u_DataPath/u_ifidreg/FE_PHC30_n182/A               |   v   | u_DataPath/u_ifidreg/n182           | CLKBUF_X3 | 0.000 |   0.861 |    5.052 | 
     | u_DataPath/u_ifidreg/FE_PHC30_n182/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN30_n182  | CLKBUF_X3 | 0.034 |   0.895 |    5.086 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[17]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN30_n182  | DFFR_X1   | 0.000 |   0.895 |    5.086 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.191 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.190 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.139 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.137 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.078 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[17]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |   -4.075 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[19]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[19]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.116
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.086
- Arrival Time                  0.895
= Slack Time                    4.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.191 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.192 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.243 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.244 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.304 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.306 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.422 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.422 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.464 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.464 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.487 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.487 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.577 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.577 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.604 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.604 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.652 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.652 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.675 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.676 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.750 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.773 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.883 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.883 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.002 | 
     | u_DataPath/u_ifidreg/U103/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.021 |   0.831 |    5.022 | 
     | u_DataPath/u_ifidreg/U103/ZN                       |   v   | u_DataPath/u_ifidreg/n184           | OAI22_X1  | 0.029 |   0.861 |    5.052 | 
     | u_DataPath/u_ifidreg/FE_PHC43_n184/A               |   v   | u_DataPath/u_ifidreg/n184           | CLKBUF_X3 | 0.000 |   0.861 |    5.052 | 
     | u_DataPath/u_ifidreg/FE_PHC43_n184/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN43_n184  | CLKBUF_X3 | 0.034 |   0.895 |    5.086 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[19]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN43_n184  | DFFR_X1   | 0.000 |   0.895 |    5.086 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.191 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.190 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.139 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.138 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.078 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[19]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |   -4.075 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[18]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[18]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.116
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.086
- Arrival Time                  0.893
= Slack Time                    4.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.192 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.193 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.244 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.246 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.305 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.307 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.424 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.424 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.465 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.465 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.488 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.488 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.579 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.579 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.605 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.605 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.654 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.654 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.677 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.677 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.751 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.774 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.884 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.885 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.003 | 
     | u_DataPath/u_ifidreg/U101/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.019 |   0.830 |    5.022 | 
     | u_DataPath/u_ifidreg/U101/ZN                       |   v   | u_DataPath/u_ifidreg/n183           | OAI22_X1  | 0.029 |   0.859 |    5.052 | 
     | u_DataPath/u_ifidreg/FE_PHC42_n183/A               |   v   | u_DataPath/u_ifidreg/n183           | CLKBUF_X3 | 0.000 |   0.859 |    5.052 | 
     | u_DataPath/u_ifidreg/FE_PHC42_n183/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN42_n183  | CLKBUF_X3 | 0.034 |   0.893 |    5.086 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[18]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN42_n183  | DFFR_X1   | 0.000 |   0.893 |    5.086 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.192 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.192 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.140 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.139 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.079 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[18]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |   -4.076 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[22]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[22]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.885
= Slack Time                    4.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.199 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.200 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.251 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.253 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.312 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.314 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.431 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.431 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.495 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.495 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.586 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.586 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.612 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.612 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.661 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.661 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.683 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.684 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.758 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.781 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.891 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.891 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.010 | 
     | u_DataPath/u_ifidreg/U109/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.011 |   0.822 |    5.021 | 
     | u_DataPath/u_ifidreg/U109/ZN                       |   v   | u_DataPath/u_ifidreg/n187           | OAI22_X1  | 0.029 |   0.851 |    5.051 | 
     | u_DataPath/u_ifidreg/FE_PHC31_n187/A               |   v   | u_DataPath/u_ifidreg/n187           | CLKBUF_X3 | 0.000 |   0.851 |    5.051 | 
     | u_DataPath/u_ifidreg/FE_PHC31_n187/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN31_n187  | CLKBUF_X3 | 0.034 |   0.885 |    5.085 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[22]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN31_n187  | DFFR_X1   | 0.000 |   0.885 |    5.085 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.199 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.199 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.147 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.146 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.086 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[22]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.002 |   0.115 |   -4.084 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[16]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[16]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.883
= Slack Time                    4.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.202 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.202 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.254 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.255 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.315 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.316 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.433 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.433 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.475 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.475 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.497 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.497 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.588 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.588 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.615 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.615 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.663 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.663 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.686 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.686 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.760 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.783 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.893 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.894 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.012 | 
     | u_DataPath/u_ifidreg/U97/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.008 |   0.819 |    5.021 | 
     | u_DataPath/u_ifidreg/U97/ZN                        |   v   | u_DataPath/u_ifidreg/n181           | OAI22_X1  | 0.030 |   0.849 |    5.051 | 
     | u_DataPath/u_ifidreg/FE_PHC33_n181/A               |   v   | u_DataPath/u_ifidreg/n181           | CLKBUF_X3 | 0.000 |   0.849 |    5.051 | 
     | u_DataPath/u_ifidreg/FE_PHC33_n181/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN33_n181  | CLKBUF_X3 | 0.034 |   0.883 |    5.085 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN33_n181  | DFFR_X1   | 0.000 |   0.883 |    5.085 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.202 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.201 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.150 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.148 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.089 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.002 |   0.115 |   -4.087 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[21]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[21]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.882
= Slack Time                    4.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.202 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.203 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.254 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.256 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.315 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.317 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.434 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.434 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.475 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.475 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.498 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.498 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.589 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.589 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.615 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.615 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.664 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.664 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.687 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.687 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.761 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.784 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.894 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.895 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.013 | 
     | u_DataPath/u_ifidreg/U107/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.008 |   0.819 |    5.021 | 
     | u_DataPath/u_ifidreg/U107/ZN                       |   v   | u_DataPath/u_ifidreg/n186           | OAI22_X1  | 0.030 |   0.848 |    5.051 | 
     | u_DataPath/u_ifidreg/FE_PHC32_n186/A               |   v   | u_DataPath/u_ifidreg/n186           | CLKBUF_X3 | 0.000 |   0.848 |    5.051 | 
     | u_DataPath/u_ifidreg/FE_PHC32_n186/Z               |   v   | u_DataPath/u_ifidreg/FE_PHN32_n186  | CLKBUF_X3 | 0.034 |   0.882 |    5.085 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[21]/D  |   v   | u_DataPath/u_ifidreg/FE_PHN32_n186  | DFFR_X1   | 0.000 |   0.882 |    5.085 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.202 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.202 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.150 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.149 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.089 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[21]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.002 |   0.115 |   -4.087 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[2]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[2]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.037
+ Phase Shift                   5.000
= Required Time                 5.076
- Arrival Time                  0.873
= Slack Time                    4.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.204 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.204 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.256 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.257 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.317 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.319 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.435 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.435 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.477 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.477 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.590 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.590 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.617 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.617 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.665 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.665 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.688 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.688 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.762 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.785 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.896 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.896 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.015 | 
     | u_DataPath/u_ifidreg/U47/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.033 |   0.844 |    5.048 | 
     | u_DataPath/u_ifidreg/U47/ZN                        |   v   | u_DataPath/u_ifidreg/n135           | OAI22_X1  | 0.029 |   0.873 |    5.076 | 
     | u_DataPath/u_ifidreg/new_pc_reg[2]/D               |   v   | u_DataPath/u_ifidreg/n135           | DFFR_X1   | 0.000 |   0.873 |    5.076 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.204 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.203 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.152 | 
     | clk__L2_I1/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.149 | 
     | clk__L2_I1/Z                          |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.091 | 
     | u_DataPath/u_ifidreg/new_pc_reg[2]/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.001 |   0.114 |   -4.090 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[9]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[9]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.870
= Slack Time                    4.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.204 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.205 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.256 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.258 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.317 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.319 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.436 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.436 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.477 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.477 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.591 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.591 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.617 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.617 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.666 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.666 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.689 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.689 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.763 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.786 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.896 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.897 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.015 | 
     | u_DataPath/u_ifidreg/U127/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.030 |   0.841 |    5.045 | 
     | u_DataPath/u_ifidreg/U127/ZN                       |   v   | u_DataPath/u_ifidreg/n142           | OAI22_X1  | 0.030 |   0.870 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[9]/D               |   v   | u_DataPath/u_ifidreg/n142           | DFFR_X1   | 0.000 |   0.870 |    5.075 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.204 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.204 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.152 | 
     | clk__L2_I3/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.150 | 
     | clk__L2_I3/Z                          |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -4.092 | 
     | u_DataPath/u_ifidreg/new_pc_reg[9]/CK |   ^   | clk__L2_N3 | DFFR_X1   | 0.000 |   0.113 |   -4.092 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[5]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[5]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.037
+ Phase Shift                   5.000
= Required Time                 5.076
- Arrival Time                  0.871
= Slack Time                    4.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.204 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.205 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.257 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.258 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.318 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.319 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.436 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.436 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.591 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.591 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.618 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.618 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.666 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.666 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.689 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.689 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.763 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.786 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.896 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.897 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.015 | 
     | u_DataPath/u_ifidreg/U53/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.031 |   0.842 |    5.047 | 
     | u_DataPath/u_ifidreg/U53/ZN                        |   v   | u_DataPath/u_ifidreg/n138           | OAI22_X1  | 0.029 |   0.871 |    5.076 | 
     | u_DataPath/u_ifidreg/new_pc_reg[5]/D               |   v   | u_DataPath/u_ifidreg/n138           | DFFR_X1   | 0.000 |   0.871 |    5.076 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.204 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.204 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.152 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.150 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.092 | 
     | u_DataPath/u_ifidreg/new_pc_reg[5]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.091 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[6]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[6]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.037
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.871
= Slack Time                    4.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.205 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.205 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.257 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.258 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.318 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.320 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.436 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.436 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.501 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.501 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.591 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.591 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.618 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.618 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.666 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.666 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.689 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.690 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.764 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.786 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.897 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.897 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.016 | 
     | u_DataPath/u_ifidreg/U121/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.030 |   0.841 |    5.046 | 
     | u_DataPath/u_ifidreg/U121/ZN                       |   v   | u_DataPath/u_ifidreg/n139           | OAI22_X1  | 0.029 |   0.871 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[6]/D               |   v   | u_DataPath/u_ifidreg/n139           | DFFR_X1   | 0.000 |   0.871 |    5.075 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.205 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.204 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.153 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.150 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.093 | 
     | u_DataPath/u_ifidreg/new_pc_reg[6]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.092 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[3]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[3]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.037
+ Phase Shift                   5.000
= Required Time                 5.078
- Arrival Time                  0.873
= Slack Time                    4.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.206 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.206 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.258 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.259 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.319 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.321 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.437 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.437 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.479 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.479 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.502 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.502 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.592 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.592 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.619 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.619 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.667 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.667 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.690 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.691 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.764 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.787 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.898 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.898 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.017 | 
     | u_DataPath/u_ifidreg/U49/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.033 |   0.844 |    5.050 | 
     | u_DataPath/u_ifidreg/U49/ZN                        |   v   | u_DataPath/u_ifidreg/n136           | OAI22_X1  | 0.029 |   0.873 |    5.078 | 
     | u_DataPath/u_ifidreg/new_pc_reg[3]/D               |   v   | u_DataPath/u_ifidreg/n136           | DFFR_X1   | 0.000 |   0.873 |    5.078 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.206 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.205 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.154 | 
     | clk__L2_I0/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.151 | 
     | clk__L2_I0/Z                          |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.092 | 
     | u_DataPath/u_ifidreg/new_pc_reg[3]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.002 |   0.115 |   -4.090 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[7]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[7]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.037
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.869
= Slack Time                    4.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.206 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.207 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.258 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.260 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.319 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.321 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.438 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.438 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.479 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.479 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.502 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.502 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.593 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.593 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.619 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.619 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.668 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.668 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.691 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.691 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.765 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.788 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.898 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.899 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.017 | 
     | u_DataPath/u_ifidreg/U123/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.029 |   0.840 |    5.047 | 
     | u_DataPath/u_ifidreg/U123/ZN                       |   v   | u_DataPath/u_ifidreg/n140           | OAI22_X1  | 0.029 |   0.869 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[7]/D               |   v   | u_DataPath/u_ifidreg/n140           | DFFR_X1   | 0.000 |   0.869 |    5.075 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.206 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.206 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.154 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.152 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.094 | 
     | u_DataPath/u_ifidreg/new_pc_reg[7]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.094 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[16]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[16]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.035
+ Phase Shift                   5.000
= Required Time                 5.079
- Arrival Time                  0.872
= Slack Time                    4.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                             |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |           |       |   0.000 |    4.206 | 
     | clk__L1_I0/A                                   |   ^   | clk                                         | CLKBUF_X3 | 0.001 |   0.001 |    4.207 | 
     | clk__L1_I0/Z                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.051 |   0.052 |    4.259 | 
     | clk__L2_I0/A                                   |   ^   | clk__L1_N0                                  | CLKBUF_X3 | 0.003 |   0.055 |    4.261 | 
     | clk__L2_I0/Z                                   |   ^   | clk__L2_N0                                  | CLKBUF_X3 | 0.059 |   0.114 |    4.320 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk__L2_N0                                  | DFF_X1    | 0.001 |   0.115 |    4.322 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1    | 0.104 |   0.220 |    4.426 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1   | 0.000 |   0.220 |    4.426 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.040 |   0.259 |    4.466 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1   | 0.000 |   0.259 |    4.466 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.039 |   0.298 |    4.505 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1   | 0.000 |   0.298 |    4.505 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.038 |   0.336 |    4.542 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1   | 0.000 |   0.336 |    4.542 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.038 |   0.374 |    4.580 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1   | 0.000 |   0.374 |    4.580 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.039 |   0.413 |    4.619 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1   | 0.000 |   0.413 |    4.619 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.037 |   0.450 |    4.656 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1   | 0.000 |   0.450 |    4.656 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.037 |   0.487 |    4.694 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1   | 0.000 |   0.487 |    4.694 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.038 |   0.526 |    4.732 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1   | 0.000 |   0.526 |    4.732 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.037 |   0.563 |    4.769 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1   | 0.000 |   0.563 |    4.769 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.037 |   0.600 |    4.806 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1   | 0.000 |   0.600 |    4.806 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.037 |   0.637 |    4.843 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1   | 0.000 |   0.637 |    4.843 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.038 |   0.675 |    4.882 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1   | 0.000 |   0.675 |    4.882 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1   | 0.038 |   0.713 |    4.920 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U31/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | XOR2_X1   | 0.000 |   0.713 |    4.920 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U31/Z        |   ^   | u_DataPath/pc_4_i[16]                       | XOR2_X1   | 0.056 |   0.769 |    4.976 | 
     | u_DataPath/u_fetch/mux_branch1/U17/B1          |   ^   | u_DataPath/pc_4_i[16]                       | AOI22_X1  | 0.000 |   0.769 |    4.976 | 
     | u_DataPath/u_fetch/mux_branch1/U17/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n59          | AOI22_X1  | 0.026 |   0.795 |    5.002 | 
     | u_DataPath/u_fetch/mux_branch1/U16/A           |   v   | u_DataPath/u_fetch/mux_branch1/n59          | INV_X1    | 0.000 |   0.795 |    5.002 | 
     | u_DataPath/u_fetch/mux_branch1/U16/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[16]    | INV_X1    | 0.018 |   0.813 |    5.020 | 
     | u_DataPath/u_fetch/mux_jump1/U23/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[16]    | AOI22_X1  | 0.000 |   0.813 |    5.020 | 
     | u_DataPath/u_fetch/mux_jump1/U23/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[16]      | AOI22_X1  | 0.014 |   0.828 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U19/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[16]      | OAI22_X1  | 0.000 |   0.828 |    5.034 | 
     | u_DataPath/u_fetch/pc1/U19/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n85                  | OAI22_X1  | 0.044 |   0.872 |    5.079 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[16]/D |   ^   | u_DataPath/u_fetch/pc1/n85                  | DFF_X1    | 0.000 |   0.872 |    5.079 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |           |       |   0.000 |   -4.206 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.206 | 
     | clk__L1_I0/Z                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.154 | 
     | clk__L2_I1/A                                    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.152 | 
     | clk__L2_I1/Z                                    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.094 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[16]/CK |   ^   | clk__L2_N1 | DFF_X1    | 0.001 |   0.113 |   -4.093 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[17]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[17]/D             (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.037
+ Phase Shift                   5.000
= Required Time                 5.077
- Arrival Time                  0.871
= Slack Time                    4.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.207 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.208 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.259 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.260 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.320 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.322 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.438 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.438 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.480 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.480 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.503 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.503 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.593 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.593 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.620 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.620 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.668 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.668 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.691 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.692 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.766 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.788 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.899 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.899 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.018 | 
     | u_DataPath/u_ifidreg/U143/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.030 |   0.841 |    5.048 | 
     | u_DataPath/u_ifidreg/U143/ZN                       |   v   | u_DataPath/u_ifidreg/n150           | OAI22_X1  | 0.029 |   0.871 |    5.077 | 
     | u_DataPath/u_ifidreg/new_pc_reg[17]/D              |   v   | u_DataPath/u_ifidreg/n150           | DFFR_X1   | 0.000 |   0.871 |    5.077 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.207 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.206 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.155 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.152 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.093 | 
     | u_DataPath/u_ifidreg/new_pc_reg[17]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |   -4.092 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[4]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[4]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.037
+ Phase Shift                   5.000
= Required Time                 5.078
- Arrival Time                  0.870
= Slack Time                    4.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.207 | 
     | clk__L1_I0/A                                       |   ^   | clk                                 | CLKBUF_X3 | 0.001 |   0.001 |    4.208 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.051 |   0.052 |    4.259 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0                          | CLKBUF_X3 | 0.001 |   0.053 |    4.261 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6                          | CLKBUF_X3 | 0.060 |   0.113 |    4.320 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6                          | DFFR_X1   | 0.002 |   0.115 |    4.322 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.116 |   0.231 |    4.439 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.231 |    4.439 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.273 |    4.480 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.273 |    4.480 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.296 |    4.503 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.296 |    4.503 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.090 |   0.386 |    4.594 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.386 |    4.594 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.413 |    4.620 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.413 |    4.620 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.048 |   0.461 |    4.669 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.461 |    4.669 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.484 |    4.691 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.001 |   0.485 |    4.692 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.074 |   0.559 |    4.766 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.023 |   0.582 |    4.789 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.110 |   0.692 |    4.899 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.000 |   0.692 |    4.899 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.119 |   0.811 |    5.018 | 
     | u_DataPath/u_ifidreg/U51/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.030 |   0.841 |    5.049 | 
     | u_DataPath/u_ifidreg/U51/ZN                        |   v   | u_DataPath/u_ifidreg/n137           | OAI22_X1  | 0.029 |   0.870 |    5.078 | 
     | u_DataPath/u_ifidreg/new_pc_reg[4]/D               |   v   | u_DataPath/u_ifidreg/n137           | DFFR_X1   | 0.000 |   0.870 |    5.078 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.207 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.207 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.155 | 
     | clk__L2_I0/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.152 | 
     | clk__L2_I0/Z                          |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.093 | 
     | u_DataPath/u_ifidreg/new_pc_reg[4]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |   -4.093 | 
     +-----------------------------------------------------------------------------------------------------+ 

