

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Thu Dec 12 22:34:37 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.030 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   229690|   229690| 1.385 ms | 1.385 ms |  229379|  229379| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+----------+
        |                                                  |                                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
        |                     Instance                     |              Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
        +--------------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+----------+
        |grp_myproject_fu_670                              |myproject                        |   229685|   229685| 1.385 ms | 1.385 ms |  229379|  229379| dataflow |
        |grp_Loop_2_proc_fu_1258                           |Loop_2_proc                      |       31|       31| 0.187 us | 0.187 us |      31|      31|   none   |
        |grp_Loop_1_proc421_fu_1270                        |Loop_1_proc421                   |    98305|    98305| 0.593 ms | 0.593 ms |   98305|   98305|   none   |
        |call_ln0_Block_myproject_axi_exit27_proc_fu_1279  |Block_myproject_axi_exit27_proc  |        0|        0|   0 ns   |   0 ns   |       0|       0|   none   |
        +--------------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_local_V_data_0_V = alloca i8, align 1"   --->   Operation 10 'alloca' 'in_local_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_local_V_data_0_V = alloca i20, align 4" [firmware/myproject_axi.cpp:12]   --->   Operation 11 'alloca' 'out_local_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_local_V_data_1_V = alloca i20, align 4" [firmware/myproject_axi.cpp:12]   --->   Operation 12 'alloca' 'out_local_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_local_V_data_2_V = alloca i20, align 4" [firmware/myproject_axi.cpp:12]   --->   Operation 13 'alloca' 'out_local_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = alloca i20, align 4"   --->   Operation 14 'alloca' 'tmp_data_V_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = alloca i20, align 4"   --->   Operation 15 'alloca' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = alloca i20, align 4"   --->   Operation 16 'alloca' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%is_last_0_i_loc_channel = call fastcc i1 @Loop_1_proc421(i1* %in_last_V, i8* %in_local_V_data_0_V, float* %in_data)"   --->   Operation 17 'call' 'is_last_0_i_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%is_last_0_i_loc_channel = call fastcc i1 @Loop_1_proc421(i1* %in_last_V, i8* %in_local_V_data_0_V, float* %in_data)"   --->   Operation 18 'call' 'is_last_0_i_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @myproject(i8* %in_local_V_data_0_V, i20* %out_local_V_data_0_V, i20* %out_local_V_data_1_V, i20* %out_local_V_data_2_V)" [firmware/myproject_axi.cpp:27]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @myproject(i8* %in_local_V_data_0_V, i20* %out_local_V_data_0_V, i20* %out_local_V_data_1_V, i20* %out_local_V_data_2_V)" [firmware/myproject_axi.cpp:27]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "call fastcc void @Block_myproject_axi_.exit27_proc(i20* %out_local_V_data_0_V, i20* %out_local_V_data_1_V, i20* %out_local_V_data_2_V, i20* %tmp_data_V_0, i20* %tmp_data_V_1, i20* %tmp_data_V_2)"   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.96>
ST_7 : Operation 22 [2/2] (3.96ns)   --->   "call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1 %is_last_0_i_loc_channel, i20* %tmp_data_V_0, i20* %tmp_data_V_1, i20* %tmp_data_V_2)"   --->   Operation 22 'call' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1 %is_last_0_i_loc_channel, i20* %tmp_data_V_0, i20* %tmp_data_V_1, i20* %tmp_data_V_2)"   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:8]   --->   Operation 24 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %in_data), !map !330"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !336"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %out_data), !map !340"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !346"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16384, i32 16384, i8* %in_local_V_data_0_V, i8* %in_local_V_data_0_V)"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i20* %out_local_V_data_0_V, i20* %out_local_V_data_0_V)"   --->   Operation 32 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i20* %out_local_V_data_1_V, i20* %out_local_V_data_1_V)"   --->   Operation 34 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i20* %out_local_V_data_2_V, i20* %out_local_V_data_2_V)"   --->   Operation 36 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %in_data, i1* %in_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:5]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %out_data, i1* %out_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:6]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:7]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:36]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ pX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4374]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5375]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1370_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1370_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1370_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1370_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_64]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_65]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_66]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_67]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_68]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_69]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_70]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_71]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_4_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ pX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_64]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_65]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_66]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_67]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_68]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_69]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_70]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_71]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_64]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_65]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_66]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_67]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_68]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_69]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_70]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5_71]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_5_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_5_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ exp_table4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invert_table5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_local_V_data_0_V      (alloca              ) [ 0011111111]
out_local_V_data_0_V     (alloca              ) [ 0011111111]
out_local_V_data_1_V     (alloca              ) [ 0011111111]
out_local_V_data_2_V     (alloca              ) [ 0011111111]
tmp_data_V_0             (alloca              ) [ 0011111110]
tmp_data_V_1             (alloca              ) [ 0011111110]
tmp_data_V_2             (alloca              ) [ 0011111110]
is_last_0_i_loc_channel  (call                ) [ 0000111110]
call_ln27                (call                ) [ 0000000000]
call_ln0                 (call                ) [ 0000000000]
call_ln0                 (call                ) [ 0000000000]
specdataflowpipeline_ln8 (specdataflowpipeline) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000]
empty                    (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_49                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_50                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_51                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln5        (specinterface       ) [ 0000000000]
specinterface_ln6        (specinterface       ) [ 0000000000]
specinterface_ln7        (specinterface       ) [ 0000000000]
ret_ln36                 (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pX_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sX_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pY_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sY_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_2_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_2_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="line_buffer_Array_V_2_0_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="line_buffer_Array_V_2_1_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pX_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sX_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pY_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sY_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_3_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_3_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_3_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_3_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_3_16">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_3_17">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_3_18">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_3_19">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_19"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_3_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_3_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_29"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_3_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_3_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_3_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_3_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_3_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_3_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_3_20">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_20"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_3_21">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_21"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_3_22">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_22"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_3_23">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_23"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_3_32">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_3_33">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_33"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_3_34">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_34"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_3_35">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_35"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="line_buffer_Array_V_3_0_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="line_buffer_Array_V_3_1_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="line_buffer_Array_V_3_0_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="line_buffer_Array_V_3_1_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="line_buffer_Array_V_3_0_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="line_buffer_Array_V_3_1_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="line_buffer_Array_V_3_0_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="line_buffer_Array_V_3_1_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="pX_5">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="sX_5">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="pY_5">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="sY_5">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="kernel_data_V_4374">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4374"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="kernel_data_V_5375">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5375"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="kernel_data_V_6">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="kernel_data_V_16">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="kernel_data_V_17">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_17"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="kernel_data_V_18">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_18"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="kernel_data_V_19">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_19"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="kernel_data_V_28">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_28"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="kernel_data_V_29">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_29"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="kernel_data_V_30">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_30"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="kernel_data_V_31">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_31"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="kernel_data_V_9">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="kernel_data_V_10">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="kernel_data_V_11">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="kernel_data_V_20">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_20"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="kernel_data_V_21">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_21"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="kernel_data_V_22">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_22"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="kernel_data_V_23">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_23"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="kernel_data_V_32">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="kernel_data_V_33">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_33"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="kernel_data_V_34">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_34"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="kernel_data_V_35">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_35"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="line_buffer_Array_V_1370_0">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1370_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="line_buffer_Array_V_0_1">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="line_buffer_Array_V_1370_1">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1370_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="line_buffer_Array_V_0_2">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="line_buffer_Array_V_1370_2">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1370_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="line_buffer_Array_V_0_3">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="line_buffer_Array_V_1370_3">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1370_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="pX_1">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="sX_1">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="pY_1">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="sY_1">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="kernel_data_V_4_8">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_8"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="kernel_data_V_4_9">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_9"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="kernel_data_V_4_10">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_10"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="kernel_data_V_4_11">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_11"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="kernel_data_V_4_12">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_12"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="kernel_data_V_4_13">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_13"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="kernel_data_V_4_14">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_14"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="kernel_data_V_4_15">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_15"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="kernel_data_V_4_32">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="kernel_data_V_4_33">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_33"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="kernel_data_V_4_34">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_34"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="kernel_data_V_4_35">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_35"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="kernel_data_V_4_36">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_36"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="kernel_data_V_4_37">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_37"/></StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="kernel_data_V_4_38">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_38"/></StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="kernel_data_V_4_39">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_39"/></StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="kernel_data_V_4_56">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_56"/></StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="kernel_data_V_4_57">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_57"/></StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="kernel_data_V_4_58">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_58"/></StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="kernel_data_V_4_59">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_59"/></StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="kernel_data_V_4_60">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_60"/></StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="kernel_data_V_4_61">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_61"/></StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="kernel_data_V_4_62">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_62"/></StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="kernel_data_V_4_63">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_63"/></StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="kernel_data_V_4_16">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_16"/></StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="kernel_data_V_4_17">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_17"/></StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="kernel_data_V_4_18">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_18"/></StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="kernel_data_V_4_19">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_19"/></StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="kernel_data_V_4_20">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_20"/></StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="kernel_data_V_4_21">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_21"/></StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="kernel_data_V_4_22">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_22"/></StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="kernel_data_V_4_23">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_23"/></StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="kernel_data_V_4_40">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_40"/></StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="kernel_data_V_4_41">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_41"/></StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="kernel_data_V_4_42">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_42"/></StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="kernel_data_V_4_43">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_43"/></StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="kernel_data_V_4_44">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_44"/></StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="kernel_data_V_4_45">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_45"/></StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="kernel_data_V_4_46">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_46"/></StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="kernel_data_V_4_47">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_47"/></StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="kernel_data_V_4_64">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_64"/></StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="kernel_data_V_4_65">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_65"/></StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="kernel_data_V_4_66">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_66"/></StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="kernel_data_V_4_67">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_67"/></StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="kernel_data_V_4_68">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_68"/></StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="kernel_data_V_4_69">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_69"/></StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="kernel_data_V_4_70">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_70"/></StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="kernel_data_V_4_71">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_71"/></StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="line_buffer_Array_V_4_0_0">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="line_buffer_Array_V_4_1_0">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="line_buffer_Array_V_4_0_1">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="line_buffer_Array_V_4_1_1">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="line_buffer_Array_V_4_0_2">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="line_buffer_Array_V_4_1_2">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="line_buffer_Array_V_4_0_3">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="line_buffer_Array_V_4_1_3">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="line_buffer_Array_V_4_0_4">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="line_buffer_Array_V_4_1_4">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="line_buffer_Array_V_4_0_5">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="line_buffer_Array_V_4_1_5">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="304" class="1000" name="line_buffer_Array_V_4_0_6">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="306" class="1000" name="line_buffer_Array_V_4_1_6">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="308" class="1000" name="line_buffer_Array_V_4_0_7">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="310" class="1000" name="line_buffer_Array_V_4_1_7">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="312" class="1000" name="pX_4">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_4"/></StgValue>
</bind>
</comp>

<comp id="314" class="1000" name="sX_4">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_4"/></StgValue>
</bind>
</comp>

<comp id="316" class="1000" name="pY_4">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_4"/></StgValue>
</bind>
</comp>

<comp id="318" class="1000" name="sY_4">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_4"/></StgValue>
</bind>
</comp>

<comp id="320" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="322" class="1000" name="kernel_data_V_1_9">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_9"/></StgValue>
</bind>
</comp>

<comp id="324" class="1000" name="kernel_data_V_1_10">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_10"/></StgValue>
</bind>
</comp>

<comp id="326" class="1000" name="kernel_data_V_1_11">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_11"/></StgValue>
</bind>
</comp>

<comp id="328" class="1000" name="kernel_data_V_1_12">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_12"/></StgValue>
</bind>
</comp>

<comp id="330" class="1000" name="kernel_data_V_1_13">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_13"/></StgValue>
</bind>
</comp>

<comp id="332" class="1000" name="kernel_data_V_1_14">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_14"/></StgValue>
</bind>
</comp>

<comp id="334" class="1000" name="kernel_data_V_1_15">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_15"/></StgValue>
</bind>
</comp>

<comp id="336" class="1000" name="kernel_data_V_1_32">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_32"/></StgValue>
</bind>
</comp>

<comp id="338" class="1000" name="kernel_data_V_1_33">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_33"/></StgValue>
</bind>
</comp>

<comp id="340" class="1000" name="kernel_data_V_1_34">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_34"/></StgValue>
</bind>
</comp>

<comp id="342" class="1000" name="kernel_data_V_1_35">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_35"/></StgValue>
</bind>
</comp>

<comp id="344" class="1000" name="kernel_data_V_1_36">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_36"/></StgValue>
</bind>
</comp>

<comp id="346" class="1000" name="kernel_data_V_1_37">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_37"/></StgValue>
</bind>
</comp>

<comp id="348" class="1000" name="kernel_data_V_1_38">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_38"/></StgValue>
</bind>
</comp>

<comp id="350" class="1000" name="kernel_data_V_1_39">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_39"/></StgValue>
</bind>
</comp>

<comp id="352" class="1000" name="kernel_data_V_1_56">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_56"/></StgValue>
</bind>
</comp>

<comp id="354" class="1000" name="kernel_data_V_1_57">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_57"/></StgValue>
</bind>
</comp>

<comp id="356" class="1000" name="kernel_data_V_1_58">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_58"/></StgValue>
</bind>
</comp>

<comp id="358" class="1000" name="kernel_data_V_1_59">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_59"/></StgValue>
</bind>
</comp>

<comp id="360" class="1000" name="kernel_data_V_1_60">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_60"/></StgValue>
</bind>
</comp>

<comp id="362" class="1000" name="kernel_data_V_1_61">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_61"/></StgValue>
</bind>
</comp>

<comp id="364" class="1000" name="kernel_data_V_1_62">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_62"/></StgValue>
</bind>
</comp>

<comp id="366" class="1000" name="kernel_data_V_1_63">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_63"/></StgValue>
</bind>
</comp>

<comp id="368" class="1000" name="kernel_data_V_1_16">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_16"/></StgValue>
</bind>
</comp>

<comp id="370" class="1000" name="kernel_data_V_1_17">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_17"/></StgValue>
</bind>
</comp>

<comp id="372" class="1000" name="kernel_data_V_1_18">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_18"/></StgValue>
</bind>
</comp>

<comp id="374" class="1000" name="kernel_data_V_1_19">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_19"/></StgValue>
</bind>
</comp>

<comp id="376" class="1000" name="kernel_data_V_1_20">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_20"/></StgValue>
</bind>
</comp>

<comp id="378" class="1000" name="kernel_data_V_1_21">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_21"/></StgValue>
</bind>
</comp>

<comp id="380" class="1000" name="kernel_data_V_1_22">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_22"/></StgValue>
</bind>
</comp>

<comp id="382" class="1000" name="kernel_data_V_1_23">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_23"/></StgValue>
</bind>
</comp>

<comp id="384" class="1000" name="kernel_data_V_1_40">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_40"/></StgValue>
</bind>
</comp>

<comp id="386" class="1000" name="kernel_data_V_1_41">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_41"/></StgValue>
</bind>
</comp>

<comp id="388" class="1000" name="kernel_data_V_1_42">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_42"/></StgValue>
</bind>
</comp>

<comp id="390" class="1000" name="kernel_data_V_1_43">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_43"/></StgValue>
</bind>
</comp>

<comp id="392" class="1000" name="kernel_data_V_1_44">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_44"/></StgValue>
</bind>
</comp>

<comp id="394" class="1000" name="kernel_data_V_1_45">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_45"/></StgValue>
</bind>
</comp>

<comp id="396" class="1000" name="kernel_data_V_1_46">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_46"/></StgValue>
</bind>
</comp>

<comp id="398" class="1000" name="kernel_data_V_1_47">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_47"/></StgValue>
</bind>
</comp>

<comp id="400" class="1000" name="kernel_data_V_1_64">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_64"/></StgValue>
</bind>
</comp>

<comp id="402" class="1000" name="kernel_data_V_1_65">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_65"/></StgValue>
</bind>
</comp>

<comp id="404" class="1000" name="kernel_data_V_1_66">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_66"/></StgValue>
</bind>
</comp>

<comp id="406" class="1000" name="kernel_data_V_1_67">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_67"/></StgValue>
</bind>
</comp>

<comp id="408" class="1000" name="kernel_data_V_1_68">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_68"/></StgValue>
</bind>
</comp>

<comp id="410" class="1000" name="kernel_data_V_1_69">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_69"/></StgValue>
</bind>
</comp>

<comp id="412" class="1000" name="kernel_data_V_1_70">
<pin_list>
<pin id="413" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_70"/></StgValue>
</bind>
</comp>

<comp id="414" class="1000" name="kernel_data_V_1_71">
<pin_list>
<pin id="415" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_71"/></StgValue>
</bind>
</comp>

<comp id="416" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="417" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="418" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="419" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="420" class="1000" name="line_buffer_Array_V_1_0_1">
<pin_list>
<pin id="421" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="422" class="1000" name="line_buffer_Array_V_1_1_1">
<pin_list>
<pin id="423" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="424" class="1000" name="line_buffer_Array_V_1_0_2">
<pin_list>
<pin id="425" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="426" class="1000" name="line_buffer_Array_V_1_1_2">
<pin_list>
<pin id="427" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="428" class="1000" name="line_buffer_Array_V_1_0_3">
<pin_list>
<pin id="429" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="430" class="1000" name="line_buffer_Array_V_1_1_3">
<pin_list>
<pin id="431" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="432" class="1000" name="line_buffer_Array_V_1_0_4">
<pin_list>
<pin id="433" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="434" class="1000" name="line_buffer_Array_V_1_1_4">
<pin_list>
<pin id="435" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="436" class="1000" name="line_buffer_Array_V_1_0_5">
<pin_list>
<pin id="437" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="438" class="1000" name="line_buffer_Array_V_1_1_5">
<pin_list>
<pin id="439" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="440" class="1000" name="line_buffer_Array_V_1_0_6">
<pin_list>
<pin id="441" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="442" class="1000" name="line_buffer_Array_V_1_1_6">
<pin_list>
<pin id="443" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="444" class="1000" name="line_buffer_Array_V_1_0_7">
<pin_list>
<pin id="445" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="446" class="1000" name="line_buffer_Array_V_1_1_7">
<pin_list>
<pin id="447" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="448" class="1000" name="pX">
<pin_list>
<pin id="449" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="450" class="1000" name="sX">
<pin_list>
<pin id="451" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="452" class="1000" name="pY">
<pin_list>
<pin id="453" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="454" class="1000" name="sY">
<pin_list>
<pin id="455" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="456" class="1000" name="kernel_data_V_5_8">
<pin_list>
<pin id="457" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_8"/></StgValue>
</bind>
</comp>

<comp id="458" class="1000" name="kernel_data_V_5_9">
<pin_list>
<pin id="459" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_9"/></StgValue>
</bind>
</comp>

<comp id="460" class="1000" name="kernel_data_V_5_10">
<pin_list>
<pin id="461" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_10"/></StgValue>
</bind>
</comp>

<comp id="462" class="1000" name="kernel_data_V_5_11">
<pin_list>
<pin id="463" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_11"/></StgValue>
</bind>
</comp>

<comp id="464" class="1000" name="kernel_data_V_5_12">
<pin_list>
<pin id="465" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_12"/></StgValue>
</bind>
</comp>

<comp id="466" class="1000" name="kernel_data_V_5_13">
<pin_list>
<pin id="467" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_13"/></StgValue>
</bind>
</comp>

<comp id="468" class="1000" name="kernel_data_V_5_14">
<pin_list>
<pin id="469" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_14"/></StgValue>
</bind>
</comp>

<comp id="470" class="1000" name="kernel_data_V_5_15">
<pin_list>
<pin id="471" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_15"/></StgValue>
</bind>
</comp>

<comp id="472" class="1000" name="kernel_data_V_5_32">
<pin_list>
<pin id="473" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_32"/></StgValue>
</bind>
</comp>

<comp id="474" class="1000" name="kernel_data_V_5_33">
<pin_list>
<pin id="475" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_33"/></StgValue>
</bind>
</comp>

<comp id="476" class="1000" name="kernel_data_V_5_34">
<pin_list>
<pin id="477" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_34"/></StgValue>
</bind>
</comp>

<comp id="478" class="1000" name="kernel_data_V_5_35">
<pin_list>
<pin id="479" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_35"/></StgValue>
</bind>
</comp>

<comp id="480" class="1000" name="kernel_data_V_5_36">
<pin_list>
<pin id="481" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_36"/></StgValue>
</bind>
</comp>

<comp id="482" class="1000" name="kernel_data_V_5_37">
<pin_list>
<pin id="483" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_37"/></StgValue>
</bind>
</comp>

<comp id="484" class="1000" name="kernel_data_V_5_38">
<pin_list>
<pin id="485" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_38"/></StgValue>
</bind>
</comp>

<comp id="486" class="1000" name="kernel_data_V_5_39">
<pin_list>
<pin id="487" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_39"/></StgValue>
</bind>
</comp>

<comp id="488" class="1000" name="kernel_data_V_5_56">
<pin_list>
<pin id="489" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_56"/></StgValue>
</bind>
</comp>

<comp id="490" class="1000" name="kernel_data_V_5_57">
<pin_list>
<pin id="491" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_57"/></StgValue>
</bind>
</comp>

<comp id="492" class="1000" name="kernel_data_V_5_58">
<pin_list>
<pin id="493" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_58"/></StgValue>
</bind>
</comp>

<comp id="494" class="1000" name="kernel_data_V_5_59">
<pin_list>
<pin id="495" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_59"/></StgValue>
</bind>
</comp>

<comp id="496" class="1000" name="kernel_data_V_5_60">
<pin_list>
<pin id="497" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_60"/></StgValue>
</bind>
</comp>

<comp id="498" class="1000" name="kernel_data_V_5_61">
<pin_list>
<pin id="499" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_61"/></StgValue>
</bind>
</comp>

<comp id="500" class="1000" name="kernel_data_V_5_62">
<pin_list>
<pin id="501" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_62"/></StgValue>
</bind>
</comp>

<comp id="502" class="1000" name="kernel_data_V_5_63">
<pin_list>
<pin id="503" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_63"/></StgValue>
</bind>
</comp>

<comp id="504" class="1000" name="kernel_data_V_5_16">
<pin_list>
<pin id="505" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_16"/></StgValue>
</bind>
</comp>

<comp id="506" class="1000" name="kernel_data_V_5_17">
<pin_list>
<pin id="507" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_17"/></StgValue>
</bind>
</comp>

<comp id="508" class="1000" name="kernel_data_V_5_18">
<pin_list>
<pin id="509" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_18"/></StgValue>
</bind>
</comp>

<comp id="510" class="1000" name="kernel_data_V_5_19">
<pin_list>
<pin id="511" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_19"/></StgValue>
</bind>
</comp>

<comp id="512" class="1000" name="kernel_data_V_5_20">
<pin_list>
<pin id="513" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_20"/></StgValue>
</bind>
</comp>

<comp id="514" class="1000" name="kernel_data_V_5_21">
<pin_list>
<pin id="515" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_21"/></StgValue>
</bind>
</comp>

<comp id="516" class="1000" name="kernel_data_V_5_22">
<pin_list>
<pin id="517" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_22"/></StgValue>
</bind>
</comp>

<comp id="518" class="1000" name="kernel_data_V_5_23">
<pin_list>
<pin id="519" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_23"/></StgValue>
</bind>
</comp>

<comp id="520" class="1000" name="kernel_data_V_5_40">
<pin_list>
<pin id="521" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_40"/></StgValue>
</bind>
</comp>

<comp id="522" class="1000" name="kernel_data_V_5_41">
<pin_list>
<pin id="523" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_41"/></StgValue>
</bind>
</comp>

<comp id="524" class="1000" name="kernel_data_V_5_42">
<pin_list>
<pin id="525" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_42"/></StgValue>
</bind>
</comp>

<comp id="526" class="1000" name="kernel_data_V_5_43">
<pin_list>
<pin id="527" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_43"/></StgValue>
</bind>
</comp>

<comp id="528" class="1000" name="kernel_data_V_5_44">
<pin_list>
<pin id="529" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_44"/></StgValue>
</bind>
</comp>

<comp id="530" class="1000" name="kernel_data_V_5_45">
<pin_list>
<pin id="531" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_45"/></StgValue>
</bind>
</comp>

<comp id="532" class="1000" name="kernel_data_V_5_46">
<pin_list>
<pin id="533" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_46"/></StgValue>
</bind>
</comp>

<comp id="534" class="1000" name="kernel_data_V_5_47">
<pin_list>
<pin id="535" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_47"/></StgValue>
</bind>
</comp>

<comp id="536" class="1000" name="kernel_data_V_5_64">
<pin_list>
<pin id="537" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_64"/></StgValue>
</bind>
</comp>

<comp id="538" class="1000" name="kernel_data_V_5_65">
<pin_list>
<pin id="539" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_65"/></StgValue>
</bind>
</comp>

<comp id="540" class="1000" name="kernel_data_V_5_66">
<pin_list>
<pin id="541" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_66"/></StgValue>
</bind>
</comp>

<comp id="542" class="1000" name="kernel_data_V_5_67">
<pin_list>
<pin id="543" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_67"/></StgValue>
</bind>
</comp>

<comp id="544" class="1000" name="kernel_data_V_5_68">
<pin_list>
<pin id="545" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_68"/></StgValue>
</bind>
</comp>

<comp id="546" class="1000" name="kernel_data_V_5_69">
<pin_list>
<pin id="547" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_69"/></StgValue>
</bind>
</comp>

<comp id="548" class="1000" name="kernel_data_V_5_70">
<pin_list>
<pin id="549" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_70"/></StgValue>
</bind>
</comp>

<comp id="550" class="1000" name="kernel_data_V_5_71">
<pin_list>
<pin id="551" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5_71"/></StgValue>
</bind>
</comp>

<comp id="552" class="1000" name="line_buffer_Array_V_5_0_0">
<pin_list>
<pin id="553" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="554" class="1000" name="line_buffer_Array_V_5_1_0">
<pin_list>
<pin id="555" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="556" class="1000" name="line_buffer_Array_V_5_0_1">
<pin_list>
<pin id="557" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="558" class="1000" name="line_buffer_Array_V_5_1_1">
<pin_list>
<pin id="559" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="560" class="1000" name="line_buffer_Array_V_5_0_2">
<pin_list>
<pin id="561" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="562" class="1000" name="line_buffer_Array_V_5_1_2">
<pin_list>
<pin id="563" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="564" class="1000" name="line_buffer_Array_V_5_0_3">
<pin_list>
<pin id="565" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="566" class="1000" name="line_buffer_Array_V_5_1_3">
<pin_list>
<pin id="567" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="568" class="1000" name="line_buffer_Array_V_5_0_4">
<pin_list>
<pin id="569" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="570" class="1000" name="line_buffer_Array_V_5_1_4">
<pin_list>
<pin id="571" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="572" class="1000" name="line_buffer_Array_V_5_0_5">
<pin_list>
<pin id="573" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="574" class="1000" name="line_buffer_Array_V_5_1_5">
<pin_list>
<pin id="575" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="576" class="1000" name="line_buffer_Array_V_5_0_6">
<pin_list>
<pin id="577" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="578" class="1000" name="line_buffer_Array_V_5_1_6">
<pin_list>
<pin id="579" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="580" class="1000" name="line_buffer_Array_V_5_0_7">
<pin_list>
<pin id="581" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="582" class="1000" name="line_buffer_Array_V_5_1_7">
<pin_list>
<pin id="583" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_5_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="584" class="1000" name="exp_table4">
<pin_list>
<pin id="585" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="586" class="1000" name="invert_table5">
<pin_list>
<pin id="587" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="588" class="1001" name="const_588">
<pin_list>
<pin id="589" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="590" class="1001" name="const_590">
<pin_list>
<pin id="591" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc421"/></StgValue>
</bind>
</comp>

<comp id="592" class="1001" name="const_592">
<pin_list>
<pin id="593" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="594" class="1001" name="const_594">
<pin_list>
<pin id="595" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_myproject_axi_.exit27_proc"/></StgValue>
</bind>
</comp>

<comp id="596" class="1001" name="const_596">
<pin_list>
<pin id="597" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="598" class="1001" name="const_598">
<pin_list>
<pin id="599" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="600" class="1001" name="const_600">
<pin_list>
<pin id="601" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="602" class="1001" name="const_602">
<pin_list>
<pin id="603" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="604" class="1001" name="const_604">
<pin_list>
<pin id="605" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="606" class="1001" name="const_606">
<pin_list>
<pin id="607" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="608" class="1001" name="const_608">
<pin_list>
<pin id="609" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="610" class="1001" name="const_610">
<pin_list>
<pin id="611" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_axi_str"/></StgValue>
</bind>
</comp>

<comp id="612" class="1001" name="const_612">
<pin_list>
<pin id="613" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="614" class="1001" name="const_614">
<pin_list>
<pin id="615" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="616" class="1001" name="const_616">
<pin_list>
<pin id="617" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="618" class="1001" name="const_618">
<pin_list>
<pin id="619" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="620" class="1001" name="const_620">
<pin_list>
<pin id="621" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="622" class="1001" name="const_622">
<pin_list>
<pin id="623" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="624" class="1001" name="const_624">
<pin_list>
<pin id="625" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="626" class="1001" name="const_626">
<pin_list>
<pin id="627" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="628" class="1001" name="const_628">
<pin_list>
<pin id="629" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="630" class="1001" name="const_630">
<pin_list>
<pin id="631" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="632" class="1001" name="const_632">
<pin_list>
<pin id="633" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="634" class="1001" name="const_634">
<pin_list>
<pin id="635" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="636" class="1001" name="const_636">
<pin_list>
<pin id="637" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="638" class="1001" name="const_638">
<pin_list>
<pin id="639" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="640" class="1001" name="const_640">
<pin_list>
<pin id="641" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="642" class="1004" name="in_local_V_data_0_V_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="out_local_V_data_0_V_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="out_local_V_data_1_V_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="out_local_V_data_2_V_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_data_V_0_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_0/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_data_V_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_data_V_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_2/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="grp_myproject_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="0" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="3"/>
<pin id="673" dir="0" index="2" bw="20" slack="3"/>
<pin id="674" dir="0" index="3" bw="20" slack="3"/>
<pin id="675" dir="0" index="4" bw="20" slack="3"/>
<pin id="676" dir="0" index="5" bw="32" slack="0"/>
<pin id="677" dir="0" index="6" bw="32" slack="0"/>
<pin id="678" dir="0" index="7" bw="32" slack="0"/>
<pin id="679" dir="0" index="8" bw="32" slack="0"/>
<pin id="680" dir="0" index="9" bw="8" slack="0"/>
<pin id="681" dir="0" index="10" bw="8" slack="0"/>
<pin id="682" dir="0" index="11" bw="8" slack="0"/>
<pin id="683" dir="0" index="12" bw="8" slack="0"/>
<pin id="684" dir="0" index="13" bw="8" slack="0"/>
<pin id="685" dir="0" index="14" bw="8" slack="0"/>
<pin id="686" dir="0" index="15" bw="8" slack="0"/>
<pin id="687" dir="0" index="16" bw="8" slack="0"/>
<pin id="688" dir="0" index="17" bw="32" slack="0"/>
<pin id="689" dir="0" index="18" bw="32" slack="0"/>
<pin id="690" dir="0" index="19" bw="32" slack="0"/>
<pin id="691" dir="0" index="20" bw="32" slack="0"/>
<pin id="692" dir="0" index="21" bw="20" slack="0"/>
<pin id="693" dir="0" index="22" bw="20" slack="0"/>
<pin id="694" dir="0" index="23" bw="20" slack="0"/>
<pin id="695" dir="0" index="24" bw="20" slack="0"/>
<pin id="696" dir="0" index="25" bw="20" slack="0"/>
<pin id="697" dir="0" index="26" bw="20" slack="0"/>
<pin id="698" dir="0" index="27" bw="20" slack="0"/>
<pin id="699" dir="0" index="28" bw="20" slack="0"/>
<pin id="700" dir="0" index="29" bw="20" slack="0"/>
<pin id="701" dir="0" index="30" bw="20" slack="0"/>
<pin id="702" dir="0" index="31" bw="20" slack="0"/>
<pin id="703" dir="0" index="32" bw="20" slack="0"/>
<pin id="704" dir="0" index="33" bw="20" slack="0"/>
<pin id="705" dir="0" index="34" bw="20" slack="0"/>
<pin id="706" dir="0" index="35" bw="20" slack="0"/>
<pin id="707" dir="0" index="36" bw="20" slack="0"/>
<pin id="708" dir="0" index="37" bw="20" slack="0"/>
<pin id="709" dir="0" index="38" bw="20" slack="0"/>
<pin id="710" dir="0" index="39" bw="20" slack="0"/>
<pin id="711" dir="0" index="40" bw="20" slack="0"/>
<pin id="712" dir="0" index="41" bw="20" slack="0"/>
<pin id="713" dir="0" index="42" bw="20" slack="0"/>
<pin id="714" dir="0" index="43" bw="20" slack="0"/>
<pin id="715" dir="0" index="44" bw="20" slack="0"/>
<pin id="716" dir="0" index="45" bw="20" slack="0"/>
<pin id="717" dir="0" index="46" bw="20" slack="0"/>
<pin id="718" dir="0" index="47" bw="20" slack="0"/>
<pin id="719" dir="0" index="48" bw="20" slack="0"/>
<pin id="720" dir="0" index="49" bw="20" slack="0"/>
<pin id="721" dir="0" index="50" bw="20" slack="0"/>
<pin id="722" dir="0" index="51" bw="20" slack="0"/>
<pin id="723" dir="0" index="52" bw="20" slack="0"/>
<pin id="724" dir="0" index="53" bw="32" slack="0"/>
<pin id="725" dir="0" index="54" bw="32" slack="0"/>
<pin id="726" dir="0" index="55" bw="32" slack="0"/>
<pin id="727" dir="0" index="56" bw="32" slack="0"/>
<pin id="728" dir="0" index="57" bw="20" slack="0"/>
<pin id="729" dir="0" index="58" bw="20" slack="0"/>
<pin id="730" dir="0" index="59" bw="20" slack="0"/>
<pin id="731" dir="0" index="60" bw="20" slack="0"/>
<pin id="732" dir="0" index="61" bw="20" slack="0"/>
<pin id="733" dir="0" index="62" bw="20" slack="0"/>
<pin id="734" dir="0" index="63" bw="20" slack="0"/>
<pin id="735" dir="0" index="64" bw="20" slack="0"/>
<pin id="736" dir="0" index="65" bw="20" slack="0"/>
<pin id="737" dir="0" index="66" bw="20" slack="0"/>
<pin id="738" dir="0" index="67" bw="20" slack="0"/>
<pin id="739" dir="0" index="68" bw="20" slack="0"/>
<pin id="740" dir="0" index="69" bw="20" slack="0"/>
<pin id="741" dir="0" index="70" bw="20" slack="0"/>
<pin id="742" dir="0" index="71" bw="20" slack="0"/>
<pin id="743" dir="0" index="72" bw="20" slack="0"/>
<pin id="744" dir="0" index="73" bw="20" slack="0"/>
<pin id="745" dir="0" index="74" bw="20" slack="0"/>
<pin id="746" dir="0" index="75" bw="20" slack="0"/>
<pin id="747" dir="0" index="76" bw="20" slack="0"/>
<pin id="748" dir="0" index="77" bw="20" slack="0"/>
<pin id="749" dir="0" index="78" bw="20" slack="0"/>
<pin id="750" dir="0" index="79" bw="20" slack="0"/>
<pin id="751" dir="0" index="80" bw="20" slack="0"/>
<pin id="752" dir="0" index="81" bw="20" slack="0"/>
<pin id="753" dir="0" index="82" bw="20" slack="0"/>
<pin id="754" dir="0" index="83" bw="20" slack="0"/>
<pin id="755" dir="0" index="84" bw="20" slack="0"/>
<pin id="756" dir="0" index="85" bw="20" slack="0"/>
<pin id="757" dir="0" index="86" bw="20" slack="0"/>
<pin id="758" dir="0" index="87" bw="20" slack="0"/>
<pin id="759" dir="0" index="88" bw="20" slack="0"/>
<pin id="760" dir="0" index="89" bw="32" slack="0"/>
<pin id="761" dir="0" index="90" bw="32" slack="0"/>
<pin id="762" dir="0" index="91" bw="32" slack="0"/>
<pin id="763" dir="0" index="92" bw="32" slack="0"/>
<pin id="764" dir="0" index="93" bw="20" slack="0"/>
<pin id="765" dir="0" index="94" bw="20" slack="0"/>
<pin id="766" dir="0" index="95" bw="20" slack="0"/>
<pin id="767" dir="0" index="96" bw="20" slack="0"/>
<pin id="768" dir="0" index="97" bw="20" slack="0"/>
<pin id="769" dir="0" index="98" bw="20" slack="0"/>
<pin id="770" dir="0" index="99" bw="20" slack="0"/>
<pin id="771" dir="0" index="100" bw="20" slack="0"/>
<pin id="772" dir="0" index="101" bw="20" slack="0"/>
<pin id="773" dir="0" index="102" bw="20" slack="0"/>
<pin id="774" dir="0" index="103" bw="20" slack="0"/>
<pin id="775" dir="0" index="104" bw="20" slack="0"/>
<pin id="776" dir="0" index="105" bw="20" slack="0"/>
<pin id="777" dir="0" index="106" bw="20" slack="0"/>
<pin id="778" dir="0" index="107" bw="20" slack="0"/>
<pin id="779" dir="0" index="108" bw="20" slack="0"/>
<pin id="780" dir="0" index="109" bw="20" slack="0"/>
<pin id="781" dir="0" index="110" bw="20" slack="0"/>
<pin id="782" dir="0" index="111" bw="20" slack="0"/>
<pin id="783" dir="0" index="112" bw="20" slack="0"/>
<pin id="784" dir="0" index="113" bw="20" slack="0"/>
<pin id="785" dir="0" index="114" bw="20" slack="0"/>
<pin id="786" dir="0" index="115" bw="20" slack="0"/>
<pin id="787" dir="0" index="116" bw="20" slack="0"/>
<pin id="788" dir="0" index="117" bw="20" slack="0"/>
<pin id="789" dir="0" index="118" bw="20" slack="0"/>
<pin id="790" dir="0" index="119" bw="20" slack="0"/>
<pin id="791" dir="0" index="120" bw="20" slack="0"/>
<pin id="792" dir="0" index="121" bw="20" slack="0"/>
<pin id="793" dir="0" index="122" bw="20" slack="0"/>
<pin id="794" dir="0" index="123" bw="20" slack="0"/>
<pin id="795" dir="0" index="124" bw="20" slack="0"/>
<pin id="796" dir="0" index="125" bw="20" slack="0"/>
<pin id="797" dir="0" index="126" bw="20" slack="0"/>
<pin id="798" dir="0" index="127" bw="20" slack="0"/>
<pin id="799" dir="0" index="128" bw="20" slack="0"/>
<pin id="800" dir="0" index="129" bw="20" slack="0"/>
<pin id="801" dir="0" index="130" bw="20" slack="0"/>
<pin id="802" dir="0" index="131" bw="20" slack="0"/>
<pin id="803" dir="0" index="132" bw="20" slack="0"/>
<pin id="804" dir="0" index="133" bw="20" slack="0"/>
<pin id="805" dir="0" index="134" bw="20" slack="0"/>
<pin id="806" dir="0" index="135" bw="20" slack="0"/>
<pin id="807" dir="0" index="136" bw="20" slack="0"/>
<pin id="808" dir="0" index="137" bw="20" slack="0"/>
<pin id="809" dir="0" index="138" bw="20" slack="0"/>
<pin id="810" dir="0" index="139" bw="20" slack="0"/>
<pin id="811" dir="0" index="140" bw="20" slack="0"/>
<pin id="812" dir="0" index="141" bw="20" slack="0"/>
<pin id="813" dir="0" index="142" bw="20" slack="0"/>
<pin id="814" dir="0" index="143" bw="20" slack="0"/>
<pin id="815" dir="0" index="144" bw="20" slack="0"/>
<pin id="816" dir="0" index="145" bw="20" slack="0"/>
<pin id="817" dir="0" index="146" bw="20" slack="0"/>
<pin id="818" dir="0" index="147" bw="20" slack="0"/>
<pin id="819" dir="0" index="148" bw="20" slack="0"/>
<pin id="820" dir="0" index="149" bw="20" slack="0"/>
<pin id="821" dir="0" index="150" bw="20" slack="0"/>
<pin id="822" dir="0" index="151" bw="20" slack="0"/>
<pin id="823" dir="0" index="152" bw="20" slack="0"/>
<pin id="824" dir="0" index="153" bw="20" slack="0"/>
<pin id="825" dir="0" index="154" bw="20" slack="0"/>
<pin id="826" dir="0" index="155" bw="20" slack="0"/>
<pin id="827" dir="0" index="156" bw="20" slack="0"/>
<pin id="828" dir="0" index="157" bw="32" slack="0"/>
<pin id="829" dir="0" index="158" bw="32" slack="0"/>
<pin id="830" dir="0" index="159" bw="32" slack="0"/>
<pin id="831" dir="0" index="160" bw="32" slack="0"/>
<pin id="832" dir="0" index="161" bw="20" slack="0"/>
<pin id="833" dir="0" index="162" bw="20" slack="0"/>
<pin id="834" dir="0" index="163" bw="20" slack="0"/>
<pin id="835" dir="0" index="164" bw="20" slack="0"/>
<pin id="836" dir="0" index="165" bw="20" slack="0"/>
<pin id="837" dir="0" index="166" bw="20" slack="0"/>
<pin id="838" dir="0" index="167" bw="20" slack="0"/>
<pin id="839" dir="0" index="168" bw="20" slack="0"/>
<pin id="840" dir="0" index="169" bw="20" slack="0"/>
<pin id="841" dir="0" index="170" bw="20" slack="0"/>
<pin id="842" dir="0" index="171" bw="20" slack="0"/>
<pin id="843" dir="0" index="172" bw="20" slack="0"/>
<pin id="844" dir="0" index="173" bw="20" slack="0"/>
<pin id="845" dir="0" index="174" bw="20" slack="0"/>
<pin id="846" dir="0" index="175" bw="20" slack="0"/>
<pin id="847" dir="0" index="176" bw="20" slack="0"/>
<pin id="848" dir="0" index="177" bw="20" slack="0"/>
<pin id="849" dir="0" index="178" bw="20" slack="0"/>
<pin id="850" dir="0" index="179" bw="20" slack="0"/>
<pin id="851" dir="0" index="180" bw="20" slack="0"/>
<pin id="852" dir="0" index="181" bw="20" slack="0"/>
<pin id="853" dir="0" index="182" bw="20" slack="0"/>
<pin id="854" dir="0" index="183" bw="20" slack="0"/>
<pin id="855" dir="0" index="184" bw="20" slack="0"/>
<pin id="856" dir="0" index="185" bw="20" slack="0"/>
<pin id="857" dir="0" index="186" bw="20" slack="0"/>
<pin id="858" dir="0" index="187" bw="20" slack="0"/>
<pin id="859" dir="0" index="188" bw="20" slack="0"/>
<pin id="860" dir="0" index="189" bw="20" slack="0"/>
<pin id="861" dir="0" index="190" bw="20" slack="0"/>
<pin id="862" dir="0" index="191" bw="20" slack="0"/>
<pin id="863" dir="0" index="192" bw="20" slack="0"/>
<pin id="864" dir="0" index="193" bw="20" slack="0"/>
<pin id="865" dir="0" index="194" bw="20" slack="0"/>
<pin id="866" dir="0" index="195" bw="20" slack="0"/>
<pin id="867" dir="0" index="196" bw="20" slack="0"/>
<pin id="868" dir="0" index="197" bw="20" slack="0"/>
<pin id="869" dir="0" index="198" bw="20" slack="0"/>
<pin id="870" dir="0" index="199" bw="20" slack="0"/>
<pin id="871" dir="0" index="200" bw="20" slack="0"/>
<pin id="872" dir="0" index="201" bw="20" slack="0"/>
<pin id="873" dir="0" index="202" bw="20" slack="0"/>
<pin id="874" dir="0" index="203" bw="20" slack="0"/>
<pin id="875" dir="0" index="204" bw="20" slack="0"/>
<pin id="876" dir="0" index="205" bw="20" slack="0"/>
<pin id="877" dir="0" index="206" bw="20" slack="0"/>
<pin id="878" dir="0" index="207" bw="20" slack="0"/>
<pin id="879" dir="0" index="208" bw="20" slack="0"/>
<pin id="880" dir="0" index="209" bw="20" slack="0"/>
<pin id="881" dir="0" index="210" bw="20" slack="0"/>
<pin id="882" dir="0" index="211" bw="20" slack="0"/>
<pin id="883" dir="0" index="212" bw="20" slack="0"/>
<pin id="884" dir="0" index="213" bw="20" slack="0"/>
<pin id="885" dir="0" index="214" bw="20" slack="0"/>
<pin id="886" dir="0" index="215" bw="20" slack="0"/>
<pin id="887" dir="0" index="216" bw="20" slack="0"/>
<pin id="888" dir="0" index="217" bw="20" slack="0"/>
<pin id="889" dir="0" index="218" bw="20" slack="0"/>
<pin id="890" dir="0" index="219" bw="20" slack="0"/>
<pin id="891" dir="0" index="220" bw="20" slack="0"/>
<pin id="892" dir="0" index="221" bw="20" slack="0"/>
<pin id="893" dir="0" index="222" bw="20" slack="0"/>
<pin id="894" dir="0" index="223" bw="20" slack="0"/>
<pin id="895" dir="0" index="224" bw="20" slack="0"/>
<pin id="896" dir="0" index="225" bw="32" slack="0"/>
<pin id="897" dir="0" index="226" bw="32" slack="0"/>
<pin id="898" dir="0" index="227" bw="32" slack="0"/>
<pin id="899" dir="0" index="228" bw="32" slack="0"/>
<pin id="900" dir="0" index="229" bw="20" slack="0"/>
<pin id="901" dir="0" index="230" bw="20" slack="0"/>
<pin id="902" dir="0" index="231" bw="20" slack="0"/>
<pin id="903" dir="0" index="232" bw="20" slack="0"/>
<pin id="904" dir="0" index="233" bw="20" slack="0"/>
<pin id="905" dir="0" index="234" bw="20" slack="0"/>
<pin id="906" dir="0" index="235" bw="20" slack="0"/>
<pin id="907" dir="0" index="236" bw="20" slack="0"/>
<pin id="908" dir="0" index="237" bw="20" slack="0"/>
<pin id="909" dir="0" index="238" bw="20" slack="0"/>
<pin id="910" dir="0" index="239" bw="20" slack="0"/>
<pin id="911" dir="0" index="240" bw="20" slack="0"/>
<pin id="912" dir="0" index="241" bw="20" slack="0"/>
<pin id="913" dir="0" index="242" bw="20" slack="0"/>
<pin id="914" dir="0" index="243" bw="20" slack="0"/>
<pin id="915" dir="0" index="244" bw="20" slack="0"/>
<pin id="916" dir="0" index="245" bw="20" slack="0"/>
<pin id="917" dir="0" index="246" bw="20" slack="0"/>
<pin id="918" dir="0" index="247" bw="20" slack="0"/>
<pin id="919" dir="0" index="248" bw="20" slack="0"/>
<pin id="920" dir="0" index="249" bw="20" slack="0"/>
<pin id="921" dir="0" index="250" bw="20" slack="0"/>
<pin id="922" dir="0" index="251" bw="20" slack="0"/>
<pin id="923" dir="0" index="252" bw="20" slack="0"/>
<pin id="924" dir="0" index="253" bw="20" slack="0"/>
<pin id="925" dir="0" index="254" bw="20" slack="0"/>
<pin id="926" dir="0" index="255" bw="20" slack="0"/>
<pin id="927" dir="0" index="256" bw="20" slack="0"/>
<pin id="928" dir="0" index="257" bw="20" slack="0"/>
<pin id="929" dir="0" index="258" bw="20" slack="0"/>
<pin id="930" dir="0" index="259" bw="20" slack="0"/>
<pin id="931" dir="0" index="260" bw="20" slack="0"/>
<pin id="932" dir="0" index="261" bw="20" slack="0"/>
<pin id="933" dir="0" index="262" bw="20" slack="0"/>
<pin id="934" dir="0" index="263" bw="20" slack="0"/>
<pin id="935" dir="0" index="264" bw="20" slack="0"/>
<pin id="936" dir="0" index="265" bw="20" slack="0"/>
<pin id="937" dir="0" index="266" bw="20" slack="0"/>
<pin id="938" dir="0" index="267" bw="20" slack="0"/>
<pin id="939" dir="0" index="268" bw="20" slack="0"/>
<pin id="940" dir="0" index="269" bw="20" slack="0"/>
<pin id="941" dir="0" index="270" bw="20" slack="0"/>
<pin id="942" dir="0" index="271" bw="20" slack="0"/>
<pin id="943" dir="0" index="272" bw="20" slack="0"/>
<pin id="944" dir="0" index="273" bw="20" slack="0"/>
<pin id="945" dir="0" index="274" bw="20" slack="0"/>
<pin id="946" dir="0" index="275" bw="20" slack="0"/>
<pin id="947" dir="0" index="276" bw="20" slack="0"/>
<pin id="948" dir="0" index="277" bw="20" slack="0"/>
<pin id="949" dir="0" index="278" bw="20" slack="0"/>
<pin id="950" dir="0" index="279" bw="20" slack="0"/>
<pin id="951" dir="0" index="280" bw="20" slack="0"/>
<pin id="952" dir="0" index="281" bw="20" slack="0"/>
<pin id="953" dir="0" index="282" bw="20" slack="0"/>
<pin id="954" dir="0" index="283" bw="20" slack="0"/>
<pin id="955" dir="0" index="284" bw="20" slack="0"/>
<pin id="956" dir="0" index="285" bw="20" slack="0"/>
<pin id="957" dir="0" index="286" bw="20" slack="0"/>
<pin id="958" dir="0" index="287" bw="20" slack="0"/>
<pin id="959" dir="0" index="288" bw="20" slack="0"/>
<pin id="960" dir="0" index="289" bw="20" slack="0"/>
<pin id="961" dir="0" index="290" bw="20" slack="0"/>
<pin id="962" dir="0" index="291" bw="20" slack="0"/>
<pin id="963" dir="0" index="292" bw="20" slack="0"/>
<pin id="964" dir="0" index="293" bw="17" slack="0"/>
<pin id="965" dir="0" index="294" bw="18" slack="0"/>
<pin id="966" dir="1" index="295" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/4 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="grp_Loop_2_proc_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="0" slack="0"/>
<pin id="1260" dir="0" index="1" bw="32" slack="0"/>
<pin id="1261" dir="0" index="2" bw="1" slack="0"/>
<pin id="1262" dir="0" index="3" bw="1" slack="4"/>
<pin id="1263" dir="0" index="4" bw="20" slack="6"/>
<pin id="1264" dir="0" index="5" bw="20" slack="6"/>
<pin id="1265" dir="0" index="6" bw="20" slack="6"/>
<pin id="1266" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="grp_Loop_1_proc421_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="0"/>
<pin id="1272" dir="0" index="1" bw="1" slack="0"/>
<pin id="1273" dir="0" index="2" bw="8" slack="1"/>
<pin id="1274" dir="0" index="3" bw="32" slack="0"/>
<pin id="1275" dir="1" index="4" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="is_last_0_i_loc_channel/2 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="call_ln0_Block_myproject_axi_exit27_proc_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="0" slack="0"/>
<pin id="1281" dir="0" index="1" bw="20" slack="5"/>
<pin id="1282" dir="0" index="2" bw="20" slack="5"/>
<pin id="1283" dir="0" index="3" bw="20" slack="5"/>
<pin id="1284" dir="0" index="4" bw="20" slack="5"/>
<pin id="1285" dir="0" index="5" bw="20" slack="5"/>
<pin id="1286" dir="0" index="6" bw="20" slack="5"/>
<pin id="1287" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="in_local_V_data_0_V_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="8" slack="1"/>
<pin id="1291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_data_0_V "/>
</bind>
</comp>

<comp id="1295" class="1005" name="out_local_V_data_0_V_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="20" slack="3"/>
<pin id="1297" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_0_V "/>
</bind>
</comp>

<comp id="1301" class="1005" name="out_local_V_data_1_V_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="20" slack="3"/>
<pin id="1303" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_1_V "/>
</bind>
</comp>

<comp id="1307" class="1005" name="out_local_V_data_2_V_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="20" slack="3"/>
<pin id="1309" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_2_V "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_data_V_0_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="20" slack="5"/>
<pin id="1315" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp_data_V_1_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="20" slack="5"/>
<pin id="1321" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="tmp_data_V_2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="20" slack="5"/>
<pin id="1327" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="is_last_0_i_loc_channel_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="4"/>
<pin id="1333" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="is_last_0_i_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="645"><net_src comp="588" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="588" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="588" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="588" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="588" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="588" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="588" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="967"><net_src comp="592" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="968"><net_src comp="8" pin="0"/><net_sink comp="670" pin=5"/></net>

<net id="969"><net_src comp="10" pin="0"/><net_sink comp="670" pin=6"/></net>

<net id="970"><net_src comp="12" pin="0"/><net_sink comp="670" pin=7"/></net>

<net id="971"><net_src comp="14" pin="0"/><net_sink comp="670" pin=8"/></net>

<net id="972"><net_src comp="16" pin="0"/><net_sink comp="670" pin=9"/></net>

<net id="973"><net_src comp="18" pin="0"/><net_sink comp="670" pin=10"/></net>

<net id="974"><net_src comp="20" pin="0"/><net_sink comp="670" pin=11"/></net>

<net id="975"><net_src comp="22" pin="0"/><net_sink comp="670" pin=12"/></net>

<net id="976"><net_src comp="24" pin="0"/><net_sink comp="670" pin=13"/></net>

<net id="977"><net_src comp="26" pin="0"/><net_sink comp="670" pin=14"/></net>

<net id="978"><net_src comp="28" pin="0"/><net_sink comp="670" pin=15"/></net>

<net id="979"><net_src comp="30" pin="0"/><net_sink comp="670" pin=16"/></net>

<net id="980"><net_src comp="32" pin="0"/><net_sink comp="670" pin=17"/></net>

<net id="981"><net_src comp="34" pin="0"/><net_sink comp="670" pin=18"/></net>

<net id="982"><net_src comp="36" pin="0"/><net_sink comp="670" pin=19"/></net>

<net id="983"><net_src comp="38" pin="0"/><net_sink comp="670" pin=20"/></net>

<net id="984"><net_src comp="40" pin="0"/><net_sink comp="670" pin=21"/></net>

<net id="985"><net_src comp="42" pin="0"/><net_sink comp="670" pin=22"/></net>

<net id="986"><net_src comp="44" pin="0"/><net_sink comp="670" pin=23"/></net>

<net id="987"><net_src comp="46" pin="0"/><net_sink comp="670" pin=24"/></net>

<net id="988"><net_src comp="48" pin="0"/><net_sink comp="670" pin=25"/></net>

<net id="989"><net_src comp="50" pin="0"/><net_sink comp="670" pin=26"/></net>

<net id="990"><net_src comp="52" pin="0"/><net_sink comp="670" pin=27"/></net>

<net id="991"><net_src comp="54" pin="0"/><net_sink comp="670" pin=28"/></net>

<net id="992"><net_src comp="56" pin="0"/><net_sink comp="670" pin=29"/></net>

<net id="993"><net_src comp="58" pin="0"/><net_sink comp="670" pin=30"/></net>

<net id="994"><net_src comp="60" pin="0"/><net_sink comp="670" pin=31"/></net>

<net id="995"><net_src comp="62" pin="0"/><net_sink comp="670" pin=32"/></net>

<net id="996"><net_src comp="64" pin="0"/><net_sink comp="670" pin=33"/></net>

<net id="997"><net_src comp="66" pin="0"/><net_sink comp="670" pin=34"/></net>

<net id="998"><net_src comp="68" pin="0"/><net_sink comp="670" pin=35"/></net>

<net id="999"><net_src comp="70" pin="0"/><net_sink comp="670" pin=36"/></net>

<net id="1000"><net_src comp="72" pin="0"/><net_sink comp="670" pin=37"/></net>

<net id="1001"><net_src comp="74" pin="0"/><net_sink comp="670" pin=38"/></net>

<net id="1002"><net_src comp="76" pin="0"/><net_sink comp="670" pin=39"/></net>

<net id="1003"><net_src comp="78" pin="0"/><net_sink comp="670" pin=40"/></net>

<net id="1004"><net_src comp="80" pin="0"/><net_sink comp="670" pin=41"/></net>

<net id="1005"><net_src comp="82" pin="0"/><net_sink comp="670" pin=42"/></net>

<net id="1006"><net_src comp="84" pin="0"/><net_sink comp="670" pin=43"/></net>

<net id="1007"><net_src comp="86" pin="0"/><net_sink comp="670" pin=44"/></net>

<net id="1008"><net_src comp="88" pin="0"/><net_sink comp="670" pin=45"/></net>

<net id="1009"><net_src comp="90" pin="0"/><net_sink comp="670" pin=46"/></net>

<net id="1010"><net_src comp="92" pin="0"/><net_sink comp="670" pin=47"/></net>

<net id="1011"><net_src comp="94" pin="0"/><net_sink comp="670" pin=48"/></net>

<net id="1012"><net_src comp="96" pin="0"/><net_sink comp="670" pin=49"/></net>

<net id="1013"><net_src comp="98" pin="0"/><net_sink comp="670" pin=50"/></net>

<net id="1014"><net_src comp="100" pin="0"/><net_sink comp="670" pin=51"/></net>

<net id="1015"><net_src comp="102" pin="0"/><net_sink comp="670" pin=52"/></net>

<net id="1016"><net_src comp="104" pin="0"/><net_sink comp="670" pin=53"/></net>

<net id="1017"><net_src comp="106" pin="0"/><net_sink comp="670" pin=54"/></net>

<net id="1018"><net_src comp="108" pin="0"/><net_sink comp="670" pin=55"/></net>

<net id="1019"><net_src comp="110" pin="0"/><net_sink comp="670" pin=56"/></net>

<net id="1020"><net_src comp="112" pin="0"/><net_sink comp="670" pin=57"/></net>

<net id="1021"><net_src comp="114" pin="0"/><net_sink comp="670" pin=58"/></net>

<net id="1022"><net_src comp="116" pin="0"/><net_sink comp="670" pin=59"/></net>

<net id="1023"><net_src comp="118" pin="0"/><net_sink comp="670" pin=60"/></net>

<net id="1024"><net_src comp="120" pin="0"/><net_sink comp="670" pin=61"/></net>

<net id="1025"><net_src comp="122" pin="0"/><net_sink comp="670" pin=62"/></net>

<net id="1026"><net_src comp="124" pin="0"/><net_sink comp="670" pin=63"/></net>

<net id="1027"><net_src comp="126" pin="0"/><net_sink comp="670" pin=64"/></net>

<net id="1028"><net_src comp="128" pin="0"/><net_sink comp="670" pin=65"/></net>

<net id="1029"><net_src comp="130" pin="0"/><net_sink comp="670" pin=66"/></net>

<net id="1030"><net_src comp="132" pin="0"/><net_sink comp="670" pin=67"/></net>

<net id="1031"><net_src comp="134" pin="0"/><net_sink comp="670" pin=68"/></net>

<net id="1032"><net_src comp="136" pin="0"/><net_sink comp="670" pin=69"/></net>

<net id="1033"><net_src comp="138" pin="0"/><net_sink comp="670" pin=70"/></net>

<net id="1034"><net_src comp="140" pin="0"/><net_sink comp="670" pin=71"/></net>

<net id="1035"><net_src comp="142" pin="0"/><net_sink comp="670" pin=72"/></net>

<net id="1036"><net_src comp="144" pin="0"/><net_sink comp="670" pin=73"/></net>

<net id="1037"><net_src comp="146" pin="0"/><net_sink comp="670" pin=74"/></net>

<net id="1038"><net_src comp="148" pin="0"/><net_sink comp="670" pin=75"/></net>

<net id="1039"><net_src comp="150" pin="0"/><net_sink comp="670" pin=76"/></net>

<net id="1040"><net_src comp="152" pin="0"/><net_sink comp="670" pin=77"/></net>

<net id="1041"><net_src comp="154" pin="0"/><net_sink comp="670" pin=78"/></net>

<net id="1042"><net_src comp="156" pin="0"/><net_sink comp="670" pin=79"/></net>

<net id="1043"><net_src comp="158" pin="0"/><net_sink comp="670" pin=80"/></net>

<net id="1044"><net_src comp="160" pin="0"/><net_sink comp="670" pin=81"/></net>

<net id="1045"><net_src comp="162" pin="0"/><net_sink comp="670" pin=82"/></net>

<net id="1046"><net_src comp="164" pin="0"/><net_sink comp="670" pin=83"/></net>

<net id="1047"><net_src comp="166" pin="0"/><net_sink comp="670" pin=84"/></net>

<net id="1048"><net_src comp="168" pin="0"/><net_sink comp="670" pin=85"/></net>

<net id="1049"><net_src comp="170" pin="0"/><net_sink comp="670" pin=86"/></net>

<net id="1050"><net_src comp="172" pin="0"/><net_sink comp="670" pin=87"/></net>

<net id="1051"><net_src comp="174" pin="0"/><net_sink comp="670" pin=88"/></net>

<net id="1052"><net_src comp="176" pin="0"/><net_sink comp="670" pin=89"/></net>

<net id="1053"><net_src comp="178" pin="0"/><net_sink comp="670" pin=90"/></net>

<net id="1054"><net_src comp="180" pin="0"/><net_sink comp="670" pin=91"/></net>

<net id="1055"><net_src comp="182" pin="0"/><net_sink comp="670" pin=92"/></net>

<net id="1056"><net_src comp="184" pin="0"/><net_sink comp="670" pin=93"/></net>

<net id="1057"><net_src comp="186" pin="0"/><net_sink comp="670" pin=94"/></net>

<net id="1058"><net_src comp="188" pin="0"/><net_sink comp="670" pin=95"/></net>

<net id="1059"><net_src comp="190" pin="0"/><net_sink comp="670" pin=96"/></net>

<net id="1060"><net_src comp="192" pin="0"/><net_sink comp="670" pin=97"/></net>

<net id="1061"><net_src comp="194" pin="0"/><net_sink comp="670" pin=98"/></net>

<net id="1062"><net_src comp="196" pin="0"/><net_sink comp="670" pin=99"/></net>

<net id="1063"><net_src comp="198" pin="0"/><net_sink comp="670" pin=100"/></net>

<net id="1064"><net_src comp="200" pin="0"/><net_sink comp="670" pin=101"/></net>

<net id="1065"><net_src comp="202" pin="0"/><net_sink comp="670" pin=102"/></net>

<net id="1066"><net_src comp="204" pin="0"/><net_sink comp="670" pin=103"/></net>

<net id="1067"><net_src comp="206" pin="0"/><net_sink comp="670" pin=104"/></net>

<net id="1068"><net_src comp="208" pin="0"/><net_sink comp="670" pin=105"/></net>

<net id="1069"><net_src comp="210" pin="0"/><net_sink comp="670" pin=106"/></net>

<net id="1070"><net_src comp="212" pin="0"/><net_sink comp="670" pin=107"/></net>

<net id="1071"><net_src comp="214" pin="0"/><net_sink comp="670" pin=108"/></net>

<net id="1072"><net_src comp="216" pin="0"/><net_sink comp="670" pin=109"/></net>

<net id="1073"><net_src comp="218" pin="0"/><net_sink comp="670" pin=110"/></net>

<net id="1074"><net_src comp="220" pin="0"/><net_sink comp="670" pin=111"/></net>

<net id="1075"><net_src comp="222" pin="0"/><net_sink comp="670" pin=112"/></net>

<net id="1076"><net_src comp="224" pin="0"/><net_sink comp="670" pin=113"/></net>

<net id="1077"><net_src comp="226" pin="0"/><net_sink comp="670" pin=114"/></net>

<net id="1078"><net_src comp="228" pin="0"/><net_sink comp="670" pin=115"/></net>

<net id="1079"><net_src comp="230" pin="0"/><net_sink comp="670" pin=116"/></net>

<net id="1080"><net_src comp="232" pin="0"/><net_sink comp="670" pin=117"/></net>

<net id="1081"><net_src comp="234" pin="0"/><net_sink comp="670" pin=118"/></net>

<net id="1082"><net_src comp="236" pin="0"/><net_sink comp="670" pin=119"/></net>

<net id="1083"><net_src comp="238" pin="0"/><net_sink comp="670" pin=120"/></net>

<net id="1084"><net_src comp="240" pin="0"/><net_sink comp="670" pin=121"/></net>

<net id="1085"><net_src comp="242" pin="0"/><net_sink comp="670" pin=122"/></net>

<net id="1086"><net_src comp="244" pin="0"/><net_sink comp="670" pin=123"/></net>

<net id="1087"><net_src comp="246" pin="0"/><net_sink comp="670" pin=124"/></net>

<net id="1088"><net_src comp="248" pin="0"/><net_sink comp="670" pin=125"/></net>

<net id="1089"><net_src comp="250" pin="0"/><net_sink comp="670" pin=126"/></net>

<net id="1090"><net_src comp="252" pin="0"/><net_sink comp="670" pin=127"/></net>

<net id="1091"><net_src comp="254" pin="0"/><net_sink comp="670" pin=128"/></net>

<net id="1092"><net_src comp="256" pin="0"/><net_sink comp="670" pin=129"/></net>

<net id="1093"><net_src comp="258" pin="0"/><net_sink comp="670" pin=130"/></net>

<net id="1094"><net_src comp="260" pin="0"/><net_sink comp="670" pin=131"/></net>

<net id="1095"><net_src comp="262" pin="0"/><net_sink comp="670" pin=132"/></net>

<net id="1096"><net_src comp="264" pin="0"/><net_sink comp="670" pin=133"/></net>

<net id="1097"><net_src comp="266" pin="0"/><net_sink comp="670" pin=134"/></net>

<net id="1098"><net_src comp="268" pin="0"/><net_sink comp="670" pin=135"/></net>

<net id="1099"><net_src comp="270" pin="0"/><net_sink comp="670" pin=136"/></net>

<net id="1100"><net_src comp="272" pin="0"/><net_sink comp="670" pin=137"/></net>

<net id="1101"><net_src comp="274" pin="0"/><net_sink comp="670" pin=138"/></net>

<net id="1102"><net_src comp="276" pin="0"/><net_sink comp="670" pin=139"/></net>

<net id="1103"><net_src comp="278" pin="0"/><net_sink comp="670" pin=140"/></net>

<net id="1104"><net_src comp="280" pin="0"/><net_sink comp="670" pin=141"/></net>

<net id="1105"><net_src comp="282" pin="0"/><net_sink comp="670" pin=142"/></net>

<net id="1106"><net_src comp="284" pin="0"/><net_sink comp="670" pin=143"/></net>

<net id="1107"><net_src comp="286" pin="0"/><net_sink comp="670" pin=144"/></net>

<net id="1108"><net_src comp="288" pin="0"/><net_sink comp="670" pin=145"/></net>

<net id="1109"><net_src comp="290" pin="0"/><net_sink comp="670" pin=146"/></net>

<net id="1110"><net_src comp="292" pin="0"/><net_sink comp="670" pin=147"/></net>

<net id="1111"><net_src comp="294" pin="0"/><net_sink comp="670" pin=148"/></net>

<net id="1112"><net_src comp="296" pin="0"/><net_sink comp="670" pin=149"/></net>

<net id="1113"><net_src comp="298" pin="0"/><net_sink comp="670" pin=150"/></net>

<net id="1114"><net_src comp="300" pin="0"/><net_sink comp="670" pin=151"/></net>

<net id="1115"><net_src comp="302" pin="0"/><net_sink comp="670" pin=152"/></net>

<net id="1116"><net_src comp="304" pin="0"/><net_sink comp="670" pin=153"/></net>

<net id="1117"><net_src comp="306" pin="0"/><net_sink comp="670" pin=154"/></net>

<net id="1118"><net_src comp="308" pin="0"/><net_sink comp="670" pin=155"/></net>

<net id="1119"><net_src comp="310" pin="0"/><net_sink comp="670" pin=156"/></net>

<net id="1120"><net_src comp="312" pin="0"/><net_sink comp="670" pin=157"/></net>

<net id="1121"><net_src comp="314" pin="0"/><net_sink comp="670" pin=158"/></net>

<net id="1122"><net_src comp="316" pin="0"/><net_sink comp="670" pin=159"/></net>

<net id="1123"><net_src comp="318" pin="0"/><net_sink comp="670" pin=160"/></net>

<net id="1124"><net_src comp="320" pin="0"/><net_sink comp="670" pin=161"/></net>

<net id="1125"><net_src comp="322" pin="0"/><net_sink comp="670" pin=162"/></net>

<net id="1126"><net_src comp="324" pin="0"/><net_sink comp="670" pin=163"/></net>

<net id="1127"><net_src comp="326" pin="0"/><net_sink comp="670" pin=164"/></net>

<net id="1128"><net_src comp="328" pin="0"/><net_sink comp="670" pin=165"/></net>

<net id="1129"><net_src comp="330" pin="0"/><net_sink comp="670" pin=166"/></net>

<net id="1130"><net_src comp="332" pin="0"/><net_sink comp="670" pin=167"/></net>

<net id="1131"><net_src comp="334" pin="0"/><net_sink comp="670" pin=168"/></net>

<net id="1132"><net_src comp="336" pin="0"/><net_sink comp="670" pin=169"/></net>

<net id="1133"><net_src comp="338" pin="0"/><net_sink comp="670" pin=170"/></net>

<net id="1134"><net_src comp="340" pin="0"/><net_sink comp="670" pin=171"/></net>

<net id="1135"><net_src comp="342" pin="0"/><net_sink comp="670" pin=172"/></net>

<net id="1136"><net_src comp="344" pin="0"/><net_sink comp="670" pin=173"/></net>

<net id="1137"><net_src comp="346" pin="0"/><net_sink comp="670" pin=174"/></net>

<net id="1138"><net_src comp="348" pin="0"/><net_sink comp="670" pin=175"/></net>

<net id="1139"><net_src comp="350" pin="0"/><net_sink comp="670" pin=176"/></net>

<net id="1140"><net_src comp="352" pin="0"/><net_sink comp="670" pin=177"/></net>

<net id="1141"><net_src comp="354" pin="0"/><net_sink comp="670" pin=178"/></net>

<net id="1142"><net_src comp="356" pin="0"/><net_sink comp="670" pin=179"/></net>

<net id="1143"><net_src comp="358" pin="0"/><net_sink comp="670" pin=180"/></net>

<net id="1144"><net_src comp="360" pin="0"/><net_sink comp="670" pin=181"/></net>

<net id="1145"><net_src comp="362" pin="0"/><net_sink comp="670" pin=182"/></net>

<net id="1146"><net_src comp="364" pin="0"/><net_sink comp="670" pin=183"/></net>

<net id="1147"><net_src comp="366" pin="0"/><net_sink comp="670" pin=184"/></net>

<net id="1148"><net_src comp="368" pin="0"/><net_sink comp="670" pin=185"/></net>

<net id="1149"><net_src comp="370" pin="0"/><net_sink comp="670" pin=186"/></net>

<net id="1150"><net_src comp="372" pin="0"/><net_sink comp="670" pin=187"/></net>

<net id="1151"><net_src comp="374" pin="0"/><net_sink comp="670" pin=188"/></net>

<net id="1152"><net_src comp="376" pin="0"/><net_sink comp="670" pin=189"/></net>

<net id="1153"><net_src comp="378" pin="0"/><net_sink comp="670" pin=190"/></net>

<net id="1154"><net_src comp="380" pin="0"/><net_sink comp="670" pin=191"/></net>

<net id="1155"><net_src comp="382" pin="0"/><net_sink comp="670" pin=192"/></net>

<net id="1156"><net_src comp="384" pin="0"/><net_sink comp="670" pin=193"/></net>

<net id="1157"><net_src comp="386" pin="0"/><net_sink comp="670" pin=194"/></net>

<net id="1158"><net_src comp="388" pin="0"/><net_sink comp="670" pin=195"/></net>

<net id="1159"><net_src comp="390" pin="0"/><net_sink comp="670" pin=196"/></net>

<net id="1160"><net_src comp="392" pin="0"/><net_sink comp="670" pin=197"/></net>

<net id="1161"><net_src comp="394" pin="0"/><net_sink comp="670" pin=198"/></net>

<net id="1162"><net_src comp="396" pin="0"/><net_sink comp="670" pin=199"/></net>

<net id="1163"><net_src comp="398" pin="0"/><net_sink comp="670" pin=200"/></net>

<net id="1164"><net_src comp="400" pin="0"/><net_sink comp="670" pin=201"/></net>

<net id="1165"><net_src comp="402" pin="0"/><net_sink comp="670" pin=202"/></net>

<net id="1166"><net_src comp="404" pin="0"/><net_sink comp="670" pin=203"/></net>

<net id="1167"><net_src comp="406" pin="0"/><net_sink comp="670" pin=204"/></net>

<net id="1168"><net_src comp="408" pin="0"/><net_sink comp="670" pin=205"/></net>

<net id="1169"><net_src comp="410" pin="0"/><net_sink comp="670" pin=206"/></net>

<net id="1170"><net_src comp="412" pin="0"/><net_sink comp="670" pin=207"/></net>

<net id="1171"><net_src comp="414" pin="0"/><net_sink comp="670" pin=208"/></net>

<net id="1172"><net_src comp="416" pin="0"/><net_sink comp="670" pin=209"/></net>

<net id="1173"><net_src comp="418" pin="0"/><net_sink comp="670" pin=210"/></net>

<net id="1174"><net_src comp="420" pin="0"/><net_sink comp="670" pin=211"/></net>

<net id="1175"><net_src comp="422" pin="0"/><net_sink comp="670" pin=212"/></net>

<net id="1176"><net_src comp="424" pin="0"/><net_sink comp="670" pin=213"/></net>

<net id="1177"><net_src comp="426" pin="0"/><net_sink comp="670" pin=214"/></net>

<net id="1178"><net_src comp="428" pin="0"/><net_sink comp="670" pin=215"/></net>

<net id="1179"><net_src comp="430" pin="0"/><net_sink comp="670" pin=216"/></net>

<net id="1180"><net_src comp="432" pin="0"/><net_sink comp="670" pin=217"/></net>

<net id="1181"><net_src comp="434" pin="0"/><net_sink comp="670" pin=218"/></net>

<net id="1182"><net_src comp="436" pin="0"/><net_sink comp="670" pin=219"/></net>

<net id="1183"><net_src comp="438" pin="0"/><net_sink comp="670" pin=220"/></net>

<net id="1184"><net_src comp="440" pin="0"/><net_sink comp="670" pin=221"/></net>

<net id="1185"><net_src comp="442" pin="0"/><net_sink comp="670" pin=222"/></net>

<net id="1186"><net_src comp="444" pin="0"/><net_sink comp="670" pin=223"/></net>

<net id="1187"><net_src comp="446" pin="0"/><net_sink comp="670" pin=224"/></net>

<net id="1188"><net_src comp="448" pin="0"/><net_sink comp="670" pin=225"/></net>

<net id="1189"><net_src comp="450" pin="0"/><net_sink comp="670" pin=226"/></net>

<net id="1190"><net_src comp="452" pin="0"/><net_sink comp="670" pin=227"/></net>

<net id="1191"><net_src comp="454" pin="0"/><net_sink comp="670" pin=228"/></net>

<net id="1192"><net_src comp="456" pin="0"/><net_sink comp="670" pin=229"/></net>

<net id="1193"><net_src comp="458" pin="0"/><net_sink comp="670" pin=230"/></net>

<net id="1194"><net_src comp="460" pin="0"/><net_sink comp="670" pin=231"/></net>

<net id="1195"><net_src comp="462" pin="0"/><net_sink comp="670" pin=232"/></net>

<net id="1196"><net_src comp="464" pin="0"/><net_sink comp="670" pin=233"/></net>

<net id="1197"><net_src comp="466" pin="0"/><net_sink comp="670" pin=234"/></net>

<net id="1198"><net_src comp="468" pin="0"/><net_sink comp="670" pin=235"/></net>

<net id="1199"><net_src comp="470" pin="0"/><net_sink comp="670" pin=236"/></net>

<net id="1200"><net_src comp="472" pin="0"/><net_sink comp="670" pin=237"/></net>

<net id="1201"><net_src comp="474" pin="0"/><net_sink comp="670" pin=238"/></net>

<net id="1202"><net_src comp="476" pin="0"/><net_sink comp="670" pin=239"/></net>

<net id="1203"><net_src comp="478" pin="0"/><net_sink comp="670" pin=240"/></net>

<net id="1204"><net_src comp="480" pin="0"/><net_sink comp="670" pin=241"/></net>

<net id="1205"><net_src comp="482" pin="0"/><net_sink comp="670" pin=242"/></net>

<net id="1206"><net_src comp="484" pin="0"/><net_sink comp="670" pin=243"/></net>

<net id="1207"><net_src comp="486" pin="0"/><net_sink comp="670" pin=244"/></net>

<net id="1208"><net_src comp="488" pin="0"/><net_sink comp="670" pin=245"/></net>

<net id="1209"><net_src comp="490" pin="0"/><net_sink comp="670" pin=246"/></net>

<net id="1210"><net_src comp="492" pin="0"/><net_sink comp="670" pin=247"/></net>

<net id="1211"><net_src comp="494" pin="0"/><net_sink comp="670" pin=248"/></net>

<net id="1212"><net_src comp="496" pin="0"/><net_sink comp="670" pin=249"/></net>

<net id="1213"><net_src comp="498" pin="0"/><net_sink comp="670" pin=250"/></net>

<net id="1214"><net_src comp="500" pin="0"/><net_sink comp="670" pin=251"/></net>

<net id="1215"><net_src comp="502" pin="0"/><net_sink comp="670" pin=252"/></net>

<net id="1216"><net_src comp="504" pin="0"/><net_sink comp="670" pin=253"/></net>

<net id="1217"><net_src comp="506" pin="0"/><net_sink comp="670" pin=254"/></net>

<net id="1218"><net_src comp="508" pin="0"/><net_sink comp="670" pin=255"/></net>

<net id="1219"><net_src comp="510" pin="0"/><net_sink comp="670" pin=256"/></net>

<net id="1220"><net_src comp="512" pin="0"/><net_sink comp="670" pin=257"/></net>

<net id="1221"><net_src comp="514" pin="0"/><net_sink comp="670" pin=258"/></net>

<net id="1222"><net_src comp="516" pin="0"/><net_sink comp="670" pin=259"/></net>

<net id="1223"><net_src comp="518" pin="0"/><net_sink comp="670" pin=260"/></net>

<net id="1224"><net_src comp="520" pin="0"/><net_sink comp="670" pin=261"/></net>

<net id="1225"><net_src comp="522" pin="0"/><net_sink comp="670" pin=262"/></net>

<net id="1226"><net_src comp="524" pin="0"/><net_sink comp="670" pin=263"/></net>

<net id="1227"><net_src comp="526" pin="0"/><net_sink comp="670" pin=264"/></net>

<net id="1228"><net_src comp="528" pin="0"/><net_sink comp="670" pin=265"/></net>

<net id="1229"><net_src comp="530" pin="0"/><net_sink comp="670" pin=266"/></net>

<net id="1230"><net_src comp="532" pin="0"/><net_sink comp="670" pin=267"/></net>

<net id="1231"><net_src comp="534" pin="0"/><net_sink comp="670" pin=268"/></net>

<net id="1232"><net_src comp="536" pin="0"/><net_sink comp="670" pin=269"/></net>

<net id="1233"><net_src comp="538" pin="0"/><net_sink comp="670" pin=270"/></net>

<net id="1234"><net_src comp="540" pin="0"/><net_sink comp="670" pin=271"/></net>

<net id="1235"><net_src comp="542" pin="0"/><net_sink comp="670" pin=272"/></net>

<net id="1236"><net_src comp="544" pin="0"/><net_sink comp="670" pin=273"/></net>

<net id="1237"><net_src comp="546" pin="0"/><net_sink comp="670" pin=274"/></net>

<net id="1238"><net_src comp="548" pin="0"/><net_sink comp="670" pin=275"/></net>

<net id="1239"><net_src comp="550" pin="0"/><net_sink comp="670" pin=276"/></net>

<net id="1240"><net_src comp="552" pin="0"/><net_sink comp="670" pin=277"/></net>

<net id="1241"><net_src comp="554" pin="0"/><net_sink comp="670" pin=278"/></net>

<net id="1242"><net_src comp="556" pin="0"/><net_sink comp="670" pin=279"/></net>

<net id="1243"><net_src comp="558" pin="0"/><net_sink comp="670" pin=280"/></net>

<net id="1244"><net_src comp="560" pin="0"/><net_sink comp="670" pin=281"/></net>

<net id="1245"><net_src comp="562" pin="0"/><net_sink comp="670" pin=282"/></net>

<net id="1246"><net_src comp="564" pin="0"/><net_sink comp="670" pin=283"/></net>

<net id="1247"><net_src comp="566" pin="0"/><net_sink comp="670" pin=284"/></net>

<net id="1248"><net_src comp="568" pin="0"/><net_sink comp="670" pin=285"/></net>

<net id="1249"><net_src comp="570" pin="0"/><net_sink comp="670" pin=286"/></net>

<net id="1250"><net_src comp="572" pin="0"/><net_sink comp="670" pin=287"/></net>

<net id="1251"><net_src comp="574" pin="0"/><net_sink comp="670" pin=288"/></net>

<net id="1252"><net_src comp="576" pin="0"/><net_sink comp="670" pin=289"/></net>

<net id="1253"><net_src comp="578" pin="0"/><net_sink comp="670" pin=290"/></net>

<net id="1254"><net_src comp="580" pin="0"/><net_sink comp="670" pin=291"/></net>

<net id="1255"><net_src comp="582" pin="0"/><net_sink comp="670" pin=292"/></net>

<net id="1256"><net_src comp="584" pin="0"/><net_sink comp="670" pin=293"/></net>

<net id="1257"><net_src comp="586" pin="0"/><net_sink comp="670" pin=294"/></net>

<net id="1267"><net_src comp="596" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1268"><net_src comp="4" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1269"><net_src comp="6" pin="0"/><net_sink comp="1258" pin=2"/></net>

<net id="1276"><net_src comp="590" pin="0"/><net_sink comp="1270" pin=0"/></net>

<net id="1277"><net_src comp="2" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1278"><net_src comp="0" pin="0"/><net_sink comp="1270" pin=3"/></net>

<net id="1288"><net_src comp="594" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1292"><net_src comp="642" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="1270" pin=2"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1298"><net_src comp="646" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1304"><net_src comp="650" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="670" pin=3"/></net>

<net id="1306"><net_src comp="1301" pin="1"/><net_sink comp="1279" pin=2"/></net>

<net id="1310"><net_src comp="654" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="670" pin=4"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="1279" pin=3"/></net>

<net id="1316"><net_src comp="658" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="1279" pin=4"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="1258" pin=4"/></net>

<net id="1322"><net_src comp="662" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="1279" pin=5"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="1258" pin=5"/></net>

<net id="1328"><net_src comp="666" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="1279" pin=6"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="1258" pin=6"/></net>

<net id="1334"><net_src comp="1270" pin="4"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="1258" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {7 8 }
	Port: out_last_V | {7 8 }
	Port: pX_3 | {4 5 }
	Port: sX_3 | {4 5 }
	Port: pY_3 | {4 5 }
	Port: sY_3 | {4 5 }
	Port: kernel_data_V_2_1 | {4 5 }
	Port: kernel_data_V_2_4 | {4 5 }
	Port: kernel_data_V_2_7 | {4 5 }
	Port: kernel_data_V_2_2 | {4 5 }
	Port: kernel_data_V_2_5 | {4 5 }
	Port: kernel_data_V_2_8 | {4 5 }
	Port: pX_2 | {4 5 }
	Port: sX_2 | {4 5 }
	Port: pY_2 | {4 5 }
	Port: sY_2 | {4 5 }
	Port: kernel_data_V_3_4 | {4 5 }
	Port: kernel_data_V_3_5 | {4 5 }
	Port: kernel_data_V_3_6 | {4 5 }
	Port: kernel_data_V_3_7 | {4 5 }
	Port: kernel_data_V_3_16 | {4 5 }
	Port: kernel_data_V_3_17 | {4 5 }
	Port: kernel_data_V_3_18 | {4 5 }
	Port: kernel_data_V_3_19 | {4 5 }
	Port: kernel_data_V_3_28 | {4 5 }
	Port: kernel_data_V_3_29 | {4 5 }
	Port: kernel_data_V_3_30 | {4 5 }
	Port: kernel_data_V_3_31 | {4 5 }
	Port: kernel_data_V_3_8 | {4 5 }
	Port: kernel_data_V_3_9 | {4 5 }
	Port: kernel_data_V_3_10 | {4 5 }
	Port: kernel_data_V_3_11 | {4 5 }
	Port: kernel_data_V_3_20 | {4 5 }
	Port: kernel_data_V_3_21 | {4 5 }
	Port: kernel_data_V_3_22 | {4 5 }
	Port: kernel_data_V_3_23 | {4 5 }
	Port: kernel_data_V_3_32 | {4 5 }
	Port: kernel_data_V_3_33 | {4 5 }
	Port: kernel_data_V_3_34 | {4 5 }
	Port: kernel_data_V_3_35 | {4 5 }
	Port: pX_5 | {4 5 }
	Port: sX_5 | {4 5 }
	Port: pY_5 | {4 5 }
	Port: sY_5 | {4 5 }
	Port: kernel_data_V_4374 | {4 5 }
	Port: kernel_data_V_5375 | {4 5 }
	Port: kernel_data_V_6 | {4 5 }
	Port: kernel_data_V_7 | {4 5 }
	Port: kernel_data_V_16 | {4 5 }
	Port: kernel_data_V_17 | {4 5 }
	Port: kernel_data_V_18 | {4 5 }
	Port: kernel_data_V_19 | {4 5 }
	Port: kernel_data_V_28 | {4 5 }
	Port: kernel_data_V_29 | {4 5 }
	Port: kernel_data_V_30 | {4 5 }
	Port: kernel_data_V_31 | {4 5 }
	Port: kernel_data_V_8 | {4 5 }
	Port: kernel_data_V_9 | {4 5 }
	Port: kernel_data_V_10 | {4 5 }
	Port: kernel_data_V_11 | {4 5 }
	Port: kernel_data_V_20 | {4 5 }
	Port: kernel_data_V_21 | {4 5 }
	Port: kernel_data_V_22 | {4 5 }
	Port: kernel_data_V_23 | {4 5 }
	Port: kernel_data_V_32 | {4 5 }
	Port: kernel_data_V_33 | {4 5 }
	Port: kernel_data_V_34 | {4 5 }
	Port: kernel_data_V_35 | {4 5 }
	Port: pX_1 | {4 5 }
	Port: sX_1 | {4 5 }
	Port: pY_1 | {4 5 }
	Port: sY_1 | {4 5 }
	Port: kernel_data_V_4_8 | {4 5 }
	Port: kernel_data_V_4_9 | {4 5 }
	Port: kernel_data_V_4_10 | {4 5 }
	Port: kernel_data_V_4_11 | {4 5 }
	Port: kernel_data_V_4_12 | {4 5 }
	Port: kernel_data_V_4_13 | {4 5 }
	Port: kernel_data_V_4_14 | {4 5 }
	Port: kernel_data_V_4_15 | {4 5 }
	Port: kernel_data_V_4_32 | {4 5 }
	Port: kernel_data_V_4_33 | {4 5 }
	Port: kernel_data_V_4_34 | {4 5 }
	Port: kernel_data_V_4_35 | {4 5 }
	Port: kernel_data_V_4_36 | {4 5 }
	Port: kernel_data_V_4_37 | {4 5 }
	Port: kernel_data_V_4_38 | {4 5 }
	Port: kernel_data_V_4_39 | {4 5 }
	Port: kernel_data_V_4_56 | {4 5 }
	Port: kernel_data_V_4_57 | {4 5 }
	Port: kernel_data_V_4_58 | {4 5 }
	Port: kernel_data_V_4_59 | {4 5 }
	Port: kernel_data_V_4_60 | {4 5 }
	Port: kernel_data_V_4_61 | {4 5 }
	Port: kernel_data_V_4_62 | {4 5 }
	Port: kernel_data_V_4_63 | {4 5 }
	Port: kernel_data_V_4_16 | {4 5 }
	Port: kernel_data_V_4_17 | {4 5 }
	Port: kernel_data_V_4_18 | {4 5 }
	Port: kernel_data_V_4_19 | {4 5 }
	Port: kernel_data_V_4_20 | {4 5 }
	Port: kernel_data_V_4_21 | {4 5 }
	Port: kernel_data_V_4_22 | {4 5 }
	Port: kernel_data_V_4_23 | {4 5 }
	Port: kernel_data_V_4_40 | {4 5 }
	Port: kernel_data_V_4_41 | {4 5 }
	Port: kernel_data_V_4_42 | {4 5 }
	Port: kernel_data_V_4_43 | {4 5 }
	Port: kernel_data_V_4_44 | {4 5 }
	Port: kernel_data_V_4_45 | {4 5 }
	Port: kernel_data_V_4_46 | {4 5 }
	Port: kernel_data_V_4_47 | {4 5 }
	Port: kernel_data_V_4_64 | {4 5 }
	Port: kernel_data_V_4_65 | {4 5 }
	Port: kernel_data_V_4_66 | {4 5 }
	Port: kernel_data_V_4_67 | {4 5 }
	Port: kernel_data_V_4_68 | {4 5 }
	Port: kernel_data_V_4_69 | {4 5 }
	Port: kernel_data_V_4_70 | {4 5 }
	Port: kernel_data_V_4_71 | {4 5 }
	Port: pX_4 | {4 5 }
	Port: sX_4 | {4 5 }
	Port: pY_4 | {4 5 }
	Port: sY_4 | {4 5 }
	Port: kernel_data_V_1_8 | {4 5 }
	Port: kernel_data_V_1_9 | {4 5 }
	Port: kernel_data_V_1_10 | {4 5 }
	Port: kernel_data_V_1_11 | {4 5 }
	Port: kernel_data_V_1_12 | {4 5 }
	Port: kernel_data_V_1_13 | {4 5 }
	Port: kernel_data_V_1_14 | {4 5 }
	Port: kernel_data_V_1_15 | {4 5 }
	Port: kernel_data_V_1_32 | {4 5 }
	Port: kernel_data_V_1_33 | {4 5 }
	Port: kernel_data_V_1_34 | {4 5 }
	Port: kernel_data_V_1_35 | {4 5 }
	Port: kernel_data_V_1_36 | {4 5 }
	Port: kernel_data_V_1_37 | {4 5 }
	Port: kernel_data_V_1_38 | {4 5 }
	Port: kernel_data_V_1_39 | {4 5 }
	Port: kernel_data_V_1_56 | {4 5 }
	Port: kernel_data_V_1_57 | {4 5 }
	Port: kernel_data_V_1_58 | {4 5 }
	Port: kernel_data_V_1_59 | {4 5 }
	Port: kernel_data_V_1_60 | {4 5 }
	Port: kernel_data_V_1_61 | {4 5 }
	Port: kernel_data_V_1_62 | {4 5 }
	Port: kernel_data_V_1_63 | {4 5 }
	Port: kernel_data_V_1_16 | {4 5 }
	Port: kernel_data_V_1_17 | {4 5 }
	Port: kernel_data_V_1_18 | {4 5 }
	Port: kernel_data_V_1_19 | {4 5 }
	Port: kernel_data_V_1_20 | {4 5 }
	Port: kernel_data_V_1_21 | {4 5 }
	Port: kernel_data_V_1_22 | {4 5 }
	Port: kernel_data_V_1_23 | {4 5 }
	Port: kernel_data_V_1_40 | {4 5 }
	Port: kernel_data_V_1_41 | {4 5 }
	Port: kernel_data_V_1_42 | {4 5 }
	Port: kernel_data_V_1_43 | {4 5 }
	Port: kernel_data_V_1_44 | {4 5 }
	Port: kernel_data_V_1_45 | {4 5 }
	Port: kernel_data_V_1_46 | {4 5 }
	Port: kernel_data_V_1_47 | {4 5 }
	Port: kernel_data_V_1_64 | {4 5 }
	Port: kernel_data_V_1_65 | {4 5 }
	Port: kernel_data_V_1_66 | {4 5 }
	Port: kernel_data_V_1_67 | {4 5 }
	Port: kernel_data_V_1_68 | {4 5 }
	Port: kernel_data_V_1_69 | {4 5 }
	Port: kernel_data_V_1_70 | {4 5 }
	Port: kernel_data_V_1_71 | {4 5 }
	Port: pX | {4 5 }
	Port: sX | {4 5 }
	Port: pY | {4 5 }
	Port: sY | {4 5 }
	Port: kernel_data_V_5_8 | {4 5 }
	Port: kernel_data_V_5_9 | {4 5 }
	Port: kernel_data_V_5_10 | {4 5 }
	Port: kernel_data_V_5_11 | {4 5 }
	Port: kernel_data_V_5_12 | {4 5 }
	Port: kernel_data_V_5_13 | {4 5 }
	Port: kernel_data_V_5_14 | {4 5 }
	Port: kernel_data_V_5_15 | {4 5 }
	Port: kernel_data_V_5_32 | {4 5 }
	Port: kernel_data_V_5_33 | {4 5 }
	Port: kernel_data_V_5_34 | {4 5 }
	Port: kernel_data_V_5_35 | {4 5 }
	Port: kernel_data_V_5_36 | {4 5 }
	Port: kernel_data_V_5_37 | {4 5 }
	Port: kernel_data_V_5_38 | {4 5 }
	Port: kernel_data_V_5_39 | {4 5 }
	Port: kernel_data_V_5_56 | {4 5 }
	Port: kernel_data_V_5_57 | {4 5 }
	Port: kernel_data_V_5_58 | {4 5 }
	Port: kernel_data_V_5_59 | {4 5 }
	Port: kernel_data_V_5_60 | {4 5 }
	Port: kernel_data_V_5_61 | {4 5 }
	Port: kernel_data_V_5_62 | {4 5 }
	Port: kernel_data_V_5_63 | {4 5 }
	Port: kernel_data_V_5_16 | {4 5 }
	Port: kernel_data_V_5_17 | {4 5 }
	Port: kernel_data_V_5_18 | {4 5 }
	Port: kernel_data_V_5_19 | {4 5 }
	Port: kernel_data_V_5_20 | {4 5 }
	Port: kernel_data_V_5_21 | {4 5 }
	Port: kernel_data_V_5_22 | {4 5 }
	Port: kernel_data_V_5_23 | {4 5 }
	Port: kernel_data_V_5_40 | {4 5 }
	Port: kernel_data_V_5_41 | {4 5 }
	Port: kernel_data_V_5_42 | {4 5 }
	Port: kernel_data_V_5_43 | {4 5 }
	Port: kernel_data_V_5_44 | {4 5 }
	Port: kernel_data_V_5_45 | {4 5 }
	Port: kernel_data_V_5_46 | {4 5 }
	Port: kernel_data_V_5_47 | {4 5 }
	Port: kernel_data_V_5_64 | {4 5 }
	Port: kernel_data_V_5_65 | {4 5 }
	Port: kernel_data_V_5_66 | {4 5 }
	Port: kernel_data_V_5_67 | {4 5 }
	Port: kernel_data_V_5_68 | {4 5 }
	Port: kernel_data_V_5_69 | {4 5 }
	Port: kernel_data_V_5_70 | {4 5 }
	Port: kernel_data_V_5_71 | {4 5 }
 - Input state : 
	Port: myproject_axi : in_data | {2 3 }
	Port: myproject_axi : in_last_V | {2 3 }
	Port: myproject_axi : pX_3 | {4 5 }
	Port: myproject_axi : sX_3 | {4 5 }
	Port: myproject_axi : pY_3 | {4 5 }
	Port: myproject_axi : sY_3 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_1 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_4 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_7 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_2 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_5 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_8 | {4 5 }
	Port: myproject_axi : pX_2 | {4 5 }
	Port: myproject_axi : sX_2 | {4 5 }
	Port: myproject_axi : pY_2 | {4 5 }
	Port: myproject_axi : sY_2 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_4 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_5 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_6 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_7 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_16 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_17 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_18 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_19 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_28 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_29 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_30 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_31 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_8 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_9 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_10 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_11 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_20 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_21 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_22 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_23 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_32 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_33 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_34 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_35 | {4 5 }
	Port: myproject_axi : pX_5 | {4 5 }
	Port: myproject_axi : sX_5 | {4 5 }
	Port: myproject_axi : pY_5 | {4 5 }
	Port: myproject_axi : sY_5 | {4 5 }
	Port: myproject_axi : kernel_data_V_4374 | {4 5 }
	Port: myproject_axi : kernel_data_V_5375 | {4 5 }
	Port: myproject_axi : kernel_data_V_6 | {4 5 }
	Port: myproject_axi : kernel_data_V_7 | {4 5 }
	Port: myproject_axi : kernel_data_V_16 | {4 5 }
	Port: myproject_axi : kernel_data_V_17 | {4 5 }
	Port: myproject_axi : kernel_data_V_18 | {4 5 }
	Port: myproject_axi : kernel_data_V_19 | {4 5 }
	Port: myproject_axi : kernel_data_V_28 | {4 5 }
	Port: myproject_axi : kernel_data_V_29 | {4 5 }
	Port: myproject_axi : kernel_data_V_30 | {4 5 }
	Port: myproject_axi : kernel_data_V_31 | {4 5 }
	Port: myproject_axi : kernel_data_V_8 | {4 5 }
	Port: myproject_axi : kernel_data_V_9 | {4 5 }
	Port: myproject_axi : kernel_data_V_10 | {4 5 }
	Port: myproject_axi : kernel_data_V_11 | {4 5 }
	Port: myproject_axi : kernel_data_V_20 | {4 5 }
	Port: myproject_axi : kernel_data_V_21 | {4 5 }
	Port: myproject_axi : kernel_data_V_22 | {4 5 }
	Port: myproject_axi : kernel_data_V_23 | {4 5 }
	Port: myproject_axi : kernel_data_V_32 | {4 5 }
	Port: myproject_axi : kernel_data_V_33 | {4 5 }
	Port: myproject_axi : kernel_data_V_34 | {4 5 }
	Port: myproject_axi : kernel_data_V_35 | {4 5 }
	Port: myproject_axi : pX_1 | {4 5 }
	Port: myproject_axi : sX_1 | {4 5 }
	Port: myproject_axi : pY_1 | {4 5 }
	Port: myproject_axi : sY_1 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_8 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_9 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_10 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_11 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_12 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_13 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_14 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_15 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_32 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_33 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_34 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_35 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_36 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_37 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_38 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_39 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_56 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_57 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_58 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_59 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_60 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_61 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_62 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_63 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_16 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_17 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_18 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_19 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_20 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_21 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_22 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_23 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_40 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_41 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_42 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_43 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_44 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_45 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_46 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_47 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_64 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_65 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_66 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_67 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_68 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_69 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_70 | {4 5 }
	Port: myproject_axi : kernel_data_V_4_71 | {4 5 }
	Port: myproject_axi : pX_4 | {4 5 }
	Port: myproject_axi : sX_4 | {4 5 }
	Port: myproject_axi : pY_4 | {4 5 }
	Port: myproject_axi : sY_4 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_8 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_9 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_10 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_11 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_12 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_13 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_14 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_15 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_32 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_33 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_34 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_35 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_36 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_37 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_38 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_39 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_56 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_57 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_58 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_59 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_60 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_61 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_62 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_63 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_16 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_17 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_18 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_19 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_20 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_21 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_22 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_23 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_40 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_41 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_42 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_43 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_44 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_45 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_46 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_47 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_64 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_65 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_66 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_67 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_68 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_69 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_70 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_71 | {4 5 }
	Port: myproject_axi : pX | {4 5 }
	Port: myproject_axi : sX | {4 5 }
	Port: myproject_axi : pY | {4 5 }
	Port: myproject_axi : sY | {4 5 }
	Port: myproject_axi : kernel_data_V_5_8 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_9 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_10 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_11 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_12 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_13 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_14 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_15 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_32 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_33 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_34 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_35 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_36 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_37 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_38 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_39 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_56 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_57 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_58 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_59 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_60 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_61 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_62 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_63 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_16 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_17 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_18 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_19 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_20 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_21 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_22 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_23 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_40 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_41 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_42 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_43 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_44 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_45 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_46 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_47 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_64 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_65 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_66 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_67 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_68 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_69 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_70 | {4 5 }
	Port: myproject_axi : kernel_data_V_5_71 | {4 5 }
	Port: myproject_axi : exp_table4 | {4 5 }
	Port: myproject_axi : invert_table5 | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |               grp_myproject_fu_670               |    22   | 257.692 |  51313  |  31802  |
|   call   |              grp_Loop_2_proc_fu_1258             |    0    |  7.076  |   1006  |   915   |
|          |            grp_Loop_1_proc421_fu_1270            |    0    |    0    |   136   |   299   |
|          | call_ln0_Block_myproject_axi_exit27_proc_fu_1279 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    22   | 264.768 |  52455  |  33016  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------+--------+--------+--------+
|                          |  BRAM  |   FF   |   LUT  |
+--------------------------+--------+--------+--------+
|        exp_table4        |    1   |    0   |    0   |
|       invert_table5      |    1   |    0   |    0   |
|  line_buffer_Array_V_0_0 |    0   |   64   |   64   |
|  line_buffer_Array_V_0_1 |    0   |   64   |   64   |
|  line_buffer_Array_V_0_2 |    0   |   64   |   64   |
|  line_buffer_Array_V_0_3 |    0   |   64   |   64   |
|line_buffer_Array_V_1370_0|    0   |   64   |   64   |
|line_buffer_Array_V_1370_1|    0   |   64   |   64   |
|line_buffer_Array_V_1370_2|    0   |   64   |   64   |
|line_buffer_Array_V_1370_3|    0   |   64   |   64   |
| line_buffer_Array_V_1_0_0|    0   |   64   |   32   |
| line_buffer_Array_V_1_0_1|    0   |   64   |   32   |
| line_buffer_Array_V_1_0_2|    0   |   64   |   32   |
| line_buffer_Array_V_1_0_3|    0   |   64   |   32   |
| line_buffer_Array_V_1_0_4|    0   |   64   |   32   |
| line_buffer_Array_V_1_0_5|    0   |   64   |   32   |
| line_buffer_Array_V_1_0_6|    0   |   64   |   32   |
| line_buffer_Array_V_1_0_7|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_0|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_1|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_2|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_3|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_4|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_5|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_6|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_7|    0   |   64   |   32   |
| line_buffer_Array_V_2_0_0|    0   |   64   |   128  |
| line_buffer_Array_V_2_1_0|    0   |   64   |   128  |
| line_buffer_Array_V_3_0_0|    0   |   64   |   128  |
| line_buffer_Array_V_3_0_1|    0   |   64   |   128  |
| line_buffer_Array_V_3_0_2|    0   |   64   |   128  |
| line_buffer_Array_V_3_0_3|    0   |   64   |   128  |
| line_buffer_Array_V_3_1_0|    0   |   64   |   128  |
| line_buffer_Array_V_3_1_1|    0   |   64   |   128  |
| line_buffer_Array_V_3_1_2|    0   |   64   |   128  |
| line_buffer_Array_V_3_1_3|    0   |   64   |   128  |
| line_buffer_Array_V_4_0_0|    0   |   64   |   64   |
| line_buffer_Array_V_4_0_1|    0   |   64   |   64   |
| line_buffer_Array_V_4_0_2|    0   |   64   |   64   |
| line_buffer_Array_V_4_0_3|    0   |   64   |   64   |
| line_buffer_Array_V_4_0_4|    0   |   64   |   64   |
| line_buffer_Array_V_4_0_5|    0   |   64   |   64   |
| line_buffer_Array_V_4_0_6|    0   |   64   |   64   |
| line_buffer_Array_V_4_0_7|    0   |   64   |   64   |
| line_buffer_Array_V_4_1_0|    0   |   64   |   64   |
| line_buffer_Array_V_4_1_1|    0   |   64   |   64   |
| line_buffer_Array_V_4_1_2|    0   |   64   |   64   |
| line_buffer_Array_V_4_1_3|    0   |   64   |   64   |
| line_buffer_Array_V_4_1_4|    0   |   64   |   64   |
| line_buffer_Array_V_4_1_5|    0   |   64   |   64   |
| line_buffer_Array_V_4_1_6|    0   |   64   |   64   |
| line_buffer_Array_V_4_1_7|    0   |   64   |   64   |
| line_buffer_Array_V_5_0_0|    0   |   64   |   32   |
| line_buffer_Array_V_5_0_1|    0   |   64   |   32   |
| line_buffer_Array_V_5_0_2|    0   |   64   |   32   |
| line_buffer_Array_V_5_0_3|    0   |   64   |   32   |
| line_buffer_Array_V_5_0_4|    0   |   64   |   32   |
| line_buffer_Array_V_5_0_5|    0   |   64   |   32   |
| line_buffer_Array_V_5_0_6|    0   |   64   |   32   |
| line_buffer_Array_V_5_0_7|    0   |   64   |   32   |
| line_buffer_Array_V_5_1_0|    0   |   64   |   32   |
| line_buffer_Array_V_5_1_1|    0   |   64   |   32   |
| line_buffer_Array_V_5_1_2|    0   |   64   |   32   |
| line_buffer_Array_V_5_1_3|    0   |   64   |   32   |
| line_buffer_Array_V_5_1_4|    0   |   64   |   32   |
| line_buffer_Array_V_5_1_5|    0   |   64   |   32   |
| line_buffer_Array_V_5_1_6|    0   |   64   |   32   |
| line_buffer_Array_V_5_1_7|    0   |   64   |   32   |
+--------------------------+--------+--------+--------+
|           Total          |    2   |  4224  |  3840  |
+--------------------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|  in_local_V_data_0_V_reg_1289  |    8   |
|is_last_0_i_loc_channel_reg_1331|    1   |
|  out_local_V_data_0_V_reg_1295 |   20   |
|  out_local_V_data_1_V_reg_1301 |   20   |
|  out_local_V_data_2_V_reg_1307 |   20   |
|      tmp_data_V_0_reg_1313     |   20   |
|      tmp_data_V_1_reg_1319     |   20   |
|      tmp_data_V_2_reg_1325     |   20   |
+--------------------------------+--------+
|              Total             |   129  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |   264  |  52455 |  33016 |
|   Memory  |    2   |    -   |    -   |  4224  |  3840  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   129  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   22   |   264  |  56808 |  36856 |
+-----------+--------+--------+--------+--------+--------+
