
ubuntu-preinstalled/systemd-sysusers:     file format elf32-littlearm


Disassembly of section .init:

00001848 <.init>:
    1848:	push	{r3, lr}
    184c:	bl	2910 <log_oom_internal@plt+0xbb4>
    1850:	pop	{r3, pc}

Disassembly of section .plt:

00001854 <free_and_strdup@plt-0x14>:
    1854:	push	{lr}		; (str lr, [sp, #-4]!)
    1858:	ldr	lr, [pc, #4]	; 1864 <free_and_strdup@plt-0x4>
    185c:	add	lr, pc, lr
    1860:	ldr	pc, [lr, #8]!
    1864:	andeq	r6, r1, r0, lsr #11

00001868 <free_and_strdup@plt>:
    1868:	add	ip, pc, #0, 12
    186c:	add	ip, ip, #90112	; 0x16000
    1870:	ldr	pc, [ip, #1440]!	; 0x5a0

00001874 <getpwnam@plt>:
    1874:	add	ip, pc, #0, 12
    1878:	add	ip, ip, #90112	; 0x16000
    187c:	ldr	pc, [ip, #1432]!	; 0x598

00001880 <path_is_absolute@plt>:
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #90112	; 0x16000
    1888:	ldr	pc, [ip, #1424]!	; 0x590

0000188c <putgrent_sane@plt>:
    188c:	add	ip, pc, #0, 12
    1890:	add	ip, ip, #90112	; 0x16000
    1894:	ldr	pc, [ip, #1416]!	; 0x588

00001898 <take_etc_passwd_lock@plt>:
    1898:	add	ip, pc, #0, 12
    189c:	add	ip, ip, #90112	; 0x16000
    18a0:	ldr	pc, [ip, #1408]!	; 0x580

000018a4 <strv_find@plt>:
    18a4:	add	ip, pc, #0, 12
    18a8:	add	ip, ip, #90112	; 0x16000
    18ac:	ldr	pc, [ip, #1400]!	; 0x578

000018b0 <version@plt>:
    18b0:	add	ip, pc, #0, 12
    18b4:	add	ip, ip, #90112	; 0x16000
    18b8:	ldr	pc, [ip, #1392]!	; 0x570

000018bc <fflush_sync_and_check@plt>:
    18bc:	add	ip, pc, #0, 12
    18c0:	add	ip, ip, #90112	; 0x16000
    18c4:	ldr	pc, [ip, #1384]!	; 0x568

000018c8 <free@plt>:
    18c8:			; <UNDEFINED> instruction: 0xe7fd4778
    18cc:	add	ip, pc, #0, 12
    18d0:	add	ip, ip, #90112	; 0x16000
    18d4:	ldr	pc, [ip, #1372]!	; 0x55c

000018d8 <putpwent_sane@plt>:
    18d8:	add	ip, pc, #0, 12
    18dc:	add	ip, ip, #90112	; 0x16000
    18e0:	ldr	pc, [ip, #1364]!	; 0x554

000018e4 <__xstat64@plt>:
    18e4:	add	ip, pc, #0, 12
    18e8:	add	ip, ip, #90112	; 0x16000
    18ec:	ldr	pc, [ip, #1356]!	; 0x54c

000018f0 <putsgent_sane@plt>:
    18f0:	add	ip, pc, #0, 12
    18f4:	add	ip, ip, #90112	; 0x16000
    18f8:	ldr	pc, [ip, #1348]!	; 0x544

000018fc <log_assert_failed_unreachable_realm@plt>:
    18fc:	add	ip, pc, #0, 12
    1900:	add	ip, ip, #90112	; 0x16000
    1904:	ldr	pc, [ip, #1340]!	; 0x53c

00001908 <parse_path_argument_and_warn@plt>:
    1908:	add	ip, pc, #0, 12
    190c:	add	ip, ip, #90112	; 0x16000
    1910:	ldr	pc, [ip, #1332]!	; 0x534

00001914 <fflush_and_check@plt>:
    1914:	add	ip, pc, #0, 12
    1918:	add	ip, ip, #90112	; 0x16000
    191c:	ldr	pc, [ip, #1324]!	; 0x52c

00001920 <internal_hashmap_iterate@plt>:
    1920:	add	ip, pc, #0, 12
    1924:	add	ip, ip, #90112	; 0x16000
    1928:	ldr	pc, [ip, #1316]!	; 0x524

0000192c <strcmp_ptr@plt>:
    192c:	add	ip, pc, #0, 12
    1930:	add	ip, ip, #90112	; 0x16000
    1934:	ldr	pc, [ip, #1308]!	; 0x51c

00001938 <ask_password_agent_close@plt>:
    1938:	add	ip, pc, #0, 12
    193c:	add	ip, ip, #90112	; 0x16000
    1940:	ldr	pc, [ip, #1300]!	; 0x514

00001944 <polkit_agent_close@plt>:
    1944:	add	ip, pc, #0, 12
    1948:	add	ip, ip, #90112	; 0x16000
    194c:	ldr	pc, [ip, #1292]!	; 0x50c

00001950 <mac_selinux_finish@plt>:
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #90112	; 0x16000
    1958:	ldr	pc, [ip, #1284]!	; 0x504

0000195c <stpcpy@plt>:
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #90112	; 0x16000
    1964:	ldr	pc, [ip, #1276]!	; 0x4fc

00001968 <fgetgrent_sane@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #90112	; 0x16000
    1970:	ldr	pc, [ip, #1268]!	; 0x4f4

00001974 <fgetspent_sane@plt>:
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #90112	; 0x16000
    197c:	ldr	pc, [ip, #1260]!	; 0x4ec

00001980 <cat_files@plt>:
    1980:	add	ip, pc, #0, 12
    1984:	add	ip, ip, #90112	; 0x16000
    1988:	ldr	pc, [ip, #1252]!	; 0x4e4

0000198c <sd_notifyf@plt>:
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #90112	; 0x16000
    1994:	ldr	pc, [ip, #1244]!	; 0x4dc

00001998 <getgrgid@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #90112	; 0x16000
    19a0:	ldr	pc, [ip, #1236]!	; 0x4d4

000019a4 <mac_selinux_init@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #90112	; 0x16000
    19ac:	ldr	pc, [ip, #1228]!	; 0x4cc

000019b0 <getpwuid@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #90112	; 0x16000
    19b8:	ldr	pc, [ip, #1220]!	; 0x4c4

000019bc <fgetsgent_sane@plt>:
    19bc:	add	ip, pc, #0, 12
    19c0:	add	ip, ip, #90112	; 0x16000
    19c4:	ldr	pc, [ip, #1212]!	; 0x4bc

000019c8 <strv_sort@plt>:
    19c8:	add	ip, pc, #0, 12
    19cc:	add	ip, ip, #90112	; 0x16000
    19d0:	ldr	pc, [ip, #1204]!	; 0x4b4

000019d4 <set_put@plt>:
    19d4:	add	ip, pc, #0, 12
    19d8:	add	ip, ip, #90112	; 0x16000
    19dc:	ldr	pc, [ip, #1196]!	; 0x4ac

000019e0 <__fxstat64@plt>:
    19e0:	add	ip, pc, #0, 12
    19e4:	add	ip, ip, #90112	; 0x16000
    19e8:	ldr	pc, [ip, #1188]!	; 0x4a4

000019ec <path_equal@plt>:
    19ec:	add	ip, pc, #0, 12
    19f0:	add	ip, ip, #90112	; 0x16000
    19f4:	ldr	pc, [ip, #1180]!	; 0x49c

000019f8 <internal_hashmap_ensure_allocated@plt>:
    19f8:	add	ip, pc, #0, 12
    19fc:	add	ip, ip, #90112	; 0x16000
    1a00:	ldr	pc, [ip, #1172]!	; 0x494

00001a04 <endswith@plt>:
    1a04:	add	ip, pc, #0, 12
    1a08:	add	ip, ip, #90112	; 0x16000
    1a0c:	ldr	pc, [ip, #1164]!	; 0x48c

00001a10 <log_get_max_level_realm@plt>:
    1a10:	add	ip, pc, #0, 12
    1a14:	add	ip, ip, #90112	; 0x16000
    1a18:	ldr	pc, [ip, #1156]!	; 0x484

00001a1c <path_simplify@plt>:
    1a1c:	add	ip, pc, #0, 12
    1a20:	add	ip, ip, #90112	; 0x16000
    1a24:	ldr	pc, [ip, #1148]!	; 0x47c

00001a28 <uid_range_next_lower@plt>:
    1a28:	add	ip, pc, #0, 12
    1a2c:	add	ip, ip, #90112	; 0x16000
    1a30:	ldr	pc, [ip, #1140]!	; 0x474

00001a34 <fgetpwent_sane@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #90112	; 0x16000
    1a3c:	ldr	pc, [ip, #1132]!	; 0x46c

00001a40 <abort@plt>:
    1a40:	add	ip, pc, #0, 12
    1a44:	add	ip, ip, #90112	; 0x16000
    1a48:	ldr	pc, [ip, #1124]!	; 0x464

00001a4c <search_and_fopen@plt>:
    1a4c:	add	ip, pc, #0, 12
    1a50:	add	ip, ip, #90112	; 0x16000
    1a54:	ldr	pc, [ip, #1116]!	; 0x45c

00001a58 <unlink@plt>:
    1a58:	add	ip, pc, #0, 12
    1a5c:	add	ip, ip, #90112	; 0x16000
    1a60:	ldr	pc, [ip, #1108]!	; 0x454

00001a64 <log_setup_service@plt>:
    1a64:	add	ip, pc, #0, 12
    1a68:	add	ip, ip, #90112	; 0x16000
    1a6c:	ldr	pc, [ip, #1100]!	; 0x44c

00001a70 <open64@plt>:
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #90112	; 0x16000
    1a78:	ldr	pc, [ip, #1092]!	; 0x444

00001a7c <futimens@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #90112	; 0x16000
    1a84:	ldr	pc, [ip, #1084]!	; 0x43c

00001a88 <internal_hashmap_remove@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #90112	; 0x16000
    1a90:	ldr	pc, [ip, #1076]!	; 0x434

00001a94 <fchmod@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #90112	; 0x16000
    1a9c:	ldr	pc, [ip, #1068]!	; 0x42c

00001aa0 <safe_close@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #90112	; 0x16000
    1aa8:	ldr	pc, [ip, #1060]!	; 0x424

00001aac <fileno@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #90112	; 0x16000
    1ab4:	ldr	pc, [ip, #1052]!	; 0x41c

00001ab8 <__stack_chk_fail@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #90112	; 0x16000
    1ac0:	ldr	pc, [ip, #1044]!	; 0x414

00001ac4 <terminal_urlify_man@plt>:
    1ac4:	add	ip, pc, #0, 12
    1ac8:	add	ip, ip, #90112	; 0x16000
    1acc:	ldr	pc, [ip, #1036]!	; 0x40c

00001ad0 <internal_hashmap_free@plt>:
    1ad0:			; <UNDEFINED> instruction: 0xe7fd4778
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #90112	; 0x16000
    1adc:	ldr	pc, [ip, #1024]!	; 0x400

00001ae0 <internal_hashmap_contains@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #90112	; 0x16000
    1ae8:	ldr	pc, [ip, #1016]!	; 0x3f8

00001aec <setenv@plt>:
    1aec:	add	ip, pc, #0, 12
    1af0:	add	ip, ip, #90112	; 0x16000
    1af4:	ldr	pc, [ip, #1008]!	; 0x3f0

00001af8 <valid_gecos@plt>:
    1af8:	add	ip, pc, #0, 12
    1afc:	add	ip, ip, #90112	; 0x16000
    1b00:	ldr	pc, [ip, #1000]!	; 0x3e8

00001b04 <internal_hashmap_size@plt>:
    1b04:	add	ip, pc, #0, 12
    1b08:	add	ip, ip, #90112	; 0x16000
    1b0c:	ldr	pc, [ip, #992]!	; 0x3e0

00001b10 <strstrip@plt>:
    1b10:	add	ip, pc, #0, 12
    1b14:	add	ip, ip, #90112	; 0x16000
    1b18:	ldr	pc, [ip, #984]!	; 0x3d8

00001b1c <valid_home@plt>:
    1b1c:	add	ip, pc, #0, 12
    1b20:	add	ip, ip, #90112	; 0x16000
    1b24:	ldr	pc, [ip, #976]!	; 0x3d0

00001b28 <extract_many_words@plt>:
    1b28:	add	ip, pc, #0, 12
    1b2c:	add	ip, ip, #90112	; 0x16000
    1b30:	ldr	pc, [ip, #968]!	; 0x3c8

00001b34 <valid_user_group_name@plt>:
    1b34:	add	ip, pc, #0, 12
    1b38:	add	ip, ip, #90112	; 0x16000
    1b3c:	ldr	pc, [ip, #960]!	; 0x3c0

00001b40 <getopt_long@plt>:
    1b40:	add	ip, pc, #0, 12
    1b44:	add	ip, ip, #90112	; 0x16000
    1b48:	ldr	pc, [ip, #952]!	; 0x3b8

00001b4c <raise@plt>:
    1b4c:	add	ip, pc, #0, 12
    1b50:	add	ip, ip, #90112	; 0x16000
    1b54:	ldr	pc, [ip, #944]!	; 0x3b0

00001b58 <parse_uid@plt>:
    1b58:	add	ip, pc, #0, 12
    1b5c:	add	ip, ip, #90112	; 0x16000
    1b60:	ldr	pc, [ip, #936]!	; 0x3a8

00001b64 <pager_close@plt>:
    1b64:	add	ip, pc, #0, 12
    1b68:	add	ip, ip, #90112	; 0x16000
    1b6c:	ldr	pc, [ip, #928]!	; 0x3a0

00001b70 <uid_range_add@plt>:
    1b70:	add	ip, pc, #0, 12
    1b74:	add	ip, ip, #90112	; 0x16000
    1b78:	ldr	pc, [ip, #920]!	; 0x398

00001b7c <read_line_full@plt>:
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #90112	; 0x16000
    1b84:	ldr	pc, [ip, #912]!	; 0x390

00001b88 <calloc@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #90112	; 0x16000
    1b90:	ldr	pc, [ip, #904]!	; 0x388

00001b94 <conf_files_list_with_replacement@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #90112	; 0x16000
    1b9c:	ldr	pc, [ip, #896]!	; 0x380

00001ba0 <ferror@plt>:
    1ba0:	add	ip, pc, #0, 12
    1ba4:	add	ip, ip, #90112	; 0x16000
    1ba8:	ldr	pc, [ip, #888]!	; 0x378

00001bac <memcpy@plt>:
    1bac:	add	ip, pc, #0, 12
    1bb0:	add	ip, ip, #90112	; 0x16000
    1bb4:	ldr	pc, [ip, #880]!	; 0x370

00001bb8 <umask@plt>:
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #90112	; 0x16000
    1bc0:	ldr	pc, [ip, #872]!	; 0x368

00001bc4 <strv_extend@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #90112	; 0x16000
    1bcc:	ldr	pc, [ip, #864]!	; 0x360

00001bd0 <safe_fclose@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #90112	; 0x16000
    1bd8:	ldr	pc, [ip, #856]!	; 0x358

00001bdc <strlen@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #90112	; 0x16000
    1be4:	ldr	pc, [ip, #848]!	; 0x350

00001be8 <internal_hashmap_get@plt>:
    1be8:	add	ip, pc, #0, 12
    1bec:	add	ip, ip, #90112	; 0x16000
    1bf0:	ldr	pc, [ip, #840]!	; 0x348

00001bf4 <string_strv_ordered_hashmap_put@plt>:
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #90112	; 0x16000
    1bfc:	ldr	pc, [ip, #832]!	; 0x340

00001c00 <uid_range_contains@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #90112	; 0x16000
    1c08:	ldr	pc, [ip, #824]!	; 0x338

00001c0c <now@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #90112	; 0x16000
    1c14:	ldr	pc, [ip, #816]!	; 0x330

00001c18 <strv_copy@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #90112	; 0x16000
    1c20:	ldr	pc, [ip, #808]!	; 0x328

00001c24 <uid_range_add_str@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #90112	; 0x16000
    1c2c:	ldr	pc, [ip, #800]!	; 0x320

00001c30 <fopen_temporary_label@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #90112	; 0x16000
    1c38:	ldr	pc, [ip, #792]!	; 0x318

00001c3c <strcmp@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #90112	; 0x16000
    1c44:	ldr	pc, [ip, #784]!	; 0x310

00001c48 <__errno_location@plt>:
    1c48:	add	ip, pc, #0, 12
    1c4c:	add	ip, ip, #90112	; 0x16000
    1c50:	ldr	pc, [ip, #776]!	; 0x308

00001c54 <fopen64@plt>:
    1c54:	add	ip, pc, #0, 12
    1c58:	add	ip, ip, #90112	; 0x16000
    1c5c:	ldr	pc, [ip, #768]!	; 0x300

00001c60 <strv_uniq@plt>:
    1c60:	add	ip, pc, #0, 12
    1c64:	add	ip, ip, #90112	; 0x16000
    1c68:	ldr	pc, [ip, #760]!	; 0x2f8

00001c6c <log_assert_failed_realm@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #90112	; 0x16000
    1c74:	ldr	pc, [ip, #752]!	; 0x2f0

00001c78 <internal_ordered_hashmap_ensure_allocated@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #90112	; 0x16000
    1c80:	ldr	pc, [ip, #744]!	; 0x2e8

00001c84 <log_internal_realm@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #90112	; 0x16000
    1c8c:	ldr	pc, [ip, #736]!	; 0x2e0

00001c90 <strv_free@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #90112	; 0x16000
    1c98:	ldr	pc, [ip, #728]!	; 0x2d8

00001c9c <specifier_printf@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #90112	; 0x16000
    1ca4:	ldr	pc, [ip, #720]!	; 0x2d0

00001ca8 <pager_open@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #90112	; 0x16000
    1cb0:	ldr	pc, [ip, #712]!	; 0x2c8

00001cb4 <unlink_noerrno@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #90112	; 0x16000
    1cbc:	ldr	pc, [ip, #704]!	; 0x2c0

00001cc0 <__libc_start_main@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #90112	; 0x16000
    1cc8:	ldr	pc, [ip, #696]!	; 0x2b8

00001ccc <__gmon_start__@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #90112	; 0x16000
    1cd4:	ldr	pc, [ip, #688]!	; 0x2b0

00001cd8 <rename@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #90112	; 0x16000
    1ce0:	ldr	pc, [ip, #680]!	; 0x2a8

00001ce4 <getgrnam@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #90112	; 0x16000
    1cec:	ldr	pc, [ip, #672]!	; 0x2a0

00001cf0 <__cxa_finalize@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #90112	; 0x16000
    1cf8:	ldr	pc, [ip, #664]!	; 0x298

00001cfc <split_pair@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #90112	; 0x16000
    1d04:	ldr	pc, [ip, #656]!	; 0x290

00001d08 <chmod_and_chown_unsafe@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #90112	; 0x16000
    1d10:	ldr	pc, [ip, #648]!	; 0x288

00001d14 <copy_bytes_full@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #90112	; 0x16000
    1d1c:	ldr	pc, [ip, #640]!	; 0x280

00001d20 <putspent_sane@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #90112	; 0x16000
    1d28:	ldr	pc, [ip, #632]!	; 0x278

00001d2c <strdup@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #90112	; 0x16000
    1d34:	ldr	pc, [ip, #624]!	; 0x270

00001d38 <internal_set_ensure_allocated@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #90112	; 0x16000
    1d40:	ldr	pc, [ip, #616]!	; 0x268

00001d44 <__printf_chk@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #90112	; 0x16000
    1d4c:	ldr	pc, [ip, #608]!	; 0x260

00001d50 <hashmap_put@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #90112	; 0x16000
    1d58:	ldr	pc, [ip, #600]!	; 0x258

00001d5c <log_oom_internal@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #90112	; 0x16000
    1d64:	ldr	pc, [ip, #592]!	; 0x250

Disassembly of section .text:

00001d68 <.text>:
    1d68:	svcmi	0x00f0e92d
    1d6c:	stc	8, cr2, [sp, #-0]
    1d70:			; <UNDEFINED> instruction: 0xf8df8b04
    1d74:			; <UNDEFINED> instruction: 0xf8df29ac
    1d78:	ldrbtmi	r3, [sl], #-2476	; 0xfffff654
    1d7c:	stmibhi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d80:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    1d84:			; <UNDEFINED> instruction: 0xf8df44f8
    1d88:	ldmdavs	fp, {r2, r5, r7, r8, fp, sp}
    1d8c:			; <UNDEFINED> instruction: 0xf04f9311
    1d90:			; <UNDEFINED> instruction: 0xf8df0300
    1d94:			; <UNDEFINED> instruction: 0xf858399c
    1d98:	andsvs	r2, r0, r2
    1d9c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1da0:	vmov.i32	d22, #9	; 0x00000009
    1da4:			; <UNDEFINED> instruction: 0x460c829d
    1da8:			; <UNDEFINED> instruction: 0xf0002900
    1dac:			; <UNDEFINED> instruction: 0xf8df82ab
    1db0:	strmi	r6, [r5], -r4, lsl #19
    1db4:	stmibls	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1db8:	ldrbtmi	r4, [r9], #1150	; 0x47e
    1dbc:			; <UNDEFINED> instruction: 0xf8df3614
    1dc0:	smlsdxcs	r0, ip, r9, r2
    1dc4:	strtmi	r4, [r1], -fp, asr #12
    1dc8:			; <UNDEFINED> instruction: 0x4628447a
    1dcc:			; <UNDEFINED> instruction: 0xf7ff9700
    1dd0:	stmdacs	r0, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    1dd4:	adcshi	pc, r6, #192, 4
    1dd8:	svcvc	0x0083f5b0
    1ddc:	strthi	pc, [r4], #-640	; 0xfffffd80
    1de0:	stcle	8, cr2, [sl, #-1020]	; 0xfffffc04
    1de4:	orrvc	pc, r0, pc, ror #8
    1de8:	stmdacs	r4, {r3, sl, lr}
    1dec:	ldrhi	pc, [r4], #512	; 0x200
    1df0:			; <UNDEFINED> instruction: 0xf000e8df
    1df4:	strbtvs	r8, [sl], #-917	; 0xfffffc6b
    1df8:	ldmdacs	pc!, {r2, r3, r4, r7}	; <UNPREDICTABLE>
    1dfc:			; <UNDEFINED> instruction: 0xf04fd13b
    1e00:			; <UNDEFINED> instruction: 0xf06f30ff
    1e04:			; <UNDEFINED> instruction: 0xf7ff0715
    1e08:			; <UNDEFINED> instruction: 0xf8dfee4c
    1e0c:	rsbsmi	r1, sl, #52, 18	; 0xd0000
    1e10:	ldrbtmi	r2, [r9], #-0
    1e14:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
    1e18:	stc	7, cr15, [lr, #1020]	; 0x3fc
    1e1c:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    1e20:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1e24:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    1e28:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e2c:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1e30:			; <UNDEFINED> instruction: 0xf8dfb174
    1e34:	strcc	r3, [r3], #-2324	; 0xfffff6ec
    1e38:	streq	pc, [r3], #-36	; 0xffffffdc
    1e3c:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1e40:	andle	r4, r5, #172, 4	; 0xc000000a
    1e44:	movweq	lr, #2516	; 0x9d4
    1e48:	ldrmi	r3, [r8, r8, lsl #8]
    1e4c:	mvnsle	r4, #172, 4	; 0xc000000a
    1e50:	ldmcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e54:			; <UNDEFINED> instruction: 0xf8df0ff8
    1e58:	ldrbtmi	r3, [sl], #-2252	; 0xfffff734
    1e5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e60:	subsmi	r9, sl, r1, lsl fp
    1e64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1e68:	strhi	pc, [pc], #-64	; 1e70 <log_oom_internal@plt+0x114>
    1e6c:	ldc	0, cr11, [sp], #76	; 0x4c
    1e70:	pop	{r2, r8, r9, fp, pc}
    1e74:	stmdacs	r8!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    1e78:	bicshi	pc, r6, #64	; 0x40
    1e7c:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e80:			; <UNDEFINED> instruction: 0xf8dfaa09
    1e84:	ldrbtmi	r0, [r9], #-2256	; 0xfffff730
    1e88:	ldrbtmi	r9, [r8], #-1801	; 0xfffff8f7
    1e8c:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    1e90:	blle	14cbe98 <log_oom_internal@plt+0x14ca13c>
    1e94:	stmiacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e98:			; <UNDEFINED> instruction: 0xf8df2001
    1e9c:	blls	2481a4 <log_oom_internal@plt+0x246448>
    1ea0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1ea4:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    1ea8:	svc	0x004cf7ff
    1eac:			; <UNDEFINED> instruction: 0xf7ff9809
    1eb0:			; <UNDEFINED> instruction: 0xf04fed0e
    1eb4:			; <UNDEFINED> instruction: 0xf7ff30ff
    1eb8:			; <UNDEFINED> instruction: 0xe7adedf4
    1ebc:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1ec0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1ec4:			; <UNDEFINED> instruction: 0xe77a761a
    1ec8:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1ecc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1ed0:			; <UNDEFINED> instruction: 0x4638681f
    1ed4:	ldcl	7, cr15, [r4], {255}	; 0xff
    1ed8:			; <UNDEFINED> instruction: 0xf0002800
    1edc:			; <UNDEFINED> instruction: 0xf8df8350
    1ee0:	ldrtmi	r1, [r8], -r8, lsl #17
    1ee4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ee8:	stmdacs	r0, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    1eec:	movthi	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    1ef0:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ef4:	ldrvs	r4, [pc], #-1147	; 1efc <log_oom_internal@plt+0x1a0>
    1ef8:			; <UNDEFINED> instruction: 0xf8dfe761
    1efc:	ldrtmi	r3, [r2], -r8, ror #16
    1f00:			; <UNDEFINED> instruction: 0xf8582101
    1f04:	ldmdavs	r8, {r0, r1, ip, sp}
    1f08:	ldcl	7, cr15, [lr], #1020	; 0x3fc
    1f0c:			; <UNDEFINED> instruction: 0xf6bf2800
    1f10:			; <UNDEFINED> instruction: 0x4607af56
    1f14:	rscscc	pc, pc, pc, asr #32
    1f18:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    1f1c:			; <UNDEFINED> instruction: 0xf8dfe775
    1f20:	andcs	r3, r1, #80, 16	; 0x500000
    1f24:			; <UNDEFINED> instruction: 0xf883447b
    1f28:	smlaldx	r2, r8, ip, r0
    1f2c:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f30:	cfldrdvs	mvd4, [r3], {122}	; 0x7a
    1f34:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1f38:	smlsld	r6, r0, r3, r4
    1f3c:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f40:			; <UNDEFINED> instruction: 0xf8df4638
    1f44:	vtst.8	d17, d0, d24
    1f48:	ldrbtmi	r6, [fp], #-726	; 0xfffffd2a
    1f4c:			; <UNDEFINED> instruction: 0xf5034479
    1f50:	smlabtcc	r3, sl, r3, r7
    1f54:	svc	0x0002f7ff
    1f58:	stmdals	r9, {r0, r1, r2, r9, sl, lr}
    1f5c:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1f60:	vpmax.f32	d18, d0, d0
    1f64:			; <UNDEFINED> instruction: 0xf8df81a7
    1f68:			; <UNDEFINED> instruction: 0xf7ff6818
    1f6c:	ldrbtmi	lr, [lr], #-3452	; 0xfffff284
    1f70:	mlasls	ip, r6, r8, pc	; <UNPREDICTABLE>
    1f74:	svceq	0x0000f1b9
    1f78:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
    1f7c:			; <UNDEFINED> instruction: 0xf7ff2012
    1f80:			; <UNDEFINED> instruction: 0xf7ffee1c
    1f84:	mcrne	13, 0, lr, cr7, cr0, {0}
    1f88:	bichi	pc, lr, r0, asr #5
    1f8c:	ubfxcc	pc, pc, #17, #21
    1f90:			; <UNDEFINED> instruction: 0xf8586c37
    1f94:	ldmdavs	fp, {r0, r1, ip, sp}
    1f98:	streq	lr, [r3], #2820	; 0xb04
    1f9c:			; <UNDEFINED> instruction: 0xf0002f00
    1fa0:			; <UNDEFINED> instruction: 0xf8df8197
    1fa4:	stcge	7, cr6, [fp, #-912]	; 0xfffffc70
    1fa8:	ubfxgt	pc, pc, #17, #1
    1fac:	bleq	93e3e8 <log_oom_internal@plt+0x93c68c>
    1fb0:			; <UNDEFINED> instruction: 0xf8cd447e
    1fb4:	ldrbtmi	fp, [ip], #0
    1fb8:			; <UNDEFINED> instruction: 0xf8dcce0f
    1fbc:			; <UNDEFINED> instruction: 0xf04fe014
    1fc0:	stmib	sp, {sl, fp}^
    1fc4:	strgt	ip, [pc, #-3080]	; 13c4 <free_and_strdup@plt-0x4a4>
    1fc8:	ldm	r6, {r1, r3, r4, r5, r9, sl, lr}
    1fcc:	blge	201fe0 <log_oom_internal@plt+0x200284>
    1fd0:	andeq	lr, r3, r5, lsl #17
    1fd4:	ldrbtmi	sl, [r0], -fp, lsl #18
    1fd8:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    1fdc:	blle	d09800 <log_oom_internal@plt+0xd07aa4>
    1fe0:	stccs	13, cr9, [r0, #-32]	; 0xffffffe0
    1fe4:			; <UNDEFINED> instruction: 0x81acf000
    1fe8:	sbfxls	pc, pc, #17, #5
    1fec:			; <UNDEFINED> instruction: 0xf8df3d04
    1ff0:			; <UNDEFINED> instruction: 0xf8df67a4
    1ff4:	ldrbtmi	sl, [r9], #1956	; 0x7a4
    1ff8:			; <UNDEFINED> instruction: 0xf109447e
    1ffc:			; <UNDEFINED> instruction: 0xf5060903
    2000:	ldrbtmi	r7, [sl], #982	; 0x3d6
    2004:	strtmi	r9, [fp], r4, lsl #6
    2008:			; <UNDEFINED> instruction: 0x3790f8df
    200c:	movwls	r4, #21627	; 0x547b
    2010:	svcvc	0x0004f85b
    2014:	svccs	0x00009d09
    2018:	orrshi	pc, r2, r0
    201c:			; <UNDEFINED> instruction: 0xf7ff2000
    2020:			; <UNDEFINED> instruction: 0x4606ecf8
    2024:			; <UNDEFINED> instruction: 0xf0002d00
    2028:	strtmi	r8, [r9], -r3, lsr #1
    202c:			; <UNDEFINED> instruction: 0xf7ff4638
    2030:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    2034:	addshi	pc, ip, r0
    2038:	vcge.f32	d2, d0, d6
    203c:	strtmi	r8, [r0], -r1, lsl #2
    2040:	ldc2l	0, cr15, [sl, #4]
    2044:	ble	ff8cc04c <log_oom_internal@plt+0xff8ca2f0>
    2048:	stmdals	r9, {r0, r1, r2, r9, sl, lr}
    204c:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    2050:	tstlt	r8, r8, lsl #16
    2054:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
    2058:			; <UNDEFINED> instruction: 0xf2c02f00
    205c:			; <UNDEFINED> instruction: 0xf8df8134
    2060:	andcs	r1, r1, #64, 14	; 0x1000000
    2064:			; <UNDEFINED> instruction: 0x073cf8df
    2068:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    206c:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    2070:	vmlal.s8	q9, d0, d0
    2074:			; <UNDEFINED> instruction: 0xf8df8207
    2078:	ldrbtmi	r1, [r9], #-1840	; 0xfffff8d0
    207c:	stccs	8, cr6, [r0], {76}	; 0x4c
    2080:	andshi	pc, r1, #0
    2084:			; <UNDEFINED> instruction: 0x3724f8df
    2088:	bleq	93e4c4 <log_oom_internal@plt+0x93c768>
    208c:			; <UNDEFINED> instruction: 0x7720f8df
    2090:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    2094:			; <UNDEFINED> instruction: 0xf8cd447b
    2098:	movwcc	r8, #12304	; 0x3010
    209c:			; <UNDEFINED> instruction: 0xf107447f
    20a0:	ldrbmi	r0, [r8], ip, lsl #20
    20a4:	bcc	43d8cc <log_oom_internal@plt+0x43bb70>
    20a8:	andcs	sl, r0, #8, 22	; 0x2000
    20ac:	mvfe	f1, #1.0
    20b0:	blge	1d0af8 <log_oom_internal@plt+0x1ced9c>
    20b4:	cdp	2, 0, cr9, cr9, cr10, {0}
    20b8:			; <UNDEFINED> instruction: 0xf8df3a10
    20bc:			; <UNDEFINED> instruction: 0x464106f8
    20c0:	bcc	43d92c <log_oom_internal@plt+0x43bbd0>
    20c4:	mrc	4, 0, r4, cr8, cr8, {3}
    20c8:	stmvs	r0, {r4, r7, r9, fp, sp}
    20cc:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    20d0:			; <UNDEFINED> instruction: 0xf0002800
    20d4:	sfmls	f0, 1, [r8, #-160]	; 0xffffff60
    20d8:	subsle	r2, pc, r0, lsl #26
    20dc:			; <UNDEFINED> instruction: 0x96d8f8df
    20e0:			; <UNDEFINED> instruction: 0xf8df3d04
    20e4:	ldrbtmi	r6, [r9], #1752	; 0x6d8
    20e8:			; <UNDEFINED> instruction: 0xf855447e
    20ec:	ldmvs	r8!, {r2, r8, r9, sl, fp, ip}^
    20f0:	subsle	r2, r3, r0, lsl #18
    20f4:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    20f8:	stmdacs	r0, {r2, r9, sl, lr}
    20fc:			; <UNDEFINED> instruction: 0x4649d1f5
    2100:			; <UNDEFINED> instruction: 0xf7ff4650
    2104:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    2108:	smlalbthi	pc, lr, r0, r2	; <UNPREDICTABLE>
    210c:	andcs	r2, r1, ip, lsr #2
    2110:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    2114:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    2118:	adchi	pc, r7, #0
    211c:	andvs	r2, r3, r5, ror r3
    2120:			; <UNDEFINED> instruction: 0xf7ff6828
    2124:	strmi	lr, [r1], -r4, lsl #28
    2128:	andeq	pc, r4, fp, asr #17
    212c:			; <UNDEFINED> instruction: 0xf0002800
    2130:	ldmvs	r8!, {r0, r1, r3, r7, r9, pc}^
    2134:			; <UNDEFINED> instruction: 0xf7ff465a
    2138:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
    213c:	orrhi	pc, sp, r0, asr #5
    2140:			; <UNDEFINED> instruction: 0xf7ff4620
    2144:	stmdacs	r6, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
    2148:			; <UNDEFINED> instruction: 0xf8dbddcf
    214c:	strtmi	r3, [r1], -r4
    2150:			; <UNDEFINED> instruction: 0x066cf8df
    2154:	bcs	43d9bc <log_oom_internal@plt+0x43bc60>
    2158:	movwls	r4, #9336	; 0x2478
    215c:	rscvc	pc, r0, r0, lsl #10
    2160:	msrpl	CPSR_s, #64, 4
    2164:	andcs	r9, r7, r0
    2168:			; <UNDEFINED> instruction: 0xf7ff9601
    216c:	ldr	lr, [ip, ip, lsl #27]!
    2170:	stcle	14, cr2, [r4], {6}
    2174:	tstcs	r1, r8, lsr r6
    2178:	stc2	0, cr15, [r8], #-4
    217c:	stmdbls	r4, {r3, r6, r8, r9, sl, sp, lr, pc}
    2180:	msrvc	SPSR_c, #64, 4
    2184:	strbmi	r9, [sl], -r2, lsl #14
    2188:			; <UNDEFINED> instruction: 0xf8cd2007
    218c:	tstls	r0, r4
    2190:			; <UNDEFINED> instruction: 0xf7ff2100
    2194:			; <UNDEFINED> instruction: 0xf8dbed78
    2198:	strb	r7, [fp, r0]!
    219c:			; <UNDEFINED> instruction: 0x4624f8df
    21a0:	ldrbtmi	r9, [ip], #-2311	; 0xfffff6f9
    21a4:			; <UNDEFINED> instruction: 0xf7ff68e0
    21a8:	stmdacs	r0, {r5, r8, sl, fp, sp, lr, pc}
    21ac:	stmdbls	r7, {r0, r2, r7, r8, ip, lr, pc}
    21b0:			; <UNDEFINED> instruction: 0xf7ff6920
    21b4:			; <UNDEFINED> instruction: 0x4606ed1a
    21b8:			; <UNDEFINED> instruction: 0xf47f2800
    21bc:			; <UNDEFINED> instruction: 0xf8dfaf7e
    21c0:			; <UNDEFINED> instruction: 0xf1041608
    21c4:	ldrbtmi	r0, [r9], #-16
    21c8:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    21cc:	vmlal.s8	q9, d0, d0
    21d0:			; <UNDEFINED> instruction: 0x212c8292
    21d4:			; <UNDEFINED> instruction: 0xf7ff2001
    21d8:			; <UNDEFINED> instruction: 0x4605ecd8
    21dc:			; <UNDEFINED> instruction: 0xf0002800
    21e0:	cmncs	r7, #-1610612729	; 0xa0000007
    21e4:	eorvs	r9, fp, r7, lsl #16
    21e8:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    21ec:	rsbvs	r4, r8, r1, lsl #12
    21f0:			; <UNDEFINED> instruction: 0xf0002800
    21f4:	stmdbvs	r0!, {r5, r6, r9, pc}
    21f8:			; <UNDEFINED> instruction: 0xf7ff462a
    21fc:	stmdacs	r0, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    2200:	subhi	pc, r5, #192, 4
    2204:			; <UNDEFINED> instruction: 0xf7ff4630
    2208:	stmdacs	r6, {r2, sl, fp, sp, lr, pc}
    220c:	svcge	0x0055f77f
    2210:	ldrmi	pc, [r8, #2271]!	; 0x8df
    2214:	stmdavs	r8!, {r0, r4, r5, r9, sl, lr}^
    2218:	teqpl	sp, #64, 4	; <UNPREDICTABLE>
    221c:	strls	r4, [r1], #-1148	; 0xfffffb84
    2220:	strmi	pc, [ip, #2271]!	; 0x8df
    2224:	strcs	pc, [ip, #2271]!	; 0x8df
    2228:	andls	r4, r2, ip, ror r4
    222c:	andcs	r4, r7, sl, ror r4
    2230:	rscvc	pc, r0, #8388608	; 0x800000
    2234:	strtmi	r9, [r2], -r0, lsl #4
    2238:			; <UNDEFINED> instruction: 0xf7ff3203
    223c:	ldr	lr, [ip, -r4, lsr #26]!
    2240:	ldreq	pc, [r4, #2271]	; 0x8df
    2244:	cmpvc	fp, #64, 4	; <UNPREDICTABLE>
    2248:	tstcs	r0, r5, lsl #20
    224c:	strpl	pc, [ip, #2271]	; 0x8df
    2250:			; <UNDEFINED> instruction: 0xf5004478
    2254:	andcc	r7, r3, #214	; 0xd6
    2258:	smlsdxls	r2, sp, r4, r4
    225c:	streq	lr, [r0, #-2509]	; 0xfffff633
    2260:			; <UNDEFINED> instruction: 0xf7ff2007
    2264:	usat	lr, #10, r0, lsl #26
    2268:	ldrbpl	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    226c:	ldmdbvs	r7!, {r0, r1, r3, sl, fp, sp, pc}^
    2270:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2274:			; <UNDEFINED> instruction: 0xf8cd447d
    2278:			; <UNDEFINED> instruction: 0xf8cd9000
    227c:	stcgt	0, cr9, [pc, #-144]	; 21f4 <log_oom_internal@plt+0x498>
    2280:	blge	2732c4 <log_oom_internal@plt+0x271568>
    2284:	muleq	r3, r5, r8
    2288:	stm	r4, {r1, r4, r5, sl, fp, sp, lr}
    228c:	ldrtmi	r0, [r8], -r3
    2290:			; <UNDEFINED> instruction: 0xf7ffa90b
    2294:	cdpne	12, 0, cr14, cr7, cr0, {4}
    2298:			; <UNDEFINED> instruction: 0x6c70db08
    229c:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    22a0:	strbmi	r9, [sl], -r9, lsl #18
    22a4:			; <UNDEFINED> instruction: 0xf7ff4648
    22a8:	strmi	lr, [r7], -ip, ror #22
    22ac:	tstlt	r8, r9, lsl #16
    22b0:	stcl	7, cr15, [lr], #1020	; 0x3fc
    22b4:	ldrbtcc	pc, [pc], #79	; 22bc <log_oom_internal@plt+0x560>	; <UNPREDICTABLE>
    22b8:			; <UNDEFINED> instruction: 0xf7ff4620
    22bc:	svccs	0x0000ebf2
    22c0:	stcge	6, cr15, [sl, #764]!	; 0x2fc
    22c4:			; <UNDEFINED> instruction: 0xf04fe5a1
    22c8:			; <UNDEFINED> instruction: 0xf7ff30ff
    22cc:	ldr	lr, [ip, #3050]	; 0xbea
    22d0:			; <UNDEFINED> instruction: 0xf77f429d
    22d4:	strtmi	sl, [r0], -r6, ror #28
    22d8:	stc2	0, cr15, [lr], {1}
    22dc:	ldrt	r4, [fp], r7, lsl #12
    22e0:	strmi	pc, [r0, #-2271]	; 0xfffff721
    22e4:	movwvc	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    22e8:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    22ec:			; <UNDEFINED> instruction: 0xf8df2000
    22f0:	ldrbtmi	r1, [ip], #-1276	; 0xfffffb04
    22f4:			; <UNDEFINED> instruction: 0xf504447a
    22f8:	ldrbtmi	r7, [r9], #-1220	; 0xfffffb3c
    22fc:	strls	r3, [r0], #-515	; 0xfffffdfd
    2300:	ldc	7, cr15, [r4], #1020	; 0x3fc
    2304:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2308:			; <UNDEFINED> instruction: 0xf8df4620
    230c:	vshl.s8	q9, q12, q8
    2310:	ldrbtmi	r7, [r9], #-770	; 0xfffffcfe
    2314:	strbvc	pc, [r4], #1281	; 0x501	; <UNPREDICTABLE>
    2318:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    231c:	strls	r4, [r0], #-1146	; 0xfffffb86
    2320:	andcc	r4, r3, #2030043136	; 0x79000000
    2324:	stc	7, cr15, [r2], #1020	; 0x3fc
    2328:			; <UNDEFINED> instruction: 0xf7ff4648
    232c:	stmdacs	r2, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    2330:	sbcshi	pc, r2, r0, lsl #6
    2334:			; <UNDEFINED> instruction: 0xf04f427f
    2338:	rscslt	r3, pc, #-16777216	; 0xff000000
    233c:			; <UNDEFINED> instruction: 0xe7bb427f
    2340:	str	r2, [r2], r0, lsl #14
    2344:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2348:	cfldrsvs	mvf4, [sl], {123}	; 0x7b
    234c:			; <UNDEFINED> instruction: 0xf43f2a00
    2350:			; <UNDEFINED> instruction: 0xf893ae0a
    2354:	stmdacs	r0, {r2, r3, r4, r5}
    2358:	rscshi	pc, pc, r0, asr #32
    235c:	strtcc	pc, [r4], #-2271	; 0xfffff721
    2360:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2364:	addsmi	r6, sp, #1769472	; 0x1b0000
    2368:	ldclge	7, cr15, [sp, #252]!	; 0xfc
    236c:	bl	1440370 <log_oom_internal@plt+0x143e614>
    2370:			; <UNDEFINED> instruction: 0xf77f2802
    2374:			; <UNDEFINED> instruction: 0xf8dfad44
    2378:	tstcs	r6, r8, lsl #9
    237c:	strcs	pc, [r4], #2271	; 0x8df
    2380:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    2384:	streq	pc, [r0], #2271	; 0x8df
    2388:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    238c:	teqvc	r5, #64, 4	; <UNPREDICTABLE>
    2390:			; <UNDEFINED> instruction: 0xf5024478
    2394:	stmib	sp, {r1, r2, r3, r6, r7, r9, ip, sp, lr}^
    2398:	strmi	r2, [r2], -r0, lsl #12
    239c:	andcc	r2, r3, #3
    23a0:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    23a4:	ldrb	r4, [fp, #1543]	; 0x607
    23a8:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    23ac:			; <UNDEFINED> instruction: 0xf8df4620
    23b0:	vshl.s8	<illegal reg q8.5>, q8, q0
    23b4:	ldrbtmi	r5, [fp], #-533	; 0xfffffdeb
    23b8:	ldrbtmi	r4, [r9], #-1731	; 0xfffff93d
    23bc:	mvnvc	pc, #12582912	; 0xc00000
    23c0:			; <UNDEFINED> instruction: 0xf8dd3103
    23c4:			; <UNDEFINED> instruction: 0xf7ff8010
    23c8:	strmi	lr, [r7], -sl, asr #25
    23cc:			; <UNDEFINED> instruction: 0xf6ff2f00
    23d0:			; <UNDEFINED> instruction: 0xf8dfaf7a
    23d4:	ldrbtmi	r6, [lr], #-1088	; 0xfffffbc0
    23d8:			; <UNDEFINED> instruction: 0xf7ff6970
    23dc:			; <UNDEFINED> instruction: 0x1e04ea5e
    23e0:	addhi	pc, pc, r0, asr #5
    23e4:			; <UNDEFINED> instruction: 0xff8af003
    23e8:	vmull.p8	<illegal reg q8.5>, d0, d7
    23ec:			; <UNDEFINED> instruction: 0xf0038093
    23f0:	mcrne	14, 0, pc, cr7, cr7, {4}	; <UNPREDICTABLE>
    23f4:	rschi	pc, r9, r0, asr #5
    23f8:	andeq	pc, r1, #111	; 0x6f
    23fc:	cdp	3, 1, cr2, cr8, cr0, {0}
    2400:	stmib	sp, {r4, r7, r9, fp, ip, lr}^
    2404:	and	r2, r2, r9, lsl #6
    2408:			; <UNDEFINED> instruction: 0xf0029808
    240c:	ldmdbvs	r0!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    2410:	strtmi	r2, [sl], -r0, lsl #6
    2414:			; <UNDEFINED> instruction: 0xf7ff4659
    2418:	stmdacs	r0, {r2, r7, r9, fp, sp, lr, pc}
    241c:	ldfmip	f5, [lr, #976]!	; 0x3d0
    2420:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    2424:	bvs	fe43dc8c <log_oom_internal@plt+0xfe43bf30>
    2428:	andls	r4, sl, sp, ror r4
    242c:	and	r9, r2, r9, lsl #6
    2430:			; <UNDEFINED> instruction: 0xf0029808
    2434:	stmiavs	r8!, {r0, r1, r5, r7, fp, ip, sp, lr, pc}^
    2438:	ldrtmi	r2, [r2], -r0, lsl #6
    243c:			; <UNDEFINED> instruction: 0xf7ff4659
    2440:	stmdacs	r0, {r4, r5, r6, r9, fp, sp, lr, pc}
    2444:			; <UNDEFINED> instruction: 0x4607d1f4
    2448:	cdp2	0, 7, cr15, cr0, cr2, {0}
    244c:	vmull.p8	<illegal reg q8.5>, d0, d5
    2450:			; <UNDEFINED> instruction: 0x462080d8
    2454:	bl	940458 <log_oom_internal@plt+0x93e6fc>
    2458:	blmi	ffc3b7d8 <log_oom_internal@plt+0xffc39a7c>
    245c:	ldmibmi	r0!, {r5, r9, sl, lr}^
    2460:	eorpl	pc, r2, #64, 4
    2464:			; <UNDEFINED> instruction: 0x465e447b
    2468:			; <UNDEFINED> instruction: 0xf5034479
    246c:	smlattcc	r3, r0, r3, r7
    2470:			; <UNDEFINED> instruction: 0xf8dd46c3
    2474:			; <UNDEFINED> instruction: 0xf7ff8010
    2478:			; <UNDEFINED> instruction: 0x4607ec72
    247c:			; <UNDEFINED> instruction: 0xf0004630
    2480:	str	pc, [r3, fp, lsr #21]!
    2484:	bl	ff840488 <log_oom_internal@plt+0xff83e72c>
    2488:	andcs	r4, r0, r3, lsl #12
    248c:			; <UNDEFINED> instruction: 0xf7ff681f
    2490:	stmdacs	r2, {r6, r7, r9, fp, sp, lr, pc}
    2494:	svccs	0x0000dc4b
    2498:	ldrbtcc	pc, [pc], #79	; 24a0 <log_oom_internal@plt+0x744>	; <UNPREDICTABLE>
    249c:	rsbsmi	fp, pc, #184, 30	; 0x2e0
    24a0:	rsbsmi	fp, pc, #-268435441	; 0xf000000f
    24a4:	stcne	7, cr14, [r8, #-32]	; 0xffffffe0
    24a8:	mvncc	pc, #64, 4
    24ac:			; <UNDEFINED> instruction: 0xf7ff2201
    24b0:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr, pc}
    24b4:	stclge	6, cr15, [r6, #764]!	; 0x2fc
    24b8:			; <UNDEFINED> instruction: 0x46204bda
    24bc:	vst2.<illegal width 64>	{d20,d22}, [pc :64], sl
    24c0:	ldrbtmi	r6, [fp], #-755	; 0xfffffd0d
    24c4:	ldrbtcc	pc, [pc], #79	; 24cc <log_oom_internal@plt+0x770>	; <UNPREDICTABLE>
    24c8:			; <UNDEFINED> instruction: 0xf5034479
    24cc:	ldrdcc	r7, [r3, -r4]
    24d0:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    24d4:	strbt	r4, [pc], r7, lsl #12
    24d8:			; <UNDEFINED> instruction: 0x46394ad4
    24dc:	vtst.8	q10, q8, q2
    24e0:	ldclmi	3, cr7, [r4], {125}	; 0x7d
    24e4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    24e8:	sbcsvc	pc, r4, #8388608	; 0x800000
    24ec:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    24f0:	cfstrdne	mvd2, [r2], {0}
    24f4:			; <UNDEFINED> instruction: 0xf7ff2003
    24f8:			; <UNDEFINED> instruction: 0xf04febc6
    24fc:			; <UNDEFINED> instruction: 0x460734ff
    2500:	ldrdcs	lr, [r0], -sl
    2504:	b	fe140508 <log_oom_internal@plt+0xfe13e7ac>
    2508:	mcrrle	8, 0, r2, sl, cr2
    250c:	rscslt	r4, pc, #1879048198	; 0x70000006
    2510:			; <UNDEFINED> instruction: 0xe6d1427f
    2514:			; <UNDEFINED> instruction: 0xf7ff2000
    2518:	stmdacs	r2, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    251c:	rsbsmi	sp, pc, #26368	; 0x6700
    2520:	rsbsmi	fp, pc, #-268435441	; 0xf000000f
    2524:	strbmi	lr, [r3], r8, asr #13
    2528:			; <UNDEFINED> instruction: 0x8010f8dd
    252c:	stmiami	r2, {r0, r4, r6, r8, r9, sl, sp, lr, pc}^
    2530:	bmi	ff093e1c <log_oom_internal@plt+0xff0920c0>
    2534:	orrsvc	pc, r2, #64, 4
    2538:	cfstrdmi	mvd4, [r1, #480]	; 0x1e0
    253c:			; <UNDEFINED> instruction: 0xf04f447a
    2540:			; <UNDEFINED> instruction: 0xf50234ff
    2544:	ldrbtmi	r7, [sp], #-724	; 0xfffffd2c
    2548:	strcs	lr, [r0, #-2509]	; 0xfffff633
    254c:	andcs	r4, r3, r2, lsl #12
    2550:			; <UNDEFINED> instruction: 0xf7ff3203
    2554:			; <UNDEFINED> instruction: 0x4607eb98
    2558:	ldrtmi	lr, [r8], -lr, lsr #13
    255c:	b	1640560 <log_oom_internal@plt+0x163e804>
    2560:			; <UNDEFINED> instruction: 0xf77f2802
    2564:	cdpmi	12, 11, cr10, cr7, cr12, {2}
    2568:	bmi	fedca9c8 <log_oom_internal@plt+0xfedc8c6c>
    256c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    2570:	ldrbtmi	r4, [lr], #-2230	; 0xfffff74a
    2574:	vqshl.s8	q10, q13, q0
    2578:	ldrbtmi	r7, [r8], #-817	; 0xfffffccf
    257c:	andcs	lr, r0, r9, lsl #14
    2580:	b	11c0584 <log_oom_internal@plt+0x11be828>
    2584:			; <UNDEFINED> instruction: 0xf77f2802
    2588:	mrcmi	12, 5, sl, cr1, cr10, {1}
    258c:	bmi	fec4a9ec <log_oom_internal@plt+0xfec48c90>
    2590:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    2594:	ldrbtmi	r4, [lr], #-2224	; 0xfffff750
    2598:	vqshl.s8	q10, q13, q0
    259c:	ldrbtmi	r7, [r8], #-795	; 0xfffffce5
    25a0:	bmi	febbc184 <log_oom_internal@plt+0xfebba428>
    25a4:			; <UNDEFINED> instruction: 0x73a1f240
    25a8:	strtmi	r4, [r1], -sp, lsr #17
    25ac:	cfstrsmi	mvf4, [sp, #488]!	; 0x1e8
    25b0:			; <UNDEFINED> instruction: 0xf5024478
    25b4:	ldrbtmi	r7, [sp], #-724	; 0xfffffd2c
    25b8:	andls	r9, r0, #4194304	; 0x400000
    25bc:	andcs	r4, r3, r2, lsl #12
    25c0:			; <UNDEFINED> instruction: 0xf7ff3203
    25c4:	strmi	lr, [r7], -r0, ror #22
    25c8:	andcs	lr, r0, r6, ror r6
    25cc:	b	8405d0 <log_oom_internal@plt+0x83e874>
    25d0:	stcle	8, cr2, [r4, #8]!
    25d4:	ldrtmi	r4, [r9], -r4, lsr #29
    25d8:	vpmax.s8	d20, d16, d20
    25dc:	stmiami	r4!, {r0, r3, r5, r7, r8, r9, ip, sp, lr}
    25e0:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    25e4:			; <UNDEFINED> instruction: 0xf5024478
    25e8:			; <UNDEFINED> instruction: 0x960172d4
    25ec:	cdpmi	7, 10, cr14, cr1, cr5, {7}
    25f0:	bmi	fe853edc <log_oom_internal@plt+0xfe852180>
    25f4:			; <UNDEFINED> instruction: 0x73a5f240
    25f8:	ldrbtmi	r4, [lr], #-2208	; 0xfffff760
    25fc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    2600:			; <UNDEFINED> instruction: 0x4638e7f1
    2604:	b	140608 <log_oom_internal@plt+0x13e8ac>
    2608:	stcle	8, cr2, [r3], {2}
    260c:	rscslt	r4, pc, #-268435450	; 0xf0000006
    2610:			; <UNDEFINED> instruction: 0xe651427f
    2614:			; <UNDEFINED> instruction: 0x46294e9a
    2618:	vpmin.s8	d20, d16, d10
    261c:	ldmmi	sl, {r0, r1, r4, r5, r7, r8, r9, ip, sp, lr}
    2620:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    2624:			; <UNDEFINED> instruction: 0xe7de4478
    2628:	vfma.f32	d20, d16, d8
    262c:	bmi	fe61f2e8 <log_oom_internal@plt+0xfe61d58c>
    2630:	ldmibmi	r8, {sp}
    2634:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2638:	sbcvc	pc, r4, #8388608	; 0x800000
    263c:	andls	r4, r0, #2030043136	; 0x79000000
    2640:	andcc	r4, r3, #35651584	; 0x2200000
    2644:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2648:	vpadd.i8	d20, d16, d3
    264c:	ldmibmi	r3, {r1, r2, r3, r4, r9, ip, lr}
    2650:	ldrbtmi	r4, [fp], #-1630	; 0xfffff9a2
    2654:	ldrbtmi	r4, [r9], #-1731	; 0xfffff93d
    2658:	mvnvc	pc, #12582912	; 0xc00000
    265c:			; <UNDEFINED> instruction: 0xf8dd3103
    2660:			; <UNDEFINED> instruction: 0xf7ff8010
    2664:			; <UNDEFINED> instruction: 0x4607eb7c
    2668:	blmi	fe37c290 <log_oom_internal@plt+0xfe37a534>
    266c:	andspl	pc, r9, #64, 4
    2670:	strbmi	r4, [r3], ip, lsl #19
    2674:			; <UNDEFINED> instruction: 0xf8dd447b
    2678:	ldrbtmi	r8, [r9], #-16
    267c:	mvnvc	pc, #12582912	; 0xc00000
    2680:			; <UNDEFINED> instruction: 0xf7ff3103
    2684:	strmi	lr, [r7], -ip, ror #22
    2688:			; <UNDEFINED> instruction: 0xf7ffe6a0
    268c:	blmi	fe1bceec <log_oom_internal@plt+0xfe1bb190>
    2690:	stmibmi	r6, {r4, r5, r9, sl, lr}
    2694:	eorspl	pc, fp, #64, 4
    2698:	uxtab16mi	r4, r3, fp, ror #8
    269c:			; <UNDEFINED> instruction: 0xf5034479
    26a0:	smlattcc	r3, r0, r3, r7
    26a4:			; <UNDEFINED> instruction: 0x8010f8dd
    26a8:	bl	16406ac <log_oom_internal@plt+0x163e950>
    26ac:	strtmi	r4, [r8], -r7, lsl #12
    26b0:			; <UNDEFINED> instruction: 0xf992f000
    26b4:	blmi	1fbc0e4 <log_oom_internal@plt+0x1fba388>
    26b8:	eorspl	pc, r7, #64, 4
    26bc:			; <UNDEFINED> instruction: 0x46c3497d
    26c0:			; <UNDEFINED> instruction: 0xf8dd447b
    26c4:	ldrbtmi	r8, [r9], #-16
    26c8:	mvnvc	pc, #12582912	; 0xc00000
    26cc:			; <UNDEFINED> instruction: 0xf7ff3103
    26d0:	strmi	lr, [r7], -r6, asr #22
    26d4:	blmi	1e3c688 <log_oom_internal@plt+0x1e3a92c>
    26d8:	eorspl	pc, r2, #64, 4
    26dc:			; <UNDEFINED> instruction: 0x46c34977
    26e0:			; <UNDEFINED> instruction: 0xf8dd447b
    26e4:	ldrbtmi	r8, [r9], #-16
    26e8:	mvnvc	pc, #12582912	; 0xc00000
    26ec:			; <UNDEFINED> instruction: 0xf7ff3103
    26f0:			; <UNDEFINED> instruction: 0x4607eb36
    26f4:	blmi	1cbc0a4 <log_oom_internal@plt+0x1cba348>
    26f8:	ldmdbmi	r2!, {r4, r5, r9, sl, lr}^
    26fc:	eorpl	pc, lr, #64, 4
    2700:	uxtab16mi	r4, r3, fp, ror #8
    2704:			; <UNDEFINED> instruction: 0xf5034479
    2708:	smlattcc	r3, r0, r3, r7
    270c:			; <UNDEFINED> instruction: 0x8010f8dd
    2710:	bl	940714 <log_oom_internal@plt+0x93e9b8>
    2714:	ldrb	r4, [r9], -r7, lsl #12
    2718:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    271c:	ldr	r4, [pc], #-1543	; 2724 <log_oom_internal@plt+0x9c8>
    2720:	andeq	r6, r1, r6, lsl #1
    2724:	andeq	r0, r0, r0, asr #3
    2728:	andeq	r6, r1, ip, ror r0
    272c:	ldrdeq	r0, [r0], -r4
    2730:	andeq	r0, r0, r8, asr #3
    2734:	ldrdeq	r6, [r1], -r0
    2738:	andeq	r5, r1, r2, asr lr
    273c:	andeq	r5, r0, r8, lsl #10
    2740:	andeq	r5, r0, r2, ror #13
    2744:	ldrdeq	r0, [r0], -r8
    2748:	ldrdeq	r0, [r0], -ip
    274c:	andeq	r5, r1, r6, lsr #31
    2750:	andeq	r5, r0, lr, asr #3
    2754:	andeq	r5, r0, lr, asr #3
    2758:	andeq	r0, r0, ip, ror #3
    275c:	ldrdeq	r5, [r0], -r0
    2760:	andeq	r6, r1, r6, asr #3
    2764:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2768:	andeq	r5, r0, ip, lsl #7
    276c:	muleq	r1, r4, r1
    2770:	andeq	r6, r1, r4, ror #2
    2774:	andeq	r6, r1, r8, asr r1
    2778:	strdeq	r5, [r0], -r6
    277c:	muleq	r0, r8, r7
    2780:	andeq	r6, r1, sl, lsl r1
    2784:	andeq	r0, r0, r4, asr #3
    2788:	andeq	r6, r1, r0, asr r0
    278c:	ldrdeq	r6, [r1], -r2
    2790:	andeq	r4, r0, lr, ror #13
    2794:	andeq	r5, r0, r8, asr #10
    2798:	muleq	r0, r6, r3
    279c:	ldrdeq	r4, [r0], -r8
    27a0:	andeq	r4, r0, r8, lsr #13
    27a4:	andeq	r5, r0, sl, asr #6
    27a8:	andeq	r6, r1, lr
    27ac:	andeq	r4, r0, r0, asr r6
    27b0:	andeq	r5, r1, ip, ror #31
    27b4:	andeq	r5, r1, r4, asr #31
    27b8:	andeq	r5, r1, r6, lsr #23
    27bc:	andeq	r5, r0, r0, lsr r3
    27c0:	andeq	r5, r0, r8, ror #7
    27c4:	andeq	r5, r1, r6, ror #29
    27c8:	andeq	r5, r1, r6, asr #21
    27cc:	andeq	r5, r0, r4, lsr #4
    27d0:			; <UNDEFINED> instruction: 0x000044bc
    27d4:	andeq	r5, r0, r4, lsl r3
    27d8:	strdeq	r5, [r0], -r0
    27dc:	andeq	r5, r0, r8, lsl r1
    27e0:	andeq	r5, r1, ip, lsl #27
    27e4:	andeq	r5, r0, lr, asr #4
    27e8:	strdeq	r4, [r0], -r0
    27ec:	andeq	r4, r0, r6, asr #26
    27f0:	andeq	r5, r0, lr, lsr #4
    27f4:	andeq	r4, r0, r8, asr #7
    27f8:	andeq	r4, r0, ip, lsr #26
    27fc:	andeq	r5, r1, r0, asr #26
    2800:	andeq	r4, r0, r4, lsl #31
    2804:			; <UNDEFINED> instruction: 0x000051b6
    2808:	andeq	r4, r0, r4, asr r3
    280c:	andeq	r5, r0, sl, lsl #3
    2810:	andeq	r4, r0, sl, lsr #6
    2814:			; <UNDEFINED> instruction: 0x00015cb2
    2818:	andeq	r5, r1, r0, ror #24
    281c:	ldrdeq	r5, [r0], -ip
    2820:	andeq	r4, r0, ip, ror r2
    2824:	andeq	r5, r0, lr, ror r0
    2828:	andeq	r4, r0, ip, lsl r2
    282c:	andeq	r5, r0, ip, asr r0
    2830:	strdeq	r4, [r0], -lr
    2834:	andeq	r4, r0, r8, ror #28
    2838:	andeq	r4, r0, ip, lsr #3
    283c:	andeq	r5, r0, r4
    2840:	andeq	r4, r0, lr, lsl #29
    2844:	andeq	r4, r0, r2, ror #26
    2848:	andeq	r4, r0, ip, asr #31
    284c:	andeq	r4, r0, sl, ror #2
    2850:	andeq	r4, r0, r2, ror #25
    2854:	andeq	r4, r0, r8, lsr #31
    2858:	andeq	r4, r0, r6, asr #2
    285c:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    2860:	andeq	r4, r0, r4, lsr r1
    2864:			; <UNDEFINED> instruction: 0x00004eb6
    2868:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    286c:	andeq	r4, r0, lr, asr pc
    2870:	andeq	r4, r0, r0, lsl #2
    2874:	muleq	r0, r6, lr
    2878:	andeq	r4, r0, r4, asr #30
    287c:	andeq	r4, r0, r6, ror #1
    2880:			; <UNDEFINED> instruction: 0x00004eb8
    2884:	andeq	r4, r0, lr, lsl pc
    2888:	andeq	r4, r0, r0, asr #1
    288c:	strheq	r4, [r0], -r0
    2890:	andeq	r4, r0, sl, lsl #30
    2894:	andeq	r4, r0, r0, lsl #25
    2898:	andeq	r4, r0, lr, ror #29
    289c:	andeq	r4, r0, lr, lsl #1
    28a0:	andeq	r4, r0, ip, asr #29
    28a4:	andeq	r4, r0, sl, rrx
    28a8:	andeq	r4, r0, r8, lsr #29
    28ac:	andeq	r4, r0, r8, asr #32
    28b0:	andeq	r4, r0, r0, lsl #29
    28b4:	andeq	r4, r0, lr, lsl r0
    28b8:	andeq	r4, r0, r0, ror #28
    28bc:	strdeq	r3, [r0], -lr
    28c0:	andeq	r4, r0, r0, asr #28
    28c4:	andeq	r3, r0, r0, ror #31
    28c8:	bleq	3ea0c <log_oom_internal@plt+0x3ccb0>
    28cc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    28d0:	strbtmi	fp, [sl], -r2, lsl #24
    28d4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    28d8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    28dc:	ldrmi	sl, [sl], #776	; 0x308
    28e0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    28e4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    28e8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    28ec:			; <UNDEFINED> instruction: 0xf85a4b06
    28f0:	stmdami	r6, {r0, r1, ip, sp}
    28f4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    28f8:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28fc:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2900:	andeq	r5, r1, r4, lsl #10
    2904:	andeq	r0, r0, r8, ror #3
    2908:	andeq	r0, r0, r0, ror #3
    290c:	andeq	r0, r0, ip, asr #3
    2910:	ldr	r3, [pc, #20]	; 292c <log_oom_internal@plt+0xbd0>
    2914:	ldr	r2, [pc, #20]	; 2930 <log_oom_internal@plt+0xbd4>
    2918:	add	r3, pc, r3
    291c:	ldr	r2, [r3, r2]
    2920:	cmp	r2, #0
    2924:	bxeq	lr
    2928:	b	1ccc <__gmon_start__@plt>
    292c:	andeq	r5, r1, r4, ror #9
    2930:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2934:	blmi	1d4954 <log_oom_internal@plt+0x1d2bf8>
    2938:	bmi	1d3b20 <log_oom_internal@plt+0x1d1dc4>
    293c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2940:	andle	r4, r3, sl, ror r4
    2944:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2948:	ldrmi	fp, [r8, -r3, lsl #2]
    294c:	svclt	0x00004770
    2950:	andeq	r5, r1, r4, ror #13
    2954:	andeq	r5, r1, r0, ror #13
    2958:	andeq	r5, r1, r0, asr #9
    295c:	andeq	r0, r0, r4, ror #3
    2960:	stmdbmi	r9, {r3, fp, lr}
    2964:	bmi	253b4c <log_oom_internal@plt+0x251df0>
    2968:	bne	253b54 <log_oom_internal@plt+0x251df8>
    296c:	svceq	0x00cb447a
    2970:			; <UNDEFINED> instruction: 0x01a1eb03
    2974:	andle	r1, r3, r9, asr #32
    2978:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    297c:	ldrmi	fp, [r8, -r3, lsl #2]
    2980:	svclt	0x00004770
    2984:			; <UNDEFINED> instruction: 0x000156b8
    2988:			; <UNDEFINED> instruction: 0x000156b4
    298c:	muleq	r1, r4, r4
    2990:	strdeq	r0, [r0], -r4
    2994:	blmi	2afdbc <log_oom_internal@plt+0x2ae060>
    2998:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    299c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    29a0:	blmi	270f54 <log_oom_internal@plt+0x26f1f8>
    29a4:	ldrdlt	r5, [r3, -r3]!
    29a8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    29ac:			; <UNDEFINED> instruction: 0xf7ff6818
    29b0:			; <UNDEFINED> instruction: 0xf7ffe9a0
    29b4:	blmi	1c28b8 <log_oom_internal@plt+0x1c0b5c>
    29b8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    29bc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    29c0:	andeq	r5, r1, sl, ror #13
    29c4:	andeq	r5, r1, r4, ror #8
    29c8:	strdeq	r0, [r0], -r8
    29cc:	andeq	r5, r1, r2, asr r6
    29d0:	andeq	r5, r1, sl, asr #13
    29d4:	svclt	0x0000e7c4
    29d8:			; <UNDEFINED> instruction: 0x4604b510
    29dc:			; <UNDEFINED> instruction: 0xf7fe6840
    29e0:	stmiavs	r0!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    29e4:	svc	0x0072f7fe
    29e8:			; <UNDEFINED> instruction: 0xf7fe68e0
    29ec:	stmdbvs	r0!, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    29f0:	svc	0x006cf7fe
    29f4:			; <UNDEFINED> instruction: 0xf7fe6960
    29f8:	stmibvs	r0!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    29fc:	svc	0x0066f7fe
    2a00:			; <UNDEFINED> instruction: 0xf7fe69e0
    2a04:	strtmi	lr, [r0], -r4, ror #30
    2a08:			; <UNDEFINED> instruction: 0x4010e8bd
    2a0c:	svclt	0x005cf7fe
    2a10:	strb	fp, [r1, r0, lsl #2]!
    2a14:	svclt	0x00004770
    2a18:			; <UNDEFINED> instruction: 0xf7fe6800
    2a1c:	svclt	0x0000bf55
    2a20:	svclt	0x0000e7fa
    2a24:			; <UNDEFINED> instruction: 0xf7ffb508
    2a28:	stmdavs	r0, {r4, r8, fp, sp, lr, pc}
    2a2c:	sfmlt	f4, 4, [r8, #-256]	; 0xffffff00
    2a30:	mvnsmi	lr, sp, lsr #18
    2a34:			; <UNDEFINED> instruction: 0xf8df4615
    2a38:	addslt	r2, r6, r8, lsr #24
    2a3c:	stccc	8, cr15, [r4], #-892	; 0xfffffc84
    2a40:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    2a44:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a48:			; <UNDEFINED> instruction: 0xf04f9315
    2a4c:	stmib	sp, {r8, r9}^
    2a50:	stmib	sp, {r0, r4, sl, lr}^
    2a54:	stmib	sp, {r0, r1, r2, r3, sl, lr}^
    2a58:	stmib	sp, {r0, r2, r3, sl, lr}^
    2a5c:	stmib	sp, {r0, r1, r3, sl, lr}^
    2a60:	strls	r4, [r8], #-1033	; 0xfffffbf7
    2a64:			; <UNDEFINED> instruction: 0xf0002800
    2a68:	strmi	r8, [pc], -r2, ror #2
    2a6c:			; <UNDEFINED> instruction: 0xf0002900
    2a70:	stfcsd	f0, [r0, #-436]	; 0xfffffe4c
    2a74:	cmnhi	sl, r0	; <UNPREDICTABLE>
    2a78:	bge	46d6a4 <log_oom_internal@plt+0x46b948>
    2a7c:	strmi	r9, [r6], -r4, lsl #6
    2a80:	andls	sl, r0, #11264	; 0x2c00
    2a84:	stmdage	r7, {r0, r1, r8, r9, ip, pc}
    2a88:	andcs	sl, r8, #13312	; 0x3400
    2a8c:	strtmi	r9, [r1], -r2, lsl #6
    2a90:	strls	sl, [r5], #-2831	; 0xfffff4f1
    2a94:	blge	4a76a0 <log_oom_internal@plt+0x4a5944>
    2a98:			; <UNDEFINED> instruction: 0xf7ff9507
    2a9c:	cdpne	8, 0, cr14, cr5, cr6, {2}
    2aa0:	teqhi	fp, r0, asr #5	; <UNPREDICTABLE>
    2aa4:	stcle	13, cr2, [fp, #-4]!
    2aa8:	tstlt	r3, r7, lsl #22
    2aac:	blcs	20b20 <log_oom_internal@plt+0x1edc4>
    2ab0:	ldflsd	f5, [r2], {96}	; 0x60
    2ab4:			; <UNDEFINED> instruction: 0xf7ff4620
    2ab8:	stmdacs	r1, {r1, r4, r7, fp, sp, lr, pc}
    2abc:	andcs	sp, r0, r9, ror r0
    2ac0:	svc	0x00a6f7fe
    2ac4:	stcle	8, cr2, [r1, #-8]!
    2ac8:	blcs	fe740e4c <log_oom_internal@plt+0xfe73f0f0>
    2acc:			; <UNDEFINED> instruction: 0xf8df2116
    2ad0:			; <UNDEFINED> instruction: 0xf2c45b9c
    2ad4:	ldrbtmi	r0, [sl], #-256	; 0xffffff00
    2ad8:	ldrbtmi	r9, [sp], #-1028	; 0xfffffbfc
    2adc:			; <UNDEFINED> instruction: 0x63b3f44f
    2ae0:			; <UNDEFINED> instruction: 0xf8df4614
    2ae4:	strcc	r2, [ip], #-2956	; 0xfffff474
    2ae8:	ldrbtmi	r9, [sl], #-1795	; 0xfffff8fd
    2aec:	strls	r2, [r2], -r3
    2af0:	strmi	r9, [r2], #-1024	; 0xfffffc00
    2af4:			; <UNDEFINED> instruction: 0xf7ff9501
    2af8:	strmi	lr, [r4], -r6, asr #17
    2afc:	and	r9, r8, r8, lsl #16
    2b00:			; <UNDEFINED> instruction: 0xf7fe4620
    2b04:	stmdacs	r2, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
    2b08:	subhi	pc, r0, #0, 6
    2b0c:			; <UNDEFINED> instruction: 0xf06f9808
    2b10:			; <UNDEFINED> instruction: 0xf7fe0415
    2b14:	stmdals	r9, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2b18:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    2b1c:			; <UNDEFINED> instruction: 0xf7fe980a
    2b20:	stmdals	fp, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2b24:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    2b28:			; <UNDEFINED> instruction: 0xf7fe980c
    2b2c:	stmdals	sp, {r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2b30:	mcr	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2b34:			; <UNDEFINED> instruction: 0xf7fe980e
    2b38:	stmdals	pc, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2b3c:	mcr	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2b40:			; <UNDEFINED> instruction: 0xf7fe9810
    2b44:	ldmdals	r1, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    2b48:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2b4c:			; <UNDEFINED> instruction: 0xf7fe9812
    2b50:			; <UNDEFINED> instruction: 0xf8dfeebe
    2b54:			; <UNDEFINED> instruction: 0xf8df2b20
    2b58:	ldrbtmi	r3, [sl], #-2828	; 0xfffff4f4
    2b5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b60:	subsmi	r9, sl, r5, lsl fp
    2b64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b68:	strbhi	pc, [fp], #64	; 0x40	; <UNPREDICTABLE>
    2b6c:	andslt	r4, r6, r0, lsr #12
    2b70:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2b74:			; <UNDEFINED> instruction: 0xf7fe4620
    2b78:	stmdacs	r2, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    2b7c:			; <UNDEFINED> instruction: 0xf8dfddc6
    2b80:			; <UNDEFINED> instruction: 0x21162af8
    2b84:	beq	ffd40f08 <log_oom_internal@plt+0xffd3f1ac>
    2b88:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    2b8c:	bcc	ffc40f10 <log_oom_internal@plt+0xffc3f1b4>
    2b90:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    2b94:	ldrbtmi	r3, [fp], #-515	; 0xfffffdfd
    2b98:	movwcc	r9, #50947	; 0xc703
    2b9c:	vcgt.s8	d25, d0, d0
    2ba0:			; <UNDEFINED> instruction: 0x96025393
    2ba4:	andcs	r9, r3, r1
    2ba8:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bac:	stmdals	r8, {r2, r9, sl, lr}
    2bb0:	stmdavc	r4!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    2bb4:	msreq	SPSR_sxc, #164, 2	; 0x29
    2bb8:	vqdmulh.s<illegal width 8>	d2, d0, d14
    2bbc:	ldm	pc, {r8, pc}^	; <UNPREDICTABLE>
    2bc0:	andeq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
    2bc4:	ldrshteq	r0, [lr], #14
    2bc8:	ldrshteq	r0, [lr], #14
    2bcc:	strdeq	r0, [pc], -lr
    2bd0:	ldrshteq	r0, [lr], #14
    2bd4:	ldrshteq	r0, [lr], #14
    2bd8:	rscseq	r0, lr, pc
    2bdc:	strdeq	r0, [pc], -lr
    2be0:	stmdacs	r0, {r0, r4, fp, ip, pc}
    2be4:	rscshi	pc, r9, r0
    2be8:	blcs	20bfc <log_oom_internal@plt+0x1eea0>
    2bec:	rscshi	pc, r5, r0
    2bf0:			; <UNDEFINED> instruction: 0xf0002b2d
    2bf4:			; <UNDEFINED> instruction: 0xf8df80ee
    2bf8:	blge	409630 <log_oom_internal@plt+0x4078d4>
    2bfc:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    2c00:			; <UNDEFINED> instruction: 0xf7ff3110
    2c04:	cdpne	8, 0, cr14, cr4, cr12, {2}
    2c08:	mvnhi	pc, r0, asr #5
    2c0c:	tstcs	r0, r0, lsl r8
    2c10:	svc	0x0090f7fe
    2c14:			; <UNDEFINED> instruction: 0xf0002800
    2c18:	stmdals	pc, {r0, r2, r3, r4, r5, r6, r7, r8, pc}	; <UNPREDICTABLE>
    2c1c:			; <UNDEFINED> instruction: 0xf0002800
    2c20:	stmdavc	r3, {r0, r2, r3, r6, r7, r8, pc}
    2c24:			; <UNDEFINED> instruction: 0xf0002b00
    2c28:	blcs	b63354 <log_oom_internal@plt+0xb615f8>
    2c2c:	bichi	pc, r2, r0
    2c30:	bne	1540fb4 <log_oom_internal@plt+0x153f258>
    2c34:	andcs	sl, r0, #14336	; 0x3800
    2c38:	tstcc	r0, r9, ror r4
    2c3c:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c40:	vmull.p8	<illegal reg q8.5>, d0, d4
    2c44:	stmdals	sp, {r1, r2, r3, r5, r9, pc}
    2c48:			; <UNDEFINED> instruction: 0xf0002800
    2c4c:	stmdavc	r3, {r6, r7, r8, pc}
    2c50:			; <UNDEFINED> instruction: 0xf0002b00
    2c54:	blcs	b6334c <log_oom_internal@plt+0xb615f0>
    2c58:			; <UNDEFINED> instruction: 0x81b5f000
    2c5c:	bne	b40fe0 <log_oom_internal@plt+0xb3f284>
    2c60:	andcs	sl, r0, #12, 22	; 0x3000
    2c64:	tstcc	r0, r9, ror r4
    2c68:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c6c:	vmull.p8	<illegal reg q8.5>, d0, d4
    2c70:	stmdals	ip, {r0, r2, r9, pc}
    2c74:	svc	0x0040f7fe
    2c78:			; <UNDEFINED> instruction: 0xf0002800
    2c7c:	stmdals	fp, {r0, r4, r6, r9, pc}
    2c80:			; <UNDEFINED> instruction: 0xf0002800
    2c84:	stmdavc	r3, {r0, r3, r9, pc}
    2c88:			; <UNDEFINED> instruction: 0xf0002b00
    2c8c:	blcs	b634a8 <log_oom_internal@plt+0xb6174c>
    2c90:	mvnshi	pc, r0
    2c94:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2c98:	andcs	sl, r0, #10240	; 0x2800
    2c9c:	tstcc	r0, r9, ror r4
    2ca0:	svc	0x00fcf7fe
    2ca4:	vmull.p8	<illegal reg q8.5>, d0, d4
    2ca8:	stmdals	sl, {r0, r1, r3, r4, r9, pc}
    2cac:	svc	0x0036f7fe
    2cb0:			; <UNDEFINED> instruction: 0xf0002800
    2cb4:	stmdals	r9, {r1, r2, r4, r5, r6, r9, pc}
    2cb8:			; <UNDEFINED> instruction: 0xf0002800
    2cbc:	stmdavc	r3, {r2, r3, r5, r9, pc}
    2cc0:			; <UNDEFINED> instruction: 0xf0002b00
    2cc4:	blcs	b6356c <log_oom_internal@plt+0xb61810>
    2cc8:	eorhi	pc, r1, #0
    2ccc:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2cd0:	andcs	sl, r0, #8, 22	; 0x2000
    2cd4:	tstcc	r0, r9, ror r4
    2cd8:	svc	0x00e0f7fe
    2cdc:	vmull.p8	<illegal reg q8.5>, d0, d4
    2ce0:	stmdals	r8, {r0, r1, r2, r4, r5, r9, pc}
    2ce4:	svc	0x001af7fe
    2ce8:			; <UNDEFINED> instruction: 0xf0002800
    2cec:	blls	4a36cc <log_oom_internal@plt+0x4a1970>
    2cf0:	blcc	19e0d64 <log_oom_internal@plt+0x19df008>
    2cf4:	stmdale	r8!, {r1, r2, r3, r8, r9, fp, sp}^
    2cf8:			; <UNDEFINED> instruction: 0xf013e8df
    2cfc:	rsbeq	r0, r7, r9, lsl r1
    2d00:	rsbeq	r0, r7, r7, rrx
    2d04:	rsbeq	r0, r7, r7, rrx
    2d08:	ldrdeq	r0, [r7], #-15	; <UNPREDICTABLE>
    2d0c:	rsbeq	r0, r7, r7, rrx
    2d10:	sbceq	r0, r1, r7, rrx
    2d14:	rsbeq	r0, r7, r7, rrx
    2d18:			; <UNDEFINED> instruction: 0x46200074
    2d1c:	mrc	7, 3, APSR_nzcv, cr8, cr14, {7}
    2d20:	ldcle	8, cr2, [r3], #-8
    2d24:	stmdals	r8, {r2, r3, r5, r6, r9, lr}
    2d28:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2d2c:			; <UNDEFINED> instruction: 0xf8dfe6f1
    2d30:	vmla.i8	q9, q0, q12
    2d34:			; <UNDEFINED> instruction: 0xf8df5385
    2d38:			; <UNDEFINED> instruction: 0xf8df4964
    2d3c:	ldrbtmi	r1, [sl], #-2404	; 0xfffff69c
    2d40:	andcc	r4, r3, #124, 8	; 0x7c000000
    2d44:	strls	r4, [r0], #-1145	; 0xfffffb87
    2d48:	svc	0x0090f7fe
    2d4c:	ldmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2d50:			; <UNDEFINED> instruction: 0xf8df4608
    2d54:	vmul.i8	q10, q0, q2
    2d58:			; <UNDEFINED> instruction: 0xf8df5386
    2d5c:	ldrbtmi	r1, [sl], #-2384	; 0xfffff6b0
    2d60:	andcc	r4, r3, #124, 8	; 0x7c000000
    2d64:	strls	r4, [r0], #-1145	; 0xfffffb87
    2d68:	svc	0x0080f7fe
    2d6c:	stmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2d70:			; <UNDEFINED> instruction: 0xf8df4628
    2d74:	vmla.i8	q10, q0, q0
    2d78:			; <UNDEFINED> instruction: 0xf8df5387
    2d7c:	ldrbtmi	r1, [sl], #-2364	; 0xfffff6c4
    2d80:	andcc	r4, r3, #124, 8	; 0x7c000000
    2d84:	strls	r4, [r0], #-1145	; 0xfffffb87
    2d88:	svc	0x0070f7fe
    2d8c:	stmdbmi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d90:			; <UNDEFINED> instruction: 0xf8df2003
    2d94:	strtmi	r2, [r9], -ip, lsr #18
    2d98:	stmdbgt	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d9c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2da0:	ldrbtmi	r3, [ip], #1036	; 0x40c
    2da4:	strmi	r9, [r2], #-1024	; 0xfffffc00
    2da8:	orrpl	pc, lr, #64, 4
    2dac:	strls	r9, [r2], -r3, lsl #14
    2db0:	andgt	pc, r4, sp, asr #17
    2db4:	svc	0x0066f7fe
    2db8:	stmdals	r8, {r2, r9, sl, lr}
    2dbc:	andcs	lr, r0, r9, lsr #13
    2dc0:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2dc4:	vsub.i8	d2, d0, d2
    2dc8:	stmdals	r8, {r1, r2, r6, r8, pc}
    2dcc:	strbeq	pc, [r9], #-111	; 0xffffff91	; <UNPREDICTABLE>
    2dd0:	stmdavc	r3, {r0, r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}^
    2dd4:			; <UNDEFINED> instruction: 0xf47f2b00
    2dd8:			; <UNDEFINED> instruction: 0xf7feaf0e
    2ddc:	movwcs	lr, #3448	; 0xd78
    2de0:			; <UNDEFINED> instruction: 0xe71a9311
    2de4:	stmdacs	r0, {r0, r4, fp, ip, pc}
    2de8:	subshi	pc, r0, #0
    2dec:	ldmeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2df0:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2df4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2df8:			; <UNDEFINED> instruction: 0xf7fe300c
    2dfc:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    2e00:	sbchi	pc, r3, #192, 4
    2e04:	andcs	r2, r1, ip, lsr #2
    2e08:	mrc	7, 5, APSR_nzcv, cr14, cr14, {7}
    2e0c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2e10:	strbhi	pc, [r6, #-0]!	; <UNPREDICTABLE>
    2e14:	cmnlt	r6, lr, lsl #28
    2e18:			; <UNDEFINED> instruction: 0xf7fe4630
    2e1c:			; <UNDEFINED> instruction: 0x4604ed32
    2e20:			; <UNDEFINED> instruction: 0xf0002800
    2e24:	tstcs	r0, r4, lsr #6
    2e28:	rscvs	r4, lr, r0, lsr r6
    2e2c:			; <UNDEFINED> instruction: 0xf7fe910e
    2e30:			; <UNDEFINED> instruction: 0xf8dfedf6
    2e34:	movwcs	r2, #2204	; 0x89c
    2e38:	ldrbtmi	r9, [sl], #-3084	; 0xfffff3f4
    2e3c:	stmdbls	r8, {r1, r3, fp, ip, pc}
    2e40:	stmib	r5, {r1, r2, r4, r6, r7, fp, sp, lr}^
    2e44:	mvnvs	r4, r5
    2e48:	movwls	r9, #41740	; 0xa30c
    2e4c:	blls	4a7a74 <log_oom_internal@plt+0x4a5d18>
    2e50:	ldmdbls	r0, {r4, r5, r9, sl, lr}
    2e54:	ldmdavc	fp, {r9, sp}
    2e58:	andsls	r6, r0, #105	; 0x69
    2e5c:			; <UNDEFINED> instruction: 0xf7fe602b
    2e60:	strmi	lr, [r4], -r4, asr #29
    2e64:			; <UNDEFINED> instruction: 0xf0402800
    2e68:	stmdavs	r9!, {r0, r1, r6, r9, pc}^
    2e6c:			; <UNDEFINED> instruction: 0x462a4630
    2e70:	svc	0x006ef7fe
    2e74:	vmlal.s8	q9, d0, d0
    2e78:	stmdals	r8, {r0, r4, r6, r7, r8, r9, pc}
    2e7c:	blls	43c7a8 <log_oom_internal@plt+0x43aa4c>
    2e80:			; <UNDEFINED> instruction: 0xf0002b00
    2e84:	ldrdcs	r8, [r0], -r0
    2e88:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    2e8c:			; <UNDEFINED> instruction: 0xf77f2802
    2e90:			; <UNDEFINED> instruction: 0xf8dfae3d
    2e94:	tstcs	r6, r0, asr #16
    2e98:	ldmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2e9c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    2ea0:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2ea4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2ea8:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    2eac:	andcc	r9, r3, #0, 6
    2eb0:	mvnpl	pc, #64, 4
    2eb4:	strls	r9, [r2], -r3, lsl #14
    2eb8:	ldmdals	r1, {r2, r4, r5, r6, r9, sl, sp, lr, pc}
    2ebc:			; <UNDEFINED> instruction: 0xf0002800
    2ec0:	stmdals	lr, {r0, r1, r4, r5, r6, r9, pc}
    2ec4:			; <UNDEFINED> instruction: 0xf0002800
    2ec8:	strdcs	r8, [r0, -sl]
    2ecc:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    2ed0:			; <UNDEFINED> instruction: 0xf0002800
    2ed4:	blls	363940 <log_oom_internal@plt+0x361be4>
    2ed8:			; <UNDEFINED> instruction: 0xf0002b00
    2edc:	andcs	r8, r0, pc, lsr #5
    2ee0:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    2ee4:			; <UNDEFINED> instruction: 0xf77f2802
    2ee8:	blls	4ae734 <log_oom_internal@plt+0x4ac9d8>
    2eec:	ubfxcs	pc, pc, #17, #17
    2ef0:	ldrbtmi	r7, [sl], #-2075	; 0xfffff7e5
    2ef4:	ubfxpl	pc, pc, #17, #13
    2ef8:	andls	r2, r5, #3
    2efc:			; <UNDEFINED> instruction: 0xf8df2116
    2f00:	ldrbtmi	r2, [sp], #-2024	; 0xfffff818
    2f04:	ubfxmi	pc, pc, #17, #5
    2f08:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    2f0c:	movwls	r4, #17530	; 0x447a
    2f10:	andcc	r4, ip, #124, 8	; 0x7c000000
    2f14:	vshl.s8	d25, d1, d0
    2f18:	andls	r6, r0, #1409286144	; 0x54000000
    2f1c:	strls	r4, [r3, -sl, lsr #12]
    2f20:	strls	r4, [r2], -r2, lsl #8
    2f24:	mcr	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2f28:	stmdals	r8, {r2, r9, sl, lr}
    2f2c:	ldmdals	r1, {r0, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    2f30:			; <UNDEFINED> instruction: 0xf0002800
    2f34:	blls	363884 <log_oom_internal@plt+0x361b28>
    2f38:			; <UNDEFINED> instruction: 0xf0002b00
    2f3c:	mulcs	r0, r9, r1
    2f40:	stcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2f44:			; <UNDEFINED> instruction: 0xf77f2802
    2f48:			; <UNDEFINED> instruction: 0xf8dfade1
    2f4c:	ldrbtmi	r3, [fp], #-1956	; 0xfffff85c
    2f50:	sbfxcs	pc, pc, #17, #1
    2f54:			; <UNDEFINED> instruction: 0xf8df2116
    2f58:	vabdl.s8	q8, d20, d16
    2f5c:			; <UNDEFINED> instruction: 0xf8df0100
    2f60:	ldrbtmi	r4, [sl], #-1948	; 0xfffff864
    2f64:	andcc	r4, ip, #120, 8	; 0x78000000
    2f68:	movwls	r4, #21628	; 0x547c
    2f6c:	vrshl.s8	q9, <illegal reg q11.5>, q0
    2f70:	smlsdls	r3, r9, r3, r6
    2f74:	andls	r9, r0, #2097152	; 0x200000
    2f78:	andls	r4, r1, r2, lsr #12
    2f7c:	andcs	r3, r3, r3, lsl #4
    2f80:			; <UNDEFINED> instruction: 0xf7fe9504
    2f84:	strmi	lr, [r4], -r0, lsl #29
    2f88:	strb	r9, [r2, #2056]	; 0x808
    2f8c:			; <UNDEFINED> instruction: 0x3770f8df
    2f90:			; <UNDEFINED> instruction: 0xf8df2116
    2f94:	vbic.i32	q9, #1073741824	; 0x40000000
    2f98:			; <UNDEFINED> instruction: 0xf8df0100
    2f9c:	ldrbtmi	r0, [fp], #-1900	; 0xfffff894
    2fa0:	movwcc	r4, #50298	; 0xc47a
    2fa4:	movwls	r4, #1144	; 0x478
    2fa8:	vst1.8	{d19-d22}, [pc], r3
    2fac:			; <UNDEFINED> instruction: 0x970363b2
    2fb0:	ldrb	r9, [r7, #1538]!	; 0x602
    2fb4:	blcs	210c8 <log_oom_internal@plt+0x1f36c>
    2fb8:	mrcge	4, 1, APSR_nzcv, cr10, cr15, {3}
    2fbc:	stc	7, cr15, [r6], {254}	; 0xfe
    2fc0:	movwls	r2, #62208	; 0xf300
    2fc4:	stmdavc	r3, {r0, r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}^
    2fc8:			; <UNDEFINED> instruction: 0xf47f2b00
    2fcc:			; <UNDEFINED> instruction: 0xf7feae47
    2fd0:	movwcs	lr, #3198	; 0xc7e
    2fd4:	ldrb	r9, [r2], -sp, lsl #6
    2fd8:			; <UNDEFINED> instruction: 0xf7fe2000
    2fdc:	stmdacs	r2, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    2fe0:	mrcge	7, 0, APSR_nzcv, cr4, cr15, {3}
    2fe4:			; <UNDEFINED> instruction: 0x2724f8df
    2fe8:	ldmdals	r1, {r0, r5, r9, sl, lr}
    2fec:			; <UNDEFINED> instruction: 0x53a6f240
    2ff0:			; <UNDEFINED> instruction: 0xf8df447a
    2ff4:	andcc	r4, ip, #28, 14	; 0x700000
    2ff8:			; <UNDEFINED> instruction: 0xf8df9200
    2ffc:	ldrbtmi	r2, [ip], #-1816	; 0xfffff8e8
    3000:	andcs	r9, r3, r4
    3004:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    3008:	strmi	r6, [r2], #-1794	; 0xfffff8fe
    300c:			; <UNDEFINED> instruction: 0xf7fe9401
    3010:	ldrb	lr, [fp, #3642]!	; 0xe3a
    3014:	ldcl	7, cr15, [ip], #1016	; 0x3f8
    3018:			; <UNDEFINED> instruction: 0xf77f2802
    301c:			; <UNDEFINED> instruction: 0xf8dfad77
    3020:			; <UNDEFINED> instruction: 0x211626f8
    3024:	usatpl	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    3028:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    302c:	ldrbtmi	r9, [sl], #-1538	; 0xfffff9fe
    3030:	usatvs	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    3034:	cfldrsls	mvf4, [r0], {125}	; 0x7d
    3038:	ldrbtmi	r3, [lr], #-524	; 0xfffffdf4
    303c:			; <UNDEFINED> instruction: 0x53a9f240
    3040:	andcs	r9, r3, r3, lsl #14
    3044:	strls	r9, [r4], #-512	; 0xfffffe00
    3048:	strls	r1, [r1, #-2098]	; 0xfffff7ce
    304c:	mrc	7, 0, APSR_nzcv, cr10, cr14, {7}
    3050:	stmdals	r8, {r2, r9, sl, lr}
    3054:			; <UNDEFINED> instruction: 0xf8dfe55d
    3058:	smlalbtcs	r2, sl, ip, r6
    305c:			; <UNDEFINED> instruction: 0x56c8f8df
    3060:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3064:	strls	r4, [r4], #-1146	; 0xfffffb86
    3068:	vqshl.s8	q10, <illegal reg q14.5>, q0
    306c:			; <UNDEFINED> instruction: 0x4614539c
    3070:	ssatcs	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    3074:	strls	r3, [r3, -ip, lsl #8]
    3078:	ldr	r4, [r7, #-1146]!	; 0xfffffb86
    307c:			; <UNDEFINED> instruction: 0xf7fe2000
    3080:	stmdacs	r2, {r3, r6, r7, sl, fp, sp, lr, pc}
    3084:	rsbmi	sp, r4, #31488	; 0x7b00
    3088:	rsclt	r9, r4, #8, 16	; 0x80000
    308c:	strb	r4, [r0, #-612]	; 0xfffffd9c
    3090:	blcs	211a4 <log_oom_internal@plt+0x1f448>
    3094:	cfldrdge	mvd15, [lr, #508]!	; 0x1fc
    3098:	ldc	7, cr15, [r8], {254}	; 0xfe
    309c:	movwls	r2, #45824	; 0xb300
    30a0:	andcs	lr, r0, r9, lsl #12
    30a4:	ldc	7, cr15, [r4], #1016	; 0x3f8
    30a8:	stclle	8, cr2, [ip, #8]!
    30ac:	ldcls	6, cr4, [r1], {33}	; 0x21
    30b0:			; <UNDEFINED> instruction: 0x567cf8df
    30b4:			; <UNDEFINED> instruction: 0x53b5f240
    30b8:			; <UNDEFINED> instruction: 0x2678f8df
    30bc:	strls	r2, [r4], #-3
    30c0:			; <UNDEFINED> instruction: 0xf8df447d
    30c4:	ldrbtmi	r4, [sl], #-1652	; 0xfffff98c
    30c8:	ldrbtmi	r9, [ip], #-1795	; 0xfffff8fd
    30cc:	andcc	r9, ip, #2097152	; 0x200000
    30d0:	strcs	lr, [r0, #-2509]	; 0xfffff633
    30d4:			; <UNDEFINED> instruction: 0xf7fe1822
    30d8:			; <UNDEFINED> instruction: 0x4604edd6
    30dc:	ldr	r9, [r8, #-2056]	; 0xfffff7f8
    30e0:			; <UNDEFINED> instruction: 0xf7fe2000
    30e4:	stmdacs	r2, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    30e8:	strtmi	sp, [r1], -sp, asr #27
    30ec:			; <UNDEFINED> instruction: 0xf8df9c0b
    30f0:	vst1.16	{d21-d23}, [pc], ip
    30f4:			; <UNDEFINED> instruction: 0xf8df63ba
    30f8:	andcs	r2, r3, r8, asr #12
    30fc:	ldrbtmi	r9, [sp], #-1028	; 0xfffffbfc
    3100:			; <UNDEFINED> instruction: 0x4640f8df
    3104:	smlsdxls	r3, sl, r4, r4
    3108:			; <UNDEFINED> instruction: 0x9602447c
    310c:	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3110:			; <UNDEFINED> instruction: 0xf47f2b00
    3114:			; <UNDEFINED> instruction: 0xf7feaddb
    3118:	movwcs	lr, #3034	; 0xbda
    311c:	strb	r9, [r6, #777]!	; 0x309
    3120:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    3124:			; <UNDEFINED> instruction: 0xf77f2802
    3128:			; <UNDEFINED> instruction: 0xf8dfacf1
    312c:	tstcs	r6, ip, lsl r6
    3130:			; <UNDEFINED> instruction: 0x5618f8df
    3134:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3138:	ldrbtmi	r9, [sl], #-1538	; 0xfffff9fe
    313c:			; <UNDEFINED> instruction: 0x6610f8df
    3140:	cfstrsls	mvf4, [ip], {125}	; 0x7d
    3144:	ldrbtmi	r3, [lr], #-524	; 0xfffffdf4
    3148:	bicpl	pc, r4, #64, 4
    314c:	ldrb	r9, [r8, -r3, lsl #14]!
    3150:			; <UNDEFINED> instruction: 0xf7fe2000
    3154:	stmdacs	r2, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    3158:			; <UNDEFINED> instruction: 0x4621dd95
    315c:			; <UNDEFINED> instruction: 0xf8df9c09
    3160:	vst3.<illegal width 64>	{d21,d23,d25}, [pc :256], r4
    3164:			; <UNDEFINED> instruction: 0xf8df63bc
    3168:	strdcs	r2, [r3], -r0
    316c:	ldrbtmi	r9, [sp], #-1028	; 0xfffffbfc
    3170:	strbmi	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3174:	smlsdxls	r3, sl, r4, r4
    3178:			; <UNDEFINED> instruction: 0x9602447c
    317c:	strtmi	lr, [r1], -r7, lsr #15
    3180:			; <UNDEFINED> instruction: 0xf8df9c0d
    3184:	vst3.<illegal width 64>	{d21,d23,d25}, [pc :64], ip
    3188:			; <UNDEFINED> instruction: 0xf8df63b8
    318c:	ldrdcs	r2, [r3], -r8
    3190:	ldrbtmi	r9, [sp], #-1028	; 0xfffffbfc
    3194:	ldrbmi	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    3198:	smlsdxls	r3, sl, r4, r4
    319c:			; <UNDEFINED> instruction: 0x9602447c
    31a0:			; <UNDEFINED> instruction: 0xf7fee795
    31a4:	stmdacs	r2, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    31a8:	ldcge	7, cr15, [r0], #508	; 0x1fc
    31ac:	ldrcs	pc, [ip, #2271]!	; 0x8df
    31b0:			; <UNDEFINED> instruction: 0xf8df2116
    31b4:	vshl.s64	d21, d28, #4
    31b8:	strls	r0, [r2], -r0, lsl #2
    31bc:			; <UNDEFINED> instruction: 0xf8df447a
    31c0:	ldrbtmi	r6, [sp], #-1460	; 0xfffffa4c
    31c4:	andcc	r9, ip, #2560	; 0xa00
    31c8:	vqshl.s8	q10, q15, q0
    31cc:			; <UNDEFINED> instruction: 0x970353d4
    31d0:	andcs	r9, r3, r0, lsl #4
    31d4:	strls	r4, [r4], #-1586	; 0xfffff9ce
    31d8:			; <UNDEFINED> instruction: 0xf7fee48b
    31dc:			; <UNDEFINED> instruction: 0x4603ec1a
    31e0:	stmdals	r8, {r1, r8, r9, fp, sp}
    31e4:			; <UNDEFINED> instruction: 0xf06fbfd8
    31e8:			; <UNDEFINED> instruction: 0xf77f0415
    31ec:			; <UNDEFINED> instruction: 0xf8dfac92
    31f0:	tstcs	r6, r8, lsl #11
    31f4:	strcs	pc, [r4, #2271]	; 0x8df
    31f8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    31fc:	strmi	pc, [r0, #2271]	; 0x8df
    3200:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3204:	ldrbtmi	r9, [ip], #-4
    3208:	andcs	r3, r3, ip, lsl #4
    320c:	strls	r9, [r1], #-512	; 0xfffffe00
    3210:	mvnpl	pc, #64, 4
    3214:	strls	r4, [r3, -sl, lsr #12]
    3218:	strls	r4, [r2], -r2, lsl #8
    321c:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    3220:	stmdals	r8, {r2, r9, sl, lr}
    3224:	bls	3bc400 <log_oom_internal@plt+0x3ba6a4>
    3228:			; <UNDEFINED> instruction: 0xf0002a00
    322c:	stmdals	sp, {r2, r3, r5, r6, r8, pc}
    3230:			; <UNDEFINED> instruction: 0xf0002800
    3234:			; <UNDEFINED> instruction: 0x46188111
    3238:	bl	ffac1238 <log_oom_internal@plt+0xffabf4dc>
    323c:			; <UNDEFINED> instruction: 0xf77f2802
    3240:			; <UNDEFINED> instruction: 0xf8dfac65
    3244:	ldrbtmi	r3, [fp], #-1344	; 0xfffffac0
    3248:	ldrcs	pc, [ip, #-2271]!	; 0xfffff721
    324c:			; <UNDEFINED> instruction: 0xf8df2116
    3250:	vbic.i32	d16, #4980736	; 0x004c0000
    3254:			; <UNDEFINED> instruction: 0xf8df0100
    3258:	ldrbtmi	r4, [sl], #-1336	; 0xfffffac8
    325c:	ldrbtmi	r9, [r8], #-773	; 0xfffffcfb
    3260:	ldrbtmi	r3, [ip], #-524	; 0xfffffdf4
    3264:	vqrshl.s8	q9, q9, q0
    3268:			; <UNDEFINED> instruction: 0x970353f7
    326c:	str	r9, [r2], r2, lsl #12
    3270:	stmdacs	r0, {r0, r1, r3, fp, ip, pc}
    3274:	msrhi	CPSR_xc, r0
    3278:			; <UNDEFINED> instruction: 0xf7fe4618
    327c:	stmdacs	r2, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    3280:	mcrrge	7, 7, pc, r4, cr15	; <UNPREDICTABLE>
    3284:	strcc	pc, [ip, #-2271]	; 0xfffff721
    3288:			; <UNDEFINED> instruction: 0xe661447b
    328c:	bl	ff04128c <log_oom_internal@plt+0xff03f530>
    3290:			; <UNDEFINED> instruction: 0xf77f2802
    3294:			; <UNDEFINED> instruction: 0xf8dfac3b
    3298:	tstcs	r6, r0, lsl #10
    329c:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    32a0:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    32a4:	ldrbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    32a8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    32ac:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    32b0:	andcc	r9, r3, #0, 6
    32b4:	msrvs	CPSR_xc, #64, 4
    32b8:	strls	r9, [r2], -r3, lsl #14
    32bc:			; <UNDEFINED> instruction: 0xf7fee472
    32c0:	stmdacs	r2, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    32c4:	stcge	7, cr15, [r2], #-508	; 0xfffffe04
    32c8:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    32cc:			; <UNDEFINED> instruction: 0xf8df2116
    32d0:			; <UNDEFINED> instruction: 0xf2c424d8
    32d4:			; <UNDEFINED> instruction: 0xf8df0100
    32d8:	ldrbtmi	r0, [fp], #-1236	; 0xfffffb2c
    32dc:	movwcc	r4, #50298	; 0xc47a
    32e0:	movwls	r4, #1144	; 0x478
    32e4:	vhsub.s8	d19, d0, d3
    32e8:	strls	r6, [r3, -fp, lsl #6]
    32ec:	ldrb	r9, [r9], #-1538	; 0xfffff9fe
    32f0:	stmdavs	fp!, {r1, r5, fp, sp, lr}
    32f4:			; <UNDEFINED> instruction: 0xf040429a
    32f8:	stmdavs	r9!, {r0, r1, r2, r3, r5, r6, r7, pc}^
    32fc:			; <UNDEFINED> instruction: 0xf7fe6860
    3300:	stmdacs	r0, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
    3304:	rschi	pc, r8, r0, asr #32
    3308:	stmiavs	r0!, {r0, r3, r5, r6, r7, fp, sp, lr}^
    330c:	bl	3c130c <log_oom_internal@plt+0x3bf5b0>
    3310:			; <UNDEFINED> instruction: 0xf0402800
    3314:	stmdbvs	r9!, {r0, r5, r6, r7, pc}
    3318:			; <UNDEFINED> instruction: 0xf7fe6920
    331c:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
    3320:	sbcshi	pc, sl, r0, asr #32
    3324:	stmdbvs	r0!, {r0, r3, r5, r6, r8, fp, sp, lr}^
    3328:	bl	41328 <log_oom_internal@plt+0x3f5cc>
    332c:			; <UNDEFINED> instruction: 0xf0402800
    3330:			; <UNDEFINED> instruction: 0xf89480d3
    3334:			; <UNDEFINED> instruction: 0xf8952028
    3338:	subsmi	r3, r3, r8, lsr #32
    333c:			; <UNDEFINED> instruction: 0xf100075e
    3340:	ldrbeq	r8, [r0, -fp, asr #1]
    3344:	bvs	183875c <log_oom_internal@plt+0x1836a00>
    3348:	addmi	r6, r8, #430080	; 0x69000
    334c:	sbchi	pc, r4, r0, asr #32
    3350:			; <UNDEFINED> instruction: 0xf10007d9
    3354:	ldrbeq	r8, [r3, r1, asr #1]
    3358:	bvs	8b8770 <log_oom_internal@plt+0x8b6a14>
    335c:	addsmi	r6, sl, #176128	; 0x2b000
    3360:	adcshi	pc, sl, r0, asr #32
    3364:	stmibvs	r0!, {r0, r3, r5, r7, r8, fp, sp, lr}
    3368:	b	ff841368 <log_oom_internal@plt+0xff83f60c>
    336c:			; <UNDEFINED> instruction: 0xf0402800
    3370:	stmibvs	r0!, {r0, r1, r4, r5, r7, pc}^
    3374:			; <UNDEFINED> instruction: 0xf7fe69e9
    3378:			; <UNDEFINED> instruction: 0x4604eada
    337c:			; <UNDEFINED> instruction: 0xf0402800
    3380:	strtmi	r8, [r8], -fp, lsr #1
    3384:	blx	a4138a <log_oom_internal@plt+0xa3f62e>
    3388:			; <UNDEFINED> instruction: 0xf8dfe577
    338c:	vshl.s8	d19, d20, d0
    3390:			; <UNDEFINED> instruction: 0xf8df6229
    3394:	andcs	r1, r0, r0, lsr #8
    3398:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    339c:	tstcc	r3, ip, lsl #6
    33a0:	ldcl	7, cr15, [ip], {254}	; 0xfe
    33a4:	strb	r4, [r8, #-1540]!	; 0xfffff9fc
    33a8:	bl	cc13a8 <log_oom_internal@plt+0xcbf64c>
    33ac:			; <UNDEFINED> instruction: 0xf77f2802
    33b0:			; <UNDEFINED> instruction: 0xf8dfabad
    33b4:	tstcs	r6, r4, lsl #8
    33b8:	strcs	pc, [r0], #-2271	; 0xfffff721
    33bc:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    33c0:	ldrbtmi	r4, [fp], #-2303	; 0xfffff701
    33c4:	movwcc	r4, #50298	; 0xc47a
    33c8:	movwls	r4, #1144	; 0x478
    33cc:	vhsub.s8	d19, d0, d3
    33d0:	strls	r6, [r3, -r6, lsl #6]
    33d4:			; <UNDEFINED> instruction: 0xf7ff9602
    33d8:			; <UNDEFINED> instruction: 0xf7febbe5
    33dc:	stmdacs	r2, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    33e0:	blge	fe5411e4 <log_oom_internal@plt+0xfe53f488>
    33e4:			; <UNDEFINED> instruction: 0x21164bf7
    33e8:			; <UNDEFINED> instruction: 0xf2c44af7
    33ec:	ldmmi	r7!, {r8}^
    33f0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    33f4:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    33f8:	andcc	r9, r3, #0, 6
    33fc:	cmpvs	r4, #64, 4	; <UNPREDICTABLE>
    3400:	strls	r9, [r2], -r3, lsl #14
    3404:	bllt	ff3c1408 <log_oom_internal@plt+0xff3bf6ac>
    3408:	bl	c1408 <log_oom_internal@plt+0xbf6ac>
    340c:			; <UNDEFINED> instruction: 0xf77f2802
    3410:			; <UNDEFINED> instruction: 0x9602ab7d
    3414:	mcrmi	1, 7, r2, cr14, cr6, {0}
    3418:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    341c:			; <UNDEFINED> instruction: 0xf44f9c0e
    3420:	bmi	ffb1c330 <log_oom_internal@plt+0xffb1a5d4>
    3424:	cfstrdmi	mvd4, [ip, #504]!	; 0x1f8
    3428:	ldrbtmi	r2, [sl], #-3
    342c:	andcc	r9, ip, #786432	; 0xc0000
    3430:	andls	r4, r0, #2097152000	; 0x7d000000
    3434:	strls	r4, [r4], #-1586	; 0xfffff9ce
    3438:	bllt	170143c <log_oom_internal@plt+0x16ff6e0>
    343c:	stmdacs	r0, {r0, r1, r3, fp, ip, pc}
    3440:			; <UNDEFINED> instruction: 0x4618d079
    3444:	b	ff941444 <log_oom_internal@plt+0xff93f6e8>
    3448:			; <UNDEFINED> instruction: 0xf77f2802
    344c:	blls	4ae1d0 <log_oom_internal@plt+0x4ac474>
    3450:	ldmdavc	fp, {r1, r5, r6, r7, r9, fp, lr}
    3454:	strb	r4, [sp, #-1146]	; 0xfffffb86
    3458:	blcs	2a08c <log_oom_internal@plt+0x28330>
    345c:			; <UNDEFINED> instruction: 0xf7fed044
    3460:	stmdacs	r2, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
    3464:	blge	14c1268 <log_oom_internal@plt+0x14bf50c>
    3468:	ldrbtmi	r4, [fp], #-3037	; 0xfffff423
    346c:	ldmibmi	sp, {r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    3470:	blge	4d4d38 <log_oom_internal@plt+0x4d2fdc>
    3474:	ldrbtmi	sl, [r9], #-2580	; 0xfffff5ec
    3478:	ldrmi	lr, [r3], #-2509	; 0xfffff633
    347c:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    3480:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3484:	stcls	0, cr13, [lr], {100}	; 0x64
    3488:			; <UNDEFINED> instruction: 0x462049d7
    348c:			; <UNDEFINED> instruction: 0xf7fe4479
    3490:	ldrdlt	lr, [r8, #-182]!	; 0xffffff4a
    3494:			; <UNDEFINED> instruction: 0xf1054620
    3498:			; <UNDEFINED> instruction: 0xf7fe0124
    349c:			; <UNDEFINED> instruction: 0x1e04eb5e
    34a0:	addshi	pc, r3, r0, asr #5
    34a4:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    34a8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    34ac:	eorcc	pc, r8, r5, lsl #17
    34b0:			; <UNDEFINED> instruction: 0xf7fe9813
    34b4:	ldmdals	r4, {r2, r3, r9, fp, sp, lr, pc}
    34b8:	b	2414b8 <log_oom_internal@plt+0x23f75c>
    34bc:			; <UNDEFINED> instruction: 0xf8dde4b9
    34c0:			; <UNDEFINED> instruction: 0xf1b88024
    34c4:	subsle	r0, sl, r0, lsl #30
    34c8:	b	fe8c14c8 <log_oom_internal@plt+0xfe8bf76c>
    34cc:			; <UNDEFINED> instruction: 0xf77f2802
    34d0:	blmi	ff1ae14c <log_oom_internal@plt+0xff1ac3f0>
    34d4:	ldr	r4, [fp, #-1147]!	; 0xfffffb85
    34d8:			; <UNDEFINED> instruction: 0xf7fe2000
    34dc:	stmdacs	r3, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    34e0:	adchi	pc, r9, r0, lsl #6
    34e4:	strb	r2, [ip, -r0, lsl #8]
    34e8:	stccs	12, cr9, [r0], {9}
    34ec:	orrshi	pc, ip, r0
    34f0:			; <UNDEFINED> instruction: 0xf7fe4618
    34f4:	stmdacs	r2, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    34f8:	blge	2412fc <log_oom_internal@plt+0x23f5a0>
    34fc:	ldrbtmi	r4, [fp], #-3004	; 0xfffff444
    3500:			; <UNDEFINED> instruction: 0xf7fee6a2
    3504:			; <UNDEFINED> instruction: 0x4610eada
    3508:	b	fe0c1508 <log_oom_internal@plt+0xfe0bf7ac>
    350c:			; <UNDEFINED> instruction: 0xf77f2802
    3510:	blmi	fee2e10c <log_oom_internal@plt+0xfee2c3b0>
    3514:	bmi	fee0b974 <log_oom_internal@plt+0xfee09c18>
    3518:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    351c:	ldrbtmi	r4, [fp], #-2231	; 0xfffff749
    3520:	movwcc	r4, #50298	; 0xc47a
    3524:	movwls	r4, #1144	; 0x478
    3528:	vhsub.s8	d19, d0, d3
    352c:			; <UNDEFINED> instruction: 0x970353f2
    3530:			; <UNDEFINED> instruction: 0xf7ff9602
    3534:	vstrls	d11, [r9, #-220]	; 0xffffff24
    3538:	subsle	r2, r6, r0, lsl #26
    353c:	b	1a4153c <log_oom_internal@plt+0x1a3f7e0>
    3540:			; <UNDEFINED> instruction: 0xf77f2802
    3544:	blls	4ae0d8 <log_oom_internal@plt+0x4ac37c>
    3548:	ldmdavc	fp, {r0, r2, r3, r5, r7, r9, fp, lr}
    354c:	ldrb	r4, [r1], #1146	; 0x47a
    3550:			; <UNDEFINED> instruction: 0xf1059813
    3554:			; <UNDEFINED> instruction: 0xf7fe0120
    3558:	vmlane.f64	d14, d4, d0
    355c:			; <UNDEFINED> instruction: 0xf895db53
    3560:			; <UNDEFINED> instruction: 0xf0233028
    3564:			; <UNDEFINED> instruction: 0xf0430303
    3568:			; <UNDEFINED> instruction: 0xf8850303
    356c:	stmdals	lr, {r3, r5, ip, sp}
    3570:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3574:	andcs	r9, r0, #20, 22	; 0x5000
    3578:	movwls	r9, #57876	; 0xe214
    357c:	stmiami	r1!, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
    3580:	ldrbtmi	r4, [r8], #-2465	; 0xfffff65f
    3584:	andscc	r4, r0, r9, ror r4
    3588:	bl	1dc1588 <log_oom_internal@plt+0x1dbf82c>
    358c:	vmlal.s8	q9, d0, d0
    3590:	smlawtcs	ip, fp, r1, r8
    3594:			; <UNDEFINED> instruction: 0xf7fe2001
    3598:			; <UNDEFINED> instruction: 0x4605eaf8
    359c:			; <UNDEFINED> instruction: 0xf0002800
    35a0:	stflsd	f0, [lr], {152}	; 0x98
    35a4:	strtmi	fp, [r0], -ip, ror #2
    35a8:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35ac:	stmdacs	r0, {r1, r2, r9, sl, lr}
    35b0:	orrhi	pc, r1, r0
    35b4:	strbmi	r4, [r1], -r0, lsr #12
    35b8:			; <UNDEFINED> instruction: 0xf8cd612c
    35bc:			; <UNDEFINED> instruction: 0xf7fe8038
    35c0:	blmi	fe4bde80 <log_oom_internal@plt+0xfe4bc124>
    35c4:	ldmdbvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    35c8:	andcs	lr, r0, r1, asr #8
    35cc:	b	8415cc <log_oom_internal@plt+0x83f870>
    35d0:	vsub.i8	d2, d0, d2
    35d4:	rsbmi	r8, r4, #1073741848	; 0x40000018
    35d8:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    35dc:			; <UNDEFINED> instruction: 0xf7fe9813
    35e0:	ldmdals	r4, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    35e4:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35e8:	stmmi	r9, {r0, r1, r3, r6, r7, r9, sl, sp, lr, pc}
    35ec:	ldrbtmi	r9, [r8], #-2576	; 0xfffff5f0
    35f0:	andcc	r9, r8, lr, lsl #18
    35f4:	b	fffc15f4 <log_oom_internal@plt+0xfffbf898>
    35f8:	vmull.p8	<illegal reg q8.5>, d0, d4
    35fc:	stmdals	r8, {r3, r4, r5, r6, r8, pc}
    3600:			; <UNDEFINED> instruction: 0xf7ff462c
    3604:	ldmdals	r3, {r1, r2, r7, r9, fp, ip, sp, pc}
    3608:			; <UNDEFINED> instruction: 0xf7fe4631
    360c:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    3610:	msrhi	CPSR_f, r0
    3614:			; <UNDEFINED> instruction: 0x96139b13
    3618:	str	r6, [r8, fp, lsr #1]!
    361c:			; <UNDEFINED> instruction: 0x46204b7d
    3620:	vst2.16	{d20,d22}, [pc :256]!
    3624:	ldrbtmi	r6, [fp], #-721	; 0xfffffd2f
    3628:	movwcc	r4, #50297	; 0xc479
    362c:			; <UNDEFINED> instruction: 0xf7fe3103
    3630:			; <UNDEFINED> instruction: 0x4604eb96
    3634:	cdpmi	6, 7, cr14, cr9, cr5, {5}
    3638:	stmdavs	r8!, {r8, sp}^
    363c:	orrvs	pc, r1, #64, 4
    3640:	ldrbtmi	r4, [lr], #-2679	; 0xfffff589
    3644:	ldrbtmi	r4, [sl], #-3191	; 0xfffff389
    3648:	ldrbtmi	r9, [ip], #-2
    364c:	strls	r3, [r1], #-524	; 0xfffffdf4
    3650:	andls	r2, r0, #4
    3654:	andcc	r4, r3, #52428800	; 0x3200000
    3658:			; <UNDEFINED> instruction: 0xf7fe460c
    365c:			; <UNDEFINED> instruction: 0xe690eb14
    3660:			; <UNDEFINED> instruction: 0x000153be
    3664:	andeq	r0, r0, r0, asr #3
    3668:	andeq	r4, r0, sl, ror #20
    366c:	andeq	r3, r0, r2, lsr #25
    3670:	strdeq	r3, [r0], -sl
    3674:	andeq	r5, r1, r6, lsr #5
    3678:	andeq	r3, r0, r4, asr fp
    367c:	andeq	r3, r0, lr, asr #23
    3680:	andeq	r4, r0, sl, lsr #19
    3684:	andeq	r5, r1, lr, lsl #1
    3688:	andeq	r5, r1, r4, asr r0
    368c:	andeq	r5, r1, r8, lsr #32
    3690:	strdeq	r4, [r1], -r0
    3694:			; <UNDEFINED> instruction: 0x00014fb8
    3698:	andeq	r3, r0, r6, lsr #19
    369c:	andeq	r4, r0, r0, lsl #16
    36a0:			; <UNDEFINED> instruction: 0x000039bc
    36a4:	andeq	r3, r0, r6, lsl #19
    36a8:	andeq	r4, r0, r0, ror #15
    36ac:	andeq	r3, r0, r4, lsr #19
    36b0:	andeq	r3, r0, r6, ror #18
    36b4:	andeq	r4, r0, r0, asr #15
    36b8:	muleq	r0, r0, r9
    36bc:	andeq	r4, r0, r4, lsr #15
    36c0:	andeq	r3, r0, r6, asr #18
    36c4:	andeq	r3, r0, sl, ror r9
    36c8:	muleq	r1, r4, r2
    36cc:	muleq	r1, r6, lr
    36d0:	andeq	r5, r1, lr, asr #4
    36d4:	muleq	r0, ip, r6
    36d8:	andeq	r3, r0, lr, lsr r8
    36dc:	andeq	r3, r0, r2, lsl #20
    36e0:	andeq	r3, r0, lr, asr #15
    36e4:	andeq	r3, r0, r2, ror #15
    36e8:	andeq	r4, r0, r4, lsr r6
    36ec:	andeq	r3, r0, r4, lsl sl
    36f0:	andeq	r3, r0, r2, ror r7
    36f4:	ldrdeq	r4, [r0], -lr
    36f8:	andeq	r3, r0, r0, asr #19
    36fc:	andeq	r3, r0, ip, ror r7
    3700:	andeq	r4, r0, r2, lsr #11
    3704:	andeq	r3, r0, r4, asr #14
    3708:	muleq	r0, r0, r7
    370c:	andeq	r4, r0, r0, asr r5
    3710:	andeq	r3, r0, r2, asr #15
    3714:	andeq	r3, r0, r0, ror #13
    3718:	andeq	r4, r0, r2, lsl r5
    371c:			; <UNDEFINED> instruction: 0x000037b8
    3720:	andeq	r3, r0, sl, lsr #13
    3724:	ldrdeq	r4, [r0], -ip
    3728:	andeq	r3, r0, r4, lsr r7
    372c:	andeq	r3, r0, ip, ror #12
    3730:	andeq	r3, r0, r0, lsl #14
    3734:	andeq	r4, r0, sl, ror r4
    3738:	andeq	r3, r0, sl, lsl r6
    373c:	andeq	r3, r0, r2, asr #13
    3740:	andeq	r4, r0, ip, lsr r4
    3744:	ldrdeq	r3, [r0], -ip
    3748:	andeq	r4, r0, r6, lsl #8
    374c:	ldrdeq	r3, [r0], -ip
    3750:	muleq	r0, lr, r5
    3754:	andeq	r3, r0, r2, asr r6
    3758:	andeq	r4, r0, ip, asr #7
    375c:	andeq	r3, r0, ip, ror #10
    3760:	andeq	r3, r0, lr, lsr #12
    3764:	andeq	r4, r0, r8, lsr #7
    3768:	andeq	r3, r0, r8, asr #10
    376c:	andeq	r4, r0, r4, lsl #7
    3770:	andeq	r3, r0, r6, lsl #13
    3774:	andeq	r3, r0, ip, lsl r5
    3778:	andeq	r3, r0, r4, ror #9
    377c:	andeq	r4, r0, lr, lsr r3
    3780:	andeq	r3, r0, r6, ror r6
    3784:	andeq	r3, r0, sl, ror r4
    3788:	andeq	r4, r0, r6, ror #5
    378c:	andeq	r3, r0, r6, asr #13
    3790:	andeq	r3, r0, r2, lsl #9
    3794:	andeq	r3, r0, r0, asr #8
    3798:	muleq	r0, r8, r2
    379c:	andeq	r3, r0, sl, lsr r4
    37a0:	andeq	r3, r0, r6, ror r7
    37a4:	andeq	r4, r0, r6, ror #4
    37a8:	andeq	r3, r0, r8, lsl #8
    37ac:	ldrdeq	r3, [r0], -ip
    37b0:	andeq	r4, r0, r8, lsr #3
    37b4:	andeq	r3, r0, sl, asr #6
    37b8:	andeq	r4, r0, lr, ror r1
    37bc:	andeq	r3, r0, r0, lsr #6
    37c0:			; <UNDEFINED> instruction: 0x000035b0
    37c4:	andeq	r4, r0, r0, asr r1
    37c8:	strdeq	r3, [r0], -r2
    37cc:			; <UNDEFINED> instruction: 0x000036ba
    37d0:	andeq	r3, r0, r0, asr #5
    37d4:	andeq	r4, r0, r6, lsl r1
    37d8:			; <UNDEFINED> instruction: 0x000033bc
    37dc:	andeq	r3, r0, r4, ror r2
    37e0:	andeq	r3, r0, lr, asr r2
    37e4:	strdeq	r3, [r0], -r2
    37e8:	andeq	r3, r0, r0, lsl #12
    37ec:	andeq	r3, r0, r4, lsl #4
    37f0:	ldrdeq	r3, [r0], -sl
    37f4:	andeq	r4, r0, r2, lsr #32
    37f8:	andeq	r3, r0, r4, asr #3
    37fc:			; <UNDEFINED> instruction: 0x000033bc
    3800:	andeq	r3, r0, ip, lsl #3
    3804:	andeq	r4, r1, r6, lsl #22
    3808:	andeq	r4, r1, r8, lsl #14
    380c:	andeq	r4, r1, r4, asr #21
    3810:	muleq	r1, sl, sl
    3814:	andeq	r3, r0, sl, lsl pc
    3818:	strheq	r3, [r0], -ip
    381c:	andeq	r3, r0, r2, lsr #1
    3820:	strdeq	r3, [r0], -sl
    3824:	andeq	r3, r0, sl, lsr #9
    3828:	ldrbtmi	r4, [r9], #-2386	; 0xfffff6ae
    382c:			; <UNDEFINED> instruction: 0xf7fe1d08
    3830:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    3834:	blge	881338 <log_oom_internal@plt+0x87f5dc>
    3838:			; <UNDEFINED> instruction: 0xf7fe4620
    383c:	stmdacs	r2, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
    3840:	stmdbge	r4!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    3844:	tstcs	r6, ip, asr #20
    3848:	vqrdmulh.s<illegal width 8>	d20, d4, d0[3]
    384c:	strls	r0, [r2], -r0, lsl #2
    3850:	mcrmi	4, 2, r4, cr11, cr10, {3}
    3854:	cfstrsls	mvf4, [lr], {125}	; 0x7d
    3858:	ldrbtmi	r3, [lr], #-524	; 0xfffffdf4
    385c:	mvnspl	pc, #64, 4
    3860:	ldrt	r9, [r5], #1795	; 0x703
    3864:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3868:			; <UNDEFINED> instruction: 0xf77f2802
    386c:			; <UNDEFINED> instruction: 0x4621aeb4
    3870:	bmi	1156988 <log_oom_internal@plt+0x1154c2c>
    3874:	teqvs	fp, #64, 4	; <UNPREDICTABLE>
    3878:	ldrbtmi	r9, [ip], #-2063	; 0xfffff7f1
    387c:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    3880:	andcc	r4, ip, #16896	; 0x4200
    3884:	andcs	r9, r3, r2
    3888:	andls	r4, r0, #124, 8	; 0x7c000000
    388c:	strmi	r4, [r2], #-1570	; 0xfffff9de
    3890:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3894:	strt	r4, [r1], r4, lsl #12
    3898:	ldcmi	6, cr4, [sp], #-132	; 0xffffff7c
    389c:	vadd.i8	d25, d0, d15
    38a0:	bmi	f1c5bc <log_oom_internal@plt+0xf1a860>
    38a4:	strls	r4, [r1], #-1148	; 0xfffffb84
    38a8:	ldrbtmi	r4, [sl], #-3131	; 0xfffff3c5
    38ac:	andcc	r9, ip, #2
    38b0:	andcs	r4, r3, ip, ror r4
    38b4:	strtmi	lr, [r0], -r9, ror #15
    38b8:	msreq	CPSR_, r5, lsl #2
    38bc:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38c0:	blle	e4b0d8 <log_oom_internal@plt+0xe4937c>
    38c4:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    38c8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    38cc:	eorcc	pc, r8, r5, lsl #17
    38d0:	blmi	cbd2b4 <log_oom_internal@plt+0xcbb558>
    38d4:	rsbvs	pc, r4, #64, 4
    38d8:	ldrbtmi	r4, [fp], #-2353	; 0xfffff6cf
    38dc:	ldrb	r4, [sp, #-1145]	; 0xfffffb87
    38e0:	vpadd.i8	d20, d0, d16
    38e4:	ldmdbmi	r0!, {r0, r2, r3, r5, r9, sp, lr}
    38e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    38ec:			; <UNDEFINED> instruction: 0x4628e556
    38f0:	stm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38f4:			; <UNDEFINED> instruction: 0xf77f2802
    38f8:	strtmi	sl, [r1], -r6, asr #23
    38fc:	cdpls	12, 0, cr4, cr14, cr11, {1}
    3900:	bmi	acb914 <log_oom_internal@plt+0xac9bb8>
    3904:	cfstrsmi	mvf4, [fp, #-496]!	; 0xfffffe10
    3908:	tstvs	ip, #64, 4	; <UNPREDICTABLE>
    390c:			; <UNDEFINED> instruction: 0x9602447a
    3910:	ldrbtmi	r3, [sp], #-524	; 0xfffffdf4
    3914:	strcs	lr, [r0, #-2509]	; 0xfffff633
    3918:	strmi	r4, [r2], #-1570	; 0xfffff9de
    391c:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3920:	stmdals	r8, {r2, r9, sl, lr}
    3924:	ldmlt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3928:	strbmi	r4, [r0], -r3, lsr #22
    392c:	vst2.8	{d20,d22}, [pc :128], r3
    3930:	ldrbtmi	r6, [fp], #-716	; 0xfffffd34
    3934:	ldr	r4, [r1, #-1145]!	; 0xfffffb87
    3938:			; <UNDEFINED> instruction: 0xf7fe4630
    393c:	stmdacs	r2, {r1, r3, r5, r6, fp, sp, lr, pc}
    3940:	rsbmi	sp, r4, #768	; 0x300
    3944:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    3948:			; <UNDEFINED> instruction: 0x4621e51b
    394c:	stmdals	pc, {r2, r3, r4, sl, fp, lr}	; <UNPREDICTABLE>
    3950:	msrvs	SPSR_fsc, #64, 4
    3954:	strls	r4, [r1], #-1148	; 0xfffffb84
    3958:	bmi	6d69c8 <log_oom_internal@plt+0x6d4c6c>
    395c:	andls	r4, r2, ip, ror r4
    3960:	andcs	r4, r3, sl, ror r4
    3964:	andls	r3, r0, #12, 4	; 0xc0000000
    3968:	strmi	r4, [r2], #-1570	; 0xfffff9de
    396c:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3970:	str	r4, [r6, #-1540]	; 0xfffff9fc
    3974:	andeq	r4, r1, lr, asr r8
    3978:	strdeq	r3, [r0], -r0
    397c:	andeq	r3, r0, r4, lsl #2
    3980:	andeq	r2, r0, sl, lsl #29
    3984:	strdeq	r3, [r0], -r2
    3988:	andeq	r3, r0, r2, asr #25
    398c:	andeq	r2, r0, ip, asr lr
    3990:	andeq	r3, r0, ip, ror #3
    3994:	muleq	r0, r6, ip
    3998:	andeq	r2, r0, r4, lsr lr
    399c:	andeq	r3, r0, r6, ror #24
    39a0:	andeq	r2, r0, r8, lsl #28
    39a4:	andeq	r3, r0, r8, asr ip
    39a8:	strdeq	r2, [r0], -sl
    39ac:	andeq	r2, r0, r0, ror #27
    39b0:	andeq	r3, r0, r4, lsr ip
    39b4:	andeq	r3, r0, lr, ror #1
    39b8:	andeq	r3, r0, lr, lsl #24
    39bc:			; <UNDEFINED> instruction: 0x00002db0
    39c0:	andeq	r3, r0, r8, lsl r1
    39c4:	andeq	r2, r0, r8, lsl #27
    39c8:	andeq	r3, r0, r0, ror #23
    39cc:	blmi	1dd63ac <log_oom_internal@plt+0x1dd4650>
    39d0:	push	{r1, r3, r4, r5, r6, sl, lr}
    39d4:	strdlt	r4, [lr], r0
    39d8:	andcs	r5, r0, #13828096	; 0xd30000
    39dc:	movwls	r6, #55323	; 0xd81b
    39e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    39e4:	andls	r4, r5, #116736	; 0x1c800
    39e8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    39ec:	adcshi	pc, r9, r0
    39f0:	strmi	r7, [r8], r2, lsl #16
    39f4:	bcs	b55218 <log_oom_internal@plt+0xb534bc>
    39f8:	stmdavc	r6, {r4, r5, r8, ip, lr, pc}^
    39fc:	bmi	1b727dc <log_oom_internal@plt+0x1b70a80>
    3a00:			; <UNDEFINED> instruction: 0xf8d3589b
    3a04:	strcs	r8, [r0, #-0]
    3a08:	beq	63fe44 <log_oom_internal@plt+0x63e0e8>
    3a0c:	ldrbmi	r4, [r3], -r9, lsr #13
    3a10:	vst1.8	{d18-d21}, [pc], r0
    3a14:	strbmi	r1, [r0], -r0, lsl #3
    3a18:	andsls	pc, r8, sp, asr #17
    3a1c:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a20:	blle	174b238 <log_oom_internal@plt+0x17494dc>
    3a24:	rsbsle	r9, r8, r6, lsl #16
    3a28:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a2c:	stmdavc	r3, {r0, r8, sl, ip, sp}
    3a30:	blcs	15240 <log_oom_internal@plt+0x134e4>
    3a34:	blcs	8f7b7c <log_oom_internal@plt+0x8f5e20>
    3a38:	strtmi	sp, [r9], -lr, asr #32
    3a3c:			; <UNDEFINED> instruction: 0xf7fe4638
    3a40:	blx	fedc3a24 <log_oom_internal@plt+0xfedc1cc8>
    3a44:	ldmdbeq	fp, {r1, r2, r7, r8, r9, ip, sp, lr, pc}^
    3a48:	stmdals	r6, {r2, r9, sl, lr}
    3a4c:	bicsvc	lr, r4, #77824	; 0x13000
    3a50:	ldrtmi	fp, [r4], -r8, lsl #30
    3a54:	svc	0x003af7fd
    3a58:	ldrb	r4, [r8, r6, lsr #12]
    3a5c:	blge	156fbc <log_oom_internal@plt+0x155260>
    3a60:	stcge	3, cr9, [r7], {-0}
    3a64:	mrcmi	4, 2, r4, cr5, cr13, {3}
    3a68:	ldrbtmi	ip, [lr], #-3343	; 0xfffff2f1
    3a6c:	strgt	r6, [pc], #-2422	; 3a74 <log_oom_internal@plt+0x1d18>
    3a70:	ldm	r5, {r1, r4, r5, r9, sl, lr}
    3a74:	blge	1c3a88 <log_oom_internal@plt+0x1c1d2c>
    3a78:	andeq	lr, r3, r4, lsl #17
    3a7c:	ldmdbmi	r0, {r3, r4, r5, r9, sl, lr}^
    3a80:			; <UNDEFINED> instruction: 0xf7fd4479
    3a84:	cdpne	15, 0, cr14, cr6, cr4, {7}
    3a88:			; <UNDEFINED> instruction: 0xf8ddbfa8
    3a8c:	ble	feea3ae4 <log_oom_internal@plt+0xfeea1d88>
    3a90:	svclt	0x00141cb3
    3a94:	andcs	r2, r1, r0
    3a98:	andeq	lr, r0, r8, lsl sl
    3a9c:			; <UNDEFINED> instruction: 0x2600bf18
    3aa0:			; <UNDEFINED> instruction: 0xf7fdd12a
    3aa4:	stmdacs	r2, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3aa8:	rsbsmi	fp, r0, #888	; 0x378
    3aac:	submi	fp, r6, #192, 4
    3ab0:	stmdami	r4, {r1, r5, r8, sl, fp, ip, lr, pc}^
    3ab4:	bmi	1115380 <log_oom_internal@plt+0x1113624>
    3ab8:	orrsvs	pc, lr, #64, 4
    3abc:	ldrbtmi	r4, [r8], #-3139	; 0xfffff3bd
    3ac0:	eorcc	r4, ip, sl, ror r4
    3ac4:	andls	r4, r0, ip, ror r4
    3ac8:	andcs	r3, r3, r3, lsl #4
    3acc:	strls	r9, [r1], #-1794	; 0xfffff8fe
    3ad0:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ad4:	and	r4, pc, r6, lsl #12
    3ad8:			; <UNDEFINED> instruction: 0xf7fd9806
    3adc:			; <UNDEFINED> instruction: 0xe796eef8
    3ae0:			; <UNDEFINED> instruction: 0xf7fd2000
    3ae4:	stmdacs	r2, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    3ae8:	rsbmi	fp, r0, #888	; 0x378
    3aec:	submi	fp, r6, #192, 4
    3af0:	stmdals	r6, {r2, r5, sl, fp, ip, lr, pc}
    3af4:	mcr	7, 7, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3af8:			; <UNDEFINED> instruction: 0xf7fe9805
    3afc:	bmi	d3dcac <log_oom_internal@plt+0xd3bf50>
    3b00:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    3b04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b08:	subsmi	r9, sl, sp, lsl #22
    3b0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3b10:	ldrtmi	sp, [r0], -r8, asr #2
    3b14:	pop	{r1, r2, r3, ip, sp, pc}
    3b18:			; <UNDEFINED> instruction: 0xf7fd87f0
    3b1c:			; <UNDEFINED> instruction: 0x4640eed8
    3b20:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b24:	rscle	r2, r7, r0, lsl #16
    3b28:			; <UNDEFINED> instruction: 0xf7fd4620
    3b2c:	stmdacs	r2, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3b30:	cdpcs	12, 0, cr13, cr0, cr4, {1}
    3b34:			; <UNDEFINED> instruction: 0xf06fbf08
    3b38:	ldrb	r0, [sp, r4, lsl #12]
    3b3c:	strtmi	r4, [r1], -r5, lsr #16
    3b40:	vpmax.s8	d20, d0, d21
    3b44:	stcmi	3, cr6, [r5, #-684]!	; 0xfffffd54
    3b48:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    3b4c:	ldrbtmi	r3, [sp], #-44	; 0xffffffd4
    3b50:	andcc	r9, r3, #0
    3b54:	strls	r2, [r2, -r3]
    3b58:			; <UNDEFINED> instruction: 0xf7fe9501
    3b5c:			; <UNDEFINED> instruction: 0x4606e894
    3b60:	ldcmi	7, cr14, [pc], {199}	; 0xc7
    3b64:	orrsvs	pc, r4, #64, 4
    3b68:	ldmdbmi	pc, {r1, r2, r3, r4, r9, fp, lr}	; <UNPREDICTABLE>
    3b6c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3b70:	ldrbtmi	r3, [r9], #-1048	; 0xfffffbe8
    3b74:	strls	r3, [r0], #-515	; 0xfffffdfd
    3b78:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b7c:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b80:			; <UNDEFINED> instruction: 0x4c1b4a1a
    3b84:			; <UNDEFINED> instruction: 0x63bbf240
    3b88:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3b8c:	stmdavs	r1, {r2, r3, r5, sl, ip, sp}
    3b90:	andls	r2, r1, #3
    3b94:	smladls	r2, r7, sl, r4
    3b98:	strls	r4, [r0], #-1146	; 0xfffffb86
    3b9c:			; <UNDEFINED> instruction: 0xf7fe4402
    3ba0:			; <UNDEFINED> instruction: 0xe7c6e872
    3ba4:	svc	0x0088f7fd
    3ba8:	andeq	r4, r1, r0, lsr r4
    3bac:	andeq	r0, r0, r0, asr #3
    3bb0:	andeq	r4, r1, r8, lsl r4
    3bb4:			; <UNDEFINED> instruction: 0x000001b4
    3bb8:	muleq	r1, ip, r5
    3bbc:	andeq	r4, r1, lr, lsl r6
    3bc0:	andeq	r3, r0, r4, lsl #2
    3bc4:	andeq	r3, r0, r2, lsl #21
    3bc8:	andeq	r2, r0, r4, lsr #24
    3bcc:	andeq	r3, r0, r4, asr #1
    3bd0:	strdeq	r4, [r1], -lr
    3bd4:	strdeq	r3, [r0], -r8
    3bd8:	muleq	r0, sl, fp
    3bdc:	andeq	r3, r0, lr, asr r0
    3be0:	ldrdeq	r3, [r0], -r4
    3be4:	andeq	r2, r0, r6, ror fp
    3be8:			; <UNDEFINED> instruction: 0x00002fbe
    3bec:	andeq	r3, r0, ip, lsr r0
    3bf0:			; <UNDEFINED> instruction: 0x000039b6
    3bf4:	andeq	r2, r0, ip, asr #22
    3bf8:	ldrblt	fp, [r8, #776]!	; 0x308
    3bfc:	svcmi	0x00111f05
    3c00:	cfmulsmi	mvf2, mvf1, mvf1
    3c04:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    3c08:			; <UNDEFINED> instruction: 0xf7fee004
    3c0c:	strcc	pc, [r1], #-3857	; 0xfffff0ef
    3c10:	blle	44dc18 <log_oom_internal@plt+0x44bebc>
    3c14:	svccc	0x0004f855
    3c18:	ldrtmi	r4, [r0], -r1, lsr #12
    3c1c:	cmnlt	r3, sl, lsl r6
    3c20:	mulsgt	r8, r7, r8
    3c24:	svceq	0x0000f1bc
    3c28:	strbtmi	sp, [r1], -pc, ror #3
    3c2c:			; <UNDEFINED> instruction: 0xf7ff4618
    3c30:	strcc	pc, [r1], #-3789	; 0xfffff133
    3c34:	ble	ffb4dc3c <log_oom_internal@plt+0xffb4bee0>
    3c38:	strdcs	fp, [r0], -r8
    3c3c:	strdcs	fp, [r0], -r8
    3c40:	svclt	0x00004770
    3c44:	andeq	r4, r1, r4, lsl #9
    3c48:	ldrdeq	r2, [r0], -lr
    3c4c:			; <UNDEFINED> instruction: 0x460cb5f0
    3c50:	orrslt	fp, r1, #133	; 0x85
    3c54:	strmi	r4, [r6], -r9, lsr #26
    3c58:	ldrbtmi	r4, [sp], #-1537	; 0xfffff9ff
    3c5c:			; <UNDEFINED> instruction: 0xf7fd69e8
    3c60:	smlawtlt	r0, r4, pc, lr	; <UNPREDICTABLE>
    3c64:	andcs	r1, r0, r3, asr #28
    3c68:	andlt	r6, r5, r3, lsr #32
    3c6c:	stmdbvs	sp!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    3c70:			; <UNDEFINED> instruction: 0xf7fdb975
    3c74:	strmi	lr, [r7], -sl, ror #31
    3c78:	eorsvs	r4, sp, r0, lsr r6
    3c7c:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c80:	stmvs	r3, {r4, r6, r8, ip, sp, pc}
    3c84:	eorvs	r4, r3, r8, lsr #12
    3c88:	ldcllt	0, cr11, [r0, #20]!
    3c8c:	tstle	r8, r9, lsl #24
    3c90:	andeq	pc, r1, pc, rrx
    3c94:	ldcllt	0, cr11, [r0, #20]!
    3c98:	stccs	8, cr6, [r3], {60}	; 0x3c
    3c9c:	stccs	12, cr13, [r0], {246}	; 0xf6
    3ca0:	strdcs	sp, [r0], -r6
    3ca4:	mrc	7, 5, APSR_nzcv, cr4, cr13, {7}
    3ca8:	ldcle	8, cr2, [r5], {2}
    3cac:	rscvc	lr, r4, r4, lsl #21
    3cb0:	rscvc	lr, r4, r0, lsr #23
    3cb4:	submi	fp, r0, #192, 4
    3cb8:	ldmdbmi	r1, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3cbc:	bmi	455544 <log_oom_internal@plt+0x4537e8>
    3cc0:	movtmi	pc, #41536	; 0xa240	; <UNPREDICTABLE>
    3cc4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    3cc8:	stmdbmi	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    3ccc:	andcc	r3, r3, #64, 8	; 0x40000000
    3cd0:	strls	r4, [r0], #-1145	; 0xfffffb87
    3cd4:	svc	0x00caf7fd
    3cd8:	strtmi	r4, [r1], -ip, lsl #16
    3cdc:	vpmax.s8	d20, d0, d12
    3ce0:	stcmi	3, cr4, [ip, #-376]	; 0xfffffe88
    3ce4:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    3ce8:	ldrbtmi	r3, [sp], #-80	; 0xffffffb0
    3cec:	andcc	r9, r3, #0
    3cf0:	strls	r9, [r1, #-1538]	; 0xfffff9fe
    3cf4:			; <UNDEFINED> instruction: 0xf7fd2003
    3cf8:	ldr	lr, [r6, r6, asr #31]!
    3cfc:	andeq	r4, r1, lr, lsr #8
    3d00:	andeq	r3, r0, ip, ror r8
    3d04:	andeq	r2, r0, lr, lsl sl
    3d08:	andeq	r2, r0, r0, lsr #30
    3d0c:	andeq	r3, r0, ip, asr r8
    3d10:	strdeq	r2, [r0], -lr
    3d14:	andeq	r2, r0, sl, lsl #30
    3d18:	cfstr64ne	mvdx11, [r6], {112}	; 0x70
    3d1c:	addlt	r4, r2, lr, lsl sp
    3d20:	ldrtmi	r4, [r1], -r4, lsl #12
    3d24:	bvs	a14f20 <log_oom_internal@plt+0xa131c4>
    3d28:	svc	0x005ef7fd
    3d2c:	andcs	fp, r0, r0, lsl r1
    3d30:	ldcllt	0, cr11, [r0, #-8]!
    3d34:	ldrtmi	r6, [r1], -r8, ror #20
    3d38:	svc	0x0056f7fd
    3d3c:	mvnsle	r2, r0, lsl #16
    3d40:	ldrtmi	r6, [r1], -r8, lsr #21
    3d44:	mcr	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3d48:	mvnsle	r2, r0, lsl #16
    3d4c:	ldrtmi	r6, [r1], -r8, ror #21
    3d50:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3d54:	mvnle	r2, r0, lsl #16
    3d58:	tstlt	sp, sp, ror #18
    3d5c:	strb	r2, [r7, r1]!
    3d60:	svc	0x0072f7fd
    3d64:	andls	r4, r1, r6, lsl #12
    3d68:			; <UNDEFINED> instruction: 0x46206035
    3d6c:	mrc	7, 0, APSR_nzcv, cr4, cr13, {7}
    3d70:	bicsle	r2, ip, r0, lsl #16
    3d74:			; <UNDEFINED> instruction: 0xf0306830
    3d78:	andle	r0, r1, r2, lsl #6
    3d7c:	ldrb	r4, [r7, r0, asr #4]
    3d80:	eorsvs	r4, r3, r0, lsr #12
    3d84:	mrc	7, 0, APSR_nzcv, cr4, cr13, {7}
    3d88:	bicsle	r2, r0, r0, lsl #16
    3d8c:			; <UNDEFINED> instruction: 0xf0306830
    3d90:	mvnsle	r0, r2, lsl #6
    3d94:	svclt	0x0000e7e2
    3d98:	andeq	r4, r1, r4, ror #6
    3d9c:	mvnsmi	lr, sp, lsr #18
    3da0:	stcmi	12, cr1, [lr, #-284]!	; 0xfffffee4
    3da4:	strmi	r4, [r8], r4, lsl #12
    3da8:	ldrbtmi	r4, [sp], #-1593	; 0xfffff9c7
    3dac:	bvs	1a1560c <log_oom_internal@plt+0x1a138b0>
    3db0:	svc	0x001af7fd
    3db4:	andcs	fp, r0, r0, lsl r1
    3db8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3dbc:	bvs	a30a3c <log_oom_internal@plt+0xa2ece0>
    3dc0:			; <UNDEFINED> instruction: 0xf7fd4639
    3dc4:			; <UNDEFINED> instruction: 0xb128ef12
    3dc8:	strbmi	r6, [r1], -r0, asr #16
    3dcc:	svc	0x0036f7fd
    3dd0:	mvnsle	r2, r0, lsl #16
    3dd4:	ldrtmi	r4, [r9], -r2, lsr #26
    3dd8:	bvs	ffa14fd4 <log_oom_internal@plt+0xffa13278>
    3ddc:	mcr	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3de0:	mvnle	r2, r0, lsl #16
    3de4:	ldrtmi	r6, [r9], -r8, lsr #21
    3de8:	mrc	7, 7, APSR_nzcv, cr14, cr13, {7}
    3dec:	strbmi	fp, [r1], -r0, lsr #2
    3df0:	svc	0x0024f7fd
    3df4:	bicsle	r2, lr, r0, lsl #16
    3df8:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    3dfc:	cmplt	sp, sp, asr r9
    3e00:	pop	{r0, sp}
    3e04:	bvs	ffa245cc <log_oom_internal@plt+0xffa22870>
    3e08:			; <UNDEFINED> instruction: 0xf7fd4639
    3e0c:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    3e10:			; <UNDEFINED> instruction: 0xe7d0d0f2
    3e14:	svc	0x0018f7fd
    3e18:	strtmi	r4, [r0], -r7, lsl #12
    3e1c:			; <UNDEFINED> instruction: 0xf7fd603d
    3e20:	stmdacs	r0, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    3e24:	ldmdavs	r8!, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
    3e28:	andeq	pc, r2, #48	; 0x30
    3e2c:	submi	sp, r0, #1
    3e30:	cdpcs	7, 0, cr14, cr0, cr2, {6}
    3e34:	strtmi	sp, [r0], -r4, ror #1
    3e38:			; <UNDEFINED> instruction: 0xf7fd603a
    3e3c:	teqlt	r8, lr, lsr #27
    3e40:	strbmi	r6, [r1], -r0, lsl #16
    3e44:	mrc	7, 7, APSR_nzcv, cr10, cr13, {7}
    3e48:			; <UNDEFINED> instruction: 0xf080fab0
    3e4c:	ldr	r0, [r3, r0, asr #18]!
    3e50:			; <UNDEFINED> instruction: 0xf0306838
    3e54:	mvnle	r0, r2, lsl #6
    3e58:	svclt	0x0000e7d2
    3e5c:	ldrdeq	r4, [r1], -lr
    3e60:			; <UNDEFINED> instruction: 0x000142b0
    3e64:	andeq	r4, r1, lr, lsl #5
    3e68:	ldrbmi	lr, [r0, sp, lsr #18]!
    3e6c:	stmdbmi	r0, {r1, r2, r3, r9, sl, lr}^
    3e70:	bmi	1030088 <log_oom_internal@plt+0x102e32c>
    3e74:	blmi	1015060 <log_oom_internal@plt+0x1013304>
    3e78:	mulls	r0, r0, r8
    3e7c:	stmpl	sl, {r1, r8, r9, sl, fp, sp, pc}
    3e80:			; <UNDEFINED> instruction: 0xf1b9447b
    3e84:	strmi	r0, [r5], -pc, lsr #30
    3e88:			; <UNDEFINED> instruction: 0x8014f8d3
    3e8c:	rsbsvs	r6, sl, r2, lsl r8
    3e90:	andeq	pc, r0, #79	; 0x4f
    3e94:	strmi	sp, [r3], -r5, lsl #2
    3e98:			; <UNDEFINED> instruction: 0xf813461d
    3e9c:	bcs	bcfaa8 <log_oom_internal@plt+0xbcdd4c>
    3ea0:			; <UNDEFINED> instruction: 0xf1b8d0fa
    3ea4:	eorsle	r0, r4, r0, lsl #30
    3ea8:	mulcc	r0, r8, r8
    3eac:	strbmi	fp, [r0], -fp, lsl #7
    3eb0:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    3eb4:	strtmi	r4, [r8], -r4, lsl #12
    3eb8:	mrc	7, 4, APSR_nzcv, cr0, cr13, {7}
    3ebc:	stmdane	r0!, {r1, r7, r9, sl, lr}
    3ec0:			; <UNDEFINED> instruction: 0xf5b31c83
    3ec4:	stmdale	r2, {r7, r8, r9, sl, fp}^
    3ec8:	strbmi	r3, [r1], -r9
    3ecc:	andeq	pc, r7, r0, lsr #32
    3ed0:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    3ed4:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    3ed8:			; <UNDEFINED> instruction: 0xf7fd4640
    3edc:	strbmi	lr, [r0, #-3392]	; 0xfffff2c0
    3ee0:	stmdale	r2, {r0, r1, r9, sl, lr}
    3ee4:	strbmi	lr, [r3, #-7]
    3ee8:	ldrmi	sp, [r8], -sl, lsr #32
    3eec:			; <UNDEFINED> instruction: 0xf8103b01
    3ef0:	bcs	bceefc <log_oom_internal@plt+0xbcd1a0>
    3ef4:			; <UNDEFINED> instruction: 0xf1b9d0f7
    3ef8:	strtmi	r0, [r9], -pc, lsr #30
    3efc:	andeq	pc, r1, #-2147483646	; 0x80000002
    3f00:	svclt	0x001f4645
    3f04:			; <UNDEFINED> instruction: 0x232f4604
    3f08:	blcc	81f20 <log_oom_internal@plt+0x801c4>
    3f0c:			; <UNDEFINED> instruction: 0xf7fd4620
    3f10:	ldrtmi	lr, [r2], -lr, asr #28
    3f14:	andcs	r4, r3, r9, lsr #12
    3f18:	stcl	7, cr15, [r4], #1012	; 0x3f4
    3f1c:	svclt	0x00a82800
    3f20:	blle	3cbf28 <log_oom_internal@plt+0x3ca1cc>
    3f24:	blmi	4d6780 <log_oom_internal@plt+0x4d4a24>
    3f28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f2c:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    3f30:			; <UNDEFINED> instruction: 0xf04f405a
    3f34:	tstle	r8, r0, lsl #6
    3f38:	ldrtmi	r3, [sp], r8, lsl #14
    3f3c:			; <UNDEFINED> instruction: 0x87f0e8bd
    3f40:	ldrb	r4, [r8, r0, asr #12]
    3f44:	mcr	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3f48:	submi	r6, r0, #0, 16
    3f4c:	bmi	33defc <log_oom_internal@plt+0x33c1a0>
    3f50:	cmncc	r3, #64, 4	; <UNPREDICTABLE>
    3f54:	andcs	r4, r0, fp, lsl #24
    3f58:	ldrbtmi	r4, [sl], #-2315	; 0xfffff6f5
    3f5c:	rsbcc	r4, r0, #124, 8	; 0x7c000000
    3f60:	andls	r4, r0, #2030043136	; 0x79000000
    3f64:			; <UNDEFINED> instruction: 0xf7fd1ce2
    3f68:			; <UNDEFINED> instruction: 0xf7fdee82
    3f6c:	svclt	0x0000eda6
    3f70:	andeq	r3, r1, ip, lsl #31
    3f74:	andeq	r0, r0, r0, asr #3
    3f78:	andeq	r4, r1, r8, lsl #4
    3f7c:	ldrdeq	r3, [r1], -r8
    3f80:	andeq	r3, r0, r6, ror #11
    3f84:	andeq	r2, r0, r8, lsl #15
    3f88:	andeq	r2, r0, r4, asr #25
    3f8c:	mvnsmi	lr, sp, lsr #18
    3f90:	bmi	10157ec <log_oom_internal@plt+0x1013a90>
    3f94:	blmi	1030214 <log_oom_internal@plt+0x102e4b8>
    3f98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f9c:	tstls	sp, #1769472	; 0x1b0000
    3fa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3fa4:	rsble	r2, r1, r0, lsl #16
    3fa8:	strmi	r4, [r4], -lr, lsl #12
    3fac:	suble	r2, r1, r0, lsl #26
    3fb0:	biclt	r6, r0, r0, lsl #18
    3fb4:			; <UNDEFINED> instruction: 0xf7ffa902
    3fb8:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    3fbc:	svcls	0x0009db13
    3fc0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3fc4:	teqle	r9, r0, lsl #28
    3fc8:	eorvs	r2, pc, r1
    3fcc:	blmi	c968a0 <log_oom_internal@plt+0xc94b44>
    3fd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3fd4:	blls	75e044 <log_oom_internal@plt+0x75c2e8>
    3fd8:			; <UNDEFINED> instruction: 0xf04f405a
    3fdc:	cmple	r7, r0, lsl #6
    3fe0:	pop	{r1, r2, r3, r4, ip, sp, pc}
    3fe4:			; <UNDEFINED> instruction: 0x270081f0
    3fe8:	ldrtmi	r6, [r8], r0, ror #17
    3fec:	asrslt	fp, r6, #6
    3ff0:			; <UNDEFINED> instruction: 0xf7ffa902
    3ff4:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    3ff8:			; <UNDEFINED> instruction: 0xf088db0f
    3ffc:	bls	204c08 <log_oom_internal@plt+0x202eac>
    4000:	svclt	0x00082d00
    4004:	blcs	cc0c <log_oom_internal@plt+0xaeb0>
    4008:	tstlt	r6, sp, lsr r1
    400c:	cmnlt	sp, r2, lsr r0
    4010:	svceq	0x0000f1b8
    4014:	ldrdcs	sp, [r0], -r8
    4018:	mcrcs	7, 0, lr, cr0, cr8, {6}
    401c:	stmdbvs	r0!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    4020:	rscsle	r2, r8, r0, lsl #16
    4024:	svceq	0x0000f1b8
    4028:	eorsvs	sp, r7, r6, lsl r0
    402c:	bicle	r2, fp, r0, lsl #26
    4030:	strb	r2, [fp, r1]
    4034:	strtmi	r4, [pc], -r8, lsr #13
    4038:	rscsle	r2, r9, r0, lsl #18
    403c:	ldrb	r6, [r6, r0, ror #17]
    4040:	rscle	r2, r8, r0, lsl #16
    4044:			; <UNDEFINED> instruction: 0xf7ffa902
    4048:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    404c:			; <UNDEFINED> instruction: 0x4637bfbc
    4050:	blle	ff715b38 <log_oom_internal@plt+0xff713ddc>
    4054:	ldr	r9, [r7, r9, lsl #30]!
    4058:			; <UNDEFINED> instruction: 0xf7ffa902
    405c:	stmdacs	r0, {r0, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    4060:	blls	27afcc <log_oom_internal@plt+0x279270>
    4064:	stccs	0, cr6, [r0, #-204]	; 0xffffff34
    4068:	ubfx	sp, r5, #3, #2
    406c:			; <UNDEFINED> instruction: 0xf44f4c0c
    4070:	bmi	320df8 <log_oom_internal@plt+0x31f09c>
    4074:	ldrbtmi	r4, [ip], #-2316	; 0xfffff6f4
    4078:	strbtcc	r4, [ip], #-1146	; 0xfffffb86
    407c:	andcc	r4, r3, #2030043136	; 0x79000000
    4080:			; <UNDEFINED> instruction: 0xf7fd9400
    4084:	svcls	0x0009edf4
    4088:	addsle	r2, sp, r0, lsl #28
    408c:			; <UNDEFINED> instruction: 0xe79b6032
    4090:	ldc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    4094:	andeq	r3, r1, r8, ror #28
    4098:	andeq	r0, r0, r0, asr #3
    409c:	andeq	r3, r1, r0, lsr lr
    40a0:	andeq	r3, r0, sl, asr #9
    40a4:	andeq	r2, r0, ip, ror #12
    40a8:	andeq	r2, r0, r8, asr #23
    40ac:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    40b0:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    40b4:	push	{r1, r3, r4, r5, r6, sl, lr}
    40b8:	strdlt	r4, [r6], r0
    40bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    40c0:			; <UNDEFINED> instruction: 0xf04f9305
    40c4:	stmdacs	r0, {r8, r9}
    40c8:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
    40cc:	msreq	CPSR_, r0, lsl #2
    40d0:	stmdavs	r0, {r0, r2, r9, sl, lr}^
    40d4:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
    40d8:	andsle	r1, ip, r3, lsl #25
    40dc:	blle	30e0e4 <log_oom_internal@plt+0x30c388>
    40e0:			; <UNDEFINED> instruction: 0xf7fd2000
    40e4:	stmdacs	r6, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    40e8:	adcshi	pc, fp, r0, lsl #6
    40ec:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    40f0:			; <UNDEFINED> instruction: 0xf0432000
    40f4:			; <UNDEFINED> instruction: 0xf8850301
    40f8:	bmi	ffcd01a0 <log_oom_internal@plt+0xffcce444>
    40fc:	ldrbtmi	r4, [sl], #-3057	; 0xfffff40f
    4100:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4104:	subsmi	r9, sl, r5, lsl #22
    4108:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    410c:	bicshi	pc, r5, r0, asr #32
    4110:	pop	{r1, r2, ip, sp, pc}
    4114:			; <UNDEFINED> instruction: 0xf89581f0
    4118:	ldrbeq	r3, [pc, r8, lsr #32]
    411c:	adcshi	pc, r4, r0, lsl #2
    4120:			; <UNDEFINED> instruction: 0xf100075a
    4124:	bge	124520 <log_oom_internal@plt+0x1227c4>
    4128:	strtmi	r2, [r8], -r0, lsl #2
    412c:			; <UNDEFINED> instruction: 0xff2ef7ff
    4130:	ldclle	8, cr2, [r9, #-0]
    4134:	bcs	2a94c <log_oom_internal@plt+0x28bf0>
    4138:	andcs	sp, r0, fp, asr r1
    413c:	stcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    4140:	ldclle	8, cr2, [r1, #-24]	; 0xffffffe8
    4144:	vpmax.s8	q10, q8, <illegal reg q8.5>
    4148:	stmdavs	r8!, {r0, r1, r3, r4, r7, r8, r9, lr}^
    414c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    4150:	addcc	r9, ip, #4, 28	; 0x40
    4154:	bmi	ff7a895c <log_oom_internal@plt+0xff7a6c00>
    4158:	ldrbtmi	r4, [sl], #-3294	; 0xfffff322
    415c:	ldrbtmi	r9, [ip], #-3
    4160:	andcs	r3, r7, r3, lsl #4
    4164:	strls	r9, [r1], #-1538	; 0xfffff9fe
    4168:	stc	7, cr15, [ip, #1012]	; 0x3f4
    416c:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    4170:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    4174:	cmple	r3, r0, lsl #22
    4178:	mrcmi	15, 6, r4, cr8, cr7, {6}
    417c:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    4180:	ldmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}
    4184:	ldmibvs	r8!, {r0, r1, r2, sp, lr, pc}
    4188:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
    418c:	vmull.p8	<illegal reg q8.5>, d0, d4
    4190:			; <UNDEFINED> instruction: 0xf04080b4
    4194:	ldmib	r6, {r0, r1, r2, r4, r5, r6, r7, pc}^
    4198:	strbmi	r1, [r2], -r0
    419c:	mcrr	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    41a0:	ble	ffc0b9b8 <log_oom_internal@plt+0xffc09c5c>
    41a4:			; <UNDEFINED> instruction: 0xf7fd2000
    41a8:	stmdacs	r2, {r2, r4, r5, sl, fp, sp, lr, pc}
    41ac:	sbcshi	pc, r7, r0, lsl #6
    41b0:	sbclt	r4, r0, #96, 4
    41b4:	str	r4, [r0, r0, asr #4]!
    41b8:	stc	7, cr15, [sl], #-1012	; 0xfffffc0c
    41bc:	ldcle	8, cr2, [r3, #-24]	; 0xffffffe8
    41c0:	strtmi	r4, [r1], -r7, asr #21
    41c4:	vadd.i8	q11, q0, q12
    41c8:	ldrbtmi	r4, [sl], #-932	; 0xfffffc5c
    41cc:	addcc	r9, ip, #4, 24	; 0x400
    41d0:	bmi	ff1289d8 <log_oom_internal@plt+0xff126c7c>
    41d4:	ldrbtmi	r4, [sl], #-3780	; 0xfffff13c
    41d8:	ldrbtmi	r9, [lr], #-3
    41dc:	andcs	r3, r7, r3, lsl #4
    41e0:	strls	r9, [r1], -r2, lsl #8
    41e4:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    41e8:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    41ec:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    41f0:	blmi	fefbe0f8 <log_oom_internal@plt+0xfefbc39c>
    41f4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    41f8:			; <UNDEFINED> instruction: 0xf7fd1000
    41fc:	stmdacs	r0, {r1, r8, sl, fp, sp, lr, pc}
    4200:	stmdals	r4, {r0, r1, r3, r4, r7, ip, lr, pc}
    4204:	stc2	7, cr15, [r8, #1020]	; 0x3fc
    4208:	vmull.p8	<illegal reg q8.5>, d0, d4
    420c:	sbcsle	r8, r3, ip, lsr r1
    4210:			; <UNDEFINED> instruction: 0xf8959a04
    4214:	eorvs	r3, sl, #40	; 0x28
    4218:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    421c:	eorcc	pc, r8, r5, lsl #17
    4220:			; <UNDEFINED> instruction: 0x21004cb3
    4224:			; <UNDEFINED> instruction: 0xf104447c
    4228:			; <UNDEFINED> instruction: 0xf7fd0020
    422c:	stmdacs	r0, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    4230:	adcshi	pc, r1, r0, asr #5
    4234:	strtmi	r6, [sl], -r9, lsr #20
    4238:	tstcc	r1, r0, lsr #20
    423c:	stc	7, cr15, [r8, #1012]	; 0x3f4
    4240:	vmlal.s8	q9, d0, d0
    4244:			; <UNDEFINED> instruction: 0xf89580ec
    4248:	andcs	r3, r0, r8, lsr #32
    424c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    4250:	eorcc	pc, r8, r5, lsl #17
    4254:	bl	ff742250 <log_oom_internal@plt+0xff7404f4>
    4258:	vsub.i8	d2, d0, d5
    425c:	andcs	r8, r0, r1, asr #1
    4260:	bmi	fe93df94 <log_oom_internal@plt+0xfe93c238>
    4264:	msrmi	SPSR_fsc, #64, 4
    4268:	tstcs	r0, r8, ror #16
    426c:	cfstrsmi	mvf4, [r2], #488	; 0x1e8
    4270:	bmi	fe8a8a7c <log_oom_internal@plt+0xfe8a6d20>
    4274:	strcc	r4, [ip], #1148	; 0x47c
    4278:	ldrbtmi	r9, [sl], #-2
    427c:	andcc	r9, r3, #0, 8
    4280:			; <UNDEFINED> instruction: 0xf7fd2007
    4284:	ldr	lr, [r1, -r0, lsl #26]!
    4288:			; <UNDEFINED> instruction: 0xf7ff6a28
    428c:	cdpne	13, 0, cr15, cr4, cr5, {2}
    4290:	addhi	pc, sp, r0, asr #5
    4294:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    4298:	ldrble	r0, [r1, #-1950]	; 0xfffff862
    429c:	sbcsle	r2, lr, r0, lsl #24
    42a0:			; <UNDEFINED> instruction: 0xf7fd2000
    42a4:	stmdacs	r2, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    42a8:			; <UNDEFINED> instruction: 0xf06fbfd8
    42ac:			; <UNDEFINED> instruction: 0xf77f0015
    42b0:	stmdavs	ip!, {r2, r5, r8, r9, sl, fp, sp, pc}^
    42b4:	bvs	a0c714 <log_oom_internal@plt+0xa0a9b8>
    42b8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    42bc:	vpmin.s8	d20, d16, d0
    42c0:	strls	r4, [r2], #-893	; 0xfffffc83
    42c4:	ldrbtmi	r4, [sl], #-3215	; 0xfffff371
    42c8:	addcc	r4, ip, #9152	; 0x23c0
    42cc:	andls	r4, r3, ip, ror r4
    42d0:	andcs	r4, r3, sp, ror r4
    42d4:	strcs	lr, [r0, #-2509]	; 0xfffff633
    42d8:			; <UNDEFINED> instruction: 0xf7fd1822
    42dc:			; <UNDEFINED> instruction: 0xe70cecd4
    42e0:			; <UNDEFINED> instruction: 0xf2404c8a
    42e4:	bmi	fe295088 <log_oom_internal@plt+0xfe29332c>
    42e8:	ldrbtmi	r4, [ip], #-2442	; 0xfffff676
    42ec:	strcc	r4, [r0], #1146	; 0x47a
    42f0:	andcc	r4, r3, #2030043136	; 0x79000000
    42f4:			; <UNDEFINED> instruction: 0xf7fd9400
    42f8:			; <UNDEFINED> instruction: 0x2000ecba
    42fc:	bl	fe2422f8 <log_oom_internal@plt+0xfe24059c>
    4300:			; <UNDEFINED> instruction: 0xf77f2802
    4304:	bvs	ab0060 <log_oom_internal@plt+0xaae304>
    4308:	stcmi	6, cr4, [r3, #132]	; 0x84
    430c:			; <UNDEFINED> instruction: 0x43b3f240
    4310:	andcs	r4, r3, r2, lsl #25
    4314:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    4318:	ldrbtmi	r4, [ip], #-2689	; 0xfffff57f
    431c:	eor	r4, sl, sl, ror r4
    4320:			; <UNDEFINED> instruction: 0xf7ff6a68
    4324:	mcrne	12, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    4328:	addhi	pc, r5, r0, asr #5
    432c:	bvs	1ab84e8 <log_oom_internal@plt+0x1ab678c>
    4330:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    4334:			; <UNDEFINED> instruction: 0xf043622a
    4338:			; <UNDEFINED> instruction: 0xf8850301
    433c:	strb	r3, [pc, -r8, lsr #32]!
    4340:	cmnle	r8, r0, lsl #24
    4344:	bl	1942340 <log_oom_internal@plt+0x19405e4>
    4348:	vsub.i8	d2, d0, d6
    434c:			; <UNDEFINED> instruction: 0xf8958087
    4350:	vhadd.u32	d19, d15, d24
    4354:			; <UNDEFINED> instruction: 0xf8850300
    4358:	sbcslt	r3, fp, #40	; 0x28
    435c:	stmdavs	sl!, {r5, r6, r7, r9, sl, sp, lr, pc}^
    4360:	ldclmi	6, cr4, [r0, #-132]!	; 0xffffff7c
    4364:			; <UNDEFINED> instruction: 0x43aff240
    4368:	andcs	r4, r3, pc, ror #24
    436c:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    4370:	ldrbtmi	r4, [ip], #-2670	; 0xfffff592
    4374:	strcc	r4, [ip], #1146	; 0x47a
    4378:	stmib	sp, {r1, sl, lr}^
    437c:			; <UNDEFINED> instruction: 0xf7fd4500
    4380:	ldrt	lr, [sl], r2, lsl #25
    4384:			; <UNDEFINED> instruction: 0xf89569ba
    4388:	eorvs	r3, sl, #40	; 0x28
    438c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    4390:	eorcc	pc, r8, r5, lsl #17
    4394:	blmi	19be0ac <log_oom_internal@plt+0x19bc350>
    4398:	adcsmi	pc, lr, #64, 4
    439c:	andcs	r4, r0, r5, ror #18
    43a0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    43a4:	smlabbcc	r3, ip, r3, r3
    43a8:	ldcl	7, cr15, [r8], {253}	; 0xfd
    43ac:	andcs	lr, r0, r5, lsr #13
    43b0:	bl	bc23ac <log_oom_internal@plt+0xbc0650>
    43b4:			; <UNDEFINED> instruction: 0xf77f2802
    43b8:	bvs	baffac <log_oom_internal@plt+0xbae250>
    43bc:	ldclmi	6, cr4, [lr, #-132]	; 0xffffff7c
    43c0:	cmnmi	r6, #64, 4	; <UNPREDICTABLE>
    43c4:	andcs	r4, r3, sp, asr sl
    43c8:	ldrbtmi	r4, [sp], #-3165	; 0xfffff3a3
    43cc:			; <UNDEFINED> instruction: 0x9602447a
    43d0:	addcc	r4, ip, #124, 8	; 0x7c000000
    43d4:	strcs	lr, [r0, #-2509]	; 0xfffff633
    43d8:			; <UNDEFINED> instruction: 0xf7fd1822
    43dc:	pkhtb	lr, ip, r4, asr #24
    43e0:	vadd.i8	q11, q0, q13
    43e4:	bvs	a15300 <log_oom_internal@plt+0xa135a4>
    43e8:	ldfmie	f2, [r6], {-0}
    43ec:	bmi	15a8bfc <log_oom_internal@plt+0x15a6ea0>
    43f0:	cfldrdmi	mvd4, [r6, #-496]	; 0xfffffe10
    43f4:	ldrbtmi	r3, [sl], #-1164	; 0xfffffb74
    43f8:	ldrbtmi	r9, [sp], #-3
    43fc:	stmib	sp, {r0, r1, r9, ip, sp}^
    4400:	andcs	r4, r6, r0, lsl #10
    4404:	ldc	7, cr15, [lr], #-1012	; 0xfffffc0c
    4408:			; <UNDEFINED> instruction: 0xf895e729
    440c:	ldrbeq	r3, [fp, r8, lsr #32]
    4410:	svcge	0x0006f53f
    4414:	ldrbeq	lr, [r9, r7, lsl #13]
    4418:	svcge	0x0002f53f
    441c:	blmi	133de24 <log_oom_internal@plt+0x133c0c8>
    4420:	sbcmi	pc, r2, #64, 4
    4424:	andcs	r4, r0, fp, asr #18
    4428:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    442c:	smlabbcc	r3, ip, r3, r3
    4430:	ldc	7, cr15, [r4], {253}	; 0xfd
    4434:	andcs	lr, r0, r1, ror #12
    4438:	b	ffac2434 <log_oom_internal@plt+0xffac06d8>
    443c:			; <UNDEFINED> instruction: 0xf77f2802
    4440:	bvs	baff24 <log_oom_internal@plt+0xbae1c8>
    4444:	stclmi	6, cr4, [r4, #-132]	; 0xffffff7c
    4448:	orrmi	pc, sp, #64, 4
    444c:	andcs	r4, r3, r3, asr #20
    4450:	ldrbtmi	r4, [sp], #-3139	; 0xfffff3bd
    4454:			; <UNDEFINED> instruction: 0x9602447a
    4458:			; <UNDEFINED> instruction: 0xe7ba447c
    445c:	strtmi	r4, [r1], -r1, asr #20
    4460:	vadd.i8	q11, q0, q12
    4464:	ldrbtmi	r4, [sl], #-900	; 0xfffffc7c
    4468:	addcc	r6, ip, #188416	; 0x2e000
    446c:	bmi	fa8c74 <log_oom_internal@plt+0xfa6f18>
    4470:	ldrbtmi	r4, [sl], #-3134	; 0xfffff3c2
    4474:	ldrbtmi	r9, [ip], #-3
    4478:	strls	r3, [r2], -r3, lsl #4
    447c:	strls	r2, [r1], #-7
    4480:	stc	7, cr15, [r0], {253}	; 0xfd
    4484:	andcs	lr, r0, r3, ror #14
    4488:	b	ff0c2484 <log_oom_internal@plt+0xff0c0728>
    448c:			; <UNDEFINED> instruction: 0xf77f2802
    4490:	strtmi	sl, [r1], -pc, lsl #29
    4494:	bvs	b97574 <log_oom_internal@plt+0xb95818>
    4498:	orrsmi	pc, pc, #64, 4
    449c:	ldrbtmi	r4, [ip], #-2613	; 0xfffff5cb
    44a0:	andcs	r4, r3, r5, lsr sp
    44a4:			; <UNDEFINED> instruction: 0x9602447a
    44a8:	addcc	r4, ip, #2097152000	; 0x7d000000
    44ac:	strcs	lr, [r0, #-2509]	; 0xfffff633
    44b0:	strmi	r4, [r2], #-1570	; 0xfffff9de
    44b4:	bl	ff9c24b0 <log_oom_internal@plt+0xff9c0754>
    44b8:			; <UNDEFINED> instruction: 0xf7fde61f
    44bc:	svclt	0x0000eafe
    44c0:	andeq	r3, r1, ip, asr #26
    44c4:	andeq	r0, r0, r0, asr #3
    44c8:	andeq	r3, r1, r2, lsl #26
    44cc:	strdeq	r3, [r0], -r2
    44d0:	andeq	r2, r0, sl, lsl #11
    44d4:	andeq	r2, r0, sl, ror fp
    44d8:	andeq	r3, r1, r4, lsl #29
    44dc:	andeq	r3, r1, sl, lsl #30
    44e0:	andeq	r3, r0, r6, ror r3
    44e4:	andeq	r2, r0, lr, lsl #10
    44e8:	andeq	r2, r0, sl, lsr #22
    44ec:	muleq	r1, r4, lr
    44f0:	andeq	r3, r1, r4, ror #28
    44f4:	ldrdeq	r2, [r0], -ip
    44f8:	andeq	r3, r0, ip, asr #5
    44fc:	andeq	r2, r0, sl, ror #8
    4500:	andeq	r3, r0, sl, ror r2
    4504:	andeq	r2, r0, r8, lsl r4
    4508:			; <UNDEFINED> instruction: 0x000029b0
    450c:	andeq	r3, r0, r6, asr r2
    4510:	strdeq	r2, [r0], -r8
    4514:	andeq	r2, r0, r4, asr r9
    4518:	andeq	r2, r0, lr, asr #18
    451c:	andeq	r3, r0, r6, lsr #4
    4520:	andeq	r2, r0, r8, asr #7
    4524:	andeq	r2, r0, r2, asr #19
    4528:	andeq	r3, r0, lr, asr #3
    452c:	andeq	r2, r0, r0, ror r3
    4530:	andeq	r3, r0, r0, lsr #3
    4534:	andeq	r2, r0, r2, asr #6
    4538:	muleq	r0, sl, r8
    453c:	andeq	r3, r0, r4, ror r1
    4540:	andeq	r2, r0, r4, lsl r3
    4544:	andeq	r3, r0, r0, asr r1
    4548:	andeq	r2, r0, lr, ror #5
    454c:	andeq	r2, r0, sl, asr r9
    4550:	andeq	r3, r0, r8, lsl r1
    4554:			; <UNDEFINED> instruction: 0x000022ba
    4558:	andeq	r2, r0, r2, lsl r8
    455c:	andeq	r3, r0, ip, ror #1
    4560:	andeq	r2, r0, ip, lsl #5
    4564:	ldrdeq	r3, [r0], -sl
    4568:	andeq	r2, r0, r2, ror r2
    456c:	andeq	r2, r0, r6, lsr r8
    4570:	andeq	r2, r0, r6, asr #4
    4574:	muleq	r0, ip, r0
    4578:			; <UNDEFINED> instruction: 0x000027bc
    457c:	ldrcs	pc, [r8, #2271]	; 0x8df
    4580:	ldrcc	pc, [r8, #2271]	; 0x8df
    4584:	push	{r1, r3, r4, r5, r6, sl, lr}
    4588:	strdlt	r4, [r8], r0
    458c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4590:			; <UNDEFINED> instruction: 0xf04f9307
    4594:	stmdacs	r0, {r8, r9}
    4598:	sbcshi	pc, ip, r0
    459c:	strmi	r6, [r5], -r3, lsl #16
    45a0:	eorsle	r2, r9, r7, ror #22
    45a4:			; <UNDEFINED> instruction: 0xf0402b75
    45a8:			; <UNDEFINED> instruction: 0xf8df82a6
    45ac:	stmvs	r1, {r2, r4, r5, r6, r8, sl, ip, sp}
    45b0:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    45b4:	subsle	r2, r4, r0, lsl #18
    45b8:	bl	5c25b4 <log_oom_internal@plt+0x5c0858>
    45bc:	eorsle	r2, sp, r0, lsl #16
    45c0:	mlacc	r8, r0, r8, pc	; <UNPREDICTABLE>
    45c4:	ldrle	r0, [r9, #-1758]!	; 0xfffff922
    45c8:	mlacs	r8, r5, r8, pc	; <UNPREDICTABLE>
    45cc:	andeq	pc, r0, #-1946157055	; 0x8c000001
    45d0:	eorcs	pc, r8, r5, lsl #17
    45d4:			; <UNDEFINED> instruction: 0xf8956a02
    45d8:	eorvs	r3, sl, #40	; 0x28
    45dc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    45e0:	eorcc	pc, r8, r5, lsl #17
    45e4:	ldrvs	pc, [ip, #-2271]!	; 0xfffff721
    45e8:	ldrbtmi	r6, [lr], #-2153	; 0xfffff797
    45ec:			; <UNDEFINED> instruction: 0xf7fd6b30
    45f0:			; <UNDEFINED> instruction: 0x4604eafc
    45f4:	suble	r2, r0, r0, lsl #16
    45f8:			; <UNDEFINED> instruction: 0xf7fd2000
    45fc:	stmdacs	r6, {r1, r3, r9, fp, sp, lr, pc}
    4600:	mrshi	pc, (UNDEF: 56)	; <UNPREDICTABLE>
    4604:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    4608:	andcs	r3, r0, r1, lsl #24
    460c:			; <UNDEFINED> instruction: 0xf043626c
    4610:			; <UNDEFINED> instruction: 0xf8850304
    4614:	and	r3, r1, r8, lsr #32
    4618:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
    461c:	strcs	pc, [r8, #-2271]	; 0xfffff721
    4620:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4624:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4628:	blls	1de698 <log_oom_internal@plt+0x1dc93c>
    462c:			; <UNDEFINED> instruction: 0xf04f405a
    4630:			; <UNDEFINED> instruction: 0xf0400300
    4634:	andlt	r8, r8, pc, ror #4
    4638:	ldrhhi	lr, [r0, #141]!	; 0x8d
    463c:	stmdacs	r0, {r3, r5, r7, fp, sp, lr}
    4640:	addshi	pc, r5, r0
    4644:	msreq	CPSR_, r5, lsl #2
    4648:	blx	4264e <log_oom_internal@plt+0x408f2>
    464c:	blle	28be64 <log_oom_internal@plt+0x28a108>
    4650:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    4654:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    4658:	movweq	pc, #12355	; 0x3043	; <UNPREDICTABLE>
    465c:	eorcc	pc, r8, r5, lsl #17
    4660:	stmdavs	r9!, {r6, r7, r8, r9, sl, sp, lr, pc}^
    4664:	andcs	lr, r0, r8, lsr #15
    4668:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    466c:	vsub.i8	d2, d0, d2
    4670:	rsbmi	r8, r0, #228	; 0xe4
    4674:	submi	fp, r0, #192, 4
    4678:	ldmdbvs	r4!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    467c:			; <UNDEFINED> instruction: 0xf0002c00
    4680:			; <UNDEFINED> instruction: 0xf8958113
    4684:	ldrbeq	r3, [ip, -r8, lsr #32]
    4688:	rscshi	pc, r6, r0, lsl #2
    468c:	andcs	sl, r0, #98304	; 0x18000
    4690:			; <UNDEFINED> instruction: 0xf7ff4628
    4694:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    4698:	bls	1bbb1c <log_oom_internal@plt+0x1b9dc0>
    469c:			; <UNDEFINED> instruction: 0xf0402a00
    46a0:	andcs	r8, r0, r4, lsl #3
    46a4:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46a8:	ldcle	8, cr2, [r6, #-24]	; 0xffffffe8
    46ac:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    46b0:	mvncc	pc, #64, 4
    46b4:	tstcs	r0, r8, ror #16
    46b8:	mcrls	4, 0, r4, cr6, cr10, {3}
    46bc:	andls	r3, r0, #184, 4	; 0x8000000b
    46c0:	strbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    46c4:	strbtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    46c8:	andls	r4, r3, sl, ror r4
    46cc:	andcc	r4, r3, #124, 8	; 0x7c000000
    46d0:	strls	r2, [r2], -r7
    46d4:			; <UNDEFINED> instruction: 0xf7fd9401
    46d8:			; <UNDEFINED> instruction: 0xf895ead6
    46dc:	ldrbeq	r3, [r9, -r8, lsr #32]
    46e0:	streq	pc, [r0], r3, asr #7
    46e4:			; <UNDEFINED> instruction: 0x07dad45c
    46e8:			; <UNDEFINED> instruction: 0xf8dfd448
    46ec:			; <UNDEFINED> instruction: 0xf8df744c
    46f0:	ldrbtmi	r6, [pc], #-1100	; 46f8 <log_oom_internal@plt+0x299c>
    46f4:			; <UNDEFINED> instruction: 0xf107447e
    46f8:	and	r0, r9, r8, lsl r8
    46fc:	andcs	r6, r1, #6881280	; 0x690000
    4700:			; <UNDEFINED> instruction: 0xf7ff69b8
    4704:	vmlsne.f64	d15, d4, d11
    4708:	rscshi	pc, r9, r0, asr #5
    470c:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    4710:	ldrdne	lr, [r0], -r6
    4714:			; <UNDEFINED> instruction: 0xf7fd4642
    4718:	vmlane.f16	s28, s9, s16	; <UNPREDICTABLE>
    471c:	andcs	sp, r0, lr, ror #21
    4720:	ldmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4724:	stcle	8, cr2, [r4, #8]!
    4728:	strtmi	r6, [r1], -sl, ror #16
    472c:	ldrpl	pc, [r0], #-2271	; 0xfffff721
    4730:	orrvs	pc, r1, #1325400064	; 0x4f000000
    4734:	strmi	pc, [ip], #-2271	; 0xfffff721
    4738:	andls	r2, r2, #3
    473c:			; <UNDEFINED> instruction: 0xf8df447d
    4740:	ldrbtmi	r2, [ip], #-1032	; 0xfffffbf8
    4744:	ldrtcc	r4, [r8], #1146	; 0x47a
    4748:	stmib	sp, {r1, sl, lr}^
    474c:			; <UNDEFINED> instruction: 0xf7fd4500
    4750:			; <UNDEFINED> instruction: 0xe763ea9a
    4754:	vfma.f32	q10, q8, <illegal reg q14.5>
    4758:	bmi	fff55694 <log_oom_internal@plt+0xfff53938>
    475c:	ldrbtmi	r4, [ip], #-2557	; 0xfffff603
    4760:	ldrcc	r4, [r8], #1146	; 0x47a
    4764:	andcc	r4, r3, #2030043136	; 0x79000000
    4768:			; <UNDEFINED> instruction: 0xf7fd9400
    476c:	strtmi	lr, [r8], -r0, lsl #21
    4770:	ldc2	7, cr15, [ip], {255}	; 0xff
    4774:			; <UNDEFINED> instruction: 0xf6bf2800
    4778:	smlaldx	sl, pc, r5, pc	; <UNPREDICTABLE>
    477c:	andcs	r6, r1, #6881280	; 0x690000
    4780:			; <UNDEFINED> instruction: 0xf7ff6a28
    4784:	vmlane.f64	d15, d4, d11
    4788:	msrhi	(UNDEF: 97), r0
    478c:	addhi	pc, r6, r0
    4790:			; <UNDEFINED> instruction: 0xf8956a2a
    4794:	rsbvs	r3, sl, #40	; 0x28
    4798:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    479c:	eorcc	pc, r8, r5, lsl #17
    47a0:	smlattcs	r0, sp, ip, r4
    47a4:			; <UNDEFINED> instruction: 0xf104447c
    47a8:			; <UNDEFINED> instruction: 0xf7fd0024
    47ac:	stmdacs	r0, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    47b0:	bvs	1a7b510 <log_oom_internal@plt+0x1a797b4>
    47b4:	bvs	1816064 <log_oom_internal@plt+0x1814308>
    47b8:			; <UNDEFINED> instruction: 0xf7fd3101
    47bc:	stmdacs	r0, {r1, r3, r6, r7, r9, fp, sp, lr, pc}
    47c0:	smlabthi	lr, r0, r2, pc	; <UNPREDICTABLE>
    47c4:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    47c8:			; <UNDEFINED> instruction: 0xf0432000
    47cc:			; <UNDEFINED> instruction: 0xf8850308
    47d0:			; <UNDEFINED> instruction: 0xf7fd3028
    47d4:	stmdacs	r5, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    47d8:	stmdbvs	r8!, {r1, r3, r4, r8, sl, fp, ip, lr, pc}^
    47dc:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr}
    47e0:	tsthi	sp, r0	; <UNPREDICTABLE>
    47e4:	vpmax.s8	q11, q0, q13
    47e8:	bvs	b95468 <log_oom_internal@plt+0xb9370c>
    47ec:	stmib	sp, {r8, sp}^
    47f0:	andcs	r4, r6, r2
    47f4:	andls	r4, r4, #55552	; 0xd900
    47f8:	ldrbtmi	r4, [ip], #-2777	; 0xfffff527
    47fc:	ldrtcc	r4, [r8], #3545	; 0xdd9
    4800:			; <UNDEFINED> instruction: 0x9605447a
    4804:	andcc	r4, r3, #2097152000	; 0x7d000000
    4808:	strmi	lr, [r0, #-2509]	; 0xfffff633
    480c:	b	ec2808 <log_oom_internal@plt+0xec0aac>
    4810:	str	r2, [r3, -r0]
    4814:	vpmin.s8	q10, q8, q2
    4818:	stmdavs	r8!, {r0, r2, r3, r4, r5, r7, r8, r9, ip, sp}^
    481c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    4820:	andls	r4, r1, #3360	; 0xd20
    4824:	ldrbtmi	r4, [lr], #-2770	; 0xfffff52e
    4828:			; <UNDEFINED> instruction: 0x900236b8
    482c:			; <UNDEFINED> instruction: 0x9600447a
    4830:	andcs	r3, r7, r3, lsl #4
    4834:	b	9c2830 <log_oom_internal@plt+0x9c0ad4>
    4838:	stmiavs	sl!, {r2, r5, r6, r7, r9, sl, sp, lr, pc}
    483c:	stclmi	6, cr4, [sp], {33}	; 0x21
    4840:	mvnmi	pc, #64, 4
    4844:	andcs	r4, r3, ip, asr #27
    4848:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    484c:	ldrbtmi	r4, [sp], #-2763	; 0xfffff535
    4850:	stmib	sp, {r3, r5, r7, sl, ip, sp}^
    4854:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
    4858:			; <UNDEFINED> instruction: 0xf7fd4402
    485c:			; <UNDEFINED> instruction: 0xe6ddea14
    4860:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q3.5>
    4864:	stmibmi	r7, {r0, r1, r2, r4, r9, lr}^
    4868:	ldrbtmi	r2, [fp], #-0
    486c:			; <UNDEFINED> instruction: 0x33b84479
    4870:			; <UNDEFINED> instruction: 0xf7fd3103
    4874:			; <UNDEFINED> instruction: 0xe6d1ea74
    4878:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    487c:			; <UNDEFINED> instruction: 0xf0836869
    4880:	bvs	1a0508c <log_oom_internal@plt+0x1a03330>
    4884:	andeq	pc, r1, #2
    4888:	blx	fe24288c <log_oom_internal@plt+0xfe240b30>
    488c:	blle	174c0a4 <log_oom_internal@plt+0x174a348>
    4890:			; <UNDEFINED> instruction: 0xf895d051
    4894:	ldrbeq	r3, [r8, -r8, lsr #32]
    4898:	ldrbt	sp, [r7], r2, lsl #9
    489c:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    48a0:			; <UNDEFINED> instruction: 0xf57f075b
    48a4:	ldrb	sl, [fp, -r2, lsr #30]!
    48a8:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48ac:	strmi	r6, [r7], -r4
    48b0:			; <UNDEFINED> instruction: 0xf7fc6868
    48b4:	strmi	lr, [r6], -r0, ror #31
    48b8:	rsble	r2, r0, r0, lsl #16
    48bc:			; <UNDEFINED> instruction: 0xf7fd4620
    48c0:	stmdacs	r6, {r3, r5, r7, fp, sp, lr, pc}
    48c4:	addshi	pc, r8, r0, lsl #6
    48c8:			; <UNDEFINED> instruction: 0xf10568b2
    48cc:			; <UNDEFINED> instruction: 0xf8950014
    48d0:	rsbvs	r3, sl, #40	; 0x28
    48d4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    48d8:	eorcc	pc, r8, r5, lsl #17
    48dc:			; <UNDEFINED> instruction: 0xf7fc6931
    48e0:	stmdacs	r0, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    48e4:	blmi	fea3b33c <log_oom_internal@plt+0xfea395e0>
    48e8:	rsbsvc	pc, r4, #1325400064	; 0x4f000000
    48ec:	andcs	r4, r0, r7, lsr #19
    48f0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    48f4:			; <UNDEFINED> instruction: 0x310333b8
    48f8:	b	c428f4 <log_oom_internal@plt+0xc40b98>
    48fc:	andcs	lr, r0, lr, lsl #13
    4900:	stm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4904:			; <UNDEFINED> instruction: 0xf77f2802
    4908:	bvs	1ab03e0 <log_oom_internal@plt+0x1aae684>
    490c:	stcmi	6, cr4, [r0, #132]!	; 0x84
    4910:	movwmi	pc, #49728	; 0xc240	; <UNPREDICTABLE>
    4914:	mulcs	r3, pc, ip	; <UNPREDICTABLE>
    4918:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    491c:	ldrbtmi	r4, [ip], #-2718	; 0xfffff562
    4920:			; <UNDEFINED> instruction: 0xe710447a
    4924:			; <UNDEFINED> instruction: 0xf89569ba
    4928:	rsbvs	r3, sl, #40	; 0x28
    492c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    4930:	eorcc	pc, r8, r5, lsl #17
    4934:			; <UNDEFINED> instruction: 0xf7fde734
    4938:	stmdacs	r6, {r2, r3, r5, r6, fp, sp, lr, pc}
    493c:			; <UNDEFINED> instruction: 0xf895dc72
    4940:	vhadd.u32	d19, d15, d24
    4944:			; <UNDEFINED> instruction: 0xf8850382
    4948:	ldr	r3, [pc], r8, lsr #32
    494c:			; <UNDEFINED> instruction: 0xf7fd2000
    4950:	stmdacs	r2, {r5, r6, fp, sp, lr, pc}
    4954:	mcrge	7, 4, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    4958:	strtmi	r6, [r1], -lr, ror #20
    495c:	vst1.32	{d20-d21}, [pc]
    4960:	stcmi	3, cr7, [pc], {119}	; 0x77
    4964:	stcmi	0, cr2, [pc, #12]	; 4978 <log_oom_internal@plt+0x2c1c>
    4968:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    496c:	ldrbtmi	r3, [sp], #-696	; 0xfffffd48
    4970:	stmib	sp, {r1, r9, sl, ip, pc}^
    4974:	stmdane	r2!, {r8, sl, sp}
    4978:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    497c:	ldmdavs	ip!, {r1, r2, r3, r6, r9, sl, sp, lr, pc}
    4980:	stcle	12, cr2, [lr], {3}
    4984:			; <UNDEFINED> instruction: 0xf6bf2c00
    4988:	andcs	sl, r0, ip, ror lr
    498c:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4990:	ldclle	8, cr2, [r6], #-8
    4994:	rscvc	lr, r4, r4, lsl #21
    4998:	rscvc	lr, r4, r0, lsr #23
    499c:	submi	fp, r0, #192, 4
    49a0:	stccs	6, cr14, [r9], {60}	; 0x3c
    49a4:	mcrge	4, 3, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    49a8:	blmi	1ffe96c <log_oom_internal@plt+0x1ffcc10>
    49ac:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    49b0:			; <UNDEFINED> instruction: 0xf7fd1000
    49b4:	stmdacs	r0, {r1, r2, r5, r8, fp, sp, lr, pc}
    49b8:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {1}
    49bc:	andcs	r6, r1, #6881280	; 0x690000
    49c0:			; <UNDEFINED> instruction: 0xf7ff9806
    49c4:	vmlsne.f16	s30, s9, s23	; <UNPREDICTABLE>
    49c8:	addhi	pc, r2, r0, asr #5
    49cc:	bls	1b8b6c <log_oom_internal@plt+0x1b6e10>
    49d0:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    49d4:			; <UNDEFINED> instruction: 0xf043626a
    49d8:			; <UNDEFINED> instruction: 0xf8850304
    49dc:	ldrbt	r3, [ip], -r8, lsr #32
    49e0:	vpadd.i8	q10, q0, q9
    49e4:	ldmdbmi	r2!, {r0, r1, r3, r4, r9, lr}^
    49e8:	ldrbtmi	r2, [fp], #-0
    49ec:			; <UNDEFINED> instruction: 0x33b84479
    49f0:			; <UNDEFINED> instruction: 0xf7fd3103
    49f4:			; <UNDEFINED> instruction: 0xe611e9b4
    49f8:	stclmi	6, cr4, [lr], #-132	; 0xffffff7c
    49fc:	vadd.i8	q11, q0, q12
    4a00:	ldrbtmi	r3, [ip], #-970	; 0xfffffc36
    4a04:	strls	r4, [r1], #-2668	; 0xfffff594
    4a08:	ldrbtmi	r4, [sl], #-3180	; 0xfffff394
    4a0c:			; <UNDEFINED> instruction: 0x900232b8
    4a10:	andls	r4, r0, #124, 8	; 0x7c000000
    4a14:	stclne	0, cr2, [r2], #28
    4a18:	ldmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a1c:	stmdami	r8!, {r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    4a20:			; <UNDEFINED> instruction: 0xe6df4478
    4a24:	strtmi	r4, [r1], -r7, ror #20
    4a28:	vadd.i8	q11, q0, q12
    4a2c:	ldrbtmi	r3, [sl], #-990	; 0xfffffc22
    4a30:	adcscc	r6, r8, #450560	; 0x6e000
    4a34:	bmi	192923c <log_oom_internal@plt+0x19274e0>
    4a38:	ldrbtmi	r4, [sl], #-3172	; 0xfffff39c
    4a3c:	ldrbtmi	r9, [ip], #-3
    4a40:	strls	r3, [r2], -r3, lsl #4
    4a44:	strls	r2, [r1], #-7
    4a48:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a4c:			; <UNDEFINED> instruction: 0x4630e777
    4a50:	svc	0x00def7fc
    4a54:			; <UNDEFINED> instruction: 0xf77f2802
    4a58:	bvs	1bb0290 <log_oom_internal@plt+0x1bae534>
    4a5c:	ldclmi	6, cr4, [ip, #-132]	; 0xffffff7c
    4a60:	cmnvc	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    4a64:	andcs	r4, r3, fp, asr sl
    4a68:	ldrbtmi	r4, [sp], #-3163	; 0xfffff3a5
    4a6c:			; <UNDEFINED> instruction: 0x9602447a
    4a70:	adcscc	r4, r8, #124, 8	; 0x7c000000
    4a74:	strcs	lr, [r0, #-2509]	; 0xfffff633
    4a78:	strmi	r4, [r2], #-1570	; 0xfffff9de
    4a7c:	stmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a80:	stmdavs	lr!, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
    4a84:	ldclmi	6, cr4, [r5, #-132]	; 0xffffff7c
    4a88:	bicscc	pc, r5, #64, 4
    4a8c:	andcs	r4, r3, r4, asr sl
    4a90:	ldrbtmi	r4, [sp], #-3156	; 0xfffff3ac
    4a94:			; <UNDEFINED> instruction: 0x9602447a
    4a98:			; <UNDEFINED> instruction: 0xe7ea447c
    4a9c:	svc	0x00b8f7fc
    4aa0:			; <UNDEFINED> instruction: 0xf77f2806
    4aa4:	bmi	1430314 <log_oom_internal@plt+0x142e5b8>
    4aa8:	stmdavs	r8!, {r0, r5, r9, sl, lr}^
    4aac:	mvnscc	pc, #64, 4
    4ab0:	cfstrsls	mvf4, [r6], {122}	; 0x7a
    4ab4:	andls	r3, r0, #184, 4	; 0x8000000b
    4ab8:	vmlsmi.f32	s9, s26, s24
    4abc:	andls	r4, r3, sl, ror r4
    4ac0:	andcc	r4, r3, #2113929216	; 0x7e000000
    4ac4:	andcs	r9, r7, r2, lsl #8
    4ac8:			; <UNDEFINED> instruction: 0xf7fd9601
    4acc:			; <UNDEFINED> instruction: 0xe604e8dc
    4ad0:			; <UNDEFINED> instruction: 0xf7fc2000
    4ad4:	stmdacs	r2, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    4ad8:	stclge	7, cr15, [fp, #508]	; 0x1fc
    4adc:	strtmi	r6, [r1], -lr, ror #20
    4ae0:	vadd.f32	q10, q0, q2
    4ae4:	bmi	1111aa4 <log_oom_internal@plt+0x110fd48>
    4ae8:	mcrrmi	0, 0, r2, r4, cr3
    4aec:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    4af0:	ldrbtmi	r9, [ip], #-1538	; 0xfffff9fe
    4af4:	mcrrmi	7, 11, lr, r2, cr13
    4af8:	mvnsmi	pc, #64, 4
    4afc:	andcs	r4, r0, r1, asr #20
    4b00:	ldrbtmi	r4, [ip], #-2369	; 0xfffff6bf
    4b04:	addscc	r4, r8, #2046820352	; 0x7a000000
    4b08:	andls	r4, r0, #2030043136	; 0x79000000
    4b0c:	andcc	r4, r3, #35651584	; 0x2200000
    4b10:	mrc	7, 7, APSR_nzcv, cr4, cr12, {7}
    4b14:	svc	0x00d0f7fc
    4b18:	andeq	r3, r1, ip, ror r8
    4b1c:	andeq	r0, r0, r0, asr #3
    4b20:	ldrdeq	r3, [r1], -r8
    4b24:	muleq	r1, lr, sl
    4b28:	ldrdeq	r3, [r1], -ip
    4b2c:	andeq	r2, r0, r8, lsl #29
    4b30:	andeq	r2, r0, ip, lsl r0
    4b34:	andeq	r2, r0, r0, asr r7
    4b38:	andeq	r3, r1, lr, lsl #18
    4b3c:	muleq	r1, r4, r9
    4b40:	andeq	r2, r0, r4, lsr r7
    4b44:	strdeq	r2, [r0], -lr
    4b48:	andeq	r1, r0, r0, lsr #31
    4b4c:	andeq	r2, r0, r2, ror #27
    4b50:	andeq	r1, r0, r4, lsl #31
    4b54:	andeq	r2, r0, r0, ror #9
    4b58:	andeq	r3, r1, r4, ror #17
    4b5c:	andeq	r2, r0, r6, asr #26
    4b60:	andeq	r1, r0, r4, ror #29
    4b64:	muleq	r0, r0, r6
    4b68:	andeq	r2, r0, lr, ror #10
    4b6c:	andeq	r2, r0, sl, lsl sp
    4b70:			; <UNDEFINED> instruction: 0x00001eb8
    4b74:	strdeq	r2, [r0], -r6
    4b78:	andeq	r2, r0, sl, lsr #10
    4b7c:	andeq	r1, r0, lr, lsl #29
    4b80:	ldrdeq	r2, [r0], -r6
    4b84:	andeq	r1, r0, r8, ror lr
    4b88:	andeq	r2, r0, r0, asr ip
    4b8c:	strdeq	r1, [r0], -r2
    4b90:			; <UNDEFINED> instruction: 0x000024ba
    4b94:	andeq	r2, r0, r2, lsr #24
    4b98:	andeq	r1, r0, r4, asr #27
    4b9c:	ldrdeq	r2, [r0], -r8
    4ba0:	andeq	r1, r0, sl, ror sp
    4ba4:	andeq	r2, r0, r6, ror #8
    4ba8:	ldrdeq	r3, [r1], -ip
    4bac:	andeq	r2, r0, r6, asr fp
    4bb0:	strdeq	r1, [r0], -r8
    4bb4:	andeq	r2, r0, sl, lsl #7
    4bb8:	andeq	r2, r0, r6, lsr fp
    4bbc:	ldrdeq	r1, [r0], -r4
    4bc0:	andeq	r2, r0, r4, asr r3
    4bc4:	andeq	r2, r0, r2, lsl fp
    4bc8:	andeq	r1, r0, sl, lsr #25
    4bcc:			; <UNDEFINED> instruction: 0x000023b2
    4bd0:	andeq	r2, r0, sl, ror #6
    4bd4:	ldrdeq	r2, [r0], -r4
    4bd8:	andeq	r1, r0, r4, ror ip
    4bdc:	andeq	r2, r0, r2, lsl r3
    4be0:	andeq	r2, r0, ip, lsr #21
    4be4:	andeq	r1, r0, ip, asr #24
    4be8:	muleq	r0, r0, sl
    4bec:	andeq	r1, r0, r8, lsr #24
    4bf0:	andeq	r2, r0, r4, lsl #7
    4bf4:	andeq	r2, r0, r8, ror #5
    4bf8:	andeq	r2, r0, r2, asr sl
    4bfc:	strdeq	r1, [r0], -r2
    4c00:	andeq	r1, r0, r2, ror #23
    4c04:	andeq	r2, r0, ip, lsr sl
    4c08:			; <UNDEFINED> instruction: 0x000023bc
    4c0c:	blmi	617470 <log_oom_internal@plt+0x615714>
    4c10:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    4c14:	ldmpl	r3, {r2, r3, r4, r7, ip, sp, pc}^
    4c18:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    4c1c:			; <UNDEFINED> instruction: 0xf04f931b
    4c20:			; <UNDEFINED> instruction: 0xf7fc0300
    4c24:	strbtmi	lr, [sl], -r4, asr #30
    4c28:	andcs	r4, r3, r1, lsl #12
    4c2c:	mrc	7, 6, APSR_nzcv, cr8, cr12, {7}
    4c30:	blle	4cec38 <log_oom_internal@plt+0x4ccedc>
    4c34:	strtmi	r9, [r0], -r4, lsl #18
    4c38:	bls	1ab85c <log_oom_internal@plt+0x1a9b00>
    4c3c:	smlabteq	fp, r1, r3, pc	; <UNPREDICTABLE>
    4c40:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c44:	blmi	297478 <log_oom_internal@plt+0x29571c>
    4c48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c4c:	blls	6decbc <log_oom_internal@plt+0x6dcf60>
    4c50:			; <UNDEFINED> instruction: 0xf04f405a
    4c54:	mrsle	r0, LR_und
    4c58:	ldclt	0, cr11, [r0, #-112]	; 0xffffff90
    4c5c:	svc	0x00f4f7fc
    4c60:	submi	r6, r0, #0, 16
    4c64:			; <UNDEFINED> instruction: 0xf7fce7ee
    4c68:	svclt	0x0000ef28
    4c6c:	strdeq	r3, [r1], -r0
    4c70:	andeq	r0, r0, r0, asr #3
    4c74:			; <UNDEFINED> instruction: 0x000131b8
    4c78:	blmi	12975a4 <log_oom_internal@plt+0x1295848>
    4c7c:	push	{r1, r3, r4, r5, r6, sl, lr}
    4c80:	strdlt	r4, [r8], r0
    4c84:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c88:			; <UNDEFINED> instruction: 0xf04f9307
    4c8c:	stmdacs	r0, {r8, r9}
    4c90:	strmi	sp, [r8], ip, asr #32
    4c94:	subsle	r2, r6, r0, lsl #18
    4c98:	strmi	r4, [r7], -r3, asr #22
    4c9c:	ldrbtmi	r6, [fp], #-2049	; 0xfffff7ff
    4ca0:			; <UNDEFINED> instruction: 0xf7fc6898
    4ca4:	strmi	lr, [r5], -r2, lsr #31
    4ca8:	ldmvs	r8!, {r3, r5, r6, r8, r9, ip, sp, pc}^
    4cac:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4cb0:	andls	pc, r8, sp, asr #17
    4cb4:	svc	0x00b0f7fc
    4cb8:	streq	pc, [fp], #-111	; 0xffffff91
    4cbc:	andls	r4, r2, r6, lsl #12
    4cc0:	stmdavs	ip!, {r4, r5, r8, r9, ip, sp, pc}
    4cc4:			; <UNDEFINED> instruction: 0xf10db1e4
    4cc8:	and	r0, r2, r8, lsl #20
    4ccc:	svcmi	0x0004f855
    4cd0:			; <UNDEFINED> instruction: 0x4621b194
    4cd4:			; <UNDEFINED> instruction: 0xf7fc4630
    4cd8:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4cdc:			; <UNDEFINED> instruction: 0x4621d1f6
    4ce0:			; <UNDEFINED> instruction: 0xf7fc4650
    4ce4:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    4ce8:			; <UNDEFINED> instruction: 0xf855db55
    4cec:			; <UNDEFINED> instruction: 0xf04f4f04
    4cf0:	vmlals.f16	s0, s4, s2	; <UNPREDICTABLE>
    4cf4:	mvnle	r2, r0, lsl #24
    4cf8:	svceq	0x0000f1b9
    4cfc:	tstlt	r6, r1, lsr r1
    4d00:			; <UNDEFINED> instruction: 0xf7fc4630
    4d04:	strbmi	lr, [r1], -r6, asr #31
    4d08:			; <UNDEFINED> instruction: 0xf7fc4638
    4d0c:			; <UNDEFINED> instruction: 0x4604edf2
    4d10:	blmi	9175b0 <log_oom_internal@plt+0x915854>
    4d14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4d18:	blls	1ded88 <log_oom_internal@plt+0x1dd02c>
    4d1c:			; <UNDEFINED> instruction: 0xf04f405a
    4d20:	teqle	fp, r0, lsl #6
    4d24:	andlt	r4, r8, r0, lsr #12
    4d28:			; <UNDEFINED> instruction: 0x87f0e8bd
    4d2c:			; <UNDEFINED> instruction: 0xf44f4c20
    4d30:	bmi	821b9c <log_oom_internal@plt+0x81fe40>
    4d34:	ldrbtmi	r4, [ip], #-2336	; 0xfffff6e0
    4d38:	strbcc	r4, [r4], #1146	; 0x47a
    4d3c:	andcc	r4, r3, #2030043136	; 0x79000000
    4d40:			; <UNDEFINED> instruction: 0xf7fc9400
    4d44:	ldcmi	15, cr14, [sp], {148}	; 0x94
    4d48:	bmi	756570 <log_oom_internal@plt+0x754814>
    4d4c:	teqne	r3, #64, 4	; <UNPREDICTABLE>
    4d50:	ldrbtmi	r4, [ip], #-2332	; 0xfffff6e4
    4d54:	strbcc	r4, [r4], #1146	; 0x47a
    4d58:	andcc	r4, r3, #2030043136	; 0x79000000
    4d5c:			; <UNDEFINED> instruction: 0xf7fc9400
    4d60:	ldrtmi	lr, [r0], -r6, lsl #31
    4d64:			; <UNDEFINED> instruction: 0xf7fcac03
    4d68:	stmdals	r2, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    4d6c:	mcr	7, 1, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4d70:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    4d74:	stm	r4, {r1, r8, sl, fp, ip, pc}
    4d78:	strtmi	r0, [r0], -pc
    4d7c:	strls	r4, [r6, #-1601]	; 0xfffff9bf
    4d80:	ldc	7, cr15, [r6, #1008]!	; 0x3f0
    4d84:	svclt	0x00a81e04
    4d88:	stmdals	r2, {r0, sl, sp}
    4d8c:	adcsle	r2, pc, r0, lsl #16
    4d90:	svc	0x007ef7fc
    4d94:			; <UNDEFINED> instruction: 0xf06fe7bc
    4d98:	ldrb	r0, [r6, fp, lsl #8]!
    4d9c:	mcr	7, 4, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4da0:	andeq	r3, r1, r4, lsl #3
    4da4:	andeq	r0, r0, r0, asr #3
    4da8:	andeq	r3, r1, sl, ror #7
    4dac:	andeq	r3, r1, ip, ror #1
    4db0:	andeq	r2, r0, sl, lsl #16
    4db4:	andeq	r1, r0, ip, lsr #19
    4db8:	muleq	r0, ip, r1
    4dbc:	andeq	r2, r0, lr, ror #15
    4dc0:	muleq	r0, r0, r9
    4dc4:	andeq	r2, r0, r4, lsl #3
    4dc8:	blmi	12976f4 <log_oom_internal@plt+0x1295998>
    4dcc:	push	{r1, r3, r4, r5, r6, sl, lr}
    4dd0:	strdlt	r4, [r8], r0
    4dd4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4dd8:			; <UNDEFINED> instruction: 0xf04f9307
    4ddc:	stmdacs	r0, {r8, r9}
    4de0:	strmi	sp, [r8], ip, asr #32
    4de4:	subsle	r2, r6, r0, lsl #18
    4de8:	strmi	r4, [r7], -r3, asr #22
    4dec:	ldrbtmi	r6, [fp], #-2049	; 0xfffff7ff
    4df0:			; <UNDEFINED> instruction: 0xf7fc6898
    4df4:			; <UNDEFINED> instruction: 0x4605eefa
    4df8:	ldmvs	r8!, {r3, r5, r6, r8, r9, ip, sp, pc}^
    4dfc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4e00:	andls	pc, r8, sp, asr #17
    4e04:	svc	0x0008f7fc
    4e08:	streq	pc, [fp], #-111	; 0xffffff91
    4e0c:	andls	r4, r2, r6, lsl #12
    4e10:	stmdavs	ip!, {r4, r5, r8, r9, ip, sp, pc}
    4e14:			; <UNDEFINED> instruction: 0xf10db1e4
    4e18:	and	r0, r2, r8, lsl #20
    4e1c:	svcmi	0x0004f855
    4e20:			; <UNDEFINED> instruction: 0x4621b194
    4e24:			; <UNDEFINED> instruction: 0xf7fc4630
    4e28:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    4e2c:			; <UNDEFINED> instruction: 0x4621d1f6
    4e30:			; <UNDEFINED> instruction: 0xf7fc4650
    4e34:	stmdacs	r0, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    4e38:			; <UNDEFINED> instruction: 0xf855db55
    4e3c:			; <UNDEFINED> instruction: 0xf04f4f04
    4e40:	vmlals.f16	s0, s4, s2	; <UNPREDICTABLE>
    4e44:	mvnle	r2, r0, lsl #24
    4e48:	svceq	0x0000f1b9
    4e4c:	tstlt	r6, r1, lsr r1
    4e50:			; <UNDEFINED> instruction: 0xf7fc4630
    4e54:			; <UNDEFINED> instruction: 0x4641ef1e
    4e58:			; <UNDEFINED> instruction: 0xf7fc4638
    4e5c:			; <UNDEFINED> instruction: 0x4604ed18
    4e60:	blmi	917700 <log_oom_internal@plt+0x9159a4>
    4e64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e68:	blls	1deed8 <log_oom_internal@plt+0x1dd17c>
    4e6c:			; <UNDEFINED> instruction: 0xf04f405a
    4e70:	teqle	fp, r0, lsl #6
    4e74:	andlt	r4, r8, r0, lsr #12
    4e78:			; <UNDEFINED> instruction: 0x87f0e8bd
    4e7c:			; <UNDEFINED> instruction: 0xf2404c20
    4e80:	bmi	809a9c <log_oom_internal@plt+0x807d40>
    4e84:	ldrbtmi	r4, [ip], #-2336	; 0xfffff6e0
    4e88:	ldrbcc	r4, [ip], #1146	; 0x47a
    4e8c:	andcc	r4, r3, #2030043136	; 0x79000000
    4e90:			; <UNDEFINED> instruction: 0xf7fc9400
    4e94:	ldcmi	14, cr14, [sp], {236}	; 0xec
    4e98:	bmi	7566c0 <log_oom_internal@plt+0x754964>
    4e9c:	orrvc	pc, r3, #1325400064	; 0x4f000000
    4ea0:	ldrbtmi	r4, [ip], #-2332	; 0xfffff6e4
    4ea4:	ldrbcc	r4, [ip], #1146	; 0x47a
    4ea8:	andcc	r4, r3, #2030043136	; 0x79000000
    4eac:			; <UNDEFINED> instruction: 0xf7fc9400
    4eb0:			; <UNDEFINED> instruction: 0x4630eede
    4eb4:			; <UNDEFINED> instruction: 0xf7fcac03
    4eb8:	stmdals	r2, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    4ebc:	stc	7, cr15, [r4, #1008]	; 0x3f0
    4ec0:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    4ec4:	stm	r4, {r1, r8, sl, fp, ip, pc}
    4ec8:	strtmi	r0, [r0], -pc
    4ecc:	strls	r4, [r6, #-1601]	; 0xfffff9bf
    4ed0:	ldcl	7, cr15, [ip], {252}	; 0xfc
    4ed4:	svclt	0x00a81e04
    4ed8:	stmdals	r2, {r0, sl, sp}
    4edc:	adcsle	r2, pc, r0, lsl #16
    4ee0:	mrc	7, 6, APSR_nzcv, cr6, cr12, {7}
    4ee4:			; <UNDEFINED> instruction: 0xf06fe7bc
    4ee8:	ldrb	r0, [r6, fp, lsl #8]!
    4eec:	stcl	7, cr15, [r4, #1008]!	; 0x3f0
    4ef0:	andeq	r3, r1, r4, lsr r0
    4ef4:	andeq	r0, r0, r0, asr #3
    4ef8:	muleq	r1, sl, r2
    4efc:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    4f00:			; <UNDEFINED> instruction: 0x000026ba
    4f04:	andeq	r1, r0, ip, asr r8
    4f08:	andeq	r2, r0, r8, asr r0
    4f0c:	muleq	r0, lr, r6
    4f10:	andeq	r1, r0, r0, asr #16
    4f14:	andeq	r2, r0, r0, asr #32
    4f18:	blmi	1e178fc <log_oom_internal@plt+0x1e15ba0>
    4f1c:	push	{r1, r3, r4, r5, r6, sl, lr}
    4f20:	strdlt	r4, [r8], r0	; <UNPREDICTABLE>
    4f24:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
    4f28:	strmi	sl, [r4], -r6, lsl #30
    4f2c:	orrvc	pc, r0, pc, asr #8
    4f30:	vmvn.i32	d20, #0	; 0x00000000
    4f34:	ldmdavs	fp, {r3, r8}
    4f38:	addcc	pc, r4, r7, asr #17
    4f3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4f40:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4f44:	stmdahi	r0, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
    4f48:	ldc	7, cr15, [r2, #1008]	; 0x3f0
    4f4c:	ble	7cc768 <log_oom_internal@plt+0x7caa0c>
    4f50:	mrc	7, 3, APSR_nzcv, cr10, cr12, {7}
    4f54:	stccs	8, cr6, [r2], {4}
    4f58:	rsbmi	sp, r4, #125	; 0x7d
    4f5c:			; <UNDEFINED> instruction: 0xf7fc6838
    4f60:	ldmdavs	r8!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}^
    4f64:	mrc	7, 1, APSR_nzcv, cr4, cr12, {7}
    4f68:			; <UNDEFINED> instruction: 0xf7fc4628
    4f6c:	bmi	19405dc <log_oom_internal@plt+0x193e880>
    4f70:	ldrbtmi	r4, [sl], #-2914	; 0xfffff49e
    4f74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f78:	ldrdcc	pc, [r4], r7
    4f7c:			; <UNDEFINED> instruction: 0xf04f405a
    4f80:			; <UNDEFINED> instruction: 0xf0400300
    4f84:			; <UNDEFINED> instruction: 0x462080b7
    4f88:	ldrtmi	r3, [sp], r8, lsl #15
    4f8c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4f90:	andeq	pc, r8, #-1073741823	; 0xc0000001
    4f94:	andcs	r4, r3, r9, lsr #12
    4f98:	stc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    4f9c:	blle	170efa4 <log_oom_internal@plt+0x170d248>
    4fa0:	ldcne	6, cr4, [sl, #-128]!	; 0xffffff80
    4fa4:			; <UNDEFINED> instruction: 0x4631463b
    4fa8:	mcr	7, 2, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4fac:	blle	ff54c7c4 <log_oom_internal@plt+0xff54aa68>
    4fb0:	strcs	r6, [r1], #-2168	; 0xfffff788
    4fb4:	ldcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    4fb8:			; <UNDEFINED> instruction: 0xf04f9400
    4fbc:			; <UNDEFINED> instruction: 0xf04f32ff
    4fc0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    4fc4:			; <UNDEFINED> instruction: 0xf8cd8803
    4fc8:			; <UNDEFINED> instruction: 0xf8cd8008
    4fcc:	strmi	r8, [r1], -r4
    4fd0:			; <UNDEFINED> instruction: 0xf7fc4628
    4fd4:	cdpne	14, 0, cr14, cr4, cr0, {5}
    4fd8:	ldrtmi	sp, [r0], -r7, asr #22
    4fdc:	ldcl	7, cr15, [lr, #1008]!	; 0x3f0
    4fe0:			; <UNDEFINED> instruction: 0xf5b31c83
    4fe4:	ldmdale	r8!, {r7, r8, r9, sl, fp}^
    4fe8:	ldrtmi	r3, [r1], -r9
    4fec:	andeq	pc, r7, r0, lsr #32
    4ff0:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    4ff4:	ldrtmi	sl, [r0], -r6, lsl #28
    4ff8:	ldc	7, cr15, [r0], #1008	; 0x3f0
    4ffc:	ldmibvs	r9!, {r0, r6, r9, fp, lr}
    5000:	bvs	1ed61f0 <log_oom_internal@plt+0x1ed4494>
    5004:	smlabteq	fp, r1, r3, pc	; <UNPREDICTABLE>
    5008:	bvs	ea7060 <log_oom_internal@plt+0xea5304>
    500c:	ldmdavs	r8!, {r2, pc}
    5010:	mrc	7, 3, APSR_nzcv, cr10, cr12, {7}
    5014:	blle	11cc82c <log_oom_internal@plt+0x11caad0>
    5018:			; <UNDEFINED> instruction: 0x0114e9d7
    501c:	ldrbteq	pc, [r4], #-263	; 0xfffffef9	; <UNPREDICTABLE>
    5020:	cmneq	ip, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    5024:	andeq	lr, r3, r4, lsl #17
    5028:			; <UNDEFINED> instruction: 0x0116e9d7
    502c:	andeq	lr, r3, r3, lsl #17
    5030:			; <UNDEFINED> instruction: 0xf7fc6878
    5034:			; <UNDEFINED> instruction: 0x4621ed3c
    5038:	stc	7, cr15, [r0, #-1008]!	; 0xfffffc10
    503c:	blle	60f044 <log_oom_internal@plt+0x60d2e8>
    5040:			; <UNDEFINED> instruction: 0xf7fc6878
    5044:	mcrne	12, 0, lr, cr4, cr12, {1}
    5048:	ldmdavs	r8!, {r0, r1, r2, r3, r8, r9, fp, ip, lr, pc}
    504c:			; <UNDEFINED> instruction: 0xf7fc4631
    5050:	stmdacs	r0, {r2, r6, r9, sl, fp, sp, lr, pc}
    5054:	strcs	sp, [r0], #-2821	; 0xfffff4fb
    5058:			; <UNDEFINED> instruction: 0xf7fce780
    505c:	stmdavs	r4, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    5060:			; <UNDEFINED> instruction: 0xf7fce77b
    5064:	stmdavs	r4, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    5068:	ldmdavs	r8!, {r2, r5, r6, r9, lr}
    506c:	ldcl	7, cr15, [r4], #1008	; 0x3f0
    5070:	andcs	lr, r0, r4, ror r7
    5074:	stcl	7, cr15, [ip], {252}	; 0xfc
    5078:	stclle	8, cr2, [r1, #12]!
    507c:	stcl	7, cr15, [r4, #1008]!	; 0x3f0
    5080:	bmi	89750c <log_oom_internal@plt+0x8957b0>
    5084:	stcmi	3, cr2, [r2], #-960	; 0xfffffc40
    5088:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    508c:	orrvc	pc, r0, r1, lsl #10
    5090:			; <UNDEFINED> instruction: 0x9602447c
    5094:	andcc	r9, r3, #16777216	; 0x1000000
    5098:	strmi	r9, [r4], r0, lsl #2
    509c:			; <UNDEFINED> instruction: 0xf8dc2004
    50a0:			; <UNDEFINED> instruction: 0xf7fc1000
    50a4:			; <UNDEFINED> instruction: 0xe7cbedf0
    50a8:			; <UNDEFINED> instruction: 0xf7fc4640
    50ac:	stmdacs	r3, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    50b0:	ldmdami	r8, {r1, r4, r5, r7, r8, sl, fp, ip, lr, pc}
    50b4:	bmi	616940 <log_oom_internal@plt+0x614be4>
    50b8:			; <UNDEFINED> instruction: 0xf8df23eb
    50bc:	ldrbtmi	ip, [r8], #-96	; 0xffffffa0
    50c0:			; <UNDEFINED> instruction: 0xf500447a
    50c4:	ldrbtmi	r7, [ip], #128	; 0x80
    50c8:	andcc	r9, r3, #0
    50cc:			; <UNDEFINED> instruction: 0xf8cd9602
    50d0:	andcs	ip, r4, r4
    50d4:	ldcl	7, cr15, [r6, #1008]	; 0x3f0
    50d8:	ldcmi	7, cr14, [r1], {158}	; 0x9e
    50dc:	bmi	4569e4 <log_oom_internal@plt+0x454c88>
    50e0:	ldmdbmi	r1, {r1, r2, r5, r6, r7, r8, r9, sp}
    50e4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    50e8:	ldrbtmi	r3, [r9], #-1268	; 0xfffffb0c
    50ec:	strls	r3, [r0], #-515	; 0xfffffdfd
    50f0:	ldc	7, cr15, [ip, #1008]!	; 0x3f0
    50f4:	stcl	7, cr15, [r0], #1008	; 0x3f0
    50f8:	andeq	r2, r1, r4, ror #29
    50fc:	andeq	r0, r0, r0, asr #3
    5100:	andeq	r2, r1, lr, lsl #29
    5104:	andeq	r1, r0, ip, lsl #21
    5108:			; <UNDEFINED> instruction: 0x000024b8
    510c:	andeq	r1, r0, sl, asr r6
    5110:	muleq	r0, r4, lr
    5114:	andeq	r2, r0, r2, lsl #9
    5118:	andeq	r1, r0, r4, lsr #12
    511c:	andeq	r1, r0, sl, lsr #28
    5120:	andeq	r2, r0, ip, asr r4
    5124:	strdeq	r1, [r0], -lr
    5128:	andeq	r1, r0, sl, lsr fp
    512c:	svcmi	0x00f0e92d
    5130:	ldccc	8, cr15, [r8], #892	; 0x37c
    5134:	blhi	c05f0 <log_oom_internal@plt+0xbe894>
    5138:	ldcne	8, cr15, [r4], #892	; 0x37c
    513c:			; <UNDEFINED> instruction: 0xf8df447b
    5140:	ldrbtmi	r2, [r9], #-3252	; 0xfffff34c
    5144:	ldmdbvs	ip, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    5148:	stmpl	sl, {r2, r8, r9, sl, fp, sp, pc}
    514c:			; <UNDEFINED> instruction: 0x667a6812
    5150:	andeq	pc, r0, #79	; 0x4f
    5154:			; <UNDEFINED> instruction: 0xf0002c00
    5158:	stmdavc	r3!, {r1, r3, r4, r7, r8, pc}
    515c:			; <UNDEFINED> instruction: 0xf0402b00
    5160:			; <UNDEFINED> instruction: 0xf8df80e1
    5164:	ldrbtmi	r9, [r9], #3220	; 0xc94
    5168:	ldccc	8, cr15, [r0], {223}	; 0xdf
    516c:	mvnsvs	r4, fp, ror r4
    5170:	stcpl	8, cr15, [ip], {223}	; 0xdf
    5174:	stcmi	8, cr15, [ip], {223}	; 0xdf
    5178:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    517c:	stcvs	8, cr15, [r8], {223}	; 0xdf
    5180:	stmib	r7, {r8, r9, sp}^
    5184:	ldrbtmi	r3, [lr], #-778	; 0xfffffcf6
    5188:	bvs	c1de7c <log_oom_internal@plt+0xc1c120>
    518c:	ldc	7, cr15, [sl], #1008	; 0x3f0
    5190:	ldmvs	r0!, {r3, r5, r8, fp, ip, sp, pc}
    5194:	ldc	7, cr15, [r6], #1008	; 0x3f0
    5198:			; <UNDEFINED> instruction: 0xf0002800
    519c:			; <UNDEFINED> instruction: 0xf8df8370
    51a0:			; <UNDEFINED> instruction: 0xf1070c6c
    51a4:			; <UNDEFINED> instruction: 0xf107032c
    51a8:	strtmi	r0, [r9], -r8, lsr #4
    51ac:			; <UNDEFINED> instruction: 0xf7fc4478
    51b0:			; <UNDEFINED> instruction: 0xf1b0ed40
    51b4:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    51b8:			; <UNDEFINED> instruction: 0xf8df8178
    51bc:			; <UNDEFINED> instruction: 0x46281c54
    51c0:			; <UNDEFINED> instruction: 0xf7fc4479
    51c4:	strmi	lr, [r6], -r8, asr #26
    51c8:			; <UNDEFINED> instruction: 0xf0002800
    51cc:	bvs	ffe65a8c <log_oom_internal@plt+0xffe63d30>
    51d0:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    51d4:	bleq	4189c <log_oom_internal@plt+0x3fb40>
    51d8:	msrhi	(UNDEF: 104), r0
    51dc:	rsbsvs	r2, fp, #0, 6
    51e0:	ldccc	8, cr15, [r0], #-892	; 0xfffffc84
    51e4:	ldmdaeq	r0!, {r0, r1, r2, r8, ip, sp, lr, pc}
    51e8:	stcge	8, cr15, [ip], #-892	; 0xfffffc84
    51ec:	ldrbtmi	r4, [sl], #1147	; 0x47b
    51f0:	mla	r6, fp, r6, r4
    51f4:			; <UNDEFINED> instruction: 0xf8da6b3b
    51f8:	ldmdavs	r9, {r4}
    51fc:	ldcl	7, cr15, [r4], #1008	; 0x3f0
    5200:			; <UNDEFINED> instruction: 0xb1206378
    5204:	mlacc	r8, r0, r8, pc	; <UNPREDICTABLE>
    5208:			; <UNDEFINED> instruction: 0xf10006db
    520c:	blvs	ee6694 <log_oom_internal@plt+0xee4938>
    5210:	ldrdeq	pc, [r0], -fp	; <UNPREDICTABLE>
    5214:			; <UNDEFINED> instruction: 0x31016899
    5218:	stcl	7, cr15, [r2], #-1008	; 0xfffffc10
    521c:			; <UNDEFINED> instruction: 0xf0402800
    5220:	blvs	e26658 <log_oom_internal@plt+0xe248fc>
    5224:	ldmdavc	fp, {r0, r1, fp, sp, lr}
    5228:			; <UNDEFINED> instruction: 0xf0133b2b
    522c:			; <UNDEFINED> instruction: 0xd0110ffd
    5230:			; <UNDEFINED> instruction: 0xf7ff6ab9
    5234:	stmdacs	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    5238:	ldrthi	pc, [r8], #704	; 0x2c0	; <UNPREDICTABLE>
    523c:	movwcs	fp, #7964	; 0x1f1c
    5240:			; <UNDEFINED> instruction: 0x4641627b
    5244:			; <UNDEFINED> instruction: 0xf7fc4630
    5248:	stmdacs	r0, {r4, r7, r8, r9, fp, sp, lr, pc}
    524c:	pkhtbmi	sp, r3, r2, asr #25
    5250:	msrhi	CPSR_fs, r0, asr #32
    5254:	blne	ff1435d8 <log_oom_internal@plt+0xff14187c>
    5258:			; <UNDEFINED> instruction: 0xf8df2300
    525c:			; <UNDEFINED> instruction: 0xf06f0bc4
    5260:	ldrbtmi	r0, [r9], #-513	; 0xfffffdff
    5264:	ldrbtmi	r4, [r8], #-1688	; 0xfffff968
    5268:			; <UNDEFINED> instruction: 0x63ba63fb
    526c:	teqeq	r4, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    5270:	eorseq	pc, r8, #-1073741823	; 0xc0000001
    5274:	stmdbpl	r5, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
    5278:	mcr	2, 0, r6, cr8, cr12, {1}
    527c:			; <UNDEFINED> instruction: 0xf8d76a10
    5280:	strmi	fp, [ip], -r4, lsr #32
    5284:			; <UNDEFINED> instruction: 0x46924699
    5288:	ands	r4, r4, r5, lsl #12
    528c:			; <UNDEFINED> instruction: 0xf1076b7b
    5290:			; <UNDEFINED> instruction: 0xf8c70040
    5294:	stmib	r0, {r6, pc}^
    5298:			; <UNDEFINED> instruction: 0xf8c08801
    529c:	ldmdavs	sl, {r2, r3, pc}^
    52a0:	bvs	fee5e49c <log_oom_internal@plt+0xfee5c740>
    52a4:	bvs	6de394 <log_oom_internal@plt+0x6dc638>
    52a8:			; <UNDEFINED> instruction: 0xf7ff64bb
    52ac:	stmdacs	r0, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    52b0:	strthi	pc, [fp], #704	; 0x2c0
    52b4:	bvs	816d88 <log_oom_internal@plt+0x81502c>
    52b8:	strbmi	r2, [sl], -r0, lsl #6
    52bc:			; <UNDEFINED> instruction: 0xf7fc4651
    52c0:			; <UNDEFINED> instruction: 0x4606eb30
    52c4:	mvnle	r2, r0, lsl #16
    52c8:	bvs	440b30 <log_oom_internal@plt+0x43edd4>
    52cc:	ldmdaeq	r0!, {r0, r1, r2, r8, ip, sp, lr, pc}
    52d0:	ldmib	r7, {r2, r3, r4, r5, r9, fp, sp, lr}^
    52d4:			; <UNDEFINED> instruction: 0xf8c75905
    52d8:	and	fp, ip, r4, lsr #32
    52dc:	b	ff5c32d4 <log_oom_internal@plt+0xff5c1578>
    52e0:	vmlal.s8	q9, d0, d0
    52e4:	strbmi	r8, [r1], -r3, ror #8
    52e8:			; <UNDEFINED> instruction: 0xf7fc4630
    52ec:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    52f0:	ldrbhi	pc, [ip], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    52f4:	blvs	e39308 <log_oom_internal@plt+0xe375ac>
    52f8:	stmdacs	r0, {r0, r3, r4, r5, r7, r9, fp, sp, lr}
    52fc:	bvs	fee39abc <log_oom_internal@plt+0xfee37d60>
    5300:	b	ff7432f8 <log_oom_internal@plt+0xff74159c>
    5304:	bleq	419cc <log_oom_internal@plt+0x3fc70>
    5308:	sbcshi	pc, r0, r0, asr #5
    530c:	blcs	1fd00 <log_oom_internal@plt+0x1dfa4>
    5310:	ldrbhi	pc, [r7, #-0]	; <UNPREDICTABLE>
    5314:	bvs	fee9ff08 <log_oom_internal@plt+0xfee9e1ac>
    5318:	movwcs	r6, #379	; 0x17b
    531c:	stmib	r7, {r1, r3, r4, r5, r6, r9, sp, lr}^
    5320:	adc	r3, pc, #671088640	; 0x28000000
    5324:			; <UNDEFINED> instruction: 0xf7fc4620
    5328:			; <UNDEFINED> instruction: 0xf100ec5a
    532c:			; <UNDEFINED> instruction: 0xf5b3030d
    5330:	vmax.f32	d0, d16, d0
    5334:	andscc	r8, r4, r1, asr r2
    5338:			; <UNDEFINED> instruction: 0xf0204621
    533c:	bl	feb45360 <log_oom_internal@plt+0xfeb43604>
    5340:			; <UNDEFINED> instruction: 0xf10d0d00
    5344:			; <UNDEFINED> instruction: 0x46480910
    5348:	bl	243340 <log_oom_internal@plt+0x2415e4>
    534c:	strmi	r4, [r3], -r1, lsl #11
    5350:	and	sp, r9, r2, lsl #6
    5354:	andle	r4, r7, r1, lsl #11
    5358:	stccs	8, cr15, [r1], {16}
    535c:	strmi	r1, [r1], -r3, asr #28
    5360:	ldrmi	r2, [r8], -pc, lsr #20
    5364:			; <UNDEFINED> instruction: 0x460bd0f6
    5368:	bpl	fee436ec <log_oom_internal@plt+0xfee41990>
    536c:	cfstrsgt	mvf4, [r7, #-500]	; 0xfffffe0c
    5370:	subsvs	r6, r9, r8, lsl r0
    5374:	stmdavc	r3!, {r1, r3, r4, r7, sp, lr}
    5378:			; <UNDEFINED> instruction: 0xf43f2b00
    537c:			; <UNDEFINED> instruction: 0x4620aef5
    5380:	stc	7, cr15, [ip], #-1008	; 0xfffffc10
    5384:	movweq	pc, #53504	; 0xd100	; <UNPREDICTABLE>
    5388:	svceq	0x0080f5b3
    538c:	ldrhi	pc, [r0], #-512	; 0xfffffe00
    5390:			; <UNDEFINED> instruction: 0x46213014
    5394:	andeq	pc, r7, r0, lsr #32
    5398:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    539c:	mvnsvs	sl, r4, lsl #22
    53a0:			; <UNDEFINED> instruction: 0x461d4618
    53a4:	b	ff6c339c <log_oom_internal@plt+0xff6c1640>
    53a8:	strmi	r4, [r3], -r8, lsr #5
    53ac:	and	sp, r9, r2, lsl #16
    53b0:	andle	r4, r7, r8, lsr #5
    53b4:	stccs	8, cr15, [r1], {16}
    53b8:	strmi	r1, [r1], -r3, asr #28
    53bc:	ldrmi	r2, [r8], -pc, lsr #20
    53c0:			; <UNDEFINED> instruction: 0x460bd0f6
    53c4:	bpl	1843748 <log_oom_internal@plt+0x18419ec>
    53c8:	cfstrsgt	mvf4, [r7, #-500]	; 0xfffffe0c
    53cc:	subsvs	r6, r9, r8, lsl r0
    53d0:	stmdavc	r3!, {r1, r3, r4, r7, sp, lr}
    53d4:			; <UNDEFINED> instruction: 0xf43f2b00
    53d8:	strtmi	sl, [r0], -fp, asr #29
    53dc:	bl	fffc33d4 <log_oom_internal@plt+0xfffc1678>
    53e0:	movweq	pc, #49408	; 0xc100	; <UNPREDICTABLE>
    53e4:	svceq	0x0080f5b3
    53e8:	mvnshi	pc, #0, 4
    53ec:			; <UNDEFINED> instruction: 0x46213013
    53f0:	andeq	pc, r7, r0, lsr #32
    53f4:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    53f8:	strtmi	sl, [r8], -r4, lsl #26
    53fc:	b	febc33f4 <log_oom_internal@plt+0xfebc1698>
    5400:	strmi	r4, [r3], -r5, lsl #5
    5404:	and	sp, r9, r2, lsl #6
    5408:	andle	r4, r7, r8, lsr #5
    540c:	stccs	8, cr15, [r1], {16}
    5410:	strmi	r1, [r1], -r3, asr #28
    5414:	ldrmi	r2, [r8], -pc, lsr #20
    5418:			; <UNDEFINED> instruction: 0x460bd0f6
    541c:	bcs	3437a0 <log_oom_internal@plt+0x341a44>
    5420:	bgt	d6610 <log_oom_internal@plt+0xd48b4>
    5424:	ldmvc	r2, {r1, r2, r4, fp, pc}
    5428:	subsvs	r6, r9, r8, lsl r0
    542c:	addsvc	r8, sl, #-2147483641	; 0x80000007
    5430:	blcs	234c4 <log_oom_internal@plt+0x21768>
    5434:	ldrbhi	pc, [r1], -r0	; <UNPREDICTABLE>
    5438:			; <UNDEFINED> instruction: 0xf7fc4620
    543c:			; <UNDEFINED> instruction: 0xf100ebd0
    5440:			; <UNDEFINED> instruction: 0xf5b3030e
    5444:	vmax.f32	d0, d16, d0
    5448:	andscc	r8, r5, sl, asr #6
    544c:			; <UNDEFINED> instruction: 0xf0204621
    5450:	bl	feb45474 <log_oom_internal@plt+0xfeb43718>
    5454:	stcge	13, cr0, [r4], {-0}
    5458:			; <UNDEFINED> instruction: 0xf7fc4620
    545c:	addmi	lr, r4, #128, 20	; 0x80000
    5460:	movwle	r4, #9731	; 0x2603
    5464:	adcmi	lr, r0, #9
    5468:			; <UNDEFINED> instruction: 0xf810d007
    546c:	cdpne	12, 4, cr2, cr3, cr1, {0}
    5470:	bcs	bd6c7c <log_oom_internal@plt+0xbd4f20>
    5474:	rscsle	r4, r6, r8, lsl r6
    5478:			; <UNDEFINED> instruction: 0xf8df460b
    547c:	ldrbtmi	r6, [lr], #-2484	; 0xfffff64c
    5480:	ldmdavc	r6!, {r0, r1, r2, r9, sl, fp, lr, pc}
    5484:	subsvs	r6, r9, r8, lsl r0
    5488:	addsvs	r7, sl, lr, lsl r3
    548c:			; <UNDEFINED> instruction: 0xf8dfe676
    5490:			; <UNDEFINED> instruction: 0xf8df59a4
    5494:			; <UNDEFINED> instruction: 0xf8df39a4
    5498:	ldrbtmi	r9, [sp], #-2468	; 0xfffff65c
    549c:	stmibmi	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    54a0:	ldrbtmi	r4, [r9], #1147	; 0x47b
    54a4:	ldrbtmi	r6, [ip], #-507	; 0xfffffe05
    54a8:	strcs	lr, [r0], -r8, ror #12
    54ac:	ldrdhi	pc, [ip], -r7	; <UNPREDICTABLE>
    54b0:	svceq	0x0000f1b8
    54b4:	mvnhi	pc, r0
    54b8:			; <UNDEFINED> instruction: 0xf7fc4640
    54bc:			; <UNDEFINED> instruction: 0x4640ebfc
    54c0:	b	1434b8 <log_oom_internal@plt+0x14175c>
    54c4:			; <UNDEFINED> instruction: 0xf7fc6ab8
    54c8:	ldrtmi	lr, [r0], -r4, lsl #23
    54cc:	bl	fe0434c4 <log_oom_internal@plt+0xfe041768>
    54d0:	svceq	0x0000f1bb
    54d4:	mvnhi	pc, r0, asr #5
    54d8:	cmnvs	fp, r0, lsl #6
    54dc:			; <UNDEFINED> instruction: 0xf8df627b
    54e0:	movwcs	r6, #2404	; 0x964
    54e4:	movwcc	lr, #47559	; 0xb9c7
    54e8:	bvs	c166e8 <log_oom_internal@plt+0xc1498c>
    54ec:	bl	2c34e4 <log_oom_internal@plt+0x2c1788>
    54f0:	ldmvs	r0!, {r3, r5, r8, fp, ip, sp, pc}
    54f4:	bl	1c34ec <log_oom_internal@plt+0x1c1790>
    54f8:			; <UNDEFINED> instruction: 0xf0002800
    54fc:			; <UNDEFINED> instruction: 0xf8df8255
    5500:			; <UNDEFINED> instruction: 0xf1070948
    5504:			; <UNDEFINED> instruction: 0xf1070330
    5508:	strtmi	r0, [r1], -ip, lsr #4
    550c:			; <UNDEFINED> instruction: 0xf7fc4478
    5510:			; <UNDEFINED> instruction: 0xf1b0eb90
    5514:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    5518:			; <UNDEFINED> instruction: 0xf8df8171
    551c:			; <UNDEFINED> instruction: 0x46201930
    5520:			; <UNDEFINED> instruction: 0xf7fc4479
    5524:	pkhbtmi	lr, r0, r8, lsl #23
    5528:			; <UNDEFINED> instruction: 0xf0002800
    552c:	blvs	e6576c <log_oom_internal@plt+0xe63a10>
    5530:	blx	1b43536 <log_oom_internal@plt+0x1b417da>
    5534:	bleq	41bfc <log_oom_internal@plt+0x3fea0>
    5538:	addshi	pc, r0, r0, asr #5
    553c:	ldmdbge	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5540:			; <UNDEFINED> instruction: 0xf1072300
    5544:	eorsvs	r0, fp, #64, 12	; 0x4000000
    5548:			; <UNDEFINED> instruction: 0xe01644fa
    554c:			; <UNDEFINED> instruction: 0xf8da6c3b
    5550:	ldmdavs	r9, {r4}
    5554:	bl	124354c <log_oom_internal@plt+0x12417f0>
    5558:			; <UNDEFINED> instruction: 0xb1206378
    555c:	mlacc	r8, r0, r8, pc	; <UNPREDICTABLE>
    5560:			; <UNDEFINED> instruction: 0xf10006d8
    5564:	bvs	ffe663c8 <log_oom_internal@plt+0xffe6466c>
    5568:			; <UNDEFINED> instruction: 0xf7ff6c38
    556c:	stmdacs	r0, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}
    5570:	msrhi	SPSR_fxc, #192, 4
    5574:	movwcs	fp, #7964	; 0x1f1c
    5578:			; <UNDEFINED> instruction: 0x4631623b
    557c:			; <UNDEFINED> instruction: 0xf7fc4640
    5580:	stmdacs	r0, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
    5584:	strmi	sp, [r3], r2, ror #25
    5588:			; <UNDEFINED> instruction: 0xf8dfd168
    558c:			; <UNDEFINED> instruction: 0xf06f18c8
    5590:			; <UNDEFINED> instruction: 0xf8df0301
    5594:			; <UNDEFINED> instruction: 0xf10708c4
    5598:	ldrbtmi	r0, [r9], #-568	; 0xfffffdc8
    559c:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    55a0:	strcc	lr, [lr], -r7, asr #19
    55a4:	teqeq	r4, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    55a8:	stmdbpl	r3, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
    55ac:	mcr	1, 0, r6, cr8, cr12, {5}
    55b0:			; <UNDEFINED> instruction: 0xf8d78a10
    55b4:	strmi	fp, [ip], -r0, lsr #32
    55b8:			; <UNDEFINED> instruction: 0x46924699
    55bc:	ands	r4, r0, r5, lsl #12
    55c0:			; <UNDEFINED> instruction: 0xf1076b7a
    55c4:	ldrtvs	r0, [lr], #-64	; 0xffffffc0
    55c8:	strvs	lr, [r1], -r0, asr #19
    55cc:	ldmdavs	r3, {r1, r2, r6, r7, sp, lr}^
    55d0:	stmib	r7, {r0, r3, r4, r5, r6, r7, r9, fp, sp, lr}^
    55d4:			; <UNDEFINED> instruction: 0xf7ff3510
    55d8:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    55dc:	msrhi	SPSR_xc, #192, 4
    55e0:	bvs	8170f4 <log_oom_internal@plt+0x815398>
    55e4:	strbmi	r2, [sl], -r0, lsl #6
    55e8:			; <UNDEFINED> instruction: 0xf7fc4651
    55ec:	pkhbtmi	lr, r0, sl, lsl #19
    55f0:	mvnle	r2, r0, lsl #16
    55f4:	bvs	ffe17004 <log_oom_internal@plt+0xffe152a8>
    55f8:	eorlt	pc, r0, r7, asr #17
    55fc:	ldmib	r7, {r2, r3, r4, r5, r7, r8, fp, sp, lr}^
    5600:			; <UNDEFINED> instruction: 0xf7fc5903
    5604:			; <UNDEFINED> instruction: 0xee18e95c
    5608:			; <UNDEFINED> instruction: 0xf1b08a10
    560c:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    5610:	bvs	ee59f4 <log_oom_internal@plt+0xee3c98>
    5614:	blcs	20314 <log_oom_internal@plt+0x1e5b8>
    5618:	bichi	pc, r3, #0
    561c:			; <UNDEFINED> instruction: 0xf8c76afb
    5620:			; <UNDEFINED> instruction: 0xf8c7a030
    5624:	eorsvs	sl, fp, #44	; 0x2c
    5628:			; <UNDEFINED> instruction: 0xf7fce1c1
    562c:	strmi	lr, [r0], lr, lsl #22
    5630:	stmdacs	r2, {fp, sp, lr}
    5634:	rsbhi	pc, r2, #0
    5638:	bleq	41d40 <log_oom_internal@plt+0x3ffe4>
    563c:	ldrdhi	pc, [ip], -r7	; <UNPREDICTABLE>
    5640:	svceq	0x0000f1b8
    5644:	svcge	0x0038f47f
    5648:			; <UNDEFINED> instruction: 0xf7fce73c
    564c:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    5650:	blcs	96e70 <log_oom_internal@plt+0x95114>
    5654:	rschi	pc, r0, #0
    5658:	bleq	41d6c <log_oom_internal@plt+0x40010>
    565c:			; <UNDEFINED> instruction: 0xb12e6b3e
    5660:			; <UNDEFINED> instruction: 0xf7fc4630
    5664:	ldrtmi	lr, [r0], -r8, lsr #22
    5668:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    566c:			; <UNDEFINED> instruction: 0xf7fc6af8
    5670:			; <UNDEFINED> instruction: 0x4640eab0
    5674:	b	feb4366c <log_oom_internal@plt+0xfeb41910>
    5678:	svceq	0x0000f1bb
    567c:	sbchi	pc, sl, r0, asr #5
    5680:	eorsvs	r2, fp, #0, 6
    5684:			; <UNDEFINED> instruction: 0xf8df461e
    5688:			; <UNDEFINED> instruction: 0xf04f37d4
    568c:	stmib	r7, {fp}^
    5690:	ldrbtmi	r8, [fp], #-2058	; 0xfffff7f6
    5694:	eorshi	pc, r0, r7, asr #17
    5698:			; <UNDEFINED> instruction: 0xf7fc6a58
    569c:	stmdacs	r0, {r2, r4, r5, r9, fp, sp, lr, pc}
    56a0:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    56a4:	sbfxeq	pc, pc, #17, #25
    56a8:	msreq	CPSR_fs, #-1073741823	; 0xc0000001
    56ac:	eoreq	pc, r8, #-1073741823	; 0xc0000001
    56b0:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    56b4:	b	fef436ac <log_oom_internal@plt+0xfef41950>
    56b8:	bleq	41d80 <log_oom_internal@plt+0x40024>
    56bc:	eorhi	pc, sl, #192, 4
    56c0:	sbfxne	pc, pc, #17, #1
    56c4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    56c8:	b	ff1436c0 <log_oom_internal@plt+0xff141964>
    56cc:	stmdacs	r0, {r3, r4, r5, r8, sp, lr}
    56d0:	eorshi	pc, sp, #0
    56d4:			; <UNDEFINED> instruction: 0xf7ff6af9
    56d8:			; <UNDEFINED> instruction: 0xf1b0fa99
    56dc:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    56e0:			; <UNDEFINED> instruction: 0xf8df821b
    56e4:			; <UNDEFINED> instruction: 0xf1073784
    56e8:			; <UNDEFINED> instruction: 0xf8df0830
    56ec:	ldrbtmi	sl, [fp], #-1920	; 0xfffff880
    56f0:			; <UNDEFINED> instruction: 0x469b44fa
    56f4:	blvs	efd788 <log_oom_internal@plt+0xefba2c>
    56f8:	ldrdeq	pc, [ip], -sl
    56fc:			; <UNDEFINED> instruction: 0xf7fc6819
    5700:	cmnvs	r8, #116, 20	; 0x74000
    5704:			; <UNDEFINED> instruction: 0xf890b120
    5708:	ldreq	r3, [r9, -r8, lsr #32]
    570c:	ldrhi	pc, [r4], #256	; 0x100
    5710:			; <UNDEFINED> instruction: 0xf8db6b3b
    5714:	ldmvs	r9, {r2, r5}
    5718:			; <UNDEFINED> instruction: 0xf7fc3101
    571c:	stmdacs	r0, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    5720:	ldrbthi	pc, [r8], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    5724:	stmdavs	r3, {r3, r4, r5, r8, r9, fp, sp, lr}
    5728:	blcc	ae379c <log_oom_internal@plt+0xae1a40>
    572c:	svceq	0x00fdf013
    5730:	bvs	fee79770 <log_oom_internal@plt+0xfee77a14>
    5734:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5738:	vmlal.s8	q9, d0, d0
    573c:	ldmdbvs	r8!, {r3, r4, r6, r7, r9, pc}
    5740:			; <UNDEFINED> instruction: 0xf7fc4641
    5744:	stmdacs	r0, {r3, r4, r5, r6, r8, fp, sp, lr, pc}
    5748:	pkhtbmi	sp, r3, r5, asr #25
    574c:	mvnhi	pc, r0, asr #32
    5750:			; <UNDEFINED> instruction: 0x171cf8df
    5754:	andeq	pc, r1, #111	; 0x6f
    5758:			; <UNDEFINED> instruction: 0xf8df2300
    575c:			; <UNDEFINED> instruction: 0xf8df8718
    5760:	ldrbtmi	sl, [r9], #-1816	; 0xfffff8e8
    5764:			; <UNDEFINED> instruction: 0xf10763ba
    5768:	mvnsvs	r0, #52, 4	; 0x40000003
    576c:	teqeq	r8, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    5770:	ldrbtmi	r6, [r8], #444	; 0x1bc
    5774:	ldrbtmi	r6, [sl], #253	; 0xfd
    5778:			; <UNDEFINED> instruction: 0x469b4614
    577c:	and	r4, r8, sp, lsl #12
    5780:			; <UNDEFINED> instruction: 0xf1076ab9
    5784:	ldrvs	r0, [fp, #64]!	; 0x40
    5788:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    578c:	vmlal.s8	q9, d0, d0
    5790:			; <UNDEFINED> instruction: 0xf8d882ee
    5794:	movwcs	r0, #36	; 0x24
    5798:	ldrbmi	r4, [r9], -r2, lsr #12
    579c:	stmia	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57a0:			; <UNDEFINED> instruction: 0xf0002800
    57a4:	blvs	1ee62b0 <log_oom_internal@plt+0x1ee4554>
    57a8:	stmib	r7, {r1, r3, r4, r6, fp, sp, lr}^
    57ac:	bvs	164ebf4 <log_oom_internal@plt+0x164ce98>
    57b0:	bvs	69ea9c <log_oom_internal@plt+0x69cd40>
    57b4:	ldmdbvs	sl, {r1, r3, r4, r5, r6, r7, sl, sp, lr}^
    57b8:	ldmibvs	sl, {r1, r3, r4, r5, r8, sl, sp, lr}
    57bc:	svclt	0x00082a00
    57c0:	ldrbvs	r4, [sl, #-1618]!	; 0xfffff9ae
    57c4:	blcs	1ff38 <log_oom_internal@plt+0x1e1dc>
    57c8:	stmdbcs	r0, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
    57cc:	subshi	pc, pc, #0
    57d0:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    57d4:			; <UNDEFINED> instruction: 0xe7d3447b
    57d8:	ssatmi	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    57dc:	mvncs	pc, #64, 4
    57e0:	ssatcs	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    57e4:			; <UNDEFINED> instruction: 0xf8df2000
    57e8:	ldrbtmi	r1, [ip], #-1696	; 0xfffff960
    57ec:			; <UNDEFINED> instruction: 0xf504447a
    57f0:	ldrbtmi	r7, [r9], #-1158	; 0xfffffb7a
    57f4:	strls	r3, [r0], #-515	; 0xfffffdfd
    57f8:	b	e437f0 <log_oom_internal@plt+0xe41a94>
    57fc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5800:	vmovcs.16	d0[0], r6
    5804:	svcge	0x002cf47f
    5808:			; <UNDEFINED> instruction: 0xf7fc6af8
    580c:	strbmi	lr, [r0], -r2, ror #19
    5810:	ldmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5814:	eorsvs	r2, fp, #0, 6
    5818:			; <UNDEFINED> instruction: 0x4698469a
    581c:	ldmdbvs	ip!, {r0, r1, r3, r4, r5, r7, r8, sp, lr}^
    5820:	strtmi	fp, [r0], -ip, lsr #2
    5824:	b	11c381c <log_oom_internal@plt+0x11c1ac0>
    5828:			; <UNDEFINED> instruction: 0xf7fc4620
    582c:	ldmibvs	ip!, {r4, r6, fp, sp, lr, pc}
    5830:	strtmi	fp, [r0], -ip, lsr #2
    5834:	b	fc382c <log_oom_internal@plt+0xfc1ad0>
    5838:			; <UNDEFINED> instruction: 0xf7fc4620
    583c:	bvs	e3f964 <log_oom_internal@plt+0xe3dc08>
    5840:	stmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5844:			; <UNDEFINED> instruction: 0xf7fc4640
    5848:	bvs	1e3ff60 <log_oom_internal@plt+0x1e3e204>
    584c:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5850:			; <UNDEFINED> instruction: 0xf7fc4650
    5854:			; <UNDEFINED> instruction: 0xf8dfe9be
    5858:			; <UNDEFINED> instruction: 0xf8df2634
    585c:	ldrbtmi	r3, [sl], #-1432	; 0xfffffa68
    5860:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5864:	subsmi	r6, sl, fp, ror lr
    5868:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    586c:	ldrthi	pc, [r3], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    5870:			; <UNDEFINED> instruction: 0x376c4658
    5874:	ldc	6, cr4, [sp], #756	; 0x2f4
    5878:	pop	{r1, r8, r9, fp, pc}
    587c:			; <UNDEFINED> instruction: 0x46068ff0
    5880:	cmnvs	r8, r8, ror r2
    5884:			; <UNDEFINED> instruction: 0xf7fc6ab8
    5888:	ldrtmi	lr, [r0], -r4, lsr #19
    588c:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5890:	bvs	fee3f12c <log_oom_internal@plt+0xfee3d3d0>
    5894:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5898:			; <UNDEFINED> instruction: 0xf7fc4630
    589c:	movwcs	lr, #2458	; 0x99a
    58a0:	movwcc	lr, #35271	; 0x89c7
    58a4:			; <UNDEFINED> instruction: 0x4698469a
    58a8:	strmi	lr, [r2], r9, asr #15
    58ac:			; <UNDEFINED> instruction: 0x61b86138
    58b0:			; <UNDEFINED> instruction: 0xf7fc6ab8
    58b4:	ldmdbvs	r8!, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    58b8:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58bc:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    58c0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    58c4:	stmdahi	sl, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
    58c8:			; <UNDEFINED> instruction: 0xf8c7447b
    58cc:	bvs	1625994 <log_oom_internal@plt+0x1623c38>
    58d0:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58d4:	rsbsle	r2, r1, r0, lsl #16
    58d8:	ldreq	pc, [r8, #2271]!	; 0x8df
    58dc:	msreq	CPSR_fs, #-1073741823	; 0xc0000001
    58e0:			; <UNDEFINED> instruction: 0xf10769f9
    58e4:	ldrbtmi	r0, [r8], #-552	; 0xfffffdd8
    58e8:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58ec:	bleq	41fb4 <log_oom_internal@plt+0x40258>
    58f0:	teqhi	ip, r0, asr #5	; <UNPREDICTABLE>
    58f4:			; <UNDEFINED> instruction: 0xf7fc4640
    58f8:	tstcs	r4, #2260992	; 0x228000
    58fc:	sbcmi	pc, r0, #1325400064	; 0x4f000000
    5900:	sbcspl	pc, r7, #202375168	; 0xc100000
    5904:	cdp2	0, 0, cr15, cr12, cr0, {0}
    5908:	strne	pc, [ip, #2271]	; 0x8df
    590c:			; <UNDEFINED> instruction: 0x46034479
    5910:	ldrshtvs	r6, [fp], #152	; 0x98
    5914:	ldmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5918:	stmdacs	r0, {r3, r4, r5, r8, sp, lr}
    591c:	bichi	pc, sl, r0
    5920:			; <UNDEFINED> instruction: 0xf7ff6af9
    5924:			; <UNDEFINED> instruction: 0xf1b0f973
    5928:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    592c:			; <UNDEFINED> instruction: 0xf8df8121
    5930:			; <UNDEFINED> instruction: 0xf107256c
    5934:	adcsvs	r0, sp, r0, lsr r8
    5938:	ldrbtmi	r4, [sl], #-1573	; 0xfffff9db
    593c:			; <UNDEFINED> instruction: 0x4693693c
    5940:	blvs	e3d97c <log_oom_internal@plt+0xe3bc20>
    5944:	ldmdavc	fp, {r0, r1, fp, sp, lr}
    5948:			; <UNDEFINED> instruction: 0xf0133b2b
    594c:			; <UNDEFINED> instruction: 0xf0000ffd
    5950:	bvs	fee667b8 <log_oom_internal@plt+0xfee64a5c>
    5954:	stmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5958:	vmlal.s8	q9, d0, d0
    595c:	strbmi	r8, [r1], -r9, ror #6
    5960:			; <UNDEFINED> instruction: 0xf7fc4620
    5964:	stmdacs	r0, {r3, fp, sp, lr, pc}
    5968:	cmphi	ip, #64, 6	; <UNPREDICTABLE>
    596c:			; <UNDEFINED> instruction: 0xf8db6b3b
    5970:	ldmdavs	r9, {r2, r3}
    5974:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5978:	cmnvs	r8, #3145728	; 0x300000
    597c:	rscle	r2, r0, r0, lsl #16
    5980:	mlacs	r8, r0, r8, pc	; <UNPREDICTABLE>
    5984:	ldrble	r0, [ip, #1810]	; 0x712
    5988:	ldmvs	r9!, {r1, r3, r4, r5, r8, r9, fp, sp, lr}^
    598c:	ldrdeq	pc, [r4], -fp	; <UNPREDICTABLE>
    5990:			; <UNDEFINED> instruction: 0xf8936091
    5994:	bvs	164da3c <log_oom_internal@plt+0x164bce0>
    5998:	sbceq	pc, r3, #-1140850687	; 0xbc000001
    599c:	eorcs	pc, r8, r3, lsl #17
    59a0:			; <UNDEFINED> instruction: 0xf7fc3101
    59a4:			; <UNDEFINED> instruction: 0xe7cce872
    59a8:	strmi	r4, [r6], -r0, lsl #13
    59ac:	bvs	ffe1e294 <log_oom_internal@plt+0xffe1c538>
    59b0:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59b4:			; <UNDEFINED> instruction: 0xf7fc4640
    59b8:	strbt	lr, [r4], -ip, lsl #18
    59bc:	beq	4411e4 <log_oom_internal@plt+0x43f488>
    59c0:	teqvs	r8, r0, lsl #13
    59c4:			; <UNDEFINED> instruction: 0xf7fc6ab8
    59c8:	ldmdbvs	r8!, {r2, r8, fp, sp, lr, pc}
    59cc:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59d0:	hvclt	13995	; 0x36ab
    59d4:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    59d8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    59dc:	blx	fe7439e0 <log_oom_internal@plt+0xfe741c84>
    59e0:	bleq	420a8 <log_oom_internal@plt+0x4034c>
    59e4:	bvs	efc7cc <log_oom_internal@plt+0xefaa70>
    59e8:			; <UNDEFINED> instruction: 0xf8dfb143
    59ec:			; <UNDEFINED> instruction: 0x462104b8
    59f0:			; <UNDEFINED> instruction: 0xf7ff4478
    59f4:			; <UNDEFINED> instruction: 0xf1b0fa91
    59f8:	blle	1b48600 <log_oom_internal@plt+0x1b468a4>
    59fc:	svceq	0x0000f1ba
    5a00:			; <UNDEFINED> instruction: 0xf8dfd008
    5a04:	strbmi	r0, [r9], -r4, lsr #9
    5a08:			; <UNDEFINED> instruction: 0xf7ff4478
    5a0c:			; <UNDEFINED> instruction: 0xf1b0fa85
    5a10:	blle	1848618 <log_oom_internal@plt+0x18468bc>
    5a14:	svceq	0x0000f1b8
    5a18:			; <UNDEFINED> instruction: 0xf8dfd008
    5a1c:	ldmibvs	r9!, {r4, r7, sl}^
    5a20:			; <UNDEFINED> instruction: 0xf7ff4478
    5a24:			; <UNDEFINED> instruction: 0xf1b0fa79
    5a28:	blle	1548630 <log_oom_internal@plt+0x15468d4>
    5a2c:	cmplt	fp, fp, ror sl
    5a30:			; <UNDEFINED> instruction: 0x46296978
    5a34:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a38:	vmlal.s8	q9, d0, d0
    5a3c:	ldmdbvs	r8!, {r2, r3, r4, r7, r8, pc}^
    5a40:	cmnvs	fp, r0, lsl #6
    5a44:	svc	0x0042f7fb
    5a48:	cmplt	r3, fp, lsr sl
    5a4c:	ldrtmi	r4, [r0], -r1, lsr #12
    5a50:	stmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a54:	vmlal.s8	q9, d0, d0
    5a58:	ldrtmi	r8, [r0], -sl, lsr #3
    5a5c:			; <UNDEFINED> instruction: 0xf7fb2600
    5a60:			; <UNDEFINED> instruction: 0xf1baef36
    5a64:	andle	r0, fp, r0, lsl #30
    5a68:			; <UNDEFINED> instruction: 0x464969b8
    5a6c:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a70:	vmlal.s8	q9, d0, d0
    5a74:	ldmibvs	r8!, {r2, r3, r7, r8, pc}
    5a78:			; <UNDEFINED> instruction: 0x61bb2300
    5a7c:	svc	0x0026f7fb
    5a80:	svceq	0x0000f1b8
    5a84:	cdp	0, 1, cr13, cr8, cr7, {1}
    5a88:	ldmibvs	r9!, {r4, r9, fp}^
    5a8c:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a90:	vmlal.s8	q9, d0, d0
    5a94:	mnf<illegal precision>p	f0, f0
    5a98:			; <UNDEFINED> instruction: 0xf04f0a10
    5a9c:			; <UNDEFINED> instruction: 0xf7fb0b00
    5aa0:	mcrcs	15, 0, lr, cr0, cr6, {0}
    5aa4:	mrcge	4, 5, APSR_nzcv, cr11, cr15, {1}
    5aa8:	cdp	3, 0, cr2, cr8, cr0, {0}
    5aac:			; <UNDEFINED> instruction: 0x46303a10
    5ab0:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ab4:			; <UNDEFINED> instruction: 0xf7fb4630
    5ab8:	cdp	15, 1, cr14, cr8, cr10, {0}
    5abc:			; <UNDEFINED> instruction: 0x2c004a10
    5ac0:	mcrge	4, 5, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    5ac4:	beq	44132c <log_oom_internal@plt+0x43f5d0>
    5ac8:	ldm	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5acc:	beq	441334 <log_oom_internal@plt+0x43f5d8>
    5ad0:	mrc	7, 7, APSR_nzcv, cr12, cr11, {7}
    5ad4:	strbmi	lr, [r3], r3, lsr #13
    5ad8:	rscle	r2, lr, r0, lsl #28
    5adc:	ldclmi	7, cr14, [r4], #924	; 0x39c
    5ae0:	mvnscs	pc, #64, 4
    5ae4:	strdcs	r4, [r0], -r3
    5ae8:	ldrbtmi	r4, [ip], #-2547	; 0xfffff60d
    5aec:			; <UNDEFINED> instruction: 0xf504447a
    5af0:	ldrbtmi	r7, [r9], #-1158	; 0xfffffb7a
    5af4:	strls	r3, [r0], #-515	; 0xfffffdfd
    5af8:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5afc:			; <UNDEFINED> instruction: 0xf7fb6ab8
    5b00:			; <UNDEFINED> instruction: 0xf44fefd6
    5b04:			; <UNDEFINED> instruction: 0xf7fb71d2
    5b08:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5b0c:	rsbsvs	sp, lr, #74752	; 0x12400
    5b10:	bllt	fe843b14 <log_oom_internal@plt+0xfe841db8>
    5b14:	andshi	pc, r0, r7, asr #17
    5b18:	ldrdhi	pc, [ip], -r7	; <UNPREDICTABLE>
    5b1c:	svceq	0x0000f1b8
    5b20:	sbcshi	pc, pc, #0
    5b24:			; <UNDEFINED> instruction: 0xf7fc4640
    5b28:	strbmi	lr, [r0], -r6, asr #17
    5b2c:	mcr	7, 6, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    5b30:			; <UNDEFINED> instruction: 0xf7fc6ab8
    5b34:	ldmdbvs	r8!, {r1, r2, r3, r6, fp, sp, lr, pc}
    5b38:	stmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b3c:	svceq	0x0000f1bb
    5b40:			; <UNDEFINED> instruction: 0xf04fda76
    5b44:			; <UNDEFINED> instruction: 0xf8c70a00
    5b48:			; <UNDEFINED> instruction: 0x46d0a018
    5b4c:			; <UNDEFINED> instruction: 0xf7fce7a9
    5b50:	stmdavs	r3, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
    5b54:	blcs	9755c <log_oom_internal@plt+0x95800>
    5b58:	adcshi	pc, ip, r0
    5b5c:	bleq	42270 <log_oom_internal@plt+0x40514>
    5b60:	ldrdhi	pc, [ip], -r7	; <UNPREDICTABLE>
    5b64:	svceq	0x0000f1b8
    5b68:	ubfx	sp, ip, #3, #2
    5b6c:	andshi	pc, r0, r7, asr #17
    5b70:	ldrdhi	pc, [ip], -r7	; <UNPREDICTABLE>
    5b74:	svceq	0x0000f1b8
    5b78:			; <UNDEFINED> instruction: 0x4640d038
    5b7c:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b80:			; <UNDEFINED> instruction: 0xf7fb4640
    5b84:	bvs	fee4161c <log_oom_internal@plt+0xfee3f8c0>
    5b88:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b8c:			; <UNDEFINED> instruction: 0xf7fc6938
    5b90:			; <UNDEFINED> instruction: 0xf1bbe820
    5b94:	blle	bc979c <log_oom_internal@plt+0xbc7a40>
    5b98:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5b9c:	bhi	4413c4 <log_oom_internal@plt+0x43f668>
    5ba0:			; <UNDEFINED> instruction: 0xf8d8e716
    5ba4:			; <UNDEFINED> instruction: 0xf1c33000
    5ba8:	strb	r0, [r7, #-2816]	; 0xfffff500
    5bac:	ldrbt	r4, [sp], #-1667	; 0xfffff97d
    5bb0:			; <UNDEFINED> instruction: 0xf44f4cc2
    5bb4:	bmi	ff0a28ac <log_oom_internal@plt+0xff0a0b50>
    5bb8:	stmibmi	r2, {sp}^
    5bbc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5bc0:	strvc	pc, [r6], #1284	; 0x504
    5bc4:	andcc	r4, r3, #2030043136	; 0x79000000
    5bc8:			; <UNDEFINED> instruction: 0xf7fc9400
    5bcc:	ldcmi	8, cr14, [lr], #320	; 0x140
    5bd0:	mvnscs	pc, #64, 4
    5bd4:			; <UNDEFINED> instruction: 0x20004abd
    5bd8:	ldrbtmi	r4, [ip], #-2493	; 0xfffff643
    5bdc:			; <UNDEFINED> instruction: 0xf504447a
    5be0:	ldrbtmi	r7, [r9], #-1158	; 0xfffffb7a
    5be4:	strls	r3, [r0], #-515	; 0xfffffdfd
    5be8:	stmda	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5bec:			; <UNDEFINED> instruction: 0xf7fb6ab8
    5bf0:	ldmdbvs	r8!, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5bf4:	svc	0x00ecf7fb
    5bf8:	mcrcs	6, 0, r4, cr0, cr0, {5}
    5bfc:	cfmvdhrge	mvd15, pc
    5c00:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5c04:	bhi	44142c <log_oom_internal@plt+0x43f6d0>
    5c08:	mrc	7, 0, lr, cr8, cr1, {2}
    5c0c:	pkhbtmi	r6, r3, r0, lsl #20
    5c10:	ldmib	r7, {r2, r3, r4, r5, r9, fp, sp, lr}^
    5c14:	strb	r5, [r9], #-2309	; 0xfffff6fb
    5c18:			; <UNDEFINED> instruction: 0xf7fb6af8
    5c1c:	strbmi	lr, [r1], -r8, asr #30
    5c20:	svc	0x0038f7fb
    5c24:	vmlal.s8	q9, d0, d0
    5c28:			; <UNDEFINED> instruction: 0xf8c780b0
    5c2c:	strt	r8, [ip], #32
    5c30:	beq	41d74 <log_oom_internal@plt+0x40018>
    5c34:	andsge	pc, r8, r7, asr #17
    5c38:	andcs	lr, r0, r0, asr #12
    5c3c:	mcr	7, 7, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    5c40:	mrrcle	8, 0, r2, r6, cr2
    5c44:	bleq	441e08 <log_oom_internal@plt+0x4400ac>
    5c48:			; <UNDEFINED> instruction: 0x4683e430
    5c4c:	andcs	lr, r0, r6, lsl #10
    5c50:	mrc	7, 6, APSR_nzcv, cr14, cr11, {7}
    5c54:	ldclle	8, cr2, [r5, #8]!
    5c58:	tstcs	r1, sl, lsr fp
    5c5c:			; <UNDEFINED> instruction: 0xf2c4489d
    5c60:			; <UNDEFINED> instruction: 0xf8df0100
    5c64:	vqsub.s8	q14, q0, q10
    5c68:	ldmdavs	r2, {r0, r1, r3, r4, r6, r8, r9, sp}
    5c6c:	ldrbtmi	r4, [ip], #1144	; 0x478
    5c70:	addvc	pc, ip, r0, lsl #10
    5c74:	andls	r9, r3, #8388608	; 0x800000
    5c78:	mulls	r0, r8, sl
    5c7c:	ldrbtmi	r2, [sl], #-3
    5c80:	andgt	pc, r4, sp, asr #17
    5c84:			; <UNDEFINED> instruction: 0xf7fb4402
    5c88:			; <UNDEFINED> instruction: 0x4683effe
    5c8c:	blmi	fe53efec <log_oom_internal@plt+0xfe53d290>
    5c90:	ldrb	r4, [r5, #-1147]!	; 0xfffffb85
    5c94:			; <UNDEFINED> instruction: 0xf7fb2000
    5c98:	stmdacs	r2, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    5c9c:	msrhi	(UNDEF: 56), r0
    5ca0:	bleq	441e64 <log_oom_internal@plt+0x440108>
    5ca4:	mrc	4, 0, lr, cr8, cr10, {6}
    5ca8:	pkhbtmi	r8, r3, r0, lsl #20
    5cac:	ldmib	r7, {r2, r3, r4, r5, r7, r8, fp, sp, lr}^
    5cb0:	str	r5, [r5, #2307]!	; 0x903
    5cb4:	svc	0x00c8f7fb
    5cb8:	strmi	r6, [r0], r3, lsl #16
    5cbc:			; <UNDEFINED> instruction: 0xf0002b02
    5cc0:			; <UNDEFINED> instruction: 0xf8d78131
    5cc4:			; <UNDEFINED> instruction: 0xf1c3802c
    5cc8:			; <UNDEFINED> instruction: 0xf1b80b00
    5ccc:			; <UNDEFINED> instruction: 0xf47f0f00
    5cd0:			; <UNDEFINED> instruction: 0xe758af54
    5cd4:			; <UNDEFINED> instruction: 0xf7fb6ab8
    5cd8:			; <UNDEFINED> instruction: 0xf44feeea
    5cdc:			; <UNDEFINED> instruction: 0xf7fb71d2
    5ce0:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    5ce4:	ldcge	6, cr15, [r4, #-764]!	; 0xfffffd04
    5ce8:	ldrdcc	pc, [r0], -r8
    5cec:			; <UNDEFINED> instruction: 0x4683e736
    5cf0:	blvs	ebf940 <log_oom_internal@plt+0xebdbe4>
    5cf4:	ldmdami	fp!, {r0, r4, r8, sp}^
    5cf8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    5cfc:	ldrdgt	pc, [r8, #143]!	; 0x8f
    5d00:	tstvc	r8, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5d04:	ldrbtmi	r6, [r8], #-2194	; 0xfffff76e
    5d08:			; <UNDEFINED> instruction: 0xf50044fc
    5d0c:	strls	r7, [r2, #-140]	; 0xffffff74
    5d10:	bmi	1daa524 <log_oom_internal@plt+0x1da87c8>
    5d14:	andcs	r9, r3, r0
    5d18:			; <UNDEFINED> instruction: 0xf8cd447a
    5d1c:	strmi	ip, [r2], #-4
    5d20:	svc	0x00b0f7fb
    5d24:	str	r4, [r9], #1667	; 0x683
    5d28:			; <UNDEFINED> instruction: 0xf10769bc
    5d2c:	ldmvs	sp!, {r4, r5, fp}^
    5d30:			; <UNDEFINED> instruction: 0xf7fbe00a
    5d34:	stmdacs	r0, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    5d38:	ldmdbvs	r8!, {r0, r3, r4, r6, r7, r8, r9, fp, ip, lr, pc}
    5d3c:			; <UNDEFINED> instruction: 0xf7fb4641
    5d40:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    5d44:	ldrdle	sp, [r3], -r3
    5d48:	bvs	fee60a30 <log_oom_internal@plt+0xfee5ecd4>
    5d4c:	mvnsle	r2, r0, lsl #16
    5d50:			; <UNDEFINED> instruction: 0xf7fb6ab8
    5d54:			; <UNDEFINED> instruction: 0xf1b0ede0
    5d58:			; <UNDEFINED> instruction: 0xf6ff0b00
    5d5c:	bvs	ffeb18d8 <log_oom_internal@plt+0xffeafb7c>
    5d60:			; <UNDEFINED> instruction: 0xf8d72300
    5d64:	stmib	r7, {r3, r5, sp, pc}^
    5d68:			; <UNDEFINED> instruction: 0x61ba330a
    5d6c:	ldmibvs	ip!, {r5, r7, r8, sl, sp, lr, pc}
    5d70:	ldmvs	sp!, {r0, r1, r7, r9, sl, lr}^
    5d74:			; <UNDEFINED> instruction: 0xf7fce6d0
    5d78:			; <UNDEFINED> instruction: 0xf1b0fe55
    5d7c:			; <UNDEFINED> instruction: 0xf6bf0b00
    5d80:	mcrcs	14, 0, sl, cr0, cr14, {2}
    5d84:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {1}
    5d88:	ldmdavs	r3!, {r0, r4, r7, r9, sl, sp, lr, pc}
    5d8c:			; <UNDEFINED> instruction: 0xf7fce464
    5d90:			; <UNDEFINED> instruction: 0xf1b0fe49
    5d94:			; <UNDEFINED> instruction: 0xf6bf0b00
    5d98:	cdpcs	14, 0, cr10, cr0, cr14, {3}
    5d9c:	mcrge	4, 4, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    5da0:	cfmadd32cs	mvax4, mvfx14, mvfx0, mvfx5
    5da4:	cfmvdhrge	mvd3, pc
    5da8:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
    5dac:			; <UNDEFINED> instruction: 0xf7fce458
    5db0:			; <UNDEFINED> instruction: 0xf1b0fe39
    5db4:			; <UNDEFINED> instruction: 0xf6bf0b00
    5db8:	mcrcs	14, 0, sl, cr0, cr0, {2}
    5dbc:	mrcge	4, 3, APSR_nzcv, cr13, cr15, {1}
    5dc0:			; <UNDEFINED> instruction: 0xf8d7e675
    5dc4:			; <UNDEFINED> instruction: 0xf1b8802c
    5dc8:			; <UNDEFINED> instruction: 0xf0000f00
    5dcc:			; <UNDEFINED> instruction: 0xf8d7815d
    5dd0:			; <UNDEFINED> instruction: 0xf7ffb024
    5dd4:			; <UNDEFINED> instruction: 0xf7fcbb71
    5dd8:			; <UNDEFINED> instruction: 0xf1b0fe25
    5ddc:			; <UNDEFINED> instruction: 0xf6bf0b00
    5de0:	mcrcs	14, 0, sl, cr0, cr10, {2}
    5de4:	mcrge	4, 3, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    5de8:	svclt	0x0000e661
    5dec:	andeq	r2, r1, ip, asr #30
    5df0:			; <UNDEFINED> instruction: 0x00012cbe
    5df4:	andeq	r0, r0, r0, asr #3
    5df8:	andeq	r1, r0, lr, lsl lr
    5dfc:	andeq	r1, r0, ip, lsl #28
    5e00:	andeq	r1, r0, r4, ror #27
    5e04:	andeq	r1, r0, lr, ror #27
    5e08:	andeq	r2, r1, r2, lsl #30
    5e0c:			; <UNDEFINED> instruction: 0x00001db0
    5e10:	andeq	r1, r0, r4, asr #19
    5e14:	muleq	r1, ip, lr
    5e18:	muleq	r1, sl, lr
    5e1c:	andeq	r2, r1, r6, lsr #28
    5e20:	andeq	r1, r0, lr, lsl #27
    5e24:	andeq	r1, r0, r8, lsl ip
    5e28:			; <UNDEFINED> instruction: 0x00001bb0
    5e2c:	andeq	r1, r0, ip, lsr fp
    5e30:	andeq	r1, r0, sl, ror #21
    5e34:	andeq	r1, r0, r2, asr #21
    5e38:	ldrdeq	r1, [r0], -r8
    5e3c:	andeq	r1, r0, r2, ror #21
    5e40:	andeq	r1, r0, r2, asr #21
    5e44:	andeq	r2, r1, r0, lsr #23
    5e48:	andeq	r1, r0, ip, asr sl
    5e4c:	andeq	r1, r0, r4, ror #12
    5e50:	andeq	r2, r1, r0, asr #22
    5e54:	andeq	r2, r1, lr, ror #21
    5e58:	andeq	r1, r0, sl, asr sl
    5e5c:	strdeq	r2, [r1], -r6
    5e60:	ldrdeq	r1, [r0], -r2
    5e64:			; <UNDEFINED> instruction: 0x000014be
    5e68:	muleq	r1, sl, r9
    5e6c:	muleq	r1, r8, r9
    5e70:	muleq	r0, r2, r8
    5e74:	andeq	r2, r1, r6, lsl r9
    5e78:	andeq	r1, r0, sl, lsl r8
    5e7c:	andeq	r1, r0, r8, asr #15
    5e80:	andeq	r1, r0, r6, asr sp
    5e84:	strdeq	r0, [r0], -r8
    5e88:	andeq	r1, r0, r2, lsr r4
    5e8c:	andeq	r2, r1, r2, lsr #11
    5e90:	andeq	r2, r1, r0, asr #15
    5e94:	muleq	r0, r2, r6
    5e98:	andeq	r1, r0, r8, ror r2
    5e9c:	andeq	r2, r1, lr, asr #14
    5ea0:	andeq	r1, r0, r2, lsl #11
    5ea4:	andeq	r1, r0, r8, ror r5
    5ea8:	andeq	r1, r0, ip, ror r5
    5eac:	andeq	r1, r0, r8, asr r5
    5eb0:	andeq	r1, r0, r6, asr sl
    5eb4:	strdeq	r0, [r0], -r8
    5eb8:	andeq	r1, r0, r2, lsr r1
    5ebc:	andeq	r1, r0, r4, lsl #19
    5ec0:	andeq	r0, r0, r6, lsr #22
    5ec4:	andeq	r1, r0, r0, rrx
    5ec8:	andeq	r1, r0, r6, ror #18
    5ecc:	andeq	r0, r0, r8, lsl #22
    5ed0:	andeq	r1, r0, r2, asr #32
    5ed4:	ldrdeq	r1, [r0], -r4
    5ed8:	andeq	r1, r0, r2, asr #6
    5edc:	andeq	r0, r0, r6, ror #20
    5ee0:	andeq	r1, r0, r4, lsl #6
    5ee4:	andeq	r1, r0, sl, lsr r8
    5ee8:	andeq	r1, r0, r8, asr #5
    5eec:	andeq	r0, r0, ip, asr #19
    5ef0:	tstcs	r1, sl, lsr ip
    5ef4:	vmvn.i16	q10, #78	; 0x004e
    5ef8:	rpwmie	f0, f6, f0
    5efc:			; <UNDEFINED> instruction: 0x23baf240
    5f00:	ldrbtmi	r6, [r8], #-2066	; 0xfffff7ee
    5f04:	addsvc	pc, r8, r0, lsl #10
    5f08:	andls	r4, r0, lr, ror r4
    5f0c:	andls	r2, r3, #3
    5f10:	strls	r4, [r2], #-2681	; 0xfffff587
    5f14:			; <UNDEFINED> instruction: 0x9601447a
    5f18:			; <UNDEFINED> instruction: 0xf7fb4402
    5f1c:			; <UNDEFINED> instruction: 0x4683eeb4
    5f20:	bllt	fe743f24 <log_oom_internal@plt+0xfe7421c8>
    5f24:			; <UNDEFINED> instruction: 0xf7fb6ab8
    5f28:	ldmdbvs	r9!, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    5f2c:	ldc	7, cr15, [r2, #1004]!	; 0x3ec
    5f30:	vmlal.s8	q9, d0, d0
    5f34:	ldmdbmi	r1!, {r0, r2, r3, r6, r7, pc}^
    5f38:	andeq	pc, r1, #111	; 0x6f
    5f3c:			; <UNDEFINED> instruction: 0xf8df2300
    5f40:	ldrbtmi	r8, [r9], #-448	; 0xfffffe40
    5f44:	mvnsvs	r6, #-402653182	; 0xe8000002
    5f48:	eorseq	pc, r4, #-1073741823	; 0xc0000001
    5f4c:	teqeq	r8, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    5f50:	strpl	lr, [r1], #-2503	; 0xfffff639
    5f54:	bvs	44177c <log_oom_internal@plt+0x43fa20>
    5f58:	ldmvs	sp!, {r0, r1, r4, r6, r7, r9, sl, lr}^
    5f5c:			; <UNDEFINED> instruction: 0x461444f8
    5f60:			; <UNDEFINED> instruction: 0x460e469a
    5f64:	blvs	1ebdfb8 <log_oom_internal@plt+0x1ebc25c>
    5f68:	subeq	pc, r0, r7, lsl #2
    5f6c:			; <UNDEFINED> instruction: 0xf04f6ab9
    5f70:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    5f74:	ldrvs	lr, [r1, #-2503]	; 0xfffff639
    5f78:	tstcc	r3, #3260416	; 0x31c000
    5f7c:	stmib	r7, {r1, r3, r4, r5, sl, sp, lr}^
    5f80:	stmib	r7, {r0, r2, r4, r8, r9, ip, sp}^
    5f84:			; <UNDEFINED> instruction: 0xf7fb3317
    5f88:	stmdacs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    5f8c:			; <UNDEFINED> instruction: 0xf8d8db3b
    5f90:	movwcs	r0, #36	; 0x24
    5f94:	ldrbmi	r4, [r1], -r2, lsr #12
    5f98:	stcl	7, cr15, [r2], {251}	; 0xfb
    5f9c:	mvnle	r2, r0, lsl #16
    5fa0:	strpl	lr, [r1], #-2519	; 0xfffff629
    5fa4:	mrc	6, 0, r4, cr8, cr10, {6}
    5fa8:			; <UNDEFINED> instruction: 0xf1076a10
    5fac:			; <UNDEFINED> instruction: 0x46ab0830
    5fb0:	ldmdbvs	ip!, {r0, r2, r5, r9, sl, lr}
    5fb4:	bvs	fee7dfe8 <log_oom_internal@plt+0xfee7c28c>
    5fb8:	mrc	7, 5, APSR_nzcv, cr2, cr11, {7}
    5fbc:	blle	170ffc4 <log_oom_internal@plt+0x170e268>
    5fc0:	strtmi	r4, [r0], -r1, asr #12
    5fc4:	ldcl	7, cr15, [r6], {251}	; 0xfb
    5fc8:	blle	158ffd0 <log_oom_internal@plt+0x158e274>
    5fcc:	blvs	e39fdc <log_oom_internal@plt+0xe38280>
    5fd0:	mvnsle	r2, r0, lsl #16
    5fd4:	mrc	7, 1, APSR_nzcv, cr8, cr11, {7}
    5fd8:	ldrbmi	r4, [sp], -ip, lsr #12
    5fdc:			; <UNDEFINED> instruction: 0xf0336803
    5fe0:			; <UNDEFINED> instruction: 0xf47f0202
    5fe4:	bvs	fee319a4 <log_oom_internal@plt+0xfee2fc48>
    5fe8:			; <UNDEFINED> instruction: 0xf7fb60fa
    5fec:			; <UNDEFINED> instruction: 0xf1b0ec68
    5ff0:			; <UNDEFINED> instruction: 0xf6ff0b00
    5ff4:	ldmib	r7, {r0, r2, r3, r4, r5, r7, r8, sl, fp, sp, pc}^
    5ff8:	ldmvs	sl!, {r1, r3, r8, r9, pc}^
    5ffc:	bcc	441824 <log_oom_internal@plt+0x43fac8>
    6000:	andcs	lr, sl, #3260416	; 0x31c000
    6004:			; <UNDEFINED> instruction: 0x46dae4de
    6008:	bvs	441870 <log_oom_internal@plt+0x43fb14>
    600c:	strpl	lr, [r1], #-2519	; 0xfffff629
    6010:	str	r4, [sp, #1667]!	; 0x683
    6014:			; <UNDEFINED> instruction: 0xf7fb2000
    6018:	stmdacs	r2, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    601c:			; <UNDEFINED> instruction: 0xf06fdc3c
    6020:	ldrb	r0, [r9, #-2832]!	; 0xfffff4f0
    6024:	strmi	r4, [r3], ip, lsr #12
    6028:			; <UNDEFINED> instruction: 0xf47f68bd
    602c:	str	sl, [r2, r1, lsr #27]
    6030:	strmi	r4, [r3], ip, lsr #12
    6034:	ldr	r6, [fp, #2237]	; 0x8bd
    6038:			; <UNDEFINED> instruction: 0xf7fb2000
    603c:	stmdacs	r2, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    6040:	blvs	ebd7fc <log_oom_internal@plt+0xebbaa0>
    6044:	stmdami	pc!, {r0, r4, r8, sp}	; <UNPREDICTABLE>
    6048:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    604c:	ldrsbtgt	pc, [r8], pc	; <UNPREDICTABLE>
    6050:	bicvc	pc, r8, #1325400064	; 0x4f000000
    6054:	ldrbtmi	r6, [r8], #-2066	; 0xfffff7ee
    6058:			; <UNDEFINED> instruction: 0xf50044fc
    605c:			; <UNDEFINED> instruction: 0xf8cd70a4
    6060:	andls	r9, r3, #8
    6064:	andls	r4, r0, r9, lsr #20
    6068:	ldrbtmi	r2, [sl], #-3
    606c:	andgt	pc, r4, sp, asr #17
    6070:			; <UNDEFINED> instruction: 0xf7fb4402
    6074:	strmi	lr, [r3], r8, lsl #28
    6078:			; <UNDEFINED> instruction: 0x462ce572
    607c:	pkhtbmi	r4, r3, sp, asr #12
    6080:			; <UNDEFINED> instruction: 0x462ce576
    6084:			; <UNDEFINED> instruction: 0xe75668bd
    6088:			; <UNDEFINED> instruction: 0xf7fb6ab8
    608c:	ldrtmi	lr, [r0], -r2, lsr #27
    6090:	ldc	7, cr15, [lr, #1004]	; 0x3ec
    6094:	blt	844098 <log_oom_internal@plt+0x84233c>
    6098:	tstcs	r1, sl, lsr fp
    609c:	vmov.i16	d20, #76	; 0x004c
    60a0:			; <UNDEFINED> instruction: 0xf8df0100
    60a4:	vqadd.s8	q14, q0, q8
    60a8:	ldmvs	r2, {r0, r2, r4, r7, r8, r9, ip}
    60ac:	ldrbtmi	r4, [ip], #1144	; 0x478
    60b0:	adcvc	pc, r4, r0, lsl #10
    60b4:	andls	pc, r8, sp, asr #17
    60b8:	bmi	5ea8cc <log_oom_internal@plt+0x5e8b70>
    60bc:	andcs	r9, r3, r0
    60c0:			; <UNDEFINED> instruction: 0xf8cd447a
    60c4:	strmi	ip, [r2], #-4
    60c8:	ldcl	7, cr15, [ip, #1004]	; 0x3ec
    60cc:	strb	r4, [r7, #-1667]	; 0xfffff97d
    60d0:	ldrdcc	pc, [r0], -r8
    60d4:			; <UNDEFINED> instruction: 0xf7fbe5f5
    60d8:	ldcmi	12, cr14, [r0], {240}	; 0xf0
    60dc:			; <UNDEFINED> instruction: 0xf7ff447c
    60e0:	bvs	fee3421c <log_oom_internal@plt+0xfee324c0>
    60e4:	ldcl	7, cr15, [r4, #-1004]!	; 0xfffffc14
    60e8:			; <UNDEFINED> instruction: 0xf7fb6938
    60ec:	str	lr, [r8, #-3442]!	; 0xfffff28e
    60f0:	andeq	r1, r0, lr, lsr r6
    60f4:	andeq	r1, r0, r8, lsr #1
    60f8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    60fc:	strheq	r1, [r0], -r6
    6100:	andeq	r2, r1, ip, lsr #2
    6104:	andeq	r1, r0, sl, ror #9
    6108:	andeq	r0, r0, r4, lsr #31
    610c:	andeq	r0, r0, sl, ror r6
    6110:	muleq	r0, r4, r4
    6114:	andeq	r0, r0, lr, ror #30
    6118:	andeq	r0, r0, r4, lsr #12
    611c:	andeq	r0, r0, ip, lsl #29
    6120:	stmdbmi	r8!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
    6124:	ldrbtmi	r4, [fp], #-2664	; 0xfffff598
    6128:	push	{r0, r3, r4, r5, r6, sl, lr}
    612c:	strdlt	r4, [r5], r0
    6130:	svcge	0x0002695d
    6134:	stclmi	8, cr5, [r5], #-552	; 0xfffffdd8
    6138:	rsbsvs	r6, sl, r2, lsl r8
    613c:	andeq	pc, r0, #79	; 0x4f
    6140:	cfstrscs	mvf4, [r0, #-496]	; 0xfffffe10
    6144:	addshi	pc, r8, r0
    6148:	blcs	241fc <log_oom_internal@plt+0x224a0>
    614c:	addshi	pc, r1, r0
    6150:			; <UNDEFINED> instruction: 0xf7fb4628
    6154:			; <UNDEFINED> instruction: 0xf100ed44
    6158:			; <UNDEFINED> instruction: 0xf5b3030c
    615c:	vmax.f32	d0, d16, d0
    6160:	mulscc	r3, r7, r0
    6164:			; <UNDEFINED> instruction: 0xf0204629
    6168:	bl	feb4618c <log_oom_internal@plt+0xfeb44430>
    616c:	stcge	13, cr0, [r2, #-0]
    6170:			; <UNDEFINED> instruction: 0xf7fb4628
    6174:	adcmi	lr, r8, #244, 22	; 0x3d000
    6178:	stmdale	r2, {r0, r1, r9, sl, lr}
    617c:	adcmi	lr, r8, #9
    6180:			; <UNDEFINED> instruction: 0xf810d007
    6184:	cdpne	12, 4, cr2, cr3, cr1, {0}
    6188:	bcs	bd7994 <log_oom_internal@plt+0xbd5c38>
    618c:	rscsle	r4, r6, r8, lsl r6
    6190:	bmi	13d79c4 <log_oom_internal@plt+0x13d5c68>
    6194:	bgt	d7384 <log_oom_internal@plt+0xd5628>
    6198:	ldmvc	r2, {r1, r2, r4, fp, pc}
    619c:	subsvs	r6, r9, r8, lsl r0
    61a0:	addsvc	r8, sl, #-2147483641	; 0x80000007
    61a4:	strtmi	r4, [r8], -fp, asr #18
    61a8:			; <UNDEFINED> instruction: 0xf7fb4479
    61ac:			; <UNDEFINED> instruction: 0x4605ed54
    61b0:	rsble	r2, r4, r0, lsl #16
    61b4:	vmlsmi.f64	d20, d9, d8
    61b8:	stmiapl	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    61bc:	andseq	pc, ip, r6, lsl #2
    61c0:	ldc	7, cr15, [sl], {251}	; 0xfb
    61c4:	blle	108d9dc <log_oom_internal@plt+0x108bc80>
    61c8:	eoreq	pc, r8, r6, lsl #2
    61cc:			; <UNDEFINED> instruction: 0xf7fb2100
    61d0:	mcrne	12, 0, lr, cr4, cr4, {0}
    61d4:			; <UNDEFINED> instruction: 0xf106db3b
    61d8:	tstcs	r0, r4, lsr r0
    61dc:	stc	7, cr15, [ip, #1004]!	; 0x3ec
    61e0:	blle	d0d9f8 <log_oom_internal@plt+0xd0bc9c>
    61e4:			; <UNDEFINED> instruction: 0x46b84e3e
    61e8:	eor	r4, sl, lr, ror r4
    61ec:	ldmdavs	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
    61f0:	ldc	7, cr15, [ip, #1004]	; 0x3ec
    61f4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    61f8:			; <UNDEFINED> instruction: 0x4601d05c
    61fc:			; <UNDEFINED> instruction: 0xf7fb6b70
    6200:	vmlsne.f64	d14, d20, d26
    6204:	ldmdavs	fp!, {r1, r4, r6, r8, r9, fp, ip, lr, pc}
    6208:	ldmibvs	r0!, {r0, r3, r6, r9, sl, lr}^
    620c:	andcc	r6, r1, #10092544	; 0x9a0000
    6210:	ldc	7, cr15, [lr, #1004]	; 0x3ec
    6214:	tsteq	r1, #16, 2	; <UNPREDICTABLE>
    6218:	svclt	0x00184604
    621c:	b	4cee28 <log_oom_internal@plt+0x4cd0cc>
    6220:			; <UNDEFINED> instruction: 0xd11473d0
    6224:			; <UNDEFINED> instruction: 0x464a683b
    6228:	ldmvs	r9, {r4, r5, r7, r9, fp, sp, lr}
    622c:			; <UNDEFINED> instruction: 0xf7fb3101
    6230:			; <UNDEFINED> instruction: 0xf110ed90
    6234:			; <UNDEFINED> instruction: 0x46040311
    6238:	movwcs	fp, #7960	; 0x1f18
    623c:	bicsvc	lr, r0, #77824	; 0x13000
    6240:	strbmi	sp, [r1], -r5, lsl #2
    6244:			; <UNDEFINED> instruction: 0xf7fb4628
    6248:	vmovne.32	d20[0], lr
    624c:	strtmi	sp, [r8], -lr, asr #25
    6250:	ldc	7, cr15, [lr], #1004	; 0x3ec
    6254:	blmi	718ae8 <log_oom_internal@plt+0x716d8c>
    6258:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    625c:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    6260:			; <UNDEFINED> instruction: 0xf04f405a
    6264:			; <UNDEFINED> instruction: 0xd1280300
    6268:	strcc	r4, [ip, -r0, lsr #12]
    626c:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    6270:	ldcmi	3, cr8, [sp, #-960]	; 0xfffffc40
    6274:			; <UNDEFINED> instruction: 0xe795447d
    6278:	ldrbtmi	r4, [sp], #-3356	; 0xfffff2e4
    627c:			; <UNDEFINED> instruction: 0xf7fbe792
    6280:	stmdavs	r4, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    6284:	andle	r2, r1, r2, lsl #24
    6288:	strb	r4, [r0, r4, ror #4]!
    628c:	ldrb	r4, [lr, ip, lsr #12]
    6290:	orrscs	r4, sp, #5888	; 0x1700
    6294:	andcs	r4, r0, r7, lsl sl
    6298:	ldrbtmi	r4, [ip], #-2327	; 0xfffff6e9
    629c:			; <UNDEFINED> instruction: 0xf504447a
    62a0:	ldrbtmi	r7, [r9], #-1200	; 0xfffffb50
    62a4:	strls	r3, [r0], #-515	; 0xfffffdfd
    62a8:	stcl	7, cr15, [r0], #1004	; 0x3ec
    62ac:			; <UNDEFINED> instruction: 0xf7fb4648
    62b0:	strb	lr, [ip, lr, lsl #22]
    62b4:	streq	pc, [fp], #-111	; 0xffffff91
    62b8:			; <UNDEFINED> instruction: 0xf7fbe7c9
    62bc:	svclt	0x0000ebfe
    62c0:	andeq	r1, r1, r2, ror #30
    62c4:	ldrdeq	r1, [r1], -r8
    62c8:	andeq	r0, r0, r0, asr #3
    62cc:	andeq	r1, r1, r0, asr #25
    62d0:	andeq	r0, r0, r8, asr #27
    62d4:	ldrdeq	r0, [r0], -ip
    62d8:			; <UNDEFINED> instruction: 0x000001bc
    62dc:	ldrdeq	r1, [r1], -r0
    62e0:	andeq	r1, r1, r0, lsr #29
    62e4:	andeq	r1, r1, r8, lsr #23
    62e8:	andeq	r0, r0, r8, ror #25
    62ec:	andeq	r0, r0, r2, ror #25
    62f0:	andeq	r1, r0, r6, lsr #5
    62f4:	andeq	r0, r0, r8, asr #8
    62f8:	andeq	r0, r0, r2, lsl #19
    62fc:	stmdbmi	r6!, {r0, r2, r5, r6, r8, r9, fp, lr}^
    6300:	ldrbtmi	r4, [fp], #-2662	; 0xfffff59a
    6304:	push	{r0, r3, r4, r5, r6, sl, lr}
    6308:	strdlt	r4, [r5], r0
    630c:	svcge	0x0002695d
    6310:	stclmi	8, cr5, [r3], #-552	; 0xfffffdd8
    6314:	rsbsvs	r6, sl, r2, lsl r8
    6318:	andeq	pc, r0, #79	; 0x4f
    631c:	cfstrscs	mvf4, [r0, #-496]	; 0xfffffe10
    6320:	addshi	pc, r5, r0
    6324:	blcs	243d8 <log_oom_internal@plt+0x2267c>
    6328:	addhi	pc, lr, r0
    632c:			; <UNDEFINED> instruction: 0xf7fb4628
    6330:			; <UNDEFINED> instruction: 0xf100ec56
    6334:			; <UNDEFINED> instruction: 0xf5b3030d
    6338:	vmax.f32	d0, d16, d0
    633c:	mulscc	r4, r4, r0
    6340:			; <UNDEFINED> instruction: 0xf0204629
    6344:	bl	feb46368 <log_oom_internal@plt+0xfeb4460c>
    6348:	stcge	13, cr0, [r2, #-0]
    634c:			; <UNDEFINED> instruction: 0xf7fb4628
    6350:	adcmi	lr, r8, #6144	; 0x1800
    6354:	stmdale	r2, {r0, r1, r9, sl, lr}
    6358:	adcmi	lr, r8, #9
    635c:			; <UNDEFINED> instruction: 0xf810d007
    6360:	cdpne	12, 4, cr2, cr3, cr1, {0}
    6364:	bcs	bd7b70 <log_oom_internal@plt+0xbd5e14>
    6368:	rscsle	r4, r6, r8, lsl r6
    636c:	cdpmi	6, 4, cr4, cr13, cr11, {0}
    6370:	mcrgt	4, 0, r4, cr7, cr14, {3}
    6374:	subsvs	r6, r9, r8, lsl r0
    6378:	stmdbmi	fp, {r1, r3, r4, r7, sp, lr}^
    637c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    6380:	stcl	7, cr15, [r8], #-1004	; 0xfffffc14
    6384:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6388:	blmi	123a520 <log_oom_internal@plt+0x12387c4>
    638c:	ldrbtmi	r4, [lr], #-3656	; 0xfffff1b8
    6390:			; <UNDEFINED> instruction: 0xf10658e1
    6394:			; <UNDEFINED> instruction: 0xf7fb0030
    6398:	vmovne.16	d4[0], lr
    639c:			; <UNDEFINED> instruction: 0xf106db42
    63a0:	tstcs	r0, ip, lsr #32
    63a4:	bl	a44398 <log_oom_internal@plt+0xa4263c>
    63a8:	blle	ecdbc0 <log_oom_internal@plt+0xecbe64>
    63ac:	eorseq	pc, r8, r6, lsl #2
    63b0:			; <UNDEFINED> instruction: 0xf7fb2100
    63b4:	cdpne	12, 0, cr14, cr4, cr2, {6}
    63b8:	vmovmi.s16	sp, d14[2]
    63bc:	ldrbtmi	r4, [lr], #-1720	; 0xfffff948
    63c0:	ldmdavs	fp!, {r1, r3, r5, sp, lr, pc}
    63c4:			; <UNDEFINED> instruction: 0xf7fb6818
    63c8:			; <UNDEFINED> instruction: 0x4681ecb2
    63cc:	subsle	r2, ip, r0, lsl #16
    63d0:	blvs	fec17bdc <log_oom_internal@plt+0xfec15e80>
    63d4:	b	fffc43c8 <log_oom_internal@plt+0xfffc266c>
    63d8:	blle	148dbf0 <log_oom_internal@plt+0x148be94>
    63dc:			; <UNDEFINED> instruction: 0x4649683b
    63e0:	ldmvs	sl, {r4, r5, r8, r9, fp, sp, lr}
    63e4:			; <UNDEFINED> instruction: 0xf7fb3201
    63e8:			; <UNDEFINED> instruction: 0xf110ecb4
    63ec:			; <UNDEFINED> instruction: 0x46040311
    63f0:	movwcs	fp, #7960	; 0x1f18
    63f4:	bicsvc	lr, r0, #77824	; 0x13000
    63f8:	ldmdavs	fp!, {r2, r4, r8, ip, lr, pc}
    63fc:	bvs	ffc17d2c <log_oom_internal@plt+0xffc15fd0>
    6400:			; <UNDEFINED> instruction: 0x31016899
    6404:	stc	7, cr15, [r4], #1004	; 0x3ec
    6408:	tsteq	r1, #16, 2	; <UNPREDICTABLE>
    640c:	svclt	0x00184604
    6410:	b	4cf01c <log_oom_internal@plt+0x4cd2c0>
    6414:	ldrdle	r7, [r5, -r0]
    6418:	strtmi	r4, [r8], -r1, asr #12
    641c:	bl	2c4410 <log_oom_internal@plt+0x2c26b4>
    6420:	stclle	14, cr1, [lr], {4}
    6424:			; <UNDEFINED> instruction: 0xf7fb4628
    6428:	bmi	901380 <log_oom_internal@plt+0x8ff624>
    642c:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    6430:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6434:	subsmi	r6, sl, fp, ror r8
    6438:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    643c:	strtmi	sp, [r0], -r8, lsr #2
    6440:	ldrtmi	r3, [sp], ip, lsl #14
    6444:	mvnshi	lr, #12386304	; 0xbd0000
    6448:	ldrbtmi	r4, [sp], #-3356	; 0xfffff2e4
    644c:	ldcmi	7, cr14, [ip, #-596]	; 0xfffffdac
    6450:			; <UNDEFINED> instruction: 0xe792447d
    6454:	bl	ffe44448 <log_oom_internal@plt+0xffe426ec>
    6458:	stccs	8, cr6, [r2], {4}
    645c:	rsbmi	sp, r4, #1
    6460:	strtmi	lr, [ip], -r0, ror #15
    6464:	ldcmi	7, cr14, [r7], {222}	; 0xde
    6468:	bmi	5cf224 <log_oom_internal@plt+0x5cd4c8>
    646c:	ldmdbmi	r7, {sp}
    6470:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6474:	ldrtvc	pc, [sl], #1284	; 0x504	; <UNPREDICTABLE>
    6478:	andcc	r4, r3, #2030043136	; 0x79000000
    647c:			; <UNDEFINED> instruction: 0xf7fb9400
    6480:			; <UNDEFINED> instruction: 0x4648ebf6
    6484:	b	8c4478 <log_oom_internal@plt+0x8c271c>
    6488:			; <UNDEFINED> instruction: 0xf06fe7cc
    648c:	strb	r0, [r9, fp, lsl #8]
    6490:	bl	4c4484 <log_oom_internal@plt+0x4c2728>
    6494:	andeq	r1, r1, r6, lsl #27
    6498:	strdeq	r1, [r1], -ip
    649c:	andeq	r0, r0, r0, asr #3
    64a0:	andeq	r1, r1, r4, ror #21
    64a4:	andeq	r0, r0, r4, lsl ip
    64a8:	andeq	r0, r0, r6, lsl #16
    64ac:			; <UNDEFINED> instruction: 0x000001bc
    64b0:	strdeq	r1, [r1], -sl
    64b4:	andeq	r1, r1, sl, asr #25
    64b8:	ldrdeq	r1, [r1], -r2
    64bc:	andeq	r0, r0, sl, lsr fp
    64c0:	andeq	r0, r0, r4, lsr fp
    64c4:	ldrdeq	r1, [r0], -r0
    64c8:	andeq	r0, r0, r2, ror r2
    64cc:	andeq	r0, r0, ip, lsr #15
    64d0:	blmi	1204d8 <log_oom_internal@plt+0x11e77c>
    64d4:			; <UNDEFINED> instruction: 0xb120447b
    64d8:	andcs	r4, r0, #49152	; 0xc000
    64dc:			; <UNDEFINED> instruction: 0xf7fb5859
    64e0:			; <UNDEFINED> instruction: 0x4770baf7
    64e4:	andeq	r1, r1, ip, lsr #18
    64e8:			; <UNDEFINED> instruction: 0x000001b8
    64ec:	svclt	0x0000e7f0
    64f0:	tstlt	r8, r0, lsl #16
    64f4:	ldrmi	r2, [r1], -r0, lsl #4
    64f8:	blt	ffac44ec <log_oom_internal@plt+0xffac2790>
    64fc:	svclt	0x00004770
    6500:	svclt	0x0000e7f6
    6504:	svclt	0x0000e7f4
    6508:	svclt	0x0000e7f2
    650c:	svclt	0x0000e7f0
    6510:	svclt	0x0000e7ee
    6514:	svclt	0x0000e7ec
    6518:	svclt	0x0000e7ea
    651c:	svclt	0x0000e7e8
    6520:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    6524:	svclt	0x00082900
    6528:	svclt	0x001c2800
    652c:	mvnscc	pc, pc, asr #32
    6530:	rscscc	pc, pc, pc, asr #32
    6534:	stmdalt	ip, {ip, sp, lr, pc}
    6538:	stfeqd	f7, [r8], {173}	; 0xad
    653c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    6540:			; <UNDEFINED> instruction: 0xf80cf000
    6544:	ldrd	pc, [r4], -sp
    6548:	movwcs	lr, #10717	; 0x29dd
    654c:	ldrbmi	fp, [r0, -r4]!
    6550:			; <UNDEFINED> instruction: 0xf04fb502
    6554:			; <UNDEFINED> instruction: 0xf7fb0008
    6558:	vstrlt	s28, [r2, #-1000]	; 0xfffffc18
    655c:	svclt	0x00084299
    6560:	push	{r4, r7, r9, lr}
    6564:			; <UNDEFINED> instruction: 0x46044ff0
    6568:	andcs	fp, r0, r8, lsr pc
    656c:			; <UNDEFINED> instruction: 0xf8dd460d
    6570:	svclt	0x0038c024
    6574:	cmnle	fp, #1048576	; 0x100000
    6578:			; <UNDEFINED> instruction: 0x46994690
    657c:			; <UNDEFINED> instruction: 0xf283fab3
    6580:	rsbsle	r2, r0, r0, lsl #22
    6584:			; <UNDEFINED> instruction: 0xf385fab5
    6588:	rsble	r2, r8, r0, lsl #26
    658c:			; <UNDEFINED> instruction: 0xf1a21ad2
    6590:	blx	249e18 <log_oom_internal@plt+0x2480bc>
    6594:	blx	2451a4 <log_oom_internal@plt+0x243448>
    6598:			; <UNDEFINED> instruction: 0xf1c2f30e
    659c:	b	12c8224 <log_oom_internal@plt+0x12c64c8>
    65a0:	blx	a091b4 <log_oom_internal@plt+0xa07458>
    65a4:	b	13031c8 <log_oom_internal@plt+0x130146c>
    65a8:	blx	2091bc <log_oom_internal@plt+0x207460>
    65ac:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    65b0:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    65b4:	andcs	fp, r0, ip, lsr pc
    65b8:	movwle	r4, #42497	; 0xa601
    65bc:	bl	fed0e5c8 <log_oom_internal@plt+0xfed0c86c>
    65c0:	blx	75f0 <log_oom_internal@plt+0x5894>
    65c4:	blx	842a04 <log_oom_internal@plt+0x840ca8>
    65c8:	bl	19831ec <log_oom_internal@plt+0x1981490>
    65cc:	tstmi	r9, #46137344	; 0x2c00000
    65d0:	bcs	16818 <log_oom_internal@plt+0x14abc>
    65d4:	b	13fa6cc <log_oom_internal@plt+0x13f8970>
    65d8:	b	13c8748 <log_oom_internal@plt+0x13c69ec>
    65dc:	b	1208b50 <log_oom_internal@plt+0x1206df4>
    65e0:	ldrmi	r7, [r6], -fp, asr #17
    65e4:	bl	fed3e618 <log_oom_internal@plt+0xfed3c8bc>
    65e8:	bl	1947210 <log_oom_internal@plt+0x19454b4>
    65ec:	ldmne	fp, {r0, r3, r9, fp}^
    65f0:	beq	2c1320 <log_oom_internal@plt+0x2bf5c4>
    65f4:			; <UNDEFINED> instruction: 0xf14a1c5c
    65f8:	cfsh32cc	mvfx0, mvfx1, #0
    65fc:	strbmi	sp, [sp, #-7]
    6600:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    6604:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    6608:	adfccsz	f4, f1, #5.0
    660c:	blx	17adf0 <log_oom_internal@plt+0x179094>
    6610:	blx	944234 <log_oom_internal@plt+0x9424d8>
    6614:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    6618:	vseleq.f32	s30, s28, s11
    661c:	blx	94ca24 <log_oom_internal@plt+0x94acc8>
    6620:	b	1104630 <log_oom_internal@plt+0x11028d4>
    6624:			; <UNDEFINED> instruction: 0xf1a2040e
    6628:			; <UNDEFINED> instruction: 0xf1c20720
    662c:	blx	207eb4 <log_oom_internal@plt+0x206158>
    6630:	blx	143240 <log_oom_internal@plt+0x1414e4>
    6634:	blx	144258 <log_oom_internal@plt+0x1424fc>
    6638:	b	1102e48 <log_oom_internal@plt+0x11010ec>
    663c:	blx	907260 <log_oom_internal@plt+0x905504>
    6640:	bl	1183e60 <log_oom_internal@plt+0x1182104>
    6644:	teqmi	r3, #1073741824	; 0x40000000
    6648:	strbmi	r1, [r5], -r0, lsl #21
    664c:	tsteq	r3, r1, ror #22
    6650:	svceq	0x0000f1bc
    6654:	stmib	ip, {r0, ip, lr, pc}^
    6658:	pop	{r8, sl, lr}
    665c:	blx	fed2a624 <log_oom_internal@plt+0xfed288c8>
    6660:	msrcc	CPSR_, #132, 6	; 0x10000002
    6664:	blx	fee404b4 <log_oom_internal@plt+0xfee3e758>
    6668:	blx	fed83090 <log_oom_internal@plt+0xfed81334>
    666c:	eorcc	pc, r0, #335544322	; 0x14000002
    6670:	orrle	r2, fp, r0, lsl #26
    6674:	svclt	0x0000e7f3
    6678:	mvnsmi	lr, #737280	; 0xb4000
    667c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    6680:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    6684:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    6688:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    668c:	blne	1d97888 <log_oom_internal@plt+0x1d95b2c>
    6690:	strhle	r1, [sl], -r6
    6694:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    6698:	svccc	0x0004f855
    669c:	strbmi	r3, [sl], -r1, lsl #8
    66a0:	ldrtmi	r4, [r8], -r1, asr #12
    66a4:	adcmi	r4, r6, #152, 14	; 0x2600000
    66a8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    66ac:	svclt	0x000083f8
    66b0:	andeq	r1, r1, r2, lsl #11
    66b4:	andeq	r1, r1, r8, ror r5
    66b8:	svclt	0x00004770

Disassembly of section .fini:

000066bc <.fini>:
    66bc:	push	{r3, lr}
    66c0:	pop	{r3, pc}
