#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 18 22:42:15 2022
# Process ID: 27660
# Current directory: C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.runs/synth_1/top.vds
# Journal file: C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 798.348 ; gain = 233.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/clock_divider.vhd:34' bound to instance 'CLK10' of component 'clock_divider' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/new/top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/clock_divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/clock_divider.vhd:40]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/clock_divider.vhd:34' bound to instance 'CLK100' of component 'clock_divider' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'BCD_CNT10' declared at 'C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/BCD_CNT10.vhd:36' bound to instance 'CNT10' of component 'BCD_CNT10' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/new/top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'BCD_CNT10' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/BCD_CNT10.vhd:44]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/BCD_CNT10.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'BCD_CNT10' (2#1) [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/BCD_CNT10.vhd:44]
INFO: [Synth 8-3491] module 'BCD_CNT10' declared at 'C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/BCD_CNT10.vhd:36' bound to instance 'CNT5' of component 'BCD_CNT10' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/new/top.vhd:96]
INFO: [Synth 8-3491] module 'mux2_1' declared at 'C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/mux2_1.vhd:34' bound to instance 'mux' of component 'mux2_1' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/mux2_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (3#1) [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/mux2_1.vhd:41]
INFO: [Synth 8-3491] module 'bcd_7seg' declared at 'C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/bcd_7seg.vhd:34' bound to instance 'seg7' of component 'bcd_7seg' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/new/top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'bcd_7seg' [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/bcd_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'bcd_7seg' (4#1) [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/imports/sources/bcd_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/sources_1/new/top.vhd:42]
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 871.758 ; gain = 307.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 871.758 ; gain = 307.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 871.758 ; gain = 307.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 871.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/constrs_1/imports/FPGA/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/constrs_1/imports/FPGA/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.srcs/constrs_1/imports/FPGA/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 953.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 953.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 953.504 ; gain = 389.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 953.504 ; gain = 389.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 953.504 ; gain = 389.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 953.504 ; gain = 389.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     26 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     26 Bit        Muxes := 1     
Module BCD_CNT10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[0]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[1]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[2]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[3]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[4]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[5]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[6]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[7]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[8]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[9]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[10]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[11]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[12]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[13]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[14]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[15]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[16]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[17]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[18]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[19]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[20]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[21]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[22]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[23]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[24]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK10/base_reg[25]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[0]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[1]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[2]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[3]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[4]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[5]' (FD) to 'CLK100/base_reg[18]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[6]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[7]' (FD) to 'CLK100/base_reg[25]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[8]' (FD) to 'CLK100/base_reg[18]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[9]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[10]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[11]' (FD) to 'CLK100/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[12]' (FD) to 'CLK100/base_reg[25]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[13]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[14]' (FD) to 'CLK100/base_reg[25]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[15]' (FD) to 'CLK100/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[16]' (FD) to 'CLK100/base_reg[18]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CLK100/base_reg[17] )
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[19]' (FD) to 'CLK100/base_reg[25]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[20]' (FD) to 'CLK100/base_reg[25]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[21]' (FD) to 'CLK100/base_reg[25]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[22]' (FD) to 'CLK100/base_reg[25]'
INFO: [Synth 8-3886] merging instance 'CLK100/base_reg[23]' (FD) to 'CLK100/base_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CLK100/base_reg[24] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 953.504 ; gain = 389.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 953.504 ; gain = 389.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 959.469 ; gain = 395.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 959.965 ; gain = 395.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 974.781 ; gain = 410.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 974.781 ; gain = 410.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 974.781 ; gain = 410.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 974.781 ; gain = 410.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 974.781 ; gain = 410.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 974.781 ; gain = 410.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     5|
|4     |LUT2   |     4|
|5     |LUT3   |    16|
|6     |LUT4   |     8|
|7     |LUT5   |     2|
|8     |LUT6   |     7|
|9     |FDCE   |     8|
|10    |FDRE   |    56|
|11    |IBUF   |     3|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   141|
|2     |  CLK10  |clock_divider   |    48|
|3     |  CLK100 |clock_divider_0 |    51|
|4     |  CNT10  |BCD_CNT10       |     9|
|5     |  CNT5   |BCD_CNT10_1     |    18|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 974.781 ; gain = 410.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 974.781 ; gain = 328.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 974.781 ; gain = 410.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 986.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 986.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 986.797 ; gain = 684.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 986.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/inias/Desktop/ap/j1s2/FPGA/VHDL/stopwatch/stopwatch.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 18 22:42:49 2022...
