#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 19 16:05:14 2021
# Process ID: 2216
# Current directory: Z:/F - ECE 4612/SingleCycleProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3224 Z:\F - ECE 4612\SingleCycleProcessor\SingleCycleProcessor.xpr
# Log file: Z:/F - ECE 4612/SingleCycleProcessor/vivado.log
# Journal file: Z:/F - ECE 4612/SingleCycleProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.xpr}
INFO: [Project 1-313] Project file moved from 'Z:/ECE 4612/SingleCycleProcessor' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.gen/sources_1', nor could it be found using path 'Z:/ECE 4612/SingleCycleProcessor/SingleCycleProcessor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.883 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v} w ]
add_files {{Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v} w ]
add_files -fileset sim_1 {{Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v}}
update_compile_order -fileset sim_1
set_property top Mux2to1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux2to1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux2to1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux2to1_tb_behav xil_defaultlib.Mux2to1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux2to1_tb_behav xil_defaultlib.Mux2to1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.Mux2to1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mux2to1_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mux2to1_tb_behav -key {Behavioral:sim_1:Functional:Mux2to1_tb} -tclbatch {Mux2to1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Mux2to1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mux2to1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Adder32bit
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1409.957 ; gain = 254.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Adder32bit' [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'Adder16bit' [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'Adder4bit' [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v:13]
INFO: [Synth 8-6157] synthesizing module 'HalfAdder' [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v:13]
INFO: [Synth 8-6155] done synthesizing module 'HalfAdder' (1#1) [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v:13]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (2#1) [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Adder4bit' (3#1) [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Adder16bit' (4#1) [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Adder32bit' (5#1) [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1485.605 ; gain = 330.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.605 ; gain = 330.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.605 ; gain = 330.262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1485.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1575.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1677.895 ; gain = 522.551
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1677.895 ; gain = 660.012
close_design
set_property top Mux2to1 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Mux2to1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1682.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Mux2to1' [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Mux2to1' (1#1) [Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1682.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1682.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1682.406 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1682.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.406 ; gain = 0.000
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.406 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 17:08:29 2021...
