#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Dec 16 14:12:09 2022
# Process ID: 7576
# Current directory: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12524 C:\Users\donat\Desktop\NL2_FFT\Git_FFFT\FFFT\SDF_proj_v2.xpr\SDF_proj_v2\SDF_proj_v2.xpr
# Log file: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/vivado.log
# Journal file: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2\vivado.jou
# Running On: GdF-intercettazioni, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16505 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Input_Interface_0_1_synth_1' of run 'design_1_AXI_Input_Interface_0_1_synth_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Input_Interface_0_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Input_Interface_0_1_synth_1' of run 'design_1_AXI_Input_Interface_0_1_synth_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Input_Interface_0_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_SDF_Top_0_0_synth_1' of run 'design_1_SDF_Top_0_0_synth_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_SDF_Top_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_SDF_Top_0_0_synth_1' of run 'design_1_SDF_Top_0_0_synth_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_SDF_Top_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Output_Interface_0_0_synth_1' of run 'design_1_AXI_Output_Interface_0_0_synth_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Output_Interface_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Output_Interface_0_0_synth_1' of run 'design_1_AXI_Output_Interface_0_0_synth_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Output_Interface_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Input_Interface_0_1_impl_1' of run 'design_1_AXI_Input_Interface_0_1_impl_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Input_Interface_0_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Input_Interface_0_1_impl_1' of run 'design_1_AXI_Input_Interface_0_1_impl_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Input_Interface_0_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_SDF_Top_0_0_impl_1' of run 'design_1_SDF_Top_0_0_impl_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_SDF_Top_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_SDF_Top_0_0_impl_1' of run 'design_1_SDF_Top_0_0_impl_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_SDF_Top_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Output_Interface_0_0_impl_1' of run 'design_1_AXI_Output_Interface_0_0_impl_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Output_Interface_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Output_Interface_0_0_impl_1' of run 'design_1_AXI_Output_Interface_0_0_impl_1' is not writable, setting it to default location 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/design_1_AXI_Output_Interface_0_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/IP_Cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1617.758 ; gain = 0.000
update_module_reference design_1_AXI_Input_Interface_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/IP_Cores'.
Reading block design file <C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding component instance block -- DigiLAB:ip:AXI4Stream_UART:1.1 - AXI4Stream_UART_0
Adding component instance block -- xilinx.com:module_ref:SDF_Top:1.0 - SDF_Top_0
Adding component instance block -- xilinx.com:module_ref:AXI_Input_Interface:1.0 - AXI_Input_Interface_0
Adding component instance block -- xilinx.com:module_ref:AXI_Output_Interface:1.0 - AXI_Output_Interface_0
Successfully read diagram <design_1> from block design file <C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_AXI_Input_Interface_0_1 to use current project options
Wrote  : <C:\Users\donat\Desktop\NL2_FFT\Git_FFFT\FFFT\SDF_proj_v2.xpr\SDF_proj_v2\SDF_proj_v2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1617.758 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1617.758 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Axi_Stream'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Axi_Stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Axi_Stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Axi_Stream_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Input_Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_Input_Interface'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_Output_Interface'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SDF_Stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SDF_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'R2_BU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Rotator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SR_FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TF_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/new/tb_AXI_Stream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Axi_Stream'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Axi_Stream_behav xil_defaultlib.tb_Axi_Stream xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Axi_Stream_behav xil_defaultlib.tb_Axi_Stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.math_complex
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.R2_BU [\R2_BU(precision=0)\]
Compiling architecture behavioral of entity xil_defaultlib.Rotator [\Rotator(data_width=8,precision=...]
Compiling architecture behavioral of entity xil_defaultlib.SR_FIFO [\SR_FIFO(sr_depth=8,precision=0)...]
Compiling architecture behavioral of entity xil_defaultlib.TF_ROM [\TF_ROM(addr_length=4)\]
Compiling architecture behavioral of entity xil_defaultlib.SDF_Stage [\SDF_Stage(data_width=8,precisio...]
Compiling architecture behavioral of entity xil_defaultlib.SR_FIFO [\SR_FIFO(precision=0)\]
Compiling architecture behavioral of entity xil_defaultlib.TF_ROM [\TF_ROM(addr_length=3)\]
Compiling architecture behavioral of entity xil_defaultlib.SDF_Stage [\SDF_Stage(data_width=8,precisio...]
Compiling architecture behavioral of entity xil_defaultlib.SR_FIFO [\SR_FIFO(sr_depth=2,precision=0)...]
Compiling architecture behavioral of entity xil_defaultlib.TF_ROM [\TF_ROM(addr_length=2)\]
Compiling architecture behavioral of entity xil_defaultlib.SDF_Stage [\SDF_Stage(data_width=8,precisio...]
Compiling architecture behavioral of entity xil_defaultlib.SR_FIFO [\SR_FIFO(sr_depth=1,precision=0)...]
Compiling architecture behavioral of entity xil_defaultlib.TF_ROM [\TF_ROM(addr_length=1)\]
Compiling architecture behavioral of entity xil_defaultlib.SDF_Stage [\SDF_Stage(data_width=8,precisio...]
Compiling architecture behavioral of entity xil_defaultlib.SDF_Top [\SDF_Top(fft_tot_points=16,data_...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_Input_Interface [\AXI_Input_Interface(fft_tot_poi...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_Output_Interface [\AXI_Output_Interface(data_width...]
Compiling architecture behavioral of entity xil_defaultlib.tb_axi_stream
Built simulation snapshot tb_Axi_Stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Axi_Stream_behav -key {Behavioral:sim_1:Functional:tb_Axi_Stream} -tclbatch {tb_Axi_Stream.tcl} -view {C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v1/tb_Rot_ROM_behav.wcfg} -view {C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v2/tb_SDF_Stage_behav.wcfg} -view {C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_SDF_Top_behav.wcfg} -view {C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_Axi_Stream_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v1/tb_Rot_ROM_behav.wcfg
WARNING: Simulation object /tb_Rot_ROM/clk was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/reset was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_TF was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_TF was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Re_Re was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Im_Re was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Re_Im was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Im_Im was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Result[0] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Result[1] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/address was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_Data_out was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[0] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[1] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[2] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[3] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[4] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[5] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[6] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[7] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[8] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[9] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[10] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[11] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[12] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[13] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[14] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[15] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[16] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[17] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[18] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[19] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[20] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[21] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[22] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[23] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[24] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[25] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[26] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[27] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[28] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[29] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[30] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[31] was not found in the design.
open_wave_config C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v2/tb_SDF_Stage_behav.wcfg
WARNING: Simulation object /tb_SDF_Stage/clk was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/reset was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/data_counter was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/halfway was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/state was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/InDec_BU was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/FIFODec_BU was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_FIFOMux was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_ROT was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_ROT_ppF was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROT was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROM_inst/address was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/ROT_OutMux was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Im_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/SR_FIFO_inst/FIFO was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROM_inst/Twiddle_ROM was not found in the design.
open_wave_config C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_SDF_Top_behav.wcfg
WARNING: Simulation object /tb_SDF_Top/clk was not found in the design.
WARNING: Simulation object /tb_SDF_Top/reset was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/halfway was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/data_counter was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/SR_FIFO_inst/FIFO was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/SR_FIFO_inst/FIFO[0] was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/SR_FIFO_inst/FIFO[1] was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Im_Data_out was not found in the design.
open_wave_config C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_Axi_Stream_behav.wcfg
source tb_Axi_Stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Axi_Stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1617.758 ; gain = 0.000
run 10 us
run 10 us
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/synth_1/SDF_Stage.dcp with file C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\donat\Desktop\NL2_FFT\Git_FFFT\FFFT\SDF_proj_v2.xpr\SDF_proj_v2\SDF_proj_v2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Input_Interface_0 .
Exporting to file c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Dec 16 14:14:47 2022] Launched design_1_AXI_Input_Interface_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_AXI_Input_Interface_0_1_synth_1: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/design_1_AXI_Input_Interface_0_1_synth_1/runme.log
synth_1: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/synth_1/runme.log
[Fri Dec 16 14:14:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1617.758 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-21:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1617.758 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3661.523 ; gain = 2043.766
set_property PROGRAM.FILE {C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
run 10 us
run 10 us
run 10 us
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Axi_Stream'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Axi_Stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Axi_Stream_vlog.prj"
"xvhdl --incr --relax -prj tb_Axi_Stream_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_Output_Interface'
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 0 visible types match here [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd:105]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd:34]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_hw_manager
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Axi_Stream'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Axi_Stream_vlog.prj"
"xvhdl --incr --relax -prj tb_Axi_Stream_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_Output_Interface'
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 0 visible types match here [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd:105]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd:34]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Axi_Stream'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Axi_Stream_vlog.prj"
"xvhdl --incr --relax -prj tb_Axi_Stream_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_Output_Interface'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3723.262 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Axi_Stream'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
