Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 05 20:49:36 2019
| Host         : Ahrfry running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file example_control_sets_placed.rpt
| Design       : example
| Device       : xcku060
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    53 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |             404 |          179 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             290 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                                                  Enable Signal                                                                                 |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_1_V_last_V_merger_host_1_V_last_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_last_V_ram/shiftReg_ce            |                                                                                                                            |                1 |              1 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/shiftReg_ce_0                                                                         |                                                                                                                            |                1 |              1 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_last_V_merger_host_0_V_last_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_last_V_ram/shiftReg_ce            |                                                                                                                            |                1 |              1 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/shiftReg_ce                                                                       |                                                                                                                            |                1 |              1 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/DetectState0                                                                          | example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/SR[0]                             |                1 |              2 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/reply0                                                                            | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/SS[0]                         |                0 |              2 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/ap_sig_251                                                                        |                                                                                                                            |                1 |              2 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/DetectState_1_reg[0][0]                                                               |                                                                                                                            |                1 |              2 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_1_V_id_V_merger_host_1_V_id_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_id_V_ram/shiftReg_ce                  |                                                                                                                            |                1 |              3 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/E[0]                                                                                    | example_Block_codeRepl951_proc_U0/merger_network_0_V_keep_V_merger_network_0_V_keep_V_fifo_U/SR[0]                         |                1 |              3 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_id_V_merger_host_0_V_id_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_id_V_ram/shiftReg_ce                  |                                                                                                                            |                1 |              3 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_keep_V_merger_network_0_V_keep_V_fifo_U/E[0]                                                                              | example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/val_assign_reg_603_reg[0]_rep[0]  |                1 |              3 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_1_V_id_V_ram/shiftReg_ce_2       |                                                                                                                            |                1 |              3 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/sel                                                                               |                                                                                                                            |                1 |              3 |
|  ap_clk      |                                                                                                                                                                                | ap_rst_n                                                                                                                   |                4 |              4 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/mOutPtr[5]_i_1__8_n_2                                                                   | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_user_V_merger_host_0_V_user_V_fifo_U/mOutPtr[5]_i_1__12_n_2                                                                  | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_keep_V_merger_host_0_V_keep_V_fifo_U/mOutPtr[5]_i_1__9_n_2                                                                   | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_last_V_merger_host_0_V_last_V_fifo_U/mOutPtr[5]_i_1__10_n_2                                                                  | ap_rst_n                                                                                                                   |                1 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/mOutPtr[5]_i_2_n_2                                                                      | ap_rst_n                                                                                                                   |                1 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_1_V_id_V_merger_host_1_V_id_V_fifo_U/mOutPtr[5]_i_1__1_n_2                                                                       | ap_rst_n                                                                                                                   |                1 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_1_V_keep_V_merger_host_1_V_keep_V_fifo_U/mOutPtr[5]_i_1_n_2                                                                      | ap_rst_n                                                                                                                   |                1 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_1_V_last_V_merger_host_1_V_last_V_fifo_U/mOutPtr[5]_i_1__0_n_2                                                                   | ap_rst_n                                                                                                                   |                1 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_1_V_user_V_merger_host_1_V_user_V_fifo_U/mOutPtr[5]_i_1__2_n_2                                                                   | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U/mOutPtr[5]_i_1__3_n_2                                                             | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_id_V_merger_network_0_V_id_V_fifo_U/mOutPtr[5]_i_1__6_n_2                                                                 | ap_rst_n                                                                                                                   |                1 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_keep_V_merger_network_0_V_keep_V_fifo_U/mOutPtr[5]_i_1__4_n_2                                                             | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_last_V_merger_network_0_V_last_V_fifo_U/mOutPtr[5]_i_1__5_n_2                                                             | ap_rst_n                                                                                                                   |                1 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/mOutPtr[5]_i_1__7_n_2                                                             | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_user_V_merger_network_1_V_user_V_fifo_U/mOutPtr[5]_i_1__17_n_2                                                            | ap_rst_n                                                                                                                   |                0 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_data_V_merger_network_1_V_data_V_fifo_U/mOutPtr[5]_i_1__13_n_2                                                            | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/mOutPtr[5]_i_1__16_n_2                                                                | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_id_V_merger_host_0_V_id_V_fifo_U/mOutPtr[5]_i_1__11_n_2                                                                      | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_keep_V_merger_network_1_V_keep_V_fifo_U/mOutPtr[5]_i_1__14_n_2                                                            | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_last_V_merger_network_1_V_last_V_fifo_U/mOutPtr[5]_i_1__15_n_2                                                            | ap_rst_n                                                                                                                   |                2 |              6 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_user_V_ram/shiftReg_ce_1 |                                                                                                                            |                3 |             12 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_1_V_user_V_merger_host_1_V_user_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_user_V_ram/shiftReg_ce            |                                                                                                                            |                2 |             12 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_user_V_merger_host_0_V_user_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_user_V_ram/shiftReg_ce            |                                                                                                                            |                2 |             12 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/shiftReg_ce                                                                           |                                                                                                                            |                2 |             12 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/shiftReg_ce_0                                                                     |                                                                                                                            |                6 |             32 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_keep_V_merger_host_0_V_keep_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_keep_V_ram/shiftReg_ce            |                                                                                                                            |                6 |             32 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/shiftReg_ce_1                                                                         |                                                                                                                            |                4 |             32 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/buff_data_V_reg_16770                                                             | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/count_V_1                     |                4 |             32 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_1_V_keep_V_merger_host_1_V_keep_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_keep_V_ram/shiftReg_ce            |                                                                                                                            |                5 |             32 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/E[0]                                                                              |                                                                                                                            |               18 |             47 |
|  ap_clk      |                                                                                                                                                                                |                                                                                                                            |               28 |             61 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/reply2127_out                                                                     |                                                                                                                            |               23 |            128 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/reply2127_out                                                                     | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/tmp_data_V_3_reg_547_reg[253] |               34 |            128 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/buff_data_V_reg_16770                                                             |                                                                                                                            |              136 |            225 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_data_V_ram/shiftReg_ce            |                                                                                                                            |               56 |            256 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_1_V_data_V_merger_network_1_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_1_V_data_V_ram/shiftReg_ce   |                                                                                                                            |               55 |            256 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/shiftReg_ce            |                                                                                                                            |               53 |            256 |
|  ap_clk      | example_Block_codeRepl951_proc_U0/merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_data_V_ram/shiftReg_ce   |                                                                                                                            |               50 |            256 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


