// Seed: 604996181
module module_0 (
    output uwire id_0,
    output wor   id_1,
    output tri   id_2,
    input  wor   id_3,
    input  uwire id_4
);
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    output tri id_3,
    input wor id_4,
    output supply1 id_5,
    output wand id_6,
    output tri1 id_7,
    output wire id_8
);
  wire id_10;
  module_0(
      id_6, id_5, id_7, id_1, id_4
  );
  assign id_7 = 1'b0;
  assign id_6 = id_2;
  wire id_11, id_12;
  assign id_7 = 1'b0;
endmodule
