
sdram_elf:     file format elf32-littlearm

Disassembly of section .text:

30000000 <_start>:
30000000:	eb000005 	bl	3000001c <disable_watch_dog>
30000004:	eb000010 	bl	3000004c <memsetup>
30000008:	eb000007 	bl	3000002c <copy_steppingstone_to_sdram>
3000000c:	e59ff090 	ldr	pc, [pc, #144]	; 300000a4 <mem_cfg_val+0x34>

30000010 <on_sdram>:
30000010:	e3a0d30d 	mov	sp, #872415232	; 0x34000000
30000014:	eb000032 	bl	300000e4 <main>

30000018 <halt_loop>:
30000018:	eafffffe 	b	30000018 <halt_loop>

3000001c <disable_watch_dog>:
3000001c:	e3a01453 	mov	r1, #1392508928	; 0x53000000
30000020:	e3a02000 	mov	r2, #0	; 0x0
30000024:	e5812000 	str	r2, [r1]
30000028:	e1a0f00e 	mov	pc, lr

3000002c <copy_steppingstone_to_sdram>:
3000002c:	e3a01000 	mov	r1, #0	; 0x0
30000030:	e3a02203 	mov	r2, #805306368	; 0x30000000
30000034:	e3a03a01 	mov	r3, #4096	; 0x1000
30000038:	e4914004 	ldr	r4, [r1], #4
3000003c:	e4824004 	str	r4, [r2], #4
30000040:	e1510003 	cmp	r1, r3
30000044:	1afffffb 	bne	30000038 <copy_steppingstone_to_sdram+0xc>
30000048:	e1a0f00e 	mov	pc, lr

3000004c <memsetup>:
3000004c:	e3a01312 	mov	r1, #1207959552	; 0x48000000
30000050:	e28f2018 	add	r2, pc, #24	; 0x18
30000054:	e1a00000 	nop			(mov r0,r0)
30000058:	e2813034 	add	r3, r1, #52	; 0x34
3000005c:	e4924004 	ldr	r4, [r2], #4
30000060:	e4814004 	str	r4, [r1], #4
30000064:	e1510003 	cmp	r1, r3
30000068:	1afffffb 	bne	3000005c <memsetup+0x10>
3000006c:	e1a0f00e 	mov	pc, lr

30000070 <mem_cfg_val>:
30000070:	22011110 	andcs	r1, r1, #4	; 0x4
30000074:	00000700 	andeq	r0, r0, r0, lsl #14
30000078:	00000700 	andeq	r0, r0, r0, lsl #14
3000007c:	00000700 	andeq	r0, r0, r0, lsl #14
30000080:	00000700 	andeq	r0, r0, r0, lsl #14
30000084:	00000700 	andeq	r0, r0, r0, lsl #14
30000088:	00000700 	andeq	r0, r0, r0, lsl #14
3000008c:	00018005 	andeq	r8, r1, r5
30000090:	00018005 	andeq	r8, r1, r5
30000094:	008c07a3 	addeq	r0, ip, r3, lsr #15
30000098:	000000b1 	streqh	r0, [r0], -r1
3000009c:	00000030 	andeq	r0, r0, r0, lsr r0
300000a0:	00000030 	andeq	r0, r0, r0, lsr r0
300000a4:	30000010 	andcc	r0, r0, r0, lsl r0
300000a8:	e1a00000 	nop			(mov r0,r0)
300000ac:	e1a00000 	nop			(mov r0,r0)

300000b0 <wait>:
300000b0:	e1a0c00d 	mov	ip, sp
300000b4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
300000b8:	e24cb004 	sub	fp, ip, #4	; 0x4
300000bc:	e24dd004 	sub	sp, sp, #4	; 0x4
300000c0:	e50b0010 	str	r0, [fp, #-16]
300000c4:	e51b3010 	ldr	r3, [fp, #-16]
300000c8:	e3530000 	cmp	r3, #0	; 0x0
300000cc:	0a000003 	beq	300000e0 <wait+0x30>
300000d0:	e51b3010 	ldr	r3, [fp, #-16]
300000d4:	e2433001 	sub	r3, r3, #1	; 0x1
300000d8:	e50b3010 	str	r3, [fp, #-16]
300000dc:	eafffff8 	b	300000c4 <wait+0x14>
300000e0:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

300000e4 <main>:
300000e4:	e1a0c00d 	mov	ip, sp
300000e8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
300000ec:	e24cb004 	sub	fp, ip, #4	; 0x4
300000f0:	e24dd004 	sub	sp, sp, #4	; 0x4
300000f4:	e3a03456 	mov	r3, #1442840576	; 0x56000000
300000f8:	e2833050 	add	r3, r3, #80	; 0x50
300000fc:	e3a02c15 	mov	r2, #5376	; 0x1500
30000100:	e5832000 	str	r2, [r3]
30000104:	e3a03000 	mov	r3, #0	; 0x0
30000108:	e50b3010 	str	r3, [fp, #-16]
3000010c:	e3a00c75 	mov	r0, #29952	; 0x7500
30000110:	e2800030 	add	r0, r0, #48	; 0x30
30000114:	ebffffe5 	bl	300000b0 <wait>
30000118:	e3a02456 	mov	r2, #1442840576	; 0x56000000
3000011c:	e2822054 	add	r2, r2, #84	; 0x54
30000120:	e51b3010 	ldr	r3, [fp, #-16]
30000124:	e1a03203 	mov	r3, r3, lsl #4
30000128:	e1e03003 	mvn	r3, r3
3000012c:	e5823000 	str	r3, [r2]
30000130:	e51b3010 	ldr	r3, [fp, #-16]
30000134:	e2833001 	add	r3, r3, #1	; 0x1
30000138:	e50b3010 	str	r3, [fp, #-16]
3000013c:	e3530008 	cmp	r3, #8	; 0x8
30000140:	1afffff1 	bne	3000010c <main+0x28>
30000144:	e3a03000 	mov	r3, #0	; 0x0
30000148:	e50b3010 	str	r3, [fp, #-16]
3000014c:	eaffffee 	b	3000010c <main+0x28>
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0	; 0x0
   4:	4728203a 	undefined
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e342e33 	mrccs	14, 1, r2, cr4, cr3, {1}
  10:	Address 0x10 is out of bounds.

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	30000000 	andcc	r0, r0, r0
  14:	000000a8 	andeq	r0, r0, r8, lsr #1
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00520002 	subeqs	r0, r2, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	300000b0 	strcch	r0, [r0], -r0
  34:	000000a0 	andeq	r0, r0, r0, lsr #1
	...
Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
   0:	00000020 	andeq	r0, r0, r0, lsr #32
   4:	00520002 	subeqs	r0, r2, r2
   8:	00c40000 	sbceq	r0, r4, r0
   c:	00520000 	subeqs	r0, r2, r0
  10:	61770000 	cmnvs	r7, r0
  14:	93007469 	tstls	r0, #1761607680	; 0x69000000
  18:	6d000000 	stcvs	0, cr0, [r0]
  1c:	006e6961 	rsbeq	r6, lr, r1, ror #18
  20:	00000000 	andeq	r0, r0, r0
Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000004e 	andeq	r0, r0, lr, asr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	tsteq	r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	30000000 	andcc	r0, r0, r0
  14:	300000a8 	andcc	r0, r0, r8, lsr #1
  18:	64616568 	strvsbt	r6, [r1], #-1384
  1c:	2f00532e 	swics	0x0000532e
  20:	656d6f68 	strvsb	r6, [sp, #-3944]!
  24:	7973782f 	ldmvcdb	r3!, {r0, r1, r2, r3, r5, fp, ip, sp, lr}^
  28:	652f6e69 	strvs	r6, [pc, #-3689]!	; fffff1c7 <MEM_CTL_BASE+0xb7fff1c7>
  2c:	6465626d 	strvsbt	r6, [r5], #-621
  30:	2f646564 	swics	0x00646564
  34:	6b726f77 	blvs	1c9be18 <SDRAM_BASE-0x2e3641e8>
  38:	63617073 	cmnvs	r1, #115	; 0x73
  3c:	64732f65 	ldrvsbt	r2, [r3], #-3941
  40:	006d6172 	rsbeq	r6, sp, r2, ror r1
  44:	20554e47 	subcss	r4, r5, r7, asr #28
  48:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
  4c:	0035312e 	eoreqs	r3, r5, lr, lsr #2
  50:	00c08001 	sbceq	r8, r0, r1
  54:	00020000 	andeq	r0, r2, r0
  58:	00000014 	andeq	r0, r0, r4, lsl r0
  5c:	004d0104 	subeq	r0, sp, r4, lsl #2
  60:	01500000 	cmpeq	r0, r0
  64:	00b03000 	adceqs	r3, r0, r0
  68:	4e473000 	cdpmi	0, 4, cr3, cr7, cr0, {0}
  6c:	20432055 	subcs	r2, r3, r5, asr r0
  70:	2e342e33 	mrccs	14, 1, r2, cr4, cr3, {1}
  74:	6c010035 	stcvs	0, cr0, [r1], {53}
  78:	635f6465 	cmpvs	pc, #1694498816	; 0x65000000
  7c:	2f00632e 	swics	0x0000632e
  80:	656d6f68 	strvsb	r6, [sp, #-3944]!
  84:	7973782f 	ldmvcdb	r3!, {r0, r1, r2, r3, r5, fp, ip, sp, lr}^
  88:	652f6e69 	strvs	r6, [pc, #-3689]!	; fffff227 <MEM_CTL_BASE+0xb7fff227>
  8c:	6465626d 	strvsbt	r6, [r5], #-621
  90:	2f646564 	swics	0x00646564
  94:	6b726f77 	blvs	1c9be78 <SDRAM_BASE-0x2e364188>
  98:	63617073 	cmnvs	r1, #115	; 0x73
  9c:	64732f65 	ldrvsbt	r2, [r3], #-3941
  a0:	006d6172 	rsbeq	r6, sp, r2, ror r1
  a4:	00007902 	andeq	r7, r0, r2, lsl #18
  a8:	61770100 	cmnvs	r7, r0, lsl #2
  ac:	01007469 	tsteq	r0, r9, ror #8
  b0:	00b00109 	adceqs	r0, r0, r9, lsl #2
  b4:	00e43000 	rsceq	r3, r4, r0
  b8:	5b013000 	blpl	4c0c0 <SDRAM_BASE-0x2ffb3f40>
  bc:	796c6403 	stmvcdb	ip!, {r0, r1, sl, sp, lr}^
  c0:	79080100 	stmvcdb	r8, {r8}
  c4:	02000000 	andeq	r0, r0, #0	; 0x0
  c8:	04007091 	streq	r7, [r0], #-145
  cc:	0000007e 	andeq	r0, r0, lr, ror r0
  d0:	6e6f6c05 	cdpvs	12, 6, cr6, cr15, cr5, {0}
  d4:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  d8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  dc:	69206465 	stmvsdb	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e0:	0400746e 	streq	r7, [r0], #-1134
  e4:	00bc0607 	adceqs	r0, ip, r7, lsl #12
  e8:	6d010000 	stcvs	0, cr0, [r1]
  ec:	006e6961 	rsbeq	r6, lr, r1, ror #18
  f0:	bc010e01 	stclt	14, cr0, [r1], {1}
  f4:	e4000000 	str	r0, [r0]
  f8:	50300000 	eorpls	r0, r0, r0
  fc:	01300001 	teqeq	r0, r1
 100:	0069075b 	rsbeq	r0, r9, fp, asr r7
 104:	007e1001 	rsbeqs	r1, lr, r1
 108:	91020000 	tstls	r2, r0
 10c:	69050070 	stmvsdb	r5, {r4, r5, r6}
 110:	0400746e 	streq	r7, [r0], #-1134
 114:	Address 0x114 is out of bounds.

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <SDRAM_BASE-0x2fdff3ec>
   c:	13082508 	tstne	r8, #33554432	; 0x2000000
  10:	00000005 	andeq	r0, r0, r5
  14:	10011101 	andne	r1, r1, r1, lsl #2
  18:	11011206 	tstne	r1, r6, lsl #4
  1c:	13082501 	tstne	r8, #4194304	; 0x400000
  20:	1b08030b 	blne	200c54 <SDRAM_BASE-0x2fdff3ac>
  24:	02000008 	andeq	r0, r0, #8	; 0x8
  28:	1301012e 	tstne	r1, #-2147483637	; 0x8000000b
  2c:	08030c3f 	stmeqda	r3, {r0, r1, r2, r3, r4, r5, sl, fp}
  30:	0b3b0b3a 	bleq	ec2d20 <SDRAM_BASE-0x2f13d2e0>
  34:	01110c27 	tsteq	r1, r7, lsr #24
  38:	0a400112 	beq	1000488 <SDRAM_BASE-0x2efffb78>
  3c:	05030000 	streq	r0, [r3]
  40:	3a080300 	bcc	200c48 <SDRAM_BASE-0x2fdff3b8>
  44:	490b3b0b 	stmmidb	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  48:	000a0213 	andeq	r0, sl, r3, lsl r2
  4c:	00350400 	eoreqs	r0, r5, r0, lsl #8
  50:	00001349 	andeq	r1, r0, r9, asr #6
  54:	03002405 	tsteq	r0, #83886080	; 0x5000000
  58:	3e0b0b08 	fmacdcc	d0, d11, d8
  5c:	0600000b 	streq	r0, [r0], -fp
  60:	1301012e 	tstne	r1, #-2147483637	; 0x8000000b
  64:	08030c3f 	stmeqda	r3, {r0, r1, r2, r3, r4, r5, sl, fp}
  68:	0b3b0b3a 	bleq	ec2d58 <SDRAM_BASE-0x2f13d2a8>
  6c:	13490c27 	cmpne	r9, #9984	; 0x2700
  70:	01120111 	tsteq	r2, r1, lsl r1
  74:	00000a40 	andeq	r0, r0, r0, asr #20
  78:	03003407 	tsteq	r0, #117440512	; 0x7000000
  7c:	3b0b3a08 	blcc	2ce8a4 <SDRAM_BASE-0x2fd3175c>
  80:	0213490b 	andeqs	r4, r3, #180224	; 0x2c000
  84:	0000000a 	andeq	r0, r0, sl
Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000049 	andeq	r0, r0, r9, asr #32
   4:	001a0002 	andeqs	r0, sl, r2
   8:	01020000 	tsteq	r2, r0
   c:	000a0efb 	streqd	r0, [sl], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	tsteq	r0, r0
  18:	61656800 	cmnvs	r5, r0, lsl #16
  1c:	00532e64 	subeqs	r2, r3, r4, ror #28
  20:	00000000 	andeq	r0, r0, r0
  24:	00020500 	andeq	r0, r2, r0, lsl #10
  28:	03300000 	teqeq	r0, #0	; 0x0
  2c:	2c2c010b 	stfcss	f0, [ip], #-44
  30:	2d2c2d2c 	stccs	13, cr2, [ip, #-176]!
  34:	2c2c2c2e 	stccs	12, cr2, [ip], #-184
  38:	2d2c2c2e 	stccs	12, cr2, [ip, #-184]!
  3c:	2c2c2c2c 	stccs	12, cr2, [ip], #-176
  40:	2d482c2e 	stccsl	12, cr2, [r8, #-184]
  44:	2c2c2c2c 	stccs	12, cr2, [ip], #-176
  48:	01001e02 	tsteq	r0, r2, lsl #28
  4c:	00003701 	andeq	r3, r0, r1, lsl #14
  50:	1b000200 	blne	858 <SDRAM_BASE-0x2ffff7a8>
  54:	02000000 	andeq	r0, r0, #0	; 0x0
  58:	0a0efb01 	beq	3bec64 <SDRAM_BASE-0x2fc4139c>
  5c:	01010100 	tsteq	r1, r0, lsl #2
  60:	00000001 	andeq	r0, r0, r1
  64:	656c0001 	strvsb	r0, [ip, #-1]!
  68:	2e635f64 	cdpcs	15, 6, cr5, cr3, cr4, {3}
  6c:	00000063 	andeq	r0, r0, r3, rrx
  70:	05000000 	streq	r0, [r0]
  74:	0000b002 	andeq	fp, r0, r2
  78:	d49c1730 	ldrle	r1, [ip], #1840
  7c:	4a80802e 	bmi	fe02013c <MEM_CTL_BASE+0xb602013c>
  80:	029cb864 	addeqs	fp, ip, #6553600	; 0x640000
  84:	01010006 	tsteq	r1, r6
Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 	swinv	0x00ffffff
   8:	7c010001 	stcvc	0, cr0, [r1], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	300000b0 	strcch	r0, [r0], -r0
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	440c0d44 	strmi	r0, [ip], #-3396
  24:	038d028e 	orreq	r0, sp, #-536870904	; 0xe0000008
  28:	0c44048b 	cfstrdeq	mvd0, [r4], {139}
  2c:	0000040b 	andeq	r0, r0, fp, lsl #8
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	300000e4 	andcc	r0, r0, r4, ror #1
  3c:	0000006c 	andeq	r0, r0, ip, rrx
  40:	440c0d44 	strmi	r0, [ip], #-3396
  44:	038d028e 	orreq	r0, sp, #-536870904	; 0xe0000008
  48:	0c44048b 	cfstrdeq	mvd0, [r4], {139}
  4c:	0000040b 	andeq	r0, r0, fp, lsl #8
