Running: /opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/l3/sha/Bureau/TP2/calc_isim_beh.exe -prj /home/l3/sha/Bureau/TP2/calc_beh.prj work.calc 
ISim M.81d (signature 0x9ca8bed6)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/l3/sha/Bureau/TP2/x7seg.vhd" into library work
Parsing VHDL file "/home/l3/sha/Bureau/TP2/parite.vhd" into library work
Parsing VHDL file "/home/l3/sha/Bureau/TP2/count1.vhd" into library work
Parsing VHDL file "/home/l3/sha/Bureau/TP2/compa.vhd" into library work
Parsing VHDL file "/home/l3/sha/Bureau/TP2/add4.vhd" into library work
Parsing VHDL file "/home/l3/sha/Bureau/TP2/calc.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 73284 KB
Fuse CPU Usage: 110 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling architecture behavioral of entity add4 [add4_default]
Compiling architecture behavioral of entity x7seg [x7seg_default]
Compiling architecture behavioral of entity comp [comp_default]
Compiling architecture behavioral of entity parity [parity_default]
Compiling architecture behavioral of entity count1 [count1_default]
Compiling architecture behavioral of entity calc
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable /home/l3/sha/Bureau/TP2/calc_isim_beh.exe
Fuse Memory Usage: 634452 KB
Fuse CPU Usage: 130 ms
GCC CPU Usage: 460 ms
