<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1505</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1505-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1505.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-225</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:512px;left:69px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1505.html">Table&#160;35-33&#160;lists&#160;</a>MSRs that&#160;are specific to&#160;Intel Core&#160;M processors and&#160;5th Generation&#160;Intel Core Processors.</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:189px;left:451px;white-space:nowrap" class="ft02">Reserved,&#160;writes ignored.</p>
<p style="position:absolute;top:213px;left:186px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:213px;left:451px;white-space:nowrap" class="ft02">ContexEn,&#160;writes&#160;ignored.</p>
<p style="position:absolute;top:236px;left:186px;white-space:nowrap" class="ft02">2</p>
<p style="position:absolute;top:236px;left:451px;white-space:nowrap" class="ft02">TriggerEn,&#160;writes&#160;ignored.</p>
<p style="position:absolute;top:261px;left:186px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:261px;left:451px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:285px;left:186px;white-space:nowrap" class="ft02">4</p>
<p style="position:absolute;top:285px;left:451px;white-space:nowrap" class="ft02">Error (R/W)</p>
<p style="position:absolute;top:308px;left:186px;white-space:nowrap" class="ft02">5</p>
<p style="position:absolute;top:308px;left:451px;white-space:nowrap" class="ft02">Stopped</p>
<p style="position:absolute;top:333px;left:186px;white-space:nowrap" class="ft02">63:6</p>
<p style="position:absolute;top:333px;left:451px;white-space:nowrap" class="ft02">Reserved, MBZ.</p>
<p style="position:absolute;top:357px;left:75px;white-space:nowrap" class="ft02">572H</p>
<p style="position:absolute;top:357px;left:131px;white-space:nowrap" class="ft02">1394</p>
<p style="position:absolute;top:357px;left:186px;white-space:nowrap" class="ft02">IA32_RTIT_CR3_MATCH</p>
<p style="position:absolute;top:357px;left:359px;white-space:nowrap" class="ft02">THREAD</p>
<p style="position:absolute;top:357px;left:451px;white-space:nowrap" class="ft02">Trace Filter CR3&#160;Match Register (R/W)</p>
<p style="position:absolute;top:381px;left:186px;white-space:nowrap" class="ft02">4:0</p>
<p style="position:absolute;top:381px;left:451px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:404px;left:186px;white-space:nowrap" class="ft02">63:5</p>
<p style="position:absolute;top:404px;left:451px;white-space:nowrap" class="ft02">CR3[63:5] value&#160;to&#160;match</p>
<p style="position:absolute;top:431px;left:70px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:455px;left:69px;white-space:nowrap" class="ft02">1. MAXPHYADDR is&#160;reported by&#160;CPUID.80000008H:EAX[7:0].</p>
<p style="position:absolute;top:553px;left:72px;white-space:nowrap" class="ft03">Table&#160;35-33.&#160;&#160;Additional&#160;MSRs&#160;Supported&#160;by&#160;Intel®&#160;Core™&#160;M&#160;Processors&#160;and&#160;5th&#160;Generation&#160;Intel®&#160;Core™&#160;Processors</p>
<p style="position:absolute;top:578px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:594px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:594px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:578px;left:381px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:594px;left:597px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:618px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:618px;left:141px;white-space:nowrap" class="ft02">Dec</p>
<p style="position:absolute;top:642px;left:85px;white-space:nowrap" class="ft02">E2H</p>
<p style="position:absolute;top:642px;left:141px;white-space:nowrap" class="ft02">226</p>
<p style="position:absolute;top:642px;left:187px;white-space:nowrap" class="ft04">MSR_PKG_CST_CONFIG_<br/>CONTROL</p>
<p style="position:absolute;top:642px;left:359px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:642px;left:451px;white-space:nowrap" class="ft04">C-State Configuration Control (R/W)<br/>Note: C-state values are processor specific&#160;C-state&#160;code&#160;names,&#160;</p>
<p style="position:absolute;top:680px;left:451px;white-space:nowrap" class="ft04">unrelated&#160;to&#160;MWAIT&#160;extension&#160;C-state parameters&#160;or&#160;ACPI&#160;C-states.<br/><a href="http://biosbits.org">See http://biosbits.org.</a></p>
<p style="position:absolute;top:725px;left:186px;white-space:nowrap" class="ft02">3:0</p>
<p style="position:absolute;top:725px;left:451px;white-space:nowrap" class="ft04">Package&#160;C-State&#160;Limit&#160;(R/W)<br/>Specifies the&#160;lowest&#160;processor-specific C-state&#160;code&#160;name&#160;</p>
<p style="position:absolute;top:762px;left:451px;white-space:nowrap" class="ft02">(consuming the least power) for the package.&#160;The default&#160;is set as&#160;</p>
<p style="position:absolute;top:779px;left:451px;white-space:nowrap" class="ft04">factory-configured package C-state limit.<br/>The following&#160;C-state code&#160;name&#160;encodings are supported:<br/>0000b: C0/C1 (no&#160;package&#160;C-state support)<br/>0001b: C2<br/>0010b: C3<br/>0011b: C6<br/>0100b: C7<br/>0101b: C7s<br/>0110b: C8<br/>0111b: C9<br/>1000b: C10</p>
<p style="position:absolute;top:1013px;left:186px;white-space:nowrap" class="ft02">9:4</p>
<p style="position:absolute;top:1013px;left:451px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:1037px;left:186px;white-space:nowrap" class="ft02">10</p>
<p style="position:absolute;top:1037px;left:451px;white-space:nowrap" class="ft02">I/O&#160;MWAIT Redirection Enable&#160;(R/W)</p>
<p style="position:absolute;top:100px;left:138px;white-space:nowrap" class="ft03">Table 35-32.&#160;&#160;Additional MSRs&#160;Common&#160;to&#160;Processors&#160;Based the Broadwell Microarchitectures</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:141px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:124px;left:381px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:141px;left:597px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
