
STM32_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097f4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  080099f8  080099f8  000199f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e5c  08009e5c  0002022c  2**0
                  CONTENTS
  4 .ARM          00000008  08009e5c  08009e5c  00019e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e64  08009e64  0002022c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e64  08009e64  00019e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e68  08009e68  00019e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000022c  20000000  08009e6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000061c  2000022c  0800a098  0002022c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000848  0800a098  00020848  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bab9  00000000  00000000  0002025a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003377  00000000  00000000  0003bd13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  0003f090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001368  00000000  00000000  00040540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a982  00000000  00000000  000418a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000186a8  00000000  00000000  0006c22a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010523d  00000000  00000000  000848d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00189b0f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006720  00000000  00000000  00189b64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000022c 	.word	0x2000022c
 800021c:	00000000 	.word	0x00000000
 8000220:	080099dc 	.word	0x080099dc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000230 	.word	0x20000230
 800023c:	080099dc 	.word	0x080099dc

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <delay>:
#define timer htim3


extern TIM_HandleTypeDef timer;
void delay (uint16_t us)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 80005f2:	4b09      	ldr	r3, [pc, #36]	; (8000618 <delay+0x30>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2200      	movs	r2, #0
 80005f8:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us);
 80005fa:	bf00      	nop
 80005fc:	4b06      	ldr	r3, [pc, #24]	; (8000618 <delay+0x30>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000602:	88fb      	ldrh	r3, [r7, #6]
 8000604:	429a      	cmp	r2, r3
 8000606:	d3f9      	bcc.n	80005fc <delay+0x14>
}
 8000608:	bf00      	nop
 800060a:	bf00      	nop
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	20000734 	.word	0x20000734

0800061c <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd (char data, int rs)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	6039      	str	r1, [r7, #0]
 8000626:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	b2db      	uxtb	r3, r3
 800062c:	461a      	mov	r2, r3
 800062e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000632:	4820      	ldr	r0, [pc, #128]	; (80006b4 <send_to_lcd+0x98>)
 8000634:	f002 fb1e 	bl	8002c74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 8000638:	2201      	movs	r2, #1
 800063a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800063e:	481e      	ldr	r0, [pc, #120]	; (80006b8 <send_to_lcd+0x9c>)
 8000640:	f002 fb18 	bl	8002c74 <HAL_GPIO_WritePin>
//	delay (0.05);
	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	08db      	lsrs	r3, r3, #3
 8000648:	b2db      	uxtb	r3, r3
 800064a:	f003 0301 	and.w	r3, r3, #1
 800064e:	b2db      	uxtb	r3, r3
 8000650:	461a      	mov	r2, r3
 8000652:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000656:	4819      	ldr	r0, [pc, #100]	; (80006bc <send_to_lcd+0xa0>)
 8000658:	f002 fb0c 	bl	8002c74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	089b      	lsrs	r3, r3, #2
 8000660:	b2db      	uxtb	r3, r3
 8000662:	f003 0301 	and.w	r3, r3, #1
 8000666:	b2db      	uxtb	r3, r3
 8000668:	461a      	mov	r2, r3
 800066a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800066e:	4812      	ldr	r0, [pc, #72]	; (80006b8 <send_to_lcd+0x9c>)
 8000670:	f002 fb00 	bl	8002c74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	085b      	lsrs	r3, r3, #1
 8000678:	b2db      	uxtb	r3, r3
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	b2db      	uxtb	r3, r3
 8000680:	461a      	mov	r2, r3
 8000682:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000686:	480c      	ldr	r0, [pc, #48]	; (80006b8 <send_to_lcd+0x9c>)
 8000688:	f002 faf4 	bl	8002c74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	b2db      	uxtb	r3, r3
 8000694:	461a      	mov	r2, r3
 8000696:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800069a:	4808      	ldr	r0, [pc, #32]	; (80006bc <send_to_lcd+0xa0>)
 800069c:	f002 faea 	bl	8002c74 <HAL_GPIO_WritePin>
	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */

	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 80006a0:	2200      	movs	r2, #0
 80006a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006a6:	4804      	ldr	r0, [pc, #16]	; (80006b8 <send_to_lcd+0x9c>)
 80006a8:	f002 fae4 	bl	8002c74 <HAL_GPIO_WritePin>
//	delay (200);
}
 80006ac:	bf00      	nop
 80006ae:	3708      	adds	r7, #8
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	40021800 	.word	0x40021800
 80006b8:	40021000 	.word	0x40021000
 80006bc:	40021400 	.word	0x40021400

080006c0 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	4603      	mov	r3, r0
 80006c8:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    /* send upper nibble first */
    datatosend = ((cmd>>4)&0x0f);
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	091b      	lsrs	r3, r3, #4
 80006ce:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend,0);  // RS must be 0 while sending command
 80006d0:	7bfb      	ldrb	r3, [r7, #15]
 80006d2:	2100      	movs	r1, #0
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ffa1 	bl	800061c <send_to_lcd>

    /* send Lower Nibble */
    datatosend = ((cmd)&0x0f);
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	f003 030f 	and.w	r3, r3, #15
 80006e0:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);
 80006e2:	7bfb      	ldrb	r3, [r7, #15]
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ff98 	bl	800061c <send_to_lcd>
}
 80006ec:	bf00      	nop
 80006ee:	3710      	adds	r7, #16
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <lcd_send_data>:

void lcd_send_data (char data)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data>>4)&0x0f);
 80006fe:	79fb      	ldrb	r3, [r7, #7]
 8000700:	091b      	lsrs	r3, r3, #4
 8000702:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 8000704:	7bfb      	ldrb	r3, [r7, #15]
 8000706:	2101      	movs	r1, #1
 8000708:	4618      	mov	r0, r3
 800070a:	f7ff ff87 	bl	800061c <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data)&0x0f);
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	f003 030f 	and.w	r3, r3, #15
 8000714:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);
 8000716:	7bfb      	ldrb	r3, [r7, #15]
 8000718:	2101      	movs	r1, #1
 800071a:	4618      	mov	r0, r3
 800071c:	f7ff ff7e 	bl	800061c <send_to_lcd>
}
 8000720:	bf00      	nop
 8000722:	3710      	adds	r7, #16
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}

08000728 <Lcd_clear>:

void Lcd_clear (void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 800072c:	2001      	movs	r0, #1
 800072e:	f7ff ffc7 	bl	80006c0 <lcd_send_cmd>
	HAL_Delay(2);
 8000732:	2002      	movs	r0, #2
 8000734:	f001 ffe8 	bl	8002708 <HAL_Delay>
}
 8000738:	bf00      	nop
 800073a:	bd80      	pop	{r7, pc}

0800073c <Lcd_put_cur>:

void Lcd_put_cur(int row, int col)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
	switch(row)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d003      	beq.n	8000754 <Lcd_put_cur+0x18>
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b01      	cmp	r3, #1
 8000750:	d005      	beq.n	800075e <Lcd_put_cur+0x22>
 8000752:	e009      	b.n	8000768 <Lcd_put_cur+0x2c>
	{
	case 0:
		col |=0x80;
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800075a:	603b      	str	r3, [r7, #0]
		break;
 800075c:	e004      	b.n	8000768 <Lcd_put_cur+0x2c>
	case 1:
		col |= 0xC0;
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000764:	603b      	str	r3, [r7, #0]
		break;
 8000766:	bf00      	nop
	}
    lcd_send_cmd (col);
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	b2db      	uxtb	r3, r3
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff ffa7 	bl	80006c0 <lcd_send_cmd>
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <Lcd_init>:


void Lcd_init (void)
{
 800077a:	b580      	push	{r7, lr}
 800077c:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800077e:	2032      	movs	r0, #50	; 0x32
 8000780:	f001 ffc2 	bl	8002708 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000784:	2030      	movs	r0, #48	; 0x30
 8000786:	f7ff ff9b 	bl	80006c0 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800078a:	2005      	movs	r0, #5
 800078c:	f001 ffbc 	bl	8002708 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000790:	2030      	movs	r0, #48	; 0x30
 8000792:	f7ff ff95 	bl	80006c0 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000796:	2001      	movs	r0, #1
 8000798:	f001 ffb6 	bl	8002708 <HAL_Delay>
	lcd_send_cmd (0x30);
 800079c:	2030      	movs	r0, #48	; 0x30
 800079e:	f7ff ff8f 	bl	80006c0 <lcd_send_cmd>
	HAL_Delay(10);
 80007a2:	200a      	movs	r0, #10
 80007a4:	f001 ffb0 	bl	8002708 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80007a8:	2020      	movs	r0, #32
 80007aa:	f7ff ff89 	bl	80006c0 <lcd_send_cmd>
	HAL_Delay(10);
 80007ae:	200a      	movs	r0, #10
 80007b0:	f001 ffaa 	bl	8002708 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80007b4:	2028      	movs	r0, #40	; 0x28
 80007b6:	f7ff ff83 	bl	80006c0 <lcd_send_cmd>
	HAL_Delay(1);
 80007ba:	2001      	movs	r0, #1
 80007bc:	f001 ffa4 	bl	8002708 <HAL_Delay>

	lcd_send_cmd (0x08);  // clear display
 80007c0:	2008      	movs	r0, #8
 80007c2:	f7ff ff7d 	bl	80006c0 <lcd_send_cmd>
	HAL_Delay(1);
 80007c6:	2001      	movs	r0, #1
 80007c8:	f001 ff9e 	bl	8002708 <HAL_Delay>
	HAL_Delay(1);
 80007cc:	2001      	movs	r0, #1
 80007ce:	f001 ff9b 	bl	8002708 <HAL_Delay>
	lcd_send_cmd (0x01); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80007d2:	2001      	movs	r0, #1
 80007d4:	f7ff ff74 	bl	80006c0 <lcd_send_cmd>
	HAL_Delay(1);
 80007d8:	2001      	movs	r0, #1
 80007da:	f001 ff95 	bl	8002708 <HAL_Delay>
	lcd_send_cmd (0x0C); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80007de:	200c      	movs	r0, #12
 80007e0:	f7ff ff6e 	bl	80006c0 <lcd_send_cmd>



	HAL_Delay(1);
 80007e4:	2001      	movs	r0, #1
 80007e6:	f001 ff8f 	bl	8002708 <HAL_Delay>
	HAL_Delay(1);
 80007ea:	2001      	movs	r0, #1
 80007ec:	f001 ff8c 	bl	8002708 <HAL_Delay>
}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <Lcd_send_string>:

void Lcd_send_string (char *str)
{
 80007f4:	b590      	push	{r4, r7, lr}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < strlen(str); i++){
 80007fc:	2300      	movs	r3, #0
 80007fe:	73fb      	strb	r3, [r7, #15]
 8000800:	e00c      	b.n	800081c <Lcd_send_string+0x28>
		lcd_send_data( str[i]);
 8000802:	7bfb      	ldrb	r3, [r7, #15]
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	4413      	add	r3, r2
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	4618      	mov	r0, r3
 800080c:	f7ff ff72 	bl	80006f4 <lcd_send_data>
		delay(100);
 8000810:	2064      	movs	r0, #100	; 0x64
 8000812:	f7ff fee9 	bl	80005e8 <delay>
	for(uint8_t i = 0; i < strlen(str); i++){
 8000816:	7bfb      	ldrb	r3, [r7, #15]
 8000818:	3301      	adds	r3, #1
 800081a:	73fb      	strb	r3, [r7, #15]
 800081c:	7bfc      	ldrb	r4, [r7, #15]
 800081e:	6878      	ldr	r0, [r7, #4]
 8000820:	f7ff fd0e 	bl	8000240 <strlen>
 8000824:	4603      	mov	r3, r0
 8000826:	429c      	cmp	r4, r3
 8000828:	d3eb      	bcc.n	8000802 <Lcd_send_string+0xe>
	}

}
 800082a:	bf00      	nop
 800082c:	bf00      	nop
 800082e:	3714      	adds	r7, #20
 8000830:	46bd      	mov	sp, r7
 8000832:	bd90      	pop	{r4, r7, pc}

08000834 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800083c:	6878      	ldr	r0, [r7, #4]
 800083e:	f000 fa4b 	bl	8000cd8 <null_ptr_check>
 8000842:	4603      	mov	r3, r0
 8000844:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8000846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d117      	bne.n	800087e <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 800084e:	6879      	ldr	r1, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2201      	movs	r2, #1
 8000854:	20d0      	movs	r0, #208	; 0xd0
 8000856:	f000 f818 	bl	800088a <bmp2_get_regs>
 800085a:	4603      	mov	r3, r0
 800085c:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 800085e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d10b      	bne.n	800087e <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2b58      	cmp	r3, #88	; 0x58
 800086c:	d105      	bne.n	800087a <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 800086e:	6878      	ldr	r0, [r7, #4]
 8000870:	f000 fa7d 	bl	8000d6e <get_calib_param>
 8000874:	4603      	mov	r3, r0
 8000876:	73fb      	strb	r3, [r7, #15]
 8000878:	e001      	b.n	800087e <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 800087a:	23fc      	movs	r3, #252	; 0xfc
 800087c:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800087e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000882:	4618      	mov	r0, r3
 8000884:	3710      	adds	r7, #16
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}

0800088a <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800088a:	b590      	push	{r4, r7, lr}
 800088c:	b087      	sub	sp, #28
 800088e:	af00      	add	r7, sp, #0
 8000890:	60b9      	str	r1, [r7, #8]
 8000892:	607a      	str	r2, [r7, #4]
 8000894:	603b      	str	r3, [r7, #0]
 8000896:	4603      	mov	r3, r0
 8000898:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800089a:	6838      	ldr	r0, [r7, #0]
 800089c:	f000 fa1c 	bl	8000cd8 <null_ptr_check>
 80008a0:	4603      	mov	r3, r0
 80008a2:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 80008a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d11e      	bne.n	80008ea <bmp2_get_regs+0x60>
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d01b      	beq.n	80008ea <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	785b      	ldrb	r3, [r3, #1]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d103      	bne.n	80008c2 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 80008ba:	7bfb      	ldrb	r3, [r7, #15]
 80008bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008c0:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	68dc      	ldr	r4, [r3, #12]
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	685b      	ldr	r3, [r3, #4]
 80008ca:	7bf8      	ldrb	r0, [r7, #15]
 80008cc:	687a      	ldr	r2, [r7, #4]
 80008ce:	68b9      	ldr	r1, [r7, #8]
 80008d0:	47a0      	blx	r4
 80008d2:	4603      	mov	r3, r0
 80008d4:	461a      	mov	r2, r3
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d004      	beq.n	80008ee <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 80008e4:	23fe      	movs	r3, #254	; 0xfe
 80008e6:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80008e8:	e001      	b.n	80008ee <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80008ea:	23ff      	movs	r3, #255	; 0xff
 80008ec:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80008ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	371c      	adds	r7, #28
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd90      	pop	{r4, r7, pc}

080008fa <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80008fa:	b590      	push	{r4, r7, lr}
 80008fc:	b08b      	sub	sp, #44	; 0x2c
 80008fe:	af00      	add	r7, sp, #0
 8000900:	60f8      	str	r0, [r7, #12]
 8000902:	60b9      	str	r1, [r7, #8]
 8000904:	607a      	str	r2, [r7, #4]
 8000906:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2b04      	cmp	r3, #4
 800090c:	d901      	bls.n	8000912 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 800090e:	2304      	movs	r3, #4
 8000910:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8000912:	6838      	ldr	r0, [r7, #0]
 8000914:	f000 f9e0 	bl	8000cd8 <null_ptr_check>
 8000918:	4603      	mov	r3, r0
 800091a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 800091e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000922:	2b00      	cmp	r3, #0
 8000924:	d150      	bne.n	80009c8 <bmp2_set_regs+0xce>
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d04d      	beq.n	80009c8 <bmp2_set_regs+0xce>
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d04a      	beq.n	80009c8 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d043      	beq.n	80009c0 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	785b      	ldrb	r3, [r3, #1]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d114      	bne.n	8000970 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000946:	2300      	movs	r3, #0
 8000948:	77fb      	strb	r3, [r7, #31]
 800094a:	e00d      	b.n	8000968 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 800094c:	7ffb      	ldrb	r3, [r7, #31]
 800094e:	68fa      	ldr	r2, [r7, #12]
 8000950:	4413      	add	r3, r2
 8000952:	781a      	ldrb	r2, [r3, #0]
 8000954:	7ffb      	ldrb	r3, [r7, #31]
 8000956:	68f9      	ldr	r1, [r7, #12]
 8000958:	440b      	add	r3, r1
 800095a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800095e:	b2d2      	uxtb	r2, r2
 8000960:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000962:	7ffb      	ldrb	r3, [r7, #31]
 8000964:	3301      	adds	r3, #1
 8000966:	77fb      	strb	r3, [r7, #31]
 8000968:	7ffb      	ldrb	r3, [r7, #31]
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	429a      	cmp	r2, r3
 800096e:	d8ed      	bhi.n	800094c <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d90b      	bls.n	800098e <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8000976:	f107 0114 	add.w	r1, r7, #20
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	68ba      	ldr	r2, [r7, #8]
 800097e:	68f8      	ldr	r0, [r7, #12]
 8000980:	f000 f9ca 	bl	8000d18 <interleave_data>
                temp_len = ((len * 2) - 1);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	3b01      	subs	r3, #1
 800098a:	623b      	str	r3, [r7, #32]
 800098c:	e001      	b.n	8000992 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	691c      	ldr	r4, [r3, #16]
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	7818      	ldrb	r0, [r3, #0]
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	f107 0114 	add.w	r1, r7, #20
 80009a2:	6a3a      	ldr	r2, [r7, #32]
 80009a4:	47a0      	blx	r4
 80009a6:	4603      	mov	r3, r0
 80009a8:	461a      	mov	r2, r3
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d00b      	beq.n	80009d0 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80009b8:	23fe      	movs	r3, #254	; 0xfe
 80009ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 80009be:	e007      	b.n	80009d0 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 80009c0:	23fd      	movs	r3, #253	; 0xfd
 80009c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 80009c6:	e003      	b.n	80009d0 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80009c8:	23ff      	movs	r3, #255	; 0xff
 80009ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80009ce:	e000      	b.n	80009d2 <bmp2_set_regs+0xd8>
        if (len > 0)
 80009d0:	bf00      	nop
    }

    return rslt;
 80009d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	372c      	adds	r7, #44	; 0x2c
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd90      	pop	{r4, r7, pc}

080009de <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b084      	sub	sp, #16
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 80009e6:	23e0      	movs	r3, #224	; 0xe0
 80009e8:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 80009ea:	23b6      	movs	r3, #182	; 0xb6
 80009ec:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80009ee:	f107 010d 	add.w	r1, r7, #13
 80009f2:	f107 000e 	add.w	r0, r7, #14
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2201      	movs	r2, #1
 80009fa:	f7ff ff7e 	bl	80008fa <bmp2_set_regs>
 80009fe:	4603      	mov	r3, r0
 8000a00:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8000a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}

08000a0e <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	b084      	sub	sp, #16
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	6078      	str	r0, [r7, #4]
 8000a16:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8000a18:	2300      	movs	r3, #0
 8000a1a:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d02d      	beq.n	8000a7e <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8000a22:	f107 010c 	add.w	r1, r7, #12
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	2202      	movs	r2, #2
 8000a2a:	20f4      	movs	r0, #244	; 0xf4
 8000a2c:	f7ff ff2d 	bl	800088a <bmp2_get_regs>
 8000a30:	4603      	mov	r3, r0
 8000a32:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8000a34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d122      	bne.n	8000a82 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8000a3c:	7b3b      	ldrb	r3, [r7, #12]
 8000a3e:	095b      	lsrs	r3, r3, #5
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 8000a46:	7b3b      	ldrb	r3, [r7, #12]
 8000a48:	109b      	asrs	r3, r3, #2
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	f003 0307 	and.w	r3, r3, #7
 8000a50:	b2da      	uxtb	r2, r3
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 8000a56:	7b7b      	ldrb	r3, [r7, #13]
 8000a58:	095b      	lsrs	r3, r3, #5
 8000a5a:	b2da      	uxtb	r2, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8000a60:	7b7b      	ldrb	r3, [r7, #13]
 8000a62:	109b      	asrs	r3, r3, #2
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	f003 0307 	and.w	r3, r3, #7
 8000a6a:	b2da      	uxtb	r2, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8000a70:	7b7b      	ldrb	r3, [r7, #13]
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	715a      	strb	r2, [r3, #5]
 8000a7c:	e001      	b.n	8000a82 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000a7e:	23ff      	movs	r3, #255	; 0xff
 8000a80:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3710      	adds	r7, #16
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}

08000a8e <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	b082      	sub	sp, #8
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	6078      	str	r0, [r7, #4]
 8000a96:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8000a98:	683a      	ldr	r2, [r7, #0]
 8000a9a:	6879      	ldr	r1, [r7, #4]
 8000a9c:	2000      	movs	r0, #0
 8000a9e:	f000 fa01 	bl	8000ea4 <conf_sensor>
 8000aa2:	4603      	mov	r3, r0
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3708      	adds	r7, #8
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b084      	sub	sp, #16
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d01b      	beq.n	8000af4 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8000abc:	f107 010e 	add.w	r1, r7, #14
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	20f3      	movs	r0, #243	; 0xf3
 8000ac6:	f7ff fee0 	bl	800088a <bmp2_get_regs>
 8000aca:	4603      	mov	r3, r0
 8000acc:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8000ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d110      	bne.n	8000af8 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 8000ad6:	7bbb      	ldrb	r3, [r7, #14]
 8000ad8:	10db      	asrs	r3, r3, #3
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	f003 0301 	and.w	r3, r3, #1
 8000ae0:	b2da      	uxtb	r2, r3
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 8000ae6:	7bbb      	ldrb	r3, [r7, #14]
 8000ae8:	f003 0301 	and.w	r3, r3, #1
 8000aec:	b2da      	uxtb	r2, r3
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	705a      	strb	r2, [r3, #1]
 8000af2:	e001      	b.n	8000af8 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000af4:	23ff      	movs	r3, #255	; 0xff
 8000af6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000af8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	3710      	adds	r7, #16
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b086      	sub	sp, #24
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
 8000b10:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8000b12:	7bfb      	ldrb	r3, [r7, #15]
 8000b14:	687a      	ldr	r2, [r7, #4]
 8000b16:	68b9      	ldr	r1, [r7, #8]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f000 f9c3 	bl	8000ea4 <conf_sensor>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8000b22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3718      	adds	r7, #24
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b086      	sub	sp, #24
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
 8000b36:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8000b38:	2300      	movs	r3, #0
 8000b3a:	613b      	str	r3, [r7, #16]
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8000b40:	f107 0308 	add.w	r3, r7, #8
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d024      	beq.n	8000b9a <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8000b50:	f107 0110 	add.w	r1, r7, #16
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	2206      	movs	r2, #6
 8000b58:	20f7      	movs	r0, #247	; 0xf7
 8000b5a:	f7ff fe96 	bl	800088a <bmp2_get_regs>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8000b62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d119      	bne.n	8000b9e <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 8000b6a:	f107 0208 	add.w	r2, r7, #8
 8000b6e:	f107 0310 	add.w	r3, r7, #16
 8000b72:	4611      	mov	r1, r2
 8000b74:	4618      	mov	r0, r3
 8000b76:	f000 fabd 	bl	80010f4 <parse_sensor_data>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8000b7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d10b      	bne.n	8000b9e <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8000b86:	f107 0308 	add.w	r3, r7, #8
 8000b8a:	683a      	ldr	r2, [r7, #0]
 8000b8c:	6879      	ldr	r1, [r7, #4]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 f80b 	bl	8000baa <bmp2_compensate_data>
 8000b94:	4603      	mov	r3, r0
 8000b96:	75fb      	strb	r3, [r7, #23]
 8000b98:	e001      	b.n	8000b9e <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000b9a:	23ff      	movs	r3, #255	; 0xff
 8000b9c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000b9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3718      	adds	r7, #24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b086      	sub	sp, #24
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	60f8      	str	r0, [r7, #12]
 8000bb2:	60b9      	str	r1, [r7, #8]
 8000bb4:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f000 f88e 	bl	8000cd8 <null_ptr_check>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8000bc0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d129      	bne.n	8000c1c <bmp2_compensate_data+0x72>
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d026      	beq.n	8000c1c <bmp2_compensate_data+0x72>
 8000bce:	68bb      	ldr	r3, [r7, #8]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d023      	beq.n	8000c1c <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 8000bd4:	68b9      	ldr	r1, [r7, #8]
 8000bd6:	f04f 0200 	mov.w	r2, #0
 8000bda:	f04f 0300 	mov.w	r3, #0
 8000bde:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8000be2:	68b9      	ldr	r1, [r7, #8]
 8000be4:	f04f 0200 	mov.w	r2, #0
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	3308      	adds	r3, #8
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	68f9      	ldr	r1, [r7, #12]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 fac1 	bl	8001180 <compensate_temperature>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8000c02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d10a      	bne.n	8000c20 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 8000c0a:	68bb      	ldr	r3, [r7, #8]
 8000c0c:	687a      	ldr	r2, [r7, #4]
 8000c0e:	68f9      	ldr	r1, [r7, #12]
 8000c10:	4618      	mov	r0, r3
 8000c12:	f000 fb81 	bl	8001318 <compensate_pressure>
 8000c16:	4603      	mov	r3, r0
 8000c18:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 8000c1a:	e001      	b.n	8000c20 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000c1c:	23ff      	movs	r3, #255	; 0xff
 8000c1e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000c20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3718      	adds	r7, #24
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8000c2c:	b5b0      	push	{r4, r5, r7, lr}
 8000c2e:	b092      	sub	sp, #72	; 0x48
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	60f8      	str	r0, [r7, #12]
 8000c34:	60b9      	str	r1, [r7, #8]
 8000c36:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8000c38:	4b25      	ldr	r3, [pc, #148]	; (8000cd0 <bmp2_compute_meas_time+0xa4>)
 8000c3a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8000c3e:	461d      	mov	r5, r3
 8000c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c44:	682b      	ldr	r3, [r5, #0]
 8000c46:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8000c48:	4b22      	ldr	r3, [pc, #136]	; (8000cd4 <bmp2_compute_meas_time+0xa8>)
 8000c4a:	f107 0410 	add.w	r4, r7, #16
 8000c4e:	461d      	mov	r5, r3
 8000c50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c54:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	f000 f83b 	bl	8000cd8 <null_ptr_check>
 8000c62:	4603      	mov	r3, r0
 8000c64:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8000c68:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d125      	bne.n	8000cbc <bmp2_compute_meas_time+0x90>
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d022      	beq.n	8000cbc <bmp2_compute_meas_time+0x90>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	7e1b      	ldrb	r3, [r3, #24]
 8000c7a:	2b03      	cmp	r3, #3
 8000c7c:	d113      	bne.n	8000ca6 <bmp2_compute_meas_time+0x7a>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	78db      	ldrb	r3, [r3, #3]
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000c88:	4413      	add	r3, r2
 8000c8a:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8000c8e:	68bb      	ldr	r3, [r7, #8]
 8000c90:	789b      	ldrb	r3, [r3, #2]
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000c98:	440b      	add	r3, r1
 8000c9a:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000c9e:	441a      	add	r2, r3
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8000ca4:	e00d      	b.n	8000cc2 <bmp2_compute_meas_time+0x96>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	78db      	ldrb	r3, [r3, #3]
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000cb0:	4413      	add	r3, r2
 8000cb2:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8000cba:	e002      	b.n	8000cc2 <bmp2_compute_meas_time+0x96>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000cbc:	23ff      	movs	r3, #255	; 0xff
 8000cbe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return rslt;
 8000cc2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3748      	adds	r7, #72	; 0x48
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bdb0      	pop	{r4, r5, r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	080099f8 	.word	0x080099f8
 8000cd4:	08009a0c 	.word	0x08009a0c

08000cd8 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d00b      	beq.n	8000cfe <null_ptr_check+0x26>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	68db      	ldr	r3, [r3, #12]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d007      	beq.n	8000cfe <null_ptr_check+0x26>
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	691b      	ldr	r3, [r3, #16]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d003      	beq.n	8000cfe <null_ptr_check+0x26>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	695b      	ldr	r3, [r3, #20]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d102      	bne.n	8000d04 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 8000cfe:	23ff      	movs	r3, #255	; 0xff
 8000d00:	73fb      	strb	r3, [r7, #15]
 8000d02:	e001      	b.n	8000d08 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8000d04:	2300      	movs	r3, #0
 8000d06:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000d08:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3714      	adds	r7, #20
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr

08000d18 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b087      	sub	sp, #28
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
 8000d24:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8000d26:	2301      	movs	r3, #1
 8000d28:	617b      	str	r3, [r7, #20]
 8000d2a:	e015      	b.n	8000d58 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8000d2c:	68fa      	ldr	r2, [r7, #12]
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	441a      	add	r2, r3
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	3b01      	subs	r3, #1
 8000d38:	68b9      	ldr	r1, [r7, #8]
 8000d3a:	440b      	add	r3, r1
 8000d3c:	7812      	ldrb	r2, [r2, #0]
 8000d3e:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8000d40:	687a      	ldr	r2, [r7, #4]
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	441a      	add	r2, r3
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	68b9      	ldr	r1, [r7, #8]
 8000d4c:	440b      	add	r3, r1
 8000d4e:	7812      	ldrb	r2, [r2, #0]
 8000d50:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	3301      	adds	r3, #1
 8000d56:	617b      	str	r3, [r7, #20]
 8000d58:	697a      	ldr	r2, [r7, #20]
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d3e5      	bcc.n	8000d2c <interleave_data+0x14>
    }
}
 8000d60:	bf00      	nop
 8000d62:	bf00      	nop
 8000d64:	371c      	adds	r7, #28
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b08a      	sub	sp, #40	; 0x28
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	f107 0310 	add.w	r3, r7, #16
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	60da      	str	r2, [r3, #12]
 8000d88:	611a      	str	r2, [r3, #16]
 8000d8a:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8000d8c:	f107 010c 	add.w	r1, r7, #12
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2219      	movs	r2, #25
 8000d94:	2088      	movs	r0, #136	; 0x88
 8000d96:	f7ff fd78 	bl	800088a <bmp2_get_regs>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (rslt == BMP2_OK)
 8000da0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d177      	bne.n	8000e98 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8000da8:	7b7b      	ldrb	r3, [r7, #13]
 8000daa:	021b      	lsls	r3, r3, #8
 8000dac:	b21a      	sxth	r2, r3
 8000dae:	7b3b      	ldrb	r3, [r7, #12]
 8000db0:	b21b      	sxth	r3, r3
 8000db2:	4313      	orrs	r3, r2
 8000db4:	b21b      	sxth	r3, r3
 8000db6:	b29a      	uxth	r2, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 8000dbc:	7bfb      	ldrb	r3, [r7, #15]
 8000dbe:	021b      	lsls	r3, r3, #8
 8000dc0:	b21a      	sxth	r2, r3
 8000dc2:	7bbb      	ldrb	r3, [r7, #14]
 8000dc4:	b21b      	sxth	r3, r3
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	b21a      	sxth	r2, r3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 8000dce:	7c7b      	ldrb	r3, [r7, #17]
 8000dd0:	021b      	lsls	r3, r3, #8
 8000dd2:	b21a      	sxth	r2, r3
 8000dd4:	7c3b      	ldrb	r3, [r7, #16]
 8000dd6:	b21b      	sxth	r3, r3
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	b21a      	sxth	r2, r3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 8000de0:	7cfb      	ldrb	r3, [r7, #19]
 8000de2:	021b      	lsls	r3, r3, #8
 8000de4:	b21a      	sxth	r2, r3
 8000de6:	7cbb      	ldrb	r3, [r7, #18]
 8000de8:	b21b      	sxth	r3, r3
 8000dea:	4313      	orrs	r3, r2
 8000dec:	b21b      	sxth	r3, r3
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	845a      	strh	r2, [r3, #34]	; 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 8000df4:	7d7b      	ldrb	r3, [r7, #21]
 8000df6:	021b      	lsls	r3, r3, #8
 8000df8:	b21a      	sxth	r2, r3
 8000dfa:	7d3b      	ldrb	r3, [r7, #20]
 8000dfc:	b21b      	sxth	r3, r3
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	b21a      	sxth	r2, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	849a      	strh	r2, [r3, #36]	; 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8000e06:	7dfb      	ldrb	r3, [r7, #23]
 8000e08:	021b      	lsls	r3, r3, #8
 8000e0a:	b21a      	sxth	r2, r3
 8000e0c:	7dbb      	ldrb	r3, [r7, #22]
 8000e0e:	b21b      	sxth	r3, r3
 8000e10:	4313      	orrs	r3, r2
 8000e12:	b21a      	sxth	r2, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	84da      	strh	r2, [r3, #38]	; 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8000e18:	7e7b      	ldrb	r3, [r7, #25]
 8000e1a:	021b      	lsls	r3, r3, #8
 8000e1c:	b21a      	sxth	r2, r3
 8000e1e:	7e3b      	ldrb	r3, [r7, #24]
 8000e20:	b21b      	sxth	r3, r3
 8000e22:	4313      	orrs	r3, r2
 8000e24:	b21a      	sxth	r2, r3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	851a      	strh	r2, [r3, #40]	; 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8000e2a:	7efb      	ldrb	r3, [r7, #27]
 8000e2c:	021b      	lsls	r3, r3, #8
 8000e2e:	b21a      	sxth	r2, r3
 8000e30:	7ebb      	ldrb	r3, [r7, #26]
 8000e32:	b21b      	sxth	r3, r3
 8000e34:	4313      	orrs	r3, r2
 8000e36:	b21a      	sxth	r2, r3
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	855a      	strh	r2, [r3, #42]	; 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8000e3c:	7f7b      	ldrb	r3, [r7, #29]
 8000e3e:	021b      	lsls	r3, r3, #8
 8000e40:	b21a      	sxth	r2, r3
 8000e42:	7f3b      	ldrb	r3, [r7, #28]
 8000e44:	b21b      	sxth	r3, r3
 8000e46:	4313      	orrs	r3, r2
 8000e48:	b21a      	sxth	r2, r3
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	859a      	strh	r2, [r3, #44]	; 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8000e4e:	7ffb      	ldrb	r3, [r7, #31]
 8000e50:	021b      	lsls	r3, r3, #8
 8000e52:	b21a      	sxth	r2, r3
 8000e54:	7fbb      	ldrb	r3, [r7, #30]
 8000e56:	b21b      	sxth	r3, r3
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	b21a      	sxth	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	85da      	strh	r2, [r3, #46]	; 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8000e60:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000e64:	021b      	lsls	r3, r3, #8
 8000e66:	b21a      	sxth	r2, r3
 8000e68:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e6c:	b21b      	sxth	r3, r3
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	b21a      	sxth	r2, r3
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	861a      	strh	r2, [r3, #48]	; 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 8000e76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000e7a:	021b      	lsls	r3, r3, #8
 8000e7c:	b21a      	sxth	r2, r3
 8000e7e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000e82:	b21b      	sxth	r3, r3
 8000e84:	4313      	orrs	r3, r2
 8000e86:	b21a      	sxth	r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	865a      	strh	r2, [r3, #50]	; 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8000e8c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000e90:	b25a      	sxtb	r2, r3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    return rslt;
 8000e98:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3728      	adds	r7, #40	; 0x28
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
 8000eb0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8000eb6:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 8000eba:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d074      	beq.n	8000fac <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8000ec2:	f107 0114 	add.w	r1, r7, #20
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2202      	movs	r2, #2
 8000eca:	20f4      	movs	r0, #244	; 0xf4
 8000ecc:	f7ff fcdd 	bl	800088a <bmp2_get_regs>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8000ed4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d169      	bne.n	8000fb0 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f7ff fd7e 	bl	80009de <bmp2_soft_reset>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8000ee6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d160      	bne.n	8000fb0 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 8000eee:	f107 0314 	add.w	r3, r7, #20
 8000ef2:	68b9      	ldr	r1, [r7, #8]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f000 f861 	bl	8000fbc <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 8000efa:	7d7b      	ldrb	r3, [r7, #21]
 8000efc:	b25b      	sxtb	r3, r3
 8000efe:	f003 031f 	and.w	r3, r3, #31
 8000f02:	b25a      	sxtb	r2, r3
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	789b      	ldrb	r3, [r3, #2]
 8000f08:	015b      	lsls	r3, r3, #5
 8000f0a:	b25b      	sxtb	r3, r3
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	b25b      	sxtb	r3, r3
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 8000f14:	7d7b      	ldrb	r3, [r7, #21]
 8000f16:	b25b      	sxtb	r3, r3
 8000f18:	f023 031c 	bic.w	r3, r3, #28
 8000f1c:	b25a      	sxtb	r2, r3
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	791b      	ldrb	r3, [r3, #4]
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	b25b      	sxtb	r3, r3
 8000f26:	f003 031c 	and.w	r3, r3, #28
 8000f2a:	b25b      	sxtb	r3, r3
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	b25b      	sxtb	r3, r3
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8000f34:	7d7b      	ldrb	r3, [r7, #21]
 8000f36:	b25b      	sxtb	r3, r3
 8000f38:	f023 0301 	bic.w	r3, r3, #1
 8000f3c:	b25a      	sxtb	r2, r3
 8000f3e:	68bb      	ldr	r3, [r7, #8]
 8000f40:	795b      	ldrb	r3, [r3, #5]
 8000f42:	b25b      	sxtb	r3, r3
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	b25b      	sxtb	r3, r3
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	b25b      	sxtb	r3, r3
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 8000f52:	f107 0114 	add.w	r1, r7, #20
 8000f56:	f107 0010 	add.w	r0, r7, #16
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2202      	movs	r2, #2
 8000f5e:	f7ff fccc 	bl	80008fa <bmp2_set_regs>
 8000f62:	4603      	mov	r3, r0
 8000f64:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 8000f66:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d120      	bne.n	8000fb0 <conf_sensor+0x10c>
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d01d      	beq.n	8000fb0 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	7bfa      	ldrb	r2, [r7, #15]
 8000f78:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8000f7a:	7d3b      	ldrb	r3, [r7, #20]
 8000f7c:	b25b      	sxtb	r3, r3
 8000f7e:	f023 0303 	bic.w	r3, r3, #3
 8000f82:	b25a      	sxtb	r2, r3
 8000f84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f88:	f003 0303 	and.w	r3, r3, #3
 8000f8c:	b25b      	sxtb	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	b25b      	sxtb	r3, r3
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 8000f96:	f107 0114 	add.w	r1, r7, #20
 8000f9a:	f107 0010 	add.w	r0, r7, #16
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f7ff fcaa 	bl	80008fa <bmp2_set_regs>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	75fb      	strb	r3, [r7, #23]
 8000faa:	e001      	b.n	8000fb0 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000fac:	23ff      	movs	r3, #255	; 0xff
 8000fae:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000fb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3718      	adds	r7, #24
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	78db      	ldrb	r3, [r3, #3]
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	f200 808b 	bhi.w	80010e6 <set_os_mode+0x12a>
 8000fd0:	a201      	add	r2, pc, #4	; (adr r2, 8000fd8 <set_os_mode+0x1c>)
 8000fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd6:	bf00      	nop
 8000fd8:	08000fed 	.word	0x08000fed
 8000fdc:	0800101f 	.word	0x0800101f
 8000fe0:	08001051 	.word	0x08001051
 8000fe4:	08001083 	.word	0x08001083
 8000fe8:	080010b5 	.word	0x080010b5
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	b25b      	sxtb	r3, r3
 8000ff2:	f003 031f 	and.w	r3, r3, #31
 8000ff6:	b25b      	sxtb	r3, r3
 8000ff8:	f043 0320 	orr.w	r3, r3, #32
 8000ffc:	b25b      	sxtb	r3, r3
 8000ffe:	b2da      	uxtb	r2, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	b25b      	sxtb	r3, r3
 800100a:	f023 031c 	bic.w	r3, r3, #28
 800100e:	b25b      	sxtb	r3, r3
 8001010:	f043 0304 	orr.w	r3, r3, #4
 8001014:	b25b      	sxtb	r3, r3
 8001016:	b2da      	uxtb	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	701a      	strb	r2, [r3, #0]
            break;
 800101c:	e064      	b.n	80010e8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	b25b      	sxtb	r3, r3
 8001024:	f003 031f 	and.w	r3, r3, #31
 8001028:	b25b      	sxtb	r3, r3
 800102a:	f043 0320 	orr.w	r3, r3, #32
 800102e:	b25b      	sxtb	r3, r3
 8001030:	b2da      	uxtb	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	b25b      	sxtb	r3, r3
 800103c:	f023 031c 	bic.w	r3, r3, #28
 8001040:	b25b      	sxtb	r3, r3
 8001042:	f043 0308 	orr.w	r3, r3, #8
 8001046:	b25b      	sxtb	r3, r3
 8001048:	b2da      	uxtb	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	701a      	strb	r2, [r3, #0]
            break;
 800104e:	e04b      	b.n	80010e8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	b25b      	sxtb	r3, r3
 8001056:	f003 031f 	and.w	r3, r3, #31
 800105a:	b25b      	sxtb	r3, r3
 800105c:	f043 0320 	orr.w	r3, r3, #32
 8001060:	b25b      	sxtb	r3, r3
 8001062:	b2da      	uxtb	r2, r3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	b25b      	sxtb	r3, r3
 800106e:	f023 031c 	bic.w	r3, r3, #28
 8001072:	b25b      	sxtb	r3, r3
 8001074:	f043 030c 	orr.w	r3, r3, #12
 8001078:	b25b      	sxtb	r3, r3
 800107a:	b2da      	uxtb	r2, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	701a      	strb	r2, [r3, #0]
            break;
 8001080:	e032      	b.n	80010e8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	b25b      	sxtb	r3, r3
 8001088:	f003 031f 	and.w	r3, r3, #31
 800108c:	b25b      	sxtb	r3, r3
 800108e:	f043 0320 	orr.w	r3, r3, #32
 8001092:	b25b      	sxtb	r3, r3
 8001094:	b2da      	uxtb	r2, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	b25b      	sxtb	r3, r3
 80010a0:	f023 031c 	bic.w	r3, r3, #28
 80010a4:	b25b      	sxtb	r3, r3
 80010a6:	f043 0310 	orr.w	r3, r3, #16
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	b2da      	uxtb	r2, r3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	701a      	strb	r2, [r3, #0]
            break;
 80010b2:	e019      	b.n	80010e8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	f003 031f 	and.w	r3, r3, #31
 80010be:	b25b      	sxtb	r3, r3
 80010c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010c4:	b25b      	sxtb	r3, r3
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	b25b      	sxtb	r3, r3
 80010d2:	f023 031c 	bic.w	r3, r3, #28
 80010d6:	b25b      	sxtb	r3, r3
 80010d8:	f043 0314 	orr.w	r3, r3, #20
 80010dc:	b25b      	sxtb	r3, r3
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	701a      	strb	r2, [r3, #0]
            break;
 80010e4:	e000      	b.n	80010e8 <set_os_mode+0x12c>
        default:
            break;
 80010e6:	bf00      	nop
    }
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	031b      	lsls	r3, r3, #12
 8001104:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	3301      	adds	r3, #1
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	011b      	lsls	r3, r3, #4
 800110e:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3302      	adds	r3, #2
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	091b      	lsrs	r3, r3, #4
 8001118:	b2db      	uxtb	r3, r3
 800111a:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800111c:	697a      	ldr	r2, [r7, #20]
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	431a      	orrs	r2, r3
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	431a      	orrs	r2, r3
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	3303      	adds	r3, #3
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	031b      	lsls	r3, r3, #12
 8001132:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	3304      	adds	r3, #4
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	011b      	lsls	r3, r3, #4
 800113c:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	3305      	adds	r3, #5
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	091b      	lsrs	r3, r3, #4
 8001146:	b2db      	uxtb	r3, r3
 8001148:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 800114a:	697a      	ldr	r2, [r7, #20]
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	431a      	orrs	r2, r3
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4313      	orrs	r3, r2
 8001154:	461a      	mov	r2, r3
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	4619      	mov	r1, r3
 8001164:	4610      	mov	r0, r2
 8001166:	f000 fa33 	bl	80015d0 <st_check_boundaries>
 800116a:	4603      	mov	r3, r0
 800116c:	72fb      	strb	r3, [r7, #11]

    return rslt;
 800116e:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	0000      	movs	r0, r0
 800117c:	0000      	movs	r0, r0
	...

08001180 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001180:	b480      	push	{r7}
 8001182:	b08d      	sub	sp, #52	; 0x34
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 800118c:	2300      	movs	r3, #0
 800118e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	ee07 3a90 	vmov	s15, r3
 800119a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800119e:	ed9f 5b4e 	vldr	d5, [pc, #312]	; 80012d8 <compensate_temperature+0x158>
 80011a2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	8b9b      	ldrh	r3, [r3, #28]
 80011aa:	ee07 3a90 	vmov	s15, r3
 80011ae:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 80011b2:	ed9f 4b4b 	vldr	d4, [pc, #300]	; 80012e0 <compensate_temperature+0x160>
 80011b6:	ee85 7b04 	vdiv.f64	d7, d5, d4
 80011ba:	ee36 6b47 	vsub.f64	d6, d6, d7
           ((double) dev->calib_param.dig_t2);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80011c4:	ee07 3a90 	vmov	s15, r3
 80011c8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80011cc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80011d0:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	ee07 3a90 	vmov	s15, r3
 80011dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80011e0:	ed9f 5b41 	vldr	d5, [pc, #260]	; 80012e8 <compensate_temperature+0x168>
 80011e4:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	8b9b      	ldrh	r3, [r3, #28]
 80011ec:	ee07 3a90 	vmov	s15, r3
 80011f0:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 80011f4:	ed9f 4b3e 	vldr	d4, [pc, #248]	; 80012f0 <compensate_temperature+0x170>
 80011f8:	ee85 7b04 	vdiv.f64	d7, d5, d4
 80011fc:	ee36 6b47 	vsub.f64	d6, d6, d7
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	ee07 3a90 	vmov	s15, r3
 8001208:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800120c:	ed9f 4b36 	vldr	d4, [pc, #216]	; 80012e8 <compensate_temperature+0x168>
 8001210:	ee87 5b04 	vdiv.f64	d5, d7, d4
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	8b9b      	ldrh	r3, [r3, #28]
 8001218:	ee07 3a90 	vmov	s15, r3
 800121c:	eeb8 4b67 	vcvt.f64.u32	d4, s15
 8001220:	ed9f 3b33 	vldr	d3, [pc, #204]	; 80012f0 <compensate_temperature+0x170>
 8001224:	ee84 7b03 	vdiv.f64	d7, d4, d3
 8001228:	ee35 7b47 	vsub.f64	d7, d5, d7
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 800122c:	ee26 6b07 	vmul.f64	d6, d6, d7
        ((double) dev->calib_param.dig_t3);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001236:	ee07 3a90 	vmov	s15, r3
 800123a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var2 =
 800123e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001242:	ed87 7b04 	vstr	d7, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001246:	ed97 6b06 	vldr	d6, [r7, #24]
 800124a:	ed97 7b04 	vldr	d7, [r7, #16]
 800124e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001252:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001256:	ee17 2a90 	vmov	r2, s15
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	639a      	str	r2, [r3, #56]	; 0x38
    temperature = (var1 + var2) / 5120.0;
 800125e:	ed97 6b06 	vldr	d6, [r7, #24]
 8001262:	ed97 7b04 	vldr	d7, [r7, #16]
 8001266:	ee36 6b07 	vadd.f64	d6, d6, d7
 800126a:	ed9f 5b23 	vldr	d5, [pc, #140]	; 80012f8 <compensate_temperature+0x178>
 800126e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001272:	ed87 7b08 	vstr	d7, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001276:	ed97 7b08 	vldr	d7, [r7, #32]
 800127a:	ed9f 6b21 	vldr	d6, [pc, #132]	; 8001300 <compensate_temperature+0x180>
 800127e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001286:	d507      	bpl.n	8001298 <compensate_temperature+0x118>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	4b20      	ldr	r3, [pc, #128]	; (8001310 <compensate_temperature+0x190>)
 800128e:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001292:	2301      	movs	r3, #1
 8001294:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001298:	ed97 7b08 	vldr	d7, [r7, #32]
 800129c:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 8001308 <compensate_temperature+0x188>
 80012a0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80012a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a8:	dd07      	ble.n	80012ba <compensate_temperature+0x13a>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 80012aa:	f04f 0200 	mov.w	r2, #0
 80012ae:	4b19      	ldr	r3, [pc, #100]	; (8001314 <compensate_temperature+0x194>)
 80012b0:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*comp_temperature) = temperature;
 80012ba:	68f9      	ldr	r1, [r7, #12]
 80012bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80012c0:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 80012c4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3734      	adds	r7, #52	; 0x34
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	f3af 8000 	nop.w
 80012d8:	00000000 	.word	0x00000000
 80012dc:	40d00000 	.word	0x40d00000
 80012e0:	00000000 	.word	0x00000000
 80012e4:	40900000 	.word	0x40900000
 80012e8:	00000000 	.word	0x00000000
 80012ec:	41000000 	.word	0x41000000
 80012f0:	00000000 	.word	0x00000000
 80012f4:	40c00000 	.word	0x40c00000
 80012f8:	00000000 	.word	0x00000000
 80012fc:	40b40000 	.word	0x40b40000
 8001300:	00000000 	.word	0x00000000
 8001304:	c0440000 	.word	0xc0440000
 8001308:	00000000 	.word	0x00000000
 800130c:	40554000 	.word	0x40554000
 8001310:	c0440000 	.word	0xc0440000
 8001314:	40554000 	.word	0x40554000

08001318 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001318:	b480      	push	{r7}
 800131a:	b08d      	sub	sp, #52	; 0x34
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001324:	2300      	movs	r3, #0
 8001326:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double pressure = 0.0;
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	f04f 0300 	mov.w	r3, #0
 8001332:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800133a:	ee07 3a90 	vmov	s15, r3
 800133e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001342:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001346:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800134a:	ed9f 6b8d 	vldr	d6, [pc, #564]	; 8001580 <compensate_pressure+0x268>
 800134e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001352:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001356:	ed97 7b06 	vldr	d7, [r7, #24]
 800135a:	ee27 6b07 	vmul.f64	d6, d7, d7
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8001364:	ee07 3a90 	vmov	s15, r3
 8001368:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800136c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001370:	ed9f 5b85 	vldr	d5, [pc, #532]	; 8001588 <compensate_pressure+0x270>
 8001374:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001378:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8001382:	ee07 3a90 	vmov	s15, r3
 8001386:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800138a:	ed97 7b06 	vldr	d7, [r7, #24]
 800138e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001392:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001396:	ed97 6b04 	vldr	d6, [r7, #16]
 800139a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800139e:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 80013a2:	ed97 7b04 	vldr	d7, [r7, #16]
 80013a6:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80013aa:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80013b4:	ee07 3a90 	vmov	s15, r3
 80013b8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80013bc:	ed9f 5b74 	vldr	d5, [pc, #464]	; 8001590 <compensate_pressure+0x278>
 80013c0:	ee27 7b05 	vmul.f64	d7, d7, d5
 80013c4:	ee36 7b07 	vadd.f64	d7, d6, d7
 80013c8:	ed87 7b04 	vstr	d7, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80013d2:	ee07 3a90 	vmov	s15, r3
 80013d6:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80013da:	ed97 7b06 	vldr	d7, [r7, #24]
 80013de:	ee26 6b07 	vmul.f64	d6, d6, d7
 80013e2:	ed97 7b06 	vldr	d7, [r7, #24]
 80013e6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80013ea:	ed9f 5b6b 	vldr	d5, [pc, #428]	; 8001598 <compensate_pressure+0x280>
 80013ee:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80013f8:	ee07 3a90 	vmov	s15, r3
 80013fc:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001400:	ed97 7b06 	vldr	d7, [r7, #24]
 8001404:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001408:	ee36 6b07 	vadd.f64	d6, d6, d7
 800140c:	ed9f 5b62 	vldr	d5, [pc, #392]	; 8001598 <compensate_pressure+0x280>
 8001410:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001414:	ed87 7b06 	vstr	d7, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001418:	ed97 6b06 	vldr	d6, [r7, #24]
 800141c:	ed9f 5b5a 	vldr	d5, [pc, #360]	; 8001588 <compensate_pressure+0x270>
 8001420:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001424:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001428:	ee37 6b06 	vadd.f64	d6, d7, d6
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001430:	ee07 3a90 	vmov	s15, r3
 8001434:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001438:	ee26 7b07 	vmul.f64	d7, d6, d7
 800143c:	ed87 7b06 	vstr	d7, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001440:	ed97 7b06 	vldr	d7, [r7, #24]
 8001444:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144c:	d407      	bmi.n	800145e <compensate_pressure+0x146>
 800144e:	ed97 7b06 	vldr	d7, [r7, #24]
 8001452:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145a:	f340 8086 	ble.w	800156a <compensate_pressure+0x252>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800146a:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 80015a0 <compensate_pressure+0x288>
 800146e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001472:	ed87 7b08 	vstr	d7, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001476:	ed97 6b04 	vldr	d6, [r7, #16]
 800147a:	ed9f 5b4b 	vldr	d5, [pc, #300]	; 80015a8 <compensate_pressure+0x290>
 800147e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001482:	ed97 6b08 	vldr	d6, [r7, #32]
 8001486:	ee36 7b47 	vsub.f64	d7, d6, d7
 800148a:	ed9f 6b49 	vldr	d6, [pc, #292]	; 80015b0 <compensate_pressure+0x298>
 800148e:	ee27 5b06 	vmul.f64	d5, d7, d6
 8001492:	ed97 6b06 	vldr	d6, [r7, #24]
 8001496:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800149a:	ed87 7b08 	vstr	d7, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 80014a4:	ee07 3a90 	vmov	s15, r3
 80014a8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80014ac:	ed97 7b08 	vldr	d7, [r7, #32]
 80014b0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80014b4:	ed97 7b08 	vldr	d7, [r7, #32]
 80014b8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80014bc:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 80015b8 <compensate_pressure+0x2a0>
 80014c0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80014c4:	ed87 7b06 	vstr	d7, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80014ce:	ee07 3a90 	vmov	s15, r3
 80014d2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80014d6:	ed97 7b08 	vldr	d7, [r7, #32]
 80014da:	ee26 6b07 	vmul.f64	d6, d6, d7
 80014de:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8001588 <compensate_pressure+0x270>
 80014e2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80014e6:	ed87 7b04 	vstr	d7, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 80014ea:	ed97 6b06 	vldr	d6, [r7, #24]
 80014ee:	ed97 7b04 	vldr	d7, [r7, #16]
 80014f2:	ee36 6b07 	vadd.f64	d6, d6, d7
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80014fc:	ee07 3a90 	vmov	s15, r3
 8001500:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001504:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001508:	eeb3 5b00 	vmov.f64	d5, #48	; 0x41800000  16.0
 800150c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001510:	ed97 6b08 	vldr	d6, [r7, #32]
 8001514:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001518:	ed87 7b08 	vstr	d7, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 800151c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001520:	ed9f 6b27 	vldr	d6, [pc, #156]	; 80015c0 <compensate_pressure+0x2a8>
 8001524:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152c:	d507      	bpl.n	800153e <compensate_pressure+0x226>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 800152e:	a324      	add	r3, pc, #144	; (adr r3, 80015c0 <compensate_pressure+0x2a8>)
 8001530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001534:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001538:	2303      	movs	r3, #3
 800153a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 800153e:	ed97 7b08 	vldr	d7, [r7, #32]
 8001542:	ed9f 6b21 	vldr	d6, [pc, #132]	; 80015c8 <compensate_pressure+0x2b0>
 8001546:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800154a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154e:	dd07      	ble.n	8001560 <compensate_pressure+0x248>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001550:	a31d      	add	r3, pc, #116	; (adr r3, 80015c8 <compensate_pressure+0x2b0>)
 8001552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001556:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 800155a:	2304      	movs	r3, #4
 800155c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        (*comp_pressure) = pressure;
 8001560:	68f9      	ldr	r1, [r7, #12]
 8001562:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001566:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 800156a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800156e:	4618      	mov	r0, r3
 8001570:	3734      	adds	r7, #52	; 0x34
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	f3af 8000 	nop.w
 8001580:	00000000 	.word	0x00000000
 8001584:	40ef4000 	.word	0x40ef4000
 8001588:	00000000 	.word	0x00000000
 800158c:	40e00000 	.word	0x40e00000
 8001590:	00000000 	.word	0x00000000
 8001594:	40f00000 	.word	0x40f00000
 8001598:	00000000 	.word	0x00000000
 800159c:	41200000 	.word	0x41200000
 80015a0:	00000000 	.word	0x00000000
 80015a4:	41300000 	.word	0x41300000
 80015a8:	00000000 	.word	0x00000000
 80015ac:	40b00000 	.word	0x40b00000
 80015b0:	00000000 	.word	0x00000000
 80015b4:	40b86a00 	.word	0x40b86a00
 80015b8:	00000000 	.word	0x00000000
 80015bc:	41e00000 	.word	0x41e00000
 80015c0:	00000000 	.word	0x00000000
 80015c4:	40dd4c00 	.word	0x40dd4c00
 80015c8:	00000000 	.word	0x00000000
 80015cc:	40fadb00 	.word	0x40fadb00

080015d0 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b085      	sub	sp, #20
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	db03      	blt.n	80015ec <st_check_boundaries+0x1c>
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	4a1c      	ldr	r2, [pc, #112]	; (8001658 <st_check_boundaries+0x88>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	dd09      	ble.n	8001600 <st_check_boundaries+0x30>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	db06      	blt.n	8001600 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a18      	ldr	r2, [pc, #96]	; (8001658 <st_check_boundaries+0x88>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	dc02      	bgt.n	8001600 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 80015fa:	23fa      	movs	r3, #250	; 0xfa
 80015fc:	73fb      	strb	r3, [r7, #15]
 80015fe:	e023      	b.n	8001648 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	db03      	blt.n	800160e <st_check_boundaries+0x3e>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4a13      	ldr	r2, [pc, #76]	; (8001658 <st_check_boundaries+0x88>)
 800160a:	4293      	cmp	r3, r2
 800160c:	dd09      	ble.n	8001622 <st_check_boundaries+0x52>
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	db06      	blt.n	8001622 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	4a10      	ldr	r2, [pc, #64]	; (8001658 <st_check_boundaries+0x88>)
 8001618:	4293      	cmp	r3, r2
 800161a:	dc02      	bgt.n	8001622 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 800161c:	23fb      	movs	r3, #251	; 0xfb
 800161e:	73fb      	strb	r3, [r7, #15]
 8001620:	e012      	b.n	8001648 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	db03      	blt.n	8001630 <st_check_boundaries+0x60>
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	4a0b      	ldr	r2, [pc, #44]	; (8001658 <st_check_boundaries+0x88>)
 800162c:	4293      	cmp	r3, r2
 800162e:	dd09      	ble.n	8001644 <st_check_boundaries+0x74>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	db03      	blt.n	800163e <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a07      	ldr	r2, [pc, #28]	; (8001658 <st_check_boundaries+0x88>)
 800163a:	4293      	cmp	r3, r2
 800163c:	dd02      	ble.n	8001644 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 800163e:	23f9      	movs	r3, #249	; 0xf9
 8001640:	73fb      	strb	r3, [r7, #15]
 8001642:	e001      	b.n	8001648 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001644:	2300      	movs	r3, #0
 8001646:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001648:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	000ffff0 	.word	0x000ffff0

0800165c <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f7ff f8e5 	bl	8000834 <bmp2_init>
 800166a:	4603      	mov	r3, r0
 800166c:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 800166e:	f107 0308 	add.w	r3, r7, #8
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff f9ca 	bl	8000a0e <bmp2_get_config>
 800167a:	4603      	mov	r3, r0
 800167c:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_OFF;
 800167e:	2300      	movs	r3, #0
 8001680:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001682:	2300      	movs	r3, #0
 8001684:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001686:	2303      	movs	r3, #3
 8001688:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 800168a:	f107 0308 	add.w	r3, r7, #8
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff f9fc 	bl	8000a8e <bmp2_set_config>
 8001696:	4603      	mov	r3, r0
 8001698:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 800169a:	f107 0308 	add.w	r3, r7, #8
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	4619      	mov	r1, r3
 80016a2:	2003      	movs	r0, #3
 80016a4:	f7ff fa2e 	bl	8000b04 <bmp2_set_power_mode>
 80016a8:	4603      	mov	r3, r0
 80016aa:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 80016ac:	f107 0108 	add.w	r1, r7, #8
 80016b0:	f107 0310 	add.w	r3, r7, #16
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fab8 	bl	8000c2c <bmp2_compute_meas_time>
 80016bc:	4603      	mov	r3, r0
 80016be:	75fb      	strb	r3, [r7, #23]

  return rslt;
 80016c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3718      	adds	r7, #24
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b096      	sub	sp, #88	; 0x58
 80016d0:	af02      	add	r7, sp, #8
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	607a      	str	r2, [r7, #4]
 80016d6:	603b      	str	r3, [r7, #0]
 80016d8:	4603      	mov	r3, r0
 80016da:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80016dc:	2300      	movs	r3, #0
 80016de:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80016e2:	2300      	movs	r3, #0
 80016e4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint8_t txarray[BMP2_SPI_BUFFER_LEN] = {0,};
 80016e8:	2300      	movs	r3, #0
 80016ea:	633b      	str	r3, [r7, #48]	; 0x30
 80016ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]
 80016fc:	615a      	str	r2, [r3, #20]
  uint8_t rxarray[BMP2_SPI_BUFFER_LEN] = {0,};
 80016fe:	2300      	movs	r3, #0
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	f107 0318 	add.w	r3, r7, #24
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]
 8001712:	615a      	str	r2, [r3, #20]
  uint8_t cs = *(uint8_t*)intf_ptr;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 800171c:	7bfb      	ldrb	r3, [r7, #15]

  /* Copy selected register address to transmit buffer */
  memcpy(&txarray[BMP2_REG_ADDR_INDEX],  &reg_addr,  BMP2_REG_ADDR_LEN);
 800171e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(BMP2_CS_Ports[cs], BMP2_CS_Pins[cs], GPIO_PIN_RESET);
 8001722:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001726:	4a26      	ldr	r2, [pc, #152]	; (80017c0 <bmp2_spi_read+0xf4>)
 8001728:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800172c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001730:	4a24      	ldr	r2, [pc, #144]	; (80017c4 <bmp2_spi_read+0xf8>)
 8001732:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001736:	2200      	movs	r2, #0
 8001738:	4619      	mov	r1, r3
 800173a:	f001 fa9b 	bl	8002c74 <HAL_GPIO_WritePin>

  /* Data exchange */
  status = HAL_SPI_TransmitReceive(BMP2_SPI, (uint8_t*)(&txarray), (uint8_t*)(&rxarray), length+BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	b29b      	uxth	r3, r3
 8001742:	3301      	adds	r3, #1
 8001744:	b29b      	uxth	r3, r3
 8001746:	f107 0214 	add.w	r2, r7, #20
 800174a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800174e:	2005      	movs	r0, #5
 8001750:	9000      	str	r0, [sp, #0]
 8001752:	481d      	ldr	r0, [pc, #116]	; (80017c8 <bmp2_spi_read+0xfc>)
 8001754:	f002 ff41 	bl	80045da <HAL_SPI_TransmitReceive>
 8001758:	4603      	mov	r3, r0
 800175a:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

  /* Disable all slaves */
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 800175e:	2300      	movs	r3, #0
 8001760:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001764:	e012      	b.n	800178c <bmp2_spi_read+0xc0>
  {
    HAL_GPIO_WritePin(BMP2_CS_Ports[i], BMP2_CS_Pins[i], GPIO_PIN_SET);
 8001766:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800176a:	4a15      	ldr	r2, [pc, #84]	; (80017c0 <bmp2_spi_read+0xf4>)
 800176c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001770:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001774:	4a13      	ldr	r2, [pc, #76]	; (80017c4 <bmp2_spi_read+0xf8>)
 8001776:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800177a:	2201      	movs	r2, #1
 800177c:	4619      	mov	r1, r3
 800177e:	f001 fa79 	bl	8002c74 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001782:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001786:	3301      	adds	r3, #1
 8001788:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800178c:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001790:	2b01      	cmp	r3, #1
 8001792:	d9e8      	bls.n	8001766 <bmp2_spi_read+0x9a>
  }

  if (status != HAL_OK)
 8001794:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001798:	2b00      	cmp	r3, #0
 800179a:	d002      	beq.n	80017a2 <bmp2_spi_read+0xd6>
  {
    // The BME2xx API calls for 0 return value as a success, and -1 returned as failure
    iError = (-1);
 800179c:	23ff      	movs	r3, #255	; 0xff
 800179e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  /* Copy data content from receive buffer */
  memcpy(reg_data, &rxarray[BMP2_DATA_INDEX], length);
 80017a2:	f107 0314 	add.w	r3, r7, #20
 80017a6:	3301      	adds	r3, #1
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4619      	mov	r1, r3
 80017ac:	68b8      	ldr	r0, [r7, #8]
 80017ae:	f005 fb09 	bl	8006dc4 <memcpy>

  return iError;
 80017b2:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3750      	adds	r7, #80	; 0x50
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000004 	.word	0x20000004
 80017c4:	2000000c 	.word	0x2000000c
 80017c8:	20000798 	.word	0x20000798

080017cc <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08c      	sub	sp, #48	; 0x30
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60b9      	str	r1, [r7, #8]
 80017d4:	607a      	str	r2, [r7, #4]
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	4603      	mov	r3, r0
 80017da:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80017e2:	2300      	movs	r3, #0
 80017e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t txarray[BMP2_SPI_BUFFER_LEN] = {0,};
 80017e8:	2300      	movs	r3, #0
 80017ea:	613b      	str	r3, [r7, #16]
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
 80017fc:	615a      	str	r2, [r3, #20]
  uint8_t cs = *(uint8_t*)intf_ptr;
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001806:	7bfb      	ldrb	r3, [r7, #15]

  /* Copy selected register address and data content to transmit buffer */
  memcpy(&txarray[BMP2_REG_ADDR_INDEX],  &reg_addr,  BMP2_REG_ADDR_LEN);
 8001808:	743b      	strb	r3, [r7, #16]
  memcpy(&txarray[BMP2_DATA_INDEX],       reg_data,  length);
 800180a:	f107 0310 	add.w	r3, r7, #16
 800180e:	3301      	adds	r3, #1
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	68b9      	ldr	r1, [r7, #8]
 8001814:	4618      	mov	r0, r3
 8001816:	f005 fad5 	bl	8006dc4 <memcpy>

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(BMP2_CS_Ports[cs], BMP2_CS_Pins[cs], GPIO_PIN_RESET);
 800181a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800181e:	4a20      	ldr	r2, [pc, #128]	; (80018a0 <bmp2_spi_write+0xd4>)
 8001820:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001824:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001828:	4a1e      	ldr	r2, [pc, #120]	; (80018a4 <bmp2_spi_write+0xd8>)
 800182a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800182e:	2200      	movs	r2, #0
 8001830:	4619      	mov	r1, r3
 8001832:	f001 fa1f 	bl	8002c74 <HAL_GPIO_WritePin>

  /* Data exchange */
  status = HAL_SPI_Transmit(BMP2_SPI, (uint8_t*)(&txarray), length+BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	b29b      	uxth	r3, r3
 800183a:	3301      	adds	r3, #1
 800183c:	b29a      	uxth	r2, r3
 800183e:	f107 0110 	add.w	r1, r7, #16
 8001842:	2305      	movs	r3, #5
 8001844:	4818      	ldr	r0, [pc, #96]	; (80018a8 <bmp2_spi_write+0xdc>)
 8001846:	f002 fd5a 	bl	80042fe <HAL_SPI_Transmit>
 800184a:	4603      	mov	r3, r0
 800184c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

  /* Disable all slaves */
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001850:	2300      	movs	r3, #0
 8001852:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001856:	e012      	b.n	800187e <bmp2_spi_write+0xb2>
  {
    HAL_GPIO_WritePin(BMP2_CS_Ports[i], BMP2_CS_Pins[i], GPIO_PIN_SET);
 8001858:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800185c:	4a10      	ldr	r2, [pc, #64]	; (80018a0 <bmp2_spi_write+0xd4>)
 800185e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001862:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001866:	4a0f      	ldr	r2, [pc, #60]	; (80018a4 <bmp2_spi_write+0xd8>)
 8001868:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800186c:	2201      	movs	r2, #1
 800186e:	4619      	mov	r1, r3
 8001870:	f001 fa00 	bl	8002c74 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001874:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001878:	3301      	adds	r3, #1
 800187a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800187e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001882:	2b01      	cmp	r3, #1
 8001884:	d9e8      	bls.n	8001858 <bmp2_spi_write+0x8c>
  }

  if (status != HAL_OK)
 8001886:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800188a:	2b00      	cmp	r3, #0
 800188c:	d002      	beq.n	8001894 <bmp2_spi_write+0xc8>
  {
    // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
    iError = (-1);
 800188e:	23ff      	movs	r3, #255	; 0xff
 8001890:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return iError;
 8001894:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001898:	4618      	mov	r0, r3
 800189a:	3730      	adds	r7, #48	; 0x30
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000004 	.word	0x20000004
 80018a4:	2000000c 	.word	0x2000000c
 80018a8:	20000798 	.word	0x20000798

080018ac <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a05      	ldr	r2, [pc, #20]	; (80018d0 <bmp2_delay_us+0x24>)
 80018ba:	fba2 2303 	umull	r2, r3, r2, r3
 80018be:	099b      	lsrs	r3, r3, #6
 80018c0:	4618      	mov	r0, r3
 80018c2:	f000 ff21 	bl	8002708 <HAL_Delay>
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	10624dd3 	.word	0x10624dd3

080018d4 <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08c      	sub	sp, #48	; 0x30
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMP2_E_NULL_PTR;
 80018dc:	23ff      	movs	r3, #255	; 0xff
 80018de:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    struct bmp2_status status;
    struct bmp2_data comp_data;
    double temp = -1.0;
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	4b19      	ldr	r3, [pc, #100]	; (800194c <BMP2_ReadTemperature_degC+0x78>)
 80018e8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    int8_t try = 10;
 80018ec:	230a      	movs	r3, #10
 80018ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    do {
      /* Read sensor status */
      rslt = bmp2_get_status(&status, dev);
 80018f2:	f107 031c 	add.w	r3, r7, #28
 80018f6:	6879      	ldr	r1, [r7, #4]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff f8d7 	bl	8000aac <bmp2_get_status>
 80018fe:	4603      	mov	r3, r0
 8001900:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
      /* Read compensated data */
      rslt = bmp2_get_sensor_data(&comp_data, dev);
 8001904:	f107 0308 	add.w	r3, r7, #8
 8001908:	6879      	ldr	r1, [r7, #4]
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff f90f 	bl	8000b2e <bmp2_get_sensor_data>
 8001910:	4603      	mov	r3, r0
 8001912:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
      temp = comp_data.temperature;
 8001916:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800191a:	e9c7 2308 	strd	r2, r3, [r7, #32]
      try--;
 800191e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001922:	b2db      	uxtb	r3, r3
 8001924:	3b01      	subs	r3, #1
 8001926:	b2db      	uxtb	r3, r3
 8001928:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 800192c:	7f3b      	ldrb	r3, [r7, #28]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <BMP2_ReadTemperature_degC+0x66>
 8001932:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001936:	2b00      	cmp	r3, #0
 8001938:	dcdb      	bgt.n	80018f2 <BMP2_ReadTemperature_degC+0x1e>

    return temp;
 800193a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800193e:	ec43 2b17 	vmov	d7, r2, r3
//
//	  /* Calculate measurement time in microseconds */
//	  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
//
//	  return rslt;
}
 8001942:	eeb0 0b47 	vmov.f64	d0, d7
 8001946:	3730      	adds	r7, #48	; 0x30
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	bff00000 	.word	0xbff00000

08001950 <Steering__temp>:
int press;
int n;
char data_msg[32];


void Steering__temp (int duty_cycle){
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	if (duty_cycle >=0 && duty_cycle <101){
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2b00      	cmp	r3, #0
 800195c:	db0b      	blt.n	8001976 <Steering__temp+0x26>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b64      	cmp	r3, #100	; 0x64
 8001962:	dc08      	bgt.n	8001976 <Steering__temp+0x26>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, duty_cycle*10);
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	4613      	mov	r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	4413      	add	r3, r2
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	461a      	mov	r2, r3
 8001970:	4b04      	ldr	r3, [pc, #16]	; (8001984 <Steering__temp+0x34>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	63da      	str	r2, [r3, #60]	; 0x3c
	}
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	2000025c 	.word	0x2000025c

08001988 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b088      	sub	sp, #32
 800198c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800198e:	f000 fe5e 	bl	800264e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001992:	f000 f891 	bl	8001ab8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001996:	f000 fa8b 	bl	8001eb0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800199a:	f000 fa2b 	bl	8001df4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800199e:	f000 fa59 	bl	8001e54 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 80019a2:	f000 f961 	bl	8001c68 <MX_TIM3_Init>
  MX_SPI4_Init();
 80019a6:	f000 f921 	bl	8001bec <MX_SPI4_Init>
  MX_TIM4_Init();
 80019aa:	f000 f9ab 	bl	8001d04 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 80019ae:	4835      	ldr	r0, [pc, #212]	; (8001a84 <main+0xfc>)
 80019b0:	f003 fa06 	bl	8004dc0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 80019b4:	4834      	ldr	r0, [pc, #208]	; (8001a88 <main+0x100>)
 80019b6:	f003 fa03 	bl	8004dc0 <HAL_TIM_Base_Start>
  Lcd_init();
 80019ba:	f7fe fede 	bl	800077a <Lcd_init>

  BMP2_Init(&hbmp2_1);
 80019be:	4833      	ldr	r0, [pc, #204]	; (8001a8c <main+0x104>)
 80019c0:	f7ff fe4c 	bl	800165c <BMP2_Init>


  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 80019c4:	2108      	movs	r1, #8
 80019c6:	4830      	ldr	r0, [pc, #192]	; (8001a88 <main+0x100>)
 80019c8:	f003 facc 	bl	8004f64 <HAL_TIM_PWM_Start>
  Steering__temp(50);
 80019cc:	2032      	movs	r0, #50	; 0x32
 80019ce:	f7ff ffbf 	bl	8001950 <Steering__temp>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  temp =  BMP2_ReadTemperature_degC(&hbmp2_1);
 80019d2:	482e      	ldr	r0, [pc, #184]	; (8001a8c <main+0x104>)
 80019d4:	f7ff ff7e 	bl	80018d4 <BMP2_ReadTemperature_degC>
 80019d8:	eeb0 7b40 	vmov.f64	d7, d0
 80019dc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80019e0:	4b2b      	ldr	r3, [pc, #172]	; (8001a90 <main+0x108>)
 80019e2:	edc3 7a00 	vstr	s15, [r3]
	  char data_msg[32];
	  n = sprintf(data_msg, "Temp: %4.02f \r\n", (float)temp);
 80019e6:	4b2a      	ldr	r3, [pc, #168]	; (8001a90 <main+0x108>)
 80019e8:	edd3 7a00 	vldr	s15, [r3]
 80019ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80019f0:	4638      	mov	r0, r7
 80019f2:	ec53 2b17 	vmov	r2, r3, d7
 80019f6:	4927      	ldr	r1, [pc, #156]	; (8001a94 <main+0x10c>)
 80019f8:	f005 fe3c 	bl	8007674 <siprintf>
 80019fc:	4603      	mov	r3, r0
 80019fe:	4a26      	ldr	r2, [pc, #152]	; (8001a98 <main+0x110>)
 8001a00:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart3, (uint8_t*)data_msg, n, 0xffff);
 8001a02:	4b25      	ldr	r3, [pc, #148]	; (8001a98 <main+0x110>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	4639      	mov	r1, r7
 8001a0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a0e:	4823      	ldr	r0, [pc, #140]	; (8001a9c <main+0x114>)
 8001a10:	f004 fa1a 	bl	8005e48 <HAL_UART_Transmit>

	  Lcd_clear();
 8001a14:	f7fe fe88 	bl	8000728 <Lcd_clear>
	  Lcd_put_cur(0, 0);
 8001a18:	2100      	movs	r1, #0
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	f7fe fe8e 	bl	800073c <Lcd_put_cur>

	  sprintf (buffer,"Set temp = %4.02f", stemp);
 8001a20:	4b1f      	ldr	r3, [pc, #124]	; (8001aa0 <main+0x118>)
 8001a22:	edd3 7a00 	vldr	s15, [r3]
 8001a26:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a2a:	ec53 2b17 	vmov	r2, r3, d7
 8001a2e:	491d      	ldr	r1, [pc, #116]	; (8001aa4 <main+0x11c>)
 8001a30:	481d      	ldr	r0, [pc, #116]	; (8001aa8 <main+0x120>)
 8001a32:	f005 fe1f 	bl	8007674 <siprintf>
	  Lcd_send_string(buffer);
 8001a36:	481c      	ldr	r0, [pc, #112]	; (8001aa8 <main+0x120>)
 8001a38:	f7fe fedc 	bl	80007f4 <Lcd_send_string>

	  Lcd_put_cur(1, 0);
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	2001      	movs	r0, #1
 8001a40:	f7fe fe7c 	bl	800073c <Lcd_put_cur>
//	  else{
//		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
//	  }

//	  printed= a_temp[i];
	  sprintf (buffer1,"Act temp = %4.02f", (float)temp);
 8001a44:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <main+0x108>)
 8001a46:	edd3 7a00 	vldr	s15, [r3]
 8001a4a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a4e:	ec53 2b17 	vmov	r2, r3, d7
 8001a52:	4916      	ldr	r1, [pc, #88]	; (8001aac <main+0x124>)
 8001a54:	4816      	ldr	r0, [pc, #88]	; (8001ab0 <main+0x128>)
 8001a56:	f005 fe0d 	bl	8007674 <siprintf>
	  i++;
 8001a5a:	4b16      	ldr	r3, [pc, #88]	; (8001ab4 <main+0x12c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	4a14      	ldr	r2, [pc, #80]	; (8001ab4 <main+0x12c>)
 8001a62:	6013      	str	r3, [r2, #0]
	  if (i >2){
 8001a64:	4b13      	ldr	r3, [pc, #76]	; (8001ab4 <main+0x12c>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	dd02      	ble.n	8001a72 <main+0xea>
		  i =0;
 8001a6c:	4b11      	ldr	r3, [pc, #68]	; (8001ab4 <main+0x12c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
	  }

	  Lcd_send_string(buffer1);
 8001a72:	480f      	ldr	r0, [pc, #60]	; (8001ab0 <main+0x128>)
 8001a74:	f7fe febe 	bl	80007f4 <Lcd_send_string>
	  HAL_Delay(400);
 8001a78:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001a7c:	f000 fe44 	bl	8002708 <HAL_Delay>
  {
 8001a80:	e7a7      	b.n	80019d2 <main+0x4a>
 8001a82:	bf00      	nop
 8001a84:	20000734 	.word	0x20000734
 8001a88:	2000025c 	.word	0x2000025c
 8001a8c:	20000010 	.word	0x20000010
 8001a90:	20000730 	.word	0x20000730
 8001a94:	08009a2c 	.word	0x08009a2c
 8001a98:	20000258 	.word	0x20000258
 8001a9c:	200002a8 	.word	0x200002a8
 8001aa0:	2000004c 	.word	0x2000004c
 8001aa4:	08009a3c 	.word	0x08009a3c
 8001aa8:	20000784 	.word	0x20000784
 8001aac:	08009a50 	.word	0x08009a50
 8001ab0:	20000800 	.word	0x20000800
 8001ab4:	20000248 	.word	0x20000248

08001ab8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b0b8      	sub	sp, #224	; 0xe0
 8001abc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001abe:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001ac2:	2234      	movs	r2, #52	; 0x34
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f005 f98a 	bl	8006de0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001acc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001adc:	f107 0308 	add.w	r3, r7, #8
 8001ae0:	2290      	movs	r2, #144	; 0x90
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f005 f97b 	bl	8006de0 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001aea:	f001 fa25 	bl	8002f38 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aee:	4b3c      	ldr	r3, [pc, #240]	; (8001be0 <SystemClock_Config+0x128>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af2:	4a3b      	ldr	r2, [pc, #236]	; (8001be0 <SystemClock_Config+0x128>)
 8001af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af8:	6413      	str	r3, [r2, #64]	; 0x40
 8001afa:	4b39      	ldr	r3, [pc, #228]	; (8001be0 <SystemClock_Config+0x128>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b02:	607b      	str	r3, [r7, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b06:	4b37      	ldr	r3, [pc, #220]	; (8001be4 <SystemClock_Config+0x12c>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b0e:	4a35      	ldr	r2, [pc, #212]	; (8001be4 <SystemClock_Config+0x12c>)
 8001b10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b14:	6013      	str	r3, [r2, #0]
 8001b16:	4b33      	ldr	r3, [pc, #204]	; (8001be4 <SystemClock_Config+0x12c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b1e:	603b      	str	r3, [r7, #0]
 8001b20:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b22:	2301      	movs	r3, #1
 8001b24:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001b28:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001b2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b30:	2302      	movs	r3, #2
 8001b32:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b36:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b3a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b3e:	2304      	movs	r3, #4
 8001b40:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001b44:	2360      	movs	r3, #96	; 0x60
 8001b46:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b50:	2304      	movs	r3, #4
 8001b52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b56:	2302      	movs	r3, #2
 8001b58:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b5c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001b60:	4618      	mov	r0, r3
 8001b62:	f001 fa49 	bl	8002ff8 <HAL_RCC_OscConfig>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001b6c:	f000 faca 	bl	8002104 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b70:	f001 f9f2 	bl	8002f58 <HAL_PWREx_EnableOverDrive>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001b7a:	f000 fac3 	bl	8002104 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b7e:	230f      	movs	r3, #15
 8001b80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b84:	2302      	movs	r3, #2
 8001b86:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b94:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001ba0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001ba4:	2103      	movs	r1, #3
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f001 fcd4 	bl	8003554 <HAL_RCC_ClockConfig>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <SystemClock_Config+0xfe>
  {
    Error_Handler();
 8001bb2:	f000 faa7 	bl	8002104 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8001bb6:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <SystemClock_Config+0x130>)
 8001bb8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bc4:	f107 0308 	add.w	r3, r7, #8
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f001 fec5 	bl	8003958 <HAL_RCCEx_PeriphCLKConfig>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <SystemClock_Config+0x120>
  {
    Error_Handler();
 8001bd4:	f000 fa96 	bl	8002104 <Error_Handler>
  }
}
 8001bd8:	bf00      	nop
 8001bda:	37e0      	adds	r7, #224	; 0xe0
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40023800 	.word	0x40023800
 8001be4:	40007000 	.word	0x40007000
 8001be8:	00200100 	.word	0x00200100

08001bec <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001bf0:	4b1b      	ldr	r3, [pc, #108]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001bf2:	4a1c      	ldr	r2, [pc, #112]	; (8001c64 <MX_SPI4_Init+0x78>)
 8001bf4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001bf6:	4b1a      	ldr	r3, [pc, #104]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001bf8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bfc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001bfe:	4b18      	ldr	r3, [pc, #96]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c04:	4b16      	ldr	r3, [pc, #88]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c06:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001c0a:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001c0c:	4b14      	ldr	r3, [pc, #80]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c0e:	2202      	movs	r2, #2
 8001c10:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c12:	4b13      	ldr	r3, [pc, #76]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c14:	2201      	movs	r2, #1
 8001c16:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001c18:	4b11      	ldr	r3, [pc, #68]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c1e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001c20:	4b0f      	ldr	r3, [pc, #60]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c22:	2210      	movs	r2, #16
 8001c24:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c26:	4b0e      	ldr	r3, [pc, #56]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c32:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8001c38:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c3a:	2207      	movs	r2, #7
 8001c3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c3e:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001c44:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001c4a:	4805      	ldr	r0, [pc, #20]	; (8001c60 <MX_SPI4_Init+0x74>)
 8001c4c:	f002 faac 	bl	80041a8 <HAL_SPI_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8001c56:	f000 fa55 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000798 	.word	0x20000798
 8001c64:	40013400 	.word	0x40013400

08001c68 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b088      	sub	sp, #32
 8001c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c6e:	f107 0310 	add.w	r3, r7, #16
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	605a      	str	r2, [r3, #4]
 8001c78:	609a      	str	r2, [r3, #8]
 8001c7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c86:	4b1d      	ldr	r3, [pc, #116]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001c88:	4a1d      	ldr	r2, [pc, #116]	; (8001d00 <MX_TIM3_Init+0x98>)
 8001c8a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001c8e:	225f      	movs	r2, #95	; 0x5f
 8001c90:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c92:	4b1a      	ldr	r3, [pc, #104]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65534;
 8001c98:	4b18      	ldr	r3, [pc, #96]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001c9a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001c9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca0:	4b16      	ldr	r3, [pc, #88]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca6:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cac:	4813      	ldr	r0, [pc, #76]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001cae:	f003 f82f 	bl	8004d10 <HAL_TIM_Base_Init>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001cb8:	f000 fa24 	bl	8002104 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cc0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cc2:	f107 0310 	add.w	r3, r7, #16
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	480c      	ldr	r0, [pc, #48]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001cca:	f003 fb59 	bl	8005380 <HAL_TIM_ConfigClockSource>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001cd4:	f000 fa16 	bl	8002104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ce0:	1d3b      	adds	r3, r7, #4
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4805      	ldr	r0, [pc, #20]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001ce6:	f003 ffd3 	bl	8005c90 <HAL_TIMEx_MasterConfigSynchronization>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001cf0:	f000 fa08 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cf4:	bf00      	nop
 8001cf6:	3720      	adds	r7, #32
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20000734 	.word	0x20000734
 8001d00:	40000400 	.word	0x40000400

08001d04 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08e      	sub	sp, #56	; 0x38
 8001d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]
 8001d16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d18:	f107 031c 	add.w	r3, r7, #28
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d24:	463b      	mov	r3, r7
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]
 8001d2c:	609a      	str	r2, [r3, #8]
 8001d2e:	60da      	str	r2, [r3, #12]
 8001d30:	611a      	str	r2, [r3, #16]
 8001d32:	615a      	str	r2, [r3, #20]
 8001d34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d36:	4b2d      	ldr	r3, [pc, #180]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001d38:	4a2d      	ldr	r2, [pc, #180]	; (8001df0 <MX_TIM4_Init+0xec>)
 8001d3a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 95;
 8001d3c:	4b2b      	ldr	r3, [pc, #172]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001d3e:	225f      	movs	r2, #95	; 0x5f
 8001d40:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d42:	4b2a      	ldr	r3, [pc, #168]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001d48:	4b28      	ldr	r3, [pc, #160]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001d4a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d4e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d50:	4b26      	ldr	r3, [pc, #152]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d56:	4b25      	ldr	r3, [pc, #148]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d5c:	4823      	ldr	r0, [pc, #140]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001d5e:	f002 ffd7 	bl	8004d10 <HAL_TIM_Base_Init>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001d68:	f000 f9cc 	bl	8002104 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d70:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d76:	4619      	mov	r1, r3
 8001d78:	481c      	ldr	r0, [pc, #112]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001d7a:	f003 fb01 	bl	8005380 <HAL_TIM_ConfigClockSource>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001d84:	f000 f9be 	bl	8002104 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001d88:	4818      	ldr	r0, [pc, #96]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001d8a:	f003 f889 	bl	8004ea0 <HAL_TIM_PWM_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001d94:	f000 f9b6 	bl	8002104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001da0:	f107 031c 	add.w	r3, r7, #28
 8001da4:	4619      	mov	r1, r3
 8001da6:	4811      	ldr	r0, [pc, #68]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001da8:	f003 ff72 	bl	8005c90 <HAL_TIMEx_MasterConfigSynchronization>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001db2:	f000 f9a7 	bl	8002104 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db6:	2360      	movs	r3, #96	; 0x60
 8001db8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8001dba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001dbe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001dc8:	463b      	mov	r3, r7
 8001dca:	2208      	movs	r2, #8
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4807      	ldr	r0, [pc, #28]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001dd0:	f003 f9c2 	bl	8005158 <HAL_TIM_PWM_ConfigChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8001dda:	f000 f993 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001dde:	4803      	ldr	r0, [pc, #12]	; (8001dec <MX_TIM4_Init+0xe8>)
 8001de0:	f000 fa32 	bl	8002248 <HAL_TIM_MspPostInit>

}
 8001de4:	bf00      	nop
 8001de6:	3738      	adds	r7, #56	; 0x38
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	2000025c 	.word	0x2000025c
 8001df0:	40000800 	.word	0x40000800

08001df4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001df8:	4b14      	ldr	r3, [pc, #80]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001dfa:	4a15      	ldr	r2, [pc, #84]	; (8001e50 <MX_USART3_UART_Init+0x5c>)
 8001dfc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001dfe:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001e00:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001e04:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e06:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e0c:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e12:	4b0e      	ldr	r3, [pc, #56]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e18:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001e1a:	220c      	movs	r2, #12
 8001e1c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e24:	4b09      	ldr	r3, [pc, #36]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e2a:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e30:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e36:	4805      	ldr	r0, [pc, #20]	; (8001e4c <MX_USART3_UART_Init+0x58>)
 8001e38:	f003 ffb8 	bl	8005dac <HAL_UART_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001e42:	f000 f95f 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	200002a8 	.word	0x200002a8
 8001e50:	40004800 	.word	0x40004800

08001e54 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001e58:	4b14      	ldr	r3, [pc, #80]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e5a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001e5e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001e60:	4b12      	ldr	r3, [pc, #72]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e62:	2206      	movs	r2, #6
 8001e64:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001e66:	4b11      	ldr	r3, [pc, #68]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e68:	2202      	movs	r2, #2
 8001e6a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001e6c:	4b0f      	ldr	r3, [pc, #60]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001e72:	4b0e      	ldr	r3, [pc, #56]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e74:	2202      	movs	r2, #2
 8001e76:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001e78:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001e84:	4b09      	ldr	r3, [pc, #36]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001e8a:	4b08      	ldr	r3, [pc, #32]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001e90:	4b06      	ldr	r3, [pc, #24]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001e96:	4805      	ldr	r0, [pc, #20]	; (8001eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e98:	f000 ff05 	bl	8002ca6 <HAL_PCD_Init>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001ea2:	f000 f92f 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	2000032c 	.word	0x2000032c

08001eb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08e      	sub	sp, #56	; 0x38
 8001eb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
 8001ebe:	605a      	str	r2, [r3, #4]
 8001ec0:	609a      	str	r2, [r3, #8]
 8001ec2:	60da      	str	r2, [r3, #12]
 8001ec4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ec6:	4b89      	ldr	r3, [pc, #548]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	4a88      	ldr	r2, [pc, #544]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001ecc:	f043 0310 	orr.w	r3, r3, #16
 8001ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed2:	4b86      	ldr	r3, [pc, #536]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	f003 0310 	and.w	r3, r3, #16
 8001eda:	623b      	str	r3, [r7, #32]
 8001edc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ede:	4b83      	ldr	r3, [pc, #524]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	4a82      	ldr	r2, [pc, #520]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001ee4:	f043 0304 	orr.w	r3, r3, #4
 8001ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eea:	4b80      	ldr	r3, [pc, #512]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	f003 0304 	and.w	r3, r3, #4
 8001ef2:	61fb      	str	r3, [r7, #28]
 8001ef4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ef6:	4b7d      	ldr	r3, [pc, #500]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	4a7c      	ldr	r2, [pc, #496]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001efc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f00:	6313      	str	r3, [r2, #48]	; 0x30
 8001f02:	4b7a      	ldr	r3, [pc, #488]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f0a:	61bb      	str	r3, [r7, #24]
 8001f0c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0e:	4b77      	ldr	r3, [pc, #476]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	4a76      	ldr	r2, [pc, #472]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f14:	f043 0302 	orr.w	r3, r3, #2
 8001f18:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1a:	4b74      	ldr	r3, [pc, #464]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	617b      	str	r3, [r7, #20]
 8001f24:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f26:	4b71      	ldr	r3, [pc, #452]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	4a70      	ldr	r2, [pc, #448]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f2c:	f043 0320 	orr.w	r3, r3, #32
 8001f30:	6313      	str	r3, [r2, #48]	; 0x30
 8001f32:	4b6e      	ldr	r3, [pc, #440]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f36:	f003 0320 	and.w	r3, r3, #32
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f3e:	4b6b      	ldr	r3, [pc, #428]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4a6a      	ldr	r2, [pc, #424]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f44:	f043 0308 	orr.w	r3, r3, #8
 8001f48:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4a:	4b68      	ldr	r3, [pc, #416]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f003 0308 	and.w	r3, r3, #8
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f56:	4b65      	ldr	r3, [pc, #404]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	4a64      	ldr	r2, [pc, #400]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f60:	6313      	str	r3, [r2, #48]	; 0x30
 8001f62:	4b62      	ldr	r3, [pc, #392]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f6a:	60bb      	str	r3, [r7, #8]
 8001f6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6e:	4b5f      	ldr	r3, [pc, #380]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	4a5e      	ldr	r2, [pc, #376]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7a:	4b5c      	ldr	r3, [pc, #368]	; (80020ec <MX_GPIO_Init+0x23c>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	607b      	str	r3, [r7, #4]
 8001f84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BMP280_CS2_Pin|BMP280_CS1_Pin|D6_Pin|D5_Pin
 8001f86:	2200      	movs	r2, #0
 8001f88:	f642 2118 	movw	r1, #10776	; 0x2a18
 8001f8c:	4858      	ldr	r0, [pc, #352]	; (80020f0 <MX_GPIO_Init+0x240>)
 8001f8e:	f000 fe71 	bl	8002c74 <HAL_GPIO_WritePin>
                          |EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001f92:	2200      	movs	r2, #0
 8001f94:	f244 0181 	movw	r1, #16513	; 0x4081
 8001f98:	4856      	ldr	r0, [pc, #344]	; (80020f4 <MX_GPIO_Init+0x244>)
 8001f9a:	f000 fe6b 	bl	8002c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, D7_Pin|D4_Pin|RW_Pin, GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001fa4:	4854      	ldr	r0, [pc, #336]	; (80020f8 <MX_GPIO_Init+0x248>)
 8001fa6:	f000 fe65 	bl	8002c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|RS_Pin, GPIO_PIN_RESET);
 8001faa:	2200      	movs	r2, #0
 8001fac:	f244 0140 	movw	r1, #16448	; 0x4040
 8001fb0:	4852      	ldr	r0, [pc, #328]	; (80020fc <MX_GPIO_Init+0x24c>)
 8001fb2:	f000 fe5f 	bl	8002c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BMP280_CS2_Pin BMP280_CS1_Pin D6_Pin D5_Pin
                           EN_Pin */
  GPIO_InitStruct.Pin = BMP280_CS2_Pin|BMP280_CS1_Pin|D6_Pin|D5_Pin
 8001fb6:	f642 2318 	movw	r3, #10776	; 0x2a18
 8001fba:	627b      	str	r3, [r7, #36]	; 0x24
                          |EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4848      	ldr	r0, [pc, #288]	; (80020f0 <MX_GPIO_Init+0x240>)
 8001fd0:	f000 fca4 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001fd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fda:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001fde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001fe4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4845      	ldr	r0, [pc, #276]	; (8002100 <MX_GPIO_Init+0x250>)
 8001fec:	f000 fc96 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_MDC_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002000:	230b      	movs	r3, #11
 8002002:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_MDC_GPIO_Port, &GPIO_InitStruct);
 8002004:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002008:	4619      	mov	r1, r3
 800200a:	483d      	ldr	r0, [pc, #244]	; (8002100 <MX_GPIO_Init+0x250>)
 800200c:	f000 fc86 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002010:	f244 0381 	movw	r3, #16513	; 0x4081
 8002014:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002016:	2301      	movs	r3, #1
 8002018:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201e:	2300      	movs	r3, #0
 8002020:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002022:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002026:	4619      	mov	r1, r3
 8002028:	4832      	ldr	r0, [pc, #200]	; (80020f4 <MX_GPIO_Init+0x244>)
 800202a:	f000 fc77 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin RW_Pin */
  GPIO_InitStruct.Pin = D7_Pin|RW_Pin;
 800202e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002034:	2301      	movs	r3, #1
 8002036:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800203c:	2300      	movs	r3, #0
 800203e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002040:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002044:	4619      	mov	r1, r3
 8002046:	482c      	ldr	r0, [pc, #176]	; (80020f8 <MX_GPIO_Init+0x248>)
 8002048:	f000 fc68 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : D4_Pin */
  GPIO_InitStruct.Pin = D4_Pin;
 800204c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002050:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002052:	2301      	movs	r3, #1
 8002054:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800205a:	2301      	movs	r3, #1
 800205c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(D4_GPIO_Port, &GPIO_InitStruct);
 800205e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002062:	4619      	mov	r1, r3
 8002064:	4824      	ldr	r0, [pc, #144]	; (80020f8 <MX_GPIO_Init+0x248>)
 8002066:	f000 fc59 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800206a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800206e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002070:	2302      	movs	r3, #2
 8002072:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002078:	2303      	movs	r3, #3
 800207a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800207c:	230b      	movs	r3, #11
 800207e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002080:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002084:	4619      	mov	r1, r3
 8002086:	481b      	ldr	r0, [pc, #108]	; (80020f4 <MX_GPIO_Init+0x244>)
 8002088:	f000 fc48 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_PowerSwitchOn_Pin RS_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin|RS_Pin;
 800208c:	f244 0340 	movw	r3, #16448	; 0x4040
 8002090:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002092:	2301      	movs	r3, #1
 8002094:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209a:	2300      	movs	r3, #0
 800209c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800209e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020a2:	4619      	mov	r1, r3
 80020a4:	4815      	ldr	r0, [pc, #84]	; (80020fc <MX_GPIO_Init+0x24c>)
 80020a6:	f000 fc39 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80020aa:	2380      	movs	r3, #128	; 0x80
 80020ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ae:	2300      	movs	r3, #0
 80020b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80020b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ba:	4619      	mov	r1, r3
 80020bc:	480f      	ldr	r0, [pc, #60]	; (80020fc <MX_GPIO_Init+0x24c>)
 80020be:	f000 fc2d 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80020c2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80020c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c8:	2302      	movs	r3, #2
 80020ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d0:	2303      	movs	r3, #3
 80020d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020d4:	230b      	movs	r3, #11
 80020d6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020dc:	4619      	mov	r1, r3
 80020de:	4807      	ldr	r0, [pc, #28]	; (80020fc <MX_GPIO_Init+0x24c>)
 80020e0:	f000 fc1c 	bl	800291c <HAL_GPIO_Init>

}
 80020e4:	bf00      	nop
 80020e6:	3738      	adds	r7, #56	; 0x38
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40020400 	.word	0x40020400
 80020f8:	40021400 	.word	0x40021400
 80020fc:	40021800 	.word	0x40021800
 8002100:	40020800 	.word	0x40020800

08002104 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002108:	b672      	cpsid	i
}
 800210a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800210c:	e7fe      	b.n	800210c <Error_Handler+0x8>
	...

08002110 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002116:	4b0f      	ldr	r3, [pc, #60]	; (8002154 <HAL_MspInit+0x44>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211a:	4a0e      	ldr	r2, [pc, #56]	; (8002154 <HAL_MspInit+0x44>)
 800211c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002120:	6413      	str	r3, [r2, #64]	; 0x40
 8002122:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <HAL_MspInit+0x44>)
 8002124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800212a:	607b      	str	r3, [r7, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800212e:	4b09      	ldr	r3, [pc, #36]	; (8002154 <HAL_MspInit+0x44>)
 8002130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002132:	4a08      	ldr	r2, [pc, #32]	; (8002154 <HAL_MspInit+0x44>)
 8002134:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002138:	6453      	str	r3, [r2, #68]	; 0x44
 800213a:	4b06      	ldr	r3, [pc, #24]	; (8002154 <HAL_MspInit+0x44>)
 800213c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800213e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002142:	603b      	str	r3, [r7, #0]
 8002144:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	40023800 	.word	0x40023800

08002158 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b08a      	sub	sp, #40	; 0x28
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002160:	f107 0314 	add.w	r3, r7, #20
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	605a      	str	r2, [r3, #4]
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	60da      	str	r2, [r3, #12]
 800216e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a17      	ldr	r2, [pc, #92]	; (80021d4 <HAL_SPI_MspInit+0x7c>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d127      	bne.n	80021ca <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 800217a:	4b17      	ldr	r3, [pc, #92]	; (80021d8 <HAL_SPI_MspInit+0x80>)
 800217c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217e:	4a16      	ldr	r2, [pc, #88]	; (80021d8 <HAL_SPI_MspInit+0x80>)
 8002180:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002184:	6453      	str	r3, [r2, #68]	; 0x44
 8002186:	4b14      	ldr	r3, [pc, #80]	; (80021d8 <HAL_SPI_MspInit+0x80>)
 8002188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002192:	4b11      	ldr	r3, [pc, #68]	; (80021d8 <HAL_SPI_MspInit+0x80>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	4a10      	ldr	r2, [pc, #64]	; (80021d8 <HAL_SPI_MspInit+0x80>)
 8002198:	f043 0310 	orr.w	r3, r3, #16
 800219c:	6313      	str	r3, [r2, #48]	; 0x30
 800219e:	4b0e      	ldr	r3, [pc, #56]	; (80021d8 <HAL_SPI_MspInit+0x80>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	f003 0310 	and.w	r3, r3, #16
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80021aa:	2364      	movs	r3, #100	; 0x64
 80021ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ae:	2302      	movs	r3, #2
 80021b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b6:	2303      	movs	r3, #3
 80021b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80021ba:	2305      	movs	r3, #5
 80021bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021be:	f107 0314 	add.w	r3, r7, #20
 80021c2:	4619      	mov	r1, r3
 80021c4:	4805      	ldr	r0, [pc, #20]	; (80021dc <HAL_SPI_MspInit+0x84>)
 80021c6:	f000 fba9 	bl	800291c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 80021ca:	bf00      	nop
 80021cc:	3728      	adds	r7, #40	; 0x28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40013400 	.word	0x40013400
 80021d8:	40023800 	.word	0x40023800
 80021dc:	40021000 	.word	0x40021000

080021e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a13      	ldr	r2, [pc, #76]	; (800223c <HAL_TIM_Base_MspInit+0x5c>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d10c      	bne.n	800220c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021f2:	4b13      	ldr	r3, [pc, #76]	; (8002240 <HAL_TIM_Base_MspInit+0x60>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	4a12      	ldr	r2, [pc, #72]	; (8002240 <HAL_TIM_Base_MspInit+0x60>)
 80021f8:	f043 0302 	orr.w	r3, r3, #2
 80021fc:	6413      	str	r3, [r2, #64]	; 0x40
 80021fe:	4b10      	ldr	r3, [pc, #64]	; (8002240 <HAL_TIM_Base_MspInit+0x60>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800220a:	e010      	b.n	800222e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a0c      	ldr	r2, [pc, #48]	; (8002244 <HAL_TIM_Base_MspInit+0x64>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d10b      	bne.n	800222e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002216:	4b0a      	ldr	r3, [pc, #40]	; (8002240 <HAL_TIM_Base_MspInit+0x60>)
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	4a09      	ldr	r2, [pc, #36]	; (8002240 <HAL_TIM_Base_MspInit+0x60>)
 800221c:	f043 0304 	orr.w	r3, r3, #4
 8002220:	6413      	str	r3, [r2, #64]	; 0x40
 8002222:	4b07      	ldr	r3, [pc, #28]	; (8002240 <HAL_TIM_Base_MspInit+0x60>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	f003 0304 	and.w	r3, r3, #4
 800222a:	60bb      	str	r3, [r7, #8]
 800222c:	68bb      	ldr	r3, [r7, #8]
}
 800222e:	bf00      	nop
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	40000400 	.word	0x40000400
 8002240:	40023800 	.word	0x40023800
 8002244:	40000800 	.word	0x40000800

08002248 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b088      	sub	sp, #32
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002250:	f107 030c 	add.w	r3, r7, #12
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	605a      	str	r2, [r3, #4]
 800225a:	609a      	str	r2, [r3, #8]
 800225c:	60da      	str	r2, [r3, #12]
 800225e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a11      	ldr	r2, [pc, #68]	; (80022ac <HAL_TIM_MspPostInit+0x64>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d11c      	bne.n	80022a4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800226a:	4b11      	ldr	r3, [pc, #68]	; (80022b0 <HAL_TIM_MspPostInit+0x68>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	4a10      	ldr	r2, [pc, #64]	; (80022b0 <HAL_TIM_MspPostInit+0x68>)
 8002270:	f043 0308 	orr.w	r3, r3, #8
 8002274:	6313      	str	r3, [r2, #48]	; 0x30
 8002276:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <HAL_TIM_MspPostInit+0x68>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227a:	f003 0308 	and.w	r3, r3, #8
 800227e:	60bb      	str	r3, [r7, #8]
 8002280:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002282:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002286:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002290:	2300      	movs	r3, #0
 8002292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002294:	2302      	movs	r3, #2
 8002296:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002298:	f107 030c 	add.w	r3, r7, #12
 800229c:	4619      	mov	r1, r3
 800229e:	4805      	ldr	r0, [pc, #20]	; (80022b4 <HAL_TIM_MspPostInit+0x6c>)
 80022a0:	f000 fb3c 	bl	800291c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80022a4:	bf00      	nop
 80022a6:	3720      	adds	r7, #32
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40000800 	.word	0x40000800
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40020c00 	.word	0x40020c00

080022b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08a      	sub	sp, #40	; 0x28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	609a      	str	r2, [r3, #8]
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a17      	ldr	r2, [pc, #92]	; (8002334 <HAL_UART_MspInit+0x7c>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d128      	bne.n	800232c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80022da:	4b17      	ldr	r3, [pc, #92]	; (8002338 <HAL_UART_MspInit+0x80>)
 80022dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022de:	4a16      	ldr	r2, [pc, #88]	; (8002338 <HAL_UART_MspInit+0x80>)
 80022e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022e4:	6413      	str	r3, [r2, #64]	; 0x40
 80022e6:	4b14      	ldr	r3, [pc, #80]	; (8002338 <HAL_UART_MspInit+0x80>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022ee:	613b      	str	r3, [r7, #16]
 80022f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022f2:	4b11      	ldr	r3, [pc, #68]	; (8002338 <HAL_UART_MspInit+0x80>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	4a10      	ldr	r2, [pc, #64]	; (8002338 <HAL_UART_MspInit+0x80>)
 80022f8:	f043 0308 	orr.w	r3, r3, #8
 80022fc:	6313      	str	r3, [r2, #48]	; 0x30
 80022fe:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <HAL_UART_MspInit+0x80>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002302:	f003 0308 	and.w	r3, r3, #8
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800230a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800230e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002310:	2302      	movs	r3, #2
 8002312:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002318:	2303      	movs	r3, #3
 800231a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800231c:	2307      	movs	r3, #7
 800231e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	4619      	mov	r1, r3
 8002326:	4805      	ldr	r0, [pc, #20]	; (800233c <HAL_UART_MspInit+0x84>)
 8002328:	f000 faf8 	bl	800291c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800232c:	bf00      	nop
 800232e:	3728      	adds	r7, #40	; 0x28
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40004800 	.word	0x40004800
 8002338:	40023800 	.word	0x40023800
 800233c:	40020c00 	.word	0x40020c00

08002340 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08a      	sub	sp, #40	; 0x28
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002348:	f107 0314 	add.w	r3, r7, #20
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
 8002354:	60da      	str	r2, [r3, #12]
 8002356:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002360:	d141      	bne.n	80023e6 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002362:	4b23      	ldr	r3, [pc, #140]	; (80023f0 <HAL_PCD_MspInit+0xb0>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	4a22      	ldr	r2, [pc, #136]	; (80023f0 <HAL_PCD_MspInit+0xb0>)
 8002368:	f043 0301 	orr.w	r3, r3, #1
 800236c:	6313      	str	r3, [r2, #48]	; 0x30
 800236e:	4b20      	ldr	r3, [pc, #128]	; (80023f0 <HAL_PCD_MspInit+0xb0>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	613b      	str	r3, [r7, #16]
 8002378:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800237a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800237e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002380:	2302      	movs	r3, #2
 8002382:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002388:	2303      	movs	r3, #3
 800238a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800238c:	230a      	movs	r3, #10
 800238e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	4619      	mov	r1, r3
 8002396:	4817      	ldr	r0, [pc, #92]	; (80023f4 <HAL_PCD_MspInit+0xb4>)
 8002398:	f000 fac0 	bl	800291c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800239c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023a2:	2300      	movs	r3, #0
 80023a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80023aa:	f107 0314 	add.w	r3, r7, #20
 80023ae:	4619      	mov	r1, r3
 80023b0:	4810      	ldr	r0, [pc, #64]	; (80023f4 <HAL_PCD_MspInit+0xb4>)
 80023b2:	f000 fab3 	bl	800291c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80023b6:	4b0e      	ldr	r3, [pc, #56]	; (80023f0 <HAL_PCD_MspInit+0xb0>)
 80023b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ba:	4a0d      	ldr	r2, [pc, #52]	; (80023f0 <HAL_PCD_MspInit+0xb0>)
 80023bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023c0:	6353      	str	r3, [r2, #52]	; 0x34
 80023c2:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <HAL_PCD_MspInit+0xb0>)
 80023c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	4b08      	ldr	r3, [pc, #32]	; (80023f0 <HAL_PCD_MspInit+0xb0>)
 80023d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d2:	4a07      	ldr	r2, [pc, #28]	; (80023f0 <HAL_PCD_MspInit+0xb0>)
 80023d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023d8:	6453      	str	r3, [r2, #68]	; 0x44
 80023da:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <HAL_PCD_MspInit+0xb0>)
 80023dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023e2:	60bb      	str	r3, [r7, #8]
 80023e4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80023e6:	bf00      	nop
 80023e8:	3728      	adds	r7, #40	; 0x28
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40020000 	.word	0x40020000

080023f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023fc:	e7fe      	b.n	80023fc <NMI_Handler+0x4>

080023fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002402:	e7fe      	b.n	8002402 <HardFault_Handler+0x4>

08002404 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002408:	e7fe      	b.n	8002408 <MemManage_Handler+0x4>

0800240a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800240a:	b480      	push	{r7}
 800240c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800240e:	e7fe      	b.n	800240e <BusFault_Handler+0x4>

08002410 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002414:	e7fe      	b.n	8002414 <UsageFault_Handler+0x4>

08002416 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002416:	b480      	push	{r7}
 8002418:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002428:	bf00      	nop
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002432:	b480      	push	{r7}
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002444:	f000 f940 	bl	80026c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002448:	bf00      	nop
 800244a:	bd80      	pop	{r7, pc}

0800244c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
	return 1;
 8002450:	2301      	movs	r3, #1
}
 8002452:	4618      	mov	r0, r3
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <_kill>:

int _kill(int pid, int sig)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002466:	f004 fc83 	bl	8006d70 <__errno>
 800246a:	4603      	mov	r3, r0
 800246c:	2216      	movs	r2, #22
 800246e:	601a      	str	r2, [r3, #0]
	return -1;
 8002470:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002474:	4618      	mov	r0, r3
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <_exit>:

void _exit (int status)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002484:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f7ff ffe7 	bl	800245c <_kill>
	while (1) {}		/* Make sure we hang here */
 800248e:	e7fe      	b.n	800248e <_exit+0x12>

08002490 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b086      	sub	sp, #24
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
 80024a0:	e00a      	b.n	80024b8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024a2:	f3af 8000 	nop.w
 80024a6:	4601      	mov	r1, r0
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	1c5a      	adds	r2, r3, #1
 80024ac:	60ba      	str	r2, [r7, #8]
 80024ae:	b2ca      	uxtb	r2, r1
 80024b0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	3301      	adds	r3, #1
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	697a      	ldr	r2, [r7, #20]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	429a      	cmp	r2, r3
 80024be:	dbf0      	blt.n	80024a2 <_read+0x12>
	}

return len;
 80024c0:	687b      	ldr	r3, [r7, #4]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3718      	adds	r7, #24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b086      	sub	sp, #24
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	60f8      	str	r0, [r7, #12]
 80024d2:	60b9      	str	r1, [r7, #8]
 80024d4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	e009      	b.n	80024f0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	1c5a      	adds	r2, r3, #1
 80024e0:	60ba      	str	r2, [r7, #8]
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	3301      	adds	r3, #1
 80024ee:	617b      	str	r3, [r7, #20]
 80024f0:	697a      	ldr	r2, [r7, #20]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	dbf1      	blt.n	80024dc <_write+0x12>
	}
	return len;
 80024f8:	687b      	ldr	r3, [r7, #4]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3718      	adds	r7, #24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <_close>:

int _close(int file)
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
	return -1;
 800250a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800250e:	4618      	mov	r0, r3
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800251a:	b480      	push	{r7}
 800251c:	b083      	sub	sp, #12
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
 8002522:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800252a:	605a      	str	r2, [r3, #4]
	return 0;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <_isatty>:

int _isatty(int file)
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
	return 1;
 8002542:	2301      	movs	r3, #1
}
 8002544:	4618      	mov	r0, r3
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
	return 0;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3714      	adds	r7, #20
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
	...

0800256c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002574:	4a14      	ldr	r2, [pc, #80]	; (80025c8 <_sbrk+0x5c>)
 8002576:	4b15      	ldr	r3, [pc, #84]	; (80025cc <_sbrk+0x60>)
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002580:	4b13      	ldr	r3, [pc, #76]	; (80025d0 <_sbrk+0x64>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d102      	bne.n	800258e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002588:	4b11      	ldr	r3, [pc, #68]	; (80025d0 <_sbrk+0x64>)
 800258a:	4a12      	ldr	r2, [pc, #72]	; (80025d4 <_sbrk+0x68>)
 800258c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800258e:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <_sbrk+0x64>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4413      	add	r3, r2
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	429a      	cmp	r2, r3
 800259a:	d207      	bcs.n	80025ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800259c:	f004 fbe8 	bl	8006d70 <__errno>
 80025a0:	4603      	mov	r3, r0
 80025a2:	220c      	movs	r2, #12
 80025a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025aa:	e009      	b.n	80025c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025ac:	4b08      	ldr	r3, [pc, #32]	; (80025d0 <_sbrk+0x64>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025b2:	4b07      	ldr	r3, [pc, #28]	; (80025d0 <_sbrk+0x64>)
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4413      	add	r3, r2
 80025ba:	4a05      	ldr	r2, [pc, #20]	; (80025d0 <_sbrk+0x64>)
 80025bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025be:	68fb      	ldr	r3, [r7, #12]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20080000 	.word	0x20080000
 80025cc:	00000400 	.word	0x00000400
 80025d0:	2000024c 	.word	0x2000024c
 80025d4:	20000848 	.word	0x20000848

080025d8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025dc:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <SystemInit+0x20>)
 80025de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e2:	4a05      	ldr	r2, [pc, #20]	; (80025f8 <SystemInit+0x20>)
 80025e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	e000ed00 	.word	0xe000ed00

080025fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002634 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002600:	480d      	ldr	r0, [pc, #52]	; (8002638 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002602:	490e      	ldr	r1, [pc, #56]	; (800263c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002604:	4a0e      	ldr	r2, [pc, #56]	; (8002640 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002606:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002608:	e002      	b.n	8002610 <LoopCopyDataInit>

0800260a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800260a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800260c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800260e:	3304      	adds	r3, #4

08002610 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002610:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002612:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002614:	d3f9      	bcc.n	800260a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002616:	4a0b      	ldr	r2, [pc, #44]	; (8002644 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002618:	4c0b      	ldr	r4, [pc, #44]	; (8002648 <LoopFillZerobss+0x26>)
  movs r3, #0
 800261a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800261c:	e001      	b.n	8002622 <LoopFillZerobss>

0800261e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800261e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002620:	3204      	adds	r2, #4

08002622 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002622:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002624:	d3fb      	bcc.n	800261e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002626:	f7ff ffd7 	bl	80025d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800262a:	f004 fba7 	bl	8006d7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800262e:	f7ff f9ab 	bl	8001988 <main>
  bx  lr    
 8002632:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002634:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800263c:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8002640:	08009e6c 	.word	0x08009e6c
  ldr r2, =_sbss
 8002644:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 8002648:	20000848 	.word	0x20000848

0800264c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800264c:	e7fe      	b.n	800264c <ADC_IRQHandler>

0800264e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002652:	2003      	movs	r0, #3
 8002654:	f000 f92e 	bl	80028b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002658:	2000      	movs	r0, #0
 800265a:	f000 f805 	bl	8002668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800265e:	f7ff fd57 	bl	8002110 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	bd80      	pop	{r7, pc}

08002668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002670:	4b12      	ldr	r3, [pc, #72]	; (80026bc <HAL_InitTick+0x54>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <HAL_InitTick+0x58>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	4619      	mov	r1, r3
 800267a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800267e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002682:	fbb2 f3f3 	udiv	r3, r2, r3
 8002686:	4618      	mov	r0, r3
 8002688:	f000 f93b 	bl	8002902 <HAL_SYSTICK_Config>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e00e      	b.n	80026b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b0f      	cmp	r3, #15
 800269a:	d80a      	bhi.n	80026b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800269c:	2200      	movs	r2, #0
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80026a4:	f000 f911 	bl	80028ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026a8:	4a06      	ldr	r2, [pc, #24]	; (80026c4 <HAL_InitTick+0x5c>)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e000      	b.n	80026b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	20000050 	.word	0x20000050
 80026c0:	20000058 	.word	0x20000058
 80026c4:	20000054 	.word	0x20000054

080026c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026cc:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <HAL_IncTick+0x20>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b06      	ldr	r3, [pc, #24]	; (80026ec <HAL_IncTick+0x24>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4413      	add	r3, r2
 80026d8:	4a04      	ldr	r2, [pc, #16]	; (80026ec <HAL_IncTick+0x24>)
 80026da:	6013      	str	r3, [r2, #0]
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	20000058 	.word	0x20000058
 80026ec:	20000834 	.word	0x20000834

080026f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  return uwTick;
 80026f4:	4b03      	ldr	r3, [pc, #12]	; (8002704 <HAL_GetTick+0x14>)
 80026f6:	681b      	ldr	r3, [r3, #0]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	20000834 	.word	0x20000834

08002708 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002710:	f7ff ffee 	bl	80026f0 <HAL_GetTick>
 8002714:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002720:	d005      	beq.n	800272e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002722:	4b0a      	ldr	r3, [pc, #40]	; (800274c <HAL_Delay+0x44>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	461a      	mov	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4413      	add	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800272e:	bf00      	nop
 8002730:	f7ff ffde 	bl	80026f0 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	429a      	cmp	r2, r3
 800273e:	d8f7      	bhi.n	8002730 <HAL_Delay+0x28>
  {
  }
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20000058 	.word	0x20000058

08002750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002760:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <__NVIC_SetPriorityGrouping+0x40>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800276c:	4013      	ands	r3, r2
 800276e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002778:	4b06      	ldr	r3, [pc, #24]	; (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 800277a:	4313      	orrs	r3, r2
 800277c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800277e:	4a04      	ldr	r2, [pc, #16]	; (8002790 <__NVIC_SetPriorityGrouping+0x40>)
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	60d3      	str	r3, [r2, #12]
}
 8002784:	bf00      	nop
 8002786:	3714      	adds	r7, #20
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	e000ed00 	.word	0xe000ed00
 8002794:	05fa0000 	.word	0x05fa0000

08002798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800279c:	4b04      	ldr	r3, [pc, #16]	; (80027b0 <__NVIC_GetPriorityGrouping+0x18>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	0a1b      	lsrs	r3, r3, #8
 80027a2:	f003 0307 	and.w	r3, r3, #7
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	6039      	str	r1, [r7, #0]
 80027be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	db0a      	blt.n	80027de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	490c      	ldr	r1, [pc, #48]	; (8002800 <__NVIC_SetPriority+0x4c>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	0112      	lsls	r2, r2, #4
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	440b      	add	r3, r1
 80027d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027dc:	e00a      	b.n	80027f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4908      	ldr	r1, [pc, #32]	; (8002804 <__NVIC_SetPriority+0x50>)
 80027e4:	79fb      	ldrb	r3, [r7, #7]
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	3b04      	subs	r3, #4
 80027ec:	0112      	lsls	r2, r2, #4
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	440b      	add	r3, r1
 80027f2:	761a      	strb	r2, [r3, #24]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	e000e100 	.word	0xe000e100
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002808:	b480      	push	{r7}
 800280a:	b089      	sub	sp, #36	; 0x24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f1c3 0307 	rsb	r3, r3, #7
 8002822:	2b04      	cmp	r3, #4
 8002824:	bf28      	it	cs
 8002826:	2304      	movcs	r3, #4
 8002828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3304      	adds	r3, #4
 800282e:	2b06      	cmp	r3, #6
 8002830:	d902      	bls.n	8002838 <NVIC_EncodePriority+0x30>
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3b03      	subs	r3, #3
 8002836:	e000      	b.n	800283a <NVIC_EncodePriority+0x32>
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	401a      	ands	r2, r3
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002850:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	fa01 f303 	lsl.w	r3, r1, r3
 800285a:	43d9      	mvns	r1, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002860:	4313      	orrs	r3, r2
         );
}
 8002862:	4618      	mov	r0, r3
 8002864:	3724      	adds	r7, #36	; 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
	...

08002870 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3b01      	subs	r3, #1
 800287c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002880:	d301      	bcc.n	8002886 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002882:	2301      	movs	r3, #1
 8002884:	e00f      	b.n	80028a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002886:	4a0a      	ldr	r2, [pc, #40]	; (80028b0 <SysTick_Config+0x40>)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3b01      	subs	r3, #1
 800288c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800288e:	210f      	movs	r1, #15
 8002890:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002894:	f7ff ff8e 	bl	80027b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <SysTick_Config+0x40>)
 800289a:	2200      	movs	r2, #0
 800289c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800289e:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <SysTick_Config+0x40>)
 80028a0:	2207      	movs	r2, #7
 80028a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	e000e010 	.word	0xe000e010

080028b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7ff ff47 	bl	8002750 <__NVIC_SetPriorityGrouping>
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b086      	sub	sp, #24
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	4603      	mov	r3, r0
 80028d2:	60b9      	str	r1, [r7, #8]
 80028d4:	607a      	str	r2, [r7, #4]
 80028d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80028d8:	2300      	movs	r3, #0
 80028da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028dc:	f7ff ff5c 	bl	8002798 <__NVIC_GetPriorityGrouping>
 80028e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	68b9      	ldr	r1, [r7, #8]
 80028e6:	6978      	ldr	r0, [r7, #20]
 80028e8:	f7ff ff8e 	bl	8002808 <NVIC_EncodePriority>
 80028ec:	4602      	mov	r2, r0
 80028ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028f2:	4611      	mov	r1, r2
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff5d 	bl	80027b4 <__NVIC_SetPriority>
}
 80028fa:	bf00      	nop
 80028fc:	3718      	adds	r7, #24
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff ffb0 	bl	8002870 <SysTick_Config>
 8002910:	4603      	mov	r3, r0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
	...

0800291c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800291c:	b480      	push	{r7}
 800291e:	b089      	sub	sp, #36	; 0x24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002926:	2300      	movs	r3, #0
 8002928:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800292a:	2300      	movs	r3, #0
 800292c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800292e:	2300      	movs	r3, #0
 8002930:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002932:	2300      	movs	r3, #0
 8002934:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002936:	2300      	movs	r3, #0
 8002938:	61fb      	str	r3, [r7, #28]
 800293a:	e175      	b.n	8002c28 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800293c:	2201      	movs	r2, #1
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	4013      	ands	r3, r2
 800294e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	429a      	cmp	r2, r3
 8002956:	f040 8164 	bne.w	8002c22 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d005      	beq.n	8002972 <HAL_GPIO_Init+0x56>
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f003 0303 	and.w	r3, r3, #3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d130      	bne.n	80029d4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	2203      	movs	r2, #3
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4013      	ands	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	68da      	ldr	r2, [r3, #12]
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4313      	orrs	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029a8:	2201      	movs	r2, #1
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	fa02 f303 	lsl.w	r3, r2, r3
 80029b0:	43db      	mvns	r3, r3
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	4013      	ands	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	091b      	lsrs	r3, r3, #4
 80029be:	f003 0201 	and.w	r2, r3, #1
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f003 0303 	and.w	r3, r3, #3
 80029dc:	2b03      	cmp	r3, #3
 80029de:	d017      	beq.n	8002a10 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	2203      	movs	r2, #3
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 0303 	and.w	r3, r3, #3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d123      	bne.n	8002a64 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	08da      	lsrs	r2, r3, #3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	3208      	adds	r2, #8
 8002a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	f003 0307 	and.w	r3, r3, #7
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	220f      	movs	r2, #15
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	691a      	ldr	r2, [r3, #16]
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	08da      	lsrs	r2, r3, #3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	3208      	adds	r2, #8
 8002a5e:	69b9      	ldr	r1, [r7, #24]
 8002a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	2203      	movs	r2, #3
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	43db      	mvns	r3, r3
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 0203 	and.w	r2, r3, #3
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 80be 	beq.w	8002c22 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa6:	4b66      	ldr	r3, [pc, #408]	; (8002c40 <HAL_GPIO_Init+0x324>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	4a65      	ldr	r2, [pc, #404]	; (8002c40 <HAL_GPIO_Init+0x324>)
 8002aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab2:	4b63      	ldr	r3, [pc, #396]	; (8002c40 <HAL_GPIO_Init+0x324>)
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002abe:	4a61      	ldr	r2, [pc, #388]	; (8002c44 <HAL_GPIO_Init+0x328>)
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	089b      	lsrs	r3, r3, #2
 8002ac4:	3302      	adds	r3, #2
 8002ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	220f      	movs	r2, #15
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43db      	mvns	r3, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a58      	ldr	r2, [pc, #352]	; (8002c48 <HAL_GPIO_Init+0x32c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d037      	beq.n	8002b5a <HAL_GPIO_Init+0x23e>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a57      	ldr	r2, [pc, #348]	; (8002c4c <HAL_GPIO_Init+0x330>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d031      	beq.n	8002b56 <HAL_GPIO_Init+0x23a>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a56      	ldr	r2, [pc, #344]	; (8002c50 <HAL_GPIO_Init+0x334>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d02b      	beq.n	8002b52 <HAL_GPIO_Init+0x236>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a55      	ldr	r2, [pc, #340]	; (8002c54 <HAL_GPIO_Init+0x338>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d025      	beq.n	8002b4e <HAL_GPIO_Init+0x232>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a54      	ldr	r2, [pc, #336]	; (8002c58 <HAL_GPIO_Init+0x33c>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d01f      	beq.n	8002b4a <HAL_GPIO_Init+0x22e>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a53      	ldr	r2, [pc, #332]	; (8002c5c <HAL_GPIO_Init+0x340>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d019      	beq.n	8002b46 <HAL_GPIO_Init+0x22a>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a52      	ldr	r2, [pc, #328]	; (8002c60 <HAL_GPIO_Init+0x344>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d013      	beq.n	8002b42 <HAL_GPIO_Init+0x226>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a51      	ldr	r2, [pc, #324]	; (8002c64 <HAL_GPIO_Init+0x348>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d00d      	beq.n	8002b3e <HAL_GPIO_Init+0x222>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a50      	ldr	r2, [pc, #320]	; (8002c68 <HAL_GPIO_Init+0x34c>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d007      	beq.n	8002b3a <HAL_GPIO_Init+0x21e>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a4f      	ldr	r2, [pc, #316]	; (8002c6c <HAL_GPIO_Init+0x350>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d101      	bne.n	8002b36 <HAL_GPIO_Init+0x21a>
 8002b32:	2309      	movs	r3, #9
 8002b34:	e012      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b36:	230a      	movs	r3, #10
 8002b38:	e010      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b3a:	2308      	movs	r3, #8
 8002b3c:	e00e      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b3e:	2307      	movs	r3, #7
 8002b40:	e00c      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b42:	2306      	movs	r3, #6
 8002b44:	e00a      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b46:	2305      	movs	r3, #5
 8002b48:	e008      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b4a:	2304      	movs	r3, #4
 8002b4c:	e006      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e004      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b52:	2302      	movs	r3, #2
 8002b54:	e002      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b56:	2301      	movs	r3, #1
 8002b58:	e000      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	69fa      	ldr	r2, [r7, #28]
 8002b5e:	f002 0203 	and.w	r2, r2, #3
 8002b62:	0092      	lsls	r2, r2, #2
 8002b64:	4093      	lsls	r3, r2
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002b6c:	4935      	ldr	r1, [pc, #212]	; (8002c44 <HAL_GPIO_Init+0x328>)
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	089b      	lsrs	r3, r3, #2
 8002b72:	3302      	adds	r3, #2
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b7a:	4b3d      	ldr	r3, [pc, #244]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	43db      	mvns	r3, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4013      	ands	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d003      	beq.n	8002b9e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b9e:	4a34      	ldr	r2, [pc, #208]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ba4:	4b32      	ldr	r3, [pc, #200]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bc8:	4a29      	ldr	r2, [pc, #164]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bce:	4b28      	ldr	r3, [pc, #160]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bf2:	4a1f      	ldr	r2, [pc, #124]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bf8:	4b1d      	ldr	r3, [pc, #116]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	43db      	mvns	r3, r3
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	4013      	ands	r3, r2
 8002c06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002c14:	69ba      	ldr	r2, [r7, #24]
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c1c:	4a14      	ldr	r2, [pc, #80]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	3301      	adds	r3, #1
 8002c26:	61fb      	str	r3, [r7, #28]
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	2b0f      	cmp	r3, #15
 8002c2c:	f67f ae86 	bls.w	800293c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002c30:	bf00      	nop
 8002c32:	bf00      	nop
 8002c34:	3724      	adds	r7, #36	; 0x24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	40023800 	.word	0x40023800
 8002c44:	40013800 	.word	0x40013800
 8002c48:	40020000 	.word	0x40020000
 8002c4c:	40020400 	.word	0x40020400
 8002c50:	40020800 	.word	0x40020800
 8002c54:	40020c00 	.word	0x40020c00
 8002c58:	40021000 	.word	0x40021000
 8002c5c:	40021400 	.word	0x40021400
 8002c60:	40021800 	.word	0x40021800
 8002c64:	40021c00 	.word	0x40021c00
 8002c68:	40022000 	.word	0x40022000
 8002c6c:	40022400 	.word	0x40022400
 8002c70:	40013c00 	.word	0x40013c00

08002c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	807b      	strh	r3, [r7, #2]
 8002c80:	4613      	mov	r3, r2
 8002c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c84:	787b      	ldrb	r3, [r7, #1]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c8a:	887a      	ldrh	r2, [r7, #2]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002c90:	e003      	b.n	8002c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002c92:	887b      	ldrh	r3, [r7, #2]
 8002c94:	041a      	lsls	r2, r3, #16
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	619a      	str	r2, [r3, #24]
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002ca6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ca8:	b08f      	sub	sp, #60	; 0x3c
 8002caa:	af0a      	add	r7, sp, #40	; 0x28
 8002cac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d101      	bne.n	8002cb8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e116      	b.n	8002ee6 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d106      	bne.n	8002cd8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f7ff fb34 	bl	8002340 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2203      	movs	r2, #3
 8002cdc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d102      	bne.n	8002cf2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f003 fda4 	bl	8006844 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	603b      	str	r3, [r7, #0]
 8002d02:	687e      	ldr	r6, [r7, #4]
 8002d04:	466d      	mov	r5, sp
 8002d06:	f106 0410 	add.w	r4, r6, #16
 8002d0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d12:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002d16:	e885 0003 	stmia.w	r5, {r0, r1}
 8002d1a:	1d33      	adds	r3, r6, #4
 8002d1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d1e:	6838      	ldr	r0, [r7, #0]
 8002d20:	f003 fd38 	bl	8006794 <USB_CoreInit>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d005      	beq.n	8002d36 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e0d7      	b.n	8002ee6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f003 fd92 	bl	8006866 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d42:	2300      	movs	r3, #0
 8002d44:	73fb      	strb	r3, [r7, #15]
 8002d46:	e04a      	b.n	8002dde <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002d48:	7bfa      	ldrb	r2, [r7, #15]
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	1a9b      	subs	r3, r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	333d      	adds	r3, #61	; 0x3d
 8002d58:	2201      	movs	r2, #1
 8002d5a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002d5c:	7bfa      	ldrb	r2, [r7, #15]
 8002d5e:	6879      	ldr	r1, [r7, #4]
 8002d60:	4613      	mov	r3, r2
 8002d62:	00db      	lsls	r3, r3, #3
 8002d64:	1a9b      	subs	r3, r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	440b      	add	r3, r1
 8002d6a:	333c      	adds	r3, #60	; 0x3c
 8002d6c:	7bfa      	ldrb	r2, [r7, #15]
 8002d6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002d70:	7bfa      	ldrb	r2, [r7, #15]
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	b298      	uxth	r0, r3
 8002d76:	6879      	ldr	r1, [r7, #4]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	1a9b      	subs	r3, r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	440b      	add	r3, r1
 8002d82:	3342      	adds	r3, #66	; 0x42
 8002d84:	4602      	mov	r2, r0
 8002d86:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d88:	7bfa      	ldrb	r2, [r7, #15]
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	1a9b      	subs	r3, r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	333f      	adds	r3, #63	; 0x3f
 8002d98:	2200      	movs	r2, #0
 8002d9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d9c:	7bfa      	ldrb	r2, [r7, #15]
 8002d9e:	6879      	ldr	r1, [r7, #4]
 8002da0:	4613      	mov	r3, r2
 8002da2:	00db      	lsls	r3, r3, #3
 8002da4:	1a9b      	subs	r3, r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	440b      	add	r3, r1
 8002daa:	3344      	adds	r3, #68	; 0x44
 8002dac:	2200      	movs	r2, #0
 8002dae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002db0:	7bfa      	ldrb	r2, [r7, #15]
 8002db2:	6879      	ldr	r1, [r7, #4]
 8002db4:	4613      	mov	r3, r2
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	1a9b      	subs	r3, r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	440b      	add	r3, r1
 8002dbe:	3348      	adds	r3, #72	; 0x48
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002dc4:	7bfa      	ldrb	r2, [r7, #15]
 8002dc6:	6879      	ldr	r1, [r7, #4]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	1a9b      	subs	r3, r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	3350      	adds	r3, #80	; 0x50
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	73fb      	strb	r3, [r7, #15]
 8002dde:	7bfa      	ldrb	r2, [r7, #15]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d3af      	bcc.n	8002d48 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002de8:	2300      	movs	r3, #0
 8002dea:	73fb      	strb	r3, [r7, #15]
 8002dec:	e044      	b.n	8002e78 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002dee:	7bfa      	ldrb	r2, [r7, #15]
 8002df0:	6879      	ldr	r1, [r7, #4]
 8002df2:	4613      	mov	r3, r2
 8002df4:	00db      	lsls	r3, r3, #3
 8002df6:	1a9b      	subs	r3, r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	440b      	add	r3, r1
 8002dfc:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002e00:	2200      	movs	r2, #0
 8002e02:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002e04:	7bfa      	ldrb	r2, [r7, #15]
 8002e06:	6879      	ldr	r1, [r7, #4]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	00db      	lsls	r3, r3, #3
 8002e0c:	1a9b      	subs	r3, r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	440b      	add	r3, r1
 8002e12:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002e16:	7bfa      	ldrb	r2, [r7, #15]
 8002e18:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002e1a:	7bfa      	ldrb	r2, [r7, #15]
 8002e1c:	6879      	ldr	r1, [r7, #4]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	00db      	lsls	r3, r3, #3
 8002e22:	1a9b      	subs	r3, r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	440b      	add	r3, r1
 8002e28:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002e30:	7bfa      	ldrb	r2, [r7, #15]
 8002e32:	6879      	ldr	r1, [r7, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002e42:	2200      	movs	r2, #0
 8002e44:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002e46:	7bfa      	ldrb	r2, [r7, #15]
 8002e48:	6879      	ldr	r1, [r7, #4]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	1a9b      	subs	r3, r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	440b      	add	r3, r1
 8002e54:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e5c:	7bfa      	ldrb	r2, [r7, #15]
 8002e5e:	6879      	ldr	r1, [r7, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	00db      	lsls	r3, r3, #3
 8002e64:	1a9b      	subs	r3, r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	440b      	add	r3, r1
 8002e6a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e72:	7bfb      	ldrb	r3, [r7, #15]
 8002e74:	3301      	adds	r3, #1
 8002e76:	73fb      	strb	r3, [r7, #15]
 8002e78:	7bfa      	ldrb	r2, [r7, #15]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d3b5      	bcc.n	8002dee <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	603b      	str	r3, [r7, #0]
 8002e88:	687e      	ldr	r6, [r7, #4]
 8002e8a:	466d      	mov	r5, sp
 8002e8c:	f106 0410 	add.w	r4, r6, #16
 8002e90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e96:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e98:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e9c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ea0:	1d33      	adds	r3, r6, #4
 8002ea2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ea4:	6838      	ldr	r0, [r7, #0]
 8002ea6:	f003 fd2b 	bl	8006900 <USB_DevInit>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d005      	beq.n	8002ebc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e014      	b.n	8002ee6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d102      	bne.n	8002eda <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f000 f80b 	bl	8002ef0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f003 fee5 	bl	8006cae <USB_DevDisconnect>

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002ef0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002f1e:	4b05      	ldr	r3, [pc, #20]	; (8002f34 <HAL_PCDEx_ActivateLPM+0x44>)
 8002f20:	4313      	orrs	r3, r2
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3714      	adds	r7, #20
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr
 8002f34:	10000003 	.word	0x10000003

08002f38 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f3c:	4b05      	ldr	r3, [pc, #20]	; (8002f54 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a04      	ldr	r2, [pc, #16]	; (8002f54 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002f42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f46:	6013      	str	r3, [r2, #0]
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	40007000 	.word	0x40007000

08002f58 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002f62:	4b23      	ldr	r3, [pc, #140]	; (8002ff0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f66:	4a22      	ldr	r2, [pc, #136]	; (8002ff0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f6e:	4b20      	ldr	r3, [pc, #128]	; (8002ff0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f76:	603b      	str	r3, [r7, #0]
 8002f78:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002f7a:	4b1e      	ldr	r3, [pc, #120]	; (8002ff4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a1d      	ldr	r2, [pc, #116]	; (8002ff4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f84:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f86:	f7ff fbb3 	bl	80026f0 <HAL_GetTick>
 8002f8a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002f8c:	e009      	b.n	8002fa2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f8e:	f7ff fbaf 	bl	80026f0 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f9c:	d901      	bls.n	8002fa2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e022      	b.n	8002fe8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002fa2:	4b14      	ldr	r3, [pc, #80]	; (8002ff4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002faa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fae:	d1ee      	bne.n	8002f8e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002fb0:	4b10      	ldr	r3, [pc, #64]	; (8002ff4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a0f      	ldr	r2, [pc, #60]	; (8002ff4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002fb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fba:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fbc:	f7ff fb98 	bl	80026f0 <HAL_GetTick>
 8002fc0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002fc2:	e009      	b.n	8002fd8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002fc4:	f7ff fb94 	bl	80026f0 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fd2:	d901      	bls.n	8002fd8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e007      	b.n	8002fe8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002fd8:	4b06      	ldr	r3, [pc, #24]	; (8002ff4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002fe4:	d1ee      	bne.n	8002fc4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3708      	adds	r7, #8
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	40007000 	.word	0x40007000

08002ff8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b086      	sub	sp, #24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003000:	2300      	movs	r3, #0
 8003002:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e29b      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	f000 8087 	beq.w	800312a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800301c:	4b96      	ldr	r3, [pc, #600]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f003 030c 	and.w	r3, r3, #12
 8003024:	2b04      	cmp	r3, #4
 8003026:	d00c      	beq.n	8003042 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003028:	4b93      	ldr	r3, [pc, #588]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f003 030c 	and.w	r3, r3, #12
 8003030:	2b08      	cmp	r3, #8
 8003032:	d112      	bne.n	800305a <HAL_RCC_OscConfig+0x62>
 8003034:	4b90      	ldr	r3, [pc, #576]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800303c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003040:	d10b      	bne.n	800305a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003042:	4b8d      	ldr	r3, [pc, #564]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d06c      	beq.n	8003128 <HAL_RCC_OscConfig+0x130>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d168      	bne.n	8003128 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e275      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003062:	d106      	bne.n	8003072 <HAL_RCC_OscConfig+0x7a>
 8003064:	4b84      	ldr	r3, [pc, #528]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a83      	ldr	r2, [pc, #524]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 800306a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800306e:	6013      	str	r3, [r2, #0]
 8003070:	e02e      	b.n	80030d0 <HAL_RCC_OscConfig+0xd8>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d10c      	bne.n	8003094 <HAL_RCC_OscConfig+0x9c>
 800307a:	4b7f      	ldr	r3, [pc, #508]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a7e      	ldr	r2, [pc, #504]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003080:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003084:	6013      	str	r3, [r2, #0]
 8003086:	4b7c      	ldr	r3, [pc, #496]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a7b      	ldr	r2, [pc, #492]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 800308c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	e01d      	b.n	80030d0 <HAL_RCC_OscConfig+0xd8>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800309c:	d10c      	bne.n	80030b8 <HAL_RCC_OscConfig+0xc0>
 800309e:	4b76      	ldr	r3, [pc, #472]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a75      	ldr	r2, [pc, #468]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80030a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030a8:	6013      	str	r3, [r2, #0]
 80030aa:	4b73      	ldr	r3, [pc, #460]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a72      	ldr	r2, [pc, #456]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80030b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b4:	6013      	str	r3, [r2, #0]
 80030b6:	e00b      	b.n	80030d0 <HAL_RCC_OscConfig+0xd8>
 80030b8:	4b6f      	ldr	r3, [pc, #444]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a6e      	ldr	r2, [pc, #440]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80030be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030c2:	6013      	str	r3, [r2, #0]
 80030c4:	4b6c      	ldr	r3, [pc, #432]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a6b      	ldr	r2, [pc, #428]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80030ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d013      	beq.n	8003100 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d8:	f7ff fb0a 	bl	80026f0 <HAL_GetTick>
 80030dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030de:	e008      	b.n	80030f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030e0:	f7ff fb06 	bl	80026f0 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b64      	cmp	r3, #100	; 0x64
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e229      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f2:	4b61      	ldr	r3, [pc, #388]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d0f0      	beq.n	80030e0 <HAL_RCC_OscConfig+0xe8>
 80030fe:	e014      	b.n	800312a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003100:	f7ff faf6 	bl	80026f0 <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003106:	e008      	b.n	800311a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003108:	f7ff faf2 	bl	80026f0 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b64      	cmp	r3, #100	; 0x64
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e215      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800311a:	4b57      	ldr	r3, [pc, #348]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1f0      	bne.n	8003108 <HAL_RCC_OscConfig+0x110>
 8003126:	e000      	b.n	800312a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003128:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0302 	and.w	r3, r3, #2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d069      	beq.n	800320a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003136:	4b50      	ldr	r3, [pc, #320]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f003 030c 	and.w	r3, r3, #12
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00b      	beq.n	800315a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003142:	4b4d      	ldr	r3, [pc, #308]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f003 030c 	and.w	r3, r3, #12
 800314a:	2b08      	cmp	r3, #8
 800314c:	d11c      	bne.n	8003188 <HAL_RCC_OscConfig+0x190>
 800314e:	4b4a      	ldr	r3, [pc, #296]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d116      	bne.n	8003188 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800315a:	4b47      	ldr	r3, [pc, #284]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d005      	beq.n	8003172 <HAL_RCC_OscConfig+0x17a>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d001      	beq.n	8003172 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e1e9      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003172:	4b41      	ldr	r3, [pc, #260]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	493d      	ldr	r1, [pc, #244]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003182:	4313      	orrs	r3, r2
 8003184:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003186:	e040      	b.n	800320a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d023      	beq.n	80031d8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003190:	4b39      	ldr	r3, [pc, #228]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a38      	ldr	r2, [pc, #224]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003196:	f043 0301 	orr.w	r3, r3, #1
 800319a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319c:	f7ff faa8 	bl	80026f0 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031a4:	f7ff faa4 	bl	80026f0 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e1c7      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b6:	4b30      	ldr	r3, [pc, #192]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031c2:	4b2d      	ldr	r3, [pc, #180]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	4929      	ldr	r1, [pc, #164]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	600b      	str	r3, [r1, #0]
 80031d6:	e018      	b.n	800320a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031d8:	4b27      	ldr	r3, [pc, #156]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a26      	ldr	r2, [pc, #152]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 80031de:	f023 0301 	bic.w	r3, r3, #1
 80031e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e4:	f7ff fa84 	bl	80026f0 <HAL_GetTick>
 80031e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ea:	e008      	b.n	80031fe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031ec:	f7ff fa80 	bl	80026f0 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e1a3      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031fe:	4b1e      	ldr	r3, [pc, #120]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1f0      	bne.n	80031ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0308 	and.w	r3, r3, #8
 8003212:	2b00      	cmp	r3, #0
 8003214:	d038      	beq.n	8003288 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d019      	beq.n	8003252 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800321e:	4b16      	ldr	r3, [pc, #88]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003220:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003222:	4a15      	ldr	r2, [pc, #84]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003224:	f043 0301 	orr.w	r3, r3, #1
 8003228:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800322a:	f7ff fa61 	bl	80026f0 <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003230:	e008      	b.n	8003244 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003232:	f7ff fa5d 	bl	80026f0 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d901      	bls.n	8003244 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e180      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003244:	4b0c      	ldr	r3, [pc, #48]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003246:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0f0      	beq.n	8003232 <HAL_RCC_OscConfig+0x23a>
 8003250:	e01a      	b.n	8003288 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003252:	4b09      	ldr	r3, [pc, #36]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003254:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003256:	4a08      	ldr	r2, [pc, #32]	; (8003278 <HAL_RCC_OscConfig+0x280>)
 8003258:	f023 0301 	bic.w	r3, r3, #1
 800325c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325e:	f7ff fa47 	bl	80026f0 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003264:	e00a      	b.n	800327c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003266:	f7ff fa43 	bl	80026f0 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d903      	bls.n	800327c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e166      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
 8003278:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800327c:	4b92      	ldr	r3, [pc, #584]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 800327e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1ee      	bne.n	8003266 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0304 	and.w	r3, r3, #4
 8003290:	2b00      	cmp	r3, #0
 8003292:	f000 80a4 	beq.w	80033de <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003296:	4b8c      	ldr	r3, [pc, #560]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10d      	bne.n	80032be <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80032a2:	4b89      	ldr	r3, [pc, #548]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	4a88      	ldr	r2, [pc, #544]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 80032a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032ac:	6413      	str	r3, [r2, #64]	; 0x40
 80032ae:	4b86      	ldr	r3, [pc, #536]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 80032b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b6:	60bb      	str	r3, [r7, #8]
 80032b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ba:	2301      	movs	r3, #1
 80032bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032be:	4b83      	ldr	r3, [pc, #524]	; (80034cc <HAL_RCC_OscConfig+0x4d4>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d118      	bne.n	80032fc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80032ca:	4b80      	ldr	r3, [pc, #512]	; (80034cc <HAL_RCC_OscConfig+0x4d4>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a7f      	ldr	r2, [pc, #508]	; (80034cc <HAL_RCC_OscConfig+0x4d4>)
 80032d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032d6:	f7ff fa0b 	bl	80026f0 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032de:	f7ff fa07 	bl	80026f0 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b64      	cmp	r3, #100	; 0x64
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e12a      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032f0:	4b76      	ldr	r3, [pc, #472]	; (80034cc <HAL_RCC_OscConfig+0x4d4>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0f0      	beq.n	80032de <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d106      	bne.n	8003312 <HAL_RCC_OscConfig+0x31a>
 8003304:	4b70      	ldr	r3, [pc, #448]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003308:	4a6f      	ldr	r2, [pc, #444]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 800330a:	f043 0301 	orr.w	r3, r3, #1
 800330e:	6713      	str	r3, [r2, #112]	; 0x70
 8003310:	e02d      	b.n	800336e <HAL_RCC_OscConfig+0x376>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10c      	bne.n	8003334 <HAL_RCC_OscConfig+0x33c>
 800331a:	4b6b      	ldr	r3, [pc, #428]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 800331c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800331e:	4a6a      	ldr	r2, [pc, #424]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003320:	f023 0301 	bic.w	r3, r3, #1
 8003324:	6713      	str	r3, [r2, #112]	; 0x70
 8003326:	4b68      	ldr	r3, [pc, #416]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800332a:	4a67      	ldr	r2, [pc, #412]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 800332c:	f023 0304 	bic.w	r3, r3, #4
 8003330:	6713      	str	r3, [r2, #112]	; 0x70
 8003332:	e01c      	b.n	800336e <HAL_RCC_OscConfig+0x376>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	2b05      	cmp	r3, #5
 800333a:	d10c      	bne.n	8003356 <HAL_RCC_OscConfig+0x35e>
 800333c:	4b62      	ldr	r3, [pc, #392]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 800333e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003340:	4a61      	ldr	r2, [pc, #388]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003342:	f043 0304 	orr.w	r3, r3, #4
 8003346:	6713      	str	r3, [r2, #112]	; 0x70
 8003348:	4b5f      	ldr	r3, [pc, #380]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 800334a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800334c:	4a5e      	ldr	r2, [pc, #376]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 800334e:	f043 0301 	orr.w	r3, r3, #1
 8003352:	6713      	str	r3, [r2, #112]	; 0x70
 8003354:	e00b      	b.n	800336e <HAL_RCC_OscConfig+0x376>
 8003356:	4b5c      	ldr	r3, [pc, #368]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800335a:	4a5b      	ldr	r2, [pc, #364]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 800335c:	f023 0301 	bic.w	r3, r3, #1
 8003360:	6713      	str	r3, [r2, #112]	; 0x70
 8003362:	4b59      	ldr	r3, [pc, #356]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003366:	4a58      	ldr	r2, [pc, #352]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003368:	f023 0304 	bic.w	r3, r3, #4
 800336c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d015      	beq.n	80033a2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003376:	f7ff f9bb 	bl	80026f0 <HAL_GetTick>
 800337a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337c:	e00a      	b.n	8003394 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800337e:	f7ff f9b7 	bl	80026f0 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	f241 3288 	movw	r2, #5000	; 0x1388
 800338c:	4293      	cmp	r3, r2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e0d8      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003394:	4b4c      	ldr	r3, [pc, #304]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d0ee      	beq.n	800337e <HAL_RCC_OscConfig+0x386>
 80033a0:	e014      	b.n	80033cc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a2:	f7ff f9a5 	bl	80026f0 <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033a8:	e00a      	b.n	80033c0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033aa:	f7ff f9a1 	bl	80026f0 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e0c2      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033c0:	4b41      	ldr	r3, [pc, #260]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 80033c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c4:	f003 0302 	and.w	r3, r3, #2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d1ee      	bne.n	80033aa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033cc:	7dfb      	ldrb	r3, [r7, #23]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d105      	bne.n	80033de <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033d2:	4b3d      	ldr	r3, [pc, #244]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	4a3c      	ldr	r2, [pc, #240]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 80033d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f000 80ae 	beq.w	8003544 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033e8:	4b37      	ldr	r3, [pc, #220]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f003 030c 	and.w	r3, r3, #12
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d06d      	beq.n	80034d0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d14b      	bne.n	8003494 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fc:	4b32      	ldr	r3, [pc, #200]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a31      	ldr	r2, [pc, #196]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003402:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003406:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003408:	f7ff f972 	bl	80026f0 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800340e:	e008      	b.n	8003422 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003410:	f7ff f96e 	bl	80026f0 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e091      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003422:	4b29      	ldr	r3, [pc, #164]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1f0      	bne.n	8003410 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	69da      	ldr	r2, [r3, #28]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a1b      	ldr	r3, [r3, #32]
 8003436:	431a      	orrs	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343c:	019b      	lsls	r3, r3, #6
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003444:	085b      	lsrs	r3, r3, #1
 8003446:	3b01      	subs	r3, #1
 8003448:	041b      	lsls	r3, r3, #16
 800344a:	431a      	orrs	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003450:	061b      	lsls	r3, r3, #24
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003458:	071b      	lsls	r3, r3, #28
 800345a:	491b      	ldr	r1, [pc, #108]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 800345c:	4313      	orrs	r3, r2
 800345e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003460:	4b19      	ldr	r3, [pc, #100]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a18      	ldr	r2, [pc, #96]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003466:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800346a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346c:	f7ff f940 	bl	80026f0 <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003472:	e008      	b.n	8003486 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003474:	f7ff f93c 	bl	80026f0 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e05f      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003486:	4b10      	ldr	r3, [pc, #64]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d0f0      	beq.n	8003474 <HAL_RCC_OscConfig+0x47c>
 8003492:	e057      	b.n	8003544 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003494:	4b0c      	ldr	r3, [pc, #48]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a0b      	ldr	r2, [pc, #44]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 800349a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800349e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a0:	f7ff f926 	bl	80026f0 <HAL_GetTick>
 80034a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a8:	f7ff f922 	bl	80026f0 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e045      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ba:	4b03      	ldr	r3, [pc, #12]	; (80034c8 <HAL_RCC_OscConfig+0x4d0>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1f0      	bne.n	80034a8 <HAL_RCC_OscConfig+0x4b0>
 80034c6:	e03d      	b.n	8003544 <HAL_RCC_OscConfig+0x54c>
 80034c8:	40023800 	.word	0x40023800
 80034cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80034d0:	4b1f      	ldr	r3, [pc, #124]	; (8003550 <HAL_RCC_OscConfig+0x558>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d030      	beq.n	8003540 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d129      	bne.n	8003540 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d122      	bne.n	8003540 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003500:	4013      	ands	r3, r2
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003506:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003508:	4293      	cmp	r3, r2
 800350a:	d119      	bne.n	8003540 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003516:	085b      	lsrs	r3, r3, #1
 8003518:	3b01      	subs	r3, #1
 800351a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800351c:	429a      	cmp	r2, r3
 800351e:	d10f      	bne.n	8003540 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800352a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800352c:	429a      	cmp	r2, r3
 800352e:	d107      	bne.n	8003540 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800353c:	429a      	cmp	r2, r3
 800353e:	d001      	beq.n	8003544 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e000      	b.n	8003546 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40023800 	.word	0x40023800

08003554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800355e:	2300      	movs	r3, #0
 8003560:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e0d0      	b.n	800370e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800356c:	4b6a      	ldr	r3, [pc, #424]	; (8003718 <HAL_RCC_ClockConfig+0x1c4>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 030f 	and.w	r3, r3, #15
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d910      	bls.n	800359c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800357a:	4b67      	ldr	r3, [pc, #412]	; (8003718 <HAL_RCC_ClockConfig+0x1c4>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f023 020f 	bic.w	r2, r3, #15
 8003582:	4965      	ldr	r1, [pc, #404]	; (8003718 <HAL_RCC_ClockConfig+0x1c4>)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	4313      	orrs	r3, r2
 8003588:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800358a:	4b63      	ldr	r3, [pc, #396]	; (8003718 <HAL_RCC_ClockConfig+0x1c4>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 030f 	and.w	r3, r3, #15
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d001      	beq.n	800359c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e0b8      	b.n	800370e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d020      	beq.n	80035ea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0304 	and.w	r3, r3, #4
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035b4:	4b59      	ldr	r3, [pc, #356]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	4a58      	ldr	r2, [pc, #352]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80035ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80035be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0308 	and.w	r3, r3, #8
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d005      	beq.n	80035d8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035cc:	4b53      	ldr	r3, [pc, #332]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	4a52      	ldr	r2, [pc, #328]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80035d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035d8:	4b50      	ldr	r3, [pc, #320]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	494d      	ldr	r1, [pc, #308]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d040      	beq.n	8003678 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d107      	bne.n	800360e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035fe:	4b47      	ldr	r3, [pc, #284]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d115      	bne.n	8003636 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e07f      	b.n	800370e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	2b02      	cmp	r3, #2
 8003614:	d107      	bne.n	8003626 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003616:	4b41      	ldr	r3, [pc, #260]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d109      	bne.n	8003636 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e073      	b.n	800370e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003626:	4b3d      	ldr	r3, [pc, #244]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d101      	bne.n	8003636 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e06b      	b.n	800370e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003636:	4b39      	ldr	r3, [pc, #228]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f023 0203 	bic.w	r2, r3, #3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	4936      	ldr	r1, [pc, #216]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 8003644:	4313      	orrs	r3, r2
 8003646:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003648:	f7ff f852 	bl	80026f0 <HAL_GetTick>
 800364c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800364e:	e00a      	b.n	8003666 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003650:	f7ff f84e 	bl	80026f0 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	f241 3288 	movw	r2, #5000	; 0x1388
 800365e:	4293      	cmp	r3, r2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e053      	b.n	800370e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003666:	4b2d      	ldr	r3, [pc, #180]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 020c 	and.w	r2, r3, #12
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	429a      	cmp	r2, r3
 8003676:	d1eb      	bne.n	8003650 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003678:	4b27      	ldr	r3, [pc, #156]	; (8003718 <HAL_RCC_ClockConfig+0x1c4>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 030f 	and.w	r3, r3, #15
 8003680:	683a      	ldr	r2, [r7, #0]
 8003682:	429a      	cmp	r2, r3
 8003684:	d210      	bcs.n	80036a8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003686:	4b24      	ldr	r3, [pc, #144]	; (8003718 <HAL_RCC_ClockConfig+0x1c4>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f023 020f 	bic.w	r2, r3, #15
 800368e:	4922      	ldr	r1, [pc, #136]	; (8003718 <HAL_RCC_ClockConfig+0x1c4>)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	4313      	orrs	r3, r2
 8003694:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003696:	4b20      	ldr	r3, [pc, #128]	; (8003718 <HAL_RCC_ClockConfig+0x1c4>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 030f 	and.w	r3, r3, #15
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d001      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e032      	b.n	800370e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d008      	beq.n	80036c6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036b4:	4b19      	ldr	r3, [pc, #100]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	4916      	ldr	r1, [pc, #88]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0308 	and.w	r3, r3, #8
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d009      	beq.n	80036e6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036d2:	4b12      	ldr	r3, [pc, #72]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	490e      	ldr	r1, [pc, #56]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036e6:	f000 f821 	bl	800372c <HAL_RCC_GetSysClockFreq>
 80036ea:	4602      	mov	r2, r0
 80036ec:	4b0b      	ldr	r3, [pc, #44]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	091b      	lsrs	r3, r3, #4
 80036f2:	f003 030f 	and.w	r3, r3, #15
 80036f6:	490a      	ldr	r1, [pc, #40]	; (8003720 <HAL_RCC_ClockConfig+0x1cc>)
 80036f8:	5ccb      	ldrb	r3, [r1, r3]
 80036fa:	fa22 f303 	lsr.w	r3, r2, r3
 80036fe:	4a09      	ldr	r2, [pc, #36]	; (8003724 <HAL_RCC_ClockConfig+0x1d0>)
 8003700:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003702:	4b09      	ldr	r3, [pc, #36]	; (8003728 <HAL_RCC_ClockConfig+0x1d4>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f7fe ffae 	bl	8002668 <HAL_InitTick>

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	40023c00 	.word	0x40023c00
 800371c:	40023800 	.word	0x40023800
 8003720:	08009a64 	.word	0x08009a64
 8003724:	20000050 	.word	0x20000050
 8003728:	20000054 	.word	0x20000054

0800372c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800372c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003730:	b084      	sub	sp, #16
 8003732:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	607b      	str	r3, [r7, #4]
 8003738:	2300      	movs	r3, #0
 800373a:	60fb      	str	r3, [r7, #12]
 800373c:	2300      	movs	r3, #0
 800373e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003740:	2300      	movs	r3, #0
 8003742:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003744:	4b67      	ldr	r3, [pc, #412]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 030c 	and.w	r3, r3, #12
 800374c:	2b08      	cmp	r3, #8
 800374e:	d00d      	beq.n	800376c <HAL_RCC_GetSysClockFreq+0x40>
 8003750:	2b08      	cmp	r3, #8
 8003752:	f200 80bd 	bhi.w	80038d0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003756:	2b00      	cmp	r3, #0
 8003758:	d002      	beq.n	8003760 <HAL_RCC_GetSysClockFreq+0x34>
 800375a:	2b04      	cmp	r3, #4
 800375c:	d003      	beq.n	8003766 <HAL_RCC_GetSysClockFreq+0x3a>
 800375e:	e0b7      	b.n	80038d0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003760:	4b61      	ldr	r3, [pc, #388]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003762:	60bb      	str	r3, [r7, #8]
      break;
 8003764:	e0b7      	b.n	80038d6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003766:	4b61      	ldr	r3, [pc, #388]	; (80038ec <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003768:	60bb      	str	r3, [r7, #8]
      break;
 800376a:	e0b4      	b.n	80038d6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800376c:	4b5d      	ldr	r3, [pc, #372]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003774:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003776:	4b5b      	ldr	r3, [pc, #364]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d04d      	beq.n	800381e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003782:	4b58      	ldr	r3, [pc, #352]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	099b      	lsrs	r3, r3, #6
 8003788:	461a      	mov	r2, r3
 800378a:	f04f 0300 	mov.w	r3, #0
 800378e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003792:	f04f 0100 	mov.w	r1, #0
 8003796:	ea02 0800 	and.w	r8, r2, r0
 800379a:	ea03 0901 	and.w	r9, r3, r1
 800379e:	4640      	mov	r0, r8
 80037a0:	4649      	mov	r1, r9
 80037a2:	f04f 0200 	mov.w	r2, #0
 80037a6:	f04f 0300 	mov.w	r3, #0
 80037aa:	014b      	lsls	r3, r1, #5
 80037ac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80037b0:	0142      	lsls	r2, r0, #5
 80037b2:	4610      	mov	r0, r2
 80037b4:	4619      	mov	r1, r3
 80037b6:	ebb0 0008 	subs.w	r0, r0, r8
 80037ba:	eb61 0109 	sbc.w	r1, r1, r9
 80037be:	f04f 0200 	mov.w	r2, #0
 80037c2:	f04f 0300 	mov.w	r3, #0
 80037c6:	018b      	lsls	r3, r1, #6
 80037c8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80037cc:	0182      	lsls	r2, r0, #6
 80037ce:	1a12      	subs	r2, r2, r0
 80037d0:	eb63 0301 	sbc.w	r3, r3, r1
 80037d4:	f04f 0000 	mov.w	r0, #0
 80037d8:	f04f 0100 	mov.w	r1, #0
 80037dc:	00d9      	lsls	r1, r3, #3
 80037de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80037e2:	00d0      	lsls	r0, r2, #3
 80037e4:	4602      	mov	r2, r0
 80037e6:	460b      	mov	r3, r1
 80037e8:	eb12 0208 	adds.w	r2, r2, r8
 80037ec:	eb43 0309 	adc.w	r3, r3, r9
 80037f0:	f04f 0000 	mov.w	r0, #0
 80037f4:	f04f 0100 	mov.w	r1, #0
 80037f8:	0259      	lsls	r1, r3, #9
 80037fa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80037fe:	0250      	lsls	r0, r2, #9
 8003800:	4602      	mov	r2, r0
 8003802:	460b      	mov	r3, r1
 8003804:	4610      	mov	r0, r2
 8003806:	4619      	mov	r1, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	461a      	mov	r2, r3
 800380c:	f04f 0300 	mov.w	r3, #0
 8003810:	f7fc fd6e 	bl	80002f0 <__aeabi_uldivmod>
 8003814:	4602      	mov	r2, r0
 8003816:	460b      	mov	r3, r1
 8003818:	4613      	mov	r3, r2
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	e04a      	b.n	80038b4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800381e:	4b31      	ldr	r3, [pc, #196]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	099b      	lsrs	r3, r3, #6
 8003824:	461a      	mov	r2, r3
 8003826:	f04f 0300 	mov.w	r3, #0
 800382a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800382e:	f04f 0100 	mov.w	r1, #0
 8003832:	ea02 0400 	and.w	r4, r2, r0
 8003836:	ea03 0501 	and.w	r5, r3, r1
 800383a:	4620      	mov	r0, r4
 800383c:	4629      	mov	r1, r5
 800383e:	f04f 0200 	mov.w	r2, #0
 8003842:	f04f 0300 	mov.w	r3, #0
 8003846:	014b      	lsls	r3, r1, #5
 8003848:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800384c:	0142      	lsls	r2, r0, #5
 800384e:	4610      	mov	r0, r2
 8003850:	4619      	mov	r1, r3
 8003852:	1b00      	subs	r0, r0, r4
 8003854:	eb61 0105 	sbc.w	r1, r1, r5
 8003858:	f04f 0200 	mov.w	r2, #0
 800385c:	f04f 0300 	mov.w	r3, #0
 8003860:	018b      	lsls	r3, r1, #6
 8003862:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003866:	0182      	lsls	r2, r0, #6
 8003868:	1a12      	subs	r2, r2, r0
 800386a:	eb63 0301 	sbc.w	r3, r3, r1
 800386e:	f04f 0000 	mov.w	r0, #0
 8003872:	f04f 0100 	mov.w	r1, #0
 8003876:	00d9      	lsls	r1, r3, #3
 8003878:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800387c:	00d0      	lsls	r0, r2, #3
 800387e:	4602      	mov	r2, r0
 8003880:	460b      	mov	r3, r1
 8003882:	1912      	adds	r2, r2, r4
 8003884:	eb45 0303 	adc.w	r3, r5, r3
 8003888:	f04f 0000 	mov.w	r0, #0
 800388c:	f04f 0100 	mov.w	r1, #0
 8003890:	0299      	lsls	r1, r3, #10
 8003892:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003896:	0290      	lsls	r0, r2, #10
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	4610      	mov	r0, r2
 800389e:	4619      	mov	r1, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	461a      	mov	r2, r3
 80038a4:	f04f 0300 	mov.w	r3, #0
 80038a8:	f7fc fd22 	bl	80002f0 <__aeabi_uldivmod>
 80038ac:	4602      	mov	r2, r0
 80038ae:	460b      	mov	r3, r1
 80038b0:	4613      	mov	r3, r2
 80038b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80038b4:	4b0b      	ldr	r3, [pc, #44]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	0c1b      	lsrs	r3, r3, #16
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	3301      	adds	r3, #1
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038cc:	60bb      	str	r3, [r7, #8]
      break;
 80038ce:	e002      	b.n	80038d6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038d0:	4b05      	ldr	r3, [pc, #20]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80038d2:	60bb      	str	r3, [r7, #8]
      break;
 80038d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038d6:	68bb      	ldr	r3, [r7, #8]
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80038e2:	bf00      	nop
 80038e4:	40023800 	.word	0x40023800
 80038e8:	00f42400 	.word	0x00f42400
 80038ec:	007a1200 	.word	0x007a1200

080038f0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038f4:	4b03      	ldr	r3, [pc, #12]	; (8003904 <HAL_RCC_GetHCLKFreq+0x14>)
 80038f6:	681b      	ldr	r3, [r3, #0]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	20000050 	.word	0x20000050

08003908 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800390c:	f7ff fff0 	bl	80038f0 <HAL_RCC_GetHCLKFreq>
 8003910:	4602      	mov	r2, r0
 8003912:	4b05      	ldr	r3, [pc, #20]	; (8003928 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	0a9b      	lsrs	r3, r3, #10
 8003918:	f003 0307 	and.w	r3, r3, #7
 800391c:	4903      	ldr	r1, [pc, #12]	; (800392c <HAL_RCC_GetPCLK1Freq+0x24>)
 800391e:	5ccb      	ldrb	r3, [r1, r3]
 8003920:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003924:	4618      	mov	r0, r3
 8003926:	bd80      	pop	{r7, pc}
 8003928:	40023800 	.word	0x40023800
 800392c:	08009a74 	.word	0x08009a74

08003930 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003934:	f7ff ffdc 	bl	80038f0 <HAL_RCC_GetHCLKFreq>
 8003938:	4602      	mov	r2, r0
 800393a:	4b05      	ldr	r3, [pc, #20]	; (8003950 <HAL_RCC_GetPCLK2Freq+0x20>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	0b5b      	lsrs	r3, r3, #13
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	4903      	ldr	r1, [pc, #12]	; (8003954 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003946:	5ccb      	ldrb	r3, [r1, r3]
 8003948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800394c:	4618      	mov	r0, r3
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40023800 	.word	0x40023800
 8003954:	08009a74 	.word	0x08009a74

08003958 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b088      	sub	sp, #32
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003960:	2300      	movs	r3, #0
 8003962:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003964:	2300      	movs	r3, #0
 8003966:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003968:	2300      	movs	r3, #0
 800396a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800396c:	2300      	movs	r3, #0
 800396e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003970:	2300      	movs	r3, #0
 8003972:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b00      	cmp	r3, #0
 800397e:	d012      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003980:	4b69      	ldr	r3, [pc, #420]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	4a68      	ldr	r2, [pc, #416]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003986:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800398a:	6093      	str	r3, [r2, #8]
 800398c:	4b66      	ldr	r3, [pc, #408]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003994:	4964      	ldr	r1, [pc, #400]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003996:	4313      	orrs	r3, r2
 8003998:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80039a2:	2301      	movs	r3, #1
 80039a4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d017      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039b2:	4b5d      	ldr	r3, [pc, #372]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c0:	4959      	ldr	r1, [pc, #356]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039d0:	d101      	bne.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80039d2:	2301      	movs	r3, #1
 80039d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80039de:	2301      	movs	r3, #1
 80039e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d017      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80039ee:	4b4e      	ldr	r3, [pc, #312]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fc:	494a      	ldr	r1, [pc, #296]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a0c:	d101      	bne.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0320 	and.w	r3, r3, #32
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f000 808b 	beq.w	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a3c:	4b3a      	ldr	r3, [pc, #232]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a40:	4a39      	ldr	r2, [pc, #228]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a46:	6413      	str	r3, [r2, #64]	; 0x40
 8003a48:	4b37      	ldr	r3, [pc, #220]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a50:	60bb      	str	r3, [r7, #8]
 8003a52:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a54:	4b35      	ldr	r3, [pc, #212]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a34      	ldr	r2, [pc, #208]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a60:	f7fe fe46 	bl	80026f0 <HAL_GetTick>
 8003a64:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a66:	e008      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a68:	f7fe fe42 	bl	80026f0 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b64      	cmp	r3, #100	; 0x64
 8003a74:	d901      	bls.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e38f      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a7a:	4b2c      	ldr	r3, [pc, #176]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0f0      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a86:	4b28      	ldr	r3, [pc, #160]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a8e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d035      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d02e      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003aa4:	4b20      	ldr	r3, [pc, #128]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003aae:	4b1e      	ldr	r3, [pc, #120]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab2:	4a1d      	ldr	r2, [pc, #116]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ab8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003aba:	4b1b      	ldr	r3, [pc, #108]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003abe:	4a1a      	ldr	r2, [pc, #104]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ac0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ac4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003ac6:	4a18      	ldr	r2, [pc, #96]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003acc:	4b16      	ldr	r3, [pc, #88]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d114      	bne.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad8:	f7fe fe0a 	bl	80026f0 <HAL_GetTick>
 8003adc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ade:	e00a      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ae0:	f7fe fe06 	bl	80026f0 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e351      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003af6:	4b0c      	ldr	r3, [pc, #48]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0ee      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b0e:	d111      	bne.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003b10:	4b05      	ldr	r3, [pc, #20]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b1c:	4b04      	ldr	r3, [pc, #16]	; (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003b1e:	400b      	ands	r3, r1
 8003b20:	4901      	ldr	r1, [pc, #4]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b22:	4313      	orrs	r3, r2
 8003b24:	608b      	str	r3, [r1, #8]
 8003b26:	e00b      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	40007000 	.word	0x40007000
 8003b30:	0ffffcff 	.word	0x0ffffcff
 8003b34:	4bb3      	ldr	r3, [pc, #716]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	4ab2      	ldr	r2, [pc, #712]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b3a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003b3e:	6093      	str	r3, [r2, #8]
 8003b40:	4bb0      	ldr	r3, [pc, #704]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b42:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b4c:	49ad      	ldr	r1, [pc, #692]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0310 	and.w	r3, r3, #16
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d010      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b5e:	4ba9      	ldr	r3, [pc, #676]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b64:	4aa7      	ldr	r2, [pc, #668]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b6a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003b6e:	4ba5      	ldr	r3, [pc, #660]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b70:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b78:	49a2      	ldr	r1, [pc, #648]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00a      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b8c:	4b9d      	ldr	r3, [pc, #628]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b92:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b9a:	499a      	ldr	r1, [pc, #616]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00a      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bae:	4b95      	ldr	r3, [pc, #596]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bb4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bbc:	4991      	ldr	r1, [pc, #580]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00a      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bd0:	4b8c      	ldr	r3, [pc, #560]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bde:	4989      	ldr	r1, [pc, #548]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00a      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003bf2:	4b84      	ldr	r3, [pc, #528]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c00:	4980      	ldr	r1, [pc, #512]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00a      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c14:	4b7b      	ldr	r3, [pc, #492]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c1a:	f023 0203 	bic.w	r2, r3, #3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c22:	4978      	ldr	r1, [pc, #480]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00a      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c36:	4b73      	ldr	r3, [pc, #460]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3c:	f023 020c 	bic.w	r2, r3, #12
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c44:	496f      	ldr	r1, [pc, #444]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00a      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c58:	4b6a      	ldr	r3, [pc, #424]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c5e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c66:	4967      	ldr	r1, [pc, #412]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00a      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c7a:	4b62      	ldr	r3, [pc, #392]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c80:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c88:	495e      	ldr	r1, [pc, #376]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00a      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c9c:	4b59      	ldr	r3, [pc, #356]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003caa:	4956      	ldr	r1, [pc, #344]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00a      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003cbe:	4b51      	ldr	r3, [pc, #324]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ccc:	494d      	ldr	r1, [pc, #308]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00a      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003ce0:	4b48      	ldr	r3, [pc, #288]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cee:	4945      	ldr	r1, [pc, #276]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00a      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003d02:	4b40      	ldr	r3, [pc, #256]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d08:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d10:	493c      	ldr	r1, [pc, #240]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00a      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003d24:	4b37      	ldr	r3, [pc, #220]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d2a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d32:	4934      	ldr	r1, [pc, #208]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d011      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003d46:	4b2f      	ldr	r3, [pc, #188]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d4c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d54:	492b      	ldr	r1, [pc, #172]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d64:	d101      	bne.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003d66:	2301      	movs	r3, #1
 8003d68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003d76:	2301      	movs	r3, #1
 8003d78:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00a      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d86:	4b1f      	ldr	r3, [pc, #124]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d8c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d94:	491b      	ldr	r1, [pc, #108]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00b      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003da8:	4b16      	ldr	r3, [pc, #88]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dae:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003db8:	4912      	ldr	r1, [pc, #72]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00b      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003dcc:	4b0d      	ldr	r3, [pc, #52]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dd2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ddc:	4909      	ldr	r1, [pc, #36]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00f      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003df0:	4b04      	ldr	r3, [pc, #16]	; (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003df2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003df6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e00:	e002      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003e02:	bf00      	nop
 8003e04:	40023800 	.word	0x40023800
 8003e08:	4986      	ldr	r1, [pc, #536]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d00b      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003e1c:	4b81      	ldr	r3, [pc, #516]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e22:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e2c:	497d      	ldr	r1, [pc, #500]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d006      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 80d6 	beq.w	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e48:	4b76      	ldr	r3, [pc, #472]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a75      	ldr	r2, [pc, #468]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e4e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e54:	f7fe fc4c 	bl	80026f0 <HAL_GetTick>
 8003e58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e5c:	f7fe fc48 	bl	80026f0 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b64      	cmp	r3, #100	; 0x64
 8003e68:	d901      	bls.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e195      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e6e:	4b6d      	ldr	r3, [pc, #436]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1f0      	bne.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d021      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d11d      	bne.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003e8e:	4b65      	ldr	r3, [pc, #404]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e94:	0c1b      	lsrs	r3, r3, #16
 8003e96:	f003 0303 	and.w	r3, r3, #3
 8003e9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003e9c:	4b61      	ldr	r3, [pc, #388]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ea2:	0e1b      	lsrs	r3, r3, #24
 8003ea4:	f003 030f 	and.w	r3, r3, #15
 8003ea8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	019a      	lsls	r2, r3, #6
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	041b      	lsls	r3, r3, #16
 8003eb4:	431a      	orrs	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	061b      	lsls	r3, r3, #24
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	071b      	lsls	r3, r3, #28
 8003ec2:	4958      	ldr	r1, [pc, #352]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d004      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ede:	d00a      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d02e      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ef4:	d129      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ef6:	4b4b      	ldr	r3, [pc, #300]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ef8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003efc:	0c1b      	lsrs	r3, r3, #16
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f04:	4b47      	ldr	r3, [pc, #284]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f0a:	0f1b      	lsrs	r3, r3, #28
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	019a      	lsls	r2, r3, #6
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	041b      	lsls	r3, r3, #16
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	061b      	lsls	r3, r3, #24
 8003f24:	431a      	orrs	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	071b      	lsls	r3, r3, #28
 8003f2a:	493e      	ldr	r1, [pc, #248]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f32:	4b3c      	ldr	r3, [pc, #240]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f38:	f023 021f 	bic.w	r2, r3, #31
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f40:	3b01      	subs	r3, #1
 8003f42:	4938      	ldr	r1, [pc, #224]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d01d      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f56:	4b33      	ldr	r3, [pc, #204]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f5c:	0e1b      	lsrs	r3, r3, #24
 8003f5e:	f003 030f 	and.w	r3, r3, #15
 8003f62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f64:	4b2f      	ldr	r3, [pc, #188]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f6a:	0f1b      	lsrs	r3, r3, #28
 8003f6c:	f003 0307 	and.w	r3, r3, #7
 8003f70:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	019a      	lsls	r2, r3, #6
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	041b      	lsls	r3, r3, #16
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	061b      	lsls	r3, r3, #24
 8003f84:	431a      	orrs	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	071b      	lsls	r3, r3, #28
 8003f8a:	4926      	ldr	r1, [pc, #152]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d011      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	019a      	lsls	r2, r3, #6
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	041b      	lsls	r3, r3, #16
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	061b      	lsls	r3, r3, #24
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	071b      	lsls	r3, r3, #28
 8003fba:	491a      	ldr	r1, [pc, #104]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003fc2:	4b18      	ldr	r3, [pc, #96]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a17      	ldr	r2, [pc, #92]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fc8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003fcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fce:	f7fe fb8f 	bl	80026f0 <HAL_GetTick>
 8003fd2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fd6:	f7fe fb8b 	bl	80026f0 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b64      	cmp	r3, #100	; 0x64
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e0d8      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fe8:	4b0e      	ldr	r3, [pc, #56]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d0f0      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	f040 80ce 	bne.w	8004198 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003ffc:	4b09      	ldr	r3, [pc, #36]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a08      	ldr	r2, [pc, #32]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004002:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004006:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004008:	f7fe fb72 	bl	80026f0 <HAL_GetTick>
 800400c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800400e:	e00b      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004010:	f7fe fb6e 	bl	80026f0 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b64      	cmp	r3, #100	; 0x64
 800401c:	d904      	bls.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e0bb      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004022:	bf00      	nop
 8004024:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004028:	4b5e      	ldr	r3, [pc, #376]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004030:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004034:	d0ec      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004046:	2b00      	cmp	r3, #0
 8004048:	d009      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004052:	2b00      	cmp	r3, #0
 8004054:	d02e      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	2b00      	cmp	r3, #0
 800405c:	d12a      	bne.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800405e:	4b51      	ldr	r3, [pc, #324]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004064:	0c1b      	lsrs	r3, r3, #16
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800406c:	4b4d      	ldr	r3, [pc, #308]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800406e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004072:	0f1b      	lsrs	r3, r3, #28
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	019a      	lsls	r2, r3, #6
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	041b      	lsls	r3, r3, #16
 8004084:	431a      	orrs	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	699b      	ldr	r3, [r3, #24]
 800408a:	061b      	lsls	r3, r3, #24
 800408c:	431a      	orrs	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	071b      	lsls	r3, r3, #28
 8004092:	4944      	ldr	r1, [pc, #272]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004094:	4313      	orrs	r3, r2
 8004096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800409a:	4b42      	ldr	r3, [pc, #264]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800409c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040a0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a8:	3b01      	subs	r3, #1
 80040aa:	021b      	lsls	r3, r3, #8
 80040ac:	493d      	ldr	r1, [pc, #244]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d022      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040c8:	d11d      	bne.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80040ca:	4b36      	ldr	r3, [pc, #216]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d0:	0e1b      	lsrs	r3, r3, #24
 80040d2:	f003 030f 	and.w	r3, r3, #15
 80040d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80040d8:	4b32      	ldr	r3, [pc, #200]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040de:	0f1b      	lsrs	r3, r3, #28
 80040e0:	f003 0307 	and.w	r3, r3, #7
 80040e4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	019a      	lsls	r2, r3, #6
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	041b      	lsls	r3, r3, #16
 80040f2:	431a      	orrs	r2, r3
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	061b      	lsls	r3, r3, #24
 80040f8:	431a      	orrs	r2, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	071b      	lsls	r3, r3, #28
 80040fe:	4929      	ldr	r1, [pc, #164]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004100:	4313      	orrs	r3, r2
 8004102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d028      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004112:	4b24      	ldr	r3, [pc, #144]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004118:	0e1b      	lsrs	r3, r3, #24
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004120:	4b20      	ldr	r3, [pc, #128]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004126:	0c1b      	lsrs	r3, r3, #16
 8004128:	f003 0303 	and.w	r3, r3, #3
 800412c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	019a      	lsls	r2, r3, #6
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	041b      	lsls	r3, r3, #16
 8004138:	431a      	orrs	r2, r3
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	061b      	lsls	r3, r3, #24
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	69db      	ldr	r3, [r3, #28]
 8004144:	071b      	lsls	r3, r3, #28
 8004146:	4917      	ldr	r1, [pc, #92]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004148:	4313      	orrs	r3, r2
 800414a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800414e:	4b15      	ldr	r3, [pc, #84]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004150:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004154:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415c:	4911      	ldr	r1, [pc, #68]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800415e:	4313      	orrs	r3, r2
 8004160:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004164:	4b0f      	ldr	r3, [pc, #60]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a0e      	ldr	r2, [pc, #56]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800416a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800416e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004170:	f7fe fabe 	bl	80026f0 <HAL_GetTick>
 8004174:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004176:	e008      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004178:	f7fe faba 	bl	80026f0 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b64      	cmp	r3, #100	; 0x64
 8004184:	d901      	bls.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e007      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800418a:	4b06      	ldr	r3, [pc, #24]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004192:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004196:	d1ef      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3720      	adds	r7, #32
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	40023800 	.word	0x40023800

080041a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e09d      	b.n	80042f6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d108      	bne.n	80041d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041ca:	d009      	beq.n	80041e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	61da      	str	r2, [r3, #28]
 80041d2:	e005      	b.n	80041e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d106      	bne.n	8004200 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f7fd ffac 	bl	8002158 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2202      	movs	r2, #2
 8004204:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004216:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004220:	d902      	bls.n	8004228 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004222:	2300      	movs	r3, #0
 8004224:	60fb      	str	r3, [r7, #12]
 8004226:	e002      	b.n	800422e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004228:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800422c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004236:	d007      	beq.n	8004248 <HAL_SPI_Init+0xa0>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004240:	d002      	beq.n	8004248 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004258:	431a      	orrs	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	431a      	orrs	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	f003 0301 	and.w	r3, r3, #1
 800426c:	431a      	orrs	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004276:	431a      	orrs	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004280:	431a      	orrs	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800428a:	ea42 0103 	orr.w	r1, r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004292:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	0c1b      	lsrs	r3, r3, #16
 80042a4:	f003 0204 	and.w	r2, r3, #4
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	431a      	orrs	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042b6:	f003 0308 	and.w	r3, r3, #8
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80042c4:	ea42 0103 	orr.w	r1, r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	69da      	ldr	r2, [r3, #28]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b088      	sub	sp, #32
 8004302:	af00      	add	r7, sp, #0
 8004304:	60f8      	str	r0, [r7, #12]
 8004306:	60b9      	str	r1, [r7, #8]
 8004308:	603b      	str	r3, [r7, #0]
 800430a:	4613      	mov	r3, r2
 800430c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800430e:	2300      	movs	r3, #0
 8004310:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004318:	2b01      	cmp	r3, #1
 800431a:	d101      	bne.n	8004320 <HAL_SPI_Transmit+0x22>
 800431c:	2302      	movs	r3, #2
 800431e:	e158      	b.n	80045d2 <HAL_SPI_Transmit+0x2d4>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004328:	f7fe f9e2 	bl	80026f0 <HAL_GetTick>
 800432c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800432e:	88fb      	ldrh	r3, [r7, #6]
 8004330:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b01      	cmp	r3, #1
 800433c:	d002      	beq.n	8004344 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800433e:	2302      	movs	r3, #2
 8004340:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004342:	e13d      	b.n	80045c0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d002      	beq.n	8004350 <HAL_SPI_Transmit+0x52>
 800434a:	88fb      	ldrh	r3, [r7, #6]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d102      	bne.n	8004356 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004354:	e134      	b.n	80045c0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2203      	movs	r2, #3
 800435a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	68ba      	ldr	r2, [r7, #8]
 8004368:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	88fa      	ldrh	r2, [r7, #6]
 800436e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	88fa      	ldrh	r2, [r7, #6]
 8004374:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2200      	movs	r2, #0
 8004388:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043a0:	d10f      	bne.n	80043c2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043cc:	2b40      	cmp	r3, #64	; 0x40
 80043ce:	d007      	beq.n	80043e0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80043e8:	d94b      	bls.n	8004482 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <HAL_SPI_Transmit+0xfa>
 80043f2:	8afb      	ldrh	r3, [r7, #22]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d13e      	bne.n	8004476 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043fc:	881a      	ldrh	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004408:	1c9a      	adds	r2, r3, #2
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004412:	b29b      	uxth	r3, r3
 8004414:	3b01      	subs	r3, #1
 8004416:	b29a      	uxth	r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800441c:	e02b      	b.n	8004476 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f003 0302 	and.w	r3, r3, #2
 8004428:	2b02      	cmp	r3, #2
 800442a:	d112      	bne.n	8004452 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004430:	881a      	ldrh	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443c:	1c9a      	adds	r2, r3, #2
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004446:	b29b      	uxth	r3, r3
 8004448:	3b01      	subs	r3, #1
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004450:	e011      	b.n	8004476 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004452:	f7fe f94d 	bl	80026f0 <HAL_GetTick>
 8004456:	4602      	mov	r2, r0
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	429a      	cmp	r2, r3
 8004460:	d803      	bhi.n	800446a <HAL_SPI_Transmit+0x16c>
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004468:	d102      	bne.n	8004470 <HAL_SPI_Transmit+0x172>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d102      	bne.n	8004476 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004474:	e0a4      	b.n	80045c0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800447a:	b29b      	uxth	r3, r3
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1ce      	bne.n	800441e <HAL_SPI_Transmit+0x120>
 8004480:	e07c      	b.n	800457c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d002      	beq.n	8004490 <HAL_SPI_Transmit+0x192>
 800448a:	8afb      	ldrh	r3, [r7, #22]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d170      	bne.n	8004572 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004494:	b29b      	uxth	r3, r3
 8004496:	2b01      	cmp	r3, #1
 8004498:	d912      	bls.n	80044c0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449e:	881a      	ldrh	r2, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044aa:	1c9a      	adds	r2, r3, #2
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	3b02      	subs	r3, #2
 80044b8:	b29a      	uxth	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80044be:	e058      	b.n	8004572 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	330c      	adds	r3, #12
 80044ca:	7812      	ldrb	r2, [r2, #0]
 80044cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044d2:	1c5a      	adds	r2, r3, #1
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044dc:	b29b      	uxth	r3, r3
 80044de:	3b01      	subs	r3, #1
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80044e6:	e044      	b.n	8004572 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d12b      	bne.n	800454e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d912      	bls.n	8004526 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004504:	881a      	ldrh	r2, [r3, #0]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004510:	1c9a      	adds	r2, r3, #2
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800451a:	b29b      	uxth	r3, r3
 800451c:	3b02      	subs	r3, #2
 800451e:	b29a      	uxth	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004524:	e025      	b.n	8004572 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	330c      	adds	r3, #12
 8004530:	7812      	ldrb	r2, [r2, #0]
 8004532:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004542:	b29b      	uxth	r3, r3
 8004544:	3b01      	subs	r3, #1
 8004546:	b29a      	uxth	r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800454c:	e011      	b.n	8004572 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800454e:	f7fe f8cf 	bl	80026f0 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	429a      	cmp	r2, r3
 800455c:	d803      	bhi.n	8004566 <HAL_SPI_Transmit+0x268>
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004564:	d102      	bne.n	800456c <HAL_SPI_Transmit+0x26e>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d102      	bne.n	8004572 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004570:	e026      	b.n	80045c0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004576:	b29b      	uxth	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1b5      	bne.n	80044e8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	6839      	ldr	r1, [r7, #0]
 8004580:	68f8      	ldr	r0, [r7, #12]
 8004582:	f000 fb5b 	bl	8004c3c <SPI_EndRxTxTransaction>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2220      	movs	r2, #32
 8004590:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10a      	bne.n	80045b0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800459a:	2300      	movs	r3, #0
 800459c:	613b      	str	r3, [r7, #16]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	613b      	str	r3, [r7, #16]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	613b      	str	r3, [r7, #16]
 80045ae:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d002      	beq.n	80045be <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	77fb      	strb	r3, [r7, #31]
 80045bc:	e000      	b.n	80045c0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80045be:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80045d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3720      	adds	r7, #32
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b08a      	sub	sp, #40	; 0x28
 80045de:	af00      	add	r7, sp, #0
 80045e0:	60f8      	str	r0, [r7, #12]
 80045e2:	60b9      	str	r1, [r7, #8]
 80045e4:	607a      	str	r2, [r7, #4]
 80045e6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045e8:	2301      	movs	r3, #1
 80045ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80045ec:	2300      	movs	r3, #0
 80045ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d101      	bne.n	8004600 <HAL_SPI_TransmitReceive+0x26>
 80045fc:	2302      	movs	r3, #2
 80045fe:	e1fb      	b.n	80049f8 <HAL_SPI_TransmitReceive+0x41e>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004608:	f7fe f872 	bl	80026f0 <HAL_GetTick>
 800460c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004614:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800461c:	887b      	ldrh	r3, [r7, #2]
 800461e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004620:	887b      	ldrh	r3, [r7, #2]
 8004622:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004624:	7efb      	ldrb	r3, [r7, #27]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d00e      	beq.n	8004648 <HAL_SPI_TransmitReceive+0x6e>
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004630:	d106      	bne.n	8004640 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d102      	bne.n	8004640 <HAL_SPI_TransmitReceive+0x66>
 800463a:	7efb      	ldrb	r3, [r7, #27]
 800463c:	2b04      	cmp	r3, #4
 800463e:	d003      	beq.n	8004648 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004640:	2302      	movs	r3, #2
 8004642:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004646:	e1cd      	b.n	80049e4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d005      	beq.n	800465a <HAL_SPI_TransmitReceive+0x80>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d002      	beq.n	800465a <HAL_SPI_TransmitReceive+0x80>
 8004654:	887b      	ldrh	r3, [r7, #2]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d103      	bne.n	8004662 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004660:	e1c0      	b.n	80049e4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b04      	cmp	r3, #4
 800466c:	d003      	beq.n	8004676 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2205      	movs	r2, #5
 8004672:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	887a      	ldrh	r2, [r7, #2]
 8004686:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	887a      	ldrh	r2, [r7, #2]
 800468e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	68ba      	ldr	r2, [r7, #8]
 8004696:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	887a      	ldrh	r2, [r7, #2]
 800469c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	887a      	ldrh	r2, [r7, #2]
 80046a2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80046b8:	d802      	bhi.n	80046c0 <HAL_SPI_TransmitReceive+0xe6>
 80046ba:	8a3b      	ldrh	r3, [r7, #16]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d908      	bls.n	80046d2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80046ce:	605a      	str	r2, [r3, #4]
 80046d0:	e007      	b.n	80046e2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	685a      	ldr	r2, [r3, #4]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80046e0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ec:	2b40      	cmp	r3, #64	; 0x40
 80046ee:	d007      	beq.n	8004700 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004708:	d97c      	bls.n	8004804 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d002      	beq.n	8004718 <HAL_SPI_TransmitReceive+0x13e>
 8004712:	8a7b      	ldrh	r3, [r7, #18]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d169      	bne.n	80047ec <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471c:	881a      	ldrh	r2, [r3, #0]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004728:	1c9a      	adds	r2, r3, #2
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004732:	b29b      	uxth	r3, r3
 8004734:	3b01      	subs	r3, #1
 8004736:	b29a      	uxth	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800473c:	e056      	b.n	80047ec <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b02      	cmp	r3, #2
 800474a:	d11b      	bne.n	8004784 <HAL_SPI_TransmitReceive+0x1aa>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004750:	b29b      	uxth	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d016      	beq.n	8004784 <HAL_SPI_TransmitReceive+0x1aa>
 8004756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004758:	2b01      	cmp	r3, #1
 800475a:	d113      	bne.n	8004784 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004760:	881a      	ldrh	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476c:	1c9a      	adds	r2, r3, #2
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004776:	b29b      	uxth	r3, r3
 8004778:	3b01      	subs	r3, #1
 800477a:	b29a      	uxth	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004780:	2300      	movs	r3, #0
 8004782:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b01      	cmp	r3, #1
 8004790:	d11c      	bne.n	80047cc <HAL_SPI_TransmitReceive+0x1f2>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004798:	b29b      	uxth	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d016      	beq.n	80047cc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68da      	ldr	r2, [r3, #12]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a8:	b292      	uxth	r2, r2
 80047aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b0:	1c9a      	adds	r2, r3, #2
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047bc:	b29b      	uxth	r3, r3
 80047be:	3b01      	subs	r3, #1
 80047c0:	b29a      	uxth	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047c8:	2301      	movs	r3, #1
 80047ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047cc:	f7fd ff90 	bl	80026f0 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047d8:	429a      	cmp	r2, r3
 80047da:	d807      	bhi.n	80047ec <HAL_SPI_TransmitReceive+0x212>
 80047dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047e2:	d003      	beq.n	80047ec <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80047ea:	e0fb      	b.n	80049e4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1a3      	bne.n	800473e <HAL_SPI_TransmitReceive+0x164>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d19d      	bne.n	800473e <HAL_SPI_TransmitReceive+0x164>
 8004802:	e0df      	b.n	80049c4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d003      	beq.n	8004814 <HAL_SPI_TransmitReceive+0x23a>
 800480c:	8a7b      	ldrh	r3, [r7, #18]
 800480e:	2b01      	cmp	r3, #1
 8004810:	f040 80cb 	bne.w	80049aa <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004818:	b29b      	uxth	r3, r3
 800481a:	2b01      	cmp	r3, #1
 800481c:	d912      	bls.n	8004844 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004822:	881a      	ldrh	r2, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482e:	1c9a      	adds	r2, r3, #2
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004838:	b29b      	uxth	r3, r3
 800483a:	3b02      	subs	r3, #2
 800483c:	b29a      	uxth	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004842:	e0b2      	b.n	80049aa <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	330c      	adds	r3, #12
 800484e:	7812      	ldrb	r2, [r2, #0]
 8004850:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004860:	b29b      	uxth	r3, r3
 8004862:	3b01      	subs	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800486a:	e09e      	b.n	80049aa <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	2b02      	cmp	r3, #2
 8004878:	d134      	bne.n	80048e4 <HAL_SPI_TransmitReceive+0x30a>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800487e:	b29b      	uxth	r3, r3
 8004880:	2b00      	cmp	r3, #0
 8004882:	d02f      	beq.n	80048e4 <HAL_SPI_TransmitReceive+0x30a>
 8004884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004886:	2b01      	cmp	r3, #1
 8004888:	d12c      	bne.n	80048e4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800488e:	b29b      	uxth	r3, r3
 8004890:	2b01      	cmp	r3, #1
 8004892:	d912      	bls.n	80048ba <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004898:	881a      	ldrh	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a4:	1c9a      	adds	r2, r3, #2
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	3b02      	subs	r3, #2
 80048b2:	b29a      	uxth	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80048b8:	e012      	b.n	80048e0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	330c      	adds	r3, #12
 80048c4:	7812      	ldrb	r2, [r2, #0]
 80048c6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048cc:	1c5a      	adds	r2, r3, #1
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048e0:	2300      	movs	r3, #0
 80048e2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d148      	bne.n	8004984 <HAL_SPI_TransmitReceive+0x3aa>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d042      	beq.n	8004984 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004904:	b29b      	uxth	r3, r3
 8004906:	2b01      	cmp	r3, #1
 8004908:	d923      	bls.n	8004952 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68da      	ldr	r2, [r3, #12]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004914:	b292      	uxth	r2, r2
 8004916:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491c:	1c9a      	adds	r2, r3, #2
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004928:	b29b      	uxth	r3, r3
 800492a:	3b02      	subs	r3, #2
 800492c:	b29a      	uxth	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800493a:	b29b      	uxth	r3, r3
 800493c:	2b01      	cmp	r3, #1
 800493e:	d81f      	bhi.n	8004980 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685a      	ldr	r2, [r3, #4]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800494e:	605a      	str	r2, [r3, #4]
 8004950:	e016      	b.n	8004980 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f103 020c 	add.w	r2, r3, #12
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	7812      	ldrb	r2, [r2, #0]
 8004960:	b2d2      	uxtb	r2, r2
 8004962:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004968:	1c5a      	adds	r2, r3, #1
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004974:	b29b      	uxth	r3, r3
 8004976:	3b01      	subs	r3, #1
 8004978:	b29a      	uxth	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004980:	2301      	movs	r3, #1
 8004982:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004984:	f7fd feb4 	bl	80026f0 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004990:	429a      	cmp	r2, r3
 8004992:	d803      	bhi.n	800499c <HAL_SPI_TransmitReceive+0x3c2>
 8004994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004996:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800499a:	d102      	bne.n	80049a2 <HAL_SPI_TransmitReceive+0x3c8>
 800499c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d103      	bne.n	80049aa <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80049a8:	e01c      	b.n	80049e4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f47f af5b 	bne.w	800486c <HAL_SPI_TransmitReceive+0x292>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80049bc:	b29b      	uxth	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	f47f af54 	bne.w	800486c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049c4:	69fa      	ldr	r2, [r7, #28]
 80049c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f937 	bl	8004c3c <SPI_EndRxTxTransaction>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d006      	beq.n	80049e2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2220      	movs	r2, #32
 80049de:	661a      	str	r2, [r3, #96]	; 0x60
 80049e0:	e000      	b.n	80049e4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80049e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80049f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3728      	adds	r7, #40	; 0x28
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b088      	sub	sp, #32
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	603b      	str	r3, [r7, #0]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a10:	f7fd fe6e 	bl	80026f0 <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a18:	1a9b      	subs	r3, r3, r2
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a20:	f7fd fe66 	bl	80026f0 <HAL_GetTick>
 8004a24:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a26:	4b39      	ldr	r3, [pc, #228]	; (8004b0c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	015b      	lsls	r3, r3, #5
 8004a2c:	0d1b      	lsrs	r3, r3, #20
 8004a2e:	69fa      	ldr	r2, [r7, #28]
 8004a30:	fb02 f303 	mul.w	r3, r2, r3
 8004a34:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a36:	e054      	b.n	8004ae2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a3e:	d050      	beq.n	8004ae2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a40:	f7fd fe56 	bl	80026f0 <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	69fa      	ldr	r2, [r7, #28]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d902      	bls.n	8004a56 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d13d      	bne.n	8004ad2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004a64:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a6e:	d111      	bne.n	8004a94 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a78:	d004      	beq.n	8004a84 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a82:	d107      	bne.n	8004a94 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a9c:	d10f      	bne.n	8004abe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aac:	601a      	str	r2, [r3, #0]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004abc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e017      	b.n	8004b02 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	689a      	ldr	r2, [r3, #8]
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	4013      	ands	r3, r2
 8004aec:	68ba      	ldr	r2, [r7, #8]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	bf0c      	ite	eq
 8004af2:	2301      	moveq	r3, #1
 8004af4:	2300      	movne	r3, #0
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	461a      	mov	r2, r3
 8004afa:	79fb      	ldrb	r3, [r7, #7]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d19b      	bne.n	8004a38 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3720      	adds	r7, #32
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	20000050 	.word	0x20000050

08004b10 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b08a      	sub	sp, #40	; 0x28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
 8004b1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b22:	f7fd fde5 	bl	80026f0 <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b2a:	1a9b      	subs	r3, r3, r2
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	4413      	add	r3, r2
 8004b30:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004b32:	f7fd fddd 	bl	80026f0 <HAL_GetTick>
 8004b36:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	330c      	adds	r3, #12
 8004b3e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004b40:	4b3d      	ldr	r3, [pc, #244]	; (8004c38 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	4613      	mov	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4413      	add	r3, r2
 8004b4a:	00da      	lsls	r2, r3, #3
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	0d1b      	lsrs	r3, r3, #20
 8004b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b52:	fb02 f303 	mul.w	r3, r2, r3
 8004b56:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004b58:	e060      	b.n	8004c1c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004b60:	d107      	bne.n	8004b72 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d104      	bne.n	8004b72 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004b70:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b78:	d050      	beq.n	8004c1c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b7a:	f7fd fdb9 	bl	80026f0 <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	6a3b      	ldr	r3, [r7, #32]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d902      	bls.n	8004b90 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d13d      	bne.n	8004c0c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004b9e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ba8:	d111      	bne.n	8004bce <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bb2:	d004      	beq.n	8004bbe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bbc:	d107      	bne.n	8004bce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bcc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bd6:	d10f      	bne.n	8004bf8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bf6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e010      	b.n	8004c2e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d101      	bne.n	8004c16 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004c12:	2300      	movs	r3, #0
 8004c14:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	3b01      	subs	r3, #1
 8004c1a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689a      	ldr	r2, [r3, #8]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	4013      	ands	r3, r2
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d196      	bne.n	8004b5a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3728      	adds	r7, #40	; 0x28
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	20000050 	.word	0x20000050

08004c3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b088      	sub	sp, #32
 8004c40:	af02      	add	r7, sp, #8
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	9300      	str	r3, [sp, #0]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004c54:	68f8      	ldr	r0, [r7, #12]
 8004c56:	f7ff ff5b 	bl	8004b10 <SPI_WaitFifoStateUntilTimeout>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d007      	beq.n	8004c70 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c64:	f043 0220 	orr.w	r2, r3, #32
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	e046      	b.n	8004cfe <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c70:	4b25      	ldr	r3, [pc, #148]	; (8004d08 <SPI_EndRxTxTransaction+0xcc>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a25      	ldr	r2, [pc, #148]	; (8004d0c <SPI_EndRxTxTransaction+0xd0>)
 8004c76:	fba2 2303 	umull	r2, r3, r2, r3
 8004c7a:	0d5b      	lsrs	r3, r3, #21
 8004c7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c80:	fb02 f303 	mul.w	r3, r2, r3
 8004c84:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c8e:	d112      	bne.n	8004cb6 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	9300      	str	r3, [sp, #0]
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	2200      	movs	r2, #0
 8004c98:	2180      	movs	r1, #128	; 0x80
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	f7ff feb0 	bl	8004a00 <SPI_WaitFlagStateUntilTimeout>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d016      	beq.n	8004cd4 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004caa:	f043 0220 	orr.w	r2, r3, #32
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e023      	b.n	8004cfe <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00a      	beq.n	8004cd2 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ccc:	2b80      	cmp	r3, #128	; 0x80
 8004cce:	d0f2      	beq.n	8004cb6 <SPI_EndRxTxTransaction+0x7a>
 8004cd0:	e000      	b.n	8004cd4 <SPI_EndRxTxTransaction+0x98>
        break;
 8004cd2:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	9300      	str	r3, [sp, #0]
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f7ff ff15 	bl	8004b10 <SPI_WaitFifoStateUntilTimeout>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d007      	beq.n	8004cfc <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cf0:	f043 0220 	orr.w	r2, r3, #32
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e000      	b.n	8004cfe <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3718      	adds	r7, #24
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	20000050 	.word	0x20000050
 8004d0c:	165e9f81 	.word	0x165e9f81

08004d10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e049      	b.n	8004db6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d106      	bne.n	8004d3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f7fd fa52 	bl	80021e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2202      	movs	r2, #2
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	3304      	adds	r3, #4
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	4610      	mov	r0, r2
 8004d50:	f000 fbe0 	bl	8005514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3708      	adds	r7, #8
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
	...

08004dc0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d001      	beq.n	8004dd8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e04c      	b.n	8004e72 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2202      	movs	r2, #2
 8004ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a26      	ldr	r2, [pc, #152]	; (8004e80 <HAL_TIM_Base_Start+0xc0>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d022      	beq.n	8004e30 <HAL_TIM_Base_Start+0x70>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004df2:	d01d      	beq.n	8004e30 <HAL_TIM_Base_Start+0x70>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a22      	ldr	r2, [pc, #136]	; (8004e84 <HAL_TIM_Base_Start+0xc4>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d018      	beq.n	8004e30 <HAL_TIM_Base_Start+0x70>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a21      	ldr	r2, [pc, #132]	; (8004e88 <HAL_TIM_Base_Start+0xc8>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d013      	beq.n	8004e30 <HAL_TIM_Base_Start+0x70>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a1f      	ldr	r2, [pc, #124]	; (8004e8c <HAL_TIM_Base_Start+0xcc>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d00e      	beq.n	8004e30 <HAL_TIM_Base_Start+0x70>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a1e      	ldr	r2, [pc, #120]	; (8004e90 <HAL_TIM_Base_Start+0xd0>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d009      	beq.n	8004e30 <HAL_TIM_Base_Start+0x70>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a1c      	ldr	r2, [pc, #112]	; (8004e94 <HAL_TIM_Base_Start+0xd4>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d004      	beq.n	8004e30 <HAL_TIM_Base_Start+0x70>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a1b      	ldr	r2, [pc, #108]	; (8004e98 <HAL_TIM_Base_Start+0xd8>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d115      	bne.n	8004e5c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	689a      	ldr	r2, [r3, #8]
 8004e36:	4b19      	ldr	r3, [pc, #100]	; (8004e9c <HAL_TIM_Base_Start+0xdc>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2b06      	cmp	r3, #6
 8004e40:	d015      	beq.n	8004e6e <HAL_TIM_Base_Start+0xae>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e48:	d011      	beq.n	8004e6e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f042 0201 	orr.w	r2, r2, #1
 8004e58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e5a:	e008      	b.n	8004e6e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f042 0201 	orr.w	r2, r2, #1
 8004e6a:	601a      	str	r2, [r3, #0]
 8004e6c:	e000      	b.n	8004e70 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e6e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3714      	adds	r7, #20
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	40010000 	.word	0x40010000
 8004e84:	40000400 	.word	0x40000400
 8004e88:	40000800 	.word	0x40000800
 8004e8c:	40000c00 	.word	0x40000c00
 8004e90:	40010400 	.word	0x40010400
 8004e94:	40014000 	.word	0x40014000
 8004e98:	40001800 	.word	0x40001800
 8004e9c:	00010007 	.word	0x00010007

08004ea0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d101      	bne.n	8004eb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e049      	b.n	8004f46 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d106      	bne.n	8004ecc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 f841 	bl	8004f4e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	3304      	adds	r3, #4
 8004edc:	4619      	mov	r1, r3
 8004ede:	4610      	mov	r0, r2
 8004ee0:	f000 fb18 	bl	8005514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3708      	adds	r7, #8
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}

08004f4e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f4e:	b480      	push	{r7}
 8004f50:	b083      	sub	sp, #12
 8004f52:	af00      	add	r7, sp, #0
 8004f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f56:	bf00      	nop
 8004f58:	370c      	adds	r7, #12
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
	...

08004f64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d109      	bne.n	8004f88 <HAL_TIM_PWM_Start+0x24>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	bf14      	ite	ne
 8004f80:	2301      	movne	r3, #1
 8004f82:	2300      	moveq	r3, #0
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	e03c      	b.n	8005002 <HAL_TIM_PWM_Start+0x9e>
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	2b04      	cmp	r3, #4
 8004f8c:	d109      	bne.n	8004fa2 <HAL_TIM_PWM_Start+0x3e>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	bf14      	ite	ne
 8004f9a:	2301      	movne	r3, #1
 8004f9c:	2300      	moveq	r3, #0
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	e02f      	b.n	8005002 <HAL_TIM_PWM_Start+0x9e>
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	2b08      	cmp	r3, #8
 8004fa6:	d109      	bne.n	8004fbc <HAL_TIM_PWM_Start+0x58>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	bf14      	ite	ne
 8004fb4:	2301      	movne	r3, #1
 8004fb6:	2300      	moveq	r3, #0
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	e022      	b.n	8005002 <HAL_TIM_PWM_Start+0x9e>
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	2b0c      	cmp	r3, #12
 8004fc0:	d109      	bne.n	8004fd6 <HAL_TIM_PWM_Start+0x72>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	bf14      	ite	ne
 8004fce:	2301      	movne	r3, #1
 8004fd0:	2300      	moveq	r3, #0
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	e015      	b.n	8005002 <HAL_TIM_PWM_Start+0x9e>
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	2b10      	cmp	r3, #16
 8004fda:	d109      	bne.n	8004ff0 <HAL_TIM_PWM_Start+0x8c>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	bf14      	ite	ne
 8004fe8:	2301      	movne	r3, #1
 8004fea:	2300      	moveq	r3, #0
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	e008      	b.n	8005002 <HAL_TIM_PWM_Start+0x9e>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	bf14      	ite	ne
 8004ffc:	2301      	movne	r3, #1
 8004ffe:	2300      	moveq	r3, #0
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b00      	cmp	r3, #0
 8005004:	d001      	beq.n	800500a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e092      	b.n	8005130 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d104      	bne.n	800501a <HAL_TIM_PWM_Start+0xb6>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2202      	movs	r2, #2
 8005014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005018:	e023      	b.n	8005062 <HAL_TIM_PWM_Start+0xfe>
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b04      	cmp	r3, #4
 800501e:	d104      	bne.n	800502a <HAL_TIM_PWM_Start+0xc6>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005028:	e01b      	b.n	8005062 <HAL_TIM_PWM_Start+0xfe>
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	2b08      	cmp	r3, #8
 800502e:	d104      	bne.n	800503a <HAL_TIM_PWM_Start+0xd6>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2202      	movs	r2, #2
 8005034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005038:	e013      	b.n	8005062 <HAL_TIM_PWM_Start+0xfe>
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	2b0c      	cmp	r3, #12
 800503e:	d104      	bne.n	800504a <HAL_TIM_PWM_Start+0xe6>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2202      	movs	r2, #2
 8005044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005048:	e00b      	b.n	8005062 <HAL_TIM_PWM_Start+0xfe>
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	2b10      	cmp	r3, #16
 800504e:	d104      	bne.n	800505a <HAL_TIM_PWM_Start+0xf6>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2202      	movs	r2, #2
 8005054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005058:	e003      	b.n	8005062 <HAL_TIM_PWM_Start+0xfe>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2202      	movs	r2, #2
 800505e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2201      	movs	r2, #1
 8005068:	6839      	ldr	r1, [r7, #0]
 800506a:	4618      	mov	r0, r3
 800506c:	f000 fdea 	bl	8005c44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a30      	ldr	r2, [pc, #192]	; (8005138 <HAL_TIM_PWM_Start+0x1d4>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d004      	beq.n	8005084 <HAL_TIM_PWM_Start+0x120>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a2f      	ldr	r2, [pc, #188]	; (800513c <HAL_TIM_PWM_Start+0x1d8>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d101      	bne.n	8005088 <HAL_TIM_PWM_Start+0x124>
 8005084:	2301      	movs	r3, #1
 8005086:	e000      	b.n	800508a <HAL_TIM_PWM_Start+0x126>
 8005088:	2300      	movs	r3, #0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d007      	beq.n	800509e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800509c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a25      	ldr	r2, [pc, #148]	; (8005138 <HAL_TIM_PWM_Start+0x1d4>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d022      	beq.n	80050ee <HAL_TIM_PWM_Start+0x18a>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b0:	d01d      	beq.n	80050ee <HAL_TIM_PWM_Start+0x18a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a22      	ldr	r2, [pc, #136]	; (8005140 <HAL_TIM_PWM_Start+0x1dc>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d018      	beq.n	80050ee <HAL_TIM_PWM_Start+0x18a>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a20      	ldr	r2, [pc, #128]	; (8005144 <HAL_TIM_PWM_Start+0x1e0>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d013      	beq.n	80050ee <HAL_TIM_PWM_Start+0x18a>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a1f      	ldr	r2, [pc, #124]	; (8005148 <HAL_TIM_PWM_Start+0x1e4>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d00e      	beq.n	80050ee <HAL_TIM_PWM_Start+0x18a>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a19      	ldr	r2, [pc, #100]	; (800513c <HAL_TIM_PWM_Start+0x1d8>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d009      	beq.n	80050ee <HAL_TIM_PWM_Start+0x18a>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a1b      	ldr	r2, [pc, #108]	; (800514c <HAL_TIM_PWM_Start+0x1e8>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d004      	beq.n	80050ee <HAL_TIM_PWM_Start+0x18a>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a19      	ldr	r2, [pc, #100]	; (8005150 <HAL_TIM_PWM_Start+0x1ec>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d115      	bne.n	800511a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689a      	ldr	r2, [r3, #8]
 80050f4:	4b17      	ldr	r3, [pc, #92]	; (8005154 <HAL_TIM_PWM_Start+0x1f0>)
 80050f6:	4013      	ands	r3, r2
 80050f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2b06      	cmp	r3, #6
 80050fe:	d015      	beq.n	800512c <HAL_TIM_PWM_Start+0x1c8>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005106:	d011      	beq.n	800512c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f042 0201 	orr.w	r2, r2, #1
 8005116:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005118:	e008      	b.n	800512c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f042 0201 	orr.w	r2, r2, #1
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	e000      	b.n	800512e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800512c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	40010000 	.word	0x40010000
 800513c:	40010400 	.word	0x40010400
 8005140:	40000400 	.word	0x40000400
 8005144:	40000800 	.word	0x40000800
 8005148:	40000c00 	.word	0x40000c00
 800514c:	40014000 	.word	0x40014000
 8005150:	40001800 	.word	0x40001800
 8005154:	00010007 	.word	0x00010007

08005158 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b086      	sub	sp, #24
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005164:	2300      	movs	r3, #0
 8005166:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800516e:	2b01      	cmp	r3, #1
 8005170:	d101      	bne.n	8005176 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005172:	2302      	movs	r3, #2
 8005174:	e0ff      	b.n	8005376 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b14      	cmp	r3, #20
 8005182:	f200 80f0 	bhi.w	8005366 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005186:	a201      	add	r2, pc, #4	; (adr r2, 800518c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518c:	080051e1 	.word	0x080051e1
 8005190:	08005367 	.word	0x08005367
 8005194:	08005367 	.word	0x08005367
 8005198:	08005367 	.word	0x08005367
 800519c:	08005221 	.word	0x08005221
 80051a0:	08005367 	.word	0x08005367
 80051a4:	08005367 	.word	0x08005367
 80051a8:	08005367 	.word	0x08005367
 80051ac:	08005263 	.word	0x08005263
 80051b0:	08005367 	.word	0x08005367
 80051b4:	08005367 	.word	0x08005367
 80051b8:	08005367 	.word	0x08005367
 80051bc:	080052a3 	.word	0x080052a3
 80051c0:	08005367 	.word	0x08005367
 80051c4:	08005367 	.word	0x08005367
 80051c8:	08005367 	.word	0x08005367
 80051cc:	080052e5 	.word	0x080052e5
 80051d0:	08005367 	.word	0x08005367
 80051d4:	08005367 	.word	0x08005367
 80051d8:	08005367 	.word	0x08005367
 80051dc:	08005325 	.word	0x08005325
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68b9      	ldr	r1, [r7, #8]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f000 fa34 	bl	8005654 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	699a      	ldr	r2, [r3, #24]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f042 0208 	orr.w	r2, r2, #8
 80051fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	699a      	ldr	r2, [r3, #24]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f022 0204 	bic.w	r2, r2, #4
 800520a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6999      	ldr	r1, [r3, #24]
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	691a      	ldr	r2, [r3, #16]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	430a      	orrs	r2, r1
 800521c:	619a      	str	r2, [r3, #24]
      break;
 800521e:	e0a5      	b.n	800536c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68b9      	ldr	r1, [r7, #8]
 8005226:	4618      	mov	r0, r3
 8005228:	f000 fa86 	bl	8005738 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	699a      	ldr	r2, [r3, #24]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800523a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	699a      	ldr	r2, [r3, #24]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800524a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6999      	ldr	r1, [r3, #24]
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	021a      	lsls	r2, r3, #8
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	619a      	str	r2, [r3, #24]
      break;
 8005260:	e084      	b.n	800536c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68b9      	ldr	r1, [r7, #8]
 8005268:	4618      	mov	r0, r3
 800526a:	f000 fadd 	bl	8005828 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	69da      	ldr	r2, [r3, #28]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f042 0208 	orr.w	r2, r2, #8
 800527c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	69da      	ldr	r2, [r3, #28]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 0204 	bic.w	r2, r2, #4
 800528c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	69d9      	ldr	r1, [r3, #28]
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	691a      	ldr	r2, [r3, #16]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	430a      	orrs	r2, r1
 800529e:	61da      	str	r2, [r3, #28]
      break;
 80052a0:	e064      	b.n	800536c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68b9      	ldr	r1, [r7, #8]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f000 fb33 	bl	8005914 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	69da      	ldr	r2, [r3, #28]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69d9      	ldr	r1, [r3, #28]
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	021a      	lsls	r2, r3, #8
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	430a      	orrs	r2, r1
 80052e0:	61da      	str	r2, [r3, #28]
      break;
 80052e2:	e043      	b.n	800536c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68b9      	ldr	r1, [r7, #8]
 80052ea:	4618      	mov	r0, r3
 80052ec:	f000 fb6a 	bl	80059c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0208 	orr.w	r2, r2, #8
 80052fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f022 0204 	bic.w	r2, r2, #4
 800530e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	691a      	ldr	r2, [r3, #16]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005322:	e023      	b.n	800536c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68b9      	ldr	r1, [r7, #8]
 800532a:	4618      	mov	r0, r3
 800532c:	f000 fb9c 	bl	8005a68 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800533e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800534e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	021a      	lsls	r2, r3, #8
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	430a      	orrs	r2, r1
 8005362:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005364:	e002      	b.n	800536c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	75fb      	strb	r3, [r7, #23]
      break;
 800536a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2200      	movs	r2, #0
 8005370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005374:	7dfb      	ldrb	r3, [r7, #23]
}
 8005376:	4618      	mov	r0, r3
 8005378:	3718      	adds	r7, #24
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop

08005380 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800538a:	2300      	movs	r3, #0
 800538c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005394:	2b01      	cmp	r3, #1
 8005396:	d101      	bne.n	800539c <HAL_TIM_ConfigClockSource+0x1c>
 8005398:	2302      	movs	r3, #2
 800539a:	e0b4      	b.n	8005506 <HAL_TIM_ConfigClockSource+0x186>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2202      	movs	r2, #2
 80053a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	4b56      	ldr	r3, [pc, #344]	; (8005510 <HAL_TIM_ConfigClockSource+0x190>)
 80053b8:	4013      	ands	r3, r2
 80053ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68ba      	ldr	r2, [r7, #8]
 80053ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053d4:	d03e      	beq.n	8005454 <HAL_TIM_ConfigClockSource+0xd4>
 80053d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053da:	f200 8087 	bhi.w	80054ec <HAL_TIM_ConfigClockSource+0x16c>
 80053de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053e2:	f000 8086 	beq.w	80054f2 <HAL_TIM_ConfigClockSource+0x172>
 80053e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053ea:	d87f      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x16c>
 80053ec:	2b70      	cmp	r3, #112	; 0x70
 80053ee:	d01a      	beq.n	8005426 <HAL_TIM_ConfigClockSource+0xa6>
 80053f0:	2b70      	cmp	r3, #112	; 0x70
 80053f2:	d87b      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x16c>
 80053f4:	2b60      	cmp	r3, #96	; 0x60
 80053f6:	d050      	beq.n	800549a <HAL_TIM_ConfigClockSource+0x11a>
 80053f8:	2b60      	cmp	r3, #96	; 0x60
 80053fa:	d877      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x16c>
 80053fc:	2b50      	cmp	r3, #80	; 0x50
 80053fe:	d03c      	beq.n	800547a <HAL_TIM_ConfigClockSource+0xfa>
 8005400:	2b50      	cmp	r3, #80	; 0x50
 8005402:	d873      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x16c>
 8005404:	2b40      	cmp	r3, #64	; 0x40
 8005406:	d058      	beq.n	80054ba <HAL_TIM_ConfigClockSource+0x13a>
 8005408:	2b40      	cmp	r3, #64	; 0x40
 800540a:	d86f      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x16c>
 800540c:	2b30      	cmp	r3, #48	; 0x30
 800540e:	d064      	beq.n	80054da <HAL_TIM_ConfigClockSource+0x15a>
 8005410:	2b30      	cmp	r3, #48	; 0x30
 8005412:	d86b      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x16c>
 8005414:	2b20      	cmp	r3, #32
 8005416:	d060      	beq.n	80054da <HAL_TIM_ConfigClockSource+0x15a>
 8005418:	2b20      	cmp	r3, #32
 800541a:	d867      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x16c>
 800541c:	2b00      	cmp	r3, #0
 800541e:	d05c      	beq.n	80054da <HAL_TIM_ConfigClockSource+0x15a>
 8005420:	2b10      	cmp	r3, #16
 8005422:	d05a      	beq.n	80054da <HAL_TIM_ConfigClockSource+0x15a>
 8005424:	e062      	b.n	80054ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6818      	ldr	r0, [r3, #0]
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	6899      	ldr	r1, [r3, #8]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685a      	ldr	r2, [r3, #4]
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	f000 fbe5 	bl	8005c04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005448:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	609a      	str	r2, [r3, #8]
      break;
 8005452:	e04f      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6818      	ldr	r0, [r3, #0]
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	6899      	ldr	r1, [r3, #8]
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	685a      	ldr	r2, [r3, #4]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	f000 fbce 	bl	8005c04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689a      	ldr	r2, [r3, #8]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005476:	609a      	str	r2, [r3, #8]
      break;
 8005478:	e03c      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6818      	ldr	r0, [r3, #0]
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	6859      	ldr	r1, [r3, #4]
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	461a      	mov	r2, r3
 8005488:	f000 fb42 	bl	8005b10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2150      	movs	r1, #80	; 0x50
 8005492:	4618      	mov	r0, r3
 8005494:	f000 fb9b 	bl	8005bce <TIM_ITRx_SetConfig>
      break;
 8005498:	e02c      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6818      	ldr	r0, [r3, #0]
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	6859      	ldr	r1, [r3, #4]
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	461a      	mov	r2, r3
 80054a8:	f000 fb61 	bl	8005b6e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2160      	movs	r1, #96	; 0x60
 80054b2:	4618      	mov	r0, r3
 80054b4:	f000 fb8b 	bl	8005bce <TIM_ITRx_SetConfig>
      break;
 80054b8:	e01c      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6818      	ldr	r0, [r3, #0]
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	6859      	ldr	r1, [r3, #4]
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	461a      	mov	r2, r3
 80054c8:	f000 fb22 	bl	8005b10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2140      	movs	r1, #64	; 0x40
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 fb7b 	bl	8005bce <TIM_ITRx_SetConfig>
      break;
 80054d8:	e00c      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4619      	mov	r1, r3
 80054e4:	4610      	mov	r0, r2
 80054e6:	f000 fb72 	bl	8005bce <TIM_ITRx_SetConfig>
      break;
 80054ea:	e003      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	73fb      	strb	r3, [r7, #15]
      break;
 80054f0:	e000      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80054f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005504:	7bfb      	ldrb	r3, [r7, #15]
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	fffeff88 	.word	0xfffeff88

08005514 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a40      	ldr	r2, [pc, #256]	; (8005628 <TIM_Base_SetConfig+0x114>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d013      	beq.n	8005554 <TIM_Base_SetConfig+0x40>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005532:	d00f      	beq.n	8005554 <TIM_Base_SetConfig+0x40>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a3d      	ldr	r2, [pc, #244]	; (800562c <TIM_Base_SetConfig+0x118>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d00b      	beq.n	8005554 <TIM_Base_SetConfig+0x40>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4a3c      	ldr	r2, [pc, #240]	; (8005630 <TIM_Base_SetConfig+0x11c>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d007      	beq.n	8005554 <TIM_Base_SetConfig+0x40>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a3b      	ldr	r2, [pc, #236]	; (8005634 <TIM_Base_SetConfig+0x120>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d003      	beq.n	8005554 <TIM_Base_SetConfig+0x40>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a3a      	ldr	r2, [pc, #232]	; (8005638 <TIM_Base_SetConfig+0x124>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d108      	bne.n	8005566 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800555a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	4313      	orrs	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a2f      	ldr	r2, [pc, #188]	; (8005628 <TIM_Base_SetConfig+0x114>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d02b      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005574:	d027      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a2c      	ldr	r2, [pc, #176]	; (800562c <TIM_Base_SetConfig+0x118>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d023      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a2b      	ldr	r2, [pc, #172]	; (8005630 <TIM_Base_SetConfig+0x11c>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d01f      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a2a      	ldr	r2, [pc, #168]	; (8005634 <TIM_Base_SetConfig+0x120>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d01b      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a29      	ldr	r2, [pc, #164]	; (8005638 <TIM_Base_SetConfig+0x124>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d017      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a28      	ldr	r2, [pc, #160]	; (800563c <TIM_Base_SetConfig+0x128>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d013      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a27      	ldr	r2, [pc, #156]	; (8005640 <TIM_Base_SetConfig+0x12c>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d00f      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a26      	ldr	r2, [pc, #152]	; (8005644 <TIM_Base_SetConfig+0x130>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d00b      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a25      	ldr	r2, [pc, #148]	; (8005648 <TIM_Base_SetConfig+0x134>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d007      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a24      	ldr	r2, [pc, #144]	; (800564c <TIM_Base_SetConfig+0x138>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d003      	beq.n	80055c6 <TIM_Base_SetConfig+0xb2>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a23      	ldr	r2, [pc, #140]	; (8005650 <TIM_Base_SetConfig+0x13c>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d108      	bne.n	80055d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	689a      	ldr	r2, [r3, #8]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a0a      	ldr	r2, [pc, #40]	; (8005628 <TIM_Base_SetConfig+0x114>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d003      	beq.n	800560c <TIM_Base_SetConfig+0xf8>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a0c      	ldr	r2, [pc, #48]	; (8005638 <TIM_Base_SetConfig+0x124>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d103      	bne.n	8005614 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	691a      	ldr	r2, [r3, #16]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	615a      	str	r2, [r3, #20]
}
 800561a:	bf00      	nop
 800561c:	3714      	adds	r7, #20
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	40010000 	.word	0x40010000
 800562c:	40000400 	.word	0x40000400
 8005630:	40000800 	.word	0x40000800
 8005634:	40000c00 	.word	0x40000c00
 8005638:	40010400 	.word	0x40010400
 800563c:	40014000 	.word	0x40014000
 8005640:	40014400 	.word	0x40014400
 8005644:	40014800 	.word	0x40014800
 8005648:	40001800 	.word	0x40001800
 800564c:	40001c00 	.word	0x40001c00
 8005650:	40002000 	.word	0x40002000

08005654 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005654:	b480      	push	{r7}
 8005656:	b087      	sub	sp, #28
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a1b      	ldr	r3, [r3, #32]
 8005662:	f023 0201 	bic.w	r2, r3, #1
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a1b      	ldr	r3, [r3, #32]
 800566e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	699b      	ldr	r3, [r3, #24]
 800567a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	4b2b      	ldr	r3, [pc, #172]	; (800572c <TIM_OC1_SetConfig+0xd8>)
 8005680:	4013      	ands	r3, r2
 8005682:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f023 0303 	bic.w	r3, r3, #3
 800568a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	4313      	orrs	r3, r2
 8005694:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f023 0302 	bic.w	r3, r3, #2
 800569c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a21      	ldr	r2, [pc, #132]	; (8005730 <TIM_OC1_SetConfig+0xdc>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d003      	beq.n	80056b8 <TIM_OC1_SetConfig+0x64>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a20      	ldr	r2, [pc, #128]	; (8005734 <TIM_OC1_SetConfig+0xe0>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d10c      	bne.n	80056d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	f023 0308 	bic.w	r3, r3, #8
 80056be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	697a      	ldr	r2, [r7, #20]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f023 0304 	bic.w	r3, r3, #4
 80056d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a16      	ldr	r2, [pc, #88]	; (8005730 <TIM_OC1_SetConfig+0xdc>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d003      	beq.n	80056e2 <TIM_OC1_SetConfig+0x8e>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a15      	ldr	r2, [pc, #84]	; (8005734 <TIM_OC1_SetConfig+0xe0>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d111      	bne.n	8005706 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80056f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	695b      	ldr	r3, [r3, #20]
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	699b      	ldr	r3, [r3, #24]
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	4313      	orrs	r3, r2
 8005704:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	697a      	ldr	r2, [r7, #20]
 800571e:	621a      	str	r2, [r3, #32]
}
 8005720:	bf00      	nop
 8005722:	371c      	adds	r7, #28
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr
 800572c:	fffeff8f 	.word	0xfffeff8f
 8005730:	40010000 	.word	0x40010000
 8005734:	40010400 	.word	0x40010400

08005738 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005738:	b480      	push	{r7}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	f023 0210 	bic.w	r2, r3, #16
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a1b      	ldr	r3, [r3, #32]
 8005752:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	4b2e      	ldr	r3, [pc, #184]	; (800581c <TIM_OC2_SetConfig+0xe4>)
 8005764:	4013      	ands	r3, r2
 8005766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800576e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	021b      	lsls	r3, r3, #8
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	4313      	orrs	r3, r2
 800577a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	f023 0320 	bic.w	r3, r3, #32
 8005782:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	011b      	lsls	r3, r3, #4
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	4313      	orrs	r3, r2
 800578e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	4a23      	ldr	r2, [pc, #140]	; (8005820 <TIM_OC2_SetConfig+0xe8>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d003      	beq.n	80057a0 <TIM_OC2_SetConfig+0x68>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	4a22      	ldr	r2, [pc, #136]	; (8005824 <TIM_OC2_SetConfig+0xec>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d10d      	bne.n	80057bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	011b      	lsls	r3, r3, #4
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a18      	ldr	r2, [pc, #96]	; (8005820 <TIM_OC2_SetConfig+0xe8>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d003      	beq.n	80057cc <TIM_OC2_SetConfig+0x94>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a17      	ldr	r2, [pc, #92]	; (8005824 <TIM_OC2_SetConfig+0xec>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d113      	bne.n	80057f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	695b      	ldr	r3, [r3, #20]
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	699b      	ldr	r3, [r3, #24]
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	693a      	ldr	r2, [r7, #16]
 80057f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	685a      	ldr	r2, [r3, #4]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	621a      	str	r2, [r3, #32]
}
 800580e:	bf00      	nop
 8005810:	371c      	adds	r7, #28
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	feff8fff 	.word	0xfeff8fff
 8005820:	40010000 	.word	0x40010000
 8005824:	40010400 	.word	0x40010400

08005828 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005828:	b480      	push	{r7}
 800582a:	b087      	sub	sp, #28
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005850:	68fa      	ldr	r2, [r7, #12]
 8005852:	4b2d      	ldr	r3, [pc, #180]	; (8005908 <TIM_OC3_SetConfig+0xe0>)
 8005854:	4013      	ands	r3, r2
 8005856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f023 0303 	bic.w	r3, r3, #3
 800585e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	4313      	orrs	r3, r2
 8005868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005870:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	021b      	lsls	r3, r3, #8
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	4313      	orrs	r3, r2
 800587c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a22      	ldr	r2, [pc, #136]	; (800590c <TIM_OC3_SetConfig+0xe4>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d003      	beq.n	800588e <TIM_OC3_SetConfig+0x66>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a21      	ldr	r2, [pc, #132]	; (8005910 <TIM_OC3_SetConfig+0xe8>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d10d      	bne.n	80058aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005894:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	021b      	lsls	r3, r3, #8
 800589c:	697a      	ldr	r2, [r7, #20]
 800589e:	4313      	orrs	r3, r2
 80058a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a17      	ldr	r2, [pc, #92]	; (800590c <TIM_OC3_SetConfig+0xe4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d003      	beq.n	80058ba <TIM_OC3_SetConfig+0x92>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a16      	ldr	r2, [pc, #88]	; (8005910 <TIM_OC3_SetConfig+0xe8>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d113      	bne.n	80058e2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80058c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	011b      	lsls	r3, r3, #4
 80058d0:	693a      	ldr	r2, [r7, #16]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	699b      	ldr	r3, [r3, #24]
 80058da:	011b      	lsls	r3, r3, #4
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	4313      	orrs	r3, r2
 80058e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	685a      	ldr	r2, [r3, #4]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	621a      	str	r2, [r3, #32]
}
 80058fc:	bf00      	nop
 80058fe:	371c      	adds	r7, #28
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr
 8005908:	fffeff8f 	.word	0xfffeff8f
 800590c:	40010000 	.word	0x40010000
 8005910:	40010400 	.word	0x40010400

08005914 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a1b      	ldr	r3, [r3, #32]
 8005922:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	69db      	ldr	r3, [r3, #28]
 800593a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	4b1e      	ldr	r3, [pc, #120]	; (80059b8 <TIM_OC4_SetConfig+0xa4>)
 8005940:	4013      	ands	r3, r2
 8005942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800594a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	021b      	lsls	r3, r3, #8
 8005952:	68fa      	ldr	r2, [r7, #12]
 8005954:	4313      	orrs	r3, r2
 8005956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800595e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	031b      	lsls	r3, r3, #12
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	4313      	orrs	r3, r2
 800596a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a13      	ldr	r2, [pc, #76]	; (80059bc <TIM_OC4_SetConfig+0xa8>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d003      	beq.n	800597c <TIM_OC4_SetConfig+0x68>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a12      	ldr	r2, [pc, #72]	; (80059c0 <TIM_OC4_SetConfig+0xac>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d109      	bne.n	8005990 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005982:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	695b      	ldr	r3, [r3, #20]
 8005988:	019b      	lsls	r3, r3, #6
 800598a:	697a      	ldr	r2, [r7, #20]
 800598c:	4313      	orrs	r3, r2
 800598e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	68fa      	ldr	r2, [r7, #12]
 800599a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685a      	ldr	r2, [r3, #4]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	621a      	str	r2, [r3, #32]
}
 80059aa:	bf00      	nop
 80059ac:	371c      	adds	r7, #28
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr
 80059b6:	bf00      	nop
 80059b8:	feff8fff 	.word	0xfeff8fff
 80059bc:	40010000 	.word	0x40010000
 80059c0:	40010400 	.word	0x40010400

080059c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b087      	sub	sp, #28
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	4b1b      	ldr	r3, [pc, #108]	; (8005a5c <TIM_OC5_SetConfig+0x98>)
 80059f0:	4013      	ands	r3, r2
 80059f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005a04:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	041b      	lsls	r3, r3, #16
 8005a0c:	693a      	ldr	r2, [r7, #16]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a12      	ldr	r2, [pc, #72]	; (8005a60 <TIM_OC5_SetConfig+0x9c>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d003      	beq.n	8005a22 <TIM_OC5_SetConfig+0x5e>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a11      	ldr	r2, [pc, #68]	; (8005a64 <TIM_OC5_SetConfig+0xa0>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d109      	bne.n	8005a36 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a28:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	021b      	lsls	r3, r3, #8
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	697a      	ldr	r2, [r7, #20]
 8005a3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	621a      	str	r2, [r3, #32]
}
 8005a50:	bf00      	nop
 8005a52:	371c      	adds	r7, #28
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr
 8005a5c:	fffeff8f 	.word	0xfffeff8f
 8005a60:	40010000 	.word	0x40010000
 8005a64:	40010400 	.word	0x40010400

08005a68 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b087      	sub	sp, #28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	4b1c      	ldr	r3, [pc, #112]	; (8005b04 <TIM_OC6_SetConfig+0x9c>)
 8005a94:	4013      	ands	r3, r2
 8005a96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	021b      	lsls	r3, r3, #8
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005aaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	051b      	lsls	r3, r3, #20
 8005ab2:	693a      	ldr	r2, [r7, #16]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a13      	ldr	r2, [pc, #76]	; (8005b08 <TIM_OC6_SetConfig+0xa0>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d003      	beq.n	8005ac8 <TIM_OC6_SetConfig+0x60>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a12      	ldr	r2, [pc, #72]	; (8005b0c <TIM_OC6_SetConfig+0xa4>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d109      	bne.n	8005adc <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ace:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	029b      	lsls	r3, r3, #10
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	685a      	ldr	r2, [r3, #4]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	621a      	str	r2, [r3, #32]
}
 8005af6:	bf00      	nop
 8005af8:	371c      	adds	r7, #28
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	feff8fff 	.word	0xfeff8fff
 8005b08:	40010000 	.word	0x40010000
 8005b0c:	40010400 	.word	0x40010400

08005b10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6a1b      	ldr	r3, [r3, #32]
 8005b20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	f023 0201 	bic.w	r2, r3, #1
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	699b      	ldr	r3, [r3, #24]
 8005b32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	011b      	lsls	r3, r3, #4
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	f023 030a 	bic.w	r3, r3, #10
 8005b4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	621a      	str	r2, [r3, #32]
}
 8005b62:	bf00      	nop
 8005b64:	371c      	adds	r7, #28
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	b087      	sub	sp, #28
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	60f8      	str	r0, [r7, #12]
 8005b76:	60b9      	str	r1, [r7, #8]
 8005b78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	f023 0210 	bic.w	r2, r3, #16
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	031b      	lsls	r3, r3, #12
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005baa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	011b      	lsls	r3, r3, #4
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	693a      	ldr	r2, [r7, #16]
 8005bc0:	621a      	str	r2, [r3, #32]
}
 8005bc2:	bf00      	nop
 8005bc4:	371c      	adds	r7, #28
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr

08005bce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b085      	sub	sp, #20
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
 8005bd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005be4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	f043 0307 	orr.w	r3, r3, #7
 8005bf0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	609a      	str	r2, [r3, #8]
}
 8005bf8:	bf00      	nop
 8005bfa:	3714      	adds	r7, #20
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b087      	sub	sp, #28
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	607a      	str	r2, [r7, #4]
 8005c10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	021a      	lsls	r2, r3, #8
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	431a      	orrs	r2, r3
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	697a      	ldr	r2, [r7, #20]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	609a      	str	r2, [r3, #8]
}
 8005c38:	bf00      	nop
 8005c3a:	371c      	adds	r7, #28
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b087      	sub	sp, #28
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	f003 031f 	and.w	r3, r3, #31
 8005c56:	2201      	movs	r2, #1
 8005c58:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a1a      	ldr	r2, [r3, #32]
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	43db      	mvns	r3, r3
 8005c66:	401a      	ands	r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6a1a      	ldr	r2, [r3, #32]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	f003 031f 	and.w	r3, r3, #31
 8005c76:	6879      	ldr	r1, [r7, #4]
 8005c78:	fa01 f303 	lsl.w	r3, r1, r3
 8005c7c:	431a      	orrs	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	621a      	str	r2, [r3, #32]
}
 8005c82:	bf00      	nop
 8005c84:	371c      	adds	r7, #28
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr
	...

08005c90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d101      	bne.n	8005ca8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	e06d      	b.n	8005d84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2202      	movs	r2, #2
 8005cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a30      	ldr	r2, [pc, #192]	; (8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d004      	beq.n	8005cdc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a2f      	ldr	r2, [pc, #188]	; (8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d108      	bne.n	8005cee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005ce2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cf4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a20      	ldr	r2, [pc, #128]	; (8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d022      	beq.n	8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d1a:	d01d      	beq.n	8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a1d      	ldr	r2, [pc, #116]	; (8005d98 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d018      	beq.n	8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a1c      	ldr	r2, [pc, #112]	; (8005d9c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d013      	beq.n	8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a1a      	ldr	r2, [pc, #104]	; (8005da0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d00e      	beq.n	8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a15      	ldr	r2, [pc, #84]	; (8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d009      	beq.n	8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a16      	ldr	r2, [pc, #88]	; (8005da4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d004      	beq.n	8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a15      	ldr	r2, [pc, #84]	; (8005da8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d10c      	bne.n	8005d72 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d5e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68ba      	ldr	r2, [r7, #8]
 8005d70:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2201      	movs	r2, #1
 8005d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	40010000 	.word	0x40010000
 8005d94:	40010400 	.word	0x40010400
 8005d98:	40000400 	.word	0x40000400
 8005d9c:	40000800 	.word	0x40000800
 8005da0:	40000c00 	.word	0x40000c00
 8005da4:	40014000 	.word	0x40014000
 8005da8:	40001800 	.word	0x40001800

08005dac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e040      	b.n	8005e40 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d106      	bne.n	8005dd4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f7fc fa72 	bl	80022b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2224      	movs	r2, #36	; 0x24
 8005dd8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f022 0201 	bic.w	r2, r2, #1
 8005de8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f8c0 	bl	8005f70 <UART_SetConfig>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d101      	bne.n	8005dfa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e022      	b.n	8005e40 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 fb16 	bl	8006434 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	685a      	ldr	r2, [r3, #4]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0201 	orr.w	r2, r2, #1
 8005e36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 fb9d 	bl	8006578 <UART_CheckIdleState>
 8005e3e:	4603      	mov	r3, r0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3708      	adds	r7, #8
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b08a      	sub	sp, #40	; 0x28
 8005e4c:	af02      	add	r7, sp, #8
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	60b9      	str	r1, [r7, #8]
 8005e52:	603b      	str	r3, [r7, #0]
 8005e54:	4613      	mov	r3, r2
 8005e56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e5c:	2b20      	cmp	r3, #32
 8005e5e:	f040 8081 	bne.w	8005f64 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d002      	beq.n	8005e6e <HAL_UART_Transmit+0x26>
 8005e68:	88fb      	ldrh	r3, [r7, #6]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e079      	b.n	8005f66 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d101      	bne.n	8005e80 <HAL_UART_Transmit+0x38>
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	e072      	b.n	8005f66 <HAL_UART_Transmit+0x11e>
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2221      	movs	r2, #33	; 0x21
 8005e94:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e96:	f7fc fc2b 	bl	80026f0 <HAL_GetTick>
 8005e9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	88fa      	ldrh	r2, [r7, #6]
 8005ea0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	88fa      	ldrh	r2, [r7, #6]
 8005ea8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005eb4:	d108      	bne.n	8005ec8 <HAL_UART_Transmit+0x80>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d104      	bne.n	8005ec8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	61bb      	str	r3, [r7, #24]
 8005ec6:	e003      	b.n	8005ed0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005ed8:	e02c      	b.n	8005f34 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	9300      	str	r3, [sp, #0]
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	2180      	movs	r1, #128	; 0x80
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	f000 fb90 	bl	800660a <UART_WaitOnFlagUntilTimeout>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d001      	beq.n	8005ef4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	e038      	b.n	8005f66 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10b      	bne.n	8005f12 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	881b      	ldrh	r3, [r3, #0]
 8005efe:	461a      	mov	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	3302      	adds	r3, #2
 8005f0e:	61bb      	str	r3, [r7, #24]
 8005f10:	e007      	b.n	8005f22 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	781a      	ldrb	r2, [r3, #0]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005f1c:	69fb      	ldr	r3, [r7, #28]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	3b01      	subs	r3, #1
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1cc      	bne.n	8005eda <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	9300      	str	r3, [sp, #0]
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	2200      	movs	r2, #0
 8005f48:	2140      	movs	r1, #64	; 0x40
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f000 fb5d 	bl	800660a <UART_WaitOnFlagUntilTimeout>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d001      	beq.n	8005f5a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e005      	b.n	8005f66 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2220      	movs	r2, #32
 8005f5e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005f60:	2300      	movs	r3, #0
 8005f62:	e000      	b.n	8005f66 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005f64:	2302      	movs	r3, #2
  }
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3720      	adds	r7, #32
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
	...

08005f70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b088      	sub	sp, #32
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	689a      	ldr	r2, [r3, #8]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	431a      	orrs	r2, r3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	695b      	ldr	r3, [r3, #20]
 8005f8a:	431a      	orrs	r2, r3
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	69db      	ldr	r3, [r3, #28]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	4ba7      	ldr	r3, [pc, #668]	; (8006238 <UART_SetConfig+0x2c8>)
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	6812      	ldr	r2, [r2, #0]
 8005fa2:	6979      	ldr	r1, [r7, #20]
 8005fa4:	430b      	orrs	r3, r1
 8005fa6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	68da      	ldr	r2, [r3, #12]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	430a      	orrs	r2, r1
 8005fbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	697a      	ldr	r2, [r7, #20]
 8005fde:	430a      	orrs	r2, r1
 8005fe0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a95      	ldr	r2, [pc, #596]	; (800623c <UART_SetConfig+0x2cc>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d120      	bne.n	800602e <UART_SetConfig+0xbe>
 8005fec:	4b94      	ldr	r3, [pc, #592]	; (8006240 <UART_SetConfig+0x2d0>)
 8005fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff2:	f003 0303 	and.w	r3, r3, #3
 8005ff6:	2b03      	cmp	r3, #3
 8005ff8:	d816      	bhi.n	8006028 <UART_SetConfig+0xb8>
 8005ffa:	a201      	add	r2, pc, #4	; (adr r2, 8006000 <UART_SetConfig+0x90>)
 8005ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006000:	08006011 	.word	0x08006011
 8006004:	0800601d 	.word	0x0800601d
 8006008:	08006017 	.word	0x08006017
 800600c:	08006023 	.word	0x08006023
 8006010:	2301      	movs	r3, #1
 8006012:	77fb      	strb	r3, [r7, #31]
 8006014:	e14f      	b.n	80062b6 <UART_SetConfig+0x346>
 8006016:	2302      	movs	r3, #2
 8006018:	77fb      	strb	r3, [r7, #31]
 800601a:	e14c      	b.n	80062b6 <UART_SetConfig+0x346>
 800601c:	2304      	movs	r3, #4
 800601e:	77fb      	strb	r3, [r7, #31]
 8006020:	e149      	b.n	80062b6 <UART_SetConfig+0x346>
 8006022:	2308      	movs	r3, #8
 8006024:	77fb      	strb	r3, [r7, #31]
 8006026:	e146      	b.n	80062b6 <UART_SetConfig+0x346>
 8006028:	2310      	movs	r3, #16
 800602a:	77fb      	strb	r3, [r7, #31]
 800602c:	e143      	b.n	80062b6 <UART_SetConfig+0x346>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a84      	ldr	r2, [pc, #528]	; (8006244 <UART_SetConfig+0x2d4>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d132      	bne.n	800609e <UART_SetConfig+0x12e>
 8006038:	4b81      	ldr	r3, [pc, #516]	; (8006240 <UART_SetConfig+0x2d0>)
 800603a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800603e:	f003 030c 	and.w	r3, r3, #12
 8006042:	2b0c      	cmp	r3, #12
 8006044:	d828      	bhi.n	8006098 <UART_SetConfig+0x128>
 8006046:	a201      	add	r2, pc, #4	; (adr r2, 800604c <UART_SetConfig+0xdc>)
 8006048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800604c:	08006081 	.word	0x08006081
 8006050:	08006099 	.word	0x08006099
 8006054:	08006099 	.word	0x08006099
 8006058:	08006099 	.word	0x08006099
 800605c:	0800608d 	.word	0x0800608d
 8006060:	08006099 	.word	0x08006099
 8006064:	08006099 	.word	0x08006099
 8006068:	08006099 	.word	0x08006099
 800606c:	08006087 	.word	0x08006087
 8006070:	08006099 	.word	0x08006099
 8006074:	08006099 	.word	0x08006099
 8006078:	08006099 	.word	0x08006099
 800607c:	08006093 	.word	0x08006093
 8006080:	2300      	movs	r3, #0
 8006082:	77fb      	strb	r3, [r7, #31]
 8006084:	e117      	b.n	80062b6 <UART_SetConfig+0x346>
 8006086:	2302      	movs	r3, #2
 8006088:	77fb      	strb	r3, [r7, #31]
 800608a:	e114      	b.n	80062b6 <UART_SetConfig+0x346>
 800608c:	2304      	movs	r3, #4
 800608e:	77fb      	strb	r3, [r7, #31]
 8006090:	e111      	b.n	80062b6 <UART_SetConfig+0x346>
 8006092:	2308      	movs	r3, #8
 8006094:	77fb      	strb	r3, [r7, #31]
 8006096:	e10e      	b.n	80062b6 <UART_SetConfig+0x346>
 8006098:	2310      	movs	r3, #16
 800609a:	77fb      	strb	r3, [r7, #31]
 800609c:	e10b      	b.n	80062b6 <UART_SetConfig+0x346>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a69      	ldr	r2, [pc, #420]	; (8006248 <UART_SetConfig+0x2d8>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d120      	bne.n	80060ea <UART_SetConfig+0x17a>
 80060a8:	4b65      	ldr	r3, [pc, #404]	; (8006240 <UART_SetConfig+0x2d0>)
 80060aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ae:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80060b2:	2b30      	cmp	r3, #48	; 0x30
 80060b4:	d013      	beq.n	80060de <UART_SetConfig+0x16e>
 80060b6:	2b30      	cmp	r3, #48	; 0x30
 80060b8:	d814      	bhi.n	80060e4 <UART_SetConfig+0x174>
 80060ba:	2b20      	cmp	r3, #32
 80060bc:	d009      	beq.n	80060d2 <UART_SetConfig+0x162>
 80060be:	2b20      	cmp	r3, #32
 80060c0:	d810      	bhi.n	80060e4 <UART_SetConfig+0x174>
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <UART_SetConfig+0x15c>
 80060c6:	2b10      	cmp	r3, #16
 80060c8:	d006      	beq.n	80060d8 <UART_SetConfig+0x168>
 80060ca:	e00b      	b.n	80060e4 <UART_SetConfig+0x174>
 80060cc:	2300      	movs	r3, #0
 80060ce:	77fb      	strb	r3, [r7, #31]
 80060d0:	e0f1      	b.n	80062b6 <UART_SetConfig+0x346>
 80060d2:	2302      	movs	r3, #2
 80060d4:	77fb      	strb	r3, [r7, #31]
 80060d6:	e0ee      	b.n	80062b6 <UART_SetConfig+0x346>
 80060d8:	2304      	movs	r3, #4
 80060da:	77fb      	strb	r3, [r7, #31]
 80060dc:	e0eb      	b.n	80062b6 <UART_SetConfig+0x346>
 80060de:	2308      	movs	r3, #8
 80060e0:	77fb      	strb	r3, [r7, #31]
 80060e2:	e0e8      	b.n	80062b6 <UART_SetConfig+0x346>
 80060e4:	2310      	movs	r3, #16
 80060e6:	77fb      	strb	r3, [r7, #31]
 80060e8:	e0e5      	b.n	80062b6 <UART_SetConfig+0x346>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a57      	ldr	r2, [pc, #348]	; (800624c <UART_SetConfig+0x2dc>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d120      	bne.n	8006136 <UART_SetConfig+0x1c6>
 80060f4:	4b52      	ldr	r3, [pc, #328]	; (8006240 <UART_SetConfig+0x2d0>)
 80060f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060fa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80060fe:	2bc0      	cmp	r3, #192	; 0xc0
 8006100:	d013      	beq.n	800612a <UART_SetConfig+0x1ba>
 8006102:	2bc0      	cmp	r3, #192	; 0xc0
 8006104:	d814      	bhi.n	8006130 <UART_SetConfig+0x1c0>
 8006106:	2b80      	cmp	r3, #128	; 0x80
 8006108:	d009      	beq.n	800611e <UART_SetConfig+0x1ae>
 800610a:	2b80      	cmp	r3, #128	; 0x80
 800610c:	d810      	bhi.n	8006130 <UART_SetConfig+0x1c0>
 800610e:	2b00      	cmp	r3, #0
 8006110:	d002      	beq.n	8006118 <UART_SetConfig+0x1a8>
 8006112:	2b40      	cmp	r3, #64	; 0x40
 8006114:	d006      	beq.n	8006124 <UART_SetConfig+0x1b4>
 8006116:	e00b      	b.n	8006130 <UART_SetConfig+0x1c0>
 8006118:	2300      	movs	r3, #0
 800611a:	77fb      	strb	r3, [r7, #31]
 800611c:	e0cb      	b.n	80062b6 <UART_SetConfig+0x346>
 800611e:	2302      	movs	r3, #2
 8006120:	77fb      	strb	r3, [r7, #31]
 8006122:	e0c8      	b.n	80062b6 <UART_SetConfig+0x346>
 8006124:	2304      	movs	r3, #4
 8006126:	77fb      	strb	r3, [r7, #31]
 8006128:	e0c5      	b.n	80062b6 <UART_SetConfig+0x346>
 800612a:	2308      	movs	r3, #8
 800612c:	77fb      	strb	r3, [r7, #31]
 800612e:	e0c2      	b.n	80062b6 <UART_SetConfig+0x346>
 8006130:	2310      	movs	r3, #16
 8006132:	77fb      	strb	r3, [r7, #31]
 8006134:	e0bf      	b.n	80062b6 <UART_SetConfig+0x346>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a45      	ldr	r2, [pc, #276]	; (8006250 <UART_SetConfig+0x2e0>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d125      	bne.n	800618c <UART_SetConfig+0x21c>
 8006140:	4b3f      	ldr	r3, [pc, #252]	; (8006240 <UART_SetConfig+0x2d0>)
 8006142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800614a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800614e:	d017      	beq.n	8006180 <UART_SetConfig+0x210>
 8006150:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006154:	d817      	bhi.n	8006186 <UART_SetConfig+0x216>
 8006156:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800615a:	d00b      	beq.n	8006174 <UART_SetConfig+0x204>
 800615c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006160:	d811      	bhi.n	8006186 <UART_SetConfig+0x216>
 8006162:	2b00      	cmp	r3, #0
 8006164:	d003      	beq.n	800616e <UART_SetConfig+0x1fe>
 8006166:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800616a:	d006      	beq.n	800617a <UART_SetConfig+0x20a>
 800616c:	e00b      	b.n	8006186 <UART_SetConfig+0x216>
 800616e:	2300      	movs	r3, #0
 8006170:	77fb      	strb	r3, [r7, #31]
 8006172:	e0a0      	b.n	80062b6 <UART_SetConfig+0x346>
 8006174:	2302      	movs	r3, #2
 8006176:	77fb      	strb	r3, [r7, #31]
 8006178:	e09d      	b.n	80062b6 <UART_SetConfig+0x346>
 800617a:	2304      	movs	r3, #4
 800617c:	77fb      	strb	r3, [r7, #31]
 800617e:	e09a      	b.n	80062b6 <UART_SetConfig+0x346>
 8006180:	2308      	movs	r3, #8
 8006182:	77fb      	strb	r3, [r7, #31]
 8006184:	e097      	b.n	80062b6 <UART_SetConfig+0x346>
 8006186:	2310      	movs	r3, #16
 8006188:	77fb      	strb	r3, [r7, #31]
 800618a:	e094      	b.n	80062b6 <UART_SetConfig+0x346>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a30      	ldr	r2, [pc, #192]	; (8006254 <UART_SetConfig+0x2e4>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d125      	bne.n	80061e2 <UART_SetConfig+0x272>
 8006196:	4b2a      	ldr	r3, [pc, #168]	; (8006240 <UART_SetConfig+0x2d0>)
 8006198:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800619c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80061a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061a4:	d017      	beq.n	80061d6 <UART_SetConfig+0x266>
 80061a6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061aa:	d817      	bhi.n	80061dc <UART_SetConfig+0x26c>
 80061ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061b0:	d00b      	beq.n	80061ca <UART_SetConfig+0x25a>
 80061b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061b6:	d811      	bhi.n	80061dc <UART_SetConfig+0x26c>
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d003      	beq.n	80061c4 <UART_SetConfig+0x254>
 80061bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061c0:	d006      	beq.n	80061d0 <UART_SetConfig+0x260>
 80061c2:	e00b      	b.n	80061dc <UART_SetConfig+0x26c>
 80061c4:	2301      	movs	r3, #1
 80061c6:	77fb      	strb	r3, [r7, #31]
 80061c8:	e075      	b.n	80062b6 <UART_SetConfig+0x346>
 80061ca:	2302      	movs	r3, #2
 80061cc:	77fb      	strb	r3, [r7, #31]
 80061ce:	e072      	b.n	80062b6 <UART_SetConfig+0x346>
 80061d0:	2304      	movs	r3, #4
 80061d2:	77fb      	strb	r3, [r7, #31]
 80061d4:	e06f      	b.n	80062b6 <UART_SetConfig+0x346>
 80061d6:	2308      	movs	r3, #8
 80061d8:	77fb      	strb	r3, [r7, #31]
 80061da:	e06c      	b.n	80062b6 <UART_SetConfig+0x346>
 80061dc:	2310      	movs	r3, #16
 80061de:	77fb      	strb	r3, [r7, #31]
 80061e0:	e069      	b.n	80062b6 <UART_SetConfig+0x346>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a1c      	ldr	r2, [pc, #112]	; (8006258 <UART_SetConfig+0x2e8>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d137      	bne.n	800625c <UART_SetConfig+0x2ec>
 80061ec:	4b14      	ldr	r3, [pc, #80]	; (8006240 <UART_SetConfig+0x2d0>)
 80061ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061f2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80061f6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80061fa:	d017      	beq.n	800622c <UART_SetConfig+0x2bc>
 80061fc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006200:	d817      	bhi.n	8006232 <UART_SetConfig+0x2c2>
 8006202:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006206:	d00b      	beq.n	8006220 <UART_SetConfig+0x2b0>
 8006208:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800620c:	d811      	bhi.n	8006232 <UART_SetConfig+0x2c2>
 800620e:	2b00      	cmp	r3, #0
 8006210:	d003      	beq.n	800621a <UART_SetConfig+0x2aa>
 8006212:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006216:	d006      	beq.n	8006226 <UART_SetConfig+0x2b6>
 8006218:	e00b      	b.n	8006232 <UART_SetConfig+0x2c2>
 800621a:	2300      	movs	r3, #0
 800621c:	77fb      	strb	r3, [r7, #31]
 800621e:	e04a      	b.n	80062b6 <UART_SetConfig+0x346>
 8006220:	2302      	movs	r3, #2
 8006222:	77fb      	strb	r3, [r7, #31]
 8006224:	e047      	b.n	80062b6 <UART_SetConfig+0x346>
 8006226:	2304      	movs	r3, #4
 8006228:	77fb      	strb	r3, [r7, #31]
 800622a:	e044      	b.n	80062b6 <UART_SetConfig+0x346>
 800622c:	2308      	movs	r3, #8
 800622e:	77fb      	strb	r3, [r7, #31]
 8006230:	e041      	b.n	80062b6 <UART_SetConfig+0x346>
 8006232:	2310      	movs	r3, #16
 8006234:	77fb      	strb	r3, [r7, #31]
 8006236:	e03e      	b.n	80062b6 <UART_SetConfig+0x346>
 8006238:	efff69f3 	.word	0xefff69f3
 800623c:	40011000 	.word	0x40011000
 8006240:	40023800 	.word	0x40023800
 8006244:	40004400 	.word	0x40004400
 8006248:	40004800 	.word	0x40004800
 800624c:	40004c00 	.word	0x40004c00
 8006250:	40005000 	.word	0x40005000
 8006254:	40011400 	.word	0x40011400
 8006258:	40007800 	.word	0x40007800
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a71      	ldr	r2, [pc, #452]	; (8006428 <UART_SetConfig+0x4b8>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d125      	bne.n	80062b2 <UART_SetConfig+0x342>
 8006266:	4b71      	ldr	r3, [pc, #452]	; (800642c <UART_SetConfig+0x4bc>)
 8006268:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800626c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006270:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006274:	d017      	beq.n	80062a6 <UART_SetConfig+0x336>
 8006276:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800627a:	d817      	bhi.n	80062ac <UART_SetConfig+0x33c>
 800627c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006280:	d00b      	beq.n	800629a <UART_SetConfig+0x32a>
 8006282:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006286:	d811      	bhi.n	80062ac <UART_SetConfig+0x33c>
 8006288:	2b00      	cmp	r3, #0
 800628a:	d003      	beq.n	8006294 <UART_SetConfig+0x324>
 800628c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006290:	d006      	beq.n	80062a0 <UART_SetConfig+0x330>
 8006292:	e00b      	b.n	80062ac <UART_SetConfig+0x33c>
 8006294:	2300      	movs	r3, #0
 8006296:	77fb      	strb	r3, [r7, #31]
 8006298:	e00d      	b.n	80062b6 <UART_SetConfig+0x346>
 800629a:	2302      	movs	r3, #2
 800629c:	77fb      	strb	r3, [r7, #31]
 800629e:	e00a      	b.n	80062b6 <UART_SetConfig+0x346>
 80062a0:	2304      	movs	r3, #4
 80062a2:	77fb      	strb	r3, [r7, #31]
 80062a4:	e007      	b.n	80062b6 <UART_SetConfig+0x346>
 80062a6:	2308      	movs	r3, #8
 80062a8:	77fb      	strb	r3, [r7, #31]
 80062aa:	e004      	b.n	80062b6 <UART_SetConfig+0x346>
 80062ac:	2310      	movs	r3, #16
 80062ae:	77fb      	strb	r3, [r7, #31]
 80062b0:	e001      	b.n	80062b6 <UART_SetConfig+0x346>
 80062b2:	2310      	movs	r3, #16
 80062b4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	69db      	ldr	r3, [r3, #28]
 80062ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062be:	d15a      	bne.n	8006376 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 80062c0:	7ffb      	ldrb	r3, [r7, #31]
 80062c2:	2b08      	cmp	r3, #8
 80062c4:	d827      	bhi.n	8006316 <UART_SetConfig+0x3a6>
 80062c6:	a201      	add	r2, pc, #4	; (adr r2, 80062cc <UART_SetConfig+0x35c>)
 80062c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062cc:	080062f1 	.word	0x080062f1
 80062d0:	080062f9 	.word	0x080062f9
 80062d4:	08006301 	.word	0x08006301
 80062d8:	08006317 	.word	0x08006317
 80062dc:	08006307 	.word	0x08006307
 80062e0:	08006317 	.word	0x08006317
 80062e4:	08006317 	.word	0x08006317
 80062e8:	08006317 	.word	0x08006317
 80062ec:	0800630f 	.word	0x0800630f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062f0:	f7fd fb0a 	bl	8003908 <HAL_RCC_GetPCLK1Freq>
 80062f4:	61b8      	str	r0, [r7, #24]
        break;
 80062f6:	e013      	b.n	8006320 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062f8:	f7fd fb1a 	bl	8003930 <HAL_RCC_GetPCLK2Freq>
 80062fc:	61b8      	str	r0, [r7, #24]
        break;
 80062fe:	e00f      	b.n	8006320 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006300:	4b4b      	ldr	r3, [pc, #300]	; (8006430 <UART_SetConfig+0x4c0>)
 8006302:	61bb      	str	r3, [r7, #24]
        break;
 8006304:	e00c      	b.n	8006320 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006306:	f7fd fa11 	bl	800372c <HAL_RCC_GetSysClockFreq>
 800630a:	61b8      	str	r0, [r7, #24]
        break;
 800630c:	e008      	b.n	8006320 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800630e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006312:	61bb      	str	r3, [r7, #24]
        break;
 8006314:	e004      	b.n	8006320 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006316:	2300      	movs	r3, #0
 8006318:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	77bb      	strb	r3, [r7, #30]
        break;
 800631e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006320:	69bb      	ldr	r3, [r7, #24]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d074      	beq.n	8006410 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	005a      	lsls	r2, r3, #1
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	085b      	lsrs	r3, r3, #1
 8006330:	441a      	add	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	fbb2 f3f3 	udiv	r3, r2, r3
 800633a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	2b0f      	cmp	r3, #15
 8006340:	d916      	bls.n	8006370 <UART_SetConfig+0x400>
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006348:	d212      	bcs.n	8006370 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	b29b      	uxth	r3, r3
 800634e:	f023 030f 	bic.w	r3, r3, #15
 8006352:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	085b      	lsrs	r3, r3, #1
 8006358:	b29b      	uxth	r3, r3
 800635a:	f003 0307 	and.w	r3, r3, #7
 800635e:	b29a      	uxth	r2, r3
 8006360:	89fb      	ldrh	r3, [r7, #14]
 8006362:	4313      	orrs	r3, r2
 8006364:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	89fa      	ldrh	r2, [r7, #14]
 800636c:	60da      	str	r2, [r3, #12]
 800636e:	e04f      	b.n	8006410 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	77bb      	strb	r3, [r7, #30]
 8006374:	e04c      	b.n	8006410 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006376:	7ffb      	ldrb	r3, [r7, #31]
 8006378:	2b08      	cmp	r3, #8
 800637a:	d828      	bhi.n	80063ce <UART_SetConfig+0x45e>
 800637c:	a201      	add	r2, pc, #4	; (adr r2, 8006384 <UART_SetConfig+0x414>)
 800637e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006382:	bf00      	nop
 8006384:	080063a9 	.word	0x080063a9
 8006388:	080063b1 	.word	0x080063b1
 800638c:	080063b9 	.word	0x080063b9
 8006390:	080063cf 	.word	0x080063cf
 8006394:	080063bf 	.word	0x080063bf
 8006398:	080063cf 	.word	0x080063cf
 800639c:	080063cf 	.word	0x080063cf
 80063a0:	080063cf 	.word	0x080063cf
 80063a4:	080063c7 	.word	0x080063c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063a8:	f7fd faae 	bl	8003908 <HAL_RCC_GetPCLK1Freq>
 80063ac:	61b8      	str	r0, [r7, #24]
        break;
 80063ae:	e013      	b.n	80063d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063b0:	f7fd fabe 	bl	8003930 <HAL_RCC_GetPCLK2Freq>
 80063b4:	61b8      	str	r0, [r7, #24]
        break;
 80063b6:	e00f      	b.n	80063d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063b8:	4b1d      	ldr	r3, [pc, #116]	; (8006430 <UART_SetConfig+0x4c0>)
 80063ba:	61bb      	str	r3, [r7, #24]
        break;
 80063bc:	e00c      	b.n	80063d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063be:	f7fd f9b5 	bl	800372c <HAL_RCC_GetSysClockFreq>
 80063c2:	61b8      	str	r0, [r7, #24]
        break;
 80063c4:	e008      	b.n	80063d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063ca:	61bb      	str	r3, [r7, #24]
        break;
 80063cc:	e004      	b.n	80063d8 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80063ce:	2300      	movs	r3, #0
 80063d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	77bb      	strb	r3, [r7, #30]
        break;
 80063d6:	bf00      	nop
    }

    if (pclk != 0U)
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d018      	beq.n	8006410 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	085a      	lsrs	r2, r3, #1
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	441a      	add	r2, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80063f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	2b0f      	cmp	r3, #15
 80063f6:	d909      	bls.n	800640c <UART_SetConfig+0x49c>
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063fe:	d205      	bcs.n	800640c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	b29a      	uxth	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	60da      	str	r2, [r3, #12]
 800640a:	e001      	b.n	8006410 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800641c:	7fbb      	ldrb	r3, [r7, #30]
}
 800641e:	4618      	mov	r0, r3
 8006420:	3720      	adds	r7, #32
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	40007c00 	.word	0x40007c00
 800642c:	40023800 	.word	0x40023800
 8006430:	00f42400 	.word	0x00f42400

08006434 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006440:	f003 0301 	and.w	r3, r3, #1
 8006444:	2b00      	cmp	r3, #0
 8006446:	d00a      	beq.n	800645e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	430a      	orrs	r2, r1
 800645c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006462:	f003 0302 	and.w	r3, r3, #2
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00a      	beq.n	8006480 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	430a      	orrs	r2, r1
 800647e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006484:	f003 0304 	and.w	r3, r3, #4
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00a      	beq.n	80064a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	430a      	orrs	r2, r1
 80064a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a6:	f003 0308 	and.w	r3, r3, #8
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00a      	beq.n	80064c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	430a      	orrs	r2, r1
 80064c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c8:	f003 0310 	and.w	r3, r3, #16
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00a      	beq.n	80064e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	430a      	orrs	r2, r1
 80064e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ea:	f003 0320 	and.w	r3, r3, #32
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d00a      	beq.n	8006508 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	430a      	orrs	r2, r1
 8006506:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800650c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006510:	2b00      	cmp	r3, #0
 8006512:	d01a      	beq.n	800654a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	430a      	orrs	r2, r1
 8006528:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800652e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006532:	d10a      	bne.n	800654a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	430a      	orrs	r2, r1
 8006548:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006552:	2b00      	cmp	r3, #0
 8006554:	d00a      	beq.n	800656c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	605a      	str	r2, [r3, #4]
  }
}
 800656c:	bf00      	nop
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af02      	add	r7, sp, #8
 800657e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006588:	f7fc f8b2 	bl	80026f0 <HAL_GetTick>
 800658c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0308 	and.w	r3, r3, #8
 8006598:	2b08      	cmp	r3, #8
 800659a:	d10e      	bne.n	80065ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800659c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80065a0:	9300      	str	r3, [sp, #0]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 f82d 	bl	800660a <UART_WaitOnFlagUntilTimeout>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d001      	beq.n	80065ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e023      	b.n	8006602 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 0304 	and.w	r3, r3, #4
 80065c4:	2b04      	cmp	r3, #4
 80065c6:	d10e      	bne.n	80065e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80065cc:	9300      	str	r3, [sp, #0]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f000 f817 	bl	800660a <UART_WaitOnFlagUntilTimeout>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d001      	beq.n	80065e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e00d      	b.n	8006602 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2220      	movs	r2, #32
 80065ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2220      	movs	r2, #32
 80065f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3710      	adds	r7, #16
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800660a:	b580      	push	{r7, lr}
 800660c:	b09c      	sub	sp, #112	; 0x70
 800660e:	af00      	add	r7, sp, #0
 8006610:	60f8      	str	r0, [r7, #12]
 8006612:	60b9      	str	r1, [r7, #8]
 8006614:	603b      	str	r3, [r7, #0]
 8006616:	4613      	mov	r3, r2
 8006618:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800661a:	e0a5      	b.n	8006768 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800661c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800661e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006622:	f000 80a1 	beq.w	8006768 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006626:	f7fc f863 	bl	80026f0 <HAL_GetTick>
 800662a:	4602      	mov	r2, r0
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006632:	429a      	cmp	r2, r3
 8006634:	d302      	bcc.n	800663c <UART_WaitOnFlagUntilTimeout+0x32>
 8006636:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006638:	2b00      	cmp	r3, #0
 800663a:	d13e      	bne.n	80066ba <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006644:	e853 3f00 	ldrex	r3, [r3]
 8006648:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800664a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800664c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006650:	667b      	str	r3, [r7, #100]	; 0x64
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	461a      	mov	r2, r3
 8006658:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800665a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800665c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006660:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006662:	e841 2300 	strex	r3, r2, [r1]
 8006666:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006668:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800666a:	2b00      	cmp	r3, #0
 800666c:	d1e6      	bne.n	800663c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	3308      	adds	r3, #8
 8006674:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006678:	e853 3f00 	ldrex	r3, [r3]
 800667c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800667e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006680:	f023 0301 	bic.w	r3, r3, #1
 8006684:	663b      	str	r3, [r7, #96]	; 0x60
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	3308      	adds	r3, #8
 800668c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800668e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006690:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006692:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006694:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006696:	e841 2300 	strex	r3, r2, [r1]
 800669a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800669c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1e5      	bne.n	800666e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2220      	movs	r2, #32
 80066a6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2220      	movs	r2, #32
 80066ac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e067      	b.n	800678a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 0304 	and.w	r3, r3, #4
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d04f      	beq.n	8006768 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	69db      	ldr	r3, [r3, #28]
 80066ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066d6:	d147      	bne.n	8006768 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066e0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ea:	e853 3f00 	ldrex	r3, [r3]
 80066ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	461a      	mov	r2, r3
 80066fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006700:	637b      	str	r3, [r7, #52]	; 0x34
 8006702:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006704:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006706:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006708:	e841 2300 	strex	r3, r2, [r1]
 800670c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800670e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1e6      	bne.n	80066e2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	3308      	adds	r3, #8
 800671a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	e853 3f00 	ldrex	r3, [r3]
 8006722:	613b      	str	r3, [r7, #16]
   return(result);
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	f023 0301 	bic.w	r3, r3, #1
 800672a:	66bb      	str	r3, [r7, #104]	; 0x68
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	3308      	adds	r3, #8
 8006732:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006734:	623a      	str	r2, [r7, #32]
 8006736:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006738:	69f9      	ldr	r1, [r7, #28]
 800673a:	6a3a      	ldr	r2, [r7, #32]
 800673c:	e841 2300 	strex	r3, r2, [r1]
 8006740:	61bb      	str	r3, [r7, #24]
   return(result);
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d1e5      	bne.n	8006714 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2220      	movs	r2, #32
 800674c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2220      	movs	r2, #32
 8006752:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2220      	movs	r2, #32
 8006758:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e010      	b.n	800678a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	69da      	ldr	r2, [r3, #28]
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	4013      	ands	r3, r2
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	429a      	cmp	r2, r3
 8006776:	bf0c      	ite	eq
 8006778:	2301      	moveq	r3, #1
 800677a:	2300      	movne	r3, #0
 800677c:	b2db      	uxtb	r3, r3
 800677e:	461a      	mov	r2, r3
 8006780:	79fb      	ldrb	r3, [r7, #7]
 8006782:	429a      	cmp	r2, r3
 8006784:	f43f af4a 	beq.w	800661c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3770      	adds	r7, #112	; 0x70
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
	...

08006794 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006794:	b084      	sub	sp, #16
 8006796:	b580      	push	{r7, lr}
 8006798:	b084      	sub	sp, #16
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
 800679e:	f107 001c 	add.w	r0, r7, #28
 80067a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80067a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d120      	bne.n	80067ee <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	68da      	ldr	r2, [r3, #12]
 80067bc:	4b20      	ldr	r3, [pc, #128]	; (8006840 <USB_CoreInit+0xac>)
 80067be:	4013      	ands	r3, r2
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	68db      	ldr	r3, [r3, #12]
 80067c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80067d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d105      	bne.n	80067e2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f000 fa92 	bl	8006d0c <USB_CoreReset>
 80067e8:	4603      	mov	r3, r0
 80067ea:	73fb      	strb	r3, [r7, #15]
 80067ec:	e010      	b.n	8006810 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f000 fa86 	bl	8006d0c <USB_CoreReset>
 8006800:	4603      	mov	r3, r0
 8006802:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006808:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8006810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006812:	2b01      	cmp	r3, #1
 8006814:	d10b      	bne.n	800682e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f043 0206 	orr.w	r2, r3, #6
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	f043 0220 	orr.w	r2, r3, #32
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800682e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006830:	4618      	mov	r0, r3
 8006832:	3710      	adds	r7, #16
 8006834:	46bd      	mov	sp, r7
 8006836:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800683a:	b004      	add	sp, #16
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop
 8006840:	ffbdffbf 	.word	0xffbdffbf

08006844 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	f023 0201 	bic.w	r2, r3, #1
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006858:	2300      	movs	r3, #0
}
 800685a:	4618      	mov	r0, r3
 800685c:	370c      	adds	r7, #12
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr

08006866 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006866:	b580      	push	{r7, lr}
 8006868:	b084      	sub	sp, #16
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
 800686e:	460b      	mov	r3, r1
 8006870:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006872:	2300      	movs	r3, #0
 8006874:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006882:	78fb      	ldrb	r3, [r7, #3]
 8006884:	2b01      	cmp	r3, #1
 8006886:	d115      	bne.n	80068b4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006894:	2001      	movs	r0, #1
 8006896:	f7fb ff37 	bl	8002708 <HAL_Delay>
      ms++;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	3301      	adds	r3, #1
 800689e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 fa25 	bl	8006cf0 <USB_GetMode>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d01e      	beq.n	80068ea <USB_SetCurrentMode+0x84>
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2b31      	cmp	r3, #49	; 0x31
 80068b0:	d9f0      	bls.n	8006894 <USB_SetCurrentMode+0x2e>
 80068b2:	e01a      	b.n	80068ea <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80068b4:	78fb      	ldrb	r3, [r7, #3]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d115      	bne.n	80068e6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80068c6:	2001      	movs	r0, #1
 80068c8:	f7fb ff1e 	bl	8002708 <HAL_Delay>
      ms++;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	3301      	adds	r3, #1
 80068d0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f000 fa0c 	bl	8006cf0 <USB_GetMode>
 80068d8:	4603      	mov	r3, r0
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d005      	beq.n	80068ea <USB_SetCurrentMode+0x84>
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2b31      	cmp	r3, #49	; 0x31
 80068e2:	d9f0      	bls.n	80068c6 <USB_SetCurrentMode+0x60>
 80068e4:	e001      	b.n	80068ea <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e005      	b.n	80068f6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2b32      	cmp	r3, #50	; 0x32
 80068ee:	d101      	bne.n	80068f4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	e000      	b.n	80068f6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3710      	adds	r7, #16
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
	...

08006900 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006900:	b084      	sub	sp, #16
 8006902:	b580      	push	{r7, lr}
 8006904:	b086      	sub	sp, #24
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
 800690a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800690e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006912:	2300      	movs	r3, #0
 8006914:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800691a:	2300      	movs	r3, #0
 800691c:	613b      	str	r3, [r7, #16]
 800691e:	e009      	b.n	8006934 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	3340      	adds	r3, #64	; 0x40
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4413      	add	r3, r2
 800692a:	2200      	movs	r2, #0
 800692c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	3301      	adds	r3, #1
 8006932:	613b      	str	r3, [r7, #16]
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	2b0e      	cmp	r3, #14
 8006938:	d9f2      	bls.n	8006920 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800693a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800693c:	2b00      	cmp	r3, #0
 800693e:	d11c      	bne.n	800697a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	68fa      	ldr	r2, [r7, #12]
 800694a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800694e:	f043 0302 	orr.w	r3, r3, #2
 8006952:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006958:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	e005      	b.n	8006986 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800697e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800698c:	461a      	mov	r2, r3
 800698e:	2300      	movs	r3, #0
 8006990:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006998:	4619      	mov	r1, r3
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069a0:	461a      	mov	r2, r3
 80069a2:	680b      	ldr	r3, [r1, #0]
 80069a4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80069a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d10c      	bne.n	80069c6 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80069ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d104      	bne.n	80069bc <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80069b2:	2100      	movs	r1, #0
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f000 f961 	bl	8006c7c <USB_SetDevSpeed>
 80069ba:	e008      	b.n	80069ce <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80069bc:	2101      	movs	r1, #1
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f95c 	bl	8006c7c <USB_SetDevSpeed>
 80069c4:	e003      	b.n	80069ce <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80069c6:	2103      	movs	r1, #3
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f957 	bl	8006c7c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80069ce:	2110      	movs	r1, #16
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f000 f8f3 	bl	8006bbc <USB_FlushTxFifo>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d001      	beq.n	80069e0 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 f91d 	bl	8006c20 <USB_FlushRxFifo>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d001      	beq.n	80069f0 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069f6:	461a      	mov	r2, r3
 80069f8:	2300      	movs	r3, #0
 80069fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a02:	461a      	mov	r2, r3
 8006a04:	2300      	movs	r3, #0
 8006a06:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a0e:	461a      	mov	r2, r3
 8006a10:	2300      	movs	r3, #0
 8006a12:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a14:	2300      	movs	r3, #0
 8006a16:	613b      	str	r3, [r7, #16]
 8006a18:	e043      	b.n	8006aa2 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	015a      	lsls	r2, r3, #5
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	4413      	add	r3, r2
 8006a22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a2c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006a30:	d118      	bne.n	8006a64 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d10a      	bne.n	8006a4e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	015a      	lsls	r2, r3, #5
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	4413      	add	r3, r2
 8006a40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a44:	461a      	mov	r2, r3
 8006a46:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006a4a:	6013      	str	r3, [r2, #0]
 8006a4c:	e013      	b.n	8006a76 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	015a      	lsls	r2, r3, #5
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	4413      	add	r3, r2
 8006a56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006a60:	6013      	str	r3, [r2, #0]
 8006a62:	e008      	b.n	8006a76 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	015a      	lsls	r2, r3, #5
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	4413      	add	r3, r2
 8006a6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a70:	461a      	mov	r2, r3
 8006a72:	2300      	movs	r3, #0
 8006a74:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	015a      	lsls	r2, r3, #5
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a82:	461a      	mov	r2, r3
 8006a84:	2300      	movs	r3, #0
 8006a86:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	015a      	lsls	r2, r3, #5
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	4413      	add	r3, r2
 8006a90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a94:	461a      	mov	r2, r3
 8006a96:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006a9a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	613b      	str	r3, [r7, #16]
 8006aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d3b7      	bcc.n	8006a1a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006aaa:	2300      	movs	r3, #0
 8006aac:	613b      	str	r3, [r7, #16]
 8006aae:	e043      	b.n	8006b38 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	015a      	lsls	r2, r3, #5
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	4413      	add	r3, r2
 8006ab8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ac2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ac6:	d118      	bne.n	8006afa <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d10a      	bne.n	8006ae4 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	015a      	lsls	r2, r3, #5
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	4413      	add	r3, r2
 8006ad6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ada:	461a      	mov	r2, r3
 8006adc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006ae0:	6013      	str	r3, [r2, #0]
 8006ae2:	e013      	b.n	8006b0c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	015a      	lsls	r2, r3, #5
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	4413      	add	r3, r2
 8006aec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006af0:	461a      	mov	r2, r3
 8006af2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006af6:	6013      	str	r3, [r2, #0]
 8006af8:	e008      	b.n	8006b0c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	015a      	lsls	r2, r3, #5
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	4413      	add	r3, r2
 8006b02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b06:	461a      	mov	r2, r3
 8006b08:	2300      	movs	r3, #0
 8006b0a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	015a      	lsls	r2, r3, #5
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	4413      	add	r3, r2
 8006b14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b18:	461a      	mov	r2, r3
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	015a      	lsls	r2, r3, #5
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	4413      	add	r3, r2
 8006b26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b2a:	461a      	mov	r2, r3
 8006b2c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006b30:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	3301      	adds	r3, #1
 8006b36:	613b      	str	r3, [r7, #16]
 8006b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3a:	693a      	ldr	r2, [r7, #16]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d3b7      	bcc.n	8006ab0 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	68fa      	ldr	r2, [r7, #12]
 8006b4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006b4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b52:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006b60:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d105      	bne.n	8006b74 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	699b      	ldr	r3, [r3, #24]
 8006b6c:	f043 0210 	orr.w	r2, r3, #16
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	699a      	ldr	r2, [r3, #24]
 8006b78:	4b0e      	ldr	r3, [pc, #56]	; (8006bb4 <USB_DevInit+0x2b4>)
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006b80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d005      	beq.n	8006b92 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	699b      	ldr	r3, [r3, #24]
 8006b8a:	f043 0208 	orr.w	r2, r3, #8
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006b92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d105      	bne.n	8006ba4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	699a      	ldr	r2, [r3, #24]
 8006b9c:	4b06      	ldr	r3, [pc, #24]	; (8006bb8 <USB_DevInit+0x2b8>)
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	687a      	ldr	r2, [r7, #4]
 8006ba2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3718      	adds	r7, #24
 8006baa:	46bd      	mov	sp, r7
 8006bac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006bb0:	b004      	add	sp, #16
 8006bb2:	4770      	bx	lr
 8006bb4:	803c3800 	.word	0x803c3800
 8006bb8:	40000004 	.word	0x40000004

08006bbc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b085      	sub	sp, #20
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	3301      	adds	r3, #1
 8006bce:	60fb      	str	r3, [r7, #12]
 8006bd0:	4a12      	ldr	r2, [pc, #72]	; (8006c1c <USB_FlushTxFifo+0x60>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d901      	bls.n	8006bda <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e01a      	b.n	8006c10 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	daf3      	bge.n	8006bca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006be2:	2300      	movs	r3, #0
 8006be4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	019b      	lsls	r3, r3, #6
 8006bea:	f043 0220 	orr.w	r2, r3, #32
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	60fb      	str	r3, [r7, #12]
 8006bf8:	4a08      	ldr	r2, [pc, #32]	; (8006c1c <USB_FlushTxFifo+0x60>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d901      	bls.n	8006c02 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8006bfe:	2303      	movs	r3, #3
 8006c00:	e006      	b.n	8006c10 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	691b      	ldr	r3, [r3, #16]
 8006c06:	f003 0320 	and.w	r3, r3, #32
 8006c0a:	2b20      	cmp	r3, #32
 8006c0c:	d0f1      	beq.n	8006bf2 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3714      	adds	r7, #20
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr
 8006c1c:	00030d40 	.word	0x00030d40

08006c20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	3301      	adds	r3, #1
 8006c30:	60fb      	str	r3, [r7, #12]
 8006c32:	4a11      	ldr	r2, [pc, #68]	; (8006c78 <USB_FlushRxFifo+0x58>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d901      	bls.n	8006c3c <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8006c38:	2303      	movs	r3, #3
 8006c3a:	e017      	b.n	8006c6c <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	691b      	ldr	r3, [r3, #16]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	daf3      	bge.n	8006c2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006c44:	2300      	movs	r3, #0
 8006c46:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2210      	movs	r2, #16
 8006c4c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	3301      	adds	r3, #1
 8006c52:	60fb      	str	r3, [r7, #12]
 8006c54:	4a08      	ldr	r2, [pc, #32]	; (8006c78 <USB_FlushRxFifo+0x58>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d901      	bls.n	8006c5e <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	e006      	b.n	8006c6c <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	f003 0310 	and.w	r3, r3, #16
 8006c66:	2b10      	cmp	r3, #16
 8006c68:	d0f1      	beq.n	8006c4e <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3714      	adds	r7, #20
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr
 8006c78:	00030d40 	.word	0x00030d40

08006c7c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	460b      	mov	r3, r1
 8006c86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	78fb      	ldrb	r3, [r7, #3]
 8006c96:	68f9      	ldr	r1, [r7, #12]
 8006c98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3714      	adds	r7, #20
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr

08006cae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006cae:	b480      	push	{r7}
 8006cb0:	b085      	sub	sp, #20
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006cc8:	f023 0303 	bic.w	r3, r3, #3
 8006ccc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	68fa      	ldr	r2, [r7, #12]
 8006cd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006cdc:	f043 0302 	orr.w	r3, r3, #2
 8006ce0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ce2:	2300      	movs	r3, #0
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3714      	adds	r7, #20
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b083      	sub	sp, #12
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	695b      	ldr	r3, [r3, #20]
 8006cfc:	f003 0301 	and.w	r3, r3, #1
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b085      	sub	sp, #20
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d14:	2300      	movs	r3, #0
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	3301      	adds	r3, #1
 8006d1c:	60fb      	str	r3, [r7, #12]
 8006d1e:	4a13      	ldr	r2, [pc, #76]	; (8006d6c <USB_CoreReset+0x60>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d901      	bls.n	8006d28 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e01a      	b.n	8006d5e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	691b      	ldr	r3, [r3, #16]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	daf3      	bge.n	8006d18 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006d30:	2300      	movs	r3, #0
 8006d32:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	691b      	ldr	r3, [r3, #16]
 8006d38:	f043 0201 	orr.w	r2, r3, #1
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	3301      	adds	r3, #1
 8006d44:	60fb      	str	r3, [r7, #12]
 8006d46:	4a09      	ldr	r2, [pc, #36]	; (8006d6c <USB_CoreReset+0x60>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d901      	bls.n	8006d50 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8006d4c:	2303      	movs	r3, #3
 8006d4e:	e006      	b.n	8006d5e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	691b      	ldr	r3, [r3, #16]
 8006d54:	f003 0301 	and.w	r3, r3, #1
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d0f1      	beq.n	8006d40 <USB_CoreReset+0x34>

  return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3714      	adds	r7, #20
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	00030d40 	.word	0x00030d40

08006d70 <__errno>:
 8006d70:	4b01      	ldr	r3, [pc, #4]	; (8006d78 <__errno+0x8>)
 8006d72:	6818      	ldr	r0, [r3, #0]
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	2000005c 	.word	0x2000005c

08006d7c <__libc_init_array>:
 8006d7c:	b570      	push	{r4, r5, r6, lr}
 8006d7e:	4d0d      	ldr	r5, [pc, #52]	; (8006db4 <__libc_init_array+0x38>)
 8006d80:	4c0d      	ldr	r4, [pc, #52]	; (8006db8 <__libc_init_array+0x3c>)
 8006d82:	1b64      	subs	r4, r4, r5
 8006d84:	10a4      	asrs	r4, r4, #2
 8006d86:	2600      	movs	r6, #0
 8006d88:	42a6      	cmp	r6, r4
 8006d8a:	d109      	bne.n	8006da0 <__libc_init_array+0x24>
 8006d8c:	4d0b      	ldr	r5, [pc, #44]	; (8006dbc <__libc_init_array+0x40>)
 8006d8e:	4c0c      	ldr	r4, [pc, #48]	; (8006dc0 <__libc_init_array+0x44>)
 8006d90:	f002 fe24 	bl	80099dc <_init>
 8006d94:	1b64      	subs	r4, r4, r5
 8006d96:	10a4      	asrs	r4, r4, #2
 8006d98:	2600      	movs	r6, #0
 8006d9a:	42a6      	cmp	r6, r4
 8006d9c:	d105      	bne.n	8006daa <__libc_init_array+0x2e>
 8006d9e:	bd70      	pop	{r4, r5, r6, pc}
 8006da0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006da4:	4798      	blx	r3
 8006da6:	3601      	adds	r6, #1
 8006da8:	e7ee      	b.n	8006d88 <__libc_init_array+0xc>
 8006daa:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dae:	4798      	blx	r3
 8006db0:	3601      	adds	r6, #1
 8006db2:	e7f2      	b.n	8006d9a <__libc_init_array+0x1e>
 8006db4:	08009e64 	.word	0x08009e64
 8006db8:	08009e64 	.word	0x08009e64
 8006dbc:	08009e64 	.word	0x08009e64
 8006dc0:	08009e68 	.word	0x08009e68

08006dc4 <memcpy>:
 8006dc4:	440a      	add	r2, r1
 8006dc6:	4291      	cmp	r1, r2
 8006dc8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006dcc:	d100      	bne.n	8006dd0 <memcpy+0xc>
 8006dce:	4770      	bx	lr
 8006dd0:	b510      	push	{r4, lr}
 8006dd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006dd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006dda:	4291      	cmp	r1, r2
 8006ddc:	d1f9      	bne.n	8006dd2 <memcpy+0xe>
 8006dde:	bd10      	pop	{r4, pc}

08006de0 <memset>:
 8006de0:	4402      	add	r2, r0
 8006de2:	4603      	mov	r3, r0
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d100      	bne.n	8006dea <memset+0xa>
 8006de8:	4770      	bx	lr
 8006dea:	f803 1b01 	strb.w	r1, [r3], #1
 8006dee:	e7f9      	b.n	8006de4 <memset+0x4>

08006df0 <__cvt>:
 8006df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006df2:	ed2d 8b02 	vpush	{d8}
 8006df6:	eeb0 8b40 	vmov.f64	d8, d0
 8006dfa:	b085      	sub	sp, #20
 8006dfc:	4617      	mov	r7, r2
 8006dfe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006e00:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006e02:	ee18 2a90 	vmov	r2, s17
 8006e06:	f025 0520 	bic.w	r5, r5, #32
 8006e0a:	2a00      	cmp	r2, #0
 8006e0c:	bfb6      	itet	lt
 8006e0e:	222d      	movlt	r2, #45	; 0x2d
 8006e10:	2200      	movge	r2, #0
 8006e12:	eeb1 8b40 	vneglt.f64	d8, d0
 8006e16:	2d46      	cmp	r5, #70	; 0x46
 8006e18:	460c      	mov	r4, r1
 8006e1a:	701a      	strb	r2, [r3, #0]
 8006e1c:	d004      	beq.n	8006e28 <__cvt+0x38>
 8006e1e:	2d45      	cmp	r5, #69	; 0x45
 8006e20:	d100      	bne.n	8006e24 <__cvt+0x34>
 8006e22:	3401      	adds	r4, #1
 8006e24:	2102      	movs	r1, #2
 8006e26:	e000      	b.n	8006e2a <__cvt+0x3a>
 8006e28:	2103      	movs	r1, #3
 8006e2a:	ab03      	add	r3, sp, #12
 8006e2c:	9301      	str	r3, [sp, #4]
 8006e2e:	ab02      	add	r3, sp, #8
 8006e30:	9300      	str	r3, [sp, #0]
 8006e32:	4622      	mov	r2, r4
 8006e34:	4633      	mov	r3, r6
 8006e36:	eeb0 0b48 	vmov.f64	d0, d8
 8006e3a:	f000 fcc9 	bl	80077d0 <_dtoa_r>
 8006e3e:	2d47      	cmp	r5, #71	; 0x47
 8006e40:	d109      	bne.n	8006e56 <__cvt+0x66>
 8006e42:	07fb      	lsls	r3, r7, #31
 8006e44:	d407      	bmi.n	8006e56 <__cvt+0x66>
 8006e46:	9b03      	ldr	r3, [sp, #12]
 8006e48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e4a:	1a1b      	subs	r3, r3, r0
 8006e4c:	6013      	str	r3, [r2, #0]
 8006e4e:	b005      	add	sp, #20
 8006e50:	ecbd 8b02 	vpop	{d8}
 8006e54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e56:	2d46      	cmp	r5, #70	; 0x46
 8006e58:	eb00 0204 	add.w	r2, r0, r4
 8006e5c:	d10c      	bne.n	8006e78 <__cvt+0x88>
 8006e5e:	7803      	ldrb	r3, [r0, #0]
 8006e60:	2b30      	cmp	r3, #48	; 0x30
 8006e62:	d107      	bne.n	8006e74 <__cvt+0x84>
 8006e64:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e6c:	bf1c      	itt	ne
 8006e6e:	f1c4 0401 	rsbne	r4, r4, #1
 8006e72:	6034      	strne	r4, [r6, #0]
 8006e74:	6833      	ldr	r3, [r6, #0]
 8006e76:	441a      	add	r2, r3
 8006e78:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e80:	bf08      	it	eq
 8006e82:	9203      	streq	r2, [sp, #12]
 8006e84:	2130      	movs	r1, #48	; 0x30
 8006e86:	9b03      	ldr	r3, [sp, #12]
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d2dc      	bcs.n	8006e46 <__cvt+0x56>
 8006e8c:	1c5c      	adds	r4, r3, #1
 8006e8e:	9403      	str	r4, [sp, #12]
 8006e90:	7019      	strb	r1, [r3, #0]
 8006e92:	e7f8      	b.n	8006e86 <__cvt+0x96>

08006e94 <__exponent>:
 8006e94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e96:	4603      	mov	r3, r0
 8006e98:	2900      	cmp	r1, #0
 8006e9a:	bfb8      	it	lt
 8006e9c:	4249      	neglt	r1, r1
 8006e9e:	f803 2b02 	strb.w	r2, [r3], #2
 8006ea2:	bfb4      	ite	lt
 8006ea4:	222d      	movlt	r2, #45	; 0x2d
 8006ea6:	222b      	movge	r2, #43	; 0x2b
 8006ea8:	2909      	cmp	r1, #9
 8006eaa:	7042      	strb	r2, [r0, #1]
 8006eac:	dd2a      	ble.n	8006f04 <__exponent+0x70>
 8006eae:	f10d 0407 	add.w	r4, sp, #7
 8006eb2:	46a4      	mov	ip, r4
 8006eb4:	270a      	movs	r7, #10
 8006eb6:	46a6      	mov	lr, r4
 8006eb8:	460a      	mov	r2, r1
 8006eba:	fb91 f6f7 	sdiv	r6, r1, r7
 8006ebe:	fb07 1516 	mls	r5, r7, r6, r1
 8006ec2:	3530      	adds	r5, #48	; 0x30
 8006ec4:	2a63      	cmp	r2, #99	; 0x63
 8006ec6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006eca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006ece:	4631      	mov	r1, r6
 8006ed0:	dcf1      	bgt.n	8006eb6 <__exponent+0x22>
 8006ed2:	3130      	adds	r1, #48	; 0x30
 8006ed4:	f1ae 0502 	sub.w	r5, lr, #2
 8006ed8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006edc:	1c44      	adds	r4, r0, #1
 8006ede:	4629      	mov	r1, r5
 8006ee0:	4561      	cmp	r1, ip
 8006ee2:	d30a      	bcc.n	8006efa <__exponent+0x66>
 8006ee4:	f10d 0209 	add.w	r2, sp, #9
 8006ee8:	eba2 020e 	sub.w	r2, r2, lr
 8006eec:	4565      	cmp	r5, ip
 8006eee:	bf88      	it	hi
 8006ef0:	2200      	movhi	r2, #0
 8006ef2:	4413      	add	r3, r2
 8006ef4:	1a18      	subs	r0, r3, r0
 8006ef6:	b003      	add	sp, #12
 8006ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006efa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006efe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006f02:	e7ed      	b.n	8006ee0 <__exponent+0x4c>
 8006f04:	2330      	movs	r3, #48	; 0x30
 8006f06:	3130      	adds	r1, #48	; 0x30
 8006f08:	7083      	strb	r3, [r0, #2]
 8006f0a:	70c1      	strb	r1, [r0, #3]
 8006f0c:	1d03      	adds	r3, r0, #4
 8006f0e:	e7f1      	b.n	8006ef4 <__exponent+0x60>

08006f10 <_printf_float>:
 8006f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f14:	b08b      	sub	sp, #44	; 0x2c
 8006f16:	460c      	mov	r4, r1
 8006f18:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8006f1c:	4616      	mov	r6, r2
 8006f1e:	461f      	mov	r7, r3
 8006f20:	4605      	mov	r5, r0
 8006f22:	f001 f9d7 	bl	80082d4 <_localeconv_r>
 8006f26:	f8d0 b000 	ldr.w	fp, [r0]
 8006f2a:	4658      	mov	r0, fp
 8006f2c:	f7f9 f988 	bl	8000240 <strlen>
 8006f30:	2300      	movs	r3, #0
 8006f32:	9308      	str	r3, [sp, #32]
 8006f34:	f8d8 3000 	ldr.w	r3, [r8]
 8006f38:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006f3c:	6822      	ldr	r2, [r4, #0]
 8006f3e:	3307      	adds	r3, #7
 8006f40:	f023 0307 	bic.w	r3, r3, #7
 8006f44:	f103 0108 	add.w	r1, r3, #8
 8006f48:	f8c8 1000 	str.w	r1, [r8]
 8006f4c:	4682      	mov	sl, r0
 8006f4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006f52:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8006f56:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80071b8 <_printf_float+0x2a8>
 8006f5a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8006f5e:	eeb0 6bc0 	vabs.f64	d6, d0
 8006f62:	eeb4 6b47 	vcmp.f64	d6, d7
 8006f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f6a:	dd24      	ble.n	8006fb6 <_printf_float+0xa6>
 8006f6c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f74:	d502      	bpl.n	8006f7c <_printf_float+0x6c>
 8006f76:	232d      	movs	r3, #45	; 0x2d
 8006f78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f7c:	4b90      	ldr	r3, [pc, #576]	; (80071c0 <_printf_float+0x2b0>)
 8006f7e:	4891      	ldr	r0, [pc, #580]	; (80071c4 <_printf_float+0x2b4>)
 8006f80:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006f84:	bf94      	ite	ls
 8006f86:	4698      	movls	r8, r3
 8006f88:	4680      	movhi	r8, r0
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	6123      	str	r3, [r4, #16]
 8006f8e:	f022 0204 	bic.w	r2, r2, #4
 8006f92:	2300      	movs	r3, #0
 8006f94:	6022      	str	r2, [r4, #0]
 8006f96:	9304      	str	r3, [sp, #16]
 8006f98:	9700      	str	r7, [sp, #0]
 8006f9a:	4633      	mov	r3, r6
 8006f9c:	aa09      	add	r2, sp, #36	; 0x24
 8006f9e:	4621      	mov	r1, r4
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	f000 f9d3 	bl	800734c <_printf_common>
 8006fa6:	3001      	adds	r0, #1
 8006fa8:	f040 808a 	bne.w	80070c0 <_printf_float+0x1b0>
 8006fac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006fb0:	b00b      	add	sp, #44	; 0x2c
 8006fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb6:	eeb4 0b40 	vcmp.f64	d0, d0
 8006fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fbe:	d709      	bvc.n	8006fd4 <_printf_float+0xc4>
 8006fc0:	ee10 3a90 	vmov	r3, s1
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	bfbc      	itt	lt
 8006fc8:	232d      	movlt	r3, #45	; 0x2d
 8006fca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006fce:	487e      	ldr	r0, [pc, #504]	; (80071c8 <_printf_float+0x2b8>)
 8006fd0:	4b7e      	ldr	r3, [pc, #504]	; (80071cc <_printf_float+0x2bc>)
 8006fd2:	e7d5      	b.n	8006f80 <_printf_float+0x70>
 8006fd4:	6863      	ldr	r3, [r4, #4]
 8006fd6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006fda:	9104      	str	r1, [sp, #16]
 8006fdc:	1c59      	adds	r1, r3, #1
 8006fde:	d13c      	bne.n	800705a <_printf_float+0x14a>
 8006fe0:	2306      	movs	r3, #6
 8006fe2:	6063      	str	r3, [r4, #4]
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	9303      	str	r3, [sp, #12]
 8006fe8:	ab08      	add	r3, sp, #32
 8006fea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006fee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ff2:	ab07      	add	r3, sp, #28
 8006ff4:	6861      	ldr	r1, [r4, #4]
 8006ff6:	9300      	str	r3, [sp, #0]
 8006ff8:	6022      	str	r2, [r4, #0]
 8006ffa:	f10d 031b 	add.w	r3, sp, #27
 8006ffe:	4628      	mov	r0, r5
 8007000:	f7ff fef6 	bl	8006df0 <__cvt>
 8007004:	9b04      	ldr	r3, [sp, #16]
 8007006:	9907      	ldr	r1, [sp, #28]
 8007008:	2b47      	cmp	r3, #71	; 0x47
 800700a:	4680      	mov	r8, r0
 800700c:	d108      	bne.n	8007020 <_printf_float+0x110>
 800700e:	1cc8      	adds	r0, r1, #3
 8007010:	db02      	blt.n	8007018 <_printf_float+0x108>
 8007012:	6863      	ldr	r3, [r4, #4]
 8007014:	4299      	cmp	r1, r3
 8007016:	dd41      	ble.n	800709c <_printf_float+0x18c>
 8007018:	f1a9 0902 	sub.w	r9, r9, #2
 800701c:	fa5f f989 	uxtb.w	r9, r9
 8007020:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007024:	d820      	bhi.n	8007068 <_printf_float+0x158>
 8007026:	3901      	subs	r1, #1
 8007028:	464a      	mov	r2, r9
 800702a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800702e:	9107      	str	r1, [sp, #28]
 8007030:	f7ff ff30 	bl	8006e94 <__exponent>
 8007034:	9a08      	ldr	r2, [sp, #32]
 8007036:	9004      	str	r0, [sp, #16]
 8007038:	1813      	adds	r3, r2, r0
 800703a:	2a01      	cmp	r2, #1
 800703c:	6123      	str	r3, [r4, #16]
 800703e:	dc02      	bgt.n	8007046 <_printf_float+0x136>
 8007040:	6822      	ldr	r2, [r4, #0]
 8007042:	07d2      	lsls	r2, r2, #31
 8007044:	d501      	bpl.n	800704a <_printf_float+0x13a>
 8007046:	3301      	adds	r3, #1
 8007048:	6123      	str	r3, [r4, #16]
 800704a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d0a2      	beq.n	8006f98 <_printf_float+0x88>
 8007052:	232d      	movs	r3, #45	; 0x2d
 8007054:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007058:	e79e      	b.n	8006f98 <_printf_float+0x88>
 800705a:	9904      	ldr	r1, [sp, #16]
 800705c:	2947      	cmp	r1, #71	; 0x47
 800705e:	d1c1      	bne.n	8006fe4 <_printf_float+0xd4>
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1bf      	bne.n	8006fe4 <_printf_float+0xd4>
 8007064:	2301      	movs	r3, #1
 8007066:	e7bc      	b.n	8006fe2 <_printf_float+0xd2>
 8007068:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800706c:	d118      	bne.n	80070a0 <_printf_float+0x190>
 800706e:	2900      	cmp	r1, #0
 8007070:	6863      	ldr	r3, [r4, #4]
 8007072:	dd0b      	ble.n	800708c <_printf_float+0x17c>
 8007074:	6121      	str	r1, [r4, #16]
 8007076:	b913      	cbnz	r3, 800707e <_printf_float+0x16e>
 8007078:	6822      	ldr	r2, [r4, #0]
 800707a:	07d0      	lsls	r0, r2, #31
 800707c:	d502      	bpl.n	8007084 <_printf_float+0x174>
 800707e:	3301      	adds	r3, #1
 8007080:	440b      	add	r3, r1
 8007082:	6123      	str	r3, [r4, #16]
 8007084:	2300      	movs	r3, #0
 8007086:	65a1      	str	r1, [r4, #88]	; 0x58
 8007088:	9304      	str	r3, [sp, #16]
 800708a:	e7de      	b.n	800704a <_printf_float+0x13a>
 800708c:	b913      	cbnz	r3, 8007094 <_printf_float+0x184>
 800708e:	6822      	ldr	r2, [r4, #0]
 8007090:	07d2      	lsls	r2, r2, #31
 8007092:	d501      	bpl.n	8007098 <_printf_float+0x188>
 8007094:	3302      	adds	r3, #2
 8007096:	e7f4      	b.n	8007082 <_printf_float+0x172>
 8007098:	2301      	movs	r3, #1
 800709a:	e7f2      	b.n	8007082 <_printf_float+0x172>
 800709c:	f04f 0967 	mov.w	r9, #103	; 0x67
 80070a0:	9b08      	ldr	r3, [sp, #32]
 80070a2:	4299      	cmp	r1, r3
 80070a4:	db05      	blt.n	80070b2 <_printf_float+0x1a2>
 80070a6:	6823      	ldr	r3, [r4, #0]
 80070a8:	6121      	str	r1, [r4, #16]
 80070aa:	07d8      	lsls	r0, r3, #31
 80070ac:	d5ea      	bpl.n	8007084 <_printf_float+0x174>
 80070ae:	1c4b      	adds	r3, r1, #1
 80070b0:	e7e7      	b.n	8007082 <_printf_float+0x172>
 80070b2:	2900      	cmp	r1, #0
 80070b4:	bfd4      	ite	le
 80070b6:	f1c1 0202 	rsble	r2, r1, #2
 80070ba:	2201      	movgt	r2, #1
 80070bc:	4413      	add	r3, r2
 80070be:	e7e0      	b.n	8007082 <_printf_float+0x172>
 80070c0:	6823      	ldr	r3, [r4, #0]
 80070c2:	055a      	lsls	r2, r3, #21
 80070c4:	d407      	bmi.n	80070d6 <_printf_float+0x1c6>
 80070c6:	6923      	ldr	r3, [r4, #16]
 80070c8:	4642      	mov	r2, r8
 80070ca:	4631      	mov	r1, r6
 80070cc:	4628      	mov	r0, r5
 80070ce:	47b8      	blx	r7
 80070d0:	3001      	adds	r0, #1
 80070d2:	d12a      	bne.n	800712a <_printf_float+0x21a>
 80070d4:	e76a      	b.n	8006fac <_printf_float+0x9c>
 80070d6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80070da:	f240 80e2 	bls.w	80072a2 <_printf_float+0x392>
 80070de:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80070e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80070e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ea:	d133      	bne.n	8007154 <_printf_float+0x244>
 80070ec:	4a38      	ldr	r2, [pc, #224]	; (80071d0 <_printf_float+0x2c0>)
 80070ee:	2301      	movs	r3, #1
 80070f0:	4631      	mov	r1, r6
 80070f2:	4628      	mov	r0, r5
 80070f4:	47b8      	blx	r7
 80070f6:	3001      	adds	r0, #1
 80070f8:	f43f af58 	beq.w	8006fac <_printf_float+0x9c>
 80070fc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007100:	429a      	cmp	r2, r3
 8007102:	db02      	blt.n	800710a <_printf_float+0x1fa>
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	07d8      	lsls	r0, r3, #31
 8007108:	d50f      	bpl.n	800712a <_printf_float+0x21a>
 800710a:	4653      	mov	r3, sl
 800710c:	465a      	mov	r2, fp
 800710e:	4631      	mov	r1, r6
 8007110:	4628      	mov	r0, r5
 8007112:	47b8      	blx	r7
 8007114:	3001      	adds	r0, #1
 8007116:	f43f af49 	beq.w	8006fac <_printf_float+0x9c>
 800711a:	f04f 0800 	mov.w	r8, #0
 800711e:	f104 091a 	add.w	r9, r4, #26
 8007122:	9b08      	ldr	r3, [sp, #32]
 8007124:	3b01      	subs	r3, #1
 8007126:	4543      	cmp	r3, r8
 8007128:	dc09      	bgt.n	800713e <_printf_float+0x22e>
 800712a:	6823      	ldr	r3, [r4, #0]
 800712c:	079b      	lsls	r3, r3, #30
 800712e:	f100 8108 	bmi.w	8007342 <_printf_float+0x432>
 8007132:	68e0      	ldr	r0, [r4, #12]
 8007134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007136:	4298      	cmp	r0, r3
 8007138:	bfb8      	it	lt
 800713a:	4618      	movlt	r0, r3
 800713c:	e738      	b.n	8006fb0 <_printf_float+0xa0>
 800713e:	2301      	movs	r3, #1
 8007140:	464a      	mov	r2, r9
 8007142:	4631      	mov	r1, r6
 8007144:	4628      	mov	r0, r5
 8007146:	47b8      	blx	r7
 8007148:	3001      	adds	r0, #1
 800714a:	f43f af2f 	beq.w	8006fac <_printf_float+0x9c>
 800714e:	f108 0801 	add.w	r8, r8, #1
 8007152:	e7e6      	b.n	8007122 <_printf_float+0x212>
 8007154:	9b07      	ldr	r3, [sp, #28]
 8007156:	2b00      	cmp	r3, #0
 8007158:	dc3c      	bgt.n	80071d4 <_printf_float+0x2c4>
 800715a:	4a1d      	ldr	r2, [pc, #116]	; (80071d0 <_printf_float+0x2c0>)
 800715c:	2301      	movs	r3, #1
 800715e:	4631      	mov	r1, r6
 8007160:	4628      	mov	r0, r5
 8007162:	47b8      	blx	r7
 8007164:	3001      	adds	r0, #1
 8007166:	f43f af21 	beq.w	8006fac <_printf_float+0x9c>
 800716a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800716e:	4313      	orrs	r3, r2
 8007170:	d102      	bne.n	8007178 <_printf_float+0x268>
 8007172:	6823      	ldr	r3, [r4, #0]
 8007174:	07d9      	lsls	r1, r3, #31
 8007176:	d5d8      	bpl.n	800712a <_printf_float+0x21a>
 8007178:	4653      	mov	r3, sl
 800717a:	465a      	mov	r2, fp
 800717c:	4631      	mov	r1, r6
 800717e:	4628      	mov	r0, r5
 8007180:	47b8      	blx	r7
 8007182:	3001      	adds	r0, #1
 8007184:	f43f af12 	beq.w	8006fac <_printf_float+0x9c>
 8007188:	f04f 0900 	mov.w	r9, #0
 800718c:	f104 0a1a 	add.w	sl, r4, #26
 8007190:	9b07      	ldr	r3, [sp, #28]
 8007192:	425b      	negs	r3, r3
 8007194:	454b      	cmp	r3, r9
 8007196:	dc01      	bgt.n	800719c <_printf_float+0x28c>
 8007198:	9b08      	ldr	r3, [sp, #32]
 800719a:	e795      	b.n	80070c8 <_printf_float+0x1b8>
 800719c:	2301      	movs	r3, #1
 800719e:	4652      	mov	r2, sl
 80071a0:	4631      	mov	r1, r6
 80071a2:	4628      	mov	r0, r5
 80071a4:	47b8      	blx	r7
 80071a6:	3001      	adds	r0, #1
 80071a8:	f43f af00 	beq.w	8006fac <_printf_float+0x9c>
 80071ac:	f109 0901 	add.w	r9, r9, #1
 80071b0:	e7ee      	b.n	8007190 <_printf_float+0x280>
 80071b2:	bf00      	nop
 80071b4:	f3af 8000 	nop.w
 80071b8:	ffffffff 	.word	0xffffffff
 80071bc:	7fefffff 	.word	0x7fefffff
 80071c0:	08009a80 	.word	0x08009a80
 80071c4:	08009a84 	.word	0x08009a84
 80071c8:	08009a8c 	.word	0x08009a8c
 80071cc:	08009a88 	.word	0x08009a88
 80071d0:	08009a90 	.word	0x08009a90
 80071d4:	9a08      	ldr	r2, [sp, #32]
 80071d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071d8:	429a      	cmp	r2, r3
 80071da:	bfa8      	it	ge
 80071dc:	461a      	movge	r2, r3
 80071de:	2a00      	cmp	r2, #0
 80071e0:	4691      	mov	r9, r2
 80071e2:	dc38      	bgt.n	8007256 <_printf_float+0x346>
 80071e4:	2300      	movs	r3, #0
 80071e6:	9305      	str	r3, [sp, #20]
 80071e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071ec:	f104 021a 	add.w	r2, r4, #26
 80071f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071f2:	9905      	ldr	r1, [sp, #20]
 80071f4:	9304      	str	r3, [sp, #16]
 80071f6:	eba3 0309 	sub.w	r3, r3, r9
 80071fa:	428b      	cmp	r3, r1
 80071fc:	dc33      	bgt.n	8007266 <_printf_float+0x356>
 80071fe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007202:	429a      	cmp	r2, r3
 8007204:	db3c      	blt.n	8007280 <_printf_float+0x370>
 8007206:	6823      	ldr	r3, [r4, #0]
 8007208:	07da      	lsls	r2, r3, #31
 800720a:	d439      	bmi.n	8007280 <_printf_float+0x370>
 800720c:	9a08      	ldr	r2, [sp, #32]
 800720e:	9b04      	ldr	r3, [sp, #16]
 8007210:	9907      	ldr	r1, [sp, #28]
 8007212:	1ad3      	subs	r3, r2, r3
 8007214:	eba2 0901 	sub.w	r9, r2, r1
 8007218:	4599      	cmp	r9, r3
 800721a:	bfa8      	it	ge
 800721c:	4699      	movge	r9, r3
 800721e:	f1b9 0f00 	cmp.w	r9, #0
 8007222:	dc35      	bgt.n	8007290 <_printf_float+0x380>
 8007224:	f04f 0800 	mov.w	r8, #0
 8007228:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800722c:	f104 0a1a 	add.w	sl, r4, #26
 8007230:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007234:	1a9b      	subs	r3, r3, r2
 8007236:	eba3 0309 	sub.w	r3, r3, r9
 800723a:	4543      	cmp	r3, r8
 800723c:	f77f af75 	ble.w	800712a <_printf_float+0x21a>
 8007240:	2301      	movs	r3, #1
 8007242:	4652      	mov	r2, sl
 8007244:	4631      	mov	r1, r6
 8007246:	4628      	mov	r0, r5
 8007248:	47b8      	blx	r7
 800724a:	3001      	adds	r0, #1
 800724c:	f43f aeae 	beq.w	8006fac <_printf_float+0x9c>
 8007250:	f108 0801 	add.w	r8, r8, #1
 8007254:	e7ec      	b.n	8007230 <_printf_float+0x320>
 8007256:	4613      	mov	r3, r2
 8007258:	4631      	mov	r1, r6
 800725a:	4642      	mov	r2, r8
 800725c:	4628      	mov	r0, r5
 800725e:	47b8      	blx	r7
 8007260:	3001      	adds	r0, #1
 8007262:	d1bf      	bne.n	80071e4 <_printf_float+0x2d4>
 8007264:	e6a2      	b.n	8006fac <_printf_float+0x9c>
 8007266:	2301      	movs	r3, #1
 8007268:	4631      	mov	r1, r6
 800726a:	4628      	mov	r0, r5
 800726c:	9204      	str	r2, [sp, #16]
 800726e:	47b8      	blx	r7
 8007270:	3001      	adds	r0, #1
 8007272:	f43f ae9b 	beq.w	8006fac <_printf_float+0x9c>
 8007276:	9b05      	ldr	r3, [sp, #20]
 8007278:	9a04      	ldr	r2, [sp, #16]
 800727a:	3301      	adds	r3, #1
 800727c:	9305      	str	r3, [sp, #20]
 800727e:	e7b7      	b.n	80071f0 <_printf_float+0x2e0>
 8007280:	4653      	mov	r3, sl
 8007282:	465a      	mov	r2, fp
 8007284:	4631      	mov	r1, r6
 8007286:	4628      	mov	r0, r5
 8007288:	47b8      	blx	r7
 800728a:	3001      	adds	r0, #1
 800728c:	d1be      	bne.n	800720c <_printf_float+0x2fc>
 800728e:	e68d      	b.n	8006fac <_printf_float+0x9c>
 8007290:	9a04      	ldr	r2, [sp, #16]
 8007292:	464b      	mov	r3, r9
 8007294:	4442      	add	r2, r8
 8007296:	4631      	mov	r1, r6
 8007298:	4628      	mov	r0, r5
 800729a:	47b8      	blx	r7
 800729c:	3001      	adds	r0, #1
 800729e:	d1c1      	bne.n	8007224 <_printf_float+0x314>
 80072a0:	e684      	b.n	8006fac <_printf_float+0x9c>
 80072a2:	9a08      	ldr	r2, [sp, #32]
 80072a4:	2a01      	cmp	r2, #1
 80072a6:	dc01      	bgt.n	80072ac <_printf_float+0x39c>
 80072a8:	07db      	lsls	r3, r3, #31
 80072aa:	d537      	bpl.n	800731c <_printf_float+0x40c>
 80072ac:	2301      	movs	r3, #1
 80072ae:	4642      	mov	r2, r8
 80072b0:	4631      	mov	r1, r6
 80072b2:	4628      	mov	r0, r5
 80072b4:	47b8      	blx	r7
 80072b6:	3001      	adds	r0, #1
 80072b8:	f43f ae78 	beq.w	8006fac <_printf_float+0x9c>
 80072bc:	4653      	mov	r3, sl
 80072be:	465a      	mov	r2, fp
 80072c0:	4631      	mov	r1, r6
 80072c2:	4628      	mov	r0, r5
 80072c4:	47b8      	blx	r7
 80072c6:	3001      	adds	r0, #1
 80072c8:	f43f ae70 	beq.w	8006fac <_printf_float+0x9c>
 80072cc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80072d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80072d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072d8:	d01b      	beq.n	8007312 <_printf_float+0x402>
 80072da:	9b08      	ldr	r3, [sp, #32]
 80072dc:	f108 0201 	add.w	r2, r8, #1
 80072e0:	3b01      	subs	r3, #1
 80072e2:	4631      	mov	r1, r6
 80072e4:	4628      	mov	r0, r5
 80072e6:	47b8      	blx	r7
 80072e8:	3001      	adds	r0, #1
 80072ea:	d10e      	bne.n	800730a <_printf_float+0x3fa>
 80072ec:	e65e      	b.n	8006fac <_printf_float+0x9c>
 80072ee:	2301      	movs	r3, #1
 80072f0:	464a      	mov	r2, r9
 80072f2:	4631      	mov	r1, r6
 80072f4:	4628      	mov	r0, r5
 80072f6:	47b8      	blx	r7
 80072f8:	3001      	adds	r0, #1
 80072fa:	f43f ae57 	beq.w	8006fac <_printf_float+0x9c>
 80072fe:	f108 0801 	add.w	r8, r8, #1
 8007302:	9b08      	ldr	r3, [sp, #32]
 8007304:	3b01      	subs	r3, #1
 8007306:	4543      	cmp	r3, r8
 8007308:	dcf1      	bgt.n	80072ee <_printf_float+0x3de>
 800730a:	9b04      	ldr	r3, [sp, #16]
 800730c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007310:	e6db      	b.n	80070ca <_printf_float+0x1ba>
 8007312:	f04f 0800 	mov.w	r8, #0
 8007316:	f104 091a 	add.w	r9, r4, #26
 800731a:	e7f2      	b.n	8007302 <_printf_float+0x3f2>
 800731c:	2301      	movs	r3, #1
 800731e:	4642      	mov	r2, r8
 8007320:	e7df      	b.n	80072e2 <_printf_float+0x3d2>
 8007322:	2301      	movs	r3, #1
 8007324:	464a      	mov	r2, r9
 8007326:	4631      	mov	r1, r6
 8007328:	4628      	mov	r0, r5
 800732a:	47b8      	blx	r7
 800732c:	3001      	adds	r0, #1
 800732e:	f43f ae3d 	beq.w	8006fac <_printf_float+0x9c>
 8007332:	f108 0801 	add.w	r8, r8, #1
 8007336:	68e3      	ldr	r3, [r4, #12]
 8007338:	9909      	ldr	r1, [sp, #36]	; 0x24
 800733a:	1a5b      	subs	r3, r3, r1
 800733c:	4543      	cmp	r3, r8
 800733e:	dcf0      	bgt.n	8007322 <_printf_float+0x412>
 8007340:	e6f7      	b.n	8007132 <_printf_float+0x222>
 8007342:	f04f 0800 	mov.w	r8, #0
 8007346:	f104 0919 	add.w	r9, r4, #25
 800734a:	e7f4      	b.n	8007336 <_printf_float+0x426>

0800734c <_printf_common>:
 800734c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007350:	4616      	mov	r6, r2
 8007352:	4699      	mov	r9, r3
 8007354:	688a      	ldr	r2, [r1, #8]
 8007356:	690b      	ldr	r3, [r1, #16]
 8007358:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800735c:	4293      	cmp	r3, r2
 800735e:	bfb8      	it	lt
 8007360:	4613      	movlt	r3, r2
 8007362:	6033      	str	r3, [r6, #0]
 8007364:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007368:	4607      	mov	r7, r0
 800736a:	460c      	mov	r4, r1
 800736c:	b10a      	cbz	r2, 8007372 <_printf_common+0x26>
 800736e:	3301      	adds	r3, #1
 8007370:	6033      	str	r3, [r6, #0]
 8007372:	6823      	ldr	r3, [r4, #0]
 8007374:	0699      	lsls	r1, r3, #26
 8007376:	bf42      	ittt	mi
 8007378:	6833      	ldrmi	r3, [r6, #0]
 800737a:	3302      	addmi	r3, #2
 800737c:	6033      	strmi	r3, [r6, #0]
 800737e:	6825      	ldr	r5, [r4, #0]
 8007380:	f015 0506 	ands.w	r5, r5, #6
 8007384:	d106      	bne.n	8007394 <_printf_common+0x48>
 8007386:	f104 0a19 	add.w	sl, r4, #25
 800738a:	68e3      	ldr	r3, [r4, #12]
 800738c:	6832      	ldr	r2, [r6, #0]
 800738e:	1a9b      	subs	r3, r3, r2
 8007390:	42ab      	cmp	r3, r5
 8007392:	dc26      	bgt.n	80073e2 <_printf_common+0x96>
 8007394:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007398:	1e13      	subs	r3, r2, #0
 800739a:	6822      	ldr	r2, [r4, #0]
 800739c:	bf18      	it	ne
 800739e:	2301      	movne	r3, #1
 80073a0:	0692      	lsls	r2, r2, #26
 80073a2:	d42b      	bmi.n	80073fc <_printf_common+0xb0>
 80073a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80073a8:	4649      	mov	r1, r9
 80073aa:	4638      	mov	r0, r7
 80073ac:	47c0      	blx	r8
 80073ae:	3001      	adds	r0, #1
 80073b0:	d01e      	beq.n	80073f0 <_printf_common+0xa4>
 80073b2:	6823      	ldr	r3, [r4, #0]
 80073b4:	68e5      	ldr	r5, [r4, #12]
 80073b6:	6832      	ldr	r2, [r6, #0]
 80073b8:	f003 0306 	and.w	r3, r3, #6
 80073bc:	2b04      	cmp	r3, #4
 80073be:	bf08      	it	eq
 80073c0:	1aad      	subeq	r5, r5, r2
 80073c2:	68a3      	ldr	r3, [r4, #8]
 80073c4:	6922      	ldr	r2, [r4, #16]
 80073c6:	bf0c      	ite	eq
 80073c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073cc:	2500      	movne	r5, #0
 80073ce:	4293      	cmp	r3, r2
 80073d0:	bfc4      	itt	gt
 80073d2:	1a9b      	subgt	r3, r3, r2
 80073d4:	18ed      	addgt	r5, r5, r3
 80073d6:	2600      	movs	r6, #0
 80073d8:	341a      	adds	r4, #26
 80073da:	42b5      	cmp	r5, r6
 80073dc:	d11a      	bne.n	8007414 <_printf_common+0xc8>
 80073de:	2000      	movs	r0, #0
 80073e0:	e008      	b.n	80073f4 <_printf_common+0xa8>
 80073e2:	2301      	movs	r3, #1
 80073e4:	4652      	mov	r2, sl
 80073e6:	4649      	mov	r1, r9
 80073e8:	4638      	mov	r0, r7
 80073ea:	47c0      	blx	r8
 80073ec:	3001      	adds	r0, #1
 80073ee:	d103      	bne.n	80073f8 <_printf_common+0xac>
 80073f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073f8:	3501      	adds	r5, #1
 80073fa:	e7c6      	b.n	800738a <_printf_common+0x3e>
 80073fc:	18e1      	adds	r1, r4, r3
 80073fe:	1c5a      	adds	r2, r3, #1
 8007400:	2030      	movs	r0, #48	; 0x30
 8007402:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007406:	4422      	add	r2, r4
 8007408:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800740c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007410:	3302      	adds	r3, #2
 8007412:	e7c7      	b.n	80073a4 <_printf_common+0x58>
 8007414:	2301      	movs	r3, #1
 8007416:	4622      	mov	r2, r4
 8007418:	4649      	mov	r1, r9
 800741a:	4638      	mov	r0, r7
 800741c:	47c0      	blx	r8
 800741e:	3001      	adds	r0, #1
 8007420:	d0e6      	beq.n	80073f0 <_printf_common+0xa4>
 8007422:	3601      	adds	r6, #1
 8007424:	e7d9      	b.n	80073da <_printf_common+0x8e>
	...

08007428 <_printf_i>:
 8007428:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800742c:	460c      	mov	r4, r1
 800742e:	4691      	mov	r9, r2
 8007430:	7e27      	ldrb	r7, [r4, #24]
 8007432:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007434:	2f78      	cmp	r7, #120	; 0x78
 8007436:	4680      	mov	r8, r0
 8007438:	469a      	mov	sl, r3
 800743a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800743e:	d807      	bhi.n	8007450 <_printf_i+0x28>
 8007440:	2f62      	cmp	r7, #98	; 0x62
 8007442:	d80a      	bhi.n	800745a <_printf_i+0x32>
 8007444:	2f00      	cmp	r7, #0
 8007446:	f000 80d8 	beq.w	80075fa <_printf_i+0x1d2>
 800744a:	2f58      	cmp	r7, #88	; 0x58
 800744c:	f000 80a3 	beq.w	8007596 <_printf_i+0x16e>
 8007450:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007454:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007458:	e03a      	b.n	80074d0 <_printf_i+0xa8>
 800745a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800745e:	2b15      	cmp	r3, #21
 8007460:	d8f6      	bhi.n	8007450 <_printf_i+0x28>
 8007462:	a001      	add	r0, pc, #4	; (adr r0, 8007468 <_printf_i+0x40>)
 8007464:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007468:	080074c1 	.word	0x080074c1
 800746c:	080074d5 	.word	0x080074d5
 8007470:	08007451 	.word	0x08007451
 8007474:	08007451 	.word	0x08007451
 8007478:	08007451 	.word	0x08007451
 800747c:	08007451 	.word	0x08007451
 8007480:	080074d5 	.word	0x080074d5
 8007484:	08007451 	.word	0x08007451
 8007488:	08007451 	.word	0x08007451
 800748c:	08007451 	.word	0x08007451
 8007490:	08007451 	.word	0x08007451
 8007494:	080075e1 	.word	0x080075e1
 8007498:	08007505 	.word	0x08007505
 800749c:	080075c3 	.word	0x080075c3
 80074a0:	08007451 	.word	0x08007451
 80074a4:	08007451 	.word	0x08007451
 80074a8:	08007603 	.word	0x08007603
 80074ac:	08007451 	.word	0x08007451
 80074b0:	08007505 	.word	0x08007505
 80074b4:	08007451 	.word	0x08007451
 80074b8:	08007451 	.word	0x08007451
 80074bc:	080075cb 	.word	0x080075cb
 80074c0:	680b      	ldr	r3, [r1, #0]
 80074c2:	1d1a      	adds	r2, r3, #4
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	600a      	str	r2, [r1, #0]
 80074c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80074cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80074d0:	2301      	movs	r3, #1
 80074d2:	e0a3      	b.n	800761c <_printf_i+0x1f4>
 80074d4:	6825      	ldr	r5, [r4, #0]
 80074d6:	6808      	ldr	r0, [r1, #0]
 80074d8:	062e      	lsls	r6, r5, #24
 80074da:	f100 0304 	add.w	r3, r0, #4
 80074de:	d50a      	bpl.n	80074f6 <_printf_i+0xce>
 80074e0:	6805      	ldr	r5, [r0, #0]
 80074e2:	600b      	str	r3, [r1, #0]
 80074e4:	2d00      	cmp	r5, #0
 80074e6:	da03      	bge.n	80074f0 <_printf_i+0xc8>
 80074e8:	232d      	movs	r3, #45	; 0x2d
 80074ea:	426d      	negs	r5, r5
 80074ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074f0:	485e      	ldr	r0, [pc, #376]	; (800766c <_printf_i+0x244>)
 80074f2:	230a      	movs	r3, #10
 80074f4:	e019      	b.n	800752a <_printf_i+0x102>
 80074f6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80074fa:	6805      	ldr	r5, [r0, #0]
 80074fc:	600b      	str	r3, [r1, #0]
 80074fe:	bf18      	it	ne
 8007500:	b22d      	sxthne	r5, r5
 8007502:	e7ef      	b.n	80074e4 <_printf_i+0xbc>
 8007504:	680b      	ldr	r3, [r1, #0]
 8007506:	6825      	ldr	r5, [r4, #0]
 8007508:	1d18      	adds	r0, r3, #4
 800750a:	6008      	str	r0, [r1, #0]
 800750c:	0628      	lsls	r0, r5, #24
 800750e:	d501      	bpl.n	8007514 <_printf_i+0xec>
 8007510:	681d      	ldr	r5, [r3, #0]
 8007512:	e002      	b.n	800751a <_printf_i+0xf2>
 8007514:	0669      	lsls	r1, r5, #25
 8007516:	d5fb      	bpl.n	8007510 <_printf_i+0xe8>
 8007518:	881d      	ldrh	r5, [r3, #0]
 800751a:	4854      	ldr	r0, [pc, #336]	; (800766c <_printf_i+0x244>)
 800751c:	2f6f      	cmp	r7, #111	; 0x6f
 800751e:	bf0c      	ite	eq
 8007520:	2308      	moveq	r3, #8
 8007522:	230a      	movne	r3, #10
 8007524:	2100      	movs	r1, #0
 8007526:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800752a:	6866      	ldr	r6, [r4, #4]
 800752c:	60a6      	str	r6, [r4, #8]
 800752e:	2e00      	cmp	r6, #0
 8007530:	bfa2      	ittt	ge
 8007532:	6821      	ldrge	r1, [r4, #0]
 8007534:	f021 0104 	bicge.w	r1, r1, #4
 8007538:	6021      	strge	r1, [r4, #0]
 800753a:	b90d      	cbnz	r5, 8007540 <_printf_i+0x118>
 800753c:	2e00      	cmp	r6, #0
 800753e:	d04d      	beq.n	80075dc <_printf_i+0x1b4>
 8007540:	4616      	mov	r6, r2
 8007542:	fbb5 f1f3 	udiv	r1, r5, r3
 8007546:	fb03 5711 	mls	r7, r3, r1, r5
 800754a:	5dc7      	ldrb	r7, [r0, r7]
 800754c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007550:	462f      	mov	r7, r5
 8007552:	42bb      	cmp	r3, r7
 8007554:	460d      	mov	r5, r1
 8007556:	d9f4      	bls.n	8007542 <_printf_i+0x11a>
 8007558:	2b08      	cmp	r3, #8
 800755a:	d10b      	bne.n	8007574 <_printf_i+0x14c>
 800755c:	6823      	ldr	r3, [r4, #0]
 800755e:	07df      	lsls	r7, r3, #31
 8007560:	d508      	bpl.n	8007574 <_printf_i+0x14c>
 8007562:	6923      	ldr	r3, [r4, #16]
 8007564:	6861      	ldr	r1, [r4, #4]
 8007566:	4299      	cmp	r1, r3
 8007568:	bfde      	ittt	le
 800756a:	2330      	movle	r3, #48	; 0x30
 800756c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007570:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8007574:	1b92      	subs	r2, r2, r6
 8007576:	6122      	str	r2, [r4, #16]
 8007578:	f8cd a000 	str.w	sl, [sp]
 800757c:	464b      	mov	r3, r9
 800757e:	aa03      	add	r2, sp, #12
 8007580:	4621      	mov	r1, r4
 8007582:	4640      	mov	r0, r8
 8007584:	f7ff fee2 	bl	800734c <_printf_common>
 8007588:	3001      	adds	r0, #1
 800758a:	d14c      	bne.n	8007626 <_printf_i+0x1fe>
 800758c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007590:	b004      	add	sp, #16
 8007592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007596:	4835      	ldr	r0, [pc, #212]	; (800766c <_printf_i+0x244>)
 8007598:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800759c:	6823      	ldr	r3, [r4, #0]
 800759e:	680e      	ldr	r6, [r1, #0]
 80075a0:	061f      	lsls	r7, r3, #24
 80075a2:	f856 5b04 	ldr.w	r5, [r6], #4
 80075a6:	600e      	str	r6, [r1, #0]
 80075a8:	d514      	bpl.n	80075d4 <_printf_i+0x1ac>
 80075aa:	07d9      	lsls	r1, r3, #31
 80075ac:	bf44      	itt	mi
 80075ae:	f043 0320 	orrmi.w	r3, r3, #32
 80075b2:	6023      	strmi	r3, [r4, #0]
 80075b4:	b91d      	cbnz	r5, 80075be <_printf_i+0x196>
 80075b6:	6823      	ldr	r3, [r4, #0]
 80075b8:	f023 0320 	bic.w	r3, r3, #32
 80075bc:	6023      	str	r3, [r4, #0]
 80075be:	2310      	movs	r3, #16
 80075c0:	e7b0      	b.n	8007524 <_printf_i+0xfc>
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	f043 0320 	orr.w	r3, r3, #32
 80075c8:	6023      	str	r3, [r4, #0]
 80075ca:	2378      	movs	r3, #120	; 0x78
 80075cc:	4828      	ldr	r0, [pc, #160]	; (8007670 <_printf_i+0x248>)
 80075ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80075d2:	e7e3      	b.n	800759c <_printf_i+0x174>
 80075d4:	065e      	lsls	r6, r3, #25
 80075d6:	bf48      	it	mi
 80075d8:	b2ad      	uxthmi	r5, r5
 80075da:	e7e6      	b.n	80075aa <_printf_i+0x182>
 80075dc:	4616      	mov	r6, r2
 80075de:	e7bb      	b.n	8007558 <_printf_i+0x130>
 80075e0:	680b      	ldr	r3, [r1, #0]
 80075e2:	6826      	ldr	r6, [r4, #0]
 80075e4:	6960      	ldr	r0, [r4, #20]
 80075e6:	1d1d      	adds	r5, r3, #4
 80075e8:	600d      	str	r5, [r1, #0]
 80075ea:	0635      	lsls	r5, r6, #24
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	d501      	bpl.n	80075f4 <_printf_i+0x1cc>
 80075f0:	6018      	str	r0, [r3, #0]
 80075f2:	e002      	b.n	80075fa <_printf_i+0x1d2>
 80075f4:	0671      	lsls	r1, r6, #25
 80075f6:	d5fb      	bpl.n	80075f0 <_printf_i+0x1c8>
 80075f8:	8018      	strh	r0, [r3, #0]
 80075fa:	2300      	movs	r3, #0
 80075fc:	6123      	str	r3, [r4, #16]
 80075fe:	4616      	mov	r6, r2
 8007600:	e7ba      	b.n	8007578 <_printf_i+0x150>
 8007602:	680b      	ldr	r3, [r1, #0]
 8007604:	1d1a      	adds	r2, r3, #4
 8007606:	600a      	str	r2, [r1, #0]
 8007608:	681e      	ldr	r6, [r3, #0]
 800760a:	6862      	ldr	r2, [r4, #4]
 800760c:	2100      	movs	r1, #0
 800760e:	4630      	mov	r0, r6
 8007610:	f7f8 fe1e 	bl	8000250 <memchr>
 8007614:	b108      	cbz	r0, 800761a <_printf_i+0x1f2>
 8007616:	1b80      	subs	r0, r0, r6
 8007618:	6060      	str	r0, [r4, #4]
 800761a:	6863      	ldr	r3, [r4, #4]
 800761c:	6123      	str	r3, [r4, #16]
 800761e:	2300      	movs	r3, #0
 8007620:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007624:	e7a8      	b.n	8007578 <_printf_i+0x150>
 8007626:	6923      	ldr	r3, [r4, #16]
 8007628:	4632      	mov	r2, r6
 800762a:	4649      	mov	r1, r9
 800762c:	4640      	mov	r0, r8
 800762e:	47d0      	blx	sl
 8007630:	3001      	adds	r0, #1
 8007632:	d0ab      	beq.n	800758c <_printf_i+0x164>
 8007634:	6823      	ldr	r3, [r4, #0]
 8007636:	079b      	lsls	r3, r3, #30
 8007638:	d413      	bmi.n	8007662 <_printf_i+0x23a>
 800763a:	68e0      	ldr	r0, [r4, #12]
 800763c:	9b03      	ldr	r3, [sp, #12]
 800763e:	4298      	cmp	r0, r3
 8007640:	bfb8      	it	lt
 8007642:	4618      	movlt	r0, r3
 8007644:	e7a4      	b.n	8007590 <_printf_i+0x168>
 8007646:	2301      	movs	r3, #1
 8007648:	4632      	mov	r2, r6
 800764a:	4649      	mov	r1, r9
 800764c:	4640      	mov	r0, r8
 800764e:	47d0      	blx	sl
 8007650:	3001      	adds	r0, #1
 8007652:	d09b      	beq.n	800758c <_printf_i+0x164>
 8007654:	3501      	adds	r5, #1
 8007656:	68e3      	ldr	r3, [r4, #12]
 8007658:	9903      	ldr	r1, [sp, #12]
 800765a:	1a5b      	subs	r3, r3, r1
 800765c:	42ab      	cmp	r3, r5
 800765e:	dcf2      	bgt.n	8007646 <_printf_i+0x21e>
 8007660:	e7eb      	b.n	800763a <_printf_i+0x212>
 8007662:	2500      	movs	r5, #0
 8007664:	f104 0619 	add.w	r6, r4, #25
 8007668:	e7f5      	b.n	8007656 <_printf_i+0x22e>
 800766a:	bf00      	nop
 800766c:	08009a92 	.word	0x08009a92
 8007670:	08009aa3 	.word	0x08009aa3

08007674 <siprintf>:
 8007674:	b40e      	push	{r1, r2, r3}
 8007676:	b500      	push	{lr}
 8007678:	b09c      	sub	sp, #112	; 0x70
 800767a:	ab1d      	add	r3, sp, #116	; 0x74
 800767c:	9002      	str	r0, [sp, #8]
 800767e:	9006      	str	r0, [sp, #24]
 8007680:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007684:	4809      	ldr	r0, [pc, #36]	; (80076ac <siprintf+0x38>)
 8007686:	9107      	str	r1, [sp, #28]
 8007688:	9104      	str	r1, [sp, #16]
 800768a:	4909      	ldr	r1, [pc, #36]	; (80076b0 <siprintf+0x3c>)
 800768c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007690:	9105      	str	r1, [sp, #20]
 8007692:	6800      	ldr	r0, [r0, #0]
 8007694:	9301      	str	r3, [sp, #4]
 8007696:	a902      	add	r1, sp, #8
 8007698:	f001 fabc 	bl	8008c14 <_svfiprintf_r>
 800769c:	9b02      	ldr	r3, [sp, #8]
 800769e:	2200      	movs	r2, #0
 80076a0:	701a      	strb	r2, [r3, #0]
 80076a2:	b01c      	add	sp, #112	; 0x70
 80076a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80076a8:	b003      	add	sp, #12
 80076aa:	4770      	bx	lr
 80076ac:	2000005c 	.word	0x2000005c
 80076b0:	ffff0208 	.word	0xffff0208

080076b4 <quorem>:
 80076b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b8:	6903      	ldr	r3, [r0, #16]
 80076ba:	690c      	ldr	r4, [r1, #16]
 80076bc:	42a3      	cmp	r3, r4
 80076be:	4607      	mov	r7, r0
 80076c0:	f2c0 8081 	blt.w	80077c6 <quorem+0x112>
 80076c4:	3c01      	subs	r4, #1
 80076c6:	f101 0814 	add.w	r8, r1, #20
 80076ca:	f100 0514 	add.w	r5, r0, #20
 80076ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076d2:	9301      	str	r3, [sp, #4]
 80076d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80076d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076dc:	3301      	adds	r3, #1
 80076de:	429a      	cmp	r2, r3
 80076e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80076e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80076e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80076ec:	d331      	bcc.n	8007752 <quorem+0x9e>
 80076ee:	f04f 0e00 	mov.w	lr, #0
 80076f2:	4640      	mov	r0, r8
 80076f4:	46ac      	mov	ip, r5
 80076f6:	46f2      	mov	sl, lr
 80076f8:	f850 2b04 	ldr.w	r2, [r0], #4
 80076fc:	b293      	uxth	r3, r2
 80076fe:	fb06 e303 	mla	r3, r6, r3, lr
 8007702:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007706:	b29b      	uxth	r3, r3
 8007708:	ebaa 0303 	sub.w	r3, sl, r3
 800770c:	0c12      	lsrs	r2, r2, #16
 800770e:	f8dc a000 	ldr.w	sl, [ip]
 8007712:	fb06 e202 	mla	r2, r6, r2, lr
 8007716:	fa13 f38a 	uxtah	r3, r3, sl
 800771a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800771e:	fa1f fa82 	uxth.w	sl, r2
 8007722:	f8dc 2000 	ldr.w	r2, [ip]
 8007726:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800772a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800772e:	b29b      	uxth	r3, r3
 8007730:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007734:	4581      	cmp	r9, r0
 8007736:	f84c 3b04 	str.w	r3, [ip], #4
 800773a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800773e:	d2db      	bcs.n	80076f8 <quorem+0x44>
 8007740:	f855 300b 	ldr.w	r3, [r5, fp]
 8007744:	b92b      	cbnz	r3, 8007752 <quorem+0x9e>
 8007746:	9b01      	ldr	r3, [sp, #4]
 8007748:	3b04      	subs	r3, #4
 800774a:	429d      	cmp	r5, r3
 800774c:	461a      	mov	r2, r3
 800774e:	d32e      	bcc.n	80077ae <quorem+0xfa>
 8007750:	613c      	str	r4, [r7, #16]
 8007752:	4638      	mov	r0, r7
 8007754:	f001 f848 	bl	80087e8 <__mcmp>
 8007758:	2800      	cmp	r0, #0
 800775a:	db24      	blt.n	80077a6 <quorem+0xf2>
 800775c:	3601      	adds	r6, #1
 800775e:	4628      	mov	r0, r5
 8007760:	f04f 0c00 	mov.w	ip, #0
 8007764:	f858 2b04 	ldr.w	r2, [r8], #4
 8007768:	f8d0 e000 	ldr.w	lr, [r0]
 800776c:	b293      	uxth	r3, r2
 800776e:	ebac 0303 	sub.w	r3, ip, r3
 8007772:	0c12      	lsrs	r2, r2, #16
 8007774:	fa13 f38e 	uxtah	r3, r3, lr
 8007778:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800777c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007780:	b29b      	uxth	r3, r3
 8007782:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007786:	45c1      	cmp	r9, r8
 8007788:	f840 3b04 	str.w	r3, [r0], #4
 800778c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007790:	d2e8      	bcs.n	8007764 <quorem+0xb0>
 8007792:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007796:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800779a:	b922      	cbnz	r2, 80077a6 <quorem+0xf2>
 800779c:	3b04      	subs	r3, #4
 800779e:	429d      	cmp	r5, r3
 80077a0:	461a      	mov	r2, r3
 80077a2:	d30a      	bcc.n	80077ba <quorem+0x106>
 80077a4:	613c      	str	r4, [r7, #16]
 80077a6:	4630      	mov	r0, r6
 80077a8:	b003      	add	sp, #12
 80077aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ae:	6812      	ldr	r2, [r2, #0]
 80077b0:	3b04      	subs	r3, #4
 80077b2:	2a00      	cmp	r2, #0
 80077b4:	d1cc      	bne.n	8007750 <quorem+0x9c>
 80077b6:	3c01      	subs	r4, #1
 80077b8:	e7c7      	b.n	800774a <quorem+0x96>
 80077ba:	6812      	ldr	r2, [r2, #0]
 80077bc:	3b04      	subs	r3, #4
 80077be:	2a00      	cmp	r2, #0
 80077c0:	d1f0      	bne.n	80077a4 <quorem+0xf0>
 80077c2:	3c01      	subs	r4, #1
 80077c4:	e7eb      	b.n	800779e <quorem+0xea>
 80077c6:	2000      	movs	r0, #0
 80077c8:	e7ee      	b.n	80077a8 <quorem+0xf4>
 80077ca:	0000      	movs	r0, r0
 80077cc:	0000      	movs	r0, r0
	...

080077d0 <_dtoa_r>:
 80077d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d4:	ec59 8b10 	vmov	r8, r9, d0
 80077d8:	b095      	sub	sp, #84	; 0x54
 80077da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80077dc:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80077de:	9107      	str	r1, [sp, #28]
 80077e0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80077e4:	4606      	mov	r6, r0
 80077e6:	9209      	str	r2, [sp, #36]	; 0x24
 80077e8:	9310      	str	r3, [sp, #64]	; 0x40
 80077ea:	b975      	cbnz	r5, 800780a <_dtoa_r+0x3a>
 80077ec:	2010      	movs	r0, #16
 80077ee:	f000 fd75 	bl	80082dc <malloc>
 80077f2:	4602      	mov	r2, r0
 80077f4:	6270      	str	r0, [r6, #36]	; 0x24
 80077f6:	b920      	cbnz	r0, 8007802 <_dtoa_r+0x32>
 80077f8:	4bab      	ldr	r3, [pc, #684]	; (8007aa8 <_dtoa_r+0x2d8>)
 80077fa:	21ea      	movs	r1, #234	; 0xea
 80077fc:	48ab      	ldr	r0, [pc, #684]	; (8007aac <_dtoa_r+0x2dc>)
 80077fe:	f001 fb19 	bl	8008e34 <__assert_func>
 8007802:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007806:	6005      	str	r5, [r0, #0]
 8007808:	60c5      	str	r5, [r0, #12]
 800780a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800780c:	6819      	ldr	r1, [r3, #0]
 800780e:	b151      	cbz	r1, 8007826 <_dtoa_r+0x56>
 8007810:	685a      	ldr	r2, [r3, #4]
 8007812:	604a      	str	r2, [r1, #4]
 8007814:	2301      	movs	r3, #1
 8007816:	4093      	lsls	r3, r2
 8007818:	608b      	str	r3, [r1, #8]
 800781a:	4630      	mov	r0, r6
 800781c:	f000 fda6 	bl	800836c <_Bfree>
 8007820:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007822:	2200      	movs	r2, #0
 8007824:	601a      	str	r2, [r3, #0]
 8007826:	f1b9 0300 	subs.w	r3, r9, #0
 800782a:	bfbb      	ittet	lt
 800782c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007830:	9303      	strlt	r3, [sp, #12]
 8007832:	2300      	movge	r3, #0
 8007834:	2201      	movlt	r2, #1
 8007836:	bfac      	ite	ge
 8007838:	6023      	strge	r3, [r4, #0]
 800783a:	6022      	strlt	r2, [r4, #0]
 800783c:	4b9c      	ldr	r3, [pc, #624]	; (8007ab0 <_dtoa_r+0x2e0>)
 800783e:	9c03      	ldr	r4, [sp, #12]
 8007840:	43a3      	bics	r3, r4
 8007842:	d11a      	bne.n	800787a <_dtoa_r+0xaa>
 8007844:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007846:	f242 730f 	movw	r3, #9999	; 0x270f
 800784a:	6013      	str	r3, [r2, #0]
 800784c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007850:	ea53 0308 	orrs.w	r3, r3, r8
 8007854:	f000 8512 	beq.w	800827c <_dtoa_r+0xaac>
 8007858:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800785a:	b953      	cbnz	r3, 8007872 <_dtoa_r+0xa2>
 800785c:	4b95      	ldr	r3, [pc, #596]	; (8007ab4 <_dtoa_r+0x2e4>)
 800785e:	e01f      	b.n	80078a0 <_dtoa_r+0xd0>
 8007860:	4b95      	ldr	r3, [pc, #596]	; (8007ab8 <_dtoa_r+0x2e8>)
 8007862:	9300      	str	r3, [sp, #0]
 8007864:	3308      	adds	r3, #8
 8007866:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007868:	6013      	str	r3, [r2, #0]
 800786a:	9800      	ldr	r0, [sp, #0]
 800786c:	b015      	add	sp, #84	; 0x54
 800786e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007872:	4b90      	ldr	r3, [pc, #576]	; (8007ab4 <_dtoa_r+0x2e4>)
 8007874:	9300      	str	r3, [sp, #0]
 8007876:	3303      	adds	r3, #3
 8007878:	e7f5      	b.n	8007866 <_dtoa_r+0x96>
 800787a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800787e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007886:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800788a:	d10b      	bne.n	80078a4 <_dtoa_r+0xd4>
 800788c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800788e:	2301      	movs	r3, #1
 8007890:	6013      	str	r3, [r2, #0]
 8007892:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007894:	2b00      	cmp	r3, #0
 8007896:	f000 84ee 	beq.w	8008276 <_dtoa_r+0xaa6>
 800789a:	4888      	ldr	r0, [pc, #544]	; (8007abc <_dtoa_r+0x2ec>)
 800789c:	6018      	str	r0, [r3, #0]
 800789e:	1e43      	subs	r3, r0, #1
 80078a0:	9300      	str	r3, [sp, #0]
 80078a2:	e7e2      	b.n	800786a <_dtoa_r+0x9a>
 80078a4:	a913      	add	r1, sp, #76	; 0x4c
 80078a6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80078aa:	aa12      	add	r2, sp, #72	; 0x48
 80078ac:	4630      	mov	r0, r6
 80078ae:	f001 f83f 	bl	8008930 <__d2b>
 80078b2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80078b6:	4605      	mov	r5, r0
 80078b8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80078ba:	2900      	cmp	r1, #0
 80078bc:	d047      	beq.n	800794e <_dtoa_r+0x17e>
 80078be:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80078c0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80078c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80078c8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80078cc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80078d0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80078d4:	2400      	movs	r4, #0
 80078d6:	ec43 2b16 	vmov	d6, r2, r3
 80078da:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80078de:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8007a90 <_dtoa_r+0x2c0>
 80078e2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80078e6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8007a98 <_dtoa_r+0x2c8>
 80078ea:	eea7 6b05 	vfma.f64	d6, d7, d5
 80078ee:	eeb0 7b46 	vmov.f64	d7, d6
 80078f2:	ee06 1a90 	vmov	s13, r1
 80078f6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80078fa:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8007aa0 <_dtoa_r+0x2d0>
 80078fe:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007902:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8007906:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800790a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800790e:	ee16 ba90 	vmov	fp, s13
 8007912:	9411      	str	r4, [sp, #68]	; 0x44
 8007914:	d508      	bpl.n	8007928 <_dtoa_r+0x158>
 8007916:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800791a:	eeb4 6b47 	vcmp.f64	d6, d7
 800791e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007922:	bf18      	it	ne
 8007924:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8007928:	f1bb 0f16 	cmp.w	fp, #22
 800792c:	d832      	bhi.n	8007994 <_dtoa_r+0x1c4>
 800792e:	4b64      	ldr	r3, [pc, #400]	; (8007ac0 <_dtoa_r+0x2f0>)
 8007930:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007934:	ed93 7b00 	vldr	d7, [r3]
 8007938:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800793c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007944:	d501      	bpl.n	800794a <_dtoa_r+0x17a>
 8007946:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800794a:	2300      	movs	r3, #0
 800794c:	e023      	b.n	8007996 <_dtoa_r+0x1c6>
 800794e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007950:	4401      	add	r1, r0
 8007952:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8007956:	2b20      	cmp	r3, #32
 8007958:	bfc3      	ittte	gt
 800795a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800795e:	fa04 f303 	lslgt.w	r3, r4, r3
 8007962:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8007966:	f1c3 0320 	rsble	r3, r3, #32
 800796a:	bfc6      	itte	gt
 800796c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8007970:	ea43 0308 	orrgt.w	r3, r3, r8
 8007974:	fa08 f303 	lslle.w	r3, r8, r3
 8007978:	ee07 3a90 	vmov	s15, r3
 800797c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007980:	3901      	subs	r1, #1
 8007982:	ed8d 7b00 	vstr	d7, [sp]
 8007986:	9c01      	ldr	r4, [sp, #4]
 8007988:	e9dd 2300 	ldrd	r2, r3, [sp]
 800798c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8007990:	2401      	movs	r4, #1
 8007992:	e7a0      	b.n	80078d6 <_dtoa_r+0x106>
 8007994:	2301      	movs	r3, #1
 8007996:	930f      	str	r3, [sp, #60]	; 0x3c
 8007998:	1a43      	subs	r3, r0, r1
 800799a:	1e5a      	subs	r2, r3, #1
 800799c:	bf45      	ittet	mi
 800799e:	f1c3 0301 	rsbmi	r3, r3, #1
 80079a2:	9305      	strmi	r3, [sp, #20]
 80079a4:	2300      	movpl	r3, #0
 80079a6:	2300      	movmi	r3, #0
 80079a8:	9206      	str	r2, [sp, #24]
 80079aa:	bf54      	ite	pl
 80079ac:	9305      	strpl	r3, [sp, #20]
 80079ae:	9306      	strmi	r3, [sp, #24]
 80079b0:	f1bb 0f00 	cmp.w	fp, #0
 80079b4:	db18      	blt.n	80079e8 <_dtoa_r+0x218>
 80079b6:	9b06      	ldr	r3, [sp, #24]
 80079b8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80079bc:	445b      	add	r3, fp
 80079be:	9306      	str	r3, [sp, #24]
 80079c0:	2300      	movs	r3, #0
 80079c2:	9a07      	ldr	r2, [sp, #28]
 80079c4:	2a09      	cmp	r2, #9
 80079c6:	d849      	bhi.n	8007a5c <_dtoa_r+0x28c>
 80079c8:	2a05      	cmp	r2, #5
 80079ca:	bfc4      	itt	gt
 80079cc:	3a04      	subgt	r2, #4
 80079ce:	9207      	strgt	r2, [sp, #28]
 80079d0:	9a07      	ldr	r2, [sp, #28]
 80079d2:	f1a2 0202 	sub.w	r2, r2, #2
 80079d6:	bfcc      	ite	gt
 80079d8:	2400      	movgt	r4, #0
 80079da:	2401      	movle	r4, #1
 80079dc:	2a03      	cmp	r2, #3
 80079de:	d848      	bhi.n	8007a72 <_dtoa_r+0x2a2>
 80079e0:	e8df f002 	tbb	[pc, r2]
 80079e4:	3a2c2e0b 	.word	0x3a2c2e0b
 80079e8:	9b05      	ldr	r3, [sp, #20]
 80079ea:	2200      	movs	r2, #0
 80079ec:	eba3 030b 	sub.w	r3, r3, fp
 80079f0:	9305      	str	r3, [sp, #20]
 80079f2:	920e      	str	r2, [sp, #56]	; 0x38
 80079f4:	f1cb 0300 	rsb	r3, fp, #0
 80079f8:	e7e3      	b.n	80079c2 <_dtoa_r+0x1f2>
 80079fa:	2200      	movs	r2, #0
 80079fc:	9208      	str	r2, [sp, #32]
 80079fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a00:	2a00      	cmp	r2, #0
 8007a02:	dc39      	bgt.n	8007a78 <_dtoa_r+0x2a8>
 8007a04:	f04f 0a01 	mov.w	sl, #1
 8007a08:	46d1      	mov	r9, sl
 8007a0a:	4652      	mov	r2, sl
 8007a0c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007a10:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8007a12:	2100      	movs	r1, #0
 8007a14:	6079      	str	r1, [r7, #4]
 8007a16:	2004      	movs	r0, #4
 8007a18:	f100 0c14 	add.w	ip, r0, #20
 8007a1c:	4594      	cmp	ip, r2
 8007a1e:	6879      	ldr	r1, [r7, #4]
 8007a20:	d92f      	bls.n	8007a82 <_dtoa_r+0x2b2>
 8007a22:	4630      	mov	r0, r6
 8007a24:	930c      	str	r3, [sp, #48]	; 0x30
 8007a26:	f000 fc61 	bl	80082ec <_Balloc>
 8007a2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a2c:	9000      	str	r0, [sp, #0]
 8007a2e:	4602      	mov	r2, r0
 8007a30:	2800      	cmp	r0, #0
 8007a32:	d149      	bne.n	8007ac8 <_dtoa_r+0x2f8>
 8007a34:	4b23      	ldr	r3, [pc, #140]	; (8007ac4 <_dtoa_r+0x2f4>)
 8007a36:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007a3a:	e6df      	b.n	80077fc <_dtoa_r+0x2c>
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	e7dd      	b.n	80079fc <_dtoa_r+0x22c>
 8007a40:	2200      	movs	r2, #0
 8007a42:	9208      	str	r2, [sp, #32]
 8007a44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a46:	eb0b 0a02 	add.w	sl, fp, r2
 8007a4a:	f10a 0901 	add.w	r9, sl, #1
 8007a4e:	464a      	mov	r2, r9
 8007a50:	2a01      	cmp	r2, #1
 8007a52:	bfb8      	it	lt
 8007a54:	2201      	movlt	r2, #1
 8007a56:	e7db      	b.n	8007a10 <_dtoa_r+0x240>
 8007a58:	2201      	movs	r2, #1
 8007a5a:	e7f2      	b.n	8007a42 <_dtoa_r+0x272>
 8007a5c:	2401      	movs	r4, #1
 8007a5e:	2200      	movs	r2, #0
 8007a60:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8007a64:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007a68:	2100      	movs	r1, #0
 8007a6a:	46d1      	mov	r9, sl
 8007a6c:	2212      	movs	r2, #18
 8007a6e:	9109      	str	r1, [sp, #36]	; 0x24
 8007a70:	e7ce      	b.n	8007a10 <_dtoa_r+0x240>
 8007a72:	2201      	movs	r2, #1
 8007a74:	9208      	str	r2, [sp, #32]
 8007a76:	e7f5      	b.n	8007a64 <_dtoa_r+0x294>
 8007a78:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8007a7c:	46d1      	mov	r9, sl
 8007a7e:	4652      	mov	r2, sl
 8007a80:	e7c6      	b.n	8007a10 <_dtoa_r+0x240>
 8007a82:	3101      	adds	r1, #1
 8007a84:	6079      	str	r1, [r7, #4]
 8007a86:	0040      	lsls	r0, r0, #1
 8007a88:	e7c6      	b.n	8007a18 <_dtoa_r+0x248>
 8007a8a:	bf00      	nop
 8007a8c:	f3af 8000 	nop.w
 8007a90:	636f4361 	.word	0x636f4361
 8007a94:	3fd287a7 	.word	0x3fd287a7
 8007a98:	8b60c8b3 	.word	0x8b60c8b3
 8007a9c:	3fc68a28 	.word	0x3fc68a28
 8007aa0:	509f79fb 	.word	0x509f79fb
 8007aa4:	3fd34413 	.word	0x3fd34413
 8007aa8:	08009ac1 	.word	0x08009ac1
 8007aac:	08009ad8 	.word	0x08009ad8
 8007ab0:	7ff00000 	.word	0x7ff00000
 8007ab4:	08009abd 	.word	0x08009abd
 8007ab8:	08009ab4 	.word	0x08009ab4
 8007abc:	08009a91 	.word	0x08009a91
 8007ac0:	08009bd0 	.word	0x08009bd0
 8007ac4:	08009b37 	.word	0x08009b37
 8007ac8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8007aca:	9900      	ldr	r1, [sp, #0]
 8007acc:	6011      	str	r1, [r2, #0]
 8007ace:	f1b9 0f0e 	cmp.w	r9, #14
 8007ad2:	d872      	bhi.n	8007bba <_dtoa_r+0x3ea>
 8007ad4:	2c00      	cmp	r4, #0
 8007ad6:	d070      	beq.n	8007bba <_dtoa_r+0x3ea>
 8007ad8:	f1bb 0f00 	cmp.w	fp, #0
 8007adc:	f340 80a6 	ble.w	8007c2c <_dtoa_r+0x45c>
 8007ae0:	49ca      	ldr	r1, [pc, #808]	; (8007e0c <_dtoa_r+0x63c>)
 8007ae2:	f00b 020f 	and.w	r2, fp, #15
 8007ae6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8007aea:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007aee:	ed92 7b00 	vldr	d7, [r2]
 8007af2:	ea4f 112b 	mov.w	r1, fp, asr #4
 8007af6:	f000 808d 	beq.w	8007c14 <_dtoa_r+0x444>
 8007afa:	4ac5      	ldr	r2, [pc, #788]	; (8007e10 <_dtoa_r+0x640>)
 8007afc:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8007b00:	ed92 6b08 	vldr	d6, [r2, #32]
 8007b04:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8007b08:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007b0c:	f001 010f 	and.w	r1, r1, #15
 8007b10:	2203      	movs	r2, #3
 8007b12:	48bf      	ldr	r0, [pc, #764]	; (8007e10 <_dtoa_r+0x640>)
 8007b14:	2900      	cmp	r1, #0
 8007b16:	d17f      	bne.n	8007c18 <_dtoa_r+0x448>
 8007b18:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007b1c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007b20:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007b24:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007b26:	2900      	cmp	r1, #0
 8007b28:	f000 80b2 	beq.w	8007c90 <_dtoa_r+0x4c0>
 8007b2c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8007b30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b34:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b3c:	f140 80a8 	bpl.w	8007c90 <_dtoa_r+0x4c0>
 8007b40:	f1b9 0f00 	cmp.w	r9, #0
 8007b44:	f000 80a4 	beq.w	8007c90 <_dtoa_r+0x4c0>
 8007b48:	f1ba 0f00 	cmp.w	sl, #0
 8007b4c:	dd31      	ble.n	8007bb2 <_dtoa_r+0x3e2>
 8007b4e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8007b52:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007b56:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007b5a:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007b5e:	3201      	adds	r2, #1
 8007b60:	4650      	mov	r0, sl
 8007b62:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007b66:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8007b6a:	ee07 2a90 	vmov	s15, r2
 8007b6e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007b72:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007b76:	ed8d 5b02 	vstr	d5, [sp, #8]
 8007b7a:	9c03      	ldr	r4, [sp, #12]
 8007b7c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007b80:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8007b84:	2800      	cmp	r0, #0
 8007b86:	f040 8086 	bne.w	8007c96 <_dtoa_r+0x4c6>
 8007b8a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007b8e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007b92:	ec42 1b17 	vmov	d7, r1, r2
 8007b96:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b9e:	f300 8272 	bgt.w	8008086 <_dtoa_r+0x8b6>
 8007ba2:	eeb1 7b47 	vneg.f64	d7, d7
 8007ba6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bae:	f100 8267 	bmi.w	8008080 <_dtoa_r+0x8b0>
 8007bb2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8007bb6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8007bba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007bbc:	2a00      	cmp	r2, #0
 8007bbe:	f2c0 8129 	blt.w	8007e14 <_dtoa_r+0x644>
 8007bc2:	f1bb 0f0e 	cmp.w	fp, #14
 8007bc6:	f300 8125 	bgt.w	8007e14 <_dtoa_r+0x644>
 8007bca:	4b90      	ldr	r3, [pc, #576]	; (8007e0c <_dtoa_r+0x63c>)
 8007bcc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007bd0:	ed93 6b00 	vldr	d6, [r3]
 8007bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	f280 80c3 	bge.w	8007d62 <_dtoa_r+0x592>
 8007bdc:	f1b9 0f00 	cmp.w	r9, #0
 8007be0:	f300 80bf 	bgt.w	8007d62 <_dtoa_r+0x592>
 8007be4:	f040 824c 	bne.w	8008080 <_dtoa_r+0x8b0>
 8007be8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007bec:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007bf0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007bf4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bfc:	464c      	mov	r4, r9
 8007bfe:	464f      	mov	r7, r9
 8007c00:	f280 8222 	bge.w	8008048 <_dtoa_r+0x878>
 8007c04:	f8dd 8000 	ldr.w	r8, [sp]
 8007c08:	2331      	movs	r3, #49	; 0x31
 8007c0a:	f808 3b01 	strb.w	r3, [r8], #1
 8007c0e:	f10b 0b01 	add.w	fp, fp, #1
 8007c12:	e21e      	b.n	8008052 <_dtoa_r+0x882>
 8007c14:	2202      	movs	r2, #2
 8007c16:	e77c      	b.n	8007b12 <_dtoa_r+0x342>
 8007c18:	07cc      	lsls	r4, r1, #31
 8007c1a:	d504      	bpl.n	8007c26 <_dtoa_r+0x456>
 8007c1c:	ed90 6b00 	vldr	d6, [r0]
 8007c20:	3201      	adds	r2, #1
 8007c22:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007c26:	1049      	asrs	r1, r1, #1
 8007c28:	3008      	adds	r0, #8
 8007c2a:	e773      	b.n	8007b14 <_dtoa_r+0x344>
 8007c2c:	d02e      	beq.n	8007c8c <_dtoa_r+0x4bc>
 8007c2e:	f1cb 0100 	rsb	r1, fp, #0
 8007c32:	4a76      	ldr	r2, [pc, #472]	; (8007e0c <_dtoa_r+0x63c>)
 8007c34:	f001 000f 	and.w	r0, r1, #15
 8007c38:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007c3c:	ed92 7b00 	vldr	d7, [r2]
 8007c40:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8007c44:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007c48:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007c4c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8007c50:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8007c54:	486e      	ldr	r0, [pc, #440]	; (8007e10 <_dtoa_r+0x640>)
 8007c56:	1109      	asrs	r1, r1, #4
 8007c58:	2400      	movs	r4, #0
 8007c5a:	2202      	movs	r2, #2
 8007c5c:	b939      	cbnz	r1, 8007c6e <_dtoa_r+0x49e>
 8007c5e:	2c00      	cmp	r4, #0
 8007c60:	f43f af60 	beq.w	8007b24 <_dtoa_r+0x354>
 8007c64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c6c:	e75a      	b.n	8007b24 <_dtoa_r+0x354>
 8007c6e:	07cf      	lsls	r7, r1, #31
 8007c70:	d509      	bpl.n	8007c86 <_dtoa_r+0x4b6>
 8007c72:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8007c76:	ed90 7b00 	vldr	d7, [r0]
 8007c7a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007c7e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007c82:	3201      	adds	r2, #1
 8007c84:	2401      	movs	r4, #1
 8007c86:	1049      	asrs	r1, r1, #1
 8007c88:	3008      	adds	r0, #8
 8007c8a:	e7e7      	b.n	8007c5c <_dtoa_r+0x48c>
 8007c8c:	2202      	movs	r2, #2
 8007c8e:	e749      	b.n	8007b24 <_dtoa_r+0x354>
 8007c90:	465f      	mov	r7, fp
 8007c92:	4648      	mov	r0, r9
 8007c94:	e765      	b.n	8007b62 <_dtoa_r+0x392>
 8007c96:	ec42 1b17 	vmov	d7, r1, r2
 8007c9a:	4a5c      	ldr	r2, [pc, #368]	; (8007e0c <_dtoa_r+0x63c>)
 8007c9c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007ca0:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007ca4:	9a00      	ldr	r2, [sp, #0]
 8007ca6:	1814      	adds	r4, r2, r0
 8007ca8:	9a08      	ldr	r2, [sp, #32]
 8007caa:	b352      	cbz	r2, 8007d02 <_dtoa_r+0x532>
 8007cac:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8007cb0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007cb4:	f8dd 8000 	ldr.w	r8, [sp]
 8007cb8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007cbc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007cc0:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007cc4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007cc8:	ee14 2a90 	vmov	r2, s9
 8007ccc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007cd0:	3230      	adds	r2, #48	; 0x30
 8007cd2:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007cd6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cde:	f808 2b01 	strb.w	r2, [r8], #1
 8007ce2:	d439      	bmi.n	8007d58 <_dtoa_r+0x588>
 8007ce4:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007ce8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cf0:	d472      	bmi.n	8007dd8 <_dtoa_r+0x608>
 8007cf2:	45a0      	cmp	r8, r4
 8007cf4:	f43f af5d 	beq.w	8007bb2 <_dtoa_r+0x3e2>
 8007cf8:	ee27 7b03 	vmul.f64	d7, d7, d3
 8007cfc:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007d00:	e7e0      	b.n	8007cc4 <_dtoa_r+0x4f4>
 8007d02:	f8dd 8000 	ldr.w	r8, [sp]
 8007d06:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007d0a:	4621      	mov	r1, r4
 8007d0c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007d10:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007d14:	ee14 2a90 	vmov	r2, s9
 8007d18:	3230      	adds	r2, #48	; 0x30
 8007d1a:	f808 2b01 	strb.w	r2, [r8], #1
 8007d1e:	45a0      	cmp	r8, r4
 8007d20:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007d24:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007d28:	d118      	bne.n	8007d5c <_dtoa_r+0x58c>
 8007d2a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8007d2e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8007d32:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8007d36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d3a:	dc4d      	bgt.n	8007dd8 <_dtoa_r+0x608>
 8007d3c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007d40:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007d44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d48:	f57f af33 	bpl.w	8007bb2 <_dtoa_r+0x3e2>
 8007d4c:	4688      	mov	r8, r1
 8007d4e:	3901      	subs	r1, #1
 8007d50:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8007d54:	2b30      	cmp	r3, #48	; 0x30
 8007d56:	d0f9      	beq.n	8007d4c <_dtoa_r+0x57c>
 8007d58:	46bb      	mov	fp, r7
 8007d5a:	e02a      	b.n	8007db2 <_dtoa_r+0x5e2>
 8007d5c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007d60:	e7d6      	b.n	8007d10 <_dtoa_r+0x540>
 8007d62:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d66:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8007d6a:	f8dd 8000 	ldr.w	r8, [sp]
 8007d6e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007d72:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007d76:	ee15 3a10 	vmov	r3, s10
 8007d7a:	3330      	adds	r3, #48	; 0x30
 8007d7c:	f808 3b01 	strb.w	r3, [r8], #1
 8007d80:	9b00      	ldr	r3, [sp, #0]
 8007d82:	eba8 0303 	sub.w	r3, r8, r3
 8007d86:	4599      	cmp	r9, r3
 8007d88:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007d8c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007d90:	d133      	bne.n	8007dfa <_dtoa_r+0x62a>
 8007d92:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007d96:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d9e:	dc1a      	bgt.n	8007dd6 <_dtoa_r+0x606>
 8007da0:	eeb4 7b46 	vcmp.f64	d7, d6
 8007da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007da8:	d103      	bne.n	8007db2 <_dtoa_r+0x5e2>
 8007daa:	ee15 3a10 	vmov	r3, s10
 8007dae:	07d9      	lsls	r1, r3, #31
 8007db0:	d411      	bmi.n	8007dd6 <_dtoa_r+0x606>
 8007db2:	4629      	mov	r1, r5
 8007db4:	4630      	mov	r0, r6
 8007db6:	f000 fad9 	bl	800836c <_Bfree>
 8007dba:	2300      	movs	r3, #0
 8007dbc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007dbe:	f888 3000 	strb.w	r3, [r8]
 8007dc2:	f10b 0301 	add.w	r3, fp, #1
 8007dc6:	6013      	str	r3, [r2, #0]
 8007dc8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	f43f ad4d 	beq.w	800786a <_dtoa_r+0x9a>
 8007dd0:	f8c3 8000 	str.w	r8, [r3]
 8007dd4:	e549      	b.n	800786a <_dtoa_r+0x9a>
 8007dd6:	465f      	mov	r7, fp
 8007dd8:	4643      	mov	r3, r8
 8007dda:	4698      	mov	r8, r3
 8007ddc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007de0:	2a39      	cmp	r2, #57	; 0x39
 8007de2:	d106      	bne.n	8007df2 <_dtoa_r+0x622>
 8007de4:	9a00      	ldr	r2, [sp, #0]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d1f7      	bne.n	8007dda <_dtoa_r+0x60a>
 8007dea:	9900      	ldr	r1, [sp, #0]
 8007dec:	2230      	movs	r2, #48	; 0x30
 8007dee:	3701      	adds	r7, #1
 8007df0:	700a      	strb	r2, [r1, #0]
 8007df2:	781a      	ldrb	r2, [r3, #0]
 8007df4:	3201      	adds	r2, #1
 8007df6:	701a      	strb	r2, [r3, #0]
 8007df8:	e7ae      	b.n	8007d58 <_dtoa_r+0x588>
 8007dfa:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007dfe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e06:	d1b2      	bne.n	8007d6e <_dtoa_r+0x59e>
 8007e08:	e7d3      	b.n	8007db2 <_dtoa_r+0x5e2>
 8007e0a:	bf00      	nop
 8007e0c:	08009bd0 	.word	0x08009bd0
 8007e10:	08009ba8 	.word	0x08009ba8
 8007e14:	9908      	ldr	r1, [sp, #32]
 8007e16:	2900      	cmp	r1, #0
 8007e18:	f000 80d1 	beq.w	8007fbe <_dtoa_r+0x7ee>
 8007e1c:	9907      	ldr	r1, [sp, #28]
 8007e1e:	2901      	cmp	r1, #1
 8007e20:	f300 80b4 	bgt.w	8007f8c <_dtoa_r+0x7bc>
 8007e24:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007e26:	2900      	cmp	r1, #0
 8007e28:	f000 80ac 	beq.w	8007f84 <_dtoa_r+0x7b4>
 8007e2c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007e30:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007e34:	461c      	mov	r4, r3
 8007e36:	930a      	str	r3, [sp, #40]	; 0x28
 8007e38:	9b05      	ldr	r3, [sp, #20]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	9305      	str	r3, [sp, #20]
 8007e3e:	9b06      	ldr	r3, [sp, #24]
 8007e40:	2101      	movs	r1, #1
 8007e42:	4413      	add	r3, r2
 8007e44:	4630      	mov	r0, r6
 8007e46:	9306      	str	r3, [sp, #24]
 8007e48:	f000 fb4c 	bl	80084e4 <__i2b>
 8007e4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e4e:	4607      	mov	r7, r0
 8007e50:	f1b8 0f00 	cmp.w	r8, #0
 8007e54:	dd0d      	ble.n	8007e72 <_dtoa_r+0x6a2>
 8007e56:	9a06      	ldr	r2, [sp, #24]
 8007e58:	2a00      	cmp	r2, #0
 8007e5a:	dd0a      	ble.n	8007e72 <_dtoa_r+0x6a2>
 8007e5c:	4542      	cmp	r2, r8
 8007e5e:	9905      	ldr	r1, [sp, #20]
 8007e60:	bfa8      	it	ge
 8007e62:	4642      	movge	r2, r8
 8007e64:	1a89      	subs	r1, r1, r2
 8007e66:	9105      	str	r1, [sp, #20]
 8007e68:	9906      	ldr	r1, [sp, #24]
 8007e6a:	eba8 0802 	sub.w	r8, r8, r2
 8007e6e:	1a8a      	subs	r2, r1, r2
 8007e70:	9206      	str	r2, [sp, #24]
 8007e72:	b303      	cbz	r3, 8007eb6 <_dtoa_r+0x6e6>
 8007e74:	9a08      	ldr	r2, [sp, #32]
 8007e76:	2a00      	cmp	r2, #0
 8007e78:	f000 80a6 	beq.w	8007fc8 <_dtoa_r+0x7f8>
 8007e7c:	2c00      	cmp	r4, #0
 8007e7e:	dd13      	ble.n	8007ea8 <_dtoa_r+0x6d8>
 8007e80:	4639      	mov	r1, r7
 8007e82:	4622      	mov	r2, r4
 8007e84:	4630      	mov	r0, r6
 8007e86:	930c      	str	r3, [sp, #48]	; 0x30
 8007e88:	f000 fbe8 	bl	800865c <__pow5mult>
 8007e8c:	462a      	mov	r2, r5
 8007e8e:	4601      	mov	r1, r0
 8007e90:	4607      	mov	r7, r0
 8007e92:	4630      	mov	r0, r6
 8007e94:	f000 fb3c 	bl	8008510 <__multiply>
 8007e98:	4629      	mov	r1, r5
 8007e9a:	900a      	str	r0, [sp, #40]	; 0x28
 8007e9c:	4630      	mov	r0, r6
 8007e9e:	f000 fa65 	bl	800836c <_Bfree>
 8007ea2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ea4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ea6:	4615      	mov	r5, r2
 8007ea8:	1b1a      	subs	r2, r3, r4
 8007eaa:	d004      	beq.n	8007eb6 <_dtoa_r+0x6e6>
 8007eac:	4629      	mov	r1, r5
 8007eae:	4630      	mov	r0, r6
 8007eb0:	f000 fbd4 	bl	800865c <__pow5mult>
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	2101      	movs	r1, #1
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f000 fb13 	bl	80084e4 <__i2b>
 8007ebe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	f340 8082 	ble.w	8007fcc <_dtoa_r+0x7fc>
 8007ec8:	461a      	mov	r2, r3
 8007eca:	4601      	mov	r1, r0
 8007ecc:	4630      	mov	r0, r6
 8007ece:	f000 fbc5 	bl	800865c <__pow5mult>
 8007ed2:	9b07      	ldr	r3, [sp, #28]
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	dd7b      	ble.n	8007fd2 <_dtoa_r+0x802>
 8007eda:	2300      	movs	r3, #0
 8007edc:	930a      	str	r3, [sp, #40]	; 0x28
 8007ede:	6922      	ldr	r2, [r4, #16]
 8007ee0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007ee4:	6910      	ldr	r0, [r2, #16]
 8007ee6:	f000 faad 	bl	8008444 <__hi0bits>
 8007eea:	f1c0 0020 	rsb	r0, r0, #32
 8007eee:	9b06      	ldr	r3, [sp, #24]
 8007ef0:	4418      	add	r0, r3
 8007ef2:	f010 001f 	ands.w	r0, r0, #31
 8007ef6:	f000 808d 	beq.w	8008014 <_dtoa_r+0x844>
 8007efa:	f1c0 0220 	rsb	r2, r0, #32
 8007efe:	2a04      	cmp	r2, #4
 8007f00:	f340 8086 	ble.w	8008010 <_dtoa_r+0x840>
 8007f04:	f1c0 001c 	rsb	r0, r0, #28
 8007f08:	9b05      	ldr	r3, [sp, #20]
 8007f0a:	4403      	add	r3, r0
 8007f0c:	9305      	str	r3, [sp, #20]
 8007f0e:	9b06      	ldr	r3, [sp, #24]
 8007f10:	4403      	add	r3, r0
 8007f12:	4480      	add	r8, r0
 8007f14:	9306      	str	r3, [sp, #24]
 8007f16:	9b05      	ldr	r3, [sp, #20]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	dd05      	ble.n	8007f28 <_dtoa_r+0x758>
 8007f1c:	4629      	mov	r1, r5
 8007f1e:	461a      	mov	r2, r3
 8007f20:	4630      	mov	r0, r6
 8007f22:	f000 fbf5 	bl	8008710 <__lshift>
 8007f26:	4605      	mov	r5, r0
 8007f28:	9b06      	ldr	r3, [sp, #24]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	dd05      	ble.n	8007f3a <_dtoa_r+0x76a>
 8007f2e:	4621      	mov	r1, r4
 8007f30:	461a      	mov	r2, r3
 8007f32:	4630      	mov	r0, r6
 8007f34:	f000 fbec 	bl	8008710 <__lshift>
 8007f38:	4604      	mov	r4, r0
 8007f3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d06b      	beq.n	8008018 <_dtoa_r+0x848>
 8007f40:	4621      	mov	r1, r4
 8007f42:	4628      	mov	r0, r5
 8007f44:	f000 fc50 	bl	80087e8 <__mcmp>
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	da65      	bge.n	8008018 <_dtoa_r+0x848>
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	4629      	mov	r1, r5
 8007f50:	220a      	movs	r2, #10
 8007f52:	4630      	mov	r0, r6
 8007f54:	f000 fa2c 	bl	80083b0 <__multadd>
 8007f58:	9b08      	ldr	r3, [sp, #32]
 8007f5a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007f5e:	4605      	mov	r5, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	f000 8192 	beq.w	800828a <_dtoa_r+0xaba>
 8007f66:	4639      	mov	r1, r7
 8007f68:	2300      	movs	r3, #0
 8007f6a:	220a      	movs	r2, #10
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	f000 fa1f 	bl	80083b0 <__multadd>
 8007f72:	f1ba 0f00 	cmp.w	sl, #0
 8007f76:	4607      	mov	r7, r0
 8007f78:	f300 808e 	bgt.w	8008098 <_dtoa_r+0x8c8>
 8007f7c:	9b07      	ldr	r3, [sp, #28]
 8007f7e:	2b02      	cmp	r3, #2
 8007f80:	dc51      	bgt.n	8008026 <_dtoa_r+0x856>
 8007f82:	e089      	b.n	8008098 <_dtoa_r+0x8c8>
 8007f84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f86:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007f8a:	e751      	b.n	8007e30 <_dtoa_r+0x660>
 8007f8c:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8007f90:	42a3      	cmp	r3, r4
 8007f92:	bfbf      	itttt	lt
 8007f94:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007f96:	1ae3      	sublt	r3, r4, r3
 8007f98:	18d2      	addlt	r2, r2, r3
 8007f9a:	4613      	movlt	r3, r2
 8007f9c:	bfb7      	itett	lt
 8007f9e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007fa0:	1b1c      	subge	r4, r3, r4
 8007fa2:	4623      	movlt	r3, r4
 8007fa4:	2400      	movlt	r4, #0
 8007fa6:	f1b9 0f00 	cmp.w	r9, #0
 8007faa:	bfb5      	itete	lt
 8007fac:	9a05      	ldrlt	r2, [sp, #20]
 8007fae:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8007fb2:	eba2 0809 	sublt.w	r8, r2, r9
 8007fb6:	464a      	movge	r2, r9
 8007fb8:	bfb8      	it	lt
 8007fba:	2200      	movlt	r2, #0
 8007fbc:	e73b      	b.n	8007e36 <_dtoa_r+0x666>
 8007fbe:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007fc2:	9f08      	ldr	r7, [sp, #32]
 8007fc4:	461c      	mov	r4, r3
 8007fc6:	e743      	b.n	8007e50 <_dtoa_r+0x680>
 8007fc8:	461a      	mov	r2, r3
 8007fca:	e76f      	b.n	8007eac <_dtoa_r+0x6dc>
 8007fcc:	9b07      	ldr	r3, [sp, #28]
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	dc18      	bgt.n	8008004 <_dtoa_r+0x834>
 8007fd2:	9b02      	ldr	r3, [sp, #8]
 8007fd4:	b9b3      	cbnz	r3, 8008004 <_dtoa_r+0x834>
 8007fd6:	9b03      	ldr	r3, [sp, #12]
 8007fd8:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007fdc:	b9a2      	cbnz	r2, 8008008 <_dtoa_r+0x838>
 8007fde:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007fe2:	0d12      	lsrs	r2, r2, #20
 8007fe4:	0512      	lsls	r2, r2, #20
 8007fe6:	b18a      	cbz	r2, 800800c <_dtoa_r+0x83c>
 8007fe8:	9b05      	ldr	r3, [sp, #20]
 8007fea:	3301      	adds	r3, #1
 8007fec:	9305      	str	r3, [sp, #20]
 8007fee:	9b06      	ldr	r3, [sp, #24]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	9306      	str	r3, [sp, #24]
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ff8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f47f af6f 	bne.w	8007ede <_dtoa_r+0x70e>
 8008000:	2001      	movs	r0, #1
 8008002:	e774      	b.n	8007eee <_dtoa_r+0x71e>
 8008004:	2300      	movs	r3, #0
 8008006:	e7f6      	b.n	8007ff6 <_dtoa_r+0x826>
 8008008:	9b02      	ldr	r3, [sp, #8]
 800800a:	e7f4      	b.n	8007ff6 <_dtoa_r+0x826>
 800800c:	920a      	str	r2, [sp, #40]	; 0x28
 800800e:	e7f3      	b.n	8007ff8 <_dtoa_r+0x828>
 8008010:	d081      	beq.n	8007f16 <_dtoa_r+0x746>
 8008012:	4610      	mov	r0, r2
 8008014:	301c      	adds	r0, #28
 8008016:	e777      	b.n	8007f08 <_dtoa_r+0x738>
 8008018:	f1b9 0f00 	cmp.w	r9, #0
 800801c:	dc37      	bgt.n	800808e <_dtoa_r+0x8be>
 800801e:	9b07      	ldr	r3, [sp, #28]
 8008020:	2b02      	cmp	r3, #2
 8008022:	dd34      	ble.n	800808e <_dtoa_r+0x8be>
 8008024:	46ca      	mov	sl, r9
 8008026:	f1ba 0f00 	cmp.w	sl, #0
 800802a:	d10d      	bne.n	8008048 <_dtoa_r+0x878>
 800802c:	4621      	mov	r1, r4
 800802e:	4653      	mov	r3, sl
 8008030:	2205      	movs	r2, #5
 8008032:	4630      	mov	r0, r6
 8008034:	f000 f9bc 	bl	80083b0 <__multadd>
 8008038:	4601      	mov	r1, r0
 800803a:	4604      	mov	r4, r0
 800803c:	4628      	mov	r0, r5
 800803e:	f000 fbd3 	bl	80087e8 <__mcmp>
 8008042:	2800      	cmp	r0, #0
 8008044:	f73f adde 	bgt.w	8007c04 <_dtoa_r+0x434>
 8008048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800804a:	f8dd 8000 	ldr.w	r8, [sp]
 800804e:	ea6f 0b03 	mvn.w	fp, r3
 8008052:	f04f 0900 	mov.w	r9, #0
 8008056:	4621      	mov	r1, r4
 8008058:	4630      	mov	r0, r6
 800805a:	f000 f987 	bl	800836c <_Bfree>
 800805e:	2f00      	cmp	r7, #0
 8008060:	f43f aea7 	beq.w	8007db2 <_dtoa_r+0x5e2>
 8008064:	f1b9 0f00 	cmp.w	r9, #0
 8008068:	d005      	beq.n	8008076 <_dtoa_r+0x8a6>
 800806a:	45b9      	cmp	r9, r7
 800806c:	d003      	beq.n	8008076 <_dtoa_r+0x8a6>
 800806e:	4649      	mov	r1, r9
 8008070:	4630      	mov	r0, r6
 8008072:	f000 f97b 	bl	800836c <_Bfree>
 8008076:	4639      	mov	r1, r7
 8008078:	4630      	mov	r0, r6
 800807a:	f000 f977 	bl	800836c <_Bfree>
 800807e:	e698      	b.n	8007db2 <_dtoa_r+0x5e2>
 8008080:	2400      	movs	r4, #0
 8008082:	4627      	mov	r7, r4
 8008084:	e7e0      	b.n	8008048 <_dtoa_r+0x878>
 8008086:	46bb      	mov	fp, r7
 8008088:	4604      	mov	r4, r0
 800808a:	4607      	mov	r7, r0
 800808c:	e5ba      	b.n	8007c04 <_dtoa_r+0x434>
 800808e:	9b08      	ldr	r3, [sp, #32]
 8008090:	46ca      	mov	sl, r9
 8008092:	2b00      	cmp	r3, #0
 8008094:	f000 8100 	beq.w	8008298 <_dtoa_r+0xac8>
 8008098:	f1b8 0f00 	cmp.w	r8, #0
 800809c:	dd05      	ble.n	80080aa <_dtoa_r+0x8da>
 800809e:	4639      	mov	r1, r7
 80080a0:	4642      	mov	r2, r8
 80080a2:	4630      	mov	r0, r6
 80080a4:	f000 fb34 	bl	8008710 <__lshift>
 80080a8:	4607      	mov	r7, r0
 80080aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d05d      	beq.n	800816c <_dtoa_r+0x99c>
 80080b0:	6879      	ldr	r1, [r7, #4]
 80080b2:	4630      	mov	r0, r6
 80080b4:	f000 f91a 	bl	80082ec <_Balloc>
 80080b8:	4680      	mov	r8, r0
 80080ba:	b928      	cbnz	r0, 80080c8 <_dtoa_r+0x8f8>
 80080bc:	4b82      	ldr	r3, [pc, #520]	; (80082c8 <_dtoa_r+0xaf8>)
 80080be:	4602      	mov	r2, r0
 80080c0:	f240 21ea 	movw	r1, #746	; 0x2ea
 80080c4:	f7ff bb9a 	b.w	80077fc <_dtoa_r+0x2c>
 80080c8:	693a      	ldr	r2, [r7, #16]
 80080ca:	3202      	adds	r2, #2
 80080cc:	0092      	lsls	r2, r2, #2
 80080ce:	f107 010c 	add.w	r1, r7, #12
 80080d2:	300c      	adds	r0, #12
 80080d4:	f7fe fe76 	bl	8006dc4 <memcpy>
 80080d8:	2201      	movs	r2, #1
 80080da:	4641      	mov	r1, r8
 80080dc:	4630      	mov	r0, r6
 80080de:	f000 fb17 	bl	8008710 <__lshift>
 80080e2:	9b00      	ldr	r3, [sp, #0]
 80080e4:	3301      	adds	r3, #1
 80080e6:	9305      	str	r3, [sp, #20]
 80080e8:	9b00      	ldr	r3, [sp, #0]
 80080ea:	4453      	add	r3, sl
 80080ec:	9309      	str	r3, [sp, #36]	; 0x24
 80080ee:	9b02      	ldr	r3, [sp, #8]
 80080f0:	f003 0301 	and.w	r3, r3, #1
 80080f4:	46b9      	mov	r9, r7
 80080f6:	9308      	str	r3, [sp, #32]
 80080f8:	4607      	mov	r7, r0
 80080fa:	9b05      	ldr	r3, [sp, #20]
 80080fc:	4621      	mov	r1, r4
 80080fe:	3b01      	subs	r3, #1
 8008100:	4628      	mov	r0, r5
 8008102:	9302      	str	r3, [sp, #8]
 8008104:	f7ff fad6 	bl	80076b4 <quorem>
 8008108:	4603      	mov	r3, r0
 800810a:	3330      	adds	r3, #48	; 0x30
 800810c:	9006      	str	r0, [sp, #24]
 800810e:	4649      	mov	r1, r9
 8008110:	4628      	mov	r0, r5
 8008112:	930a      	str	r3, [sp, #40]	; 0x28
 8008114:	f000 fb68 	bl	80087e8 <__mcmp>
 8008118:	463a      	mov	r2, r7
 800811a:	4682      	mov	sl, r0
 800811c:	4621      	mov	r1, r4
 800811e:	4630      	mov	r0, r6
 8008120:	f000 fb7e 	bl	8008820 <__mdiff>
 8008124:	68c2      	ldr	r2, [r0, #12]
 8008126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008128:	4680      	mov	r8, r0
 800812a:	bb0a      	cbnz	r2, 8008170 <_dtoa_r+0x9a0>
 800812c:	4601      	mov	r1, r0
 800812e:	4628      	mov	r0, r5
 8008130:	f000 fb5a 	bl	80087e8 <__mcmp>
 8008134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008136:	4602      	mov	r2, r0
 8008138:	4641      	mov	r1, r8
 800813a:	4630      	mov	r0, r6
 800813c:	920e      	str	r2, [sp, #56]	; 0x38
 800813e:	930a      	str	r3, [sp, #40]	; 0x28
 8008140:	f000 f914 	bl	800836c <_Bfree>
 8008144:	9b07      	ldr	r3, [sp, #28]
 8008146:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008148:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800814c:	ea43 0102 	orr.w	r1, r3, r2
 8008150:	9b08      	ldr	r3, [sp, #32]
 8008152:	430b      	orrs	r3, r1
 8008154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008156:	d10d      	bne.n	8008174 <_dtoa_r+0x9a4>
 8008158:	2b39      	cmp	r3, #57	; 0x39
 800815a:	d029      	beq.n	80081b0 <_dtoa_r+0x9e0>
 800815c:	f1ba 0f00 	cmp.w	sl, #0
 8008160:	dd01      	ble.n	8008166 <_dtoa_r+0x996>
 8008162:	9b06      	ldr	r3, [sp, #24]
 8008164:	3331      	adds	r3, #49	; 0x31
 8008166:	9a02      	ldr	r2, [sp, #8]
 8008168:	7013      	strb	r3, [r2, #0]
 800816a:	e774      	b.n	8008056 <_dtoa_r+0x886>
 800816c:	4638      	mov	r0, r7
 800816e:	e7b8      	b.n	80080e2 <_dtoa_r+0x912>
 8008170:	2201      	movs	r2, #1
 8008172:	e7e1      	b.n	8008138 <_dtoa_r+0x968>
 8008174:	f1ba 0f00 	cmp.w	sl, #0
 8008178:	db06      	blt.n	8008188 <_dtoa_r+0x9b8>
 800817a:	9907      	ldr	r1, [sp, #28]
 800817c:	ea41 0a0a 	orr.w	sl, r1, sl
 8008180:	9908      	ldr	r1, [sp, #32]
 8008182:	ea5a 0101 	orrs.w	r1, sl, r1
 8008186:	d120      	bne.n	80081ca <_dtoa_r+0x9fa>
 8008188:	2a00      	cmp	r2, #0
 800818a:	ddec      	ble.n	8008166 <_dtoa_r+0x996>
 800818c:	4629      	mov	r1, r5
 800818e:	2201      	movs	r2, #1
 8008190:	4630      	mov	r0, r6
 8008192:	9305      	str	r3, [sp, #20]
 8008194:	f000 fabc 	bl	8008710 <__lshift>
 8008198:	4621      	mov	r1, r4
 800819a:	4605      	mov	r5, r0
 800819c:	f000 fb24 	bl	80087e8 <__mcmp>
 80081a0:	2800      	cmp	r0, #0
 80081a2:	9b05      	ldr	r3, [sp, #20]
 80081a4:	dc02      	bgt.n	80081ac <_dtoa_r+0x9dc>
 80081a6:	d1de      	bne.n	8008166 <_dtoa_r+0x996>
 80081a8:	07da      	lsls	r2, r3, #31
 80081aa:	d5dc      	bpl.n	8008166 <_dtoa_r+0x996>
 80081ac:	2b39      	cmp	r3, #57	; 0x39
 80081ae:	d1d8      	bne.n	8008162 <_dtoa_r+0x992>
 80081b0:	9a02      	ldr	r2, [sp, #8]
 80081b2:	2339      	movs	r3, #57	; 0x39
 80081b4:	7013      	strb	r3, [r2, #0]
 80081b6:	4643      	mov	r3, r8
 80081b8:	4698      	mov	r8, r3
 80081ba:	3b01      	subs	r3, #1
 80081bc:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80081c0:	2a39      	cmp	r2, #57	; 0x39
 80081c2:	d051      	beq.n	8008268 <_dtoa_r+0xa98>
 80081c4:	3201      	adds	r2, #1
 80081c6:	701a      	strb	r2, [r3, #0]
 80081c8:	e745      	b.n	8008056 <_dtoa_r+0x886>
 80081ca:	2a00      	cmp	r2, #0
 80081cc:	dd03      	ble.n	80081d6 <_dtoa_r+0xa06>
 80081ce:	2b39      	cmp	r3, #57	; 0x39
 80081d0:	d0ee      	beq.n	80081b0 <_dtoa_r+0x9e0>
 80081d2:	3301      	adds	r3, #1
 80081d4:	e7c7      	b.n	8008166 <_dtoa_r+0x996>
 80081d6:	9a05      	ldr	r2, [sp, #20]
 80081d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081da:	f802 3c01 	strb.w	r3, [r2, #-1]
 80081de:	428a      	cmp	r2, r1
 80081e0:	d02b      	beq.n	800823a <_dtoa_r+0xa6a>
 80081e2:	4629      	mov	r1, r5
 80081e4:	2300      	movs	r3, #0
 80081e6:	220a      	movs	r2, #10
 80081e8:	4630      	mov	r0, r6
 80081ea:	f000 f8e1 	bl	80083b0 <__multadd>
 80081ee:	45b9      	cmp	r9, r7
 80081f0:	4605      	mov	r5, r0
 80081f2:	f04f 0300 	mov.w	r3, #0
 80081f6:	f04f 020a 	mov.w	r2, #10
 80081fa:	4649      	mov	r1, r9
 80081fc:	4630      	mov	r0, r6
 80081fe:	d107      	bne.n	8008210 <_dtoa_r+0xa40>
 8008200:	f000 f8d6 	bl	80083b0 <__multadd>
 8008204:	4681      	mov	r9, r0
 8008206:	4607      	mov	r7, r0
 8008208:	9b05      	ldr	r3, [sp, #20]
 800820a:	3301      	adds	r3, #1
 800820c:	9305      	str	r3, [sp, #20]
 800820e:	e774      	b.n	80080fa <_dtoa_r+0x92a>
 8008210:	f000 f8ce 	bl	80083b0 <__multadd>
 8008214:	4639      	mov	r1, r7
 8008216:	4681      	mov	r9, r0
 8008218:	2300      	movs	r3, #0
 800821a:	220a      	movs	r2, #10
 800821c:	4630      	mov	r0, r6
 800821e:	f000 f8c7 	bl	80083b0 <__multadd>
 8008222:	4607      	mov	r7, r0
 8008224:	e7f0      	b.n	8008208 <_dtoa_r+0xa38>
 8008226:	f1ba 0f00 	cmp.w	sl, #0
 800822a:	9a00      	ldr	r2, [sp, #0]
 800822c:	bfcc      	ite	gt
 800822e:	46d0      	movgt	r8, sl
 8008230:	f04f 0801 	movle.w	r8, #1
 8008234:	4490      	add	r8, r2
 8008236:	f04f 0900 	mov.w	r9, #0
 800823a:	4629      	mov	r1, r5
 800823c:	2201      	movs	r2, #1
 800823e:	4630      	mov	r0, r6
 8008240:	9302      	str	r3, [sp, #8]
 8008242:	f000 fa65 	bl	8008710 <__lshift>
 8008246:	4621      	mov	r1, r4
 8008248:	4605      	mov	r5, r0
 800824a:	f000 facd 	bl	80087e8 <__mcmp>
 800824e:	2800      	cmp	r0, #0
 8008250:	dcb1      	bgt.n	80081b6 <_dtoa_r+0x9e6>
 8008252:	d102      	bne.n	800825a <_dtoa_r+0xa8a>
 8008254:	9b02      	ldr	r3, [sp, #8]
 8008256:	07db      	lsls	r3, r3, #31
 8008258:	d4ad      	bmi.n	80081b6 <_dtoa_r+0x9e6>
 800825a:	4643      	mov	r3, r8
 800825c:	4698      	mov	r8, r3
 800825e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008262:	2a30      	cmp	r2, #48	; 0x30
 8008264:	d0fa      	beq.n	800825c <_dtoa_r+0xa8c>
 8008266:	e6f6      	b.n	8008056 <_dtoa_r+0x886>
 8008268:	9a00      	ldr	r2, [sp, #0]
 800826a:	429a      	cmp	r2, r3
 800826c:	d1a4      	bne.n	80081b8 <_dtoa_r+0x9e8>
 800826e:	f10b 0b01 	add.w	fp, fp, #1
 8008272:	2331      	movs	r3, #49	; 0x31
 8008274:	e778      	b.n	8008168 <_dtoa_r+0x998>
 8008276:	4b15      	ldr	r3, [pc, #84]	; (80082cc <_dtoa_r+0xafc>)
 8008278:	f7ff bb12 	b.w	80078a0 <_dtoa_r+0xd0>
 800827c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800827e:	2b00      	cmp	r3, #0
 8008280:	f47f aaee 	bne.w	8007860 <_dtoa_r+0x90>
 8008284:	4b12      	ldr	r3, [pc, #72]	; (80082d0 <_dtoa_r+0xb00>)
 8008286:	f7ff bb0b 	b.w	80078a0 <_dtoa_r+0xd0>
 800828a:	f1ba 0f00 	cmp.w	sl, #0
 800828e:	dc03      	bgt.n	8008298 <_dtoa_r+0xac8>
 8008290:	9b07      	ldr	r3, [sp, #28]
 8008292:	2b02      	cmp	r3, #2
 8008294:	f73f aec7 	bgt.w	8008026 <_dtoa_r+0x856>
 8008298:	f8dd 8000 	ldr.w	r8, [sp]
 800829c:	4621      	mov	r1, r4
 800829e:	4628      	mov	r0, r5
 80082a0:	f7ff fa08 	bl	80076b4 <quorem>
 80082a4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80082a8:	f808 3b01 	strb.w	r3, [r8], #1
 80082ac:	9a00      	ldr	r2, [sp, #0]
 80082ae:	eba8 0202 	sub.w	r2, r8, r2
 80082b2:	4592      	cmp	sl, r2
 80082b4:	ddb7      	ble.n	8008226 <_dtoa_r+0xa56>
 80082b6:	4629      	mov	r1, r5
 80082b8:	2300      	movs	r3, #0
 80082ba:	220a      	movs	r2, #10
 80082bc:	4630      	mov	r0, r6
 80082be:	f000 f877 	bl	80083b0 <__multadd>
 80082c2:	4605      	mov	r5, r0
 80082c4:	e7ea      	b.n	800829c <_dtoa_r+0xacc>
 80082c6:	bf00      	nop
 80082c8:	08009b37 	.word	0x08009b37
 80082cc:	08009a90 	.word	0x08009a90
 80082d0:	08009ab4 	.word	0x08009ab4

080082d4 <_localeconv_r>:
 80082d4:	4800      	ldr	r0, [pc, #0]	; (80082d8 <_localeconv_r+0x4>)
 80082d6:	4770      	bx	lr
 80082d8:	200001b0 	.word	0x200001b0

080082dc <malloc>:
 80082dc:	4b02      	ldr	r3, [pc, #8]	; (80082e8 <malloc+0xc>)
 80082de:	4601      	mov	r1, r0
 80082e0:	6818      	ldr	r0, [r3, #0]
 80082e2:	f000 bbe1 	b.w	8008aa8 <_malloc_r>
 80082e6:	bf00      	nop
 80082e8:	2000005c 	.word	0x2000005c

080082ec <_Balloc>:
 80082ec:	b570      	push	{r4, r5, r6, lr}
 80082ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80082f0:	4604      	mov	r4, r0
 80082f2:	460d      	mov	r5, r1
 80082f4:	b976      	cbnz	r6, 8008314 <_Balloc+0x28>
 80082f6:	2010      	movs	r0, #16
 80082f8:	f7ff fff0 	bl	80082dc <malloc>
 80082fc:	4602      	mov	r2, r0
 80082fe:	6260      	str	r0, [r4, #36]	; 0x24
 8008300:	b920      	cbnz	r0, 800830c <_Balloc+0x20>
 8008302:	4b18      	ldr	r3, [pc, #96]	; (8008364 <_Balloc+0x78>)
 8008304:	4818      	ldr	r0, [pc, #96]	; (8008368 <_Balloc+0x7c>)
 8008306:	2166      	movs	r1, #102	; 0x66
 8008308:	f000 fd94 	bl	8008e34 <__assert_func>
 800830c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008310:	6006      	str	r6, [r0, #0]
 8008312:	60c6      	str	r6, [r0, #12]
 8008314:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008316:	68f3      	ldr	r3, [r6, #12]
 8008318:	b183      	cbz	r3, 800833c <_Balloc+0x50>
 800831a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008322:	b9b8      	cbnz	r0, 8008354 <_Balloc+0x68>
 8008324:	2101      	movs	r1, #1
 8008326:	fa01 f605 	lsl.w	r6, r1, r5
 800832a:	1d72      	adds	r2, r6, #5
 800832c:	0092      	lsls	r2, r2, #2
 800832e:	4620      	mov	r0, r4
 8008330:	f000 fb5a 	bl	80089e8 <_calloc_r>
 8008334:	b160      	cbz	r0, 8008350 <_Balloc+0x64>
 8008336:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800833a:	e00e      	b.n	800835a <_Balloc+0x6e>
 800833c:	2221      	movs	r2, #33	; 0x21
 800833e:	2104      	movs	r1, #4
 8008340:	4620      	mov	r0, r4
 8008342:	f000 fb51 	bl	80089e8 <_calloc_r>
 8008346:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008348:	60f0      	str	r0, [r6, #12]
 800834a:	68db      	ldr	r3, [r3, #12]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d1e4      	bne.n	800831a <_Balloc+0x2e>
 8008350:	2000      	movs	r0, #0
 8008352:	bd70      	pop	{r4, r5, r6, pc}
 8008354:	6802      	ldr	r2, [r0, #0]
 8008356:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800835a:	2300      	movs	r3, #0
 800835c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008360:	e7f7      	b.n	8008352 <_Balloc+0x66>
 8008362:	bf00      	nop
 8008364:	08009ac1 	.word	0x08009ac1
 8008368:	08009b48 	.word	0x08009b48

0800836c <_Bfree>:
 800836c:	b570      	push	{r4, r5, r6, lr}
 800836e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008370:	4605      	mov	r5, r0
 8008372:	460c      	mov	r4, r1
 8008374:	b976      	cbnz	r6, 8008394 <_Bfree+0x28>
 8008376:	2010      	movs	r0, #16
 8008378:	f7ff ffb0 	bl	80082dc <malloc>
 800837c:	4602      	mov	r2, r0
 800837e:	6268      	str	r0, [r5, #36]	; 0x24
 8008380:	b920      	cbnz	r0, 800838c <_Bfree+0x20>
 8008382:	4b09      	ldr	r3, [pc, #36]	; (80083a8 <_Bfree+0x3c>)
 8008384:	4809      	ldr	r0, [pc, #36]	; (80083ac <_Bfree+0x40>)
 8008386:	218a      	movs	r1, #138	; 0x8a
 8008388:	f000 fd54 	bl	8008e34 <__assert_func>
 800838c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008390:	6006      	str	r6, [r0, #0]
 8008392:	60c6      	str	r6, [r0, #12]
 8008394:	b13c      	cbz	r4, 80083a6 <_Bfree+0x3a>
 8008396:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008398:	6862      	ldr	r2, [r4, #4]
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083a0:	6021      	str	r1, [r4, #0]
 80083a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80083a6:	bd70      	pop	{r4, r5, r6, pc}
 80083a8:	08009ac1 	.word	0x08009ac1
 80083ac:	08009b48 	.word	0x08009b48

080083b0 <__multadd>:
 80083b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083b4:	690e      	ldr	r6, [r1, #16]
 80083b6:	4607      	mov	r7, r0
 80083b8:	4698      	mov	r8, r3
 80083ba:	460c      	mov	r4, r1
 80083bc:	f101 0014 	add.w	r0, r1, #20
 80083c0:	2300      	movs	r3, #0
 80083c2:	6805      	ldr	r5, [r0, #0]
 80083c4:	b2a9      	uxth	r1, r5
 80083c6:	fb02 8101 	mla	r1, r2, r1, r8
 80083ca:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80083ce:	0c2d      	lsrs	r5, r5, #16
 80083d0:	fb02 c505 	mla	r5, r2, r5, ip
 80083d4:	b289      	uxth	r1, r1
 80083d6:	3301      	adds	r3, #1
 80083d8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80083dc:	429e      	cmp	r6, r3
 80083de:	f840 1b04 	str.w	r1, [r0], #4
 80083e2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80083e6:	dcec      	bgt.n	80083c2 <__multadd+0x12>
 80083e8:	f1b8 0f00 	cmp.w	r8, #0
 80083ec:	d022      	beq.n	8008434 <__multadd+0x84>
 80083ee:	68a3      	ldr	r3, [r4, #8]
 80083f0:	42b3      	cmp	r3, r6
 80083f2:	dc19      	bgt.n	8008428 <__multadd+0x78>
 80083f4:	6861      	ldr	r1, [r4, #4]
 80083f6:	4638      	mov	r0, r7
 80083f8:	3101      	adds	r1, #1
 80083fa:	f7ff ff77 	bl	80082ec <_Balloc>
 80083fe:	4605      	mov	r5, r0
 8008400:	b928      	cbnz	r0, 800840e <__multadd+0x5e>
 8008402:	4602      	mov	r2, r0
 8008404:	4b0d      	ldr	r3, [pc, #52]	; (800843c <__multadd+0x8c>)
 8008406:	480e      	ldr	r0, [pc, #56]	; (8008440 <__multadd+0x90>)
 8008408:	21b5      	movs	r1, #181	; 0xb5
 800840a:	f000 fd13 	bl	8008e34 <__assert_func>
 800840e:	6922      	ldr	r2, [r4, #16]
 8008410:	3202      	adds	r2, #2
 8008412:	f104 010c 	add.w	r1, r4, #12
 8008416:	0092      	lsls	r2, r2, #2
 8008418:	300c      	adds	r0, #12
 800841a:	f7fe fcd3 	bl	8006dc4 <memcpy>
 800841e:	4621      	mov	r1, r4
 8008420:	4638      	mov	r0, r7
 8008422:	f7ff ffa3 	bl	800836c <_Bfree>
 8008426:	462c      	mov	r4, r5
 8008428:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800842c:	3601      	adds	r6, #1
 800842e:	f8c3 8014 	str.w	r8, [r3, #20]
 8008432:	6126      	str	r6, [r4, #16]
 8008434:	4620      	mov	r0, r4
 8008436:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800843a:	bf00      	nop
 800843c:	08009b37 	.word	0x08009b37
 8008440:	08009b48 	.word	0x08009b48

08008444 <__hi0bits>:
 8008444:	0c03      	lsrs	r3, r0, #16
 8008446:	041b      	lsls	r3, r3, #16
 8008448:	b9d3      	cbnz	r3, 8008480 <__hi0bits+0x3c>
 800844a:	0400      	lsls	r0, r0, #16
 800844c:	2310      	movs	r3, #16
 800844e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008452:	bf04      	itt	eq
 8008454:	0200      	lsleq	r0, r0, #8
 8008456:	3308      	addeq	r3, #8
 8008458:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800845c:	bf04      	itt	eq
 800845e:	0100      	lsleq	r0, r0, #4
 8008460:	3304      	addeq	r3, #4
 8008462:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008466:	bf04      	itt	eq
 8008468:	0080      	lsleq	r0, r0, #2
 800846a:	3302      	addeq	r3, #2
 800846c:	2800      	cmp	r0, #0
 800846e:	db05      	blt.n	800847c <__hi0bits+0x38>
 8008470:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008474:	f103 0301 	add.w	r3, r3, #1
 8008478:	bf08      	it	eq
 800847a:	2320      	moveq	r3, #32
 800847c:	4618      	mov	r0, r3
 800847e:	4770      	bx	lr
 8008480:	2300      	movs	r3, #0
 8008482:	e7e4      	b.n	800844e <__hi0bits+0xa>

08008484 <__lo0bits>:
 8008484:	6803      	ldr	r3, [r0, #0]
 8008486:	f013 0207 	ands.w	r2, r3, #7
 800848a:	4601      	mov	r1, r0
 800848c:	d00b      	beq.n	80084a6 <__lo0bits+0x22>
 800848e:	07da      	lsls	r2, r3, #31
 8008490:	d424      	bmi.n	80084dc <__lo0bits+0x58>
 8008492:	0798      	lsls	r0, r3, #30
 8008494:	bf49      	itett	mi
 8008496:	085b      	lsrmi	r3, r3, #1
 8008498:	089b      	lsrpl	r3, r3, #2
 800849a:	2001      	movmi	r0, #1
 800849c:	600b      	strmi	r3, [r1, #0]
 800849e:	bf5c      	itt	pl
 80084a0:	600b      	strpl	r3, [r1, #0]
 80084a2:	2002      	movpl	r0, #2
 80084a4:	4770      	bx	lr
 80084a6:	b298      	uxth	r0, r3
 80084a8:	b9b0      	cbnz	r0, 80084d8 <__lo0bits+0x54>
 80084aa:	0c1b      	lsrs	r3, r3, #16
 80084ac:	2010      	movs	r0, #16
 80084ae:	f013 0fff 	tst.w	r3, #255	; 0xff
 80084b2:	bf04      	itt	eq
 80084b4:	0a1b      	lsreq	r3, r3, #8
 80084b6:	3008      	addeq	r0, #8
 80084b8:	071a      	lsls	r2, r3, #28
 80084ba:	bf04      	itt	eq
 80084bc:	091b      	lsreq	r3, r3, #4
 80084be:	3004      	addeq	r0, #4
 80084c0:	079a      	lsls	r2, r3, #30
 80084c2:	bf04      	itt	eq
 80084c4:	089b      	lsreq	r3, r3, #2
 80084c6:	3002      	addeq	r0, #2
 80084c8:	07da      	lsls	r2, r3, #31
 80084ca:	d403      	bmi.n	80084d4 <__lo0bits+0x50>
 80084cc:	085b      	lsrs	r3, r3, #1
 80084ce:	f100 0001 	add.w	r0, r0, #1
 80084d2:	d005      	beq.n	80084e0 <__lo0bits+0x5c>
 80084d4:	600b      	str	r3, [r1, #0]
 80084d6:	4770      	bx	lr
 80084d8:	4610      	mov	r0, r2
 80084da:	e7e8      	b.n	80084ae <__lo0bits+0x2a>
 80084dc:	2000      	movs	r0, #0
 80084de:	4770      	bx	lr
 80084e0:	2020      	movs	r0, #32
 80084e2:	4770      	bx	lr

080084e4 <__i2b>:
 80084e4:	b510      	push	{r4, lr}
 80084e6:	460c      	mov	r4, r1
 80084e8:	2101      	movs	r1, #1
 80084ea:	f7ff feff 	bl	80082ec <_Balloc>
 80084ee:	4602      	mov	r2, r0
 80084f0:	b928      	cbnz	r0, 80084fe <__i2b+0x1a>
 80084f2:	4b05      	ldr	r3, [pc, #20]	; (8008508 <__i2b+0x24>)
 80084f4:	4805      	ldr	r0, [pc, #20]	; (800850c <__i2b+0x28>)
 80084f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80084fa:	f000 fc9b 	bl	8008e34 <__assert_func>
 80084fe:	2301      	movs	r3, #1
 8008500:	6144      	str	r4, [r0, #20]
 8008502:	6103      	str	r3, [r0, #16]
 8008504:	bd10      	pop	{r4, pc}
 8008506:	bf00      	nop
 8008508:	08009b37 	.word	0x08009b37
 800850c:	08009b48 	.word	0x08009b48

08008510 <__multiply>:
 8008510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008514:	4614      	mov	r4, r2
 8008516:	690a      	ldr	r2, [r1, #16]
 8008518:	6923      	ldr	r3, [r4, #16]
 800851a:	429a      	cmp	r2, r3
 800851c:	bfb8      	it	lt
 800851e:	460b      	movlt	r3, r1
 8008520:	460d      	mov	r5, r1
 8008522:	bfbc      	itt	lt
 8008524:	4625      	movlt	r5, r4
 8008526:	461c      	movlt	r4, r3
 8008528:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800852c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008530:	68ab      	ldr	r3, [r5, #8]
 8008532:	6869      	ldr	r1, [r5, #4]
 8008534:	eb0a 0709 	add.w	r7, sl, r9
 8008538:	42bb      	cmp	r3, r7
 800853a:	b085      	sub	sp, #20
 800853c:	bfb8      	it	lt
 800853e:	3101      	addlt	r1, #1
 8008540:	f7ff fed4 	bl	80082ec <_Balloc>
 8008544:	b930      	cbnz	r0, 8008554 <__multiply+0x44>
 8008546:	4602      	mov	r2, r0
 8008548:	4b42      	ldr	r3, [pc, #264]	; (8008654 <__multiply+0x144>)
 800854a:	4843      	ldr	r0, [pc, #268]	; (8008658 <__multiply+0x148>)
 800854c:	f240 115d 	movw	r1, #349	; 0x15d
 8008550:	f000 fc70 	bl	8008e34 <__assert_func>
 8008554:	f100 0614 	add.w	r6, r0, #20
 8008558:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800855c:	4633      	mov	r3, r6
 800855e:	2200      	movs	r2, #0
 8008560:	4543      	cmp	r3, r8
 8008562:	d31e      	bcc.n	80085a2 <__multiply+0x92>
 8008564:	f105 0c14 	add.w	ip, r5, #20
 8008568:	f104 0314 	add.w	r3, r4, #20
 800856c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008570:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008574:	9202      	str	r2, [sp, #8]
 8008576:	ebac 0205 	sub.w	r2, ip, r5
 800857a:	3a15      	subs	r2, #21
 800857c:	f022 0203 	bic.w	r2, r2, #3
 8008580:	3204      	adds	r2, #4
 8008582:	f105 0115 	add.w	r1, r5, #21
 8008586:	458c      	cmp	ip, r1
 8008588:	bf38      	it	cc
 800858a:	2204      	movcc	r2, #4
 800858c:	9201      	str	r2, [sp, #4]
 800858e:	9a02      	ldr	r2, [sp, #8]
 8008590:	9303      	str	r3, [sp, #12]
 8008592:	429a      	cmp	r2, r3
 8008594:	d808      	bhi.n	80085a8 <__multiply+0x98>
 8008596:	2f00      	cmp	r7, #0
 8008598:	dc55      	bgt.n	8008646 <__multiply+0x136>
 800859a:	6107      	str	r7, [r0, #16]
 800859c:	b005      	add	sp, #20
 800859e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085a2:	f843 2b04 	str.w	r2, [r3], #4
 80085a6:	e7db      	b.n	8008560 <__multiply+0x50>
 80085a8:	f8b3 a000 	ldrh.w	sl, [r3]
 80085ac:	f1ba 0f00 	cmp.w	sl, #0
 80085b0:	d020      	beq.n	80085f4 <__multiply+0xe4>
 80085b2:	f105 0e14 	add.w	lr, r5, #20
 80085b6:	46b1      	mov	r9, r6
 80085b8:	2200      	movs	r2, #0
 80085ba:	f85e 4b04 	ldr.w	r4, [lr], #4
 80085be:	f8d9 b000 	ldr.w	fp, [r9]
 80085c2:	b2a1      	uxth	r1, r4
 80085c4:	fa1f fb8b 	uxth.w	fp, fp
 80085c8:	fb0a b101 	mla	r1, sl, r1, fp
 80085cc:	4411      	add	r1, r2
 80085ce:	f8d9 2000 	ldr.w	r2, [r9]
 80085d2:	0c24      	lsrs	r4, r4, #16
 80085d4:	0c12      	lsrs	r2, r2, #16
 80085d6:	fb0a 2404 	mla	r4, sl, r4, r2
 80085da:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80085de:	b289      	uxth	r1, r1
 80085e0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80085e4:	45f4      	cmp	ip, lr
 80085e6:	f849 1b04 	str.w	r1, [r9], #4
 80085ea:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80085ee:	d8e4      	bhi.n	80085ba <__multiply+0xaa>
 80085f0:	9901      	ldr	r1, [sp, #4]
 80085f2:	5072      	str	r2, [r6, r1]
 80085f4:	9a03      	ldr	r2, [sp, #12]
 80085f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80085fa:	3304      	adds	r3, #4
 80085fc:	f1b9 0f00 	cmp.w	r9, #0
 8008600:	d01f      	beq.n	8008642 <__multiply+0x132>
 8008602:	6834      	ldr	r4, [r6, #0]
 8008604:	f105 0114 	add.w	r1, r5, #20
 8008608:	46b6      	mov	lr, r6
 800860a:	f04f 0a00 	mov.w	sl, #0
 800860e:	880a      	ldrh	r2, [r1, #0]
 8008610:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008614:	fb09 b202 	mla	r2, r9, r2, fp
 8008618:	4492      	add	sl, r2
 800861a:	b2a4      	uxth	r4, r4
 800861c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008620:	f84e 4b04 	str.w	r4, [lr], #4
 8008624:	f851 4b04 	ldr.w	r4, [r1], #4
 8008628:	f8be 2000 	ldrh.w	r2, [lr]
 800862c:	0c24      	lsrs	r4, r4, #16
 800862e:	fb09 2404 	mla	r4, r9, r4, r2
 8008632:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008636:	458c      	cmp	ip, r1
 8008638:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800863c:	d8e7      	bhi.n	800860e <__multiply+0xfe>
 800863e:	9a01      	ldr	r2, [sp, #4]
 8008640:	50b4      	str	r4, [r6, r2]
 8008642:	3604      	adds	r6, #4
 8008644:	e7a3      	b.n	800858e <__multiply+0x7e>
 8008646:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800864a:	2b00      	cmp	r3, #0
 800864c:	d1a5      	bne.n	800859a <__multiply+0x8a>
 800864e:	3f01      	subs	r7, #1
 8008650:	e7a1      	b.n	8008596 <__multiply+0x86>
 8008652:	bf00      	nop
 8008654:	08009b37 	.word	0x08009b37
 8008658:	08009b48 	.word	0x08009b48

0800865c <__pow5mult>:
 800865c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008660:	4615      	mov	r5, r2
 8008662:	f012 0203 	ands.w	r2, r2, #3
 8008666:	4606      	mov	r6, r0
 8008668:	460f      	mov	r7, r1
 800866a:	d007      	beq.n	800867c <__pow5mult+0x20>
 800866c:	4c25      	ldr	r4, [pc, #148]	; (8008704 <__pow5mult+0xa8>)
 800866e:	3a01      	subs	r2, #1
 8008670:	2300      	movs	r3, #0
 8008672:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008676:	f7ff fe9b 	bl	80083b0 <__multadd>
 800867a:	4607      	mov	r7, r0
 800867c:	10ad      	asrs	r5, r5, #2
 800867e:	d03d      	beq.n	80086fc <__pow5mult+0xa0>
 8008680:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008682:	b97c      	cbnz	r4, 80086a4 <__pow5mult+0x48>
 8008684:	2010      	movs	r0, #16
 8008686:	f7ff fe29 	bl	80082dc <malloc>
 800868a:	4602      	mov	r2, r0
 800868c:	6270      	str	r0, [r6, #36]	; 0x24
 800868e:	b928      	cbnz	r0, 800869c <__pow5mult+0x40>
 8008690:	4b1d      	ldr	r3, [pc, #116]	; (8008708 <__pow5mult+0xac>)
 8008692:	481e      	ldr	r0, [pc, #120]	; (800870c <__pow5mult+0xb0>)
 8008694:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008698:	f000 fbcc 	bl	8008e34 <__assert_func>
 800869c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80086a0:	6004      	str	r4, [r0, #0]
 80086a2:	60c4      	str	r4, [r0, #12]
 80086a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80086a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80086ac:	b94c      	cbnz	r4, 80086c2 <__pow5mult+0x66>
 80086ae:	f240 2171 	movw	r1, #625	; 0x271
 80086b2:	4630      	mov	r0, r6
 80086b4:	f7ff ff16 	bl	80084e4 <__i2b>
 80086b8:	2300      	movs	r3, #0
 80086ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80086be:	4604      	mov	r4, r0
 80086c0:	6003      	str	r3, [r0, #0]
 80086c2:	f04f 0900 	mov.w	r9, #0
 80086c6:	07eb      	lsls	r3, r5, #31
 80086c8:	d50a      	bpl.n	80086e0 <__pow5mult+0x84>
 80086ca:	4639      	mov	r1, r7
 80086cc:	4622      	mov	r2, r4
 80086ce:	4630      	mov	r0, r6
 80086d0:	f7ff ff1e 	bl	8008510 <__multiply>
 80086d4:	4639      	mov	r1, r7
 80086d6:	4680      	mov	r8, r0
 80086d8:	4630      	mov	r0, r6
 80086da:	f7ff fe47 	bl	800836c <_Bfree>
 80086de:	4647      	mov	r7, r8
 80086e0:	106d      	asrs	r5, r5, #1
 80086e2:	d00b      	beq.n	80086fc <__pow5mult+0xa0>
 80086e4:	6820      	ldr	r0, [r4, #0]
 80086e6:	b938      	cbnz	r0, 80086f8 <__pow5mult+0x9c>
 80086e8:	4622      	mov	r2, r4
 80086ea:	4621      	mov	r1, r4
 80086ec:	4630      	mov	r0, r6
 80086ee:	f7ff ff0f 	bl	8008510 <__multiply>
 80086f2:	6020      	str	r0, [r4, #0]
 80086f4:	f8c0 9000 	str.w	r9, [r0]
 80086f8:	4604      	mov	r4, r0
 80086fa:	e7e4      	b.n	80086c6 <__pow5mult+0x6a>
 80086fc:	4638      	mov	r0, r7
 80086fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008702:	bf00      	nop
 8008704:	08009c98 	.word	0x08009c98
 8008708:	08009ac1 	.word	0x08009ac1
 800870c:	08009b48 	.word	0x08009b48

08008710 <__lshift>:
 8008710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008714:	460c      	mov	r4, r1
 8008716:	6849      	ldr	r1, [r1, #4]
 8008718:	6923      	ldr	r3, [r4, #16]
 800871a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800871e:	68a3      	ldr	r3, [r4, #8]
 8008720:	4607      	mov	r7, r0
 8008722:	4691      	mov	r9, r2
 8008724:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008728:	f108 0601 	add.w	r6, r8, #1
 800872c:	42b3      	cmp	r3, r6
 800872e:	db0b      	blt.n	8008748 <__lshift+0x38>
 8008730:	4638      	mov	r0, r7
 8008732:	f7ff fddb 	bl	80082ec <_Balloc>
 8008736:	4605      	mov	r5, r0
 8008738:	b948      	cbnz	r0, 800874e <__lshift+0x3e>
 800873a:	4602      	mov	r2, r0
 800873c:	4b28      	ldr	r3, [pc, #160]	; (80087e0 <__lshift+0xd0>)
 800873e:	4829      	ldr	r0, [pc, #164]	; (80087e4 <__lshift+0xd4>)
 8008740:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008744:	f000 fb76 	bl	8008e34 <__assert_func>
 8008748:	3101      	adds	r1, #1
 800874a:	005b      	lsls	r3, r3, #1
 800874c:	e7ee      	b.n	800872c <__lshift+0x1c>
 800874e:	2300      	movs	r3, #0
 8008750:	f100 0114 	add.w	r1, r0, #20
 8008754:	f100 0210 	add.w	r2, r0, #16
 8008758:	4618      	mov	r0, r3
 800875a:	4553      	cmp	r3, sl
 800875c:	db33      	blt.n	80087c6 <__lshift+0xb6>
 800875e:	6920      	ldr	r0, [r4, #16]
 8008760:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008764:	f104 0314 	add.w	r3, r4, #20
 8008768:	f019 091f 	ands.w	r9, r9, #31
 800876c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008770:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008774:	d02b      	beq.n	80087ce <__lshift+0xbe>
 8008776:	f1c9 0e20 	rsb	lr, r9, #32
 800877a:	468a      	mov	sl, r1
 800877c:	2200      	movs	r2, #0
 800877e:	6818      	ldr	r0, [r3, #0]
 8008780:	fa00 f009 	lsl.w	r0, r0, r9
 8008784:	4302      	orrs	r2, r0
 8008786:	f84a 2b04 	str.w	r2, [sl], #4
 800878a:	f853 2b04 	ldr.w	r2, [r3], #4
 800878e:	459c      	cmp	ip, r3
 8008790:	fa22 f20e 	lsr.w	r2, r2, lr
 8008794:	d8f3      	bhi.n	800877e <__lshift+0x6e>
 8008796:	ebac 0304 	sub.w	r3, ip, r4
 800879a:	3b15      	subs	r3, #21
 800879c:	f023 0303 	bic.w	r3, r3, #3
 80087a0:	3304      	adds	r3, #4
 80087a2:	f104 0015 	add.w	r0, r4, #21
 80087a6:	4584      	cmp	ip, r0
 80087a8:	bf38      	it	cc
 80087aa:	2304      	movcc	r3, #4
 80087ac:	50ca      	str	r2, [r1, r3]
 80087ae:	b10a      	cbz	r2, 80087b4 <__lshift+0xa4>
 80087b0:	f108 0602 	add.w	r6, r8, #2
 80087b4:	3e01      	subs	r6, #1
 80087b6:	4638      	mov	r0, r7
 80087b8:	612e      	str	r6, [r5, #16]
 80087ba:	4621      	mov	r1, r4
 80087bc:	f7ff fdd6 	bl	800836c <_Bfree>
 80087c0:	4628      	mov	r0, r5
 80087c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80087ca:	3301      	adds	r3, #1
 80087cc:	e7c5      	b.n	800875a <__lshift+0x4a>
 80087ce:	3904      	subs	r1, #4
 80087d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80087d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80087d8:	459c      	cmp	ip, r3
 80087da:	d8f9      	bhi.n	80087d0 <__lshift+0xc0>
 80087dc:	e7ea      	b.n	80087b4 <__lshift+0xa4>
 80087de:	bf00      	nop
 80087e0:	08009b37 	.word	0x08009b37
 80087e4:	08009b48 	.word	0x08009b48

080087e8 <__mcmp>:
 80087e8:	b530      	push	{r4, r5, lr}
 80087ea:	6902      	ldr	r2, [r0, #16]
 80087ec:	690c      	ldr	r4, [r1, #16]
 80087ee:	1b12      	subs	r2, r2, r4
 80087f0:	d10e      	bne.n	8008810 <__mcmp+0x28>
 80087f2:	f100 0314 	add.w	r3, r0, #20
 80087f6:	3114      	adds	r1, #20
 80087f8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80087fc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008800:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008804:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008808:	42a5      	cmp	r5, r4
 800880a:	d003      	beq.n	8008814 <__mcmp+0x2c>
 800880c:	d305      	bcc.n	800881a <__mcmp+0x32>
 800880e:	2201      	movs	r2, #1
 8008810:	4610      	mov	r0, r2
 8008812:	bd30      	pop	{r4, r5, pc}
 8008814:	4283      	cmp	r3, r0
 8008816:	d3f3      	bcc.n	8008800 <__mcmp+0x18>
 8008818:	e7fa      	b.n	8008810 <__mcmp+0x28>
 800881a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800881e:	e7f7      	b.n	8008810 <__mcmp+0x28>

08008820 <__mdiff>:
 8008820:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008824:	460c      	mov	r4, r1
 8008826:	4606      	mov	r6, r0
 8008828:	4611      	mov	r1, r2
 800882a:	4620      	mov	r0, r4
 800882c:	4617      	mov	r7, r2
 800882e:	f7ff ffdb 	bl	80087e8 <__mcmp>
 8008832:	1e05      	subs	r5, r0, #0
 8008834:	d110      	bne.n	8008858 <__mdiff+0x38>
 8008836:	4629      	mov	r1, r5
 8008838:	4630      	mov	r0, r6
 800883a:	f7ff fd57 	bl	80082ec <_Balloc>
 800883e:	b930      	cbnz	r0, 800884e <__mdiff+0x2e>
 8008840:	4b39      	ldr	r3, [pc, #228]	; (8008928 <__mdiff+0x108>)
 8008842:	4602      	mov	r2, r0
 8008844:	f240 2132 	movw	r1, #562	; 0x232
 8008848:	4838      	ldr	r0, [pc, #224]	; (800892c <__mdiff+0x10c>)
 800884a:	f000 faf3 	bl	8008e34 <__assert_func>
 800884e:	2301      	movs	r3, #1
 8008850:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008854:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008858:	bfa4      	itt	ge
 800885a:	463b      	movge	r3, r7
 800885c:	4627      	movge	r7, r4
 800885e:	4630      	mov	r0, r6
 8008860:	6879      	ldr	r1, [r7, #4]
 8008862:	bfa6      	itte	ge
 8008864:	461c      	movge	r4, r3
 8008866:	2500      	movge	r5, #0
 8008868:	2501      	movlt	r5, #1
 800886a:	f7ff fd3f 	bl	80082ec <_Balloc>
 800886e:	b920      	cbnz	r0, 800887a <__mdiff+0x5a>
 8008870:	4b2d      	ldr	r3, [pc, #180]	; (8008928 <__mdiff+0x108>)
 8008872:	4602      	mov	r2, r0
 8008874:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008878:	e7e6      	b.n	8008848 <__mdiff+0x28>
 800887a:	693e      	ldr	r6, [r7, #16]
 800887c:	60c5      	str	r5, [r0, #12]
 800887e:	6925      	ldr	r5, [r4, #16]
 8008880:	f107 0114 	add.w	r1, r7, #20
 8008884:	f104 0914 	add.w	r9, r4, #20
 8008888:	f100 0e14 	add.w	lr, r0, #20
 800888c:	f107 0210 	add.w	r2, r7, #16
 8008890:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008894:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008898:	46f2      	mov	sl, lr
 800889a:	2700      	movs	r7, #0
 800889c:	f859 3b04 	ldr.w	r3, [r9], #4
 80088a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80088a4:	fa1f f883 	uxth.w	r8, r3
 80088a8:	fa17 f78b 	uxtah	r7, r7, fp
 80088ac:	0c1b      	lsrs	r3, r3, #16
 80088ae:	eba7 0808 	sub.w	r8, r7, r8
 80088b2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80088b6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80088ba:	fa1f f888 	uxth.w	r8, r8
 80088be:	141f      	asrs	r7, r3, #16
 80088c0:	454d      	cmp	r5, r9
 80088c2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80088c6:	f84a 3b04 	str.w	r3, [sl], #4
 80088ca:	d8e7      	bhi.n	800889c <__mdiff+0x7c>
 80088cc:	1b2b      	subs	r3, r5, r4
 80088ce:	3b15      	subs	r3, #21
 80088d0:	f023 0303 	bic.w	r3, r3, #3
 80088d4:	3304      	adds	r3, #4
 80088d6:	3415      	adds	r4, #21
 80088d8:	42a5      	cmp	r5, r4
 80088da:	bf38      	it	cc
 80088dc:	2304      	movcc	r3, #4
 80088de:	4419      	add	r1, r3
 80088e0:	4473      	add	r3, lr
 80088e2:	469e      	mov	lr, r3
 80088e4:	460d      	mov	r5, r1
 80088e6:	4565      	cmp	r5, ip
 80088e8:	d30e      	bcc.n	8008908 <__mdiff+0xe8>
 80088ea:	f10c 0203 	add.w	r2, ip, #3
 80088ee:	1a52      	subs	r2, r2, r1
 80088f0:	f022 0203 	bic.w	r2, r2, #3
 80088f4:	3903      	subs	r1, #3
 80088f6:	458c      	cmp	ip, r1
 80088f8:	bf38      	it	cc
 80088fa:	2200      	movcc	r2, #0
 80088fc:	441a      	add	r2, r3
 80088fe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008902:	b17b      	cbz	r3, 8008924 <__mdiff+0x104>
 8008904:	6106      	str	r6, [r0, #16]
 8008906:	e7a5      	b.n	8008854 <__mdiff+0x34>
 8008908:	f855 8b04 	ldr.w	r8, [r5], #4
 800890c:	fa17 f488 	uxtah	r4, r7, r8
 8008910:	1422      	asrs	r2, r4, #16
 8008912:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008916:	b2a4      	uxth	r4, r4
 8008918:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800891c:	f84e 4b04 	str.w	r4, [lr], #4
 8008920:	1417      	asrs	r7, r2, #16
 8008922:	e7e0      	b.n	80088e6 <__mdiff+0xc6>
 8008924:	3e01      	subs	r6, #1
 8008926:	e7ea      	b.n	80088fe <__mdiff+0xde>
 8008928:	08009b37 	.word	0x08009b37
 800892c:	08009b48 	.word	0x08009b48

08008930 <__d2b>:
 8008930:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008934:	4689      	mov	r9, r1
 8008936:	2101      	movs	r1, #1
 8008938:	ec57 6b10 	vmov	r6, r7, d0
 800893c:	4690      	mov	r8, r2
 800893e:	f7ff fcd5 	bl	80082ec <_Balloc>
 8008942:	4604      	mov	r4, r0
 8008944:	b930      	cbnz	r0, 8008954 <__d2b+0x24>
 8008946:	4602      	mov	r2, r0
 8008948:	4b25      	ldr	r3, [pc, #148]	; (80089e0 <__d2b+0xb0>)
 800894a:	4826      	ldr	r0, [pc, #152]	; (80089e4 <__d2b+0xb4>)
 800894c:	f240 310a 	movw	r1, #778	; 0x30a
 8008950:	f000 fa70 	bl	8008e34 <__assert_func>
 8008954:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008958:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800895c:	bb35      	cbnz	r5, 80089ac <__d2b+0x7c>
 800895e:	2e00      	cmp	r6, #0
 8008960:	9301      	str	r3, [sp, #4]
 8008962:	d028      	beq.n	80089b6 <__d2b+0x86>
 8008964:	4668      	mov	r0, sp
 8008966:	9600      	str	r6, [sp, #0]
 8008968:	f7ff fd8c 	bl	8008484 <__lo0bits>
 800896c:	9900      	ldr	r1, [sp, #0]
 800896e:	b300      	cbz	r0, 80089b2 <__d2b+0x82>
 8008970:	9a01      	ldr	r2, [sp, #4]
 8008972:	f1c0 0320 	rsb	r3, r0, #32
 8008976:	fa02 f303 	lsl.w	r3, r2, r3
 800897a:	430b      	orrs	r3, r1
 800897c:	40c2      	lsrs	r2, r0
 800897e:	6163      	str	r3, [r4, #20]
 8008980:	9201      	str	r2, [sp, #4]
 8008982:	9b01      	ldr	r3, [sp, #4]
 8008984:	61a3      	str	r3, [r4, #24]
 8008986:	2b00      	cmp	r3, #0
 8008988:	bf14      	ite	ne
 800898a:	2202      	movne	r2, #2
 800898c:	2201      	moveq	r2, #1
 800898e:	6122      	str	r2, [r4, #16]
 8008990:	b1d5      	cbz	r5, 80089c8 <__d2b+0x98>
 8008992:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008996:	4405      	add	r5, r0
 8008998:	f8c9 5000 	str.w	r5, [r9]
 800899c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80089a0:	f8c8 0000 	str.w	r0, [r8]
 80089a4:	4620      	mov	r0, r4
 80089a6:	b003      	add	sp, #12
 80089a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80089b0:	e7d5      	b.n	800895e <__d2b+0x2e>
 80089b2:	6161      	str	r1, [r4, #20]
 80089b4:	e7e5      	b.n	8008982 <__d2b+0x52>
 80089b6:	a801      	add	r0, sp, #4
 80089b8:	f7ff fd64 	bl	8008484 <__lo0bits>
 80089bc:	9b01      	ldr	r3, [sp, #4]
 80089be:	6163      	str	r3, [r4, #20]
 80089c0:	2201      	movs	r2, #1
 80089c2:	6122      	str	r2, [r4, #16]
 80089c4:	3020      	adds	r0, #32
 80089c6:	e7e3      	b.n	8008990 <__d2b+0x60>
 80089c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80089cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80089d0:	f8c9 0000 	str.w	r0, [r9]
 80089d4:	6918      	ldr	r0, [r3, #16]
 80089d6:	f7ff fd35 	bl	8008444 <__hi0bits>
 80089da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80089de:	e7df      	b.n	80089a0 <__d2b+0x70>
 80089e0:	08009b37 	.word	0x08009b37
 80089e4:	08009b48 	.word	0x08009b48

080089e8 <_calloc_r>:
 80089e8:	b513      	push	{r0, r1, r4, lr}
 80089ea:	434a      	muls	r2, r1
 80089ec:	4611      	mov	r1, r2
 80089ee:	9201      	str	r2, [sp, #4]
 80089f0:	f000 f85a 	bl	8008aa8 <_malloc_r>
 80089f4:	4604      	mov	r4, r0
 80089f6:	b118      	cbz	r0, 8008a00 <_calloc_r+0x18>
 80089f8:	9a01      	ldr	r2, [sp, #4]
 80089fa:	2100      	movs	r1, #0
 80089fc:	f7fe f9f0 	bl	8006de0 <memset>
 8008a00:	4620      	mov	r0, r4
 8008a02:	b002      	add	sp, #8
 8008a04:	bd10      	pop	{r4, pc}
	...

08008a08 <_free_r>:
 8008a08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a0a:	2900      	cmp	r1, #0
 8008a0c:	d048      	beq.n	8008aa0 <_free_r+0x98>
 8008a0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a12:	9001      	str	r0, [sp, #4]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f1a1 0404 	sub.w	r4, r1, #4
 8008a1a:	bfb8      	it	lt
 8008a1c:	18e4      	addlt	r4, r4, r3
 8008a1e:	f000 fa65 	bl	8008eec <__malloc_lock>
 8008a22:	4a20      	ldr	r2, [pc, #128]	; (8008aa4 <_free_r+0x9c>)
 8008a24:	9801      	ldr	r0, [sp, #4]
 8008a26:	6813      	ldr	r3, [r2, #0]
 8008a28:	4615      	mov	r5, r2
 8008a2a:	b933      	cbnz	r3, 8008a3a <_free_r+0x32>
 8008a2c:	6063      	str	r3, [r4, #4]
 8008a2e:	6014      	str	r4, [r2, #0]
 8008a30:	b003      	add	sp, #12
 8008a32:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a36:	f000 ba5f 	b.w	8008ef8 <__malloc_unlock>
 8008a3a:	42a3      	cmp	r3, r4
 8008a3c:	d90b      	bls.n	8008a56 <_free_r+0x4e>
 8008a3e:	6821      	ldr	r1, [r4, #0]
 8008a40:	1862      	adds	r2, r4, r1
 8008a42:	4293      	cmp	r3, r2
 8008a44:	bf04      	itt	eq
 8008a46:	681a      	ldreq	r2, [r3, #0]
 8008a48:	685b      	ldreq	r3, [r3, #4]
 8008a4a:	6063      	str	r3, [r4, #4]
 8008a4c:	bf04      	itt	eq
 8008a4e:	1852      	addeq	r2, r2, r1
 8008a50:	6022      	streq	r2, [r4, #0]
 8008a52:	602c      	str	r4, [r5, #0]
 8008a54:	e7ec      	b.n	8008a30 <_free_r+0x28>
 8008a56:	461a      	mov	r2, r3
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	b10b      	cbz	r3, 8008a60 <_free_r+0x58>
 8008a5c:	42a3      	cmp	r3, r4
 8008a5e:	d9fa      	bls.n	8008a56 <_free_r+0x4e>
 8008a60:	6811      	ldr	r1, [r2, #0]
 8008a62:	1855      	adds	r5, r2, r1
 8008a64:	42a5      	cmp	r5, r4
 8008a66:	d10b      	bne.n	8008a80 <_free_r+0x78>
 8008a68:	6824      	ldr	r4, [r4, #0]
 8008a6a:	4421      	add	r1, r4
 8008a6c:	1854      	adds	r4, r2, r1
 8008a6e:	42a3      	cmp	r3, r4
 8008a70:	6011      	str	r1, [r2, #0]
 8008a72:	d1dd      	bne.n	8008a30 <_free_r+0x28>
 8008a74:	681c      	ldr	r4, [r3, #0]
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	6053      	str	r3, [r2, #4]
 8008a7a:	4421      	add	r1, r4
 8008a7c:	6011      	str	r1, [r2, #0]
 8008a7e:	e7d7      	b.n	8008a30 <_free_r+0x28>
 8008a80:	d902      	bls.n	8008a88 <_free_r+0x80>
 8008a82:	230c      	movs	r3, #12
 8008a84:	6003      	str	r3, [r0, #0]
 8008a86:	e7d3      	b.n	8008a30 <_free_r+0x28>
 8008a88:	6825      	ldr	r5, [r4, #0]
 8008a8a:	1961      	adds	r1, r4, r5
 8008a8c:	428b      	cmp	r3, r1
 8008a8e:	bf04      	itt	eq
 8008a90:	6819      	ldreq	r1, [r3, #0]
 8008a92:	685b      	ldreq	r3, [r3, #4]
 8008a94:	6063      	str	r3, [r4, #4]
 8008a96:	bf04      	itt	eq
 8008a98:	1949      	addeq	r1, r1, r5
 8008a9a:	6021      	streq	r1, [r4, #0]
 8008a9c:	6054      	str	r4, [r2, #4]
 8008a9e:	e7c7      	b.n	8008a30 <_free_r+0x28>
 8008aa0:	b003      	add	sp, #12
 8008aa2:	bd30      	pop	{r4, r5, pc}
 8008aa4:	20000250 	.word	0x20000250

08008aa8 <_malloc_r>:
 8008aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aaa:	1ccd      	adds	r5, r1, #3
 8008aac:	f025 0503 	bic.w	r5, r5, #3
 8008ab0:	3508      	adds	r5, #8
 8008ab2:	2d0c      	cmp	r5, #12
 8008ab4:	bf38      	it	cc
 8008ab6:	250c      	movcc	r5, #12
 8008ab8:	2d00      	cmp	r5, #0
 8008aba:	4606      	mov	r6, r0
 8008abc:	db01      	blt.n	8008ac2 <_malloc_r+0x1a>
 8008abe:	42a9      	cmp	r1, r5
 8008ac0:	d903      	bls.n	8008aca <_malloc_r+0x22>
 8008ac2:	230c      	movs	r3, #12
 8008ac4:	6033      	str	r3, [r6, #0]
 8008ac6:	2000      	movs	r0, #0
 8008ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008aca:	f000 fa0f 	bl	8008eec <__malloc_lock>
 8008ace:	4921      	ldr	r1, [pc, #132]	; (8008b54 <_malloc_r+0xac>)
 8008ad0:	680a      	ldr	r2, [r1, #0]
 8008ad2:	4614      	mov	r4, r2
 8008ad4:	b99c      	cbnz	r4, 8008afe <_malloc_r+0x56>
 8008ad6:	4f20      	ldr	r7, [pc, #128]	; (8008b58 <_malloc_r+0xb0>)
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	b923      	cbnz	r3, 8008ae6 <_malloc_r+0x3e>
 8008adc:	4621      	mov	r1, r4
 8008ade:	4630      	mov	r0, r6
 8008ae0:	f000 f998 	bl	8008e14 <_sbrk_r>
 8008ae4:	6038      	str	r0, [r7, #0]
 8008ae6:	4629      	mov	r1, r5
 8008ae8:	4630      	mov	r0, r6
 8008aea:	f000 f993 	bl	8008e14 <_sbrk_r>
 8008aee:	1c43      	adds	r3, r0, #1
 8008af0:	d123      	bne.n	8008b3a <_malloc_r+0x92>
 8008af2:	230c      	movs	r3, #12
 8008af4:	6033      	str	r3, [r6, #0]
 8008af6:	4630      	mov	r0, r6
 8008af8:	f000 f9fe 	bl	8008ef8 <__malloc_unlock>
 8008afc:	e7e3      	b.n	8008ac6 <_malloc_r+0x1e>
 8008afe:	6823      	ldr	r3, [r4, #0]
 8008b00:	1b5b      	subs	r3, r3, r5
 8008b02:	d417      	bmi.n	8008b34 <_malloc_r+0x8c>
 8008b04:	2b0b      	cmp	r3, #11
 8008b06:	d903      	bls.n	8008b10 <_malloc_r+0x68>
 8008b08:	6023      	str	r3, [r4, #0]
 8008b0a:	441c      	add	r4, r3
 8008b0c:	6025      	str	r5, [r4, #0]
 8008b0e:	e004      	b.n	8008b1a <_malloc_r+0x72>
 8008b10:	6863      	ldr	r3, [r4, #4]
 8008b12:	42a2      	cmp	r2, r4
 8008b14:	bf0c      	ite	eq
 8008b16:	600b      	streq	r3, [r1, #0]
 8008b18:	6053      	strne	r3, [r2, #4]
 8008b1a:	4630      	mov	r0, r6
 8008b1c:	f000 f9ec 	bl	8008ef8 <__malloc_unlock>
 8008b20:	f104 000b 	add.w	r0, r4, #11
 8008b24:	1d23      	adds	r3, r4, #4
 8008b26:	f020 0007 	bic.w	r0, r0, #7
 8008b2a:	1ac2      	subs	r2, r0, r3
 8008b2c:	d0cc      	beq.n	8008ac8 <_malloc_r+0x20>
 8008b2e:	1a1b      	subs	r3, r3, r0
 8008b30:	50a3      	str	r3, [r4, r2]
 8008b32:	e7c9      	b.n	8008ac8 <_malloc_r+0x20>
 8008b34:	4622      	mov	r2, r4
 8008b36:	6864      	ldr	r4, [r4, #4]
 8008b38:	e7cc      	b.n	8008ad4 <_malloc_r+0x2c>
 8008b3a:	1cc4      	adds	r4, r0, #3
 8008b3c:	f024 0403 	bic.w	r4, r4, #3
 8008b40:	42a0      	cmp	r0, r4
 8008b42:	d0e3      	beq.n	8008b0c <_malloc_r+0x64>
 8008b44:	1a21      	subs	r1, r4, r0
 8008b46:	4630      	mov	r0, r6
 8008b48:	f000 f964 	bl	8008e14 <_sbrk_r>
 8008b4c:	3001      	adds	r0, #1
 8008b4e:	d1dd      	bne.n	8008b0c <_malloc_r+0x64>
 8008b50:	e7cf      	b.n	8008af2 <_malloc_r+0x4a>
 8008b52:	bf00      	nop
 8008b54:	20000250 	.word	0x20000250
 8008b58:	20000254 	.word	0x20000254

08008b5c <__ssputs_r>:
 8008b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b60:	688e      	ldr	r6, [r1, #8]
 8008b62:	429e      	cmp	r6, r3
 8008b64:	4682      	mov	sl, r0
 8008b66:	460c      	mov	r4, r1
 8008b68:	4690      	mov	r8, r2
 8008b6a:	461f      	mov	r7, r3
 8008b6c:	d838      	bhi.n	8008be0 <__ssputs_r+0x84>
 8008b6e:	898a      	ldrh	r2, [r1, #12]
 8008b70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008b74:	d032      	beq.n	8008bdc <__ssputs_r+0x80>
 8008b76:	6825      	ldr	r5, [r4, #0]
 8008b78:	6909      	ldr	r1, [r1, #16]
 8008b7a:	eba5 0901 	sub.w	r9, r5, r1
 8008b7e:	6965      	ldr	r5, [r4, #20]
 8008b80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b88:	3301      	adds	r3, #1
 8008b8a:	444b      	add	r3, r9
 8008b8c:	106d      	asrs	r5, r5, #1
 8008b8e:	429d      	cmp	r5, r3
 8008b90:	bf38      	it	cc
 8008b92:	461d      	movcc	r5, r3
 8008b94:	0553      	lsls	r3, r2, #21
 8008b96:	d531      	bpl.n	8008bfc <__ssputs_r+0xa0>
 8008b98:	4629      	mov	r1, r5
 8008b9a:	f7ff ff85 	bl	8008aa8 <_malloc_r>
 8008b9e:	4606      	mov	r6, r0
 8008ba0:	b950      	cbnz	r0, 8008bb8 <__ssputs_r+0x5c>
 8008ba2:	230c      	movs	r3, #12
 8008ba4:	f8ca 3000 	str.w	r3, [sl]
 8008ba8:	89a3      	ldrh	r3, [r4, #12]
 8008baa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bae:	81a3      	strh	r3, [r4, #12]
 8008bb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bb8:	6921      	ldr	r1, [r4, #16]
 8008bba:	464a      	mov	r2, r9
 8008bbc:	f7fe f902 	bl	8006dc4 <memcpy>
 8008bc0:	89a3      	ldrh	r3, [r4, #12]
 8008bc2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008bc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bca:	81a3      	strh	r3, [r4, #12]
 8008bcc:	6126      	str	r6, [r4, #16]
 8008bce:	6165      	str	r5, [r4, #20]
 8008bd0:	444e      	add	r6, r9
 8008bd2:	eba5 0509 	sub.w	r5, r5, r9
 8008bd6:	6026      	str	r6, [r4, #0]
 8008bd8:	60a5      	str	r5, [r4, #8]
 8008bda:	463e      	mov	r6, r7
 8008bdc:	42be      	cmp	r6, r7
 8008bde:	d900      	bls.n	8008be2 <__ssputs_r+0x86>
 8008be0:	463e      	mov	r6, r7
 8008be2:	4632      	mov	r2, r6
 8008be4:	6820      	ldr	r0, [r4, #0]
 8008be6:	4641      	mov	r1, r8
 8008be8:	f000 f966 	bl	8008eb8 <memmove>
 8008bec:	68a3      	ldr	r3, [r4, #8]
 8008bee:	6822      	ldr	r2, [r4, #0]
 8008bf0:	1b9b      	subs	r3, r3, r6
 8008bf2:	4432      	add	r2, r6
 8008bf4:	60a3      	str	r3, [r4, #8]
 8008bf6:	6022      	str	r2, [r4, #0]
 8008bf8:	2000      	movs	r0, #0
 8008bfa:	e7db      	b.n	8008bb4 <__ssputs_r+0x58>
 8008bfc:	462a      	mov	r2, r5
 8008bfe:	f000 f981 	bl	8008f04 <_realloc_r>
 8008c02:	4606      	mov	r6, r0
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d1e1      	bne.n	8008bcc <__ssputs_r+0x70>
 8008c08:	6921      	ldr	r1, [r4, #16]
 8008c0a:	4650      	mov	r0, sl
 8008c0c:	f7ff fefc 	bl	8008a08 <_free_r>
 8008c10:	e7c7      	b.n	8008ba2 <__ssputs_r+0x46>
	...

08008c14 <_svfiprintf_r>:
 8008c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c18:	4698      	mov	r8, r3
 8008c1a:	898b      	ldrh	r3, [r1, #12]
 8008c1c:	061b      	lsls	r3, r3, #24
 8008c1e:	b09d      	sub	sp, #116	; 0x74
 8008c20:	4607      	mov	r7, r0
 8008c22:	460d      	mov	r5, r1
 8008c24:	4614      	mov	r4, r2
 8008c26:	d50e      	bpl.n	8008c46 <_svfiprintf_r+0x32>
 8008c28:	690b      	ldr	r3, [r1, #16]
 8008c2a:	b963      	cbnz	r3, 8008c46 <_svfiprintf_r+0x32>
 8008c2c:	2140      	movs	r1, #64	; 0x40
 8008c2e:	f7ff ff3b 	bl	8008aa8 <_malloc_r>
 8008c32:	6028      	str	r0, [r5, #0]
 8008c34:	6128      	str	r0, [r5, #16]
 8008c36:	b920      	cbnz	r0, 8008c42 <_svfiprintf_r+0x2e>
 8008c38:	230c      	movs	r3, #12
 8008c3a:	603b      	str	r3, [r7, #0]
 8008c3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c40:	e0d1      	b.n	8008de6 <_svfiprintf_r+0x1d2>
 8008c42:	2340      	movs	r3, #64	; 0x40
 8008c44:	616b      	str	r3, [r5, #20]
 8008c46:	2300      	movs	r3, #0
 8008c48:	9309      	str	r3, [sp, #36]	; 0x24
 8008c4a:	2320      	movs	r3, #32
 8008c4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c50:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c54:	2330      	movs	r3, #48	; 0x30
 8008c56:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008e00 <_svfiprintf_r+0x1ec>
 8008c5a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c5e:	f04f 0901 	mov.w	r9, #1
 8008c62:	4623      	mov	r3, r4
 8008c64:	469a      	mov	sl, r3
 8008c66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c6a:	b10a      	cbz	r2, 8008c70 <_svfiprintf_r+0x5c>
 8008c6c:	2a25      	cmp	r2, #37	; 0x25
 8008c6e:	d1f9      	bne.n	8008c64 <_svfiprintf_r+0x50>
 8008c70:	ebba 0b04 	subs.w	fp, sl, r4
 8008c74:	d00b      	beq.n	8008c8e <_svfiprintf_r+0x7a>
 8008c76:	465b      	mov	r3, fp
 8008c78:	4622      	mov	r2, r4
 8008c7a:	4629      	mov	r1, r5
 8008c7c:	4638      	mov	r0, r7
 8008c7e:	f7ff ff6d 	bl	8008b5c <__ssputs_r>
 8008c82:	3001      	adds	r0, #1
 8008c84:	f000 80aa 	beq.w	8008ddc <_svfiprintf_r+0x1c8>
 8008c88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c8a:	445a      	add	r2, fp
 8008c8c:	9209      	str	r2, [sp, #36]	; 0x24
 8008c8e:	f89a 3000 	ldrb.w	r3, [sl]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f000 80a2 	beq.w	8008ddc <_svfiprintf_r+0x1c8>
 8008c98:	2300      	movs	r3, #0
 8008c9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008c9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ca2:	f10a 0a01 	add.w	sl, sl, #1
 8008ca6:	9304      	str	r3, [sp, #16]
 8008ca8:	9307      	str	r3, [sp, #28]
 8008caa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cae:	931a      	str	r3, [sp, #104]	; 0x68
 8008cb0:	4654      	mov	r4, sl
 8008cb2:	2205      	movs	r2, #5
 8008cb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cb8:	4851      	ldr	r0, [pc, #324]	; (8008e00 <_svfiprintf_r+0x1ec>)
 8008cba:	f7f7 fac9 	bl	8000250 <memchr>
 8008cbe:	9a04      	ldr	r2, [sp, #16]
 8008cc0:	b9d8      	cbnz	r0, 8008cfa <_svfiprintf_r+0xe6>
 8008cc2:	06d0      	lsls	r0, r2, #27
 8008cc4:	bf44      	itt	mi
 8008cc6:	2320      	movmi	r3, #32
 8008cc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ccc:	0711      	lsls	r1, r2, #28
 8008cce:	bf44      	itt	mi
 8008cd0:	232b      	movmi	r3, #43	; 0x2b
 8008cd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cd6:	f89a 3000 	ldrb.w	r3, [sl]
 8008cda:	2b2a      	cmp	r3, #42	; 0x2a
 8008cdc:	d015      	beq.n	8008d0a <_svfiprintf_r+0xf6>
 8008cde:	9a07      	ldr	r2, [sp, #28]
 8008ce0:	4654      	mov	r4, sl
 8008ce2:	2000      	movs	r0, #0
 8008ce4:	f04f 0c0a 	mov.w	ip, #10
 8008ce8:	4621      	mov	r1, r4
 8008cea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cee:	3b30      	subs	r3, #48	; 0x30
 8008cf0:	2b09      	cmp	r3, #9
 8008cf2:	d94e      	bls.n	8008d92 <_svfiprintf_r+0x17e>
 8008cf4:	b1b0      	cbz	r0, 8008d24 <_svfiprintf_r+0x110>
 8008cf6:	9207      	str	r2, [sp, #28]
 8008cf8:	e014      	b.n	8008d24 <_svfiprintf_r+0x110>
 8008cfa:	eba0 0308 	sub.w	r3, r0, r8
 8008cfe:	fa09 f303 	lsl.w	r3, r9, r3
 8008d02:	4313      	orrs	r3, r2
 8008d04:	9304      	str	r3, [sp, #16]
 8008d06:	46a2      	mov	sl, r4
 8008d08:	e7d2      	b.n	8008cb0 <_svfiprintf_r+0x9c>
 8008d0a:	9b03      	ldr	r3, [sp, #12]
 8008d0c:	1d19      	adds	r1, r3, #4
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	9103      	str	r1, [sp, #12]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	bfbb      	ittet	lt
 8008d16:	425b      	neglt	r3, r3
 8008d18:	f042 0202 	orrlt.w	r2, r2, #2
 8008d1c:	9307      	strge	r3, [sp, #28]
 8008d1e:	9307      	strlt	r3, [sp, #28]
 8008d20:	bfb8      	it	lt
 8008d22:	9204      	strlt	r2, [sp, #16]
 8008d24:	7823      	ldrb	r3, [r4, #0]
 8008d26:	2b2e      	cmp	r3, #46	; 0x2e
 8008d28:	d10c      	bne.n	8008d44 <_svfiprintf_r+0x130>
 8008d2a:	7863      	ldrb	r3, [r4, #1]
 8008d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8008d2e:	d135      	bne.n	8008d9c <_svfiprintf_r+0x188>
 8008d30:	9b03      	ldr	r3, [sp, #12]
 8008d32:	1d1a      	adds	r2, r3, #4
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	9203      	str	r2, [sp, #12]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	bfb8      	it	lt
 8008d3c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008d40:	3402      	adds	r4, #2
 8008d42:	9305      	str	r3, [sp, #20]
 8008d44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008e10 <_svfiprintf_r+0x1fc>
 8008d48:	7821      	ldrb	r1, [r4, #0]
 8008d4a:	2203      	movs	r2, #3
 8008d4c:	4650      	mov	r0, sl
 8008d4e:	f7f7 fa7f 	bl	8000250 <memchr>
 8008d52:	b140      	cbz	r0, 8008d66 <_svfiprintf_r+0x152>
 8008d54:	2340      	movs	r3, #64	; 0x40
 8008d56:	eba0 000a 	sub.w	r0, r0, sl
 8008d5a:	fa03 f000 	lsl.w	r0, r3, r0
 8008d5e:	9b04      	ldr	r3, [sp, #16]
 8008d60:	4303      	orrs	r3, r0
 8008d62:	3401      	adds	r4, #1
 8008d64:	9304      	str	r3, [sp, #16]
 8008d66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d6a:	4826      	ldr	r0, [pc, #152]	; (8008e04 <_svfiprintf_r+0x1f0>)
 8008d6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d70:	2206      	movs	r2, #6
 8008d72:	f7f7 fa6d 	bl	8000250 <memchr>
 8008d76:	2800      	cmp	r0, #0
 8008d78:	d038      	beq.n	8008dec <_svfiprintf_r+0x1d8>
 8008d7a:	4b23      	ldr	r3, [pc, #140]	; (8008e08 <_svfiprintf_r+0x1f4>)
 8008d7c:	bb1b      	cbnz	r3, 8008dc6 <_svfiprintf_r+0x1b2>
 8008d7e:	9b03      	ldr	r3, [sp, #12]
 8008d80:	3307      	adds	r3, #7
 8008d82:	f023 0307 	bic.w	r3, r3, #7
 8008d86:	3308      	adds	r3, #8
 8008d88:	9303      	str	r3, [sp, #12]
 8008d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d8c:	4433      	add	r3, r6
 8008d8e:	9309      	str	r3, [sp, #36]	; 0x24
 8008d90:	e767      	b.n	8008c62 <_svfiprintf_r+0x4e>
 8008d92:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d96:	460c      	mov	r4, r1
 8008d98:	2001      	movs	r0, #1
 8008d9a:	e7a5      	b.n	8008ce8 <_svfiprintf_r+0xd4>
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	3401      	adds	r4, #1
 8008da0:	9305      	str	r3, [sp, #20]
 8008da2:	4619      	mov	r1, r3
 8008da4:	f04f 0c0a 	mov.w	ip, #10
 8008da8:	4620      	mov	r0, r4
 8008daa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dae:	3a30      	subs	r2, #48	; 0x30
 8008db0:	2a09      	cmp	r2, #9
 8008db2:	d903      	bls.n	8008dbc <_svfiprintf_r+0x1a8>
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d0c5      	beq.n	8008d44 <_svfiprintf_r+0x130>
 8008db8:	9105      	str	r1, [sp, #20]
 8008dba:	e7c3      	b.n	8008d44 <_svfiprintf_r+0x130>
 8008dbc:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dc0:	4604      	mov	r4, r0
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	e7f0      	b.n	8008da8 <_svfiprintf_r+0x194>
 8008dc6:	ab03      	add	r3, sp, #12
 8008dc8:	9300      	str	r3, [sp, #0]
 8008dca:	462a      	mov	r2, r5
 8008dcc:	4b0f      	ldr	r3, [pc, #60]	; (8008e0c <_svfiprintf_r+0x1f8>)
 8008dce:	a904      	add	r1, sp, #16
 8008dd0:	4638      	mov	r0, r7
 8008dd2:	f7fe f89d 	bl	8006f10 <_printf_float>
 8008dd6:	1c42      	adds	r2, r0, #1
 8008dd8:	4606      	mov	r6, r0
 8008dda:	d1d6      	bne.n	8008d8a <_svfiprintf_r+0x176>
 8008ddc:	89ab      	ldrh	r3, [r5, #12]
 8008dde:	065b      	lsls	r3, r3, #25
 8008de0:	f53f af2c 	bmi.w	8008c3c <_svfiprintf_r+0x28>
 8008de4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008de6:	b01d      	add	sp, #116	; 0x74
 8008de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dec:	ab03      	add	r3, sp, #12
 8008dee:	9300      	str	r3, [sp, #0]
 8008df0:	462a      	mov	r2, r5
 8008df2:	4b06      	ldr	r3, [pc, #24]	; (8008e0c <_svfiprintf_r+0x1f8>)
 8008df4:	a904      	add	r1, sp, #16
 8008df6:	4638      	mov	r0, r7
 8008df8:	f7fe fb16 	bl	8007428 <_printf_i>
 8008dfc:	e7eb      	b.n	8008dd6 <_svfiprintf_r+0x1c2>
 8008dfe:	bf00      	nop
 8008e00:	08009ca4 	.word	0x08009ca4
 8008e04:	08009cae 	.word	0x08009cae
 8008e08:	08006f11 	.word	0x08006f11
 8008e0c:	08008b5d 	.word	0x08008b5d
 8008e10:	08009caa 	.word	0x08009caa

08008e14 <_sbrk_r>:
 8008e14:	b538      	push	{r3, r4, r5, lr}
 8008e16:	4d06      	ldr	r5, [pc, #24]	; (8008e30 <_sbrk_r+0x1c>)
 8008e18:	2300      	movs	r3, #0
 8008e1a:	4604      	mov	r4, r0
 8008e1c:	4608      	mov	r0, r1
 8008e1e:	602b      	str	r3, [r5, #0]
 8008e20:	f7f9 fba4 	bl	800256c <_sbrk>
 8008e24:	1c43      	adds	r3, r0, #1
 8008e26:	d102      	bne.n	8008e2e <_sbrk_r+0x1a>
 8008e28:	682b      	ldr	r3, [r5, #0]
 8008e2a:	b103      	cbz	r3, 8008e2e <_sbrk_r+0x1a>
 8008e2c:	6023      	str	r3, [r4, #0]
 8008e2e:	bd38      	pop	{r3, r4, r5, pc}
 8008e30:	20000838 	.word	0x20000838

08008e34 <__assert_func>:
 8008e34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e36:	4614      	mov	r4, r2
 8008e38:	461a      	mov	r2, r3
 8008e3a:	4b09      	ldr	r3, [pc, #36]	; (8008e60 <__assert_func+0x2c>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4605      	mov	r5, r0
 8008e40:	68d8      	ldr	r0, [r3, #12]
 8008e42:	b14c      	cbz	r4, 8008e58 <__assert_func+0x24>
 8008e44:	4b07      	ldr	r3, [pc, #28]	; (8008e64 <__assert_func+0x30>)
 8008e46:	9100      	str	r1, [sp, #0]
 8008e48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e4c:	4906      	ldr	r1, [pc, #24]	; (8008e68 <__assert_func+0x34>)
 8008e4e:	462b      	mov	r3, r5
 8008e50:	f000 f80e 	bl	8008e70 <fiprintf>
 8008e54:	f000 faa4 	bl	80093a0 <abort>
 8008e58:	4b04      	ldr	r3, [pc, #16]	; (8008e6c <__assert_func+0x38>)
 8008e5a:	461c      	mov	r4, r3
 8008e5c:	e7f3      	b.n	8008e46 <__assert_func+0x12>
 8008e5e:	bf00      	nop
 8008e60:	2000005c 	.word	0x2000005c
 8008e64:	08009cb5 	.word	0x08009cb5
 8008e68:	08009cc2 	.word	0x08009cc2
 8008e6c:	08009cf0 	.word	0x08009cf0

08008e70 <fiprintf>:
 8008e70:	b40e      	push	{r1, r2, r3}
 8008e72:	b503      	push	{r0, r1, lr}
 8008e74:	4601      	mov	r1, r0
 8008e76:	ab03      	add	r3, sp, #12
 8008e78:	4805      	ldr	r0, [pc, #20]	; (8008e90 <fiprintf+0x20>)
 8008e7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e7e:	6800      	ldr	r0, [r0, #0]
 8008e80:	9301      	str	r3, [sp, #4]
 8008e82:	f000 f88f 	bl	8008fa4 <_vfiprintf_r>
 8008e86:	b002      	add	sp, #8
 8008e88:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e8c:	b003      	add	sp, #12
 8008e8e:	4770      	bx	lr
 8008e90:	2000005c 	.word	0x2000005c

08008e94 <__ascii_mbtowc>:
 8008e94:	b082      	sub	sp, #8
 8008e96:	b901      	cbnz	r1, 8008e9a <__ascii_mbtowc+0x6>
 8008e98:	a901      	add	r1, sp, #4
 8008e9a:	b142      	cbz	r2, 8008eae <__ascii_mbtowc+0x1a>
 8008e9c:	b14b      	cbz	r3, 8008eb2 <__ascii_mbtowc+0x1e>
 8008e9e:	7813      	ldrb	r3, [r2, #0]
 8008ea0:	600b      	str	r3, [r1, #0]
 8008ea2:	7812      	ldrb	r2, [r2, #0]
 8008ea4:	1e10      	subs	r0, r2, #0
 8008ea6:	bf18      	it	ne
 8008ea8:	2001      	movne	r0, #1
 8008eaa:	b002      	add	sp, #8
 8008eac:	4770      	bx	lr
 8008eae:	4610      	mov	r0, r2
 8008eb0:	e7fb      	b.n	8008eaa <__ascii_mbtowc+0x16>
 8008eb2:	f06f 0001 	mvn.w	r0, #1
 8008eb6:	e7f8      	b.n	8008eaa <__ascii_mbtowc+0x16>

08008eb8 <memmove>:
 8008eb8:	4288      	cmp	r0, r1
 8008eba:	b510      	push	{r4, lr}
 8008ebc:	eb01 0402 	add.w	r4, r1, r2
 8008ec0:	d902      	bls.n	8008ec8 <memmove+0x10>
 8008ec2:	4284      	cmp	r4, r0
 8008ec4:	4623      	mov	r3, r4
 8008ec6:	d807      	bhi.n	8008ed8 <memmove+0x20>
 8008ec8:	1e43      	subs	r3, r0, #1
 8008eca:	42a1      	cmp	r1, r4
 8008ecc:	d008      	beq.n	8008ee0 <memmove+0x28>
 8008ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ed2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ed6:	e7f8      	b.n	8008eca <memmove+0x12>
 8008ed8:	4402      	add	r2, r0
 8008eda:	4601      	mov	r1, r0
 8008edc:	428a      	cmp	r2, r1
 8008ede:	d100      	bne.n	8008ee2 <memmove+0x2a>
 8008ee0:	bd10      	pop	{r4, pc}
 8008ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ee6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008eea:	e7f7      	b.n	8008edc <memmove+0x24>

08008eec <__malloc_lock>:
 8008eec:	4801      	ldr	r0, [pc, #4]	; (8008ef4 <__malloc_lock+0x8>)
 8008eee:	f000 bc17 	b.w	8009720 <__retarget_lock_acquire_recursive>
 8008ef2:	bf00      	nop
 8008ef4:	20000840 	.word	0x20000840

08008ef8 <__malloc_unlock>:
 8008ef8:	4801      	ldr	r0, [pc, #4]	; (8008f00 <__malloc_unlock+0x8>)
 8008efa:	f000 bc12 	b.w	8009722 <__retarget_lock_release_recursive>
 8008efe:	bf00      	nop
 8008f00:	20000840 	.word	0x20000840

08008f04 <_realloc_r>:
 8008f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f06:	4607      	mov	r7, r0
 8008f08:	4614      	mov	r4, r2
 8008f0a:	460e      	mov	r6, r1
 8008f0c:	b921      	cbnz	r1, 8008f18 <_realloc_r+0x14>
 8008f0e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008f12:	4611      	mov	r1, r2
 8008f14:	f7ff bdc8 	b.w	8008aa8 <_malloc_r>
 8008f18:	b922      	cbnz	r2, 8008f24 <_realloc_r+0x20>
 8008f1a:	f7ff fd75 	bl	8008a08 <_free_r>
 8008f1e:	4625      	mov	r5, r4
 8008f20:	4628      	mov	r0, r5
 8008f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f24:	f000 fc62 	bl	80097ec <_malloc_usable_size_r>
 8008f28:	42a0      	cmp	r0, r4
 8008f2a:	d20f      	bcs.n	8008f4c <_realloc_r+0x48>
 8008f2c:	4621      	mov	r1, r4
 8008f2e:	4638      	mov	r0, r7
 8008f30:	f7ff fdba 	bl	8008aa8 <_malloc_r>
 8008f34:	4605      	mov	r5, r0
 8008f36:	2800      	cmp	r0, #0
 8008f38:	d0f2      	beq.n	8008f20 <_realloc_r+0x1c>
 8008f3a:	4631      	mov	r1, r6
 8008f3c:	4622      	mov	r2, r4
 8008f3e:	f7fd ff41 	bl	8006dc4 <memcpy>
 8008f42:	4631      	mov	r1, r6
 8008f44:	4638      	mov	r0, r7
 8008f46:	f7ff fd5f 	bl	8008a08 <_free_r>
 8008f4a:	e7e9      	b.n	8008f20 <_realloc_r+0x1c>
 8008f4c:	4635      	mov	r5, r6
 8008f4e:	e7e7      	b.n	8008f20 <_realloc_r+0x1c>

08008f50 <__sfputc_r>:
 8008f50:	6893      	ldr	r3, [r2, #8]
 8008f52:	3b01      	subs	r3, #1
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	b410      	push	{r4}
 8008f58:	6093      	str	r3, [r2, #8]
 8008f5a:	da08      	bge.n	8008f6e <__sfputc_r+0x1e>
 8008f5c:	6994      	ldr	r4, [r2, #24]
 8008f5e:	42a3      	cmp	r3, r4
 8008f60:	db01      	blt.n	8008f66 <__sfputc_r+0x16>
 8008f62:	290a      	cmp	r1, #10
 8008f64:	d103      	bne.n	8008f6e <__sfputc_r+0x1e>
 8008f66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f6a:	f000 b94b 	b.w	8009204 <__swbuf_r>
 8008f6e:	6813      	ldr	r3, [r2, #0]
 8008f70:	1c58      	adds	r0, r3, #1
 8008f72:	6010      	str	r0, [r2, #0]
 8008f74:	7019      	strb	r1, [r3, #0]
 8008f76:	4608      	mov	r0, r1
 8008f78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f7c:	4770      	bx	lr

08008f7e <__sfputs_r>:
 8008f7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f80:	4606      	mov	r6, r0
 8008f82:	460f      	mov	r7, r1
 8008f84:	4614      	mov	r4, r2
 8008f86:	18d5      	adds	r5, r2, r3
 8008f88:	42ac      	cmp	r4, r5
 8008f8a:	d101      	bne.n	8008f90 <__sfputs_r+0x12>
 8008f8c:	2000      	movs	r0, #0
 8008f8e:	e007      	b.n	8008fa0 <__sfputs_r+0x22>
 8008f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f94:	463a      	mov	r2, r7
 8008f96:	4630      	mov	r0, r6
 8008f98:	f7ff ffda 	bl	8008f50 <__sfputc_r>
 8008f9c:	1c43      	adds	r3, r0, #1
 8008f9e:	d1f3      	bne.n	8008f88 <__sfputs_r+0xa>
 8008fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008fa4 <_vfiprintf_r>:
 8008fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa8:	460d      	mov	r5, r1
 8008faa:	b09d      	sub	sp, #116	; 0x74
 8008fac:	4614      	mov	r4, r2
 8008fae:	4698      	mov	r8, r3
 8008fb0:	4606      	mov	r6, r0
 8008fb2:	b118      	cbz	r0, 8008fbc <_vfiprintf_r+0x18>
 8008fb4:	6983      	ldr	r3, [r0, #24]
 8008fb6:	b90b      	cbnz	r3, 8008fbc <_vfiprintf_r+0x18>
 8008fb8:	f000 fb14 	bl	80095e4 <__sinit>
 8008fbc:	4b89      	ldr	r3, [pc, #548]	; (80091e4 <_vfiprintf_r+0x240>)
 8008fbe:	429d      	cmp	r5, r3
 8008fc0:	d11b      	bne.n	8008ffa <_vfiprintf_r+0x56>
 8008fc2:	6875      	ldr	r5, [r6, #4]
 8008fc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008fc6:	07d9      	lsls	r1, r3, #31
 8008fc8:	d405      	bmi.n	8008fd6 <_vfiprintf_r+0x32>
 8008fca:	89ab      	ldrh	r3, [r5, #12]
 8008fcc:	059a      	lsls	r2, r3, #22
 8008fce:	d402      	bmi.n	8008fd6 <_vfiprintf_r+0x32>
 8008fd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fd2:	f000 fba5 	bl	8009720 <__retarget_lock_acquire_recursive>
 8008fd6:	89ab      	ldrh	r3, [r5, #12]
 8008fd8:	071b      	lsls	r3, r3, #28
 8008fda:	d501      	bpl.n	8008fe0 <_vfiprintf_r+0x3c>
 8008fdc:	692b      	ldr	r3, [r5, #16]
 8008fde:	b9eb      	cbnz	r3, 800901c <_vfiprintf_r+0x78>
 8008fe0:	4629      	mov	r1, r5
 8008fe2:	4630      	mov	r0, r6
 8008fe4:	f000 f96e 	bl	80092c4 <__swsetup_r>
 8008fe8:	b1c0      	cbz	r0, 800901c <_vfiprintf_r+0x78>
 8008fea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008fec:	07dc      	lsls	r4, r3, #31
 8008fee:	d50e      	bpl.n	800900e <_vfiprintf_r+0x6a>
 8008ff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ff4:	b01d      	add	sp, #116	; 0x74
 8008ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ffa:	4b7b      	ldr	r3, [pc, #492]	; (80091e8 <_vfiprintf_r+0x244>)
 8008ffc:	429d      	cmp	r5, r3
 8008ffe:	d101      	bne.n	8009004 <_vfiprintf_r+0x60>
 8009000:	68b5      	ldr	r5, [r6, #8]
 8009002:	e7df      	b.n	8008fc4 <_vfiprintf_r+0x20>
 8009004:	4b79      	ldr	r3, [pc, #484]	; (80091ec <_vfiprintf_r+0x248>)
 8009006:	429d      	cmp	r5, r3
 8009008:	bf08      	it	eq
 800900a:	68f5      	ldreq	r5, [r6, #12]
 800900c:	e7da      	b.n	8008fc4 <_vfiprintf_r+0x20>
 800900e:	89ab      	ldrh	r3, [r5, #12]
 8009010:	0598      	lsls	r0, r3, #22
 8009012:	d4ed      	bmi.n	8008ff0 <_vfiprintf_r+0x4c>
 8009014:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009016:	f000 fb84 	bl	8009722 <__retarget_lock_release_recursive>
 800901a:	e7e9      	b.n	8008ff0 <_vfiprintf_r+0x4c>
 800901c:	2300      	movs	r3, #0
 800901e:	9309      	str	r3, [sp, #36]	; 0x24
 8009020:	2320      	movs	r3, #32
 8009022:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009026:	f8cd 800c 	str.w	r8, [sp, #12]
 800902a:	2330      	movs	r3, #48	; 0x30
 800902c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80091f0 <_vfiprintf_r+0x24c>
 8009030:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009034:	f04f 0901 	mov.w	r9, #1
 8009038:	4623      	mov	r3, r4
 800903a:	469a      	mov	sl, r3
 800903c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009040:	b10a      	cbz	r2, 8009046 <_vfiprintf_r+0xa2>
 8009042:	2a25      	cmp	r2, #37	; 0x25
 8009044:	d1f9      	bne.n	800903a <_vfiprintf_r+0x96>
 8009046:	ebba 0b04 	subs.w	fp, sl, r4
 800904a:	d00b      	beq.n	8009064 <_vfiprintf_r+0xc0>
 800904c:	465b      	mov	r3, fp
 800904e:	4622      	mov	r2, r4
 8009050:	4629      	mov	r1, r5
 8009052:	4630      	mov	r0, r6
 8009054:	f7ff ff93 	bl	8008f7e <__sfputs_r>
 8009058:	3001      	adds	r0, #1
 800905a:	f000 80aa 	beq.w	80091b2 <_vfiprintf_r+0x20e>
 800905e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009060:	445a      	add	r2, fp
 8009062:	9209      	str	r2, [sp, #36]	; 0x24
 8009064:	f89a 3000 	ldrb.w	r3, [sl]
 8009068:	2b00      	cmp	r3, #0
 800906a:	f000 80a2 	beq.w	80091b2 <_vfiprintf_r+0x20e>
 800906e:	2300      	movs	r3, #0
 8009070:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009074:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009078:	f10a 0a01 	add.w	sl, sl, #1
 800907c:	9304      	str	r3, [sp, #16]
 800907e:	9307      	str	r3, [sp, #28]
 8009080:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009084:	931a      	str	r3, [sp, #104]	; 0x68
 8009086:	4654      	mov	r4, sl
 8009088:	2205      	movs	r2, #5
 800908a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800908e:	4858      	ldr	r0, [pc, #352]	; (80091f0 <_vfiprintf_r+0x24c>)
 8009090:	f7f7 f8de 	bl	8000250 <memchr>
 8009094:	9a04      	ldr	r2, [sp, #16]
 8009096:	b9d8      	cbnz	r0, 80090d0 <_vfiprintf_r+0x12c>
 8009098:	06d1      	lsls	r1, r2, #27
 800909a:	bf44      	itt	mi
 800909c:	2320      	movmi	r3, #32
 800909e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090a2:	0713      	lsls	r3, r2, #28
 80090a4:	bf44      	itt	mi
 80090a6:	232b      	movmi	r3, #43	; 0x2b
 80090a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090ac:	f89a 3000 	ldrb.w	r3, [sl]
 80090b0:	2b2a      	cmp	r3, #42	; 0x2a
 80090b2:	d015      	beq.n	80090e0 <_vfiprintf_r+0x13c>
 80090b4:	9a07      	ldr	r2, [sp, #28]
 80090b6:	4654      	mov	r4, sl
 80090b8:	2000      	movs	r0, #0
 80090ba:	f04f 0c0a 	mov.w	ip, #10
 80090be:	4621      	mov	r1, r4
 80090c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090c4:	3b30      	subs	r3, #48	; 0x30
 80090c6:	2b09      	cmp	r3, #9
 80090c8:	d94e      	bls.n	8009168 <_vfiprintf_r+0x1c4>
 80090ca:	b1b0      	cbz	r0, 80090fa <_vfiprintf_r+0x156>
 80090cc:	9207      	str	r2, [sp, #28]
 80090ce:	e014      	b.n	80090fa <_vfiprintf_r+0x156>
 80090d0:	eba0 0308 	sub.w	r3, r0, r8
 80090d4:	fa09 f303 	lsl.w	r3, r9, r3
 80090d8:	4313      	orrs	r3, r2
 80090da:	9304      	str	r3, [sp, #16]
 80090dc:	46a2      	mov	sl, r4
 80090de:	e7d2      	b.n	8009086 <_vfiprintf_r+0xe2>
 80090e0:	9b03      	ldr	r3, [sp, #12]
 80090e2:	1d19      	adds	r1, r3, #4
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	9103      	str	r1, [sp, #12]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	bfbb      	ittet	lt
 80090ec:	425b      	neglt	r3, r3
 80090ee:	f042 0202 	orrlt.w	r2, r2, #2
 80090f2:	9307      	strge	r3, [sp, #28]
 80090f4:	9307      	strlt	r3, [sp, #28]
 80090f6:	bfb8      	it	lt
 80090f8:	9204      	strlt	r2, [sp, #16]
 80090fa:	7823      	ldrb	r3, [r4, #0]
 80090fc:	2b2e      	cmp	r3, #46	; 0x2e
 80090fe:	d10c      	bne.n	800911a <_vfiprintf_r+0x176>
 8009100:	7863      	ldrb	r3, [r4, #1]
 8009102:	2b2a      	cmp	r3, #42	; 0x2a
 8009104:	d135      	bne.n	8009172 <_vfiprintf_r+0x1ce>
 8009106:	9b03      	ldr	r3, [sp, #12]
 8009108:	1d1a      	adds	r2, r3, #4
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	9203      	str	r2, [sp, #12]
 800910e:	2b00      	cmp	r3, #0
 8009110:	bfb8      	it	lt
 8009112:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009116:	3402      	adds	r4, #2
 8009118:	9305      	str	r3, [sp, #20]
 800911a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009200 <_vfiprintf_r+0x25c>
 800911e:	7821      	ldrb	r1, [r4, #0]
 8009120:	2203      	movs	r2, #3
 8009122:	4650      	mov	r0, sl
 8009124:	f7f7 f894 	bl	8000250 <memchr>
 8009128:	b140      	cbz	r0, 800913c <_vfiprintf_r+0x198>
 800912a:	2340      	movs	r3, #64	; 0x40
 800912c:	eba0 000a 	sub.w	r0, r0, sl
 8009130:	fa03 f000 	lsl.w	r0, r3, r0
 8009134:	9b04      	ldr	r3, [sp, #16]
 8009136:	4303      	orrs	r3, r0
 8009138:	3401      	adds	r4, #1
 800913a:	9304      	str	r3, [sp, #16]
 800913c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009140:	482c      	ldr	r0, [pc, #176]	; (80091f4 <_vfiprintf_r+0x250>)
 8009142:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009146:	2206      	movs	r2, #6
 8009148:	f7f7 f882 	bl	8000250 <memchr>
 800914c:	2800      	cmp	r0, #0
 800914e:	d03f      	beq.n	80091d0 <_vfiprintf_r+0x22c>
 8009150:	4b29      	ldr	r3, [pc, #164]	; (80091f8 <_vfiprintf_r+0x254>)
 8009152:	bb1b      	cbnz	r3, 800919c <_vfiprintf_r+0x1f8>
 8009154:	9b03      	ldr	r3, [sp, #12]
 8009156:	3307      	adds	r3, #7
 8009158:	f023 0307 	bic.w	r3, r3, #7
 800915c:	3308      	adds	r3, #8
 800915e:	9303      	str	r3, [sp, #12]
 8009160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009162:	443b      	add	r3, r7
 8009164:	9309      	str	r3, [sp, #36]	; 0x24
 8009166:	e767      	b.n	8009038 <_vfiprintf_r+0x94>
 8009168:	fb0c 3202 	mla	r2, ip, r2, r3
 800916c:	460c      	mov	r4, r1
 800916e:	2001      	movs	r0, #1
 8009170:	e7a5      	b.n	80090be <_vfiprintf_r+0x11a>
 8009172:	2300      	movs	r3, #0
 8009174:	3401      	adds	r4, #1
 8009176:	9305      	str	r3, [sp, #20]
 8009178:	4619      	mov	r1, r3
 800917a:	f04f 0c0a 	mov.w	ip, #10
 800917e:	4620      	mov	r0, r4
 8009180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009184:	3a30      	subs	r2, #48	; 0x30
 8009186:	2a09      	cmp	r2, #9
 8009188:	d903      	bls.n	8009192 <_vfiprintf_r+0x1ee>
 800918a:	2b00      	cmp	r3, #0
 800918c:	d0c5      	beq.n	800911a <_vfiprintf_r+0x176>
 800918e:	9105      	str	r1, [sp, #20]
 8009190:	e7c3      	b.n	800911a <_vfiprintf_r+0x176>
 8009192:	fb0c 2101 	mla	r1, ip, r1, r2
 8009196:	4604      	mov	r4, r0
 8009198:	2301      	movs	r3, #1
 800919a:	e7f0      	b.n	800917e <_vfiprintf_r+0x1da>
 800919c:	ab03      	add	r3, sp, #12
 800919e:	9300      	str	r3, [sp, #0]
 80091a0:	462a      	mov	r2, r5
 80091a2:	4b16      	ldr	r3, [pc, #88]	; (80091fc <_vfiprintf_r+0x258>)
 80091a4:	a904      	add	r1, sp, #16
 80091a6:	4630      	mov	r0, r6
 80091a8:	f7fd feb2 	bl	8006f10 <_printf_float>
 80091ac:	4607      	mov	r7, r0
 80091ae:	1c78      	adds	r0, r7, #1
 80091b0:	d1d6      	bne.n	8009160 <_vfiprintf_r+0x1bc>
 80091b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091b4:	07d9      	lsls	r1, r3, #31
 80091b6:	d405      	bmi.n	80091c4 <_vfiprintf_r+0x220>
 80091b8:	89ab      	ldrh	r3, [r5, #12]
 80091ba:	059a      	lsls	r2, r3, #22
 80091bc:	d402      	bmi.n	80091c4 <_vfiprintf_r+0x220>
 80091be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091c0:	f000 faaf 	bl	8009722 <__retarget_lock_release_recursive>
 80091c4:	89ab      	ldrh	r3, [r5, #12]
 80091c6:	065b      	lsls	r3, r3, #25
 80091c8:	f53f af12 	bmi.w	8008ff0 <_vfiprintf_r+0x4c>
 80091cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091ce:	e711      	b.n	8008ff4 <_vfiprintf_r+0x50>
 80091d0:	ab03      	add	r3, sp, #12
 80091d2:	9300      	str	r3, [sp, #0]
 80091d4:	462a      	mov	r2, r5
 80091d6:	4b09      	ldr	r3, [pc, #36]	; (80091fc <_vfiprintf_r+0x258>)
 80091d8:	a904      	add	r1, sp, #16
 80091da:	4630      	mov	r0, r6
 80091dc:	f7fe f924 	bl	8007428 <_printf_i>
 80091e0:	e7e4      	b.n	80091ac <_vfiprintf_r+0x208>
 80091e2:	bf00      	nop
 80091e4:	08009e1c 	.word	0x08009e1c
 80091e8:	08009e3c 	.word	0x08009e3c
 80091ec:	08009dfc 	.word	0x08009dfc
 80091f0:	08009ca4 	.word	0x08009ca4
 80091f4:	08009cae 	.word	0x08009cae
 80091f8:	08006f11 	.word	0x08006f11
 80091fc:	08008f7f 	.word	0x08008f7f
 8009200:	08009caa 	.word	0x08009caa

08009204 <__swbuf_r>:
 8009204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009206:	460e      	mov	r6, r1
 8009208:	4614      	mov	r4, r2
 800920a:	4605      	mov	r5, r0
 800920c:	b118      	cbz	r0, 8009216 <__swbuf_r+0x12>
 800920e:	6983      	ldr	r3, [r0, #24]
 8009210:	b90b      	cbnz	r3, 8009216 <__swbuf_r+0x12>
 8009212:	f000 f9e7 	bl	80095e4 <__sinit>
 8009216:	4b21      	ldr	r3, [pc, #132]	; (800929c <__swbuf_r+0x98>)
 8009218:	429c      	cmp	r4, r3
 800921a:	d12b      	bne.n	8009274 <__swbuf_r+0x70>
 800921c:	686c      	ldr	r4, [r5, #4]
 800921e:	69a3      	ldr	r3, [r4, #24]
 8009220:	60a3      	str	r3, [r4, #8]
 8009222:	89a3      	ldrh	r3, [r4, #12]
 8009224:	071a      	lsls	r2, r3, #28
 8009226:	d52f      	bpl.n	8009288 <__swbuf_r+0x84>
 8009228:	6923      	ldr	r3, [r4, #16]
 800922a:	b36b      	cbz	r3, 8009288 <__swbuf_r+0x84>
 800922c:	6923      	ldr	r3, [r4, #16]
 800922e:	6820      	ldr	r0, [r4, #0]
 8009230:	1ac0      	subs	r0, r0, r3
 8009232:	6963      	ldr	r3, [r4, #20]
 8009234:	b2f6      	uxtb	r6, r6
 8009236:	4283      	cmp	r3, r0
 8009238:	4637      	mov	r7, r6
 800923a:	dc04      	bgt.n	8009246 <__swbuf_r+0x42>
 800923c:	4621      	mov	r1, r4
 800923e:	4628      	mov	r0, r5
 8009240:	f000 f93c 	bl	80094bc <_fflush_r>
 8009244:	bb30      	cbnz	r0, 8009294 <__swbuf_r+0x90>
 8009246:	68a3      	ldr	r3, [r4, #8]
 8009248:	3b01      	subs	r3, #1
 800924a:	60a3      	str	r3, [r4, #8]
 800924c:	6823      	ldr	r3, [r4, #0]
 800924e:	1c5a      	adds	r2, r3, #1
 8009250:	6022      	str	r2, [r4, #0]
 8009252:	701e      	strb	r6, [r3, #0]
 8009254:	6963      	ldr	r3, [r4, #20]
 8009256:	3001      	adds	r0, #1
 8009258:	4283      	cmp	r3, r0
 800925a:	d004      	beq.n	8009266 <__swbuf_r+0x62>
 800925c:	89a3      	ldrh	r3, [r4, #12]
 800925e:	07db      	lsls	r3, r3, #31
 8009260:	d506      	bpl.n	8009270 <__swbuf_r+0x6c>
 8009262:	2e0a      	cmp	r6, #10
 8009264:	d104      	bne.n	8009270 <__swbuf_r+0x6c>
 8009266:	4621      	mov	r1, r4
 8009268:	4628      	mov	r0, r5
 800926a:	f000 f927 	bl	80094bc <_fflush_r>
 800926e:	b988      	cbnz	r0, 8009294 <__swbuf_r+0x90>
 8009270:	4638      	mov	r0, r7
 8009272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009274:	4b0a      	ldr	r3, [pc, #40]	; (80092a0 <__swbuf_r+0x9c>)
 8009276:	429c      	cmp	r4, r3
 8009278:	d101      	bne.n	800927e <__swbuf_r+0x7a>
 800927a:	68ac      	ldr	r4, [r5, #8]
 800927c:	e7cf      	b.n	800921e <__swbuf_r+0x1a>
 800927e:	4b09      	ldr	r3, [pc, #36]	; (80092a4 <__swbuf_r+0xa0>)
 8009280:	429c      	cmp	r4, r3
 8009282:	bf08      	it	eq
 8009284:	68ec      	ldreq	r4, [r5, #12]
 8009286:	e7ca      	b.n	800921e <__swbuf_r+0x1a>
 8009288:	4621      	mov	r1, r4
 800928a:	4628      	mov	r0, r5
 800928c:	f000 f81a 	bl	80092c4 <__swsetup_r>
 8009290:	2800      	cmp	r0, #0
 8009292:	d0cb      	beq.n	800922c <__swbuf_r+0x28>
 8009294:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009298:	e7ea      	b.n	8009270 <__swbuf_r+0x6c>
 800929a:	bf00      	nop
 800929c:	08009e1c 	.word	0x08009e1c
 80092a0:	08009e3c 	.word	0x08009e3c
 80092a4:	08009dfc 	.word	0x08009dfc

080092a8 <__ascii_wctomb>:
 80092a8:	b149      	cbz	r1, 80092be <__ascii_wctomb+0x16>
 80092aa:	2aff      	cmp	r2, #255	; 0xff
 80092ac:	bf85      	ittet	hi
 80092ae:	238a      	movhi	r3, #138	; 0x8a
 80092b0:	6003      	strhi	r3, [r0, #0]
 80092b2:	700a      	strbls	r2, [r1, #0]
 80092b4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80092b8:	bf98      	it	ls
 80092ba:	2001      	movls	r0, #1
 80092bc:	4770      	bx	lr
 80092be:	4608      	mov	r0, r1
 80092c0:	4770      	bx	lr
	...

080092c4 <__swsetup_r>:
 80092c4:	4b32      	ldr	r3, [pc, #200]	; (8009390 <__swsetup_r+0xcc>)
 80092c6:	b570      	push	{r4, r5, r6, lr}
 80092c8:	681d      	ldr	r5, [r3, #0]
 80092ca:	4606      	mov	r6, r0
 80092cc:	460c      	mov	r4, r1
 80092ce:	b125      	cbz	r5, 80092da <__swsetup_r+0x16>
 80092d0:	69ab      	ldr	r3, [r5, #24]
 80092d2:	b913      	cbnz	r3, 80092da <__swsetup_r+0x16>
 80092d4:	4628      	mov	r0, r5
 80092d6:	f000 f985 	bl	80095e4 <__sinit>
 80092da:	4b2e      	ldr	r3, [pc, #184]	; (8009394 <__swsetup_r+0xd0>)
 80092dc:	429c      	cmp	r4, r3
 80092de:	d10f      	bne.n	8009300 <__swsetup_r+0x3c>
 80092e0:	686c      	ldr	r4, [r5, #4]
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092e8:	0719      	lsls	r1, r3, #28
 80092ea:	d42c      	bmi.n	8009346 <__swsetup_r+0x82>
 80092ec:	06dd      	lsls	r5, r3, #27
 80092ee:	d411      	bmi.n	8009314 <__swsetup_r+0x50>
 80092f0:	2309      	movs	r3, #9
 80092f2:	6033      	str	r3, [r6, #0]
 80092f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80092f8:	81a3      	strh	r3, [r4, #12]
 80092fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092fe:	e03e      	b.n	800937e <__swsetup_r+0xba>
 8009300:	4b25      	ldr	r3, [pc, #148]	; (8009398 <__swsetup_r+0xd4>)
 8009302:	429c      	cmp	r4, r3
 8009304:	d101      	bne.n	800930a <__swsetup_r+0x46>
 8009306:	68ac      	ldr	r4, [r5, #8]
 8009308:	e7eb      	b.n	80092e2 <__swsetup_r+0x1e>
 800930a:	4b24      	ldr	r3, [pc, #144]	; (800939c <__swsetup_r+0xd8>)
 800930c:	429c      	cmp	r4, r3
 800930e:	bf08      	it	eq
 8009310:	68ec      	ldreq	r4, [r5, #12]
 8009312:	e7e6      	b.n	80092e2 <__swsetup_r+0x1e>
 8009314:	0758      	lsls	r0, r3, #29
 8009316:	d512      	bpl.n	800933e <__swsetup_r+0x7a>
 8009318:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800931a:	b141      	cbz	r1, 800932e <__swsetup_r+0x6a>
 800931c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009320:	4299      	cmp	r1, r3
 8009322:	d002      	beq.n	800932a <__swsetup_r+0x66>
 8009324:	4630      	mov	r0, r6
 8009326:	f7ff fb6f 	bl	8008a08 <_free_r>
 800932a:	2300      	movs	r3, #0
 800932c:	6363      	str	r3, [r4, #52]	; 0x34
 800932e:	89a3      	ldrh	r3, [r4, #12]
 8009330:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009334:	81a3      	strh	r3, [r4, #12]
 8009336:	2300      	movs	r3, #0
 8009338:	6063      	str	r3, [r4, #4]
 800933a:	6923      	ldr	r3, [r4, #16]
 800933c:	6023      	str	r3, [r4, #0]
 800933e:	89a3      	ldrh	r3, [r4, #12]
 8009340:	f043 0308 	orr.w	r3, r3, #8
 8009344:	81a3      	strh	r3, [r4, #12]
 8009346:	6923      	ldr	r3, [r4, #16]
 8009348:	b94b      	cbnz	r3, 800935e <__swsetup_r+0x9a>
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009354:	d003      	beq.n	800935e <__swsetup_r+0x9a>
 8009356:	4621      	mov	r1, r4
 8009358:	4630      	mov	r0, r6
 800935a:	f000 fa07 	bl	800976c <__smakebuf_r>
 800935e:	89a0      	ldrh	r0, [r4, #12]
 8009360:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009364:	f010 0301 	ands.w	r3, r0, #1
 8009368:	d00a      	beq.n	8009380 <__swsetup_r+0xbc>
 800936a:	2300      	movs	r3, #0
 800936c:	60a3      	str	r3, [r4, #8]
 800936e:	6963      	ldr	r3, [r4, #20]
 8009370:	425b      	negs	r3, r3
 8009372:	61a3      	str	r3, [r4, #24]
 8009374:	6923      	ldr	r3, [r4, #16]
 8009376:	b943      	cbnz	r3, 800938a <__swsetup_r+0xc6>
 8009378:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800937c:	d1ba      	bne.n	80092f4 <__swsetup_r+0x30>
 800937e:	bd70      	pop	{r4, r5, r6, pc}
 8009380:	0781      	lsls	r1, r0, #30
 8009382:	bf58      	it	pl
 8009384:	6963      	ldrpl	r3, [r4, #20]
 8009386:	60a3      	str	r3, [r4, #8]
 8009388:	e7f4      	b.n	8009374 <__swsetup_r+0xb0>
 800938a:	2000      	movs	r0, #0
 800938c:	e7f7      	b.n	800937e <__swsetup_r+0xba>
 800938e:	bf00      	nop
 8009390:	2000005c 	.word	0x2000005c
 8009394:	08009e1c 	.word	0x08009e1c
 8009398:	08009e3c 	.word	0x08009e3c
 800939c:	08009dfc 	.word	0x08009dfc

080093a0 <abort>:
 80093a0:	b508      	push	{r3, lr}
 80093a2:	2006      	movs	r0, #6
 80093a4:	f000 fa52 	bl	800984c <raise>
 80093a8:	2001      	movs	r0, #1
 80093aa:	f7f9 f867 	bl	800247c <_exit>
	...

080093b0 <__sflush_r>:
 80093b0:	898a      	ldrh	r2, [r1, #12]
 80093b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093b6:	4605      	mov	r5, r0
 80093b8:	0710      	lsls	r0, r2, #28
 80093ba:	460c      	mov	r4, r1
 80093bc:	d458      	bmi.n	8009470 <__sflush_r+0xc0>
 80093be:	684b      	ldr	r3, [r1, #4]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	dc05      	bgt.n	80093d0 <__sflush_r+0x20>
 80093c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	dc02      	bgt.n	80093d0 <__sflush_r+0x20>
 80093ca:	2000      	movs	r0, #0
 80093cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80093d2:	2e00      	cmp	r6, #0
 80093d4:	d0f9      	beq.n	80093ca <__sflush_r+0x1a>
 80093d6:	2300      	movs	r3, #0
 80093d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80093dc:	682f      	ldr	r7, [r5, #0]
 80093de:	602b      	str	r3, [r5, #0]
 80093e0:	d032      	beq.n	8009448 <__sflush_r+0x98>
 80093e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80093e4:	89a3      	ldrh	r3, [r4, #12]
 80093e6:	075a      	lsls	r2, r3, #29
 80093e8:	d505      	bpl.n	80093f6 <__sflush_r+0x46>
 80093ea:	6863      	ldr	r3, [r4, #4]
 80093ec:	1ac0      	subs	r0, r0, r3
 80093ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80093f0:	b10b      	cbz	r3, 80093f6 <__sflush_r+0x46>
 80093f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80093f4:	1ac0      	subs	r0, r0, r3
 80093f6:	2300      	movs	r3, #0
 80093f8:	4602      	mov	r2, r0
 80093fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80093fc:	6a21      	ldr	r1, [r4, #32]
 80093fe:	4628      	mov	r0, r5
 8009400:	47b0      	blx	r6
 8009402:	1c43      	adds	r3, r0, #1
 8009404:	89a3      	ldrh	r3, [r4, #12]
 8009406:	d106      	bne.n	8009416 <__sflush_r+0x66>
 8009408:	6829      	ldr	r1, [r5, #0]
 800940a:	291d      	cmp	r1, #29
 800940c:	d82c      	bhi.n	8009468 <__sflush_r+0xb8>
 800940e:	4a2a      	ldr	r2, [pc, #168]	; (80094b8 <__sflush_r+0x108>)
 8009410:	40ca      	lsrs	r2, r1
 8009412:	07d6      	lsls	r6, r2, #31
 8009414:	d528      	bpl.n	8009468 <__sflush_r+0xb8>
 8009416:	2200      	movs	r2, #0
 8009418:	6062      	str	r2, [r4, #4]
 800941a:	04d9      	lsls	r1, r3, #19
 800941c:	6922      	ldr	r2, [r4, #16]
 800941e:	6022      	str	r2, [r4, #0]
 8009420:	d504      	bpl.n	800942c <__sflush_r+0x7c>
 8009422:	1c42      	adds	r2, r0, #1
 8009424:	d101      	bne.n	800942a <__sflush_r+0x7a>
 8009426:	682b      	ldr	r3, [r5, #0]
 8009428:	b903      	cbnz	r3, 800942c <__sflush_r+0x7c>
 800942a:	6560      	str	r0, [r4, #84]	; 0x54
 800942c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800942e:	602f      	str	r7, [r5, #0]
 8009430:	2900      	cmp	r1, #0
 8009432:	d0ca      	beq.n	80093ca <__sflush_r+0x1a>
 8009434:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009438:	4299      	cmp	r1, r3
 800943a:	d002      	beq.n	8009442 <__sflush_r+0x92>
 800943c:	4628      	mov	r0, r5
 800943e:	f7ff fae3 	bl	8008a08 <_free_r>
 8009442:	2000      	movs	r0, #0
 8009444:	6360      	str	r0, [r4, #52]	; 0x34
 8009446:	e7c1      	b.n	80093cc <__sflush_r+0x1c>
 8009448:	6a21      	ldr	r1, [r4, #32]
 800944a:	2301      	movs	r3, #1
 800944c:	4628      	mov	r0, r5
 800944e:	47b0      	blx	r6
 8009450:	1c41      	adds	r1, r0, #1
 8009452:	d1c7      	bne.n	80093e4 <__sflush_r+0x34>
 8009454:	682b      	ldr	r3, [r5, #0]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d0c4      	beq.n	80093e4 <__sflush_r+0x34>
 800945a:	2b1d      	cmp	r3, #29
 800945c:	d001      	beq.n	8009462 <__sflush_r+0xb2>
 800945e:	2b16      	cmp	r3, #22
 8009460:	d101      	bne.n	8009466 <__sflush_r+0xb6>
 8009462:	602f      	str	r7, [r5, #0]
 8009464:	e7b1      	b.n	80093ca <__sflush_r+0x1a>
 8009466:	89a3      	ldrh	r3, [r4, #12]
 8009468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800946c:	81a3      	strh	r3, [r4, #12]
 800946e:	e7ad      	b.n	80093cc <__sflush_r+0x1c>
 8009470:	690f      	ldr	r7, [r1, #16]
 8009472:	2f00      	cmp	r7, #0
 8009474:	d0a9      	beq.n	80093ca <__sflush_r+0x1a>
 8009476:	0793      	lsls	r3, r2, #30
 8009478:	680e      	ldr	r6, [r1, #0]
 800947a:	bf08      	it	eq
 800947c:	694b      	ldreq	r3, [r1, #20]
 800947e:	600f      	str	r7, [r1, #0]
 8009480:	bf18      	it	ne
 8009482:	2300      	movne	r3, #0
 8009484:	eba6 0807 	sub.w	r8, r6, r7
 8009488:	608b      	str	r3, [r1, #8]
 800948a:	f1b8 0f00 	cmp.w	r8, #0
 800948e:	dd9c      	ble.n	80093ca <__sflush_r+0x1a>
 8009490:	6a21      	ldr	r1, [r4, #32]
 8009492:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009494:	4643      	mov	r3, r8
 8009496:	463a      	mov	r2, r7
 8009498:	4628      	mov	r0, r5
 800949a:	47b0      	blx	r6
 800949c:	2800      	cmp	r0, #0
 800949e:	dc06      	bgt.n	80094ae <__sflush_r+0xfe>
 80094a0:	89a3      	ldrh	r3, [r4, #12]
 80094a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094a6:	81a3      	strh	r3, [r4, #12]
 80094a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80094ac:	e78e      	b.n	80093cc <__sflush_r+0x1c>
 80094ae:	4407      	add	r7, r0
 80094b0:	eba8 0800 	sub.w	r8, r8, r0
 80094b4:	e7e9      	b.n	800948a <__sflush_r+0xda>
 80094b6:	bf00      	nop
 80094b8:	20400001 	.word	0x20400001

080094bc <_fflush_r>:
 80094bc:	b538      	push	{r3, r4, r5, lr}
 80094be:	690b      	ldr	r3, [r1, #16]
 80094c0:	4605      	mov	r5, r0
 80094c2:	460c      	mov	r4, r1
 80094c4:	b913      	cbnz	r3, 80094cc <_fflush_r+0x10>
 80094c6:	2500      	movs	r5, #0
 80094c8:	4628      	mov	r0, r5
 80094ca:	bd38      	pop	{r3, r4, r5, pc}
 80094cc:	b118      	cbz	r0, 80094d6 <_fflush_r+0x1a>
 80094ce:	6983      	ldr	r3, [r0, #24]
 80094d0:	b90b      	cbnz	r3, 80094d6 <_fflush_r+0x1a>
 80094d2:	f000 f887 	bl	80095e4 <__sinit>
 80094d6:	4b14      	ldr	r3, [pc, #80]	; (8009528 <_fflush_r+0x6c>)
 80094d8:	429c      	cmp	r4, r3
 80094da:	d11b      	bne.n	8009514 <_fflush_r+0x58>
 80094dc:	686c      	ldr	r4, [r5, #4]
 80094de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d0ef      	beq.n	80094c6 <_fflush_r+0xa>
 80094e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80094e8:	07d0      	lsls	r0, r2, #31
 80094ea:	d404      	bmi.n	80094f6 <_fflush_r+0x3a>
 80094ec:	0599      	lsls	r1, r3, #22
 80094ee:	d402      	bmi.n	80094f6 <_fflush_r+0x3a>
 80094f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80094f2:	f000 f915 	bl	8009720 <__retarget_lock_acquire_recursive>
 80094f6:	4628      	mov	r0, r5
 80094f8:	4621      	mov	r1, r4
 80094fa:	f7ff ff59 	bl	80093b0 <__sflush_r>
 80094fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009500:	07da      	lsls	r2, r3, #31
 8009502:	4605      	mov	r5, r0
 8009504:	d4e0      	bmi.n	80094c8 <_fflush_r+0xc>
 8009506:	89a3      	ldrh	r3, [r4, #12]
 8009508:	059b      	lsls	r3, r3, #22
 800950a:	d4dd      	bmi.n	80094c8 <_fflush_r+0xc>
 800950c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800950e:	f000 f908 	bl	8009722 <__retarget_lock_release_recursive>
 8009512:	e7d9      	b.n	80094c8 <_fflush_r+0xc>
 8009514:	4b05      	ldr	r3, [pc, #20]	; (800952c <_fflush_r+0x70>)
 8009516:	429c      	cmp	r4, r3
 8009518:	d101      	bne.n	800951e <_fflush_r+0x62>
 800951a:	68ac      	ldr	r4, [r5, #8]
 800951c:	e7df      	b.n	80094de <_fflush_r+0x22>
 800951e:	4b04      	ldr	r3, [pc, #16]	; (8009530 <_fflush_r+0x74>)
 8009520:	429c      	cmp	r4, r3
 8009522:	bf08      	it	eq
 8009524:	68ec      	ldreq	r4, [r5, #12]
 8009526:	e7da      	b.n	80094de <_fflush_r+0x22>
 8009528:	08009e1c 	.word	0x08009e1c
 800952c:	08009e3c 	.word	0x08009e3c
 8009530:	08009dfc 	.word	0x08009dfc

08009534 <std>:
 8009534:	2300      	movs	r3, #0
 8009536:	b510      	push	{r4, lr}
 8009538:	4604      	mov	r4, r0
 800953a:	e9c0 3300 	strd	r3, r3, [r0]
 800953e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009542:	6083      	str	r3, [r0, #8]
 8009544:	8181      	strh	r1, [r0, #12]
 8009546:	6643      	str	r3, [r0, #100]	; 0x64
 8009548:	81c2      	strh	r2, [r0, #14]
 800954a:	6183      	str	r3, [r0, #24]
 800954c:	4619      	mov	r1, r3
 800954e:	2208      	movs	r2, #8
 8009550:	305c      	adds	r0, #92	; 0x5c
 8009552:	f7fd fc45 	bl	8006de0 <memset>
 8009556:	4b05      	ldr	r3, [pc, #20]	; (800956c <std+0x38>)
 8009558:	6263      	str	r3, [r4, #36]	; 0x24
 800955a:	4b05      	ldr	r3, [pc, #20]	; (8009570 <std+0x3c>)
 800955c:	62a3      	str	r3, [r4, #40]	; 0x28
 800955e:	4b05      	ldr	r3, [pc, #20]	; (8009574 <std+0x40>)
 8009560:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009562:	4b05      	ldr	r3, [pc, #20]	; (8009578 <std+0x44>)
 8009564:	6224      	str	r4, [r4, #32]
 8009566:	6323      	str	r3, [r4, #48]	; 0x30
 8009568:	bd10      	pop	{r4, pc}
 800956a:	bf00      	nop
 800956c:	08009885 	.word	0x08009885
 8009570:	080098a7 	.word	0x080098a7
 8009574:	080098df 	.word	0x080098df
 8009578:	08009903 	.word	0x08009903

0800957c <_cleanup_r>:
 800957c:	4901      	ldr	r1, [pc, #4]	; (8009584 <_cleanup_r+0x8>)
 800957e:	f000 b8af 	b.w	80096e0 <_fwalk_reent>
 8009582:	bf00      	nop
 8009584:	080094bd 	.word	0x080094bd

08009588 <__sfmoreglue>:
 8009588:	b570      	push	{r4, r5, r6, lr}
 800958a:	1e4a      	subs	r2, r1, #1
 800958c:	2568      	movs	r5, #104	; 0x68
 800958e:	4355      	muls	r5, r2
 8009590:	460e      	mov	r6, r1
 8009592:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009596:	f7ff fa87 	bl	8008aa8 <_malloc_r>
 800959a:	4604      	mov	r4, r0
 800959c:	b140      	cbz	r0, 80095b0 <__sfmoreglue+0x28>
 800959e:	2100      	movs	r1, #0
 80095a0:	e9c0 1600 	strd	r1, r6, [r0]
 80095a4:	300c      	adds	r0, #12
 80095a6:	60a0      	str	r0, [r4, #8]
 80095a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80095ac:	f7fd fc18 	bl	8006de0 <memset>
 80095b0:	4620      	mov	r0, r4
 80095b2:	bd70      	pop	{r4, r5, r6, pc}

080095b4 <__sfp_lock_acquire>:
 80095b4:	4801      	ldr	r0, [pc, #4]	; (80095bc <__sfp_lock_acquire+0x8>)
 80095b6:	f000 b8b3 	b.w	8009720 <__retarget_lock_acquire_recursive>
 80095ba:	bf00      	nop
 80095bc:	20000844 	.word	0x20000844

080095c0 <__sfp_lock_release>:
 80095c0:	4801      	ldr	r0, [pc, #4]	; (80095c8 <__sfp_lock_release+0x8>)
 80095c2:	f000 b8ae 	b.w	8009722 <__retarget_lock_release_recursive>
 80095c6:	bf00      	nop
 80095c8:	20000844 	.word	0x20000844

080095cc <__sinit_lock_acquire>:
 80095cc:	4801      	ldr	r0, [pc, #4]	; (80095d4 <__sinit_lock_acquire+0x8>)
 80095ce:	f000 b8a7 	b.w	8009720 <__retarget_lock_acquire_recursive>
 80095d2:	bf00      	nop
 80095d4:	2000083f 	.word	0x2000083f

080095d8 <__sinit_lock_release>:
 80095d8:	4801      	ldr	r0, [pc, #4]	; (80095e0 <__sinit_lock_release+0x8>)
 80095da:	f000 b8a2 	b.w	8009722 <__retarget_lock_release_recursive>
 80095de:	bf00      	nop
 80095e0:	2000083f 	.word	0x2000083f

080095e4 <__sinit>:
 80095e4:	b510      	push	{r4, lr}
 80095e6:	4604      	mov	r4, r0
 80095e8:	f7ff fff0 	bl	80095cc <__sinit_lock_acquire>
 80095ec:	69a3      	ldr	r3, [r4, #24]
 80095ee:	b11b      	cbz	r3, 80095f8 <__sinit+0x14>
 80095f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095f4:	f7ff bff0 	b.w	80095d8 <__sinit_lock_release>
 80095f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80095fc:	6523      	str	r3, [r4, #80]	; 0x50
 80095fe:	4b13      	ldr	r3, [pc, #76]	; (800964c <__sinit+0x68>)
 8009600:	4a13      	ldr	r2, [pc, #76]	; (8009650 <__sinit+0x6c>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	62a2      	str	r2, [r4, #40]	; 0x28
 8009606:	42a3      	cmp	r3, r4
 8009608:	bf04      	itt	eq
 800960a:	2301      	moveq	r3, #1
 800960c:	61a3      	streq	r3, [r4, #24]
 800960e:	4620      	mov	r0, r4
 8009610:	f000 f820 	bl	8009654 <__sfp>
 8009614:	6060      	str	r0, [r4, #4]
 8009616:	4620      	mov	r0, r4
 8009618:	f000 f81c 	bl	8009654 <__sfp>
 800961c:	60a0      	str	r0, [r4, #8]
 800961e:	4620      	mov	r0, r4
 8009620:	f000 f818 	bl	8009654 <__sfp>
 8009624:	2200      	movs	r2, #0
 8009626:	60e0      	str	r0, [r4, #12]
 8009628:	2104      	movs	r1, #4
 800962a:	6860      	ldr	r0, [r4, #4]
 800962c:	f7ff ff82 	bl	8009534 <std>
 8009630:	68a0      	ldr	r0, [r4, #8]
 8009632:	2201      	movs	r2, #1
 8009634:	2109      	movs	r1, #9
 8009636:	f7ff ff7d 	bl	8009534 <std>
 800963a:	68e0      	ldr	r0, [r4, #12]
 800963c:	2202      	movs	r2, #2
 800963e:	2112      	movs	r1, #18
 8009640:	f7ff ff78 	bl	8009534 <std>
 8009644:	2301      	movs	r3, #1
 8009646:	61a3      	str	r3, [r4, #24]
 8009648:	e7d2      	b.n	80095f0 <__sinit+0xc>
 800964a:	bf00      	nop
 800964c:	08009a7c 	.word	0x08009a7c
 8009650:	0800957d 	.word	0x0800957d

08009654 <__sfp>:
 8009654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009656:	4607      	mov	r7, r0
 8009658:	f7ff ffac 	bl	80095b4 <__sfp_lock_acquire>
 800965c:	4b1e      	ldr	r3, [pc, #120]	; (80096d8 <__sfp+0x84>)
 800965e:	681e      	ldr	r6, [r3, #0]
 8009660:	69b3      	ldr	r3, [r6, #24]
 8009662:	b913      	cbnz	r3, 800966a <__sfp+0x16>
 8009664:	4630      	mov	r0, r6
 8009666:	f7ff ffbd 	bl	80095e4 <__sinit>
 800966a:	3648      	adds	r6, #72	; 0x48
 800966c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009670:	3b01      	subs	r3, #1
 8009672:	d503      	bpl.n	800967c <__sfp+0x28>
 8009674:	6833      	ldr	r3, [r6, #0]
 8009676:	b30b      	cbz	r3, 80096bc <__sfp+0x68>
 8009678:	6836      	ldr	r6, [r6, #0]
 800967a:	e7f7      	b.n	800966c <__sfp+0x18>
 800967c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009680:	b9d5      	cbnz	r5, 80096b8 <__sfp+0x64>
 8009682:	4b16      	ldr	r3, [pc, #88]	; (80096dc <__sfp+0x88>)
 8009684:	60e3      	str	r3, [r4, #12]
 8009686:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800968a:	6665      	str	r5, [r4, #100]	; 0x64
 800968c:	f000 f847 	bl	800971e <__retarget_lock_init_recursive>
 8009690:	f7ff ff96 	bl	80095c0 <__sfp_lock_release>
 8009694:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009698:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800969c:	6025      	str	r5, [r4, #0]
 800969e:	61a5      	str	r5, [r4, #24]
 80096a0:	2208      	movs	r2, #8
 80096a2:	4629      	mov	r1, r5
 80096a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80096a8:	f7fd fb9a 	bl	8006de0 <memset>
 80096ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80096b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80096b4:	4620      	mov	r0, r4
 80096b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096b8:	3468      	adds	r4, #104	; 0x68
 80096ba:	e7d9      	b.n	8009670 <__sfp+0x1c>
 80096bc:	2104      	movs	r1, #4
 80096be:	4638      	mov	r0, r7
 80096c0:	f7ff ff62 	bl	8009588 <__sfmoreglue>
 80096c4:	4604      	mov	r4, r0
 80096c6:	6030      	str	r0, [r6, #0]
 80096c8:	2800      	cmp	r0, #0
 80096ca:	d1d5      	bne.n	8009678 <__sfp+0x24>
 80096cc:	f7ff ff78 	bl	80095c0 <__sfp_lock_release>
 80096d0:	230c      	movs	r3, #12
 80096d2:	603b      	str	r3, [r7, #0]
 80096d4:	e7ee      	b.n	80096b4 <__sfp+0x60>
 80096d6:	bf00      	nop
 80096d8:	08009a7c 	.word	0x08009a7c
 80096dc:	ffff0001 	.word	0xffff0001

080096e0 <_fwalk_reent>:
 80096e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096e4:	4606      	mov	r6, r0
 80096e6:	4688      	mov	r8, r1
 80096e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80096ec:	2700      	movs	r7, #0
 80096ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80096f2:	f1b9 0901 	subs.w	r9, r9, #1
 80096f6:	d505      	bpl.n	8009704 <_fwalk_reent+0x24>
 80096f8:	6824      	ldr	r4, [r4, #0]
 80096fa:	2c00      	cmp	r4, #0
 80096fc:	d1f7      	bne.n	80096ee <_fwalk_reent+0xe>
 80096fe:	4638      	mov	r0, r7
 8009700:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009704:	89ab      	ldrh	r3, [r5, #12]
 8009706:	2b01      	cmp	r3, #1
 8009708:	d907      	bls.n	800971a <_fwalk_reent+0x3a>
 800970a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800970e:	3301      	adds	r3, #1
 8009710:	d003      	beq.n	800971a <_fwalk_reent+0x3a>
 8009712:	4629      	mov	r1, r5
 8009714:	4630      	mov	r0, r6
 8009716:	47c0      	blx	r8
 8009718:	4307      	orrs	r7, r0
 800971a:	3568      	adds	r5, #104	; 0x68
 800971c:	e7e9      	b.n	80096f2 <_fwalk_reent+0x12>

0800971e <__retarget_lock_init_recursive>:
 800971e:	4770      	bx	lr

08009720 <__retarget_lock_acquire_recursive>:
 8009720:	4770      	bx	lr

08009722 <__retarget_lock_release_recursive>:
 8009722:	4770      	bx	lr

08009724 <__swhatbuf_r>:
 8009724:	b570      	push	{r4, r5, r6, lr}
 8009726:	460e      	mov	r6, r1
 8009728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800972c:	2900      	cmp	r1, #0
 800972e:	b096      	sub	sp, #88	; 0x58
 8009730:	4614      	mov	r4, r2
 8009732:	461d      	mov	r5, r3
 8009734:	da07      	bge.n	8009746 <__swhatbuf_r+0x22>
 8009736:	2300      	movs	r3, #0
 8009738:	602b      	str	r3, [r5, #0]
 800973a:	89b3      	ldrh	r3, [r6, #12]
 800973c:	061a      	lsls	r2, r3, #24
 800973e:	d410      	bmi.n	8009762 <__swhatbuf_r+0x3e>
 8009740:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009744:	e00e      	b.n	8009764 <__swhatbuf_r+0x40>
 8009746:	466a      	mov	r2, sp
 8009748:	f000 f902 	bl	8009950 <_fstat_r>
 800974c:	2800      	cmp	r0, #0
 800974e:	dbf2      	blt.n	8009736 <__swhatbuf_r+0x12>
 8009750:	9a01      	ldr	r2, [sp, #4]
 8009752:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009756:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800975a:	425a      	negs	r2, r3
 800975c:	415a      	adcs	r2, r3
 800975e:	602a      	str	r2, [r5, #0]
 8009760:	e7ee      	b.n	8009740 <__swhatbuf_r+0x1c>
 8009762:	2340      	movs	r3, #64	; 0x40
 8009764:	2000      	movs	r0, #0
 8009766:	6023      	str	r3, [r4, #0]
 8009768:	b016      	add	sp, #88	; 0x58
 800976a:	bd70      	pop	{r4, r5, r6, pc}

0800976c <__smakebuf_r>:
 800976c:	898b      	ldrh	r3, [r1, #12]
 800976e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009770:	079d      	lsls	r5, r3, #30
 8009772:	4606      	mov	r6, r0
 8009774:	460c      	mov	r4, r1
 8009776:	d507      	bpl.n	8009788 <__smakebuf_r+0x1c>
 8009778:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800977c:	6023      	str	r3, [r4, #0]
 800977e:	6123      	str	r3, [r4, #16]
 8009780:	2301      	movs	r3, #1
 8009782:	6163      	str	r3, [r4, #20]
 8009784:	b002      	add	sp, #8
 8009786:	bd70      	pop	{r4, r5, r6, pc}
 8009788:	ab01      	add	r3, sp, #4
 800978a:	466a      	mov	r2, sp
 800978c:	f7ff ffca 	bl	8009724 <__swhatbuf_r>
 8009790:	9900      	ldr	r1, [sp, #0]
 8009792:	4605      	mov	r5, r0
 8009794:	4630      	mov	r0, r6
 8009796:	f7ff f987 	bl	8008aa8 <_malloc_r>
 800979a:	b948      	cbnz	r0, 80097b0 <__smakebuf_r+0x44>
 800979c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097a0:	059a      	lsls	r2, r3, #22
 80097a2:	d4ef      	bmi.n	8009784 <__smakebuf_r+0x18>
 80097a4:	f023 0303 	bic.w	r3, r3, #3
 80097a8:	f043 0302 	orr.w	r3, r3, #2
 80097ac:	81a3      	strh	r3, [r4, #12]
 80097ae:	e7e3      	b.n	8009778 <__smakebuf_r+0xc>
 80097b0:	4b0d      	ldr	r3, [pc, #52]	; (80097e8 <__smakebuf_r+0x7c>)
 80097b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	6020      	str	r0, [r4, #0]
 80097b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097bc:	81a3      	strh	r3, [r4, #12]
 80097be:	9b00      	ldr	r3, [sp, #0]
 80097c0:	6163      	str	r3, [r4, #20]
 80097c2:	9b01      	ldr	r3, [sp, #4]
 80097c4:	6120      	str	r0, [r4, #16]
 80097c6:	b15b      	cbz	r3, 80097e0 <__smakebuf_r+0x74>
 80097c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097cc:	4630      	mov	r0, r6
 80097ce:	f000 f8d1 	bl	8009974 <_isatty_r>
 80097d2:	b128      	cbz	r0, 80097e0 <__smakebuf_r+0x74>
 80097d4:	89a3      	ldrh	r3, [r4, #12]
 80097d6:	f023 0303 	bic.w	r3, r3, #3
 80097da:	f043 0301 	orr.w	r3, r3, #1
 80097de:	81a3      	strh	r3, [r4, #12]
 80097e0:	89a0      	ldrh	r0, [r4, #12]
 80097e2:	4305      	orrs	r5, r0
 80097e4:	81a5      	strh	r5, [r4, #12]
 80097e6:	e7cd      	b.n	8009784 <__smakebuf_r+0x18>
 80097e8:	0800957d 	.word	0x0800957d

080097ec <_malloc_usable_size_r>:
 80097ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097f0:	1f18      	subs	r0, r3, #4
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	bfbc      	itt	lt
 80097f6:	580b      	ldrlt	r3, [r1, r0]
 80097f8:	18c0      	addlt	r0, r0, r3
 80097fa:	4770      	bx	lr

080097fc <_raise_r>:
 80097fc:	291f      	cmp	r1, #31
 80097fe:	b538      	push	{r3, r4, r5, lr}
 8009800:	4604      	mov	r4, r0
 8009802:	460d      	mov	r5, r1
 8009804:	d904      	bls.n	8009810 <_raise_r+0x14>
 8009806:	2316      	movs	r3, #22
 8009808:	6003      	str	r3, [r0, #0]
 800980a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800980e:	bd38      	pop	{r3, r4, r5, pc}
 8009810:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009812:	b112      	cbz	r2, 800981a <_raise_r+0x1e>
 8009814:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009818:	b94b      	cbnz	r3, 800982e <_raise_r+0x32>
 800981a:	4620      	mov	r0, r4
 800981c:	f000 f830 	bl	8009880 <_getpid_r>
 8009820:	462a      	mov	r2, r5
 8009822:	4601      	mov	r1, r0
 8009824:	4620      	mov	r0, r4
 8009826:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800982a:	f000 b817 	b.w	800985c <_kill_r>
 800982e:	2b01      	cmp	r3, #1
 8009830:	d00a      	beq.n	8009848 <_raise_r+0x4c>
 8009832:	1c59      	adds	r1, r3, #1
 8009834:	d103      	bne.n	800983e <_raise_r+0x42>
 8009836:	2316      	movs	r3, #22
 8009838:	6003      	str	r3, [r0, #0]
 800983a:	2001      	movs	r0, #1
 800983c:	e7e7      	b.n	800980e <_raise_r+0x12>
 800983e:	2400      	movs	r4, #0
 8009840:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009844:	4628      	mov	r0, r5
 8009846:	4798      	blx	r3
 8009848:	2000      	movs	r0, #0
 800984a:	e7e0      	b.n	800980e <_raise_r+0x12>

0800984c <raise>:
 800984c:	4b02      	ldr	r3, [pc, #8]	; (8009858 <raise+0xc>)
 800984e:	4601      	mov	r1, r0
 8009850:	6818      	ldr	r0, [r3, #0]
 8009852:	f7ff bfd3 	b.w	80097fc <_raise_r>
 8009856:	bf00      	nop
 8009858:	2000005c 	.word	0x2000005c

0800985c <_kill_r>:
 800985c:	b538      	push	{r3, r4, r5, lr}
 800985e:	4d07      	ldr	r5, [pc, #28]	; (800987c <_kill_r+0x20>)
 8009860:	2300      	movs	r3, #0
 8009862:	4604      	mov	r4, r0
 8009864:	4608      	mov	r0, r1
 8009866:	4611      	mov	r1, r2
 8009868:	602b      	str	r3, [r5, #0]
 800986a:	f7f8 fdf7 	bl	800245c <_kill>
 800986e:	1c43      	adds	r3, r0, #1
 8009870:	d102      	bne.n	8009878 <_kill_r+0x1c>
 8009872:	682b      	ldr	r3, [r5, #0]
 8009874:	b103      	cbz	r3, 8009878 <_kill_r+0x1c>
 8009876:	6023      	str	r3, [r4, #0]
 8009878:	bd38      	pop	{r3, r4, r5, pc}
 800987a:	bf00      	nop
 800987c:	20000838 	.word	0x20000838

08009880 <_getpid_r>:
 8009880:	f7f8 bde4 	b.w	800244c <_getpid>

08009884 <__sread>:
 8009884:	b510      	push	{r4, lr}
 8009886:	460c      	mov	r4, r1
 8009888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800988c:	f000 f894 	bl	80099b8 <_read_r>
 8009890:	2800      	cmp	r0, #0
 8009892:	bfab      	itete	ge
 8009894:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009896:	89a3      	ldrhlt	r3, [r4, #12]
 8009898:	181b      	addge	r3, r3, r0
 800989a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800989e:	bfac      	ite	ge
 80098a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80098a2:	81a3      	strhlt	r3, [r4, #12]
 80098a4:	bd10      	pop	{r4, pc}

080098a6 <__swrite>:
 80098a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098aa:	461f      	mov	r7, r3
 80098ac:	898b      	ldrh	r3, [r1, #12]
 80098ae:	05db      	lsls	r3, r3, #23
 80098b0:	4605      	mov	r5, r0
 80098b2:	460c      	mov	r4, r1
 80098b4:	4616      	mov	r6, r2
 80098b6:	d505      	bpl.n	80098c4 <__swrite+0x1e>
 80098b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098bc:	2302      	movs	r3, #2
 80098be:	2200      	movs	r2, #0
 80098c0:	f000 f868 	bl	8009994 <_lseek_r>
 80098c4:	89a3      	ldrh	r3, [r4, #12]
 80098c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098ce:	81a3      	strh	r3, [r4, #12]
 80098d0:	4632      	mov	r2, r6
 80098d2:	463b      	mov	r3, r7
 80098d4:	4628      	mov	r0, r5
 80098d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098da:	f000 b817 	b.w	800990c <_write_r>

080098de <__sseek>:
 80098de:	b510      	push	{r4, lr}
 80098e0:	460c      	mov	r4, r1
 80098e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098e6:	f000 f855 	bl	8009994 <_lseek_r>
 80098ea:	1c43      	adds	r3, r0, #1
 80098ec:	89a3      	ldrh	r3, [r4, #12]
 80098ee:	bf15      	itete	ne
 80098f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80098f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80098f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80098fa:	81a3      	strheq	r3, [r4, #12]
 80098fc:	bf18      	it	ne
 80098fe:	81a3      	strhne	r3, [r4, #12]
 8009900:	bd10      	pop	{r4, pc}

08009902 <__sclose>:
 8009902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009906:	f000 b813 	b.w	8009930 <_close_r>
	...

0800990c <_write_r>:
 800990c:	b538      	push	{r3, r4, r5, lr}
 800990e:	4d07      	ldr	r5, [pc, #28]	; (800992c <_write_r+0x20>)
 8009910:	4604      	mov	r4, r0
 8009912:	4608      	mov	r0, r1
 8009914:	4611      	mov	r1, r2
 8009916:	2200      	movs	r2, #0
 8009918:	602a      	str	r2, [r5, #0]
 800991a:	461a      	mov	r2, r3
 800991c:	f7f8 fdd5 	bl	80024ca <_write>
 8009920:	1c43      	adds	r3, r0, #1
 8009922:	d102      	bne.n	800992a <_write_r+0x1e>
 8009924:	682b      	ldr	r3, [r5, #0]
 8009926:	b103      	cbz	r3, 800992a <_write_r+0x1e>
 8009928:	6023      	str	r3, [r4, #0]
 800992a:	bd38      	pop	{r3, r4, r5, pc}
 800992c:	20000838 	.word	0x20000838

08009930 <_close_r>:
 8009930:	b538      	push	{r3, r4, r5, lr}
 8009932:	4d06      	ldr	r5, [pc, #24]	; (800994c <_close_r+0x1c>)
 8009934:	2300      	movs	r3, #0
 8009936:	4604      	mov	r4, r0
 8009938:	4608      	mov	r0, r1
 800993a:	602b      	str	r3, [r5, #0]
 800993c:	f7f8 fde1 	bl	8002502 <_close>
 8009940:	1c43      	adds	r3, r0, #1
 8009942:	d102      	bne.n	800994a <_close_r+0x1a>
 8009944:	682b      	ldr	r3, [r5, #0]
 8009946:	b103      	cbz	r3, 800994a <_close_r+0x1a>
 8009948:	6023      	str	r3, [r4, #0]
 800994a:	bd38      	pop	{r3, r4, r5, pc}
 800994c:	20000838 	.word	0x20000838

08009950 <_fstat_r>:
 8009950:	b538      	push	{r3, r4, r5, lr}
 8009952:	4d07      	ldr	r5, [pc, #28]	; (8009970 <_fstat_r+0x20>)
 8009954:	2300      	movs	r3, #0
 8009956:	4604      	mov	r4, r0
 8009958:	4608      	mov	r0, r1
 800995a:	4611      	mov	r1, r2
 800995c:	602b      	str	r3, [r5, #0]
 800995e:	f7f8 fddc 	bl	800251a <_fstat>
 8009962:	1c43      	adds	r3, r0, #1
 8009964:	d102      	bne.n	800996c <_fstat_r+0x1c>
 8009966:	682b      	ldr	r3, [r5, #0]
 8009968:	b103      	cbz	r3, 800996c <_fstat_r+0x1c>
 800996a:	6023      	str	r3, [r4, #0]
 800996c:	bd38      	pop	{r3, r4, r5, pc}
 800996e:	bf00      	nop
 8009970:	20000838 	.word	0x20000838

08009974 <_isatty_r>:
 8009974:	b538      	push	{r3, r4, r5, lr}
 8009976:	4d06      	ldr	r5, [pc, #24]	; (8009990 <_isatty_r+0x1c>)
 8009978:	2300      	movs	r3, #0
 800997a:	4604      	mov	r4, r0
 800997c:	4608      	mov	r0, r1
 800997e:	602b      	str	r3, [r5, #0]
 8009980:	f7f8 fddb 	bl	800253a <_isatty>
 8009984:	1c43      	adds	r3, r0, #1
 8009986:	d102      	bne.n	800998e <_isatty_r+0x1a>
 8009988:	682b      	ldr	r3, [r5, #0]
 800998a:	b103      	cbz	r3, 800998e <_isatty_r+0x1a>
 800998c:	6023      	str	r3, [r4, #0]
 800998e:	bd38      	pop	{r3, r4, r5, pc}
 8009990:	20000838 	.word	0x20000838

08009994 <_lseek_r>:
 8009994:	b538      	push	{r3, r4, r5, lr}
 8009996:	4d07      	ldr	r5, [pc, #28]	; (80099b4 <_lseek_r+0x20>)
 8009998:	4604      	mov	r4, r0
 800999a:	4608      	mov	r0, r1
 800999c:	4611      	mov	r1, r2
 800999e:	2200      	movs	r2, #0
 80099a0:	602a      	str	r2, [r5, #0]
 80099a2:	461a      	mov	r2, r3
 80099a4:	f7f8 fdd4 	bl	8002550 <_lseek>
 80099a8:	1c43      	adds	r3, r0, #1
 80099aa:	d102      	bne.n	80099b2 <_lseek_r+0x1e>
 80099ac:	682b      	ldr	r3, [r5, #0]
 80099ae:	b103      	cbz	r3, 80099b2 <_lseek_r+0x1e>
 80099b0:	6023      	str	r3, [r4, #0]
 80099b2:	bd38      	pop	{r3, r4, r5, pc}
 80099b4:	20000838 	.word	0x20000838

080099b8 <_read_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	4d07      	ldr	r5, [pc, #28]	; (80099d8 <_read_r+0x20>)
 80099bc:	4604      	mov	r4, r0
 80099be:	4608      	mov	r0, r1
 80099c0:	4611      	mov	r1, r2
 80099c2:	2200      	movs	r2, #0
 80099c4:	602a      	str	r2, [r5, #0]
 80099c6:	461a      	mov	r2, r3
 80099c8:	f7f8 fd62 	bl	8002490 <_read>
 80099cc:	1c43      	adds	r3, r0, #1
 80099ce:	d102      	bne.n	80099d6 <_read_r+0x1e>
 80099d0:	682b      	ldr	r3, [r5, #0]
 80099d2:	b103      	cbz	r3, 80099d6 <_read_r+0x1e>
 80099d4:	6023      	str	r3, [r4, #0]
 80099d6:	bd38      	pop	{r3, r4, r5, pc}
 80099d8:	20000838 	.word	0x20000838

080099dc <_init>:
 80099dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099de:	bf00      	nop
 80099e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099e2:	bc08      	pop	{r3}
 80099e4:	469e      	mov	lr, r3
 80099e6:	4770      	bx	lr

080099e8 <_fini>:
 80099e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ea:	bf00      	nop
 80099ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099ee:	bc08      	pop	{r3}
 80099f0:	469e      	mov	lr, r3
 80099f2:	4770      	bx	lr
