#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 16 21:18:21 2023
# Process ID: 10148
# Current directory: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl
# Log file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl}
# set project_name "RFSoC_Main"
# set project_dir "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu28dr-ffvg1517-2-e
# add_files -fileset constrs_1 -norecurse E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc
# set boardpath {E:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu111:part0:1.4 [current_project]
# set_property  ip_repo_paths { E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_0  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_1  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_2  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_3  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_4  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_5  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_6  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_7  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TimeController_output  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer_output } [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TimeController_output'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer_output'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
# create_bd_design "RFSoC_Main_blk"
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
create_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.289 ; gain = 0.000
# current_bd_design "RFSoC_Main_blk"
# set parentObj [get_bd_cells /]
# set parentObj [get_bd_cells ""]
# set parentType [get_property TYPE $parentObj]
# current_bd_instance $parentObj
# set RF3_CLKO_A_C_N_228 [ create_bd_port -dir I -type clk -freq_hz 4000000000 RF3_CLKO_A_C_N_228 ]
# set RF3_CLKO_A_C_N_229 [ create_bd_port -dir I -type clk -freq_hz 4000000000 RF3_CLKO_A_C_N_229 ]
# set RF3_CLKO_A_C_P_228 [ create_bd_port -dir I -type clk -freq_hz 4000000000 RF3_CLKO_A_C_P_228 ]
# set RF3_CLKO_A_C_P_229 [ create_bd_port -dir I -type clk -freq_hz 4000000000 RF3_CLKO_A_C_P_229 ]
# set RFMC_DAC_00_N [ create_bd_port -dir O RFMC_DAC_00_N ]
# set RFMC_DAC_00_P [ create_bd_port -dir O RFMC_DAC_00_P ]
# set RFMC_DAC_01_N [ create_bd_port -dir O RFMC_DAC_01_N ]
# set RFMC_DAC_01_P [ create_bd_port -dir O RFMC_DAC_01_P ]
# set RFMC_DAC_02_N [ create_bd_port -dir O RFMC_DAC_02_N ]
# set RFMC_DAC_02_P [ create_bd_port -dir O RFMC_DAC_02_P ]
# set RFMC_DAC_03_N [ create_bd_port -dir O RFMC_DAC_03_N ]
# set RFMC_DAC_03_P [ create_bd_port -dir O RFMC_DAC_03_P ]
# set RFMC_DAC_10_N [ create_bd_port -dir O RFMC_DAC_04_N ]
# set RFMC_DAC_10_P [ create_bd_port -dir O RFMC_DAC_04_P ]
# set RFMC_DAC_11_N [ create_bd_port -dir O RFMC_DAC_05_N ]
# set RFMC_DAC_11_P [ create_bd_port -dir O RFMC_DAC_05_P ]
# set RFMC_DAC_12_N [ create_bd_port -dir O RFMC_DAC_06_N ]
# set RFMC_DAC_12_P [ create_bd_port -dir O RFMC_DAC_06_P ]
# set RFMC_DAC_13_N [ create_bd_port -dir O RFMC_DAC_07_N ]
# set RFMC_DAC_13_P [ create_bd_port -dir O RFMC_DAC_07_P ]
# set DAC_Controller_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_0 DAC_Controller_0 ]
# set DAC_Controller_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_1 DAC_Controller_1 ]
# set DAC_Controller_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_2 DAC_Controller_2 ]
# set DAC_Controller_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_3 DAC_Controller_3 ]
# set DAC_Controller_4 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_4 DAC_Controller_4 ]
# set DAC_Controller_5 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_5 DAC_Controller_5 ]
# set DAC_Controller_6 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_6 DAC_Controller_6 ]
# set DAC_Controller_7 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_7 DAC_Controller_7 ]
# set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset proc_sys_reset_0 ]
# set TimeController_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:TimeController TimeController_0 ]
# set AXI_Buffer_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:AXI_Buffer AXI_Buffer_0 ]
# set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect axi_interconnect_0 ]
# set_property -dict [ list    CONFIG.NUM_MI {10}  ] $axi_interconnect_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 15625000
# set usp_rf_data_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter usp_rf_data_converter_0 ]
# set_property -dict [ list    CONFIG.ADC0_Enable {0}    CONFIG.ADC0_Fabric_Freq {0.0}    CONFIG.ADC_Decimation_Mode00 {0}    CONFIG.ADC_Decimation_Mode01 {0}    CONFIG.ADC_Mixer_Type00 {3}    CONFIG.ADC_Mixer_Type01 {3}    CONFIG.ADC_OBS02 {false}    CONFIG.ADC_RESERVED_1_00 {false}    CONFIG.ADC_RESERVED_1_02 {false}    CONFIG.ADC_Slice00_Enable {false}    CONFIG.ADC_Slice01_Enable {false}    CONFIG.Analog_Detection {0}    CONFIG.DAC0_Enable {1}    CONFIG.DAC0_Fabric_Freq {250.000}    CONFIG.DAC0_Outclk_Freq {250.000}    CONFIG.DAC0_Refclk_Freq {4000.000}    CONFIG.DAC0_Sampling_Rate {4}    CONFIG.DAC1_Enable {1}    CONFIG.DAC1_Fabric_Freq {250.000}    CONFIG.DAC1_Outclk_Freq {250.000}    CONFIG.DAC1_Refclk_Freq {4000.000}    CONFIG.DAC1_Sampling_Rate {4}  CONFIG.DAC_Interpolation_Mode00 {1}  CONFIG.DAC_Interpolation_Mode01 {1}  CONFIG.DAC_Interpolation_Mode02 {1}  CONFIG.DAC_Interpolation_Mode03 {1}  CONFIG.DAC_Interpolation_Mode10 {1}  CONFIG.DAC_Interpolation_Mode11 {1}  CONFIG.DAC_Interpolation_Mode12 {1}  CONFIG.DAC_Interpolation_Mode13 {1}  CONFIG.DAC_Mixer_Type00 {0}  CONFIG.DAC_Mixer_Type01 {0}  CONFIG.DAC_Mixer_Type02 {0}  CONFIG.DAC_Mixer_Type03 {0}  CONFIG.DAC_Mixer_Type10 {0}  CONFIG.DAC_Mixer_Type11 {0}  CONFIG.DAC_Mixer_Type12 {0}  CONFIG.DAC_Mixer_Type13 {0}  CONFIG.DAC_Mixer_Type00 {0}  CONFIG.DAC_Mixer_Type01 {0}  CONFIG.DAC_Mixer_Type02 {0}  CONFIG.DAC_Mixer_Type03 {0}  CONFIG.DAC_Mixer_Type10 {0}  CONFIG.DAC_Mixer_Type11 {0}  CONFIG.DAC_Mixer_Type12 {0}  CONFIG.DAC_Mixer_Type13 {0}    CONFIG.DAC_Output_Current {1}  CONFIG.DAC_RESERVED_1_00 {false}  CONFIG.DAC_RESERVED_1_01 {false}  CONFIG.DAC_RESERVED_1_02 {false}  CONFIG.DAC_RESERVED_1_03 {false}  CONFIG.DAC_RESERVED_1_10 {false}  CONFIG.DAC_RESERVED_1_11 {false}  CONFIG.DAC_RESERVED_1_12 {false}  CONFIG.DAC_RESERVED_1_13 {false}  CONFIG.DAC_Slice00_Enable {true}  CONFIG.DAC_Slice01_Enable {true}  CONFIG.DAC_Slice02_Enable {true}  CONFIG.DAC_Slice03_Enable {true}  CONFIG.DAC_Slice10_Enable {true}  CONFIG.DAC_Slice11_Enable {true}  CONFIG.DAC_Slice12_Enable {true}  CONFIG.DAC_Slice13_Enable {true}  CONFIG.Axiclk_Freq {250} 
# ] $usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 250000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 250000000
# set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e zynq_ultra_ps_e_0 ]
# set_property -dict [ list    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18}    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18}    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18}    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF}    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000}    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000}    CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {1}    CONFIG.PSU_MIO_0_DIRECTION {out}    CONFIG.PSU_MIO_0_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_0_POLARITY {Default}    CONFIG.PSU_MIO_10_DIRECTION {inout}    CONFIG.PSU_MIO_10_POLARITY {Default}    CONFIG.PSU_MIO_11_DIRECTION {inout}    CONFIG.PSU_MIO_11_POLARITY {Default}    CONFIG.PSU_MIO_12_DIRECTION {out}    CONFIG.PSU_MIO_12_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_12_POLARITY {Default}    CONFIG.PSU_MIO_13_DIRECTION {inout}    CONFIG.PSU_MIO_13_POLARITY {Default}    CONFIG.PSU_MIO_14_DIRECTION {inout}    CONFIG.PSU_MIO_14_POLARITY {Default}    CONFIG.PSU_MIO_15_DIRECTION {inout}    CONFIG.PSU_MIO_15_POLARITY {Default}    CONFIG.PSU_MIO_16_DIRECTION {inout}    CONFIG.PSU_MIO_16_POLARITY {Default}    CONFIG.PSU_MIO_17_DIRECTION {inout}    CONFIG.PSU_MIO_17_POLARITY {Default}    CONFIG.PSU_MIO_18_DIRECTION {in}    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_18_POLARITY {Default}    CONFIG.PSU_MIO_18_SLEW {fast}    CONFIG.PSU_MIO_19_DIRECTION {out}    CONFIG.PSU_MIO_19_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_19_POLARITY {Default}    CONFIG.PSU_MIO_1_DIRECTION {inout}    CONFIG.PSU_MIO_1_POLARITY {Default}    CONFIG.PSU_MIO_20_DIRECTION {inout}    CONFIG.PSU_MIO_20_POLARITY {Default}    CONFIG.PSU_MIO_21_DIRECTION {inout}    CONFIG.PSU_MIO_21_POLARITY {Default}    CONFIG.PSU_MIO_22_DIRECTION {inout}    CONFIG.PSU_MIO_22_POLARITY {Default}    CONFIG.PSU_MIO_23_DIRECTION {inout}    CONFIG.PSU_MIO_23_POLARITY {Default}    CONFIG.PSU_MIO_24_DIRECTION {inout}    CONFIG.PSU_MIO_24_POLARITY {Default}    CONFIG.PSU_MIO_25_DIRECTION {inout}    CONFIG.PSU_MIO_25_POLARITY {Default}    CONFIG.PSU_MIO_26_DIRECTION {inout}    CONFIG.PSU_MIO_26_POLARITY {Default}    CONFIG.PSU_MIO_27_DIRECTION {out}    CONFIG.PSU_MIO_27_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_27_POLARITY {Default}    CONFIG.PSU_MIO_28_DIRECTION {in}    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_28_POLARITY {Default}    CONFIG.PSU_MIO_28_SLEW {fast}    CONFIG.PSU_MIO_29_DIRECTION {out}    CONFIG.PSU_MIO_29_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_29_POLARITY {Default}    CONFIG.PSU_MIO_2_DIRECTION {inout}    CONFIG.PSU_MIO_2_POLARITY {Default}    CONFIG.PSU_MIO_30_DIRECTION {in}    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_30_POLARITY {Default}    CONFIG.PSU_MIO_30_SLEW {fast}    CONFIG.PSU_MIO_31_DIRECTION {inout}    CONFIG.PSU_MIO_31_POLARITY {Default}    CONFIG.PSU_MIO_32_DIRECTION {inout}    CONFIG.PSU_MIO_32_POLARITY {Default}    CONFIG.PSU_MIO_33_DIRECTION {inout}    CONFIG.PSU_MIO_33_POLARITY {Default}    CONFIG.PSU_MIO_34_DIRECTION {inout}    CONFIG.PSU_MIO_34_POLARITY {Default}    CONFIG.PSU_MIO_35_DIRECTION {inout}    CONFIG.PSU_MIO_35_POLARITY {Default}    CONFIG.PSU_MIO_36_DIRECTION {inout}    CONFIG.PSU_MIO_36_POLARITY {Default}    CONFIG.PSU_MIO_37_DIRECTION {inout}    CONFIG.PSU_MIO_37_POLARITY {Default}    CONFIG.PSU_MIO_38_DIRECTION {inout}    CONFIG.PSU_MIO_38_POLARITY {Default}    CONFIG.PSU_MIO_39_DIRECTION {inout}    CONFIG.PSU_MIO_39_POLARITY {Default}    CONFIG.PSU_MIO_3_DIRECTION {inout}    CONFIG.PSU_MIO_3_POLARITY {Default}    CONFIG.PSU_MIO_40_DIRECTION {inout}    CONFIG.PSU_MIO_40_POLARITY {Default}    CONFIG.PSU_MIO_41_DIRECTION {inout}    CONFIG.PSU_MIO_41_POLARITY {Default}    CONFIG.PSU_MIO_42_DIRECTION {inout}    CONFIG.PSU_MIO_42_POLARITY {Default}    CONFIG.PSU_MIO_43_DIRECTION {inout}    CONFIG.PSU_MIO_43_POLARITY {Default}    CONFIG.PSU_MIO_44_DIRECTION {inout}    CONFIG.PSU_MIO_44_POLARITY {Default}    CONFIG.PSU_MIO_45_DIRECTION {in}    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_45_POLARITY {Default}    CONFIG.PSU_MIO_45_SLEW {fast}    CONFIG.PSU_MIO_46_DIRECTION {inout}    CONFIG.PSU_MIO_46_POLARITY {Default}    CONFIG.PSU_MIO_47_DIRECTION {inout}    CONFIG.PSU_MIO_47_POLARITY {Default}    CONFIG.PSU_MIO_48_DIRECTION {inout}    CONFIG.PSU_MIO_48_POLARITY {Default}    CONFIG.PSU_MIO_49_DIRECTION {inout}    CONFIG.PSU_MIO_49_POLARITY {Default}    CONFIG.PSU_MIO_4_DIRECTION {inout}    CONFIG.PSU_MIO_4_POLARITY {Default}    CONFIG.PSU_MIO_50_DIRECTION {inout}    CONFIG.PSU_MIO_50_POLARITY {Default}    CONFIG.PSU_MIO_51_DIRECTION {out}    CONFIG.PSU_MIO_51_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_51_POLARITY {Default}    CONFIG.PSU_MIO_52_DIRECTION {in}    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_52_POLARITY {Default}    CONFIG.PSU_MIO_52_SLEW {fast}    CONFIG.PSU_MIO_53_DIRECTION {in}    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_53_POLARITY {Default}    CONFIG.PSU_MIO_53_SLEW {fast}    CONFIG.PSU_MIO_54_DIRECTION {inout}    CONFIG.PSU_MIO_54_POLARITY {Default}    CONFIG.PSU_MIO_55_DIRECTION {in}    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_55_POLARITY {Default}    CONFIG.PSU_MIO_55_SLEW {fast}    CONFIG.PSU_MIO_56_DIRECTION {inout}    CONFIG.PSU_MIO_56_POLARITY {Default}    CONFIG.PSU_MIO_57_DIRECTION {inout}    CONFIG.PSU_MIO_57_POLARITY {Default}    CONFIG.PSU_MIO_58_DIRECTION {out}    CONFIG.PSU_MIO_58_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_58_POLARITY {Default}    CONFIG.PSU_MIO_59_DIRECTION {inout}    CONFIG.PSU_MIO_59_POLARITY {Default}    CONFIG.PSU_MIO_5_DIRECTION {out}    CONFIG.PSU_MIO_5_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_5_POLARITY {Default}    CONFIG.PSU_MIO_60_DIRECTION {inout}    CONFIG.PSU_MIO_60_POLARITY {Default}    CONFIG.PSU_MIO_61_DIRECTION {inout}    CONFIG.PSU_MIO_61_POLARITY {Default}    CONFIG.PSU_MIO_62_DIRECTION {inout}    CONFIG.PSU_MIO_62_POLARITY {Default}    CONFIG.PSU_MIO_63_DIRECTION {inout}    CONFIG.PSU_MIO_63_POLARITY {Default}    CONFIG.PSU_MIO_64_DIRECTION {out}    CONFIG.PSU_MIO_64_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_64_POLARITY {Default}    CONFIG.PSU_MIO_65_DIRECTION {out}    CONFIG.PSU_MIO_65_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_65_POLARITY {Default}    CONFIG.PSU_MIO_66_DIRECTION {out}    CONFIG.PSU_MIO_66_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_66_POLARITY {Default}    CONFIG.PSU_MIO_67_DIRECTION {out}    CONFIG.PSU_MIO_67_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_67_POLARITY {Default}    CONFIG.PSU_MIO_68_DIRECTION {out}    CONFIG.PSU_MIO_68_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_68_POLARITY {Default}    CONFIG.PSU_MIO_69_DIRECTION {out}    CONFIG.PSU_MIO_69_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_69_POLARITY {Default}    CONFIG.PSU_MIO_6_DIRECTION {out}    CONFIG.PSU_MIO_6_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_6_POLARITY {Default}    CONFIG.PSU_MIO_70_DIRECTION {in}    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_70_POLARITY {Default}    CONFIG.PSU_MIO_70_SLEW {fast}    CONFIG.PSU_MIO_71_DIRECTION {in}    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_71_POLARITY {Default}    CONFIG.PSU_MIO_71_SLEW {fast}    CONFIG.PSU_MIO_72_DIRECTION {in}    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_72_POLARITY {Default}    CONFIG.PSU_MIO_72_SLEW {fast}    CONFIG.PSU_MIO_73_DIRECTION {in}    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_73_POLARITY {Default}    CONFIG.PSU_MIO_73_SLEW {fast}    CONFIG.PSU_MIO_74_DIRECTION {in}    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_74_POLARITY {Default}    CONFIG.PSU_MIO_74_SLEW {fast}    CONFIG.PSU_MIO_75_DIRECTION {in}    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_75_POLARITY {Default}    CONFIG.PSU_MIO_75_SLEW {fast}    CONFIG.PSU_MIO_76_DIRECTION {out}    CONFIG.PSU_MIO_76_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_76_POLARITY {Default}    CONFIG.PSU_MIO_77_DIRECTION {inout}    CONFIG.PSU_MIO_77_POLARITY {Default}    CONFIG.PSU_MIO_7_DIRECTION {out}    CONFIG.PSU_MIO_7_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_7_POLARITY {Default}    CONFIG.PSU_MIO_8_DIRECTION {inout}    CONFIG.PSU_MIO_8_POLARITY {Default}    CONFIG.PSU_MIO_9_DIRECTION {inout}    CONFIG.PSU_MIO_9_POLARITY {Default}    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3}    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpio1[32]#gpio1[33]#gpio1[34]#gpio1[35]#gpio1[36]#gpio1[37]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out}    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8}    CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1}    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006}    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0}    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0}    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037}    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1}    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200}    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL}    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1}    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72}    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5}    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003}    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067}    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL}    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64}    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL}    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL}    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL}    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500}    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL}    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90}    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500}    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30}    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985}    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123}    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8}    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200}    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {250}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4}    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4}    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4}    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45}    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7}    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7}    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7}    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__USB3__ENABLE {1}    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1}    CONFIG.PSU__DDRC__ADDR_MIRROR {0}    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2}    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1}    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL}    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit}    CONFIG.PSU__DDRC__CL {15}    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0}    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10}    CONFIG.PSU__DDRC__COMPONENTS {UDIMM}    CONFIG.PSU__DDRC__CWL {14}    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0}    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0}    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0}    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0}    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)}    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0}    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits}    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0}    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI}    CONFIG.PSU__DDRC__DQMAP_0_3 {0}    CONFIG.PSU__DDRC__DQMAP_12_15 {0}    CONFIG.PSU__DDRC__DQMAP_16_19 {0}    CONFIG.PSU__DDRC__DQMAP_20_23 {0}    CONFIG.PSU__DDRC__DQMAP_24_27 {0}    CONFIG.PSU__DDRC__DQMAP_28_31 {0}    CONFIG.PSU__DDRC__DQMAP_32_35 {0}    CONFIG.PSU__DDRC__DQMAP_36_39 {0}    CONFIG.PSU__DDRC__DQMAP_40_43 {0}    CONFIG.PSU__DDRC__DQMAP_44_47 {0}    CONFIG.PSU__DDRC__DQMAP_48_51 {0}    CONFIG.PSU__DDRC__DQMAP_4_7 {0}    CONFIG.PSU__DDRC__DQMAP_52_55 {0}    CONFIG.PSU__DDRC__DQMAP_56_59 {0}    CONFIG.PSU__DDRC__DQMAP_60_63 {0}    CONFIG.PSU__DDRC__DQMAP_64_67 {0}    CONFIG.PSU__DDRC__DQMAP_68_71 {0}    CONFIG.PSU__DDRC__DQMAP_8_11 {0}    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits}    CONFIG.PSU__DDRC__ECC {Disabled}    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0}    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0}    CONFIG.PSU__DDRC__FGRM {1X}    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__LP_ASR {manual normal}    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4}    CONFIG.PSU__DDRC__PARITY_ENABLE {0}    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0}    CONFIG.PSU__DDRC__PHY_DBI_MODE {0}    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0}    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16}    CONFIG.PSU__DDRC__SB_TARGET {15-15-15}    CONFIG.PSU__DDRC__SELF_REF_ABORT {0}    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P}    CONFIG.PSU__DDRC__STATIC_RD_MODE {0}    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1}    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1}    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1}    CONFIG.PSU__DDRC__T_FAW {30.0}    CONFIG.PSU__DDRC__T_RAS_MIN {33}    CONFIG.PSU__DDRC__T_RC {47.06}    CONFIG.PSU__DDRC__T_RCD {15}    CONFIG.PSU__DDRC__T_RP {15}    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS}    CONFIG.PSU__DDRC__VREF {1}    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1}    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500}    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1}    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1}    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1}    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0}    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1}    CONFIG.PSU__DLL__ISUSED {1}    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1}    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30}    CONFIG.PSU__DP__LANE_SEL {Dual Lower}    CONFIG.PSU__DP__REF_CLK_FREQ {27}    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1}    CONFIG.PSU__ENET3__FIFO__ENABLE {0}    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1}    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77}    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1}    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75}    CONFIG.PSU__ENET3__PTP__ENABLE {0}    CONFIG.PSU__ENET3__TSU__ENABLE {0}    CONFIG.PSU__FPDMASTERS_COHERENCY {0}    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001}    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001}    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB}    CONFIG.PSU__FPGA_PL0_ENABLE {1}    CONFIG.PSU__GEM3_COHERENCY {0}    CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0}    CONFIG.PSU__GEM__TSU__ENABLE {0}    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25}    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1}    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51}    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1}    CONFIG.PSU__GT__LINK_SPEED {HBR}    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0}    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0}    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1}    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15}    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB}    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001}    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001}    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB}    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000}    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000}    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128}    CONFIG.PSU__MAXIGP1__DATA_WIDTH {128}    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32}    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0}    CONFIG.PSU__PL_CLK0_BUF {TRUE}    CONFIG.PSU__PMU_COHERENCY {0}    CONFIG.PSU__PMU__AIBACK__ENABLE {0}    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0}    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0}    CONFIG.PSU__PMU__GPI0__ENABLE {0}    CONFIG.PSU__PMU__GPI1__ENABLE {0}    CONFIG.PSU__PMU__GPI2__ENABLE {0}    CONFIG.PSU__PMU__GPI3__ENABLE {0}    CONFIG.PSU__PMU__GPI4__ENABLE {0}    CONFIG.PSU__PMU__GPI5__ENABLE {0}    CONFIG.PSU__PMU__GPO0__ENABLE {0}    CONFIG.PSU__PMU__GPO1__ENABLE {0}    CONFIG.PSU__PMU__GPO2__ENABLE {0}    CONFIG.PSU__PMU__GPO3__ENABLE {0}    CONFIG.PSU__PMU__GPO4__ENABLE {0}    CONFIG.PSU__PMU__GPO5__ENABLE {0}    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1}    CONFIG.PSU__PMU__PLERROR__ENABLE {0}    CONFIG.PSU__PRESET_APPLIED {1}    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1}    CONFIG.PSU__PROTECTION__SLAVES {      LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1    }    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333}    CONFIG.PSU__QSPI_COHERENCY {0}    CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0}    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1}    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6}    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4}    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1}    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12}    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel}    CONFIG.PSU__SATA__LANE0__ENABLE {0}    CONFIG.PSU__SATA__LANE1__ENABLE {1}    CONFIG.PSU__SATA__LANE1__IO {GT Lane3}    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SATA__REF_CLK_FREQ {125}    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3}    CONFIG.PSU__SD1_COHERENCY {0}    CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0}    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit}    CONFIG.PSU__SD1__GRP_CD__ENABLE {1}    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45}    CONFIG.PSU__SD1__GRP_POW__ENABLE {0}    CONFIG.PSU__SD1__GRP_WP__ENABLE {0}    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51}    CONFIG.PSU__SD1__RESET__ENABLE {0}    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0}    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0}    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SWDT0__RESET__ENABLE {0}    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0}    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SWDT1__RESET__ENABLE {0}    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0}    CONFIG.PSU__TTC0__CLOCK__ENABLE {0}    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0}    CONFIG.PSU__TTC1__CLOCK__ENABLE {0}    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0}    CONFIG.PSU__TTC2__CLOCK__ENABLE {0}    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0}    CONFIG.PSU__TTC3__CLOCK__ENABLE {0}    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0}    CONFIG.PSU__UART0__BAUD_RATE {115200}    CONFIG.PSU__UART0__MODEM__ENABLE {0}    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19}    CONFIG.PSU__UART1__BAUD_RATE {<Select>}    CONFIG.PSU__UART1__MODEM__ENABLE {0}    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0}    CONFIG.PSU__UART1__PERIPHERAL__IO {<Select>}    CONFIG.PSU__USB0_COHERENCY {0}    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63}    CONFIG.PSU__USB0__REF_CLK_FREQ {26}    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2}    CONFIG.PSU__USB0__RESET__ENABLE {0}    CONFIG.PSU__USB1__RESET__ENABLE {0}    CONFIG.PSU__USB2_0__EMIO__ENABLE {0}    CONFIG.PSU__USB3_0__EMIO__ENABLE {0}    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2}    CONFIG.PSU__USB__RESET__MODE {Boot Pin}    CONFIG.PSU__USB__RESET__POLARITY {Active Low}    CONFIG.PSU__USE__IRQ0 {0}    CONFIG.PSU__USE__M_AXI_GP0 {1}    CONFIG.PSU__USE__M_AXI_GP1 {0}    CONFIG.PSU__USE__M_AXI_GP2 {0}    CONFIG.SUBPRESET1 {Custom}  ] $zynq_ultra_ps_e_0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
# connect_bd_intf_net -intf_net AXI_Buffer_0_m_axi [get_bd_intf_pins AXI_Buffer_0/m_axi] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins usp_rf_data_converter_0/s_axi]
# connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins TimeController_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
# connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins AXI_Buffer_0/s_axi] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
# connect_bd_intf_net -intf_net DAC_Controller_0_m00_axis [get_bd_intf_pins DAC_Controller_0/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s00_axis]
# connect_bd_intf_net -intf_net DAC_Controller_1_m00_axis [get_bd_intf_pins DAC_Controller_1/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s01_axis]
# connect_bd_intf_net -intf_net DAC_Controller_2_m00_axis [get_bd_intf_pins DAC_Controller_2/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s02_axis]
# connect_bd_intf_net -intf_net DAC_Controller_3_m00_axis [get_bd_intf_pins DAC_Controller_3/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s03_axis]
# connect_bd_intf_net -intf_net DAC_Controller_4_m00_axis [get_bd_intf_pins DAC_Controller_4/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s10_axis]
# connect_bd_intf_net -intf_net DAC_Controller_5_m00_axis [get_bd_intf_pins DAC_Controller_5/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s11_axis]
# connect_bd_intf_net -intf_net DAC_Controller_6_m00_axis [get_bd_intf_pins DAC_Controller_6/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s12_axis]
# connect_bd_intf_net -intf_net DAC_Controller_7_m00_axis [get_bd_intf_pins DAC_Controller_7/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s13_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins DAC_Controller_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M02_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins DAC_Controller_1/s_axi] [get_bd_intf_pins axi_interconnect_0/M03_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M04_AXI [get_bd_intf_pins DAC_Controller_2/s_axi] [get_bd_intf_pins axi_interconnect_0/M04_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M05_AXI [get_bd_intf_pins DAC_Controller_3/s_axi] [get_bd_intf_pins axi_interconnect_0/M05_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M06_AXI [get_bd_intf_pins DAC_Controller_4/s_axi] [get_bd_intf_pins axi_interconnect_0/M06_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M07_AXI [get_bd_intf_pins DAC_Controller_5/s_axi] [get_bd_intf_pins axi_interconnect_0/M07_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M08_AXI [get_bd_intf_pins DAC_Controller_6/s_axi] [get_bd_intf_pins axi_interconnect_0/M08_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M09_AXI [get_bd_intf_pins DAC_Controller_7/s_axi] [get_bd_intf_pins axi_interconnect_0/M09_AXI]
# connect_bd_net -net RF3_CLKO_A_C_N_1 [get_bd_ports RF3_CLKO_A_C_N_228] [get_bd_pins usp_rf_data_converter_0/dac0_clk_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac0_clk_n> is being overridden by the user with net <RF3_CLKO_A_C_N_1>. This pin will not be connected as a part of interface connection <dac0_clk>.
# connect_bd_net -net RF3_CLKO_A_C_N_2 [get_bd_ports RF3_CLKO_A_C_N_229] [get_bd_pins usp_rf_data_converter_0/dac1_clk_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac1_clk_n> is being overridden by the user with net <RF3_CLKO_A_C_N_2>. This pin will not be connected as a part of interface connection <dac1_clk>.
# connect_bd_net -net RF3_CLKO_A_C_P_1 [get_bd_ports RF3_CLKO_A_C_P_228] [get_bd_pins usp_rf_data_converter_0/dac0_clk_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac0_clk_p> is being overridden by the user with net <RF3_CLKO_A_C_P_1>. This pin will not be connected as a part of interface connection <dac0_clk>.
# connect_bd_net -net RF3_CLKO_A_C_P_2 [get_bd_ports RF3_CLKO_A_C_P_229] [get_bd_pins usp_rf_data_converter_0/dac1_clk_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac1_clk_p> is being overridden by the user with net <RF3_CLKO_A_C_P_2>. This pin will not be connected as a part of interface connection <dac1_clk>.
# connect_bd_net -net TimeController_0_auto_start [get_bd_pins DAC_Controller_0/auto_start] [get_bd_pins DAC_Controller_1/auto_start] [get_bd_pins DAC_Controller_2/auto_start] [get_bd_pins DAC_Controller_3/auto_start] [get_bd_pins DAC_Controller_4/auto_start] [get_bd_pins DAC_Controller_5/auto_start] [get_bd_pins DAC_Controller_6/auto_start] [get_bd_pins DAC_Controller_7/auto_start] [get_bd_pins TimeController_0/auto_start]
# connect_bd_net -net TimeController_0_counter [get_bd_pins DAC_Controller_0/counter] [get_bd_pins DAC_Controller_1/counter] [get_bd_pins DAC_Controller_2/counter] [get_bd_pins DAC_Controller_3/counter] [get_bd_pins DAC_Controller_4/counter] [get_bd_pins DAC_Controller_5/counter] [get_bd_pins DAC_Controller_6/counter] [get_bd_pins DAC_Controller_7/counter] [get_bd_pins TimeController_0/counter]
# connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins DAC_Controller_0/s_axi_aresetn] [get_bd_pins DAC_Controller_1/s_axi_aresetn] [get_bd_pins DAC_Controller_2/s_axi_aresetn] [get_bd_pins DAC_Controller_3/s_axi_aresetn] [get_bd_pins DAC_Controller_4/s_axi_aresetn] [get_bd_pins DAC_Controller_5/s_axi_aresetn] [get_bd_pins DAC_Controller_6/s_axi_aresetn] [get_bd_pins DAC_Controller_7/s_axi_aresetn] [get_bd_pins TimeController_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins AXI_Buffer_0/m_axi_aresetn] [get_bd_pins AXI_Buffer_0/s_axi_aresetn]  [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins axi_interconnect_0/M04_ARESETN] [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins axi_interconnect_0/M06_ARESETN] [get_bd_pins axi_interconnect_0/M07_ARESETN] [get_bd_pins axi_interconnect_0/M08_ARESETN] [get_bd_pins axi_interconnect_0/M09_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn] [get_bd_pins usp_rf_data_converter_0/s1_axis_aresetn] [get_bd_pins usp_rf_data_converter_0/s_axi_aresetn] 
# connect_bd_net -net usp_rf_data_converter_0_vout00_n [get_bd_ports RFMC_DAC_00_N] [get_bd_pins usp_rf_data_converter_0/vout00_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout00_n> is being overridden by the user with net <usp_rf_data_converter_0_vout00_n>. This pin will not be connected as a part of interface connection <vout00>.
# connect_bd_net -net usp_rf_data_converter_0_vout00_p [get_bd_ports RFMC_DAC_00_P] [get_bd_pins usp_rf_data_converter_0/vout00_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout00_p> is being overridden by the user with net <usp_rf_data_converter_0_vout00_p>. This pin will not be connected as a part of interface connection <vout00>.
# connect_bd_net -net usp_rf_data_converter_0_vout01_n [get_bd_ports RFMC_DAC_01_N] [get_bd_pins usp_rf_data_converter_0/vout01_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout01_n> is being overridden by the user with net <usp_rf_data_converter_0_vout01_n>. This pin will not be connected as a part of interface connection <vout01>.
# connect_bd_net -net usp_rf_data_converter_0_vout01_p [get_bd_ports RFMC_DAC_01_P] [get_bd_pins usp_rf_data_converter_0/vout01_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout01_p> is being overridden by the user with net <usp_rf_data_converter_0_vout01_p>. This pin will not be connected as a part of interface connection <vout01>.
# connect_bd_net -net usp_rf_data_converter_0_vout02_n [get_bd_ports RFMC_DAC_02_N] [get_bd_pins usp_rf_data_converter_0/vout02_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout02_n> is being overridden by the user with net <usp_rf_data_converter_0_vout02_n>. This pin will not be connected as a part of interface connection <vout02>.
# connect_bd_net -net usp_rf_data_converter_0_vout02_p [get_bd_ports RFMC_DAC_02_P] [get_bd_pins usp_rf_data_converter_0/vout02_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout02_p> is being overridden by the user with net <usp_rf_data_converter_0_vout02_p>. This pin will not be connected as a part of interface connection <vout02>.
# connect_bd_net -net usp_rf_data_converter_0_vout03_n [get_bd_ports RFMC_DAC_03_N] [get_bd_pins usp_rf_data_converter_0/vout03_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout03_n> is being overridden by the user with net <usp_rf_data_converter_0_vout03_n>. This pin will not be connected as a part of interface connection <vout03>.
# connect_bd_net -net usp_rf_data_converter_0_vout03_p [get_bd_ports RFMC_DAC_03_P] [get_bd_pins usp_rf_data_converter_0/vout03_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout03_p> is being overridden by the user with net <usp_rf_data_converter_0_vout03_p>. This pin will not be connected as a part of interface connection <vout03>.
# connect_bd_net -net usp_rf_data_converter_0_vout10_n [get_bd_ports RFMC_DAC_04_N] [get_bd_pins usp_rf_data_converter_0/vout10_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout10_n> is being overridden by the user with net <usp_rf_data_converter_0_vout10_n>. This pin will not be connected as a part of interface connection <vout10>.
# connect_bd_net -net usp_rf_data_converter_0_vout10_p [get_bd_ports RFMC_DAC_04_P] [get_bd_pins usp_rf_data_converter_0/vout10_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout10_p> is being overridden by the user with net <usp_rf_data_converter_0_vout10_p>. This pin will not be connected as a part of interface connection <vout10>.
# connect_bd_net -net usp_rf_data_converter_0_vout11_n [get_bd_ports RFMC_DAC_05_N] [get_bd_pins usp_rf_data_converter_0/vout11_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout11_n> is being overridden by the user with net <usp_rf_data_converter_0_vout11_n>. This pin will not be connected as a part of interface connection <vout11>.
# connect_bd_net -net usp_rf_data_converter_0_vout11_p [get_bd_ports RFMC_DAC_05_P] [get_bd_pins usp_rf_data_converter_0/vout11_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout11_p> is being overridden by the user with net <usp_rf_data_converter_0_vout11_p>. This pin will not be connected as a part of interface connection <vout11>.
# connect_bd_net -net usp_rf_data_converter_0_vout12_n [get_bd_ports RFMC_DAC_06_N] [get_bd_pins usp_rf_data_converter_0/vout12_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout12_n> is being overridden by the user with net <usp_rf_data_converter_0_vout12_n>. This pin will not be connected as a part of interface connection <vout12>.
# connect_bd_net -net usp_rf_data_converter_0_vout12_p [get_bd_ports RFMC_DAC_06_P] [get_bd_pins usp_rf_data_converter_0/vout12_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout12_p> is being overridden by the user with net <usp_rf_data_converter_0_vout12_p>. This pin will not be connected as a part of interface connection <vout12>.
# connect_bd_net -net usp_rf_data_converter_0_vout13_n [get_bd_ports RFMC_DAC_07_N] [get_bd_pins usp_rf_data_converter_0/vout13_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout13_n> is being overridden by the user with net <usp_rf_data_converter_0_vout13_n>. This pin will not be connected as a part of interface connection <vout13>.
# connect_bd_net -net usp_rf_data_converter_0_vout13_p [get_bd_ports RFMC_DAC_07_P] [get_bd_pins usp_rf_data_converter_0/vout13_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout13_p> is being overridden by the user with net <usp_rf_data_converter_0_vout13_p>. This pin will not be connected as a part of interface connection <vout13>.
# connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0  [get_bd_pins DAC_Controller_0/m00_axis_aclk] [get_bd_pins DAC_Controller_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins DAC_Controller_1/m00_axis_aclk] [get_bd_pins DAC_Controller_1/s_axi_aclk] [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins DAC_Controller_2/m00_axis_aclk] [get_bd_pins DAC_Controller_2/s_axi_aclk] [get_bd_pins axi_interconnect_0/M04_ACLK] [get_bd_pins DAC_Controller_3/m00_axis_aclk] [get_bd_pins DAC_Controller_3/s_axi_aclk] [get_bd_pins axi_interconnect_0/M05_ACLK] [get_bd_pins DAC_Controller_4/m00_axis_aclk] [get_bd_pins DAC_Controller_4/s_axi_aclk] [get_bd_pins axi_interconnect_0/M06_ACLK] [get_bd_pins DAC_Controller_5/m00_axis_aclk] [get_bd_pins DAC_Controller_5/s_axi_aclk] [get_bd_pins axi_interconnect_0/M07_ACLK] [get_bd_pins DAC_Controller_6/m00_axis_aclk] [get_bd_pins DAC_Controller_6/s_axi_aclk] [get_bd_pins axi_interconnect_0/M08_ACLK] [get_bd_pins DAC_Controller_7/m00_axis_aclk] [get_bd_pins DAC_Controller_7/s_axi_aclk] [get_bd_pins axi_interconnect_0/M09_ACLK] [get_bd_pins AXI_Buffer_0/m_axi_aclk] [get_bd_pins AXI_Buffer_0/s_axi_aclk] [get_bd_pins TimeController_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk] [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk] [get_bd_pins usp_rf_data_converter_0/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
# connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
# assign_bd_address -offset 0x44A00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces AXI_Buffer_0/m_axi] [get_bd_addr_segs DAC_Controller_0/s_axi/reg0] -force
Slave segment '/DAC_Controller_0/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A0_0000 [ 64K ]>.
# assign_bd_address -offset 0x44A10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces AXI_Buffer_0/m_axi] [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
Slave segment '/DAC_Controller_1/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A1_0000 [ 64K ]>.
# assign_bd_address -offset 0x44A20000 -range 0x00010000 -target_address_space [get_bd_addr_spaces AXI_Buffer_0/m_axi] [get_bd_addr_segs DAC_Controller_2/s_axi/reg0] -force
Slave segment '/DAC_Controller_2/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A2_0000 [ 64K ]>.
# assign_bd_address -offset 0x44A30000 -range 0x00010000 -target_address_space [get_bd_addr_spaces AXI_Buffer_0/m_axi] [get_bd_addr_segs DAC_Controller_3/s_axi/reg0] -force
Slave segment '/DAC_Controller_3/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A3_0000 [ 64K ]>.
# assign_bd_address -offset 0x44A40000 -range 0x00010000 -target_address_space [get_bd_addr_spaces AXI_Buffer_0/m_axi] [get_bd_addr_segs DAC_Controller_4/s_axi/reg0] -force
Slave segment '/DAC_Controller_4/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A4_0000 [ 64K ]>.
# assign_bd_address -offset 0x44A50000 -range 0x00010000 -target_address_space [get_bd_addr_spaces AXI_Buffer_0/m_axi] [get_bd_addr_segs DAC_Controller_5/s_axi/reg0] -force
Slave segment '/DAC_Controller_5/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A5_0000 [ 64K ]>.
# assign_bd_address -offset 0x44A60000 -range 0x00010000 -target_address_space [get_bd_addr_spaces AXI_Buffer_0/m_axi] [get_bd_addr_segs DAC_Controller_6/s_axi/reg0] -force
Slave segment '/DAC_Controller_6/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A6_0000 [ 64K ]>.
# assign_bd_address -offset 0x44A70000 -range 0x00010000 -target_address_space [get_bd_addr_spaces AXI_Buffer_0/m_axi] [get_bd_addr_segs DAC_Controller_7/s_axi/reg0] -force
Slave segment '/DAC_Controller_7/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A7_0000 [ 64K ]>.
# assign_bd_address -offset 0x44A80000 -range 0x00010000 -target_address_space [get_bd_addr_spaces AXI_Buffer_0/m_axi] [get_bd_addr_segs TimeController_0/s_axi/reg0] -force
Slave segment '/TimeController_0/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A8_0000 [ 64K ]>.
# assign_bd_address -offset 0x44AC0000 -range 0x00040000 -target_address_space [get_bd_addr_spaces AXI_Buffer_0/m_axi] [get_bd_addr_segs usp_rf_data_converter_0/s_axi/Reg] -force
Slave segment '/usp_rf_data_converter_0/s_axi/Reg' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44AC_0000 [ 256K ]>.
# assign_bd_address -offset 0x002000000000 -range 0x002000000000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs AXI_Buffer_0/s_axi/reg0] -force
Slave segment '/AXI_Buffer_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x20_0000_0000 [ 128G ]>.
# start_gui
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
write_bd_layout -format pdf -orientation portrait E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.xpr/RFSoC_Main_blk.pdf
WARNING: [BD 5-348] write_bd_layout failed. Parent directory for  'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.xpr/RFSoC_Main_blk.pdf'  does not have write permission.
write_bd_layout -format pdf -orientation portrait -force E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/RFSoC_Main_blk.pdf
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/RFSoC_Main_blk.pdf
write_bd_layout -format pdf -orientation portrait E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/RFSoC_Main_blk.png.pdf
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/RFSoC_Main_blk.png.pdf
delete_bd_objs [get_bd_nets RF3_CLKO_A_C_N_1] [get_bd_nets usp_rf_data_converter_0_vout00_p] [get_bd_nets usp_rf_data_converter_0_vout02_n] [get_bd_nets usp_rf_data_converter_0_vout10_p] [get_bd_nets usp_rf_data_converter_0_vout12_n] [get_bd_intf_nets DAC_Controller_0_m00_axis] [get_bd_intf_nets DAC_Controller_1_m00_axis] [get_bd_intf_nets DAC_Controller_2_m00_axis] [get_bd_intf_nets DAC_Controller_3_m00_axis] [get_bd_intf_nets DAC_Controller_6_m00_axis] [get_bd_intf_nets DAC_Controller_7_m00_axis] [get_bd_nets RF3_CLKO_A_C_N_2] [get_bd_nets usp_rf_data_converter_0_vout01_n] [get_bd_nets usp_rf_data_converter_0_vout03_n] [get_bd_nets usp_rf_data_converter_0_vout12_p] [get_bd_nets RF3_CLKO_A_C_P_1] [get_bd_nets usp_rf_data_converter_0_vout00_n] [get_bd_nets usp_rf_data_converter_0_vout03_p] [get_bd_nets usp_rf_data_converter_0_vout11_n] [get_bd_nets usp_rf_data_converter_0_vout13_p] [get_bd_nets usp_rf_data_converter_0_vout13_n] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets DAC_Controller_4_m00_axis] [get_bd_intf_nets DAC_Controller_5_m00_axis] [get_bd_nets RF3_CLKO_A_C_P_2] [get_bd_nets usp_rf_data_converter_0_vout01_p] [get_bd_nets usp_rf_data_converter_0_vout02_p] [get_bd_nets usp_rf_data_converter_0_vout10_n] [get_bd_nets usp_rf_data_converter_0_vout11_p] [get_bd_cells usp_rf_data_converter_0]
delete_bd_objs [get_bd_ports RFMC_DAC_06_P] [get_bd_ports RFMC_DAC_03_N] [get_bd_ports RFMC_DAC_04_P] [get_bd_ports RFMC_DAC_06_N] [get_bd_ports RFMC_DAC_04_N] [get_bd_ports RFMC_DAC_02_P] [get_bd_ports RFMC_DAC_05_P] [get_bd_ports RFMC_DAC_01_P] [get_bd_ports RFMC_DAC_05_N] [get_bd_ports RFMC_DAC_02_N] [get_bd_ports RFMC_DAC_01_N] [get_bd_ports RFMC_DAC_00_P] [get_bd_ports RFMC_DAC_00_N] [get_bd_ports RFMC_DAC_07_N] [get_bd_ports RFMC_DAC_03_P] [get_bd_ports RFMC_DAC_07_P]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins DAC_Controller_7/m00_axis] [get_bd_intf_pins DAC_Controller_5/m00_axis] [get_bd_intf_pins DAC_Controller_4/m00_axis] [get_bd_intf_pins DAC_Controller_3/m00_axis] [get_bd_intf_pins DAC_Controller_2/m00_axis] [get_bd_intf_pins DAC_Controller_1/m00_axis] [get_bd_intf_pins DAC_Controller_0/m00_axis] [get_bd_intf_pins DAC_Controller_6/m00_axis]
endgroup
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_Sim/RFSoC_Main_TB02.sv
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
WARNING: [BD 41-1627] Requested range of <1T> for slave segments </AXI_Buffer_0/s_axi/reg0> exceeds the range of the largest address space in assignment request </zynq_ultra_ps_e_0/Data>. Shrinking the initial requested range to <224G>
Slave segment '/AXI_Buffer_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x20_0000_0000 [ 128G ]>.
Slave segment '/DAC_Controller_0/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A0_0000 [ 64K ]>.
Slave segment '/DAC_Controller_1/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A1_0000 [ 64K ]>.
Slave segment '/DAC_Controller_2/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A2_0000 [ 64K ]>.
Slave segment '/DAC_Controller_3/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A3_0000 [ 64K ]>.
Slave segment '/DAC_Controller_4/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A4_0000 [ 64K ]>.
Slave segment '/DAC_Controller_5/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A5_0000 [ 64K ]>.
Slave segment '/DAC_Controller_6/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A6_0000 [ 64K ]>.
Slave segment '/DAC_Controller_7/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A7_0000 [ 64K ]>.
Slave segment '/TimeController_0/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A8_0000 [ 64K ]>.
delete_bd_objs [get_bd_addr_segs AXI_Buffer_0/m_axi/SEG_DAC_Controller_0_reg0] [get_bd_addr_segs AXI_Buffer_0/m_axi/SEG_DAC_Controller_1_reg0] [get_bd_addr_segs AXI_Buffer_0/m_axi/SEG_DAC_Controller_2_reg0] [get_bd_addr_segs AXI_Buffer_0/m_axi/SEG_DAC_Controller_3_reg0] [get_bd_addr_segs AXI_Buffer_0/m_axi/SEG_DAC_Controller_4_reg0] [get_bd_addr_segs AXI_Buffer_0/m_axi/SEG_DAC_Controller_5_reg0] [get_bd_addr_segs AXI_Buffer_0/m_axi/SEG_DAC_Controller_6_reg0] [get_bd_addr_segs AXI_Buffer_0/m_axi/SEG_DAC_Controller_7_reg0] [get_bd_addr_segs AXI_Buffer_0/m_axi/SEG_TimeController_0_reg0]
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_0/s_axi/reg0] -force
Slave segment '/DAC_Controller_0/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A0_0000 [ 64K ]>.
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
Slave segment '/DAC_Controller_1/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A1_0000 [ 64K ]>.
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_2/s_axi/reg0] -force
Slave segment '/DAC_Controller_2/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A2_0000 [ 64K ]>.
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_3/s_axi/reg0] -force
Slave segment '/DAC_Controller_3/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A3_0000 [ 64K ]>.
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_4/s_axi/reg0] -force
Slave segment '/DAC_Controller_4/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A4_0000 [ 64K ]>.
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_5/s_axi/reg0] -force
Slave segment '/DAC_Controller_5/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A5_0000 [ 64K ]>.
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_6/s_axi/reg0] -force
Slave segment '/DAC_Controller_6/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A6_0000 [ 64K ]>.
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_7/s_axi/reg0] -force
Slave segment '/DAC_Controller_7/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A7_0000 [ 64K ]>.
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs TimeController_0/s_axi/reg0] -force
Slave segment '/TimeController_0/s_axi/reg0' is being assigned into address space '/AXI_Buffer_0/m_axi' at <0x44A8_0000 [ 64K ]>.
set_property range 256M [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_AXI_Buffer_0_reg0}]
set_property offset 0x00A0000000 [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_AXI_Buffer_0_reg0}]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_Sim/RFSoC_Main_TB03.sv w ]
add_files -fileset sim_1 E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_Sim/RFSoC_Main_TB03.sv
export_ip_user_files -of_objects  [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_Sim/RFSoC_Main_TB02.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_Sim/RFSoC_Main_TB02.sv
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/ui/bd_1203c447.ui> 
set_property offset 0x00A0000000 [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_0_reg0}]
set_property range 4K [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_0_reg0}]
set_property range 4K [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_1_reg0}]
set_property range 4K [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_2_reg0}]
set_property range 4K [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_3_reg0}]
set_property range 4K [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_4_reg0}]
set_property range 4K [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_5_reg0}]
set_property range 4K [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_6_reg0}]
set_property range 4K [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_7_reg0}]
set_property range 4K [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_TimeController_0_reg0}]
set_property offset 0x00A0001000 [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_1_reg0}]
set_property offset 0x00A0002000 [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_2_reg0}]
set_property offset 0x00A0003000 [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_3_reg0}]
set_property offset 0x00A0004000 [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_4_reg0}]
set_property offset 0x00A0005000 [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_5_reg0}]
set_property offset 0x00A0006000 [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_6_reg0}]
set_property offset 0x00A0007000 [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_DAC_Controller_7_reg0}]
set_property offset 0x00A0008000 [get_bd_addr_segs {AXI_Buffer_0/m_axi/SEG_TimeController_0_reg0}]
set_property name m00_axis_00 [get_bd_intf_ports m00_axis_6]
set_property name m00_axis_01 [get_bd_intf_ports m00_axis_5]
set_property name m00_axis_02 [get_bd_intf_ports m00_axis_4]
set_property name m00_axis_03 [get_bd_intf_ports m00_axis_3]
set_property name m00_axis_04 [get_bd_intf_ports m00_axis_2]
set_property name m00_axis_05 [get_bd_intf_ports m00_axis_1]
set_property name m00_axis_07 [get_bd_intf_ports m00_axis_0]
set_property name m00_axis_06 [get_bd_intf_ports m00_axis_7]
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
CRITICAL WARNING: [BD 41-2559] AXI interface port /m00_axis_07 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /zynq_ultra_ps_e_0/pl_clk0 external and associate the interface port to it.
CRITICAL WARNING: [BD 41-2559] AXI interface port /m00_axis_05 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /zynq_ultra_ps_e_0/pl_clk0 external and associate the interface port to it.
CRITICAL WARNING: [BD 41-2559] AXI interface port /m00_axis_04 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /zynq_ultra_ps_e_0/pl_clk0 external and associate the interface port to it.
CRITICAL WARNING: [BD 41-2559] AXI interface port /m00_axis_03 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /zynq_ultra_ps_e_0/pl_clk0 external and associate the interface port to it.
CRITICAL WARNING: [BD 41-2559] AXI interface port /m00_axis_02 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /zynq_ultra_ps_e_0/pl_clk0 external and associate the interface port to it.
CRITICAL WARNING: [BD 41-2559] AXI interface port /m00_axis_01 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /zynq_ultra_ps_e_0/pl_clk0 external and associate the interface port to it.
CRITICAL WARNING: [BD 41-2559] AXI interface port /m00_axis_00 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /zynq_ultra_ps_e_0/pl_clk0 external and associate the interface port to it.
CRITICAL WARNING: [BD 41-2559] AXI interface port /m00_axis_06 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /zynq_ultra_ps_e_0/pl_clk0 external and associate the interface port to it.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m00_axis_00(100000000) and /DAC_Controller_0/m00_axis(249997498)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m00_axis_01(100000000) and /DAC_Controller_1/m00_axis(249997498)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m00_axis_02(100000000) and /DAC_Controller_2/m00_axis(249997498)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m00_axis_03(100000000) and /DAC_Controller_3/m00_axis(249997498)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m00_axis_04(100000000) and /DAC_Controller_4/m00_axis(249997498)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m00_axis_05(100000000) and /DAC_Controller_5/m00_axis(249997498)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m00_axis_06(100000000) and /DAC_Controller_6/m00_axis(249997498)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m00_axis_07(100000000) and /DAC_Controller_7/m00_axis(249997498)
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TimeController_0/s_axi_aclk have been updated from connected ip, but BD cell '/TimeController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </TimeController_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /AXI_Buffer_0/s_axi_aclk have been updated from connected ip, but BD cell '/AXI_Buffer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </AXI_Buffer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /AXI_Buffer_0/m_axi_aclk have been updated from connected ip, but BD cell '/AXI_Buffer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </AXI_Buffer_0> to completely resolve these warnings.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd 
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1771.676 ; gain = 0.000
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_ports m00_axis_00]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_ports m00_axis_01]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_ports m00_axis_02]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_ports m00_axis_03]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_ports m00_axis_04]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_ports m00_axis_05]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_ports m00_axis_06]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_ports m00_axis_07]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TimeController_0/s_axi_aclk have been updated from connected ip, but BD cell '/TimeController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </TimeController_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /AXI_Buffer_0/s_axi_aclk have been updated from connected ip, but BD cell '/AXI_Buffer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </AXI_Buffer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /AXI_Buffer_0/m_axi_aclk have been updated from connected ip, but BD cell '/AXI_Buffer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </AXI_Buffer_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1799.984 ; gain = 0.000
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
INFO: [BD 41-1662] The design 'RFSoC_Main_blk.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/ui/bd_1203c447.ui> 
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1959.633 ; gain = 159.648
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
generate_target Simulation [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd]
INFO: [BD 41-1662] The design 'RFSoC_Main_blk.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TimeController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Buffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hw_handoff/RFSoC_Main_blk.hwh
Generated Block Design Tcl file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hw_handoff/RFSoC_Main_blk_bd.tcl
Generated Hardware Definition File E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.hwdef
generate_target: Time (s): cpu = 00:03:36 ; elapsed = 00:05:50 . Memory (MB): peak = 6546.312 ; gain = 4583.266
export_ip_user_files -of_objects [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/sim_scripts -ip_user_files_dir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files -ipstatic_source_dir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/modelsim} {questa=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/questa} {riviera=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/riviera} {activehdl=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_fifo_0_generator_0/sim/dac_controller_fifo_0_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller_fifo_0_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/AXI2FIFO_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/DAC_Controller_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Controller_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/DDS_Controller_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Controller_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/GPO_Core_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO_Core_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/MAC_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFDC_DDS_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RTO_Core_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/sim/RFSoC_Main_blk_DAC_Controller_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_DAC_Controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_fifo_1_generator_0/sim/dac_controller_fifo_1_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller_fifo_1_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/AXI2FIFO_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/DAC_Controller_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Controller_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/DDS_Controller_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Controller_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/GPO_Core_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO_Core_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/MAC_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFDC_DDS_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RTO_Core_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/sim/RFSoC_Main_blk_DAC_Controller_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_DAC_Controller_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_fifo_2_generator_0/sim/dac_controller_fifo_2_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller_fifo_2_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/AXI2FIFO_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/DAC_Controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Controller_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/DDS_Controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Controller_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/GPO_Core_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO_Core_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/MAC_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFDC_DDS_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RTO_Core_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/sim/RFSoC_Main_blk_DAC_Controller_2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_DAC_Controller_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_fifo_3_generator_0/sim/dac_controller_fifo_3_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller_fifo_3_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/AXI2FIFO_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/DAC_Controller_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Controller_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/DDS_Controller_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Controller_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/GPO_Core_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO_Core_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/MAC_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFDC_DDS_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RTO_Core_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/sim/RFSoC_Main_blk_DAC_Controller_3_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_DAC_Controller_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_fifo_4_generator_0/sim/dac_controller_fifo_4_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller_fifo_4_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/AXI2FIFO_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/DAC_Controller_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Controller_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/DDS_Controller_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Controller_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/GPO_Core_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO_Core_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/MAC_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFDC_DDS_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RTO_Core_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/sim/RFSoC_Main_blk_DAC_Controller_4_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_DAC_Controller_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_fifo_5_generator_0/sim/dac_controller_fifo_5_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller_fifo_5_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/AXI2FIFO_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/DAC_Controller_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Controller_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/DDS_Controller_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Controller_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/GPO_Core_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO_Core_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/MAC_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFDC_DDS_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RTO_Core_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/sim/RFSoC_Main_blk_DAC_Controller_5_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_DAC_Controller_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_fifo_6_generator_0/sim/dac_controller_fifo_6_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller_fifo_6_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/AXI2FIFO_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/DAC_Controller_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Controller_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/DDS_Controller_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Controller_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/GPO_Core_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO_Core_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/MAC_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFDC_DDS_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RTO_Core_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/sim/RFSoC_Main_blk_DAC_Controller_6_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_DAC_Controller_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_fifo_7_generator_0/sim/dac_controller_fifo_7_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller_fifo_7_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/AXI2FIFO_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/DAC_Controller_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Controller_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/DDS_Controller_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Controller_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/GPO_Core_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO_Core_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/MAC_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFDC_DDS_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RTO_Core_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/sim/RFSoC_Main_blk_DAC_Controller_7_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_DAC_Controller_7_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/AXI2COM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2COM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/Timestamp_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timestamp_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_TimeController_0_0/sim/RFSoC_Main_blk_TimeController_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_TimeController_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/AXI_Buffer/AXI_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_AXI_Buffer_0_0/sim/RFSoC_Main_blk_AXI_Buffer_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_AXI_Buffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_xbar_0/sim/RFSoC_Main_blk_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:166]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:168]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:170]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_JV7A2F
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1J54PSG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_180JIRC
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_8QXNRZ
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_CXP23S
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1CRAEHB
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1WPMUAV
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_WVQLKW
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_15I4NBD
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_5QP7HQ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11IU3EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_Sim/RFSoC_Main_TB03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_TB00
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_15/sim/dac_controller_dds_0_compiler_15.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_15'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_14/sim/dac_controller_dds_0_compiler_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_14'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_13/sim/dac_controller_dds_0_compiler_13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_13'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_12/sim/dac_controller_dds_0_compiler_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_12'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_11/sim/dac_controller_dds_0_compiler_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_11'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_10/sim/dac_controller_dds_0_compiler_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_10'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_9/sim/dac_controller_dds_0_compiler_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_9'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_8/sim/dac_controller_dds_0_compiler_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_8'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_7/sim/dac_controller_dds_0_compiler_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_7'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_6/sim/dac_controller_dds_0_compiler_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_5/sim/dac_controller_dds_0_compiler_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_4/sim/dac_controller_dds_0_compiler_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_3/sim/dac_controller_dds_0_compiler_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_2/sim/dac_controller_dds_0_compiler_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_1/sim/dac_controller_dds_0_compiler_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_dds_0_compiler_0/sim/dac_controller_dds_0_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_0_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_xbip_dsp48_0_sum_macro_3/sim/dac_controller_xbip_dsp48_0_sum_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_0_sum_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_xbip_dsp48_0_sum_macro_2/sim/dac_controller_xbip_dsp48_0_sum_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_0_sum_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_xbip_dsp48_0_sum_macro_1/sim/dac_controller_xbip_dsp48_0_sum_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_0_sum_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_xbip_dsp48_0_sum_macro_0/sim/dac_controller_xbip_dsp48_0_sum_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_0_sum_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_xbip_dsp48_0_mul_macro_5/sim/dac_controller_xbip_dsp48_0_mul_macro_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_0_mul_macro_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_xbip_dsp48_0_mul_macro_4/sim/dac_controller_xbip_dsp48_0_mul_macro_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_0_mul_macro_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_xbip_dsp48_0_mul_macro_3/sim/dac_controller_xbip_dsp48_0_mul_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_0_mul_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_xbip_dsp48_0_mul_macro_2/sim/dac_controller_xbip_dsp48_0_mul_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_0_mul_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_xbip_dsp48_0_mul_macro_1/sim/dac_controller_xbip_dsp48_0_mul_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_0_mul_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_xbip_dsp48_0_mul_macro_0/sim/dac_controller_xbip_dsp48_0_mul_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_0_mul_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_15/sim/dac_controller_dds_1_compiler_15.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_15'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_14/sim/dac_controller_dds_1_compiler_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_14'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_13/sim/dac_controller_dds_1_compiler_13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_13'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_12/sim/dac_controller_dds_1_compiler_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_12'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_11/sim/dac_controller_dds_1_compiler_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_11'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_10/sim/dac_controller_dds_1_compiler_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_10'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_9/sim/dac_controller_dds_1_compiler_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_9'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_8/sim/dac_controller_dds_1_compiler_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_8'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_7/sim/dac_controller_dds_1_compiler_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_7'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_6/sim/dac_controller_dds_1_compiler_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_5/sim/dac_controller_dds_1_compiler_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_4/sim/dac_controller_dds_1_compiler_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_3/sim/dac_controller_dds_1_compiler_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_2/sim/dac_controller_dds_1_compiler_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_1/sim/dac_controller_dds_1_compiler_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_dds_1_compiler_0/sim/dac_controller_dds_1_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_1_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_xbip_dsp48_1_sum_macro_3/sim/dac_controller_xbip_dsp48_1_sum_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_1_sum_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_xbip_dsp48_1_sum_macro_2/sim/dac_controller_xbip_dsp48_1_sum_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_1_sum_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_xbip_dsp48_1_sum_macro_1/sim/dac_controller_xbip_dsp48_1_sum_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_1_sum_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_xbip_dsp48_1_sum_macro_0/sim/dac_controller_xbip_dsp48_1_sum_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_1_sum_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_xbip_dsp48_1_mul_macro_5/sim/dac_controller_xbip_dsp48_1_mul_macro_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_1_mul_macro_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_xbip_dsp48_1_mul_macro_4/sim/dac_controller_xbip_dsp48_1_mul_macro_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_1_mul_macro_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_xbip_dsp48_1_mul_macro_3/sim/dac_controller_xbip_dsp48_1_mul_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_1_mul_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_xbip_dsp48_1_mul_macro_2/sim/dac_controller_xbip_dsp48_1_mul_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_1_mul_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_xbip_dsp48_1_mul_macro_1/sim/dac_controller_xbip_dsp48_1_mul_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_1_mul_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_xbip_dsp48_1_mul_macro_0/sim/dac_controller_xbip_dsp48_1_mul_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_1_mul_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_15/sim/dac_controller_dds_2_compiler_15.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_15'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_14/sim/dac_controller_dds_2_compiler_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_14'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_13/sim/dac_controller_dds_2_compiler_13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_13'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_12/sim/dac_controller_dds_2_compiler_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_12'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_11/sim/dac_controller_dds_2_compiler_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_11'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_10/sim/dac_controller_dds_2_compiler_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_10'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_9/sim/dac_controller_dds_2_compiler_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_9'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_8/sim/dac_controller_dds_2_compiler_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_8'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_7/sim/dac_controller_dds_2_compiler_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_7'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_6/sim/dac_controller_dds_2_compiler_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_5/sim/dac_controller_dds_2_compiler_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_4/sim/dac_controller_dds_2_compiler_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_3/sim/dac_controller_dds_2_compiler_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_2/sim/dac_controller_dds_2_compiler_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_1/sim/dac_controller_dds_2_compiler_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_dds_2_compiler_0/sim/dac_controller_dds_2_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_2_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_xbip_dsp48_2_sum_macro_3/sim/dac_controller_xbip_dsp48_2_sum_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_2_sum_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_xbip_dsp48_2_sum_macro_2/sim/dac_controller_xbip_dsp48_2_sum_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_2_sum_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_xbip_dsp48_2_sum_macro_1/sim/dac_controller_xbip_dsp48_2_sum_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_2_sum_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_xbip_dsp48_2_sum_macro_0/sim/dac_controller_xbip_dsp48_2_sum_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_2_sum_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_xbip_dsp48_2_mul_macro_5/sim/dac_controller_xbip_dsp48_2_mul_macro_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_2_mul_macro_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_xbip_dsp48_2_mul_macro_4/sim/dac_controller_xbip_dsp48_2_mul_macro_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_2_mul_macro_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_xbip_dsp48_2_mul_macro_3/sim/dac_controller_xbip_dsp48_2_mul_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_2_mul_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_xbip_dsp48_2_mul_macro_2/sim/dac_controller_xbip_dsp48_2_mul_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_2_mul_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_xbip_dsp48_2_mul_macro_1/sim/dac_controller_xbip_dsp48_2_mul_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_2_mul_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_xbip_dsp48_2_mul_macro_0/sim/dac_controller_xbip_dsp48_2_mul_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_2_mul_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_15/sim/dac_controller_dds_3_compiler_15.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_15'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_14/sim/dac_controller_dds_3_compiler_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_14'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_13/sim/dac_controller_dds_3_compiler_13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_13'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_12/sim/dac_controller_dds_3_compiler_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_12'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_11/sim/dac_controller_dds_3_compiler_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_11'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_10/sim/dac_controller_dds_3_compiler_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_10'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_9/sim/dac_controller_dds_3_compiler_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_9'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_8/sim/dac_controller_dds_3_compiler_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_8'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_7/sim/dac_controller_dds_3_compiler_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_7'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_6/sim/dac_controller_dds_3_compiler_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_5/sim/dac_controller_dds_3_compiler_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_4/sim/dac_controller_dds_3_compiler_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_3/sim/dac_controller_dds_3_compiler_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_2/sim/dac_controller_dds_3_compiler_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_1/sim/dac_controller_dds_3_compiler_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_dds_3_compiler_0/sim/dac_controller_dds_3_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_3_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_xbip_dsp48_3_sum_macro_3/sim/dac_controller_xbip_dsp48_3_sum_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_3_sum_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_xbip_dsp48_3_sum_macro_2/sim/dac_controller_xbip_dsp48_3_sum_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_3_sum_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_xbip_dsp48_3_sum_macro_1/sim/dac_controller_xbip_dsp48_3_sum_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_3_sum_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_xbip_dsp48_3_sum_macro_0/sim/dac_controller_xbip_dsp48_3_sum_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_3_sum_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_xbip_dsp48_3_mul_macro_5/sim/dac_controller_xbip_dsp48_3_mul_macro_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_3_mul_macro_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_xbip_dsp48_3_mul_macro_4/sim/dac_controller_xbip_dsp48_3_mul_macro_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_3_mul_macro_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_xbip_dsp48_3_mul_macro_3/sim/dac_controller_xbip_dsp48_3_mul_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_3_mul_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_xbip_dsp48_3_mul_macro_2/sim/dac_controller_xbip_dsp48_3_mul_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_3_mul_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_xbip_dsp48_3_mul_macro_1/sim/dac_controller_xbip_dsp48_3_mul_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_3_mul_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_xbip_dsp48_3_mul_macro_0/sim/dac_controller_xbip_dsp48_3_mul_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_3_mul_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_15/sim/dac_controller_dds_4_compiler_15.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_15'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_14/sim/dac_controller_dds_4_compiler_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_14'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_13/sim/dac_controller_dds_4_compiler_13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_13'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_12/sim/dac_controller_dds_4_compiler_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_12'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_11/sim/dac_controller_dds_4_compiler_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_11'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_10/sim/dac_controller_dds_4_compiler_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_10'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_9/sim/dac_controller_dds_4_compiler_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_9'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_8/sim/dac_controller_dds_4_compiler_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_8'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_7/sim/dac_controller_dds_4_compiler_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_7'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_6/sim/dac_controller_dds_4_compiler_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_5/sim/dac_controller_dds_4_compiler_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_4/sim/dac_controller_dds_4_compiler_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_3/sim/dac_controller_dds_4_compiler_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_2/sim/dac_controller_dds_4_compiler_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_1/sim/dac_controller_dds_4_compiler_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_dds_4_compiler_0/sim/dac_controller_dds_4_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_4_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_xbip_dsp48_4_sum_macro_3/sim/dac_controller_xbip_dsp48_4_sum_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_4_sum_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_xbip_dsp48_4_sum_macro_2/sim/dac_controller_xbip_dsp48_4_sum_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_4_sum_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_xbip_dsp48_4_sum_macro_1/sim/dac_controller_xbip_dsp48_4_sum_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_4_sum_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_xbip_dsp48_4_sum_macro_0/sim/dac_controller_xbip_dsp48_4_sum_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_4_sum_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_xbip_dsp48_4_mul_macro_5/sim/dac_controller_xbip_dsp48_4_mul_macro_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_4_mul_macro_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_xbip_dsp48_4_mul_macro_4/sim/dac_controller_xbip_dsp48_4_mul_macro_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_4_mul_macro_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_xbip_dsp48_4_mul_macro_3/sim/dac_controller_xbip_dsp48_4_mul_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_4_mul_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_xbip_dsp48_4_mul_macro_2/sim/dac_controller_xbip_dsp48_4_mul_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_4_mul_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_xbip_dsp48_4_mul_macro_1/sim/dac_controller_xbip_dsp48_4_mul_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_4_mul_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_xbip_dsp48_4_mul_macro_0/sim/dac_controller_xbip_dsp48_4_mul_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_4_mul_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_15/sim/dac_controller_dds_5_compiler_15.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_15'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_14/sim/dac_controller_dds_5_compiler_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_14'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_13/sim/dac_controller_dds_5_compiler_13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_13'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_12/sim/dac_controller_dds_5_compiler_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_12'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_11/sim/dac_controller_dds_5_compiler_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_11'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_10/sim/dac_controller_dds_5_compiler_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_10'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_9/sim/dac_controller_dds_5_compiler_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_9'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_8/sim/dac_controller_dds_5_compiler_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_8'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_7/sim/dac_controller_dds_5_compiler_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_7'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_6/sim/dac_controller_dds_5_compiler_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_5/sim/dac_controller_dds_5_compiler_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_4/sim/dac_controller_dds_5_compiler_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_3/sim/dac_controller_dds_5_compiler_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_2/sim/dac_controller_dds_5_compiler_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_1/sim/dac_controller_dds_5_compiler_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_dds_5_compiler_0/sim/dac_controller_dds_5_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_5_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_xbip_dsp48_5_sum_macro_3/sim/dac_controller_xbip_dsp48_5_sum_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_5_sum_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_xbip_dsp48_5_sum_macro_2/sim/dac_controller_xbip_dsp48_5_sum_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_5_sum_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_xbip_dsp48_5_sum_macro_1/sim/dac_controller_xbip_dsp48_5_sum_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_5_sum_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_xbip_dsp48_5_sum_macro_0/sim/dac_controller_xbip_dsp48_5_sum_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_5_sum_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_xbip_dsp48_5_mul_macro_5/sim/dac_controller_xbip_dsp48_5_mul_macro_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_5_mul_macro_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_xbip_dsp48_5_mul_macro_4/sim/dac_controller_xbip_dsp48_5_mul_macro_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_5_mul_macro_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_xbip_dsp48_5_mul_macro_3/sim/dac_controller_xbip_dsp48_5_mul_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_5_mul_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_xbip_dsp48_5_mul_macro_2/sim/dac_controller_xbip_dsp48_5_mul_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_5_mul_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_xbip_dsp48_5_mul_macro_1/sim/dac_controller_xbip_dsp48_5_mul_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_5_mul_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_xbip_dsp48_5_mul_macro_0/sim/dac_controller_xbip_dsp48_5_mul_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_5_mul_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_15/sim/dac_controller_dds_6_compiler_15.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_15'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_14/sim/dac_controller_dds_6_compiler_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_14'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_13/sim/dac_controller_dds_6_compiler_13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_13'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_12/sim/dac_controller_dds_6_compiler_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_12'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_11/sim/dac_controller_dds_6_compiler_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_11'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_10/sim/dac_controller_dds_6_compiler_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_10'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_9/sim/dac_controller_dds_6_compiler_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_9'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_8/sim/dac_controller_dds_6_compiler_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_8'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_7/sim/dac_controller_dds_6_compiler_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_7'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_6/sim/dac_controller_dds_6_compiler_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_5/sim/dac_controller_dds_6_compiler_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_4/sim/dac_controller_dds_6_compiler_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_3/sim/dac_controller_dds_6_compiler_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_2/sim/dac_controller_dds_6_compiler_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_1/sim/dac_controller_dds_6_compiler_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_dds_6_compiler_0/sim/dac_controller_dds_6_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_6_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_xbip_dsp48_6_sum_macro_3/sim/dac_controller_xbip_dsp48_6_sum_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_6_sum_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_xbip_dsp48_6_sum_macro_2/sim/dac_controller_xbip_dsp48_6_sum_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_6_sum_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_xbip_dsp48_6_sum_macro_1/sim/dac_controller_xbip_dsp48_6_sum_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_6_sum_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_xbip_dsp48_6_sum_macro_0/sim/dac_controller_xbip_dsp48_6_sum_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_6_sum_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_xbip_dsp48_6_mul_macro_5/sim/dac_controller_xbip_dsp48_6_mul_macro_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_6_mul_macro_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_xbip_dsp48_6_mul_macro_4/sim/dac_controller_xbip_dsp48_6_mul_macro_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_6_mul_macro_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_xbip_dsp48_6_mul_macro_3/sim/dac_controller_xbip_dsp48_6_mul_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_6_mul_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_xbip_dsp48_6_mul_macro_2/sim/dac_controller_xbip_dsp48_6_mul_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_6_mul_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_xbip_dsp48_6_mul_macro_1/sim/dac_controller_xbip_dsp48_6_mul_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_6_mul_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_xbip_dsp48_6_mul_macro_0/sim/dac_controller_xbip_dsp48_6_mul_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_6_mul_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_15/sim/dac_controller_dds_7_compiler_15.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_15'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_14/sim/dac_controller_dds_7_compiler_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_14'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_13/sim/dac_controller_dds_7_compiler_13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_13'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_12/sim/dac_controller_dds_7_compiler_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_12'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_11/sim/dac_controller_dds_7_compiler_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_11'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_10/sim/dac_controller_dds_7_compiler_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_10'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_9/sim/dac_controller_dds_7_compiler_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_9'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_8/sim/dac_controller_dds_7_compiler_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_8'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_7/sim/dac_controller_dds_7_compiler_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_7'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_6/sim/dac_controller_dds_7_compiler_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_5/sim/dac_controller_dds_7_compiler_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_4/sim/dac_controller_dds_7_compiler_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_3/sim/dac_controller_dds_7_compiler_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_2/sim/dac_controller_dds_7_compiler_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_1/sim/dac_controller_dds_7_compiler_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_dds_7_compiler_0/sim/dac_controller_dds_7_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_dds_7_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_xbip_dsp48_7_sum_macro_3/sim/dac_controller_xbip_dsp48_7_sum_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_7_sum_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_xbip_dsp48_7_sum_macro_2/sim/dac_controller_xbip_dsp48_7_sum_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_7_sum_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_xbip_dsp48_7_sum_macro_1/sim/dac_controller_xbip_dsp48_7_sum_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_7_sum_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_xbip_dsp48_7_sum_macro_0/sim/dac_controller_xbip_dsp48_7_sum_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_7_sum_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_xbip_dsp48_7_mul_macro_5/sim/dac_controller_xbip_dsp48_7_mul_macro_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_7_mul_macro_5'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_xbip_dsp48_7_mul_macro_4/sim/dac_controller_xbip_dsp48_7_mul_macro_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_7_mul_macro_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_xbip_dsp48_7_mul_macro_3/sim/dac_controller_xbip_dsp48_7_mul_macro_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_7_mul_macro_3'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_xbip_dsp48_7_mul_macro_2/sim/dac_controller_xbip_dsp48_7_mul_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_7_mul_macro_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_xbip_dsp48_7_mul_macro_1/sim/dac_controller_xbip_dsp48_7_mul_macro_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_7_mul_macro_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_xbip_dsp48_7_mul_macro_0/sim/dac_controller_xbip_dsp48_7_mul_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_controller_xbip_dsp48_7_mul_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_proc_sys_reset_0_0/sim/RFSoC_Main_blk_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RFSoC_Main_blk_proc_sys_reset_0_0'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 6557.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '54' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto f5ba6133da124965ab21d72ecd24d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L xbip_dsp48_macro_v3_0_18 -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f5ba6133da124965ab21d72ecd24d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L xbip_dsp48_macro_v3_0_18 -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:298]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_arcache' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3891]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'm_axi_arlock' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3894]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 30 for port 'm_axi_arprot' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3895]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_arqos' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3896]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_arregion' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3898]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_awcache' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3904]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'm_axi_awlock' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3907]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 30 for port 'm_axi_awprot' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3908]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_awqos' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3909]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_awregion' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3911]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_Sim/RFSoC_Main_TB03.sv:88]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1264]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_v3_0_18_viv_com...
Compiling package xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_v3_0_18_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI_Buffer
Compiling module xil_defaultlib.RFSoC_Main_blk_AXI_Buffer_0_0
Compiling module xil_defaultlib.AXI2FIFO_0(AXI_STROBE_WIDTH=16)
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.dac_controller_fifo_0_generator_...
Compiling module xil_defaultlib.RTO_Core_0
Compiling module xil_defaultlib.GPO_Core_0
Compiling module xil_defaultlib.DDS_Controller_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=16...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_v3_0_18_viv [\xbip_dsp48_macro_v3_0_18_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_v3_0_18 [\xbip_dsp48_macro_v3_0_18(c_xdev...]
Compiling architecture dac_controller_xbip_dsp48_0_mul_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_0_mul_macro_0 [dac_controller_xbip_dsp48_0_mul_...]
Compiling architecture dac_controller_xbip_dsp48_0_mul_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_0_mul_macro_1 [dac_controller_xbip_dsp48_0_mul_...]
Compiling architecture dac_controller_xbip_dsp48_0_mul_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_0_mul_macro_2 [dac_controller_xbip_dsp48_0_mul_...]
Compiling architecture dac_controller_xbip_dsp48_0_mul_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_0_mul_macro_3 [dac_controller_xbip_dsp48_0_mul_...]
Compiling architecture dac_controller_xbip_dsp48_0_mul_macro_4_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_0_mul_macro_4 [dac_controller_xbip_dsp48_0_mul_...]
Compiling architecture dac_controller_xbip_dsp48_0_mul_macro_5_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_0_mul_macro_5 [dac_controller_xbip_dsp48_0_mul_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,amultsel="AD...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_v3_0_18_viv [\xbip_dsp48_macro_v3_0_18_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_v3_0_18 [\xbip_dsp48_macro_v3_0_18(c_xdev...]
Compiling architecture dac_controller_xbip_dsp48_0_sum_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_0_sum_macro_0 [dac_controller_xbip_dsp48_0_sum_...]
Compiling architecture dac_controller_xbip_dsp48_0_sum_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_0_sum_macro_1 [dac_controller_xbip_dsp48_0_sum_...]
Compiling architecture dac_controller_xbip_dsp48_0_sum_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_0_sum_macro_2 [dac_controller_xbip_dsp48_0_sum_...]
Compiling architecture dac_controller_xbip_dsp48_0_sum_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_0_sum_macro_3 [dac_controller_xbip_dsp48_0_sum_...]
Compiling module xil_defaultlib.MAC_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dac_controller_dds_0_compiler_0_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_0 [dac_controller_dds_0_compiler_0_...]
Compiling architecture dac_controller_dds_0_compiler_1_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_1 [dac_controller_dds_0_compiler_1_...]
Compiling architecture dac_controller_dds_0_compiler_2_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_2 [dac_controller_dds_0_compiler_2_...]
Compiling architecture dac_controller_dds_0_compiler_3_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_3 [dac_controller_dds_0_compiler_3_...]
Compiling architecture dac_controller_dds_0_compiler_4_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_4 [dac_controller_dds_0_compiler_4_...]
Compiling architecture dac_controller_dds_0_compiler_5_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_5 [dac_controller_dds_0_compiler_5_...]
Compiling architecture dac_controller_dds_0_compiler_6_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_6 [dac_controller_dds_0_compiler_6_...]
Compiling architecture dac_controller_dds_0_compiler_7_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_7 [dac_controller_dds_0_compiler_7_...]
Compiling architecture dac_controller_dds_0_compiler_8_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_8 [dac_controller_dds_0_compiler_8_...]
Compiling architecture dac_controller_dds_0_compiler_9_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_9 [dac_controller_dds_0_compiler_9_...]
Compiling architecture dac_controller_dds_0_compiler_10_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_10 [dac_controller_dds_0_compiler_10...]
Compiling architecture dac_controller_dds_0_compiler_11_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_11 [dac_controller_dds_0_compiler_11...]
Compiling architecture dac_controller_dds_0_compiler_12_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_12 [dac_controller_dds_0_compiler_12...]
Compiling architecture dac_controller_dds_0_compiler_13_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_13 [dac_controller_dds_0_compiler_13...]
Compiling architecture dac_controller_dds_0_compiler_14_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_14 [dac_controller_dds_0_compiler_14...]
Compiling architecture dac_controller_dds_0_compiler_15_arch of entity xil_defaultlib.dac_controller_dds_0_compiler_15 [dac_controller_dds_0_compiler_15...]
Compiling module xil_defaultlib.RFDC_DDS_0
Compiling module xil_defaultlib.DAC_Controller_0(AXI_STROBE_WIDT...
Compiling module xil_defaultlib.RFSoC_Main_blk_DAC_Controller_0_...
Compiling module xil_defaultlib.AXI2FIFO_1(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.dac_controller_fifo_1_generator_...
Compiling module xil_defaultlib.RTO_Core_1
Compiling module xil_defaultlib.GPO_Core_1
Compiling module xil_defaultlib.DDS_Controller_1
Compiling architecture dac_controller_xbip_dsp48_1_mul_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_1_mul_macro_0 [dac_controller_xbip_dsp48_1_mul_...]
Compiling architecture dac_controller_xbip_dsp48_1_mul_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_1_mul_macro_1 [dac_controller_xbip_dsp48_1_mul_...]
Compiling architecture dac_controller_xbip_dsp48_1_mul_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_1_mul_macro_2 [dac_controller_xbip_dsp48_1_mul_...]
Compiling architecture dac_controller_xbip_dsp48_1_mul_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_1_mul_macro_3 [dac_controller_xbip_dsp48_1_mul_...]
Compiling architecture dac_controller_xbip_dsp48_1_mul_macro_4_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_1_mul_macro_4 [dac_controller_xbip_dsp48_1_mul_...]
Compiling architecture dac_controller_xbip_dsp48_1_mul_macro_5_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_1_mul_macro_5 [dac_controller_xbip_dsp48_1_mul_...]
Compiling architecture dac_controller_xbip_dsp48_1_sum_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_1_sum_macro_0 [dac_controller_xbip_dsp48_1_sum_...]
Compiling architecture dac_controller_xbip_dsp48_1_sum_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_1_sum_macro_1 [dac_controller_xbip_dsp48_1_sum_...]
Compiling architecture dac_controller_xbip_dsp48_1_sum_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_1_sum_macro_2 [dac_controller_xbip_dsp48_1_sum_...]
Compiling architecture dac_controller_xbip_dsp48_1_sum_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_1_sum_macro_3 [dac_controller_xbip_dsp48_1_sum_...]
Compiling module xil_defaultlib.MAC_1
Compiling architecture dac_controller_dds_1_compiler_0_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_0 [dac_controller_dds_1_compiler_0_...]
Compiling architecture dac_controller_dds_1_compiler_1_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_1 [dac_controller_dds_1_compiler_1_...]
Compiling architecture dac_controller_dds_1_compiler_2_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_2 [dac_controller_dds_1_compiler_2_...]
Compiling architecture dac_controller_dds_1_compiler_3_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_3 [dac_controller_dds_1_compiler_3_...]
Compiling architecture dac_controller_dds_1_compiler_4_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_4 [dac_controller_dds_1_compiler_4_...]
Compiling architecture dac_controller_dds_1_compiler_5_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_5 [dac_controller_dds_1_compiler_5_...]
Compiling architecture dac_controller_dds_1_compiler_6_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_6 [dac_controller_dds_1_compiler_6_...]
Compiling architecture dac_controller_dds_1_compiler_7_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_7 [dac_controller_dds_1_compiler_7_...]
Compiling architecture dac_controller_dds_1_compiler_8_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_8 [dac_controller_dds_1_compiler_8_...]
Compiling architecture dac_controller_dds_1_compiler_9_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_9 [dac_controller_dds_1_compiler_9_...]
Compiling architecture dac_controller_dds_1_compiler_10_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_10 [dac_controller_dds_1_compiler_10...]
Compiling architecture dac_controller_dds_1_compiler_11_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_11 [dac_controller_dds_1_compiler_11...]
Compiling architecture dac_controller_dds_1_compiler_12_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_12 [dac_controller_dds_1_compiler_12...]
Compiling architecture dac_controller_dds_1_compiler_13_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_13 [dac_controller_dds_1_compiler_13...]
Compiling architecture dac_controller_dds_1_compiler_14_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_14 [dac_controller_dds_1_compiler_14...]
Compiling architecture dac_controller_dds_1_compiler_15_arch of entity xil_defaultlib.dac_controller_dds_1_compiler_15 [dac_controller_dds_1_compiler_15...]
Compiling module xil_defaultlib.RFDC_DDS_1
Compiling module xil_defaultlib.DAC_Controller_1(AXI_STROBE_WIDT...
Compiling module xil_defaultlib.RFSoC_Main_blk_DAC_Controller_1_...
Compiling module xil_defaultlib.AXI2FIFO_2(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.dac_controller_fifo_2_generator_...
Compiling module xil_defaultlib.RTO_Core_2
Compiling module xil_defaultlib.GPO_Core_2
Compiling module xil_defaultlib.DDS_Controller_2
Compiling architecture dac_controller_xbip_dsp48_2_mul_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_2_mul_macro_0 [dac_controller_xbip_dsp48_2_mul_...]
Compiling architecture dac_controller_xbip_dsp48_2_mul_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_2_mul_macro_1 [dac_controller_xbip_dsp48_2_mul_...]
Compiling architecture dac_controller_xbip_dsp48_2_mul_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_2_mul_macro_2 [dac_controller_xbip_dsp48_2_mul_...]
Compiling architecture dac_controller_xbip_dsp48_2_mul_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_2_mul_macro_3 [dac_controller_xbip_dsp48_2_mul_...]
Compiling architecture dac_controller_xbip_dsp48_2_mul_macro_4_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_2_mul_macro_4 [dac_controller_xbip_dsp48_2_mul_...]
Compiling architecture dac_controller_xbip_dsp48_2_mul_macro_5_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_2_mul_macro_5 [dac_controller_xbip_dsp48_2_mul_...]
Compiling architecture dac_controller_xbip_dsp48_2_sum_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_2_sum_macro_0 [dac_controller_xbip_dsp48_2_sum_...]
Compiling architecture dac_controller_xbip_dsp48_2_sum_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_2_sum_macro_1 [dac_controller_xbip_dsp48_2_sum_...]
Compiling architecture dac_controller_xbip_dsp48_2_sum_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_2_sum_macro_2 [dac_controller_xbip_dsp48_2_sum_...]
Compiling architecture dac_controller_xbip_dsp48_2_sum_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_2_sum_macro_3 [dac_controller_xbip_dsp48_2_sum_...]
Compiling module xil_defaultlib.MAC_2
Compiling architecture dac_controller_dds_2_compiler_0_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_0 [dac_controller_dds_2_compiler_0_...]
Compiling architecture dac_controller_dds_2_compiler_1_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_1 [dac_controller_dds_2_compiler_1_...]
Compiling architecture dac_controller_dds_2_compiler_2_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_2 [dac_controller_dds_2_compiler_2_...]
Compiling architecture dac_controller_dds_2_compiler_3_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_3 [dac_controller_dds_2_compiler_3_...]
Compiling architecture dac_controller_dds_2_compiler_4_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_4 [dac_controller_dds_2_compiler_4_...]
Compiling architecture dac_controller_dds_2_compiler_5_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_5 [dac_controller_dds_2_compiler_5_...]
Compiling architecture dac_controller_dds_2_compiler_6_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_6 [dac_controller_dds_2_compiler_6_...]
Compiling architecture dac_controller_dds_2_compiler_7_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_7 [dac_controller_dds_2_compiler_7_...]
Compiling architecture dac_controller_dds_2_compiler_8_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_8 [dac_controller_dds_2_compiler_8_...]
Compiling architecture dac_controller_dds_2_compiler_9_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_9 [dac_controller_dds_2_compiler_9_...]
Compiling architecture dac_controller_dds_2_compiler_10_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_10 [dac_controller_dds_2_compiler_10...]
Compiling architecture dac_controller_dds_2_compiler_11_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_11 [dac_controller_dds_2_compiler_11...]
Compiling architecture dac_controller_dds_2_compiler_12_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_12 [dac_controller_dds_2_compiler_12...]
Compiling architecture dac_controller_dds_2_compiler_13_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_13 [dac_controller_dds_2_compiler_13...]
Compiling architecture dac_controller_dds_2_compiler_14_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_14 [dac_controller_dds_2_compiler_14...]
Compiling architecture dac_controller_dds_2_compiler_15_arch of entity xil_defaultlib.dac_controller_dds_2_compiler_15 [dac_controller_dds_2_compiler_15...]
Compiling module xil_defaultlib.RFDC_DDS_2
Compiling module xil_defaultlib.DAC_Controller_2(AXI_STROBE_WIDT...
Compiling module xil_defaultlib.RFSoC_Main_blk_DAC_Controller_2_...
Compiling module xil_defaultlib.AXI2FIFO_3(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.dac_controller_fifo_3_generator_...
Compiling module xil_defaultlib.RTO_Core_3
Compiling module xil_defaultlib.GPO_Core_3
Compiling module xil_defaultlib.DDS_Controller_3
Compiling architecture dac_controller_xbip_dsp48_3_mul_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_3_mul_macro_0 [dac_controller_xbip_dsp48_3_mul_...]
Compiling architecture dac_controller_xbip_dsp48_3_mul_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_3_mul_macro_1 [dac_controller_xbip_dsp48_3_mul_...]
Compiling architecture dac_controller_xbip_dsp48_3_mul_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_3_mul_macro_2 [dac_controller_xbip_dsp48_3_mul_...]
Compiling architecture dac_controller_xbip_dsp48_3_mul_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_3_mul_macro_3 [dac_controller_xbip_dsp48_3_mul_...]
Compiling architecture dac_controller_xbip_dsp48_3_mul_macro_4_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_3_mul_macro_4 [dac_controller_xbip_dsp48_3_mul_...]
Compiling architecture dac_controller_xbip_dsp48_3_mul_macro_5_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_3_mul_macro_5 [dac_controller_xbip_dsp48_3_mul_...]
Compiling architecture dac_controller_xbip_dsp48_3_sum_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_3_sum_macro_0 [dac_controller_xbip_dsp48_3_sum_...]
Compiling architecture dac_controller_xbip_dsp48_3_sum_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_3_sum_macro_1 [dac_controller_xbip_dsp48_3_sum_...]
Compiling architecture dac_controller_xbip_dsp48_3_sum_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_3_sum_macro_2 [dac_controller_xbip_dsp48_3_sum_...]
Compiling architecture dac_controller_xbip_dsp48_3_sum_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_3_sum_macro_3 [dac_controller_xbip_dsp48_3_sum_...]
Compiling module xil_defaultlib.MAC_3
Compiling architecture dac_controller_dds_3_compiler_0_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_0 [dac_controller_dds_3_compiler_0_...]
Compiling architecture dac_controller_dds_3_compiler_1_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_1 [dac_controller_dds_3_compiler_1_...]
Compiling architecture dac_controller_dds_3_compiler_2_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_2 [dac_controller_dds_3_compiler_2_...]
Compiling architecture dac_controller_dds_3_compiler_3_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_3 [dac_controller_dds_3_compiler_3_...]
Compiling architecture dac_controller_dds_3_compiler_4_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_4 [dac_controller_dds_3_compiler_4_...]
Compiling architecture dac_controller_dds_3_compiler_5_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_5 [dac_controller_dds_3_compiler_5_...]
Compiling architecture dac_controller_dds_3_compiler_6_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_6 [dac_controller_dds_3_compiler_6_...]
Compiling architecture dac_controller_dds_3_compiler_7_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_7 [dac_controller_dds_3_compiler_7_...]
Compiling architecture dac_controller_dds_3_compiler_8_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_8 [dac_controller_dds_3_compiler_8_...]
Compiling architecture dac_controller_dds_3_compiler_9_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_9 [dac_controller_dds_3_compiler_9_...]
Compiling architecture dac_controller_dds_3_compiler_10_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_10 [dac_controller_dds_3_compiler_10...]
Compiling architecture dac_controller_dds_3_compiler_11_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_11 [dac_controller_dds_3_compiler_11...]
Compiling architecture dac_controller_dds_3_compiler_12_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_12 [dac_controller_dds_3_compiler_12...]
Compiling architecture dac_controller_dds_3_compiler_13_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_13 [dac_controller_dds_3_compiler_13...]
Compiling architecture dac_controller_dds_3_compiler_14_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_14 [dac_controller_dds_3_compiler_14...]
Compiling architecture dac_controller_dds_3_compiler_15_arch of entity xil_defaultlib.dac_controller_dds_3_compiler_15 [dac_controller_dds_3_compiler_15...]
Compiling module xil_defaultlib.RFDC_DDS_3
Compiling module xil_defaultlib.DAC_Controller_3(AXI_STROBE_WIDT...
Compiling module xil_defaultlib.RFSoC_Main_blk_DAC_Controller_3_...
Compiling module xil_defaultlib.AXI2FIFO_4(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.dac_controller_fifo_4_generator_...
Compiling module xil_defaultlib.RTO_Core_4
Compiling module xil_defaultlib.GPO_Core_4
Compiling module xil_defaultlib.DDS_Controller_4
Compiling architecture dac_controller_xbip_dsp48_4_mul_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_4_mul_macro_0 [dac_controller_xbip_dsp48_4_mul_...]
Compiling architecture dac_controller_xbip_dsp48_4_mul_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_4_mul_macro_1 [dac_controller_xbip_dsp48_4_mul_...]
Compiling architecture dac_controller_xbip_dsp48_4_mul_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_4_mul_macro_2 [dac_controller_xbip_dsp48_4_mul_...]
Compiling architecture dac_controller_xbip_dsp48_4_mul_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_4_mul_macro_3 [dac_controller_xbip_dsp48_4_mul_...]
Compiling architecture dac_controller_xbip_dsp48_4_mul_macro_4_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_4_mul_macro_4 [dac_controller_xbip_dsp48_4_mul_...]
Compiling architecture dac_controller_xbip_dsp48_4_mul_macro_5_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_4_mul_macro_5 [dac_controller_xbip_dsp48_4_mul_...]
Compiling architecture dac_controller_xbip_dsp48_4_sum_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_4_sum_macro_0 [dac_controller_xbip_dsp48_4_sum_...]
Compiling architecture dac_controller_xbip_dsp48_4_sum_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_4_sum_macro_1 [dac_controller_xbip_dsp48_4_sum_...]
Compiling architecture dac_controller_xbip_dsp48_4_sum_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_4_sum_macro_2 [dac_controller_xbip_dsp48_4_sum_...]
Compiling architecture dac_controller_xbip_dsp48_4_sum_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_4_sum_macro_3 [dac_controller_xbip_dsp48_4_sum_...]
Compiling module xil_defaultlib.MAC_4
Compiling architecture dac_controller_dds_4_compiler_0_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_0 [dac_controller_dds_4_compiler_0_...]
Compiling architecture dac_controller_dds_4_compiler_1_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_1 [dac_controller_dds_4_compiler_1_...]
Compiling architecture dac_controller_dds_4_compiler_2_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_2 [dac_controller_dds_4_compiler_2_...]
Compiling architecture dac_controller_dds_4_compiler_3_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_3 [dac_controller_dds_4_compiler_3_...]
Compiling architecture dac_controller_dds_4_compiler_4_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_4 [dac_controller_dds_4_compiler_4_...]
Compiling architecture dac_controller_dds_4_compiler_5_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_5 [dac_controller_dds_4_compiler_5_...]
Compiling architecture dac_controller_dds_4_compiler_6_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_6 [dac_controller_dds_4_compiler_6_...]
Compiling architecture dac_controller_dds_4_compiler_7_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_7 [dac_controller_dds_4_compiler_7_...]
Compiling architecture dac_controller_dds_4_compiler_8_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_8 [dac_controller_dds_4_compiler_8_...]
Compiling architecture dac_controller_dds_4_compiler_9_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_9 [dac_controller_dds_4_compiler_9_...]
Compiling architecture dac_controller_dds_4_compiler_10_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_10 [dac_controller_dds_4_compiler_10...]
Compiling architecture dac_controller_dds_4_compiler_11_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_11 [dac_controller_dds_4_compiler_11...]
Compiling architecture dac_controller_dds_4_compiler_12_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_12 [dac_controller_dds_4_compiler_12...]
Compiling architecture dac_controller_dds_4_compiler_13_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_13 [dac_controller_dds_4_compiler_13...]
Compiling architecture dac_controller_dds_4_compiler_14_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_14 [dac_controller_dds_4_compiler_14...]
Compiling architecture dac_controller_dds_4_compiler_15_arch of entity xil_defaultlib.dac_controller_dds_4_compiler_15 [dac_controller_dds_4_compiler_15...]
Compiling module xil_defaultlib.RFDC_DDS_4
Compiling module xil_defaultlib.DAC_Controller_4(AXI_STROBE_WIDT...
Compiling module xil_defaultlib.RFSoC_Main_blk_DAC_Controller_4_...
Compiling module xil_defaultlib.AXI2FIFO_5(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.dac_controller_fifo_5_generator_...
Compiling module xil_defaultlib.RTO_Core_5
Compiling module xil_defaultlib.GPO_Core_5
Compiling module xil_defaultlib.DDS_Controller_5
Compiling architecture dac_controller_xbip_dsp48_5_mul_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_5_mul_macro_0 [dac_controller_xbip_dsp48_5_mul_...]
Compiling architecture dac_controller_xbip_dsp48_5_mul_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_5_mul_macro_1 [dac_controller_xbip_dsp48_5_mul_...]
Compiling architecture dac_controller_xbip_dsp48_5_mul_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_5_mul_macro_2 [dac_controller_xbip_dsp48_5_mul_...]
Compiling architecture dac_controller_xbip_dsp48_5_mul_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_5_mul_macro_3 [dac_controller_xbip_dsp48_5_mul_...]
Compiling architecture dac_controller_xbip_dsp48_5_mul_macro_4_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_5_mul_macro_4 [dac_controller_xbip_dsp48_5_mul_...]
Compiling architecture dac_controller_xbip_dsp48_5_mul_macro_5_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_5_mul_macro_5 [dac_controller_xbip_dsp48_5_mul_...]
Compiling architecture dac_controller_xbip_dsp48_5_sum_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_5_sum_macro_0 [dac_controller_xbip_dsp48_5_sum_...]
Compiling architecture dac_controller_xbip_dsp48_5_sum_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_5_sum_macro_1 [dac_controller_xbip_dsp48_5_sum_...]
Compiling architecture dac_controller_xbip_dsp48_5_sum_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_5_sum_macro_2 [dac_controller_xbip_dsp48_5_sum_...]
Compiling architecture dac_controller_xbip_dsp48_5_sum_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_5_sum_macro_3 [dac_controller_xbip_dsp48_5_sum_...]
Compiling module xil_defaultlib.MAC_5
Compiling architecture dac_controller_dds_5_compiler_0_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_0 [dac_controller_dds_5_compiler_0_...]
Compiling architecture dac_controller_dds_5_compiler_1_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_1 [dac_controller_dds_5_compiler_1_...]
Compiling architecture dac_controller_dds_5_compiler_2_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_2 [dac_controller_dds_5_compiler_2_...]
Compiling architecture dac_controller_dds_5_compiler_3_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_3 [dac_controller_dds_5_compiler_3_...]
Compiling architecture dac_controller_dds_5_compiler_4_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_4 [dac_controller_dds_5_compiler_4_...]
Compiling architecture dac_controller_dds_5_compiler_5_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_5 [dac_controller_dds_5_compiler_5_...]
Compiling architecture dac_controller_dds_5_compiler_6_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_6 [dac_controller_dds_5_compiler_6_...]
Compiling architecture dac_controller_dds_5_compiler_7_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_7 [dac_controller_dds_5_compiler_7_...]
Compiling architecture dac_controller_dds_5_compiler_8_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_8 [dac_controller_dds_5_compiler_8_...]
Compiling architecture dac_controller_dds_5_compiler_9_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_9 [dac_controller_dds_5_compiler_9_...]
Compiling architecture dac_controller_dds_5_compiler_10_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_10 [dac_controller_dds_5_compiler_10...]
Compiling architecture dac_controller_dds_5_compiler_11_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_11 [dac_controller_dds_5_compiler_11...]
Compiling architecture dac_controller_dds_5_compiler_12_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_12 [dac_controller_dds_5_compiler_12...]
Compiling architecture dac_controller_dds_5_compiler_13_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_13 [dac_controller_dds_5_compiler_13...]
Compiling architecture dac_controller_dds_5_compiler_14_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_14 [dac_controller_dds_5_compiler_14...]
Compiling architecture dac_controller_dds_5_compiler_15_arch of entity xil_defaultlib.dac_controller_dds_5_compiler_15 [dac_controller_dds_5_compiler_15...]
Compiling module xil_defaultlib.RFDC_DDS_5
Compiling module xil_defaultlib.DAC_Controller_5(AXI_STROBE_WIDT...
Compiling module xil_defaultlib.RFSoC_Main_blk_DAC_Controller_5_...
Compiling module xil_defaultlib.AXI2FIFO_6(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.dac_controller_fifo_6_generator_...
Compiling module xil_defaultlib.RTO_Core_6
Compiling module xil_defaultlib.GPO_Core_6
Compiling module xil_defaultlib.DDS_Controller_6
Compiling architecture dac_controller_xbip_dsp48_6_mul_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_6_mul_macro_0 [dac_controller_xbip_dsp48_6_mul_...]
Compiling architecture dac_controller_xbip_dsp48_6_mul_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_6_mul_macro_1 [dac_controller_xbip_dsp48_6_mul_...]
Compiling architecture dac_controller_xbip_dsp48_6_mul_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_6_mul_macro_2 [dac_controller_xbip_dsp48_6_mul_...]
Compiling architecture dac_controller_xbip_dsp48_6_mul_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_6_mul_macro_3 [dac_controller_xbip_dsp48_6_mul_...]
Compiling architecture dac_controller_xbip_dsp48_6_mul_macro_4_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_6_mul_macro_4 [dac_controller_xbip_dsp48_6_mul_...]
Compiling architecture dac_controller_xbip_dsp48_6_mul_macro_5_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_6_mul_macro_5 [dac_controller_xbip_dsp48_6_mul_...]
Compiling architecture dac_controller_xbip_dsp48_6_sum_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_6_sum_macro_0 [dac_controller_xbip_dsp48_6_sum_...]
Compiling architecture dac_controller_xbip_dsp48_6_sum_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_6_sum_macro_1 [dac_controller_xbip_dsp48_6_sum_...]
Compiling architecture dac_controller_xbip_dsp48_6_sum_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_6_sum_macro_2 [dac_controller_xbip_dsp48_6_sum_...]
Compiling architecture dac_controller_xbip_dsp48_6_sum_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_6_sum_macro_3 [dac_controller_xbip_dsp48_6_sum_...]
Compiling module xil_defaultlib.MAC_6
Compiling architecture dac_controller_dds_6_compiler_0_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_0 [dac_controller_dds_6_compiler_0_...]
Compiling architecture dac_controller_dds_6_compiler_1_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_1 [dac_controller_dds_6_compiler_1_...]
Compiling architecture dac_controller_dds_6_compiler_2_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_2 [dac_controller_dds_6_compiler_2_...]
Compiling architecture dac_controller_dds_6_compiler_3_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_3 [dac_controller_dds_6_compiler_3_...]
Compiling architecture dac_controller_dds_6_compiler_4_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_4 [dac_controller_dds_6_compiler_4_...]
Compiling architecture dac_controller_dds_6_compiler_5_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_5 [dac_controller_dds_6_compiler_5_...]
Compiling architecture dac_controller_dds_6_compiler_6_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_6 [dac_controller_dds_6_compiler_6_...]
Compiling architecture dac_controller_dds_6_compiler_7_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_7 [dac_controller_dds_6_compiler_7_...]
Compiling architecture dac_controller_dds_6_compiler_8_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_8 [dac_controller_dds_6_compiler_8_...]
Compiling architecture dac_controller_dds_6_compiler_9_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_9 [dac_controller_dds_6_compiler_9_...]
Compiling architecture dac_controller_dds_6_compiler_10_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_10 [dac_controller_dds_6_compiler_10...]
Compiling architecture dac_controller_dds_6_compiler_11_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_11 [dac_controller_dds_6_compiler_11...]
Compiling architecture dac_controller_dds_6_compiler_12_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_12 [dac_controller_dds_6_compiler_12...]
Compiling architecture dac_controller_dds_6_compiler_13_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_13 [dac_controller_dds_6_compiler_13...]
Compiling architecture dac_controller_dds_6_compiler_14_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_14 [dac_controller_dds_6_compiler_14...]
Compiling architecture dac_controller_dds_6_compiler_15_arch of entity xil_defaultlib.dac_controller_dds_6_compiler_15 [dac_controller_dds_6_compiler_15...]
Compiling module xil_defaultlib.RFDC_DDS_6
Compiling module xil_defaultlib.DAC_Controller_6(AXI_STROBE_WIDT...
Compiling module xil_defaultlib.RFSoC_Main_blk_DAC_Controller_6_...
Compiling module xil_defaultlib.AXI2FIFO_7(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.dac_controller_fifo_7_generator_...
Compiling module xil_defaultlib.RTO_Core_7
Compiling module xil_defaultlib.GPO_Core_7
Compiling module xil_defaultlib.DDS_Controller_7
Compiling architecture dac_controller_xbip_dsp48_7_mul_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_7_mul_macro_0 [dac_controller_xbip_dsp48_7_mul_...]
Compiling architecture dac_controller_xbip_dsp48_7_mul_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_7_mul_macro_1 [dac_controller_xbip_dsp48_7_mul_...]
Compiling architecture dac_controller_xbip_dsp48_7_mul_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_7_mul_macro_2 [dac_controller_xbip_dsp48_7_mul_...]
Compiling architecture dac_controller_xbip_dsp48_7_mul_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_7_mul_macro_3 [dac_controller_xbip_dsp48_7_mul_...]
Compiling architecture dac_controller_xbip_dsp48_7_mul_macro_4_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_7_mul_macro_4 [dac_controller_xbip_dsp48_7_mul_...]
Compiling architecture dac_controller_xbip_dsp48_7_mul_macro_5_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_7_mul_macro_5 [dac_controller_xbip_dsp48_7_mul_...]
Compiling architecture dac_controller_xbip_dsp48_7_sum_macro_0_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_7_sum_macro_0 [dac_controller_xbip_dsp48_7_sum_...]
Compiling architecture dac_controller_xbip_dsp48_7_sum_macro_1_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_7_sum_macro_1 [dac_controller_xbip_dsp48_7_sum_...]
Compiling architecture dac_controller_xbip_dsp48_7_sum_macro_2_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_7_sum_macro_2 [dac_controller_xbip_dsp48_7_sum_...]
Compiling architecture dac_controller_xbip_dsp48_7_sum_macro_3_arch of entity xil_defaultlib.dac_controller_xbip_dsp48_7_sum_macro_3 [dac_controller_xbip_dsp48_7_sum_...]
Compiling module xil_defaultlib.MAC_7
Compiling architecture dac_controller_dds_7_compiler_0_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_0 [dac_controller_dds_7_compiler_0_...]
Compiling architecture dac_controller_dds_7_compiler_1_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_1 [dac_controller_dds_7_compiler_1_...]
Compiling architecture dac_controller_dds_7_compiler_2_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_2 [dac_controller_dds_7_compiler_2_...]
Compiling architecture dac_controller_dds_7_compiler_3_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_3 [dac_controller_dds_7_compiler_3_...]
Compiling architecture dac_controller_dds_7_compiler_4_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_4 [dac_controller_dds_7_compiler_4_...]
Compiling architecture dac_controller_dds_7_compiler_5_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_5 [dac_controller_dds_7_compiler_5_...]
Compiling architecture dac_controller_dds_7_compiler_6_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_6 [dac_controller_dds_7_compiler_6_...]
Compiling architecture dac_controller_dds_7_compiler_7_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_7 [dac_controller_dds_7_compiler_7_...]
Compiling architecture dac_controller_dds_7_compiler_8_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_8 [dac_controller_dds_7_compiler_8_...]
Compiling architecture dac_controller_dds_7_compiler_9_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_9 [dac_controller_dds_7_compiler_9_...]
Compiling architecture dac_controller_dds_7_compiler_10_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_10 [dac_controller_dds_7_compiler_10...]
Compiling architecture dac_controller_dds_7_compiler_11_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_11 [dac_controller_dds_7_compiler_11...]
Compiling architecture dac_controller_dds_7_compiler_12_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_12 [dac_controller_dds_7_compiler_12...]
Compiling architecture dac_controller_dds_7_compiler_13_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_13 [dac_controller_dds_7_compiler_13...]
Compiling architecture dac_controller_dds_7_compiler_14_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_14 [dac_controller_dds_7_compiler_14...]
Compiling architecture dac_controller_dds_7_compiler_15_arch of entity xil_defaultlib.dac_controller_dds_7_compiler_15 [dac_controller_dds_7_compiler_15...]
Compiling module xil_defaultlib.RFDC_DDS_7
Compiling module xil_defaultlib.DAC_Controller_7(AXI_STROBE_WIDT...
Compiling module xil_defaultlib.RFSoC_Main_blk_DAC_Controller_7_...
Compiling module xil_defaultlib.AXI2COM(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.Timestamp_Counter
Compiling module xil_defaultlib.TimeController(AXI_STROBE_WIDTH=...
Compiling module xil_defaultlib.RFSoC_Main_blk_TimeController_0_...
Compiling module xil_defaultlib.m00_couplers_imp_JV7A2F
Compiling module xil_defaultlib.m01_couplers_imp_1J54PSG
Compiling module xil_defaultlib.m02_couplers_imp_180JIRC
Compiling module xil_defaultlib.m03_couplers_imp_8QXNRZ
Compiling module xil_defaultlib.m04_couplers_imp_CXP23S
Compiling module xil_defaultlib.m05_couplers_imp_1CRAEHB
Compiling module xil_defaultlib.m06_couplers_imp_1WPMUAV
Compiling module xil_defaultlib.m07_couplers_imp_WVQLKW
Compiling module xil_defaultlib.m08_couplers_imp_15I4NBD
Compiling module xil_defaultlib.m09_couplers_imp_5QP7HQ
Compiling module xil_defaultlib.s00_couplers_imp_11IU3EQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_xbar_0
Compiling module xil_defaultlib.RFSoC_Main_blk_axi_interconnect_...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_main_blk_proc_sys_reset_0_0_arch of entity xil_defaultlib.RFSoC_Main_blk_proc_sys_reset_0_0 [rfsoc_main_blk_proc_sys_reset_0_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Main_blk_zynq_ultra_ps_e_0...
Compiling module xil_defaultlib.RFSoC_Main_blk
Compiling module xil_defaultlib.RFSoC_Main_blk_wrapper
Compiling module xil_defaultlib.RFSoC_Main_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFSoC_Main_TB00_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim/xsim.dir/RFSoC_Main_TB00_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 15:08:38 2023...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:06:50 . Memory (MB): peak = 6557.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '411' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RFSoC_Main_TB00_behav -key {Behavioral:sim_1:Functional:RFSoC_Main_TB00} -tclbatch {RFSoC_Main_TB00.tcl} -protoinst "protoinst_files/RFSoC_Main_blk.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//AXI_Buffer_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//AXI_Buffer_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_1/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_1/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_2/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_2/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_3/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_3/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_4/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_4/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_5/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_5/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_6/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_6/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_7/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_7/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M08_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M09_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M08_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M09_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//zynq_ultra_ps_e_0/M_AXI_HPM0_FPD
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
source RFSoC_Main_TB00.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 2 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0000000) -> AXI Write -> 16 bytes
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 8382 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 12486 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 16590 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 20694 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 24798 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 28902 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 33006 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 37110 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 41214 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 45318 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/proc_sys_reset_v5_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd: file does not exist.
run: Time (s): cpu = 00:01:19 ; elapsed = 00:05:22 . Memory (MB): peak = 6754.172 ; gain = 151.664
xsim: Time (s): cpu = 00:01:23 ; elapsed = 00:05:26 . Memory (MB): peak = 6754.172 ; gain = 188.469
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RFSoC_Main_TB00_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:02:05 ; elapsed = 00:13:55 . Memory (MB): peak = 6754.172 ; gain = 197.059
WARNING: Simulation object /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/mst was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/tw was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/tr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/tr_m was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/tw_m was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/bready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/rready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses must have been matched with corresponding write response.
Time: 45760 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always3109_3462  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC.arm_amba4_pc_msg_err  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 8327.957 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 8327.957 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto f5ba6133da124965ab21d72ecd24d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L xbip_dsp48_macro_v3_0_18 -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f5ba6133da124965ab21d72ecd24d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L xbip_dsp48_macro_v3_0_18 -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_0/RFDC_DDS_0.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_1/RFDC_DDS_1.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_2/RFDC_DDS_2.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_3/RFDC_DDS_3.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_4/RFDC_DDS_4.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_5/RFDC_DDS_5.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_6/RFDC_DDS_6.sv:298]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:145]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:148]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:155]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:158]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:165]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:168]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:175]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:178]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:185]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:188]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:195]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:198]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:205]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:208]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:215]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:218]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:225]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:228]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:235]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:238]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:245]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:248]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:255]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:258]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:265]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:268]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:275]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:278]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:285]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:288]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'A' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:295]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 48 for port 'D' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/DAC_Controller_7/RFDC_DDS_7.sv:298]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_arcache' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3891]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'm_axi_arlock' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3894]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 30 for port 'm_axi_arprot' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3895]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_arqos' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3896]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_arregion' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3898]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_awcache' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3904]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'm_axi_awlock' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3907]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 30 for port 'm_axi_awprot' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3908]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_awqos' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3909]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 40 for port 'm_axi_awregion' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:3911]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_Sim/RFSoC_Main_TB03.sv:88]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1264]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:03:29 . Memory (MB): peak = 8327.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '209' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:03:32 . Memory (MB): peak = 8327.957 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//AXI_Buffer_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//AXI_Buffer_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_1/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_1/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_2/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_2/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_3/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_3/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_4/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_4/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_5/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_5/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_6/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_6/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_7/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//DAC_Controller_7/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M08_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M09_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 2 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0000000) -> AXI Write -> 16 bytes
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 8382 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 12486 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 16590 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 20694 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 24798 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 28902 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 33006 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 37110 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 41214 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 45318 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 49422 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 53526 ns  Iteration: 2  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_3461  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
run: Time (s): cpu = 00:01:28 ; elapsed = 00:06:13 . Memory (MB): peak = 8754.223 ; gain = 326.758
relaunch_xsim_kernel: Time (s): cpu = 00:01:32 ; elapsed = 00:06:19 . Memory (MB): peak = 8754.223 ; gain = 426.266
relaunch_sim: Time (s): cpu = 00:02:04 ; elapsed = 00:10:41 . Memory (MB): peak = 8754.223 ; gain = 426.266
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses must have been matched with corresponding write response.
Time: 53946 ns  Iteration: 6  Process: /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always3109_3462  Scope: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC.arm_amba4_pc_msg_err  File: E:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 15:35:28 2023...
