
Prove_libreriaBNO055_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af88  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a60  0810b228  0810b228  0001b228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810bc88  0810bc88  0001bc88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810bc90  0810bc90  0001bc90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810bc94  0810bc94  0001bc94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e8  10000000  0810bc98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000025c  100001e8  0810be80  000201e8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  10000444  0810be80  00020444  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 11 .debug_info   00016868  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000029c5  00000000  00000000  00036ac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000010e8  00000000  00000000  00039488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000d1c  00000000  00000000  0003a570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003b0f5  00000000  00000000  0003b28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00015ddc  00000000  00000000  00076381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001802c3  00000000  00000000  0008c15d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00005ca8  00000000  00000000  0020c420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000074  00000000  00000000  002120c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001e8 	.word	0x100001e8
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810b210 	.word	0x0810b210

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001ec 	.word	0x100001ec
 81002dc:	0810b210 	.word	0x0810b210

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <strlen>:
 8100380:	4603      	mov	r3, r0
 8100382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8100386:	2a00      	cmp	r2, #0
 8100388:	d1fb      	bne.n	8100382 <strlen+0x2>
 810038a:	1a18      	subs	r0, r3, r0
 810038c:	3801      	subs	r0, #1
 810038e:	4770      	bx	lr

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 b9a6 	b.w	81010fc <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	; (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	; (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9e08      	ldr	r6, [sp, #32]
 8100e3a:	460d      	mov	r5, r1
 8100e3c:	4604      	mov	r4, r0
 8100e3e:	460f      	mov	r7, r1
 8100e40:	2b00      	cmp	r3, #0
 8100e42:	d14a      	bne.n	8100eda <__udivmoddi4+0xa6>
 8100e44:	428a      	cmp	r2, r1
 8100e46:	4694      	mov	ip, r2
 8100e48:	d965      	bls.n	8100f16 <__udivmoddi4+0xe2>
 8100e4a:	fab2 f382 	clz	r3, r2
 8100e4e:	b143      	cbz	r3, 8100e62 <__udivmoddi4+0x2e>
 8100e50:	fa02 fc03 	lsl.w	ip, r2, r3
 8100e54:	f1c3 0220 	rsb	r2, r3, #32
 8100e58:	409f      	lsls	r7, r3
 8100e5a:	fa20 f202 	lsr.w	r2, r0, r2
 8100e5e:	4317      	orrs	r7, r2
 8100e60:	409c      	lsls	r4, r3
 8100e62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8100e66:	fa1f f58c 	uxth.w	r5, ip
 8100e6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8100e6e:	0c22      	lsrs	r2, r4, #16
 8100e70:	fb0e 7711 	mls	r7, lr, r1, r7
 8100e74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8100e78:	fb01 f005 	mul.w	r0, r1, r5
 8100e7c:	4290      	cmp	r0, r2
 8100e7e:	d90a      	bls.n	8100e96 <__udivmoddi4+0x62>
 8100e80:	eb1c 0202 	adds.w	r2, ip, r2
 8100e84:	f101 37ff 	add.w	r7, r1, #4294967295
 8100e88:	f080 811c 	bcs.w	81010c4 <__udivmoddi4+0x290>
 8100e8c:	4290      	cmp	r0, r2
 8100e8e:	f240 8119 	bls.w	81010c4 <__udivmoddi4+0x290>
 8100e92:	3902      	subs	r1, #2
 8100e94:	4462      	add	r2, ip
 8100e96:	1a12      	subs	r2, r2, r0
 8100e98:	b2a4      	uxth	r4, r4
 8100e9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8100e9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8100ea2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8100ea6:	fb00 f505 	mul.w	r5, r0, r5
 8100eaa:	42a5      	cmp	r5, r4
 8100eac:	d90a      	bls.n	8100ec4 <__udivmoddi4+0x90>
 8100eae:	eb1c 0404 	adds.w	r4, ip, r4
 8100eb2:	f100 32ff 	add.w	r2, r0, #4294967295
 8100eb6:	f080 8107 	bcs.w	81010c8 <__udivmoddi4+0x294>
 8100eba:	42a5      	cmp	r5, r4
 8100ebc:	f240 8104 	bls.w	81010c8 <__udivmoddi4+0x294>
 8100ec0:	4464      	add	r4, ip
 8100ec2:	3802      	subs	r0, #2
 8100ec4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8100ec8:	1b64      	subs	r4, r4, r5
 8100eca:	2100      	movs	r1, #0
 8100ecc:	b11e      	cbz	r6, 8100ed6 <__udivmoddi4+0xa2>
 8100ece:	40dc      	lsrs	r4, r3
 8100ed0:	2300      	movs	r3, #0
 8100ed2:	e9c6 4300 	strd	r4, r3, [r6]
 8100ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100eda:	428b      	cmp	r3, r1
 8100edc:	d908      	bls.n	8100ef0 <__udivmoddi4+0xbc>
 8100ede:	2e00      	cmp	r6, #0
 8100ee0:	f000 80ed 	beq.w	81010be <__udivmoddi4+0x28a>
 8100ee4:	2100      	movs	r1, #0
 8100ee6:	e9c6 0500 	strd	r0, r5, [r6]
 8100eea:	4608      	mov	r0, r1
 8100eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ef0:	fab3 f183 	clz	r1, r3
 8100ef4:	2900      	cmp	r1, #0
 8100ef6:	d149      	bne.n	8100f8c <__udivmoddi4+0x158>
 8100ef8:	42ab      	cmp	r3, r5
 8100efa:	d302      	bcc.n	8100f02 <__udivmoddi4+0xce>
 8100efc:	4282      	cmp	r2, r0
 8100efe:	f200 80f8 	bhi.w	81010f2 <__udivmoddi4+0x2be>
 8100f02:	1a84      	subs	r4, r0, r2
 8100f04:	eb65 0203 	sbc.w	r2, r5, r3
 8100f08:	2001      	movs	r0, #1
 8100f0a:	4617      	mov	r7, r2
 8100f0c:	2e00      	cmp	r6, #0
 8100f0e:	d0e2      	beq.n	8100ed6 <__udivmoddi4+0xa2>
 8100f10:	e9c6 4700 	strd	r4, r7, [r6]
 8100f14:	e7df      	b.n	8100ed6 <__udivmoddi4+0xa2>
 8100f16:	b902      	cbnz	r2, 8100f1a <__udivmoddi4+0xe6>
 8100f18:	deff      	udf	#255	; 0xff
 8100f1a:	fab2 f382 	clz	r3, r2
 8100f1e:	2b00      	cmp	r3, #0
 8100f20:	f040 8090 	bne.w	8101044 <__udivmoddi4+0x210>
 8100f24:	1a8a      	subs	r2, r1, r2
 8100f26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100f2a:	fa1f fe8c 	uxth.w	lr, ip
 8100f2e:	2101      	movs	r1, #1
 8100f30:	fbb2 f5f7 	udiv	r5, r2, r7
 8100f34:	fb07 2015 	mls	r0, r7, r5, r2
 8100f38:	0c22      	lsrs	r2, r4, #16
 8100f3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8100f3e:	fb0e f005 	mul.w	r0, lr, r5
 8100f42:	4290      	cmp	r0, r2
 8100f44:	d908      	bls.n	8100f58 <__udivmoddi4+0x124>
 8100f46:	eb1c 0202 	adds.w	r2, ip, r2
 8100f4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8100f4e:	d202      	bcs.n	8100f56 <__udivmoddi4+0x122>
 8100f50:	4290      	cmp	r0, r2
 8100f52:	f200 80cb 	bhi.w	81010ec <__udivmoddi4+0x2b8>
 8100f56:	4645      	mov	r5, r8
 8100f58:	1a12      	subs	r2, r2, r0
 8100f5a:	b2a4      	uxth	r4, r4
 8100f5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8100f60:	fb07 2210 	mls	r2, r7, r0, r2
 8100f64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8100f68:	fb0e fe00 	mul.w	lr, lr, r0
 8100f6c:	45a6      	cmp	lr, r4
 8100f6e:	d908      	bls.n	8100f82 <__udivmoddi4+0x14e>
 8100f70:	eb1c 0404 	adds.w	r4, ip, r4
 8100f74:	f100 32ff 	add.w	r2, r0, #4294967295
 8100f78:	d202      	bcs.n	8100f80 <__udivmoddi4+0x14c>
 8100f7a:	45a6      	cmp	lr, r4
 8100f7c:	f200 80bb 	bhi.w	81010f6 <__udivmoddi4+0x2c2>
 8100f80:	4610      	mov	r0, r2
 8100f82:	eba4 040e 	sub.w	r4, r4, lr
 8100f86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8100f8a:	e79f      	b.n	8100ecc <__udivmoddi4+0x98>
 8100f8c:	f1c1 0720 	rsb	r7, r1, #32
 8100f90:	408b      	lsls	r3, r1
 8100f92:	fa22 fc07 	lsr.w	ip, r2, r7
 8100f96:	ea4c 0c03 	orr.w	ip, ip, r3
 8100f9a:	fa05 f401 	lsl.w	r4, r5, r1
 8100f9e:	fa20 f307 	lsr.w	r3, r0, r7
 8100fa2:	40fd      	lsrs	r5, r7
 8100fa4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100fa8:	4323      	orrs	r3, r4
 8100faa:	fbb5 f8f9 	udiv	r8, r5, r9
 8100fae:	fa1f fe8c 	uxth.w	lr, ip
 8100fb2:	fb09 5518 	mls	r5, r9, r8, r5
 8100fb6:	0c1c      	lsrs	r4, r3, #16
 8100fb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8100fbc:	fb08 f50e 	mul.w	r5, r8, lr
 8100fc0:	42a5      	cmp	r5, r4
 8100fc2:	fa02 f201 	lsl.w	r2, r2, r1
 8100fc6:	fa00 f001 	lsl.w	r0, r0, r1
 8100fca:	d90b      	bls.n	8100fe4 <__udivmoddi4+0x1b0>
 8100fcc:	eb1c 0404 	adds.w	r4, ip, r4
 8100fd0:	f108 3aff 	add.w	sl, r8, #4294967295
 8100fd4:	f080 8088 	bcs.w	81010e8 <__udivmoddi4+0x2b4>
 8100fd8:	42a5      	cmp	r5, r4
 8100fda:	f240 8085 	bls.w	81010e8 <__udivmoddi4+0x2b4>
 8100fde:	f1a8 0802 	sub.w	r8, r8, #2
 8100fe2:	4464      	add	r4, ip
 8100fe4:	1b64      	subs	r4, r4, r5
 8100fe6:	b29d      	uxth	r5, r3
 8100fe8:	fbb4 f3f9 	udiv	r3, r4, r9
 8100fec:	fb09 4413 	mls	r4, r9, r3, r4
 8100ff0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8100ff4:	fb03 fe0e 	mul.w	lr, r3, lr
 8100ff8:	45a6      	cmp	lr, r4
 8100ffa:	d908      	bls.n	810100e <__udivmoddi4+0x1da>
 8100ffc:	eb1c 0404 	adds.w	r4, ip, r4
 8101000:	f103 35ff 	add.w	r5, r3, #4294967295
 8101004:	d26c      	bcs.n	81010e0 <__udivmoddi4+0x2ac>
 8101006:	45a6      	cmp	lr, r4
 8101008:	d96a      	bls.n	81010e0 <__udivmoddi4+0x2ac>
 810100a:	3b02      	subs	r3, #2
 810100c:	4464      	add	r4, ip
 810100e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8101012:	fba3 9502 	umull	r9, r5, r3, r2
 8101016:	eba4 040e 	sub.w	r4, r4, lr
 810101a:	42ac      	cmp	r4, r5
 810101c:	46c8      	mov	r8, r9
 810101e:	46ae      	mov	lr, r5
 8101020:	d356      	bcc.n	81010d0 <__udivmoddi4+0x29c>
 8101022:	d053      	beq.n	81010cc <__udivmoddi4+0x298>
 8101024:	b156      	cbz	r6, 810103c <__udivmoddi4+0x208>
 8101026:	ebb0 0208 	subs.w	r2, r0, r8
 810102a:	eb64 040e 	sbc.w	r4, r4, lr
 810102e:	fa04 f707 	lsl.w	r7, r4, r7
 8101032:	40ca      	lsrs	r2, r1
 8101034:	40cc      	lsrs	r4, r1
 8101036:	4317      	orrs	r7, r2
 8101038:	e9c6 7400 	strd	r7, r4, [r6]
 810103c:	4618      	mov	r0, r3
 810103e:	2100      	movs	r1, #0
 8101040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8101044:	f1c3 0120 	rsb	r1, r3, #32
 8101048:	fa02 fc03 	lsl.w	ip, r2, r3
 810104c:	fa20 f201 	lsr.w	r2, r0, r1
 8101050:	fa25 f101 	lsr.w	r1, r5, r1
 8101054:	409d      	lsls	r5, r3
 8101056:	432a      	orrs	r2, r5
 8101058:	ea4f 471c 	mov.w	r7, ip, lsr #16
 810105c:	fa1f fe8c 	uxth.w	lr, ip
 8101060:	fbb1 f0f7 	udiv	r0, r1, r7
 8101064:	fb07 1510 	mls	r5, r7, r0, r1
 8101068:	0c11      	lsrs	r1, r2, #16
 810106a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 810106e:	fb00 f50e 	mul.w	r5, r0, lr
 8101072:	428d      	cmp	r5, r1
 8101074:	fa04 f403 	lsl.w	r4, r4, r3
 8101078:	d908      	bls.n	810108c <__udivmoddi4+0x258>
 810107a:	eb1c 0101 	adds.w	r1, ip, r1
 810107e:	f100 38ff 	add.w	r8, r0, #4294967295
 8101082:	d22f      	bcs.n	81010e4 <__udivmoddi4+0x2b0>
 8101084:	428d      	cmp	r5, r1
 8101086:	d92d      	bls.n	81010e4 <__udivmoddi4+0x2b0>
 8101088:	3802      	subs	r0, #2
 810108a:	4461      	add	r1, ip
 810108c:	1b49      	subs	r1, r1, r5
 810108e:	b292      	uxth	r2, r2
 8101090:	fbb1 f5f7 	udiv	r5, r1, r7
 8101094:	fb07 1115 	mls	r1, r7, r5, r1
 8101098:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 810109c:	fb05 f10e 	mul.w	r1, r5, lr
 81010a0:	4291      	cmp	r1, r2
 81010a2:	d908      	bls.n	81010b6 <__udivmoddi4+0x282>
 81010a4:	eb1c 0202 	adds.w	r2, ip, r2
 81010a8:	f105 38ff 	add.w	r8, r5, #4294967295
 81010ac:	d216      	bcs.n	81010dc <__udivmoddi4+0x2a8>
 81010ae:	4291      	cmp	r1, r2
 81010b0:	d914      	bls.n	81010dc <__udivmoddi4+0x2a8>
 81010b2:	3d02      	subs	r5, #2
 81010b4:	4462      	add	r2, ip
 81010b6:	1a52      	subs	r2, r2, r1
 81010b8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 81010bc:	e738      	b.n	8100f30 <__udivmoddi4+0xfc>
 81010be:	4631      	mov	r1, r6
 81010c0:	4630      	mov	r0, r6
 81010c2:	e708      	b.n	8100ed6 <__udivmoddi4+0xa2>
 81010c4:	4639      	mov	r1, r7
 81010c6:	e6e6      	b.n	8100e96 <__udivmoddi4+0x62>
 81010c8:	4610      	mov	r0, r2
 81010ca:	e6fb      	b.n	8100ec4 <__udivmoddi4+0x90>
 81010cc:	4548      	cmp	r0, r9
 81010ce:	d2a9      	bcs.n	8101024 <__udivmoddi4+0x1f0>
 81010d0:	ebb9 0802 	subs.w	r8, r9, r2
 81010d4:	eb65 0e0c 	sbc.w	lr, r5, ip
 81010d8:	3b01      	subs	r3, #1
 81010da:	e7a3      	b.n	8101024 <__udivmoddi4+0x1f0>
 81010dc:	4645      	mov	r5, r8
 81010de:	e7ea      	b.n	81010b6 <__udivmoddi4+0x282>
 81010e0:	462b      	mov	r3, r5
 81010e2:	e794      	b.n	810100e <__udivmoddi4+0x1da>
 81010e4:	4640      	mov	r0, r8
 81010e6:	e7d1      	b.n	810108c <__udivmoddi4+0x258>
 81010e8:	46d0      	mov	r8, sl
 81010ea:	e77b      	b.n	8100fe4 <__udivmoddi4+0x1b0>
 81010ec:	3d02      	subs	r5, #2
 81010ee:	4462      	add	r2, ip
 81010f0:	e732      	b.n	8100f58 <__udivmoddi4+0x124>
 81010f2:	4608      	mov	r0, r1
 81010f4:	e70a      	b.n	8100f0c <__udivmoddi4+0xd8>
 81010f6:	4464      	add	r4, ip
 81010f8:	3802      	subs	r0, #2
 81010fa:	e742      	b.n	8100f82 <__udivmoddi4+0x14e>

081010fc <__aeabi_idiv0>:
 81010fc:	4770      	bx	lr
 81010fe:	bf00      	nop

08101100 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101100:	b480      	push	{r7}
 8101102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8101104:	4b09      	ldr	r3, [pc, #36]	; (810112c <SystemInit+0x2c>)
 8101106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810110a:	4a08      	ldr	r2, [pc, #32]	; (810112c <SystemInit+0x2c>)
 810110c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101114:	4b05      	ldr	r3, [pc, #20]	; (810112c <SystemInit+0x2c>)
 8101116:	691b      	ldr	r3, [r3, #16]
 8101118:	4a04      	ldr	r2, [pc, #16]	; (810112c <SystemInit+0x2c>)
 810111a:	f043 0310 	orr.w	r3, r3, #16
 810111e:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101120:	bf00      	nop
 8101122:	46bd      	mov	sp, r7
 8101124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101128:	4770      	bx	lr
 810112a:	bf00      	nop
 810112c:	e000ed00 	.word	0xe000ed00

08101130 <bno055_setPage>:
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

// Imposta la pagina di registro del sensore BNO055
void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8101130:	b580      	push	{r7, lr}
 8101132:	b082      	sub	sp, #8
 8101134:	af00      	add	r7, sp, #0
 8101136:	4603      	mov	r3, r0
 8101138:	71fb      	strb	r3, [r7, #7]
 810113a:	79fb      	ldrb	r3, [r7, #7]
 810113c:	4619      	mov	r1, r3
 810113e:	2007      	movs	r0, #7
 8101140:	f000 fa88 	bl	8101654 <bno055_writeData>
 8101144:	bf00      	nop
 8101146:	3708      	adds	r7, #8
 8101148:	46bd      	mov	sp, r7
 810114a:	bd80      	pop	{r7, pc}

0810114c <bno055_setOperationMode>:
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

// Imposta la modalità operativa del sensore BNO055 e attende un ritardo in base alla modalità
void bno055_setOperationMode(bno055_opmode_t mode) {
 810114c:	b580      	push	{r7, lr}
 810114e:	b082      	sub	sp, #8
 8101150:	af00      	add	r7, sp, #0
 8101152:	4603      	mov	r3, r0
 8101154:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8101156:	79fb      	ldrb	r3, [r7, #7]
 8101158:	4619      	mov	r1, r3
 810115a:	203d      	movs	r0, #61	; 0x3d
 810115c:	f000 fa7a 	bl	8101654 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8101160:	79fb      	ldrb	r3, [r7, #7]
 8101162:	2b00      	cmp	r3, #0
 8101164:	d103      	bne.n	810116e <bno055_setOperationMode+0x22>
    bno055_delay(100);
 8101166:	2064      	movs	r0, #100	; 0x64
 8101168:	f000 fa68 	bl	810163c <bno055_delay>
  } else {
    bno055_delay(80);
  }
}
 810116c:	e002      	b.n	8101174 <bno055_setOperationMode+0x28>
    bno055_delay(80);
 810116e:	2050      	movs	r0, #80	; 0x50
 8101170:	f000 fa64 	bl	810163c <bno055_delay>
}
 8101174:	bf00      	nop
 8101176:	3708      	adds	r7, #8
 8101178:	46bd      	mov	sp, r7
 810117a:	bd80      	pop	{r7, pc}

0810117c <bno055_setOperationModeConfig>:

// NON FUSION MODE

// Imposta la modalità operativa del sensore BNO055 su configurazione
void bno055_setOperationModeConfig() {
 810117c:	b580      	push	{r7, lr}
 810117e:	af00      	add	r7, sp, #0
    bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8101180:	2000      	movs	r0, #0
 8101182:	f7ff ffe3 	bl	810114c <bno055_setOperationMode>
}
 8101186:	bf00      	nop
 8101188:	bd80      	pop	{r7, pc}

0810118a <bno055_setOperationModeAMG>:

void bno055_setOperationModeMAGGYRO(){
	bno055_setOperationMode(BNO055_OPERATION_MODE_MAGGYRO);
}

void bno055_setOperationModeAMG(){
 810118a:	b580      	push	{r7, lr}
 810118c:	af00      	add	r7, sp, #0
	bno055_setOperationMode(BNO055_OPERATION_MODE_AMG);
 810118e:	2007      	movs	r0, #7
 8101190:	f7ff ffdc 	bl	810114c <bno055_setOperationMode>
}
 8101194:	bf00      	nop
 8101196:	bd80      	pop	{r7, pc}

08101198 <bno055_reset>:
void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
// Disabilita l'uso di un cristallo esterno per il sensore BNO055
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

// Esegue una procedura di reset per il sensore BNO055
void bno055_reset() {
 8101198:	b580      	push	{r7, lr}
 810119a:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 810119c:	2120      	movs	r1, #32
 810119e:	203f      	movs	r0, #63	; 0x3f
 81011a0:	f000 fa58 	bl	8101654 <bno055_writeData>
  bno055_delay(700);
 81011a4:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 81011a8:	f000 fa48 	bl	810163c <bno055_delay>
}
 81011ac:	bf00      	nop
 81011ae:	bd80      	pop	{r7, pc}

081011b0 <bno055_setup>:
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

// Inizializza il sensore BNO055 eseguendo una procedura di reset e configurazione iniziale
void bno055_setup() {
 81011b0:	b580      	push	{r7, lr}
 81011b2:	b082      	sub	sp, #8
 81011b4:	af00      	add	r7, sp, #0
  bno055_reset();
 81011b6:	f7ff ffef 	bl	8101198 <bno055_reset>

  uint8_t id = 0;
 81011ba:	2300      	movs	r3, #0
 81011bc:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 81011be:	1dfb      	adds	r3, r7, #7
 81011c0:	2201      	movs	r2, #1
 81011c2:	4619      	mov	r1, r3
 81011c4:	2000      	movs	r0, #0
 81011c6:	f000 fb31 	bl	810182c <bno055_readData>
  if (id != BNO055_ID) {
 81011ca:	79fb      	ldrb	r3, [r7, #7]
 81011cc:	2ba0      	cmp	r3, #160	; 0xa0
 81011ce:	d004      	beq.n	81011da <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 81011d0:	79fb      	ldrb	r3, [r7, #7]
 81011d2:	4619      	mov	r1, r3
 81011d4:	4809      	ldr	r0, [pc, #36]	; (81011fc <bno055_setup+0x4c>)
 81011d6:	f006 fb0f 	bl	81077f8 <iprintf>
  }
  bno055_setPage(0);
 81011da:	2000      	movs	r0, #0
 81011dc:	f7ff ffa8 	bl	8101130 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 81011e0:	2100      	movs	r1, #0
 81011e2:	203f      	movs	r0, #63	; 0x3f
 81011e4:	f000 fa36 	bl	8101654 <bno055_writeData>

  // Seleziona la modalità di configurazione del BNO055
  bno055_setOperationModeConfig();
 81011e8:	f7ff ffc8 	bl	810117c <bno055_setOperationModeConfig>
  bno055_delay(10);
 81011ec:	200a      	movs	r0, #10
 81011ee:	f000 fa25 	bl	810163c <bno055_delay>
}
 81011f2:	bf00      	nop
 81011f4:	3708      	adds	r7, #8
 81011f6:	46bd      	mov	sp, r7
 81011f8:	bd80      	pop	{r7, pc}
 81011fa:	bf00      	nop
 81011fc:	0810b228 	.word	0x0810b228

08101200 <bno055_getVector>:

  bno055_setOperationMode(operationMode);
}

//Ottiene un vettore specifico dal sensore BNO055 con la possibilità di specificare la scala del vettore
bno055_vector_t bno055_getVector(uint8_t vec) {
 8101200:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101204:	b09e      	sub	sp, #120	; 0x78
 8101206:	af00      	add	r7, sp, #0
 8101208:	4603      	mov	r3, r0
 810120a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 810120e:	2000      	movs	r0, #0
 8101210:	f7ff ff8e 	bl	8101130 <bno055_setPage>
  uint8_t buffer[8];    // I quaternioni richiedono 8 byte

  if (vec == BNO055_VECTOR_QUATERNION)
 8101214:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101218:	2b20      	cmp	r3, #32
 810121a:	d108      	bne.n	810122e <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 810121c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8101220:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101224:	2208      	movs	r2, #8
 8101226:	4618      	mov	r0, r3
 8101228:	f000 fb00 	bl	810182c <bno055_readData>
 810122c:	e007      	b.n	810123e <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 810122e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8101232:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101236:	2206      	movs	r2, #6
 8101238:	4618      	mov	r0, r3
 810123a:	f000 faf7 	bl	810182c <bno055_readData>

  double scale = 1;
 810123e:	f04f 0200 	mov.w	r2, #0
 8101242:	4b8b      	ldr	r3, [pc, #556]	; (8101470 <bno055_getVector+0x270>)
 8101244:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8101248:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810124c:	2b0e      	cmp	r3, #14
 810124e:	d109      	bne.n	8101264 <bno055_getVector+0x64>
    scale = magScale;
 8101250:	4b88      	ldr	r3, [pc, #544]	; (8101474 <bno055_getVector+0x274>)
 8101252:	881b      	ldrh	r3, [r3, #0]
 8101254:	4618      	mov	r0, r3
 8101256:	f7ff f9dd 	bl	8100614 <__aeabi_ui2d>
 810125a:	4602      	mov	r2, r0
 810125c:	460b      	mov	r3, r1
 810125e:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8101262:	e03e      	b.n	81012e2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8101264:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101268:	2b08      	cmp	r3, #8
 810126a:	d007      	beq.n	810127c <bno055_getVector+0x7c>
 810126c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101270:	2b28      	cmp	r3, #40	; 0x28
 8101272:	d003      	beq.n	810127c <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 8101274:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101278:	2b2e      	cmp	r3, #46	; 0x2e
 810127a:	d109      	bne.n	8101290 <bno055_getVector+0x90>
    scale = accelScale;
 810127c:	4b7e      	ldr	r3, [pc, #504]	; (8101478 <bno055_getVector+0x278>)
 810127e:	881b      	ldrh	r3, [r3, #0]
 8101280:	4618      	mov	r0, r3
 8101282:	f7ff f9c7 	bl	8100614 <__aeabi_ui2d>
 8101286:	4602      	mov	r2, r0
 8101288:	460b      	mov	r3, r1
 810128a:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 810128e:	e028      	b.n	81012e2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 8101290:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101294:	2b14      	cmp	r3, #20
 8101296:	d109      	bne.n	81012ac <bno055_getVector+0xac>
    scale = angularRateScale;
 8101298:	4b78      	ldr	r3, [pc, #480]	; (810147c <bno055_getVector+0x27c>)
 810129a:	881b      	ldrh	r3, [r3, #0]
 810129c:	4618      	mov	r0, r3
 810129e:	f7ff f9b9 	bl	8100614 <__aeabi_ui2d>
 81012a2:	4602      	mov	r2, r0
 81012a4:	460b      	mov	r3, r1
 81012a6:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 81012aa:	e01a      	b.n	81012e2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 81012ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81012b0:	2b1a      	cmp	r3, #26
 81012b2:	d109      	bne.n	81012c8 <bno055_getVector+0xc8>
    scale = eulerScale;
 81012b4:	4b72      	ldr	r3, [pc, #456]	; (8101480 <bno055_getVector+0x280>)
 81012b6:	881b      	ldrh	r3, [r3, #0]
 81012b8:	4618      	mov	r0, r3
 81012ba:	f7ff f9ab 	bl	8100614 <__aeabi_ui2d>
 81012be:	4602      	mov	r2, r0
 81012c0:	460b      	mov	r3, r1
 81012c2:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 81012c6:	e00c      	b.n	81012e2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 81012c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81012cc:	2b20      	cmp	r3, #32
 81012ce:	d108      	bne.n	81012e2 <bno055_getVector+0xe2>
    scale = quaScale;
 81012d0:	4b6c      	ldr	r3, [pc, #432]	; (8101484 <bno055_getVector+0x284>)
 81012d2:	881b      	ldrh	r3, [r3, #0]
 81012d4:	4618      	mov	r0, r3
 81012d6:	f7ff f99d 	bl	8100614 <__aeabi_ui2d>
 81012da:	4602      	mov	r2, r0
 81012dc:	460b      	mov	r3, r1
 81012de:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 81012e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 81012e6:	2220      	movs	r2, #32
 81012e8:	2100      	movs	r1, #0
 81012ea:	4618      	mov	r0, r3
 81012ec:	f006 fbea 	bl	8107ac4 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 81012f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81012f4:	2b20      	cmp	r3, #32
 81012f6:	d150      	bne.n	810139a <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 81012f8:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 81012fc:	021b      	lsls	r3, r3, #8
 81012fe:	b21a      	sxth	r2, r3
 8101300:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8101304:	b21b      	sxth	r3, r3
 8101306:	4313      	orrs	r3, r2
 8101308:	b21b      	sxth	r3, r3
 810130a:	4618      	mov	r0, r3
 810130c:	f7ff f992 	bl	8100634 <__aeabi_i2d>
 8101310:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8101314:	f7ff fb22 	bl	810095c <__aeabi_ddiv>
 8101318:	4602      	mov	r2, r0
 810131a:	460b      	mov	r3, r1
 810131c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8101320:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8101324:	021b      	lsls	r3, r3, #8
 8101326:	b21a      	sxth	r2, r3
 8101328:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 810132c:	b21b      	sxth	r3, r3
 810132e:	4313      	orrs	r3, r2
 8101330:	b21b      	sxth	r3, r3
 8101332:	4618      	mov	r0, r3
 8101334:	f7ff f97e 	bl	8100634 <__aeabi_i2d>
 8101338:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810133c:	f7ff fb0e 	bl	810095c <__aeabi_ddiv>
 8101340:	4602      	mov	r2, r0
 8101342:	460b      	mov	r3, r1
 8101344:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8101348:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 810134c:	021b      	lsls	r3, r3, #8
 810134e:	b21a      	sxth	r2, r3
 8101350:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8101354:	b21b      	sxth	r3, r3
 8101356:	4313      	orrs	r3, r2
 8101358:	b21b      	sxth	r3, r3
 810135a:	4618      	mov	r0, r3
 810135c:	f7ff f96a 	bl	8100634 <__aeabi_i2d>
 8101360:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8101364:	f7ff fafa 	bl	810095c <__aeabi_ddiv>
 8101368:	4602      	mov	r2, r0
 810136a:	460b      	mov	r3, r1
 810136c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 8101370:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8101374:	021b      	lsls	r3, r3, #8
 8101376:	b21a      	sxth	r2, r3
 8101378:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 810137c:	b21b      	sxth	r3, r3
 810137e:	4313      	orrs	r3, r2
 8101380:	b21b      	sxth	r3, r3
 8101382:	4618      	mov	r0, r3
 8101384:	f7ff f956 	bl	8100634 <__aeabi_i2d>
 8101388:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810138c:	f7ff fae6 	bl	810095c <__aeabi_ddiv>
 8101390:	4602      	mov	r2, r0
 8101392:	460b      	mov	r3, r1
 8101394:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8101398:	e03b      	b.n	8101412 <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 810139a:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 810139e:	021b      	lsls	r3, r3, #8
 81013a0:	b21a      	sxth	r2, r3
 81013a2:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 81013a6:	b21b      	sxth	r3, r3
 81013a8:	4313      	orrs	r3, r2
 81013aa:	b21b      	sxth	r3, r3
 81013ac:	4618      	mov	r0, r3
 81013ae:	f7ff f941 	bl	8100634 <__aeabi_i2d>
 81013b2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 81013b6:	f7ff fad1 	bl	810095c <__aeabi_ddiv>
 81013ba:	4602      	mov	r2, r0
 81013bc:	460b      	mov	r3, r1
 81013be:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 81013c2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 81013c6:	021b      	lsls	r3, r3, #8
 81013c8:	b21a      	sxth	r2, r3
 81013ca:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 81013ce:	b21b      	sxth	r3, r3
 81013d0:	4313      	orrs	r3, r2
 81013d2:	b21b      	sxth	r3, r3
 81013d4:	4618      	mov	r0, r3
 81013d6:	f7ff f92d 	bl	8100634 <__aeabi_i2d>
 81013da:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 81013de:	f7ff fabd 	bl	810095c <__aeabi_ddiv>
 81013e2:	4602      	mov	r2, r0
 81013e4:	460b      	mov	r3, r1
 81013e6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 81013ea:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 81013ee:	021b      	lsls	r3, r3, #8
 81013f0:	b21a      	sxth	r2, r3
 81013f2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 81013f6:	b21b      	sxth	r3, r3
 81013f8:	4313      	orrs	r3, r2
 81013fa:	b21b      	sxth	r3, r3
 81013fc:	4618      	mov	r0, r3
 81013fe:	f7ff f919 	bl	8100634 <__aeabi_i2d>
 8101402:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8101406:	f7ff faa9 	bl	810095c <__aeabi_ddiv>
 810140a:	4602      	mov	r2, r0
 810140c:	460b      	mov	r3, r1
 810140e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  }

  return xyz;
 8101412:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8101416:	f107 0528 	add.w	r5, r7, #40	; 0x28
 810141a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 810141c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810141e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8101422:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8101426:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 810142a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 810142e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8101432:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8101436:	ec49 8b14 	vmov	d4, r8, r9
 810143a:	ec45 4b15 	vmov	d5, r4, r5
 810143e:	ec41 0b16 	vmov	d6, r0, r1
 8101442:	ec43 2b17 	vmov	d7, r2, r3
}
 8101446:	eeb0 0a44 	vmov.f32	s0, s8
 810144a:	eef0 0a64 	vmov.f32	s1, s9
 810144e:	eeb0 1a45 	vmov.f32	s2, s10
 8101452:	eef0 1a65 	vmov.f32	s3, s11
 8101456:	eeb0 2a46 	vmov.f32	s4, s12
 810145a:	eef0 2a66 	vmov.f32	s5, s13
 810145e:	eeb0 3a47 	vmov.f32	s6, s14
 8101462:	eef0 3a67 	vmov.f32	s7, s15
 8101466:	3778      	adds	r7, #120	; 0x78
 8101468:	46bd      	mov	sp, r7
 810146a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 810146e:	bf00      	nop
 8101470:	3ff00000 	.word	0x3ff00000
 8101474:	1000000e 	.word	0x1000000e
 8101478:	10000008 	.word	0x10000008
 810147c:	1000000a 	.word	0x1000000a
 8101480:	1000000c 	.word	0x1000000c
 8101484:	10000010 	.word	0x10000010

08101488 <bno055_getVectorAccelerometer>:

// Ottiene un vettore accelerazione dal sensore BNO055
bno055_vector_t bno055_getVectorAccelerometer() {
 8101488:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 810148c:	b090      	sub	sp, #64	; 0x40
 810148e:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_ACCELEROMETER);
 8101490:	2008      	movs	r0, #8
 8101492:	f7ff feb5 	bl	8101200 <bno055_getVector>
 8101496:	eeb0 4a40 	vmov.f32	s8, s0
 810149a:	eef0 4a60 	vmov.f32	s9, s1
 810149e:	eeb0 5a41 	vmov.f32	s10, s2
 81014a2:	eef0 5a61 	vmov.f32	s11, s3
 81014a6:	eeb0 6a42 	vmov.f32	s12, s4
 81014aa:	eef0 6a62 	vmov.f32	s13, s5
 81014ae:	eeb0 7a43 	vmov.f32	s14, s6
 81014b2:	eef0 7a63 	vmov.f32	s15, s7
 81014b6:	ed87 4b08 	vstr	d4, [r7, #32]
 81014ba:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 81014be:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 81014c2:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 81014c6:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 81014ca:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 81014ce:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 81014d2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 81014d6:	ec49 8b14 	vmov	d4, r8, r9
 81014da:	ec45 4b15 	vmov	d5, r4, r5
 81014de:	ec41 0b16 	vmov	d6, r0, r1
 81014e2:	ec43 2b17 	vmov	d7, r2, r3
}
 81014e6:	eeb0 0a44 	vmov.f32	s0, s8
 81014ea:	eef0 0a64 	vmov.f32	s1, s9
 81014ee:	eeb0 1a45 	vmov.f32	s2, s10
 81014f2:	eef0 1a65 	vmov.f32	s3, s11
 81014f6:	eeb0 2a46 	vmov.f32	s4, s12
 81014fa:	eef0 2a66 	vmov.f32	s5, s13
 81014fe:	eeb0 3a47 	vmov.f32	s6, s14
 8101502:	eef0 3a67 	vmov.f32	s7, s15
 8101506:	3740      	adds	r7, #64	; 0x40
 8101508:	46bd      	mov	sp, r7
 810150a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0810150e <bno055_getVectorMagnetometer>:
// Ottiene un vettore magnetico dal sensore BNO055
bno055_vector_t bno055_getVectorMagnetometer() {
 810150e:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101512:	b090      	sub	sp, #64	; 0x40
 8101514:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
 8101516:	200e      	movs	r0, #14
 8101518:	f7ff fe72 	bl	8101200 <bno055_getVector>
 810151c:	eeb0 4a40 	vmov.f32	s8, s0
 8101520:	eef0 4a60 	vmov.f32	s9, s1
 8101524:	eeb0 5a41 	vmov.f32	s10, s2
 8101528:	eef0 5a61 	vmov.f32	s11, s3
 810152c:	eeb0 6a42 	vmov.f32	s12, s4
 8101530:	eef0 6a62 	vmov.f32	s13, s5
 8101534:	eeb0 7a43 	vmov.f32	s14, s6
 8101538:	eef0 7a63 	vmov.f32	s15, s7
 810153c:	ed87 4b08 	vstr	d4, [r7, #32]
 8101540:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8101544:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 8101548:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 810154c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8101550:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8101554:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8101558:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 810155c:	ec49 8b14 	vmov	d4, r8, r9
 8101560:	ec45 4b15 	vmov	d5, r4, r5
 8101564:	ec41 0b16 	vmov	d6, r0, r1
 8101568:	ec43 2b17 	vmov	d7, r2, r3
}
 810156c:	eeb0 0a44 	vmov.f32	s0, s8
 8101570:	eef0 0a64 	vmov.f32	s1, s9
 8101574:	eeb0 1a45 	vmov.f32	s2, s10
 8101578:	eef0 1a65 	vmov.f32	s3, s11
 810157c:	eeb0 2a46 	vmov.f32	s4, s12
 8101580:	eef0 2a66 	vmov.f32	s5, s13
 8101584:	eeb0 3a47 	vmov.f32	s6, s14
 8101588:	eef0 3a67 	vmov.f32	s7, s15
 810158c:	3740      	adds	r7, #64	; 0x40
 810158e:	46bd      	mov	sp, r7
 8101590:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08101594 <bno055_getVectorGyroscope>:
// Ottiene un vettore giroscopico dal sensore BNO055
bno055_vector_t bno055_getVectorGyroscope() {
 8101594:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101598:	b090      	sub	sp, #64	; 0x40
 810159a:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
 810159c:	2014      	movs	r0, #20
 810159e:	f7ff fe2f 	bl	8101200 <bno055_getVector>
 81015a2:	eeb0 4a40 	vmov.f32	s8, s0
 81015a6:	eef0 4a60 	vmov.f32	s9, s1
 81015aa:	eeb0 5a41 	vmov.f32	s10, s2
 81015ae:	eef0 5a61 	vmov.f32	s11, s3
 81015b2:	eeb0 6a42 	vmov.f32	s12, s4
 81015b6:	eef0 6a62 	vmov.f32	s13, s5
 81015ba:	eeb0 7a43 	vmov.f32	s14, s6
 81015be:	eef0 7a63 	vmov.f32	s15, s7
 81015c2:	ed87 4b08 	vstr	d4, [r7, #32]
 81015c6:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 81015ca:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 81015ce:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 81015d2:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 81015d6:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 81015da:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 81015de:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 81015e2:	ec49 8b14 	vmov	d4, r8, r9
 81015e6:	ec45 4b15 	vmov	d5, r4, r5
 81015ea:	ec41 0b16 	vmov	d6, r0, r1
 81015ee:	ec43 2b17 	vmov	d7, r2, r3
}
 81015f2:	eeb0 0a44 	vmov.f32	s0, s8
 81015f6:	eef0 0a64 	vmov.f32	s1, s9
 81015fa:	eeb0 1a45 	vmov.f32	s2, s10
 81015fe:	eef0 1a65 	vmov.f32	s3, s11
 8101602:	eeb0 2a46 	vmov.f32	s4, s12
 8101606:	eef0 2a66 	vmov.f32	s5, s13
 810160a:	eeb0 3a47 	vmov.f32	s6, s14
 810160e:	eef0 3a67 	vmov.f32	s7, s15
 8101612:	3740      	adds	r7, #64	; 0x40
 8101614:	46bd      	mov	sp, r7
 8101616:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

0810161c <bno055_assignI2C>:
  uint8_t axisMapSign = (axis.x_sign << 2) | (axis.y_sign << 1) | (axis.z_sign);
  bno055_writeData(BNO055_AXIS_MAP_CONFIG, axisRemap);
  bno055_writeData(BNO055_AXIS_MAP_SIGN, axisMapSign);
}

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 810161c:	b480      	push	{r7}
 810161e:	b083      	sub	sp, #12
 8101620:	af00      	add	r7, sp, #0
 8101622:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 8101624:	4a04      	ldr	r2, [pc, #16]	; (8101638 <bno055_assignI2C+0x1c>)
 8101626:	687b      	ldr	r3, [r7, #4]
 8101628:	6013      	str	r3, [r2, #0]
}
 810162a:	bf00      	nop
 810162c:	370c      	adds	r7, #12
 810162e:	46bd      	mov	sp, r7
 8101630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101634:	4770      	bx	lr
 8101636:	bf00      	nop
 8101638:	10000204 	.word	0x10000204

0810163c <bno055_delay>:

void bno055_delay(int time) {
 810163c:	b580      	push	{r7, lr}
 810163e:	b082      	sub	sp, #8
 8101640:	af00      	add	r7, sp, #0
 8101642:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 8101644:	687b      	ldr	r3, [r7, #4]
 8101646:	4618      	mov	r0, r3
 8101648:	f000 fe06 	bl	8102258 <HAL_Delay>
#endif
}
 810164c:	bf00      	nop
 810164e:	3708      	adds	r7, #8
 8101650:	46bd      	mov	sp, r7
 8101652:	bd80      	pop	{r7, pc}

08101654 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 8101654:	b580      	push	{r7, lr}
 8101656:	b088      	sub	sp, #32
 8101658:	af02      	add	r7, sp, #8
 810165a:	4603      	mov	r3, r0
 810165c:	460a      	mov	r2, r1
 810165e:	71fb      	strb	r3, [r7, #7]
 8101660:	4613      	mov	r3, r2
 8101662:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 8101664:	79fb      	ldrb	r3, [r7, #7]
 8101666:	733b      	strb	r3, [r7, #12]
 8101668:	79bb      	ldrb	r3, [r7, #6]
 810166a:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 810166c:	4b5a      	ldr	r3, [pc, #360]	; (81017d8 <bno055_writeData+0x184>)
 810166e:	6818      	ldr	r0, [r3, #0]
 8101670:	f107 020c 	add.w	r2, r7, #12
 8101674:	230a      	movs	r3, #10
 8101676:	9300      	str	r3, [sp, #0]
 8101678:	2302      	movs	r3, #2
 810167a:	2150      	movs	r1, #80	; 0x50
 810167c:	f001 f9a0 	bl	81029c0 <HAL_I2C_Master_Transmit>
 8101680:	4603      	mov	r3, r0
 8101682:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);

  if (status == HAL_OK) {
 8101684:	7dfb      	ldrb	r3, [r7, #23]
 8101686:	2b00      	cmp	r3, #0
 8101688:	f000 80a0 	beq.w	81017cc <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 810168c:	7dfb      	ldrb	r3, [r7, #23]
 810168e:	2b01      	cmp	r3, #1
 8101690:	d103      	bne.n	810169a <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 8101692:	4852      	ldr	r0, [pc, #328]	; (81017dc <bno055_writeData+0x188>)
 8101694:	f006 f916 	bl	81078c4 <puts>
 8101698:	e012      	b.n	81016c0 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 810169a:	7dfb      	ldrb	r3, [r7, #23]
 810169c:	2b03      	cmp	r3, #3
 810169e:	d103      	bne.n	81016a8 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 81016a0:	484f      	ldr	r0, [pc, #316]	; (81017e0 <bno055_writeData+0x18c>)
 81016a2:	f006 f90f 	bl	81078c4 <puts>
 81016a6:	e00b      	b.n	81016c0 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 81016a8:	7dfb      	ldrb	r3, [r7, #23]
 81016aa:	2b02      	cmp	r3, #2
 81016ac:	d103      	bne.n	81016b6 <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 81016ae:	484d      	ldr	r0, [pc, #308]	; (81017e4 <bno055_writeData+0x190>)
 81016b0:	f006 f908 	bl	81078c4 <puts>
 81016b4:	e004      	b.n	81016c0 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 81016b6:	7dfb      	ldrb	r3, [r7, #23]
 81016b8:	4619      	mov	r1, r3
 81016ba:	484b      	ldr	r0, [pc, #300]	; (81017e8 <bno055_writeData+0x194>)
 81016bc:	f006 f89c 	bl	81077f8 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 81016c0:	4b45      	ldr	r3, [pc, #276]	; (81017d8 <bno055_writeData+0x184>)
 81016c2:	681b      	ldr	r3, [r3, #0]
 81016c4:	4618      	mov	r0, r3
 81016c6:	f001 fb73 	bl	8102db0 <HAL_I2C_GetError>
 81016ca:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 81016cc:	693b      	ldr	r3, [r7, #16]
 81016ce:	2b00      	cmp	r3, #0
 81016d0:	d07e      	beq.n	81017d0 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 81016d2:	693b      	ldr	r3, [r7, #16]
 81016d4:	2b01      	cmp	r3, #1
 81016d6:	d103      	bne.n	81016e0 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 81016d8:	4844      	ldr	r0, [pc, #272]	; (81017ec <bno055_writeData+0x198>)
 81016da:	f006 f8f3 	bl	81078c4 <puts>
 81016de:	e021      	b.n	8101724 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 81016e0:	693b      	ldr	r3, [r7, #16]
 81016e2:	2b02      	cmp	r3, #2
 81016e4:	d103      	bne.n	81016ee <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 81016e6:	4842      	ldr	r0, [pc, #264]	; (81017f0 <bno055_writeData+0x19c>)
 81016e8:	f006 f8ec 	bl	81078c4 <puts>
 81016ec:	e01a      	b.n	8101724 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 81016ee:	693b      	ldr	r3, [r7, #16]
 81016f0:	2b04      	cmp	r3, #4
 81016f2:	d103      	bne.n	81016fc <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 81016f4:	483f      	ldr	r0, [pc, #252]	; (81017f4 <bno055_writeData+0x1a0>)
 81016f6:	f006 f8e5 	bl	81078c4 <puts>
 81016fa:	e013      	b.n	8101724 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 81016fc:	693b      	ldr	r3, [r7, #16]
 81016fe:	2b08      	cmp	r3, #8
 8101700:	d103      	bne.n	810170a <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 8101702:	483d      	ldr	r0, [pc, #244]	; (81017f8 <bno055_writeData+0x1a4>)
 8101704:	f006 f8de 	bl	81078c4 <puts>
 8101708:	e00c      	b.n	8101724 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 810170a:	693b      	ldr	r3, [r7, #16]
 810170c:	2b10      	cmp	r3, #16
 810170e:	d103      	bne.n	8101718 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 8101710:	483a      	ldr	r0, [pc, #232]	; (81017fc <bno055_writeData+0x1a8>)
 8101712:	f006 f8d7 	bl	81078c4 <puts>
 8101716:	e005      	b.n	8101724 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 8101718:	693b      	ldr	r3, [r7, #16]
 810171a:	2b20      	cmp	r3, #32
 810171c:	d102      	bne.n	8101724 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 810171e:	4838      	ldr	r0, [pc, #224]	; (8101800 <bno055_writeData+0x1ac>)
 8101720:	f006 f8d0 	bl	81078c4 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 8101724:	4b2c      	ldr	r3, [pc, #176]	; (81017d8 <bno055_writeData+0x184>)
 8101726:	681b      	ldr	r3, [r3, #0]
 8101728:	4618      	mov	r0, r3
 810172a:	f001 fb33 	bl	8102d94 <HAL_I2C_GetState>
 810172e:	4603      	mov	r3, r0
 8101730:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 8101732:	7bfb      	ldrb	r3, [r7, #15]
 8101734:	2b00      	cmp	r3, #0
 8101736:	d103      	bne.n	8101740 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 8101738:	4832      	ldr	r0, [pc, #200]	; (8101804 <bno055_writeData+0x1b0>)
 810173a:	f006 f8c3 	bl	81078c4 <puts>
 810173e:	e048      	b.n	81017d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 8101740:	7bfb      	ldrb	r3, [r7, #15]
 8101742:	2b20      	cmp	r3, #32
 8101744:	d103      	bne.n	810174e <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 8101746:	482f      	ldr	r0, [pc, #188]	; (8101804 <bno055_writeData+0x1b0>)
 8101748:	f006 f8bc 	bl	81078c4 <puts>
 810174c:	e041      	b.n	81017d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 810174e:	7bfb      	ldrb	r3, [r7, #15]
 8101750:	2b24      	cmp	r3, #36	; 0x24
 8101752:	d103      	bne.n	810175c <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 8101754:	482c      	ldr	r0, [pc, #176]	; (8101808 <bno055_writeData+0x1b4>)
 8101756:	f006 f8b5 	bl	81078c4 <puts>
 810175a:	e03a      	b.n	81017d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 810175c:	7bfb      	ldrb	r3, [r7, #15]
 810175e:	2b21      	cmp	r3, #33	; 0x21
 8101760:	d103      	bne.n	810176a <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 8101762:	482a      	ldr	r0, [pc, #168]	; (810180c <bno055_writeData+0x1b8>)
 8101764:	f006 f8ae 	bl	81078c4 <puts>
 8101768:	e033      	b.n	81017d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 810176a:	7bfb      	ldrb	r3, [r7, #15]
 810176c:	2b22      	cmp	r3, #34	; 0x22
 810176e:	d103      	bne.n	8101778 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 8101770:	4827      	ldr	r0, [pc, #156]	; (8101810 <bno055_writeData+0x1bc>)
 8101772:	f006 f8a7 	bl	81078c4 <puts>
 8101776:	e02c      	b.n	81017d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 8101778:	7bfb      	ldrb	r3, [r7, #15]
 810177a:	2b28      	cmp	r3, #40	; 0x28
 810177c:	d103      	bne.n	8101786 <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 810177e:	4825      	ldr	r0, [pc, #148]	; (8101814 <bno055_writeData+0x1c0>)
 8101780:	f006 f8a0 	bl	81078c4 <puts>
 8101784:	e025      	b.n	81017d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 8101786:	7bfb      	ldrb	r3, [r7, #15]
 8101788:	2b29      	cmp	r3, #41	; 0x29
 810178a:	d103      	bne.n	8101794 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 810178c:	4822      	ldr	r0, [pc, #136]	; (8101818 <bno055_writeData+0x1c4>)
 810178e:	f006 f899 	bl	81078c4 <puts>
 8101792:	e01e      	b.n	81017d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 8101794:	7bfb      	ldrb	r3, [r7, #15]
 8101796:	2b2a      	cmp	r3, #42	; 0x2a
 8101798:	d103      	bne.n	81017a2 <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 810179a:	4820      	ldr	r0, [pc, #128]	; (810181c <bno055_writeData+0x1c8>)
 810179c:	f006 f892 	bl	81078c4 <puts>
 81017a0:	e017      	b.n	81017d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 81017a2:	7bfb      	ldrb	r3, [r7, #15]
 81017a4:	2b60      	cmp	r3, #96	; 0x60
 81017a6:	d103      	bne.n	81017b0 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 81017a8:	481d      	ldr	r0, [pc, #116]	; (8101820 <bno055_writeData+0x1cc>)
 81017aa:	f006 f88b 	bl	81078c4 <puts>
 81017ae:	e010      	b.n	81017d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 81017b0:	7bfb      	ldrb	r3, [r7, #15]
 81017b2:	2ba0      	cmp	r3, #160	; 0xa0
 81017b4:	d103      	bne.n	81017be <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 81017b6:	481b      	ldr	r0, [pc, #108]	; (8101824 <bno055_writeData+0x1d0>)
 81017b8:	f006 f884 	bl	81078c4 <puts>
 81017bc:	e009      	b.n	81017d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 81017be:	7bfb      	ldrb	r3, [r7, #15]
 81017c0:	2be0      	cmp	r3, #224	; 0xe0
 81017c2:	d106      	bne.n	81017d2 <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 81017c4:	4818      	ldr	r0, [pc, #96]	; (8101828 <bno055_writeData+0x1d4>)
 81017c6:	f006 f87d 	bl	81078c4 <puts>
 81017ca:	e002      	b.n	81017d2 <bno055_writeData+0x17e>
    return;
 81017cc:	bf00      	nop
 81017ce:	e000      	b.n	81017d2 <bno055_writeData+0x17e>
    return;
 81017d0:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 81017d2:	3718      	adds	r7, #24
 81017d4:	46bd      	mov	sp, r7
 81017d6:	bd80      	pop	{r7, pc}
 81017d8:	10000204 	.word	0x10000204
 81017dc:	0810b2c8 	.word	0x0810b2c8
 81017e0:	0810b2ec 	.word	0x0810b2ec
 81017e4:	0810b314 	.word	0x0810b314
 81017e8:	0810b338 	.word	0x0810b338
 81017ec:	0810b350 	.word	0x0810b350
 81017f0:	0810b364 	.word	0x0810b364
 81017f4:	0810b378 	.word	0x0810b378
 81017f8:	0810b38c 	.word	0x0810b38c
 81017fc:	0810b3a0 	.word	0x0810b3a0
 8101800:	0810b3b4 	.word	0x0810b3b4
 8101804:	0810b3cc 	.word	0x0810b3cc
 8101808:	0810b3e4 	.word	0x0810b3e4
 810180c:	0810b3f8 	.word	0x0810b3f8
 8101810:	0810b410 	.word	0x0810b410
 8101814:	0810b428 	.word	0x0810b428
 8101818:	0810b440 	.word	0x0810b440
 810181c:	0810b460 	.word	0x0810b460
 8101820:	0810b480 	.word	0x0810b480
 8101824:	0810b498 	.word	0x0810b498
 8101828:	0810b4b0 	.word	0x0810b4b0

0810182c <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 810182c:	b580      	push	{r7, lr}
 810182e:	b086      	sub	sp, #24
 8101830:	af02      	add	r7, sp, #8
 8101832:	4603      	mov	r3, r0
 8101834:	6039      	str	r1, [r7, #0]
 8101836:	71fb      	strb	r3, [r7, #7]
 8101838:	4613      	mov	r3, r2
 810183a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 810183c:	4b1c      	ldr	r3, [pc, #112]	; (81018b0 <bno055_readData+0x84>)
 810183e:	6818      	ldr	r0, [r3, #0]
 8101840:	1dfa      	adds	r2, r7, #7
 8101842:	2364      	movs	r3, #100	; 0x64
 8101844:	9300      	str	r3, [sp, #0]
 8101846:	2301      	movs	r3, #1
 8101848:	2150      	movs	r1, #80	; 0x50
 810184a:	f001 f8b9 	bl	81029c0 <HAL_I2C_Master_Transmit>
 810184e:	4603      	mov	r3, r0
 8101850:	73fb      	strb	r3, [r7, #15]
                          100);
	ret = HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 8101852:	4b17      	ldr	r3, [pc, #92]	; (81018b0 <bno055_readData+0x84>)
 8101854:	6818      	ldr	r0, [r3, #0]
 8101856:	79bb      	ldrb	r3, [r7, #6]
 8101858:	b29b      	uxth	r3, r3
 810185a:	2264      	movs	r2, #100	; 0x64
 810185c:	9200      	str	r2, [sp, #0]
 810185e:	683a      	ldr	r2, [r7, #0]
 8101860:	2150      	movs	r1, #80	; 0x50
 8101862:	f001 f9a1 	bl	8102ba8 <HAL_I2C_Master_Receive>
 8101866:	4603      	mov	r3, r0
 8101868:	73fb      	strb	r3, [r7, #15]
                         100);
	  if (ret == HAL_OK) {
 810186a:	7bfb      	ldrb	r3, [r7, #15]
 810186c:	2b00      	cmp	r3, #0
 810186e:	d01a      	beq.n	81018a6 <bno055_readData+0x7a>
	    return;
	  }

	  if (ret == HAL_ERROR) {
 8101870:	7bfb      	ldrb	r3, [r7, #15]
 8101872:	2b01      	cmp	r3, #1
 8101874:	d103      	bne.n	810187e <bno055_readData+0x52>
	    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 8101876:	480f      	ldr	r0, [pc, #60]	; (81018b4 <bno055_readData+0x88>)
 8101878:	f006 f824 	bl	81078c4 <puts>
 810187c:	e014      	b.n	81018a8 <bno055_readData+0x7c>
	  } else if (ret == HAL_TIMEOUT) {
 810187e:	7bfb      	ldrb	r3, [r7, #15]
 8101880:	2b03      	cmp	r3, #3
 8101882:	d103      	bne.n	810188c <bno055_readData+0x60>
	    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8101884:	480c      	ldr	r0, [pc, #48]	; (81018b8 <bno055_readData+0x8c>)
 8101886:	f006 f81d 	bl	81078c4 <puts>
 810188a:	e00d      	b.n	81018a8 <bno055_readData+0x7c>
	  } else if (ret == HAL_BUSY) {
 810188c:	7bfb      	ldrb	r3, [r7, #15]
 810188e:	2b02      	cmp	r3, #2
 8101890:	d103      	bne.n	810189a <bno055_readData+0x6e>
	    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 8101892:	480a      	ldr	r0, [pc, #40]	; (81018bc <bno055_readData+0x90>)
 8101894:	f006 f816 	bl	81078c4 <puts>
 8101898:	e006      	b.n	81018a8 <bno055_readData+0x7c>
	  } else {
	    printf("Unknown status data %d", ret);
 810189a:	7bfb      	ldrb	r3, [r7, #15]
 810189c:	4619      	mov	r1, r3
 810189e:	4808      	ldr	r0, [pc, #32]	; (81018c0 <bno055_readData+0x94>)
 81018a0:	f005 ffaa 	bl	81077f8 <iprintf>
 81018a4:	e000      	b.n	81018a8 <bno055_readData+0x7c>
	    return;
 81018a6:	bf00      	nop
	  }
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 81018a8:	3710      	adds	r7, #16
 81018aa:	46bd      	mov	sp, r7
 81018ac:	bd80      	pop	{r7, pc}
 81018ae:	bf00      	nop
 81018b0:	10000204 	.word	0x10000204
 81018b4:	0810b2c8 	.word	0x0810b2c8
 81018b8:	0810b2ec 	.word	0x0810b2ec
 81018bc:	0810b314 	.word	0x0810b314
 81018c0:	0810b338 	.word	0x0810b338

081018c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81018c4:	b5b0      	push	{r4, r5, r7, lr}
 81018c6:	b09e      	sub	sp, #120	; 0x78
 81018c8:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

	/* Reset of all peripherals, Initializes the Flash interface and the
	     * Systick. */
	    HAL_Init();
 81018ca:	f000 fc11 	bl	81020f0 <HAL_Init>

	    /* Configure the system clock */
	    /* Initialize all configured peripherals */
	    MX_GPIO_Init();
 81018ce:	f000 f963 	bl	8101b98 <MX_GPIO_Init>
	    MX_I2C1_Init();
 81018d2:	f000 f8d5 	bl	8101a80 <MX_I2C1_Init>
	    MX_USART3_UART_Init();
 81018d6:	f000 f913 	bl	8101b00 <MX_USART3_UART_Init>

	    bno055_assignI2C(&hi2c1);
 81018da:	4861      	ldr	r0, [pc, #388]	; (8101a60 <main+0x19c>)
 81018dc:	f7ff fe9e 	bl	810161c <bno055_assignI2C>
		bno055_setup();
 81018e0:	f7ff fc66 	bl	81011b0 <bno055_setup>

		HAL_Delay(1000);
 81018e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81018e8:	f000 fcb6 	bl	8102258 <HAL_Delay>

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 81018ec:	4b5d      	ldr	r3, [pc, #372]	; (8101a64 <main+0x1a0>)
 81018ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81018f2:	4a5c      	ldr	r2, [pc, #368]	; (8101a64 <main+0x1a0>)
 81018f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81018f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81018fc:	4b59      	ldr	r3, [pc, #356]	; (8101a64 <main+0x1a0>)
 81018fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101906:	607b      	str	r3, [r7, #4]
 8101908:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810190a:	2001      	movs	r0, #1
 810190c:	f000 ffb6 	bl	810287c <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101910:	f001 fdfe 	bl	8103510 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101914:	2201      	movs	r2, #1
 8101916:	2102      	movs	r1, #2
 8101918:	2000      	movs	r0, #0
 810191a:	f001 fd7f 	bl	810341c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810191e:	4b52      	ldr	r3, [pc, #328]	; (8101a68 <main+0x1a4>)
 8101920:	681b      	ldr	r3, [r3, #0]
 8101922:	091b      	lsrs	r3, r3, #4
 8101924:	f003 030f 	and.w	r3, r3, #15
 8101928:	2b07      	cmp	r3, #7
 810192a:	d108      	bne.n	810193e <main+0x7a>
 810192c:	4b4f      	ldr	r3, [pc, #316]	; (8101a6c <main+0x1a8>)
 810192e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101932:	4a4e      	ldr	r2, [pc, #312]	; (8101a6c <main+0x1a8>)
 8101934:	f043 0301 	orr.w	r3, r3, #1
 8101938:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810193c:	e007      	b.n	810194e <main+0x8a>
 810193e:	4b4b      	ldr	r3, [pc, #300]	; (8101a6c <main+0x1a8>)
 8101940:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8101944:	4a49      	ldr	r2, [pc, #292]	; (8101a6c <main+0x1a8>)
 8101946:	f043 0301 	orr.w	r3, r3, #1
 810194a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

  bno055_vector_t gyr;
  bno055_vector_t acc;
  bno055_vector_t mag;

  bno055_setOperationModeAMG();
 810194e:	f7ff fc1c 	bl	810118a <bno055_setOperationModeAMG>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(flag_BNO055_Data_Ready==1){
 8101952:	4b47      	ldr	r3, [pc, #284]	; (8101a70 <main+0x1ac>)
 8101954:	681b      	ldr	r3, [r3, #0]
 8101956:	2b01      	cmp	r3, #1
 8101958:	d1fb      	bne.n	8101952 <main+0x8e>
	  	  flag_BNO055_Data_Ready = 1;
 810195a:	4b45      	ldr	r3, [pc, #276]	; (8101a70 <main+0x1ac>)
 810195c:	2201      	movs	r2, #1
 810195e:	601a      	str	r2, [r3, #0]
	  	  //bno055_calibration_data_t calData = bno055_getCalibrationData();
	      //bno055_setCalibrationData(calData);

	  	  //printf("\r\n");

	  	 gyr = bno055_getVectorGyroscope();
 8101960:	f7ff fe18 	bl	8101594 <bno055_getVectorGyroscope>
 8101964:	eeb0 4a40 	vmov.f32	s8, s0
 8101968:	eef0 4a60 	vmov.f32	s9, s1
 810196c:	eeb0 5a41 	vmov.f32	s10, s2
 8101970:	eef0 5a61 	vmov.f32	s11, s3
 8101974:	eeb0 6a42 	vmov.f32	s12, s4
 8101978:	eef0 6a62 	vmov.f32	s13, s5
 810197c:	eeb0 7a43 	vmov.f32	s14, s6
 8101980:	eef0 7a63 	vmov.f32	s15, s7
 8101984:	ed87 4b12 	vstr	d4, [r7, #72]	; 0x48
 8101988:	ed87 5b14 	vstr	d5, [r7, #80]	; 0x50
 810198c:	ed87 6b16 	vstr	d6, [r7, #88]	; 0x58
 8101990:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60
	  	 acc = bno055_getVectorAccelerometer();
 8101994:	f7ff fd78 	bl	8101488 <bno055_getVectorAccelerometer>
 8101998:	eeb0 4a40 	vmov.f32	s8, s0
 810199c:	eef0 4a60 	vmov.f32	s9, s1
 81019a0:	eeb0 5a41 	vmov.f32	s10, s2
 81019a4:	eef0 5a61 	vmov.f32	s11, s3
 81019a8:	eeb0 6a42 	vmov.f32	s12, s4
 81019ac:	eef0 6a62 	vmov.f32	s13, s5
 81019b0:	eeb0 7a43 	vmov.f32	s14, s6
 81019b4:	eef0 7a63 	vmov.f32	s15, s7
 81019b8:	ed87 4b0a 	vstr	d4, [r7, #40]	; 0x28
 81019bc:	ed87 5b0c 	vstr	d5, [r7, #48]	; 0x30
 81019c0:	ed87 6b0e 	vstr	d6, [r7, #56]	; 0x38
 81019c4:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
	  	 mag = bno055_getVectorMagnetometer();
 81019c8:	f7ff fda1 	bl	810150e <bno055_getVectorMagnetometer>
 81019cc:	eeb0 4a40 	vmov.f32	s8, s0
 81019d0:	eef0 4a60 	vmov.f32	s9, s1
 81019d4:	eeb0 5a41 	vmov.f32	s10, s2
 81019d8:	eef0 5a61 	vmov.f32	s11, s3
 81019dc:	eeb0 6a42 	vmov.f32	s12, s4
 81019e0:	eef0 6a62 	vmov.f32	s13, s5
 81019e4:	eeb0 7a43 	vmov.f32	s14, s6
 81019e8:	eef0 7a63 	vmov.f32	s15, s7
 81019ec:	ed87 4b02 	vstr	d4, [r7, #8]
 81019f0:	ed87 5b04 	vstr	d5, [r7, #16]
 81019f4:	ed87 6b06 	vstr	d6, [r7, #24]
 81019f8:	ed87 7b08 	vstr	d7, [r7, #32]
	  	 printf("GYR-x: %+2.2f | y: %+2.2f | z: %+2.2f\r\n", gyr.x,
 81019fc:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8101a00:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8101a04:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8101a08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8101a0c:	e9cd 2300 	strd	r2, r3, [sp]
 8101a10:	4622      	mov	r2, r4
 8101a12:	462b      	mov	r3, r5
 8101a14:	4817      	ldr	r0, [pc, #92]	; (8101a74 <main+0x1b0>)
 8101a16:	f005 feef 	bl	81077f8 <iprintf>
	  	 gyr.y, gyr.z);
	  	 printf("ACC-x: %+2.2f | y: %+2.2f | z: %+2.2f\r\n", acc.x,
 8101a1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8101a1e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8101a22:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8101a26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8101a2a:	e9cd 2300 	strd	r2, r3, [sp]
 8101a2e:	4622      	mov	r2, r4
 8101a30:	462b      	mov	r3, r5
 8101a32:	4811      	ldr	r0, [pc, #68]	; (8101a78 <main+0x1b4>)
 8101a34:	f005 fee0 	bl	81077f8 <iprintf>
	  	 acc.y, acc.z);
	  	 printf("MAG-x: %+2.2f | y: %+2.2f | z: %+2.2f\r\n", mag.x,
 8101a38:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8101a3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8101a40:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8101a44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8101a48:	e9cd 2300 	strd	r2, r3, [sp]
 8101a4c:	4622      	mov	r2, r4
 8101a4e:	462b      	mov	r3, r5
 8101a50:	480a      	ldr	r0, [pc, #40]	; (8101a7c <main+0x1b8>)
 8101a52:	f005 fed1 	bl	81077f8 <iprintf>
	  	 mag.y, mag.z);

	  	  HAL_Delay(100);
 8101a56:	2064      	movs	r0, #100	; 0x64
 8101a58:	f000 fbfe 	bl	8102258 <HAL_Delay>
	  if(flag_BNO055_Data_Ready==1){
 8101a5c:	e779      	b.n	8101952 <main+0x8e>
 8101a5e:	bf00      	nop
 8101a60:	10000208 	.word	0x10000208
 8101a64:	58024400 	.word	0x58024400
 8101a68:	e000ed00 	.word	0xe000ed00
 8101a6c:	58026400 	.word	0x58026400
 8101a70:	10000014 	.word	0x10000014
 8101a74:	0810b7ac 	.word	0x0810b7ac
 8101a78:	0810b7d4 	.word	0x0810b7d4
 8101a7c:	0810b7fc 	.word	0x0810b7fc

08101a80 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8101a80:	b580      	push	{r7, lr}
 8101a82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8101a84:	4b1b      	ldr	r3, [pc, #108]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101a86:	4a1c      	ldr	r2, [pc, #112]	; (8101af8 <MX_I2C1_Init+0x78>)
 8101a88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00909FCE;
 8101a8a:	4b1a      	ldr	r3, [pc, #104]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101a8c:	4a1b      	ldr	r2, [pc, #108]	; (8101afc <MX_I2C1_Init+0x7c>)
 8101a8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8101a90:	4b18      	ldr	r3, [pc, #96]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101a92:	2200      	movs	r2, #0
 8101a94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101a96:	4b17      	ldr	r3, [pc, #92]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101a98:	2201      	movs	r2, #1
 8101a9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8101a9c:	4b15      	ldr	r3, [pc, #84]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101a9e:	2200      	movs	r2, #0
 8101aa0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8101aa2:	4b14      	ldr	r3, [pc, #80]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101aa4:	2200      	movs	r2, #0
 8101aa6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101aa8:	4b12      	ldr	r3, [pc, #72]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101aaa:	2200      	movs	r2, #0
 8101aac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8101aae:	4b11      	ldr	r3, [pc, #68]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101ab0:	2200      	movs	r2, #0
 8101ab2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8101ab4:	4b0f      	ldr	r3, [pc, #60]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101ab6:	2200      	movs	r2, #0
 8101ab8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8101aba:	480e      	ldr	r0, [pc, #56]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101abc:	f000 fef0 	bl	81028a0 <HAL_I2C_Init>
 8101ac0:	4603      	mov	r3, r0
 8101ac2:	2b00      	cmp	r3, #0
 8101ac4:	d001      	beq.n	8101aca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8101ac6:	f000 f8ff 	bl	8101cc8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8101aca:	2100      	movs	r1, #0
 8101acc:	4809      	ldr	r0, [pc, #36]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101ace:	f001 fc0d 	bl	81032ec <HAL_I2CEx_ConfigAnalogFilter>
 8101ad2:	4603      	mov	r3, r0
 8101ad4:	2b00      	cmp	r3, #0
 8101ad6:	d001      	beq.n	8101adc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8101ad8:	f000 f8f6 	bl	8101cc8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8101adc:	2100      	movs	r1, #0
 8101ade:	4805      	ldr	r0, [pc, #20]	; (8101af4 <MX_I2C1_Init+0x74>)
 8101ae0:	f001 fc4f 	bl	8103382 <HAL_I2CEx_ConfigDigitalFilter>
 8101ae4:	4603      	mov	r3, r0
 8101ae6:	2b00      	cmp	r3, #0
 8101ae8:	d001      	beq.n	8101aee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8101aea:	f000 f8ed 	bl	8101cc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8101aee:	bf00      	nop
 8101af0:	bd80      	pop	{r7, pc}
 8101af2:	bf00      	nop
 8101af4:	10000208 	.word	0x10000208
 8101af8:	40005400 	.word	0x40005400
 8101afc:	00909fce 	.word	0x00909fce

08101b00 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 8101b00:	b580      	push	{r7, lr}
 8101b02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8101b04:	4b22      	ldr	r3, [pc, #136]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b06:	4a23      	ldr	r2, [pc, #140]	; (8101b94 <MX_USART3_UART_Init+0x94>)
 8101b08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101b0a:	4b21      	ldr	r3, [pc, #132]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101b10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101b12:	4b1f      	ldr	r3, [pc, #124]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b14:	2200      	movs	r2, #0
 8101b16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101b18:	4b1d      	ldr	r3, [pc, #116]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b1a:	2200      	movs	r2, #0
 8101b1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101b1e:	4b1c      	ldr	r3, [pc, #112]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b20:	2200      	movs	r2, #0
 8101b22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8101b24:	4b1a      	ldr	r3, [pc, #104]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b26:	220c      	movs	r2, #12
 8101b28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101b2a:	4b19      	ldr	r3, [pc, #100]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b2c:	2200      	movs	r2, #0
 8101b2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101b30:	4b17      	ldr	r3, [pc, #92]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b32:	2200      	movs	r2, #0
 8101b34:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101b36:	4b16      	ldr	r3, [pc, #88]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b38:	2200      	movs	r2, #0
 8101b3a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101b3c:	4b14      	ldr	r3, [pc, #80]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b3e:	2200      	movs	r2, #0
 8101b40:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101b42:	4b13      	ldr	r3, [pc, #76]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b44:	2200      	movs	r2, #0
 8101b46:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101b48:	4811      	ldr	r0, [pc, #68]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b4a:	f003 fcf3 	bl	8105534 <HAL_UART_Init>
 8101b4e:	4603      	mov	r3, r0
 8101b50:	2b00      	cmp	r3, #0
 8101b52:	d001      	beq.n	8101b58 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8101b54:	f000 f8b8 	bl	8101cc8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101b58:	2100      	movs	r1, #0
 8101b5a:	480d      	ldr	r0, [pc, #52]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b5c:	f004 fe4a 	bl	81067f4 <HAL_UARTEx_SetTxFifoThreshold>
 8101b60:	4603      	mov	r3, r0
 8101b62:	2b00      	cmp	r3, #0
 8101b64:	d001      	beq.n	8101b6a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8101b66:	f000 f8af 	bl	8101cc8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101b6a:	2100      	movs	r1, #0
 8101b6c:	4808      	ldr	r0, [pc, #32]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b6e:	f004 fe7f 	bl	8106870 <HAL_UARTEx_SetRxFifoThreshold>
 8101b72:	4603      	mov	r3, r0
 8101b74:	2b00      	cmp	r3, #0
 8101b76:	d001      	beq.n	8101b7c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8101b78:	f000 f8a6 	bl	8101cc8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8101b7c:	4804      	ldr	r0, [pc, #16]	; (8101b90 <MX_USART3_UART_Init+0x90>)
 8101b7e:	f004 fe00 	bl	8106782 <HAL_UARTEx_DisableFifoMode>
 8101b82:	4603      	mov	r3, r0
 8101b84:	2b00      	cmp	r3, #0
 8101b86:	d001      	beq.n	8101b8c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8101b88:	f000 f89e 	bl	8101cc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8101b8c:	bf00      	nop
 8101b8e:	bd80      	pop	{r7, pc}
 8101b90:	1000025c 	.word	0x1000025c
 8101b94:	40004800 	.word	0x40004800

08101b98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8101b98:	b580      	push	{r7, lr}
 8101b9a:	b088      	sub	sp, #32
 8101b9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101b9e:	f107 030c 	add.w	r3, r7, #12
 8101ba2:	2200      	movs	r2, #0
 8101ba4:	601a      	str	r2, [r3, #0]
 8101ba6:	605a      	str	r2, [r3, #4]
 8101ba8:	609a      	str	r2, [r3, #8]
 8101baa:	60da      	str	r2, [r3, #12]
 8101bac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101bae:	4b23      	ldr	r3, [pc, #140]	; (8101c3c <MX_GPIO_Init+0xa4>)
 8101bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bb4:	4a21      	ldr	r2, [pc, #132]	; (8101c3c <MX_GPIO_Init+0xa4>)
 8101bb6:	f043 0301 	orr.w	r3, r3, #1
 8101bba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bbe:	4b1f      	ldr	r3, [pc, #124]	; (8101c3c <MX_GPIO_Init+0xa4>)
 8101bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bc4:	f003 0301 	and.w	r3, r3, #1
 8101bc8:	60bb      	str	r3, [r7, #8]
 8101bca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101bcc:	4b1b      	ldr	r3, [pc, #108]	; (8101c3c <MX_GPIO_Init+0xa4>)
 8101bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bd2:	4a1a      	ldr	r2, [pc, #104]	; (8101c3c <MX_GPIO_Init+0xa4>)
 8101bd4:	f043 0308 	orr.w	r3, r3, #8
 8101bd8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bdc:	4b17      	ldr	r3, [pc, #92]	; (8101c3c <MX_GPIO_Init+0xa4>)
 8101bde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101be2:	f003 0308 	and.w	r3, r3, #8
 8101be6:	607b      	str	r3, [r7, #4]
 8101be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101bea:	4b14      	ldr	r3, [pc, #80]	; (8101c3c <MX_GPIO_Init+0xa4>)
 8101bec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bf0:	4a12      	ldr	r2, [pc, #72]	; (8101c3c <MX_GPIO_Init+0xa4>)
 8101bf2:	f043 0302 	orr.w	r3, r3, #2
 8101bf6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bfa:	4b10      	ldr	r3, [pc, #64]	; (8101c3c <MX_GPIO_Init+0xa4>)
 8101bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101c00:	f003 0302 	and.w	r3, r3, #2
 8101c04:	603b      	str	r3, [r7, #0]
 8101c06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8101c08:	2308      	movs	r3, #8
 8101c0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101c0c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101c10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c12:	2300      	movs	r3, #0
 8101c14:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101c16:	f107 030c 	add.w	r3, r7, #12
 8101c1a:	4619      	mov	r1, r3
 8101c1c:	4808      	ldr	r0, [pc, #32]	; (8101c40 <MX_GPIO_Init+0xa8>)
 8101c1e:	f000 fc63 	bl	81024e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8101c22:	2200      	movs	r2, #0
 8101c24:	2100      	movs	r1, #0
 8101c26:	2009      	movs	r0, #9
 8101c28:	f000 fc15 	bl	8102456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8101c2c:	2009      	movs	r0, #9
 8101c2e:	f000 fc2c 	bl	810248a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8101c32:	bf00      	nop
 8101c34:	3720      	adds	r7, #32
 8101c36:	46bd      	mov	sp, r7
 8101c38:	bd80      	pop	{r7, pc}
 8101c3a:	bf00      	nop
 8101c3c:	58024400 	.word	0x58024400
 8101c40:	58020000 	.word	0x58020000

08101c44 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch){
 8101c44:	b580      	push	{r7, lr}
 8101c46:	b082      	sub	sp, #8
 8101c48:	af00      	add	r7, sp, #0
 8101c4a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, 0xFFFF);
 8101c4c:	1d39      	adds	r1, r7, #4
 8101c4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8101c52:	2201      	movs	r2, #1
 8101c54:	4803      	ldr	r0, [pc, #12]	; (8101c64 <__io_putchar+0x20>)
 8101c56:	f003 fcbd 	bl	81055d4 <HAL_UART_Transmit>
	return ch;
 8101c5a:	687b      	ldr	r3, [r7, #4]
}
 8101c5c:	4618      	mov	r0, r3
 8101c5e:	3708      	adds	r7, #8
 8101c60:	46bd      	mov	sp, r7
 8101c62:	bd80      	pop	{r7, pc}
 8101c64:	1000025c 	.word	0x1000025c

08101c68 <__io_getchar>:

int __io_getchar(void)
{
 8101c68:	b580      	push	{r7, lr}
 8101c6a:	b082      	sub	sp, #8
 8101c6c:	af00      	add	r7, sp, #0
	uint8_t ch;

	__HAL_UART_CLEAR_OREFLAG(&huart3);
 8101c6e:	4b0b      	ldr	r3, [pc, #44]	; (8101c9c <__io_getchar+0x34>)
 8101c70:	681b      	ldr	r3, [r3, #0]
 8101c72:	2208      	movs	r2, #8
 8101c74:	621a      	str	r2, [r3, #32]

	HAL_UART_Receive(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8101c76:	1df9      	adds	r1, r7, #7
 8101c78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8101c7c:	2201      	movs	r2, #1
 8101c7e:	4807      	ldr	r0, [pc, #28]	; (8101c9c <__io_getchar+0x34>)
 8101c80:	f003 fd36 	bl	81056f0 <HAL_UART_Receive>

	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8101c84:	1df9      	adds	r1, r7, #7
 8101c86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8101c8a:	2201      	movs	r2, #1
 8101c8c:	4803      	ldr	r0, [pc, #12]	; (8101c9c <__io_getchar+0x34>)
 8101c8e:	f003 fca1 	bl	81055d4 <HAL_UART_Transmit>

	return ch;
 8101c92:	79fb      	ldrb	r3, [r7, #7]
}
 8101c94:	4618      	mov	r0, r3
 8101c96:	3708      	adds	r7, #8
 8101c98:	46bd      	mov	sp, r7
 8101c9a:	bd80      	pop	{r7, pc}
 8101c9c:	1000025c 	.word	0x1000025c

08101ca0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin){
 8101ca0:	b480      	push	{r7}
 8101ca2:	b083      	sub	sp, #12
 8101ca4:	af00      	add	r7, sp, #0
 8101ca6:	4603      	mov	r3, r0
 8101ca8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_3){
 8101caa:	88fb      	ldrh	r3, [r7, #6]
 8101cac:	2b08      	cmp	r3, #8
 8101cae:	d102      	bne.n	8101cb6 <HAL_GPIO_EXTI_Callback+0x16>
		flag_BNO055_Data_Ready = 1;
 8101cb0:	4b04      	ldr	r3, [pc, #16]	; (8101cc4 <HAL_GPIO_EXTI_Callback+0x24>)
 8101cb2:	2201      	movs	r2, #1
 8101cb4:	601a      	str	r2, [r3, #0]

	}
}
 8101cb6:	bf00      	nop
 8101cb8:	370c      	adds	r7, #12
 8101cba:	46bd      	mov	sp, r7
 8101cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101cc0:	4770      	bx	lr
 8101cc2:	bf00      	nop
 8101cc4:	10000014 	.word	0x10000014

08101cc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101cc8:	b480      	push	{r7}
 8101cca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8101ccc:	b672      	cpsid	i
}
 8101cce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8101cd0:	e7fe      	b.n	8101cd0 <Error_Handler+0x8>
	...

08101cd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101cd4:	b480      	push	{r7}
 8101cd6:	b083      	sub	sp, #12
 8101cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101cda:	4b0a      	ldr	r3, [pc, #40]	; (8101d04 <HAL_MspInit+0x30>)
 8101cdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101ce0:	4a08      	ldr	r2, [pc, #32]	; (8101d04 <HAL_MspInit+0x30>)
 8101ce2:	f043 0302 	orr.w	r3, r3, #2
 8101ce6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101cea:	4b06      	ldr	r3, [pc, #24]	; (8101d04 <HAL_MspInit+0x30>)
 8101cec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101cf0:	f003 0302 	and.w	r3, r3, #2
 8101cf4:	607b      	str	r3, [r7, #4]
 8101cf6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101cf8:	bf00      	nop
 8101cfa:	370c      	adds	r7, #12
 8101cfc:	46bd      	mov	sp, r7
 8101cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d02:	4770      	bx	lr
 8101d04:	58024400 	.word	0x58024400

08101d08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8101d08:	b580      	push	{r7, lr}
 8101d0a:	b0ba      	sub	sp, #232	; 0xe8
 8101d0c:	af00      	add	r7, sp, #0
 8101d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101d10:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101d14:	2200      	movs	r2, #0
 8101d16:	601a      	str	r2, [r3, #0]
 8101d18:	605a      	str	r2, [r3, #4]
 8101d1a:	609a      	str	r2, [r3, #8]
 8101d1c:	60da      	str	r2, [r3, #12]
 8101d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101d20:	f107 0310 	add.w	r3, r7, #16
 8101d24:	22c0      	movs	r2, #192	; 0xc0
 8101d26:	2100      	movs	r1, #0
 8101d28:	4618      	mov	r0, r3
 8101d2a:	f005 fecb 	bl	8107ac4 <memset>
  if(hi2c->Instance==I2C1)
 8101d2e:	687b      	ldr	r3, [r7, #4]
 8101d30:	681b      	ldr	r3, [r3, #0]
 8101d32:	4a26      	ldr	r2, [pc, #152]	; (8101dcc <HAL_I2C_MspInit+0xc4>)
 8101d34:	4293      	cmp	r3, r2
 8101d36:	d145      	bne.n	8101dc4 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8101d38:	f04f 0208 	mov.w	r2, #8
 8101d3c:	f04f 0300 	mov.w	r3, #0
 8101d40:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8101d44:	2300      	movs	r3, #0
 8101d46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101d4a:	f107 0310 	add.w	r3, r7, #16
 8101d4e:	4618      	mov	r0, r3
 8101d50:	f001 fdc4 	bl	81038dc <HAL_RCCEx_PeriphCLKConfig>
 8101d54:	4603      	mov	r3, r0
 8101d56:	2b00      	cmp	r3, #0
 8101d58:	d001      	beq.n	8101d5e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8101d5a:	f7ff ffb5 	bl	8101cc8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101d5e:	4b1c      	ldr	r3, [pc, #112]	; (8101dd0 <HAL_I2C_MspInit+0xc8>)
 8101d60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d64:	4a1a      	ldr	r2, [pc, #104]	; (8101dd0 <HAL_I2C_MspInit+0xc8>)
 8101d66:	f043 0302 	orr.w	r3, r3, #2
 8101d6a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101d6e:	4b18      	ldr	r3, [pc, #96]	; (8101dd0 <HAL_I2C_MspInit+0xc8>)
 8101d70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d74:	f003 0302 	and.w	r3, r3, #2
 8101d78:	60fb      	str	r3, [r7, #12]
 8101d7a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8101d7c:	23c0      	movs	r3, #192	; 0xc0
 8101d7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8101d82:	2312      	movs	r3, #18
 8101d84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101d88:	2300      	movs	r3, #0
 8101d8a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101d8e:	2300      	movs	r3, #0
 8101d90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8101d94:	2304      	movs	r3, #4
 8101d96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101d9a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101d9e:	4619      	mov	r1, r3
 8101da0:	480c      	ldr	r0, [pc, #48]	; (8101dd4 <HAL_I2C_MspInit+0xcc>)
 8101da2:	f000 fba1 	bl	81024e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8101da6:	4b0a      	ldr	r3, [pc, #40]	; (8101dd0 <HAL_I2C_MspInit+0xc8>)
 8101da8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101dac:	4a08      	ldr	r2, [pc, #32]	; (8101dd0 <HAL_I2C_MspInit+0xc8>)
 8101dae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8101db2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101db6:	4b06      	ldr	r3, [pc, #24]	; (8101dd0 <HAL_I2C_MspInit+0xc8>)
 8101db8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101dbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8101dc0:	60bb      	str	r3, [r7, #8]
 8101dc2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8101dc4:	bf00      	nop
 8101dc6:	37e8      	adds	r7, #232	; 0xe8
 8101dc8:	46bd      	mov	sp, r7
 8101dca:	bd80      	pop	{r7, pc}
 8101dcc:	40005400 	.word	0x40005400
 8101dd0:	58024400 	.word	0x58024400
 8101dd4:	58020400 	.word	0x58020400

08101dd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8101dd8:	b580      	push	{r7, lr}
 8101dda:	b0ba      	sub	sp, #232	; 0xe8
 8101ddc:	af00      	add	r7, sp, #0
 8101dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101de0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101de4:	2200      	movs	r2, #0
 8101de6:	601a      	str	r2, [r3, #0]
 8101de8:	605a      	str	r2, [r3, #4]
 8101dea:	609a      	str	r2, [r3, #8]
 8101dec:	60da      	str	r2, [r3, #12]
 8101dee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101df0:	f107 0310 	add.w	r3, r7, #16
 8101df4:	22c0      	movs	r2, #192	; 0xc0
 8101df6:	2100      	movs	r1, #0
 8101df8:	4618      	mov	r0, r3
 8101dfa:	f005 fe63 	bl	8107ac4 <memset>
  if(huart->Instance==USART3)
 8101dfe:	687b      	ldr	r3, [r7, #4]
 8101e00:	681b      	ldr	r3, [r3, #0]
 8101e02:	4a27      	ldr	r2, [pc, #156]	; (8101ea0 <HAL_UART_MspInit+0xc8>)
 8101e04:	4293      	cmp	r3, r2
 8101e06:	d146      	bne.n	8101e96 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8101e08:	f04f 0202 	mov.w	r2, #2
 8101e0c:	f04f 0300 	mov.w	r3, #0
 8101e10:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101e14:	2300      	movs	r3, #0
 8101e16:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101e1a:	f107 0310 	add.w	r3, r7, #16
 8101e1e:	4618      	mov	r0, r3
 8101e20:	f001 fd5c 	bl	81038dc <HAL_RCCEx_PeriphCLKConfig>
 8101e24:	4603      	mov	r3, r0
 8101e26:	2b00      	cmp	r3, #0
 8101e28:	d001      	beq.n	8101e2e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8101e2a:	f7ff ff4d 	bl	8101cc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8101e2e:	4b1d      	ldr	r3, [pc, #116]	; (8101ea4 <HAL_UART_MspInit+0xcc>)
 8101e30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101e34:	4a1b      	ldr	r2, [pc, #108]	; (8101ea4 <HAL_UART_MspInit+0xcc>)
 8101e36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8101e3a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101e3e:	4b19      	ldr	r3, [pc, #100]	; (8101ea4 <HAL_UART_MspInit+0xcc>)
 8101e40:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101e44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8101e48:	60fb      	str	r3, [r7, #12]
 8101e4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101e4c:	4b15      	ldr	r3, [pc, #84]	; (8101ea4 <HAL_UART_MspInit+0xcc>)
 8101e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101e52:	4a14      	ldr	r2, [pc, #80]	; (8101ea4 <HAL_UART_MspInit+0xcc>)
 8101e54:	f043 0308 	orr.w	r3, r3, #8
 8101e58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101e5c:	4b11      	ldr	r3, [pc, #68]	; (8101ea4 <HAL_UART_MspInit+0xcc>)
 8101e5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101e62:	f003 0308 	and.w	r3, r3, #8
 8101e66:	60bb      	str	r3, [r7, #8]
 8101e68:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8101e6a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8101e6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101e72:	2302      	movs	r3, #2
 8101e74:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101e78:	2300      	movs	r3, #0
 8101e7a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101e7e:	2300      	movs	r3, #0
 8101e80:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8101e84:	2307      	movs	r3, #7
 8101e86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101e8a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101e8e:	4619      	mov	r1, r3
 8101e90:	4805      	ldr	r0, [pc, #20]	; (8101ea8 <HAL_UART_MspInit+0xd0>)
 8101e92:	f000 fb29 	bl	81024e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8101e96:	bf00      	nop
 8101e98:	37e8      	adds	r7, #232	; 0xe8
 8101e9a:	46bd      	mov	sp, r7
 8101e9c:	bd80      	pop	{r7, pc}
 8101e9e:	bf00      	nop
 8101ea0:	40004800 	.word	0x40004800
 8101ea4:	58024400 	.word	0x58024400
 8101ea8:	58020c00 	.word	0x58020c00

08101eac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101eac:	b480      	push	{r7}
 8101eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8101eb0:	e7fe      	b.n	8101eb0 <NMI_Handler+0x4>

08101eb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101eb2:	b480      	push	{r7}
 8101eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101eb6:	e7fe      	b.n	8101eb6 <HardFault_Handler+0x4>

08101eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101eb8:	b480      	push	{r7}
 8101eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101ebc:	e7fe      	b.n	8101ebc <MemManage_Handler+0x4>

08101ebe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101ebe:	b480      	push	{r7}
 8101ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101ec2:	e7fe      	b.n	8101ec2 <BusFault_Handler+0x4>

08101ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101ec4:	b480      	push	{r7}
 8101ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101ec8:	e7fe      	b.n	8101ec8 <UsageFault_Handler+0x4>

08101eca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101eca:	b480      	push	{r7}
 8101ecc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101ece:	bf00      	nop
 8101ed0:	46bd      	mov	sp, r7
 8101ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ed6:	4770      	bx	lr

08101ed8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101ed8:	b480      	push	{r7}
 8101eda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101edc:	bf00      	nop
 8101ede:	46bd      	mov	sp, r7
 8101ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ee4:	4770      	bx	lr

08101ee6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101ee6:	b480      	push	{r7}
 8101ee8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101eea:	bf00      	nop
 8101eec:	46bd      	mov	sp, r7
 8101eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ef2:	4770      	bx	lr

08101ef4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101ef4:	b580      	push	{r7, lr}
 8101ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101ef8:	f000 f98e 	bl	8102218 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101efc:	bf00      	nop
 8101efe:	bd80      	pop	{r7, pc}

08101f00 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8101f00:	b580      	push	{r7, lr}
 8101f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8101f04:	2008      	movs	r0, #8
 8101f06:	f000 fc9f 	bl	8102848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8101f0a:	bf00      	nop
 8101f0c:	bd80      	pop	{r7, pc}

08101f0e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8101f0e:	b480      	push	{r7}
 8101f10:	af00      	add	r7, sp, #0
  return 1;
 8101f12:	2301      	movs	r3, #1
}
 8101f14:	4618      	mov	r0, r3
 8101f16:	46bd      	mov	sp, r7
 8101f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f1c:	4770      	bx	lr

08101f1e <_kill>:

int _kill(int pid, int sig)
{
 8101f1e:	b580      	push	{r7, lr}
 8101f20:	b082      	sub	sp, #8
 8101f22:	af00      	add	r7, sp, #0
 8101f24:	6078      	str	r0, [r7, #4]
 8101f26:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8101f28:	f005 fe1e 	bl	8107b68 <__errno>
 8101f2c:	4603      	mov	r3, r0
 8101f2e:	2216      	movs	r2, #22
 8101f30:	601a      	str	r2, [r3, #0]
  return -1;
 8101f32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101f36:	4618      	mov	r0, r3
 8101f38:	3708      	adds	r7, #8
 8101f3a:	46bd      	mov	sp, r7
 8101f3c:	bd80      	pop	{r7, pc}

08101f3e <_exit>:

void _exit (int status)
{
 8101f3e:	b580      	push	{r7, lr}
 8101f40:	b082      	sub	sp, #8
 8101f42:	af00      	add	r7, sp, #0
 8101f44:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8101f46:	f04f 31ff 	mov.w	r1, #4294967295
 8101f4a:	6878      	ldr	r0, [r7, #4]
 8101f4c:	f7ff ffe7 	bl	8101f1e <_kill>
  while (1) {}    /* Make sure we hang here */
 8101f50:	e7fe      	b.n	8101f50 <_exit+0x12>

08101f52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8101f52:	b580      	push	{r7, lr}
 8101f54:	b086      	sub	sp, #24
 8101f56:	af00      	add	r7, sp, #0
 8101f58:	60f8      	str	r0, [r7, #12]
 8101f5a:	60b9      	str	r1, [r7, #8]
 8101f5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  len = 1;
 8101f5e:	2301      	movs	r3, #1
 8101f60:	607b      	str	r3, [r7, #4]

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101f62:	2300      	movs	r3, #0
 8101f64:	617b      	str	r3, [r7, #20]
 8101f66:	e00a      	b.n	8101f7e <_read+0x2c>
  {
    *ptr++ = __io_getchar();
 8101f68:	f7ff fe7e 	bl	8101c68 <__io_getchar>
 8101f6c:	4601      	mov	r1, r0
 8101f6e:	68bb      	ldr	r3, [r7, #8]
 8101f70:	1c5a      	adds	r2, r3, #1
 8101f72:	60ba      	str	r2, [r7, #8]
 8101f74:	b2ca      	uxtb	r2, r1
 8101f76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101f78:	697b      	ldr	r3, [r7, #20]
 8101f7a:	3301      	adds	r3, #1
 8101f7c:	617b      	str	r3, [r7, #20]
 8101f7e:	697a      	ldr	r2, [r7, #20]
 8101f80:	687b      	ldr	r3, [r7, #4]
 8101f82:	429a      	cmp	r2, r3
 8101f84:	dbf0      	blt.n	8101f68 <_read+0x16>
  }

  return len;
 8101f86:	687b      	ldr	r3, [r7, #4]
}
 8101f88:	4618      	mov	r0, r3
 8101f8a:	3718      	adds	r7, #24
 8101f8c:	46bd      	mov	sp, r7
 8101f8e:	bd80      	pop	{r7, pc}

08101f90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8101f90:	b580      	push	{r7, lr}
 8101f92:	b086      	sub	sp, #24
 8101f94:	af00      	add	r7, sp, #0
 8101f96:	60f8      	str	r0, [r7, #12]
 8101f98:	60b9      	str	r1, [r7, #8]
 8101f9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101f9c:	2300      	movs	r3, #0
 8101f9e:	617b      	str	r3, [r7, #20]
 8101fa0:	e009      	b.n	8101fb6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8101fa2:	68bb      	ldr	r3, [r7, #8]
 8101fa4:	1c5a      	adds	r2, r3, #1
 8101fa6:	60ba      	str	r2, [r7, #8]
 8101fa8:	781b      	ldrb	r3, [r3, #0]
 8101faa:	4618      	mov	r0, r3
 8101fac:	f7ff fe4a 	bl	8101c44 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101fb0:	697b      	ldr	r3, [r7, #20]
 8101fb2:	3301      	adds	r3, #1
 8101fb4:	617b      	str	r3, [r7, #20]
 8101fb6:	697a      	ldr	r2, [r7, #20]
 8101fb8:	687b      	ldr	r3, [r7, #4]
 8101fba:	429a      	cmp	r2, r3
 8101fbc:	dbf1      	blt.n	8101fa2 <_write+0x12>
  }
  return len;
 8101fbe:	687b      	ldr	r3, [r7, #4]
}
 8101fc0:	4618      	mov	r0, r3
 8101fc2:	3718      	adds	r7, #24
 8101fc4:	46bd      	mov	sp, r7
 8101fc6:	bd80      	pop	{r7, pc}

08101fc8 <_close>:

int _close(int file)
{
 8101fc8:	b480      	push	{r7}
 8101fca:	b083      	sub	sp, #12
 8101fcc:	af00      	add	r7, sp, #0
 8101fce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8101fd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101fd4:	4618      	mov	r0, r3
 8101fd6:	370c      	adds	r7, #12
 8101fd8:	46bd      	mov	sp, r7
 8101fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101fde:	4770      	bx	lr

08101fe0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8101fe0:	b480      	push	{r7}
 8101fe2:	b083      	sub	sp, #12
 8101fe4:	af00      	add	r7, sp, #0
 8101fe6:	6078      	str	r0, [r7, #4]
 8101fe8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8101fea:	683b      	ldr	r3, [r7, #0]
 8101fec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8101ff0:	605a      	str	r2, [r3, #4]
  return 0;
 8101ff2:	2300      	movs	r3, #0
}
 8101ff4:	4618      	mov	r0, r3
 8101ff6:	370c      	adds	r7, #12
 8101ff8:	46bd      	mov	sp, r7
 8101ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ffe:	4770      	bx	lr

08102000 <_isatty>:

int _isatty(int file)
{
 8102000:	b480      	push	{r7}
 8102002:	b083      	sub	sp, #12
 8102004:	af00      	add	r7, sp, #0
 8102006:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8102008:	2301      	movs	r3, #1
}
 810200a:	4618      	mov	r0, r3
 810200c:	370c      	adds	r7, #12
 810200e:	46bd      	mov	sp, r7
 8102010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102014:	4770      	bx	lr

08102016 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8102016:	b480      	push	{r7}
 8102018:	b085      	sub	sp, #20
 810201a:	af00      	add	r7, sp, #0
 810201c:	60f8      	str	r0, [r7, #12]
 810201e:	60b9      	str	r1, [r7, #8]
 8102020:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8102022:	2300      	movs	r3, #0
}
 8102024:	4618      	mov	r0, r3
 8102026:	3714      	adds	r7, #20
 8102028:	46bd      	mov	sp, r7
 810202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810202e:	4770      	bx	lr

08102030 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8102030:	b580      	push	{r7, lr}
 8102032:	b086      	sub	sp, #24
 8102034:	af00      	add	r7, sp, #0
 8102036:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8102038:	4a14      	ldr	r2, [pc, #80]	; (810208c <_sbrk+0x5c>)
 810203a:	4b15      	ldr	r3, [pc, #84]	; (8102090 <_sbrk+0x60>)
 810203c:	1ad3      	subs	r3, r2, r3
 810203e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8102040:	697b      	ldr	r3, [r7, #20]
 8102042:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8102044:	4b13      	ldr	r3, [pc, #76]	; (8102094 <_sbrk+0x64>)
 8102046:	681b      	ldr	r3, [r3, #0]
 8102048:	2b00      	cmp	r3, #0
 810204a:	d102      	bne.n	8102052 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 810204c:	4b11      	ldr	r3, [pc, #68]	; (8102094 <_sbrk+0x64>)
 810204e:	4a12      	ldr	r2, [pc, #72]	; (8102098 <_sbrk+0x68>)
 8102050:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8102052:	4b10      	ldr	r3, [pc, #64]	; (8102094 <_sbrk+0x64>)
 8102054:	681a      	ldr	r2, [r3, #0]
 8102056:	687b      	ldr	r3, [r7, #4]
 8102058:	4413      	add	r3, r2
 810205a:	693a      	ldr	r2, [r7, #16]
 810205c:	429a      	cmp	r2, r3
 810205e:	d207      	bcs.n	8102070 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8102060:	f005 fd82 	bl	8107b68 <__errno>
 8102064:	4603      	mov	r3, r0
 8102066:	220c      	movs	r2, #12
 8102068:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 810206a:	f04f 33ff 	mov.w	r3, #4294967295
 810206e:	e009      	b.n	8102084 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8102070:	4b08      	ldr	r3, [pc, #32]	; (8102094 <_sbrk+0x64>)
 8102072:	681b      	ldr	r3, [r3, #0]
 8102074:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8102076:	4b07      	ldr	r3, [pc, #28]	; (8102094 <_sbrk+0x64>)
 8102078:	681a      	ldr	r2, [r3, #0]
 810207a:	687b      	ldr	r3, [r7, #4]
 810207c:	4413      	add	r3, r2
 810207e:	4a05      	ldr	r2, [pc, #20]	; (8102094 <_sbrk+0x64>)
 8102080:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8102082:	68fb      	ldr	r3, [r7, #12]
}
 8102084:	4618      	mov	r0, r3
 8102086:	3718      	adds	r7, #24
 8102088:	46bd      	mov	sp, r7
 810208a:	bd80      	pop	{r7, pc}
 810208c:	10048000 	.word	0x10048000
 8102090:	00000400 	.word	0x00000400
 8102094:	100002f0 	.word	0x100002f0
 8102098:	10000448 	.word	0x10000448

0810209c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 810209c:	f8df d034 	ldr.w	sp, [pc, #52]	; 81020d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81020a0:	f7ff f82e 	bl	8101100 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81020a4:	480c      	ldr	r0, [pc, #48]	; (81020d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81020a6:	490d      	ldr	r1, [pc, #52]	; (81020dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81020a8:	4a0d      	ldr	r2, [pc, #52]	; (81020e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81020aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81020ac:	e002      	b.n	81020b4 <LoopCopyDataInit>

081020ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81020ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81020b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81020b2:	3304      	adds	r3, #4

081020b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81020b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81020b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81020b8:	d3f9      	bcc.n	81020ae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81020ba:	4a0a      	ldr	r2, [pc, #40]	; (81020e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81020bc:	4c0a      	ldr	r4, [pc, #40]	; (81020e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 81020be:	2300      	movs	r3, #0
  b LoopFillZerobss
 81020c0:	e001      	b.n	81020c6 <LoopFillZerobss>

081020c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81020c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81020c4:	3204      	adds	r2, #4

081020c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81020c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81020c8:	d3fb      	bcc.n	81020c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81020ca:	f005 fd53 	bl	8107b74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81020ce:	f7ff fbf9 	bl	81018c4 <main>
  bx  lr
 81020d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81020d4:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81020d8:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81020dc:	100001e8 	.word	0x100001e8
  ldr r2, =_sidata
 81020e0:	0810bc98 	.word	0x0810bc98
  ldr r2, =_sbss
 81020e4:	100001e8 	.word	0x100001e8
  ldr r4, =_ebss
 81020e8:	10000444 	.word	0x10000444

081020ec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81020ec:	e7fe      	b.n	81020ec <ADC3_IRQHandler>
	...

081020f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81020f0:	b580      	push	{r7, lr}
 81020f2:	b082      	sub	sp, #8
 81020f4:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81020f6:	4b28      	ldr	r3, [pc, #160]	; (8102198 <HAL_Init+0xa8>)
 81020f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81020fc:	4a26      	ldr	r2, [pc, #152]	; (8102198 <HAL_Init+0xa8>)
 81020fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8102102:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8102106:	4b24      	ldr	r3, [pc, #144]	; (8102198 <HAL_Init+0xa8>)
 8102108:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810210c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102110:	603b      	str	r3, [r7, #0]
 8102112:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102114:	4b21      	ldr	r3, [pc, #132]	; (810219c <HAL_Init+0xac>)
 8102116:	681b      	ldr	r3, [r3, #0]
 8102118:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 810211c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102120:	4a1e      	ldr	r2, [pc, #120]	; (810219c <HAL_Init+0xac>)
 8102122:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8102126:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8102128:	4b1c      	ldr	r3, [pc, #112]	; (810219c <HAL_Init+0xac>)
 810212a:	681b      	ldr	r3, [r3, #0]
 810212c:	4a1b      	ldr	r2, [pc, #108]	; (810219c <HAL_Init+0xac>)
 810212e:	f043 0301 	orr.w	r3, r3, #1
 8102132:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8102134:	2003      	movs	r0, #3
 8102136:	f000 f983 	bl	8102440 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810213a:	f001 f9f7 	bl	810352c <HAL_RCC_GetSysClockFreq>
 810213e:	4602      	mov	r2, r0
 8102140:	4b15      	ldr	r3, [pc, #84]	; (8102198 <HAL_Init+0xa8>)
 8102142:	699b      	ldr	r3, [r3, #24]
 8102144:	0a1b      	lsrs	r3, r3, #8
 8102146:	f003 030f 	and.w	r3, r3, #15
 810214a:	4915      	ldr	r1, [pc, #84]	; (81021a0 <HAL_Init+0xb0>)
 810214c:	5ccb      	ldrb	r3, [r1, r3]
 810214e:	f003 031f 	and.w	r3, r3, #31
 8102152:	fa22 f303 	lsr.w	r3, r2, r3
 8102156:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102158:	4b0f      	ldr	r3, [pc, #60]	; (8102198 <HAL_Init+0xa8>)
 810215a:	699b      	ldr	r3, [r3, #24]
 810215c:	f003 030f 	and.w	r3, r3, #15
 8102160:	4a0f      	ldr	r2, [pc, #60]	; (81021a0 <HAL_Init+0xb0>)
 8102162:	5cd3      	ldrb	r3, [r2, r3]
 8102164:	f003 031f 	and.w	r3, r3, #31
 8102168:	687a      	ldr	r2, [r7, #4]
 810216a:	fa22 f303 	lsr.w	r3, r2, r3
 810216e:	4a0d      	ldr	r2, [pc, #52]	; (81021a4 <HAL_Init+0xb4>)
 8102170:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102172:	4b0c      	ldr	r3, [pc, #48]	; (81021a4 <HAL_Init+0xb4>)
 8102174:	681b      	ldr	r3, [r3, #0]
 8102176:	4a0c      	ldr	r2, [pc, #48]	; (81021a8 <HAL_Init+0xb8>)
 8102178:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810217a:	2000      	movs	r0, #0
 810217c:	f000 f816 	bl	81021ac <HAL_InitTick>
 8102180:	4603      	mov	r3, r0
 8102182:	2b00      	cmp	r3, #0
 8102184:	d001      	beq.n	810218a <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8102186:	2301      	movs	r3, #1
 8102188:	e002      	b.n	8102190 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810218a:	f7ff fda3 	bl	8101cd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810218e:	2300      	movs	r3, #0
}
 8102190:	4618      	mov	r0, r3
 8102192:	3708      	adds	r7, #8
 8102194:	46bd      	mov	sp, r7
 8102196:	bd80      	pop	{r7, pc}
 8102198:	58024400 	.word	0x58024400
 810219c:	40024400 	.word	0x40024400
 81021a0:	0810b824 	.word	0x0810b824
 81021a4:	10000004 	.word	0x10000004
 81021a8:	10000000 	.word	0x10000000

081021ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81021ac:	b580      	push	{r7, lr}
 81021ae:	b082      	sub	sp, #8
 81021b0:	af00      	add	r7, sp, #0
 81021b2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81021b4:	4b15      	ldr	r3, [pc, #84]	; (810220c <HAL_InitTick+0x60>)
 81021b6:	781b      	ldrb	r3, [r3, #0]
 81021b8:	2b00      	cmp	r3, #0
 81021ba:	d101      	bne.n	81021c0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81021bc:	2301      	movs	r3, #1
 81021be:	e021      	b.n	8102204 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81021c0:	4b13      	ldr	r3, [pc, #76]	; (8102210 <HAL_InitTick+0x64>)
 81021c2:	681a      	ldr	r2, [r3, #0]
 81021c4:	4b11      	ldr	r3, [pc, #68]	; (810220c <HAL_InitTick+0x60>)
 81021c6:	781b      	ldrb	r3, [r3, #0]
 81021c8:	4619      	mov	r1, r3
 81021ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81021ce:	fbb3 f3f1 	udiv	r3, r3, r1
 81021d2:	fbb2 f3f3 	udiv	r3, r2, r3
 81021d6:	4618      	mov	r0, r3
 81021d8:	f000 f965 	bl	81024a6 <HAL_SYSTICK_Config>
 81021dc:	4603      	mov	r3, r0
 81021de:	2b00      	cmp	r3, #0
 81021e0:	d001      	beq.n	81021e6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81021e2:	2301      	movs	r3, #1
 81021e4:	e00e      	b.n	8102204 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81021e6:	687b      	ldr	r3, [r7, #4]
 81021e8:	2b0f      	cmp	r3, #15
 81021ea:	d80a      	bhi.n	8102202 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81021ec:	2200      	movs	r2, #0
 81021ee:	6879      	ldr	r1, [r7, #4]
 81021f0:	f04f 30ff 	mov.w	r0, #4294967295
 81021f4:	f000 f92f 	bl	8102456 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81021f8:	4a06      	ldr	r2, [pc, #24]	; (8102214 <HAL_InitTick+0x68>)
 81021fa:	687b      	ldr	r3, [r7, #4]
 81021fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81021fe:	2300      	movs	r3, #0
 8102200:	e000      	b.n	8102204 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8102202:	2301      	movs	r3, #1
}
 8102204:	4618      	mov	r0, r3
 8102206:	3708      	adds	r7, #8
 8102208:	46bd      	mov	sp, r7
 810220a:	bd80      	pop	{r7, pc}
 810220c:	1000001c 	.word	0x1000001c
 8102210:	10000000 	.word	0x10000000
 8102214:	10000018 	.word	0x10000018

08102218 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8102218:	b480      	push	{r7}
 810221a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 810221c:	4b06      	ldr	r3, [pc, #24]	; (8102238 <HAL_IncTick+0x20>)
 810221e:	781b      	ldrb	r3, [r3, #0]
 8102220:	461a      	mov	r2, r3
 8102222:	4b06      	ldr	r3, [pc, #24]	; (810223c <HAL_IncTick+0x24>)
 8102224:	681b      	ldr	r3, [r3, #0]
 8102226:	4413      	add	r3, r2
 8102228:	4a04      	ldr	r2, [pc, #16]	; (810223c <HAL_IncTick+0x24>)
 810222a:	6013      	str	r3, [r2, #0]
}
 810222c:	bf00      	nop
 810222e:	46bd      	mov	sp, r7
 8102230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102234:	4770      	bx	lr
 8102236:	bf00      	nop
 8102238:	1000001c 	.word	0x1000001c
 810223c:	100002f4 	.word	0x100002f4

08102240 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102240:	b480      	push	{r7}
 8102242:	af00      	add	r7, sp, #0
  return uwTick;
 8102244:	4b03      	ldr	r3, [pc, #12]	; (8102254 <HAL_GetTick+0x14>)
 8102246:	681b      	ldr	r3, [r3, #0]
}
 8102248:	4618      	mov	r0, r3
 810224a:	46bd      	mov	sp, r7
 810224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102250:	4770      	bx	lr
 8102252:	bf00      	nop
 8102254:	100002f4 	.word	0x100002f4

08102258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102258:	b580      	push	{r7, lr}
 810225a:	b084      	sub	sp, #16
 810225c:	af00      	add	r7, sp, #0
 810225e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8102260:	f7ff ffee 	bl	8102240 <HAL_GetTick>
 8102264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8102266:	687b      	ldr	r3, [r7, #4]
 8102268:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 810226a:	68fb      	ldr	r3, [r7, #12]
 810226c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102270:	d005      	beq.n	810227e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8102272:	4b0a      	ldr	r3, [pc, #40]	; (810229c <HAL_Delay+0x44>)
 8102274:	781b      	ldrb	r3, [r3, #0]
 8102276:	461a      	mov	r2, r3
 8102278:	68fb      	ldr	r3, [r7, #12]
 810227a:	4413      	add	r3, r2
 810227c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 810227e:	bf00      	nop
 8102280:	f7ff ffde 	bl	8102240 <HAL_GetTick>
 8102284:	4602      	mov	r2, r0
 8102286:	68bb      	ldr	r3, [r7, #8]
 8102288:	1ad3      	subs	r3, r2, r3
 810228a:	68fa      	ldr	r2, [r7, #12]
 810228c:	429a      	cmp	r2, r3
 810228e:	d8f7      	bhi.n	8102280 <HAL_Delay+0x28>
  {
  }
}
 8102290:	bf00      	nop
 8102292:	bf00      	nop
 8102294:	3710      	adds	r7, #16
 8102296:	46bd      	mov	sp, r7
 8102298:	bd80      	pop	{r7, pc}
 810229a:	bf00      	nop
 810229c:	1000001c 	.word	0x1000001c

081022a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81022a0:	b480      	push	{r7}
 81022a2:	b085      	sub	sp, #20
 81022a4:	af00      	add	r7, sp, #0
 81022a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81022a8:	687b      	ldr	r3, [r7, #4]
 81022aa:	f003 0307 	and.w	r3, r3, #7
 81022ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81022b0:	4b0c      	ldr	r3, [pc, #48]	; (81022e4 <__NVIC_SetPriorityGrouping+0x44>)
 81022b2:	68db      	ldr	r3, [r3, #12]
 81022b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81022b6:	68ba      	ldr	r2, [r7, #8]
 81022b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 81022bc:	4013      	ands	r3, r2
 81022be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81022c0:	68fb      	ldr	r3, [r7, #12]
 81022c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81022c4:	68bb      	ldr	r3, [r7, #8]
 81022c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81022c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81022cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81022d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81022d2:	4a04      	ldr	r2, [pc, #16]	; (81022e4 <__NVIC_SetPriorityGrouping+0x44>)
 81022d4:	68bb      	ldr	r3, [r7, #8]
 81022d6:	60d3      	str	r3, [r2, #12]
}
 81022d8:	bf00      	nop
 81022da:	3714      	adds	r7, #20
 81022dc:	46bd      	mov	sp, r7
 81022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022e2:	4770      	bx	lr
 81022e4:	e000ed00 	.word	0xe000ed00

081022e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81022e8:	b480      	push	{r7}
 81022ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81022ec:	4b04      	ldr	r3, [pc, #16]	; (8102300 <__NVIC_GetPriorityGrouping+0x18>)
 81022ee:	68db      	ldr	r3, [r3, #12]
 81022f0:	0a1b      	lsrs	r3, r3, #8
 81022f2:	f003 0307 	and.w	r3, r3, #7
}
 81022f6:	4618      	mov	r0, r3
 81022f8:	46bd      	mov	sp, r7
 81022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022fe:	4770      	bx	lr
 8102300:	e000ed00 	.word	0xe000ed00

08102304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102304:	b480      	push	{r7}
 8102306:	b083      	sub	sp, #12
 8102308:	af00      	add	r7, sp, #0
 810230a:	4603      	mov	r3, r0
 810230c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810230e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102312:	2b00      	cmp	r3, #0
 8102314:	db0b      	blt.n	810232e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8102316:	88fb      	ldrh	r3, [r7, #6]
 8102318:	f003 021f 	and.w	r2, r3, #31
 810231c:	4907      	ldr	r1, [pc, #28]	; (810233c <__NVIC_EnableIRQ+0x38>)
 810231e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102322:	095b      	lsrs	r3, r3, #5
 8102324:	2001      	movs	r0, #1
 8102326:	fa00 f202 	lsl.w	r2, r0, r2
 810232a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 810232e:	bf00      	nop
 8102330:	370c      	adds	r7, #12
 8102332:	46bd      	mov	sp, r7
 8102334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102338:	4770      	bx	lr
 810233a:	bf00      	nop
 810233c:	e000e100 	.word	0xe000e100

08102340 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8102340:	b480      	push	{r7}
 8102342:	b083      	sub	sp, #12
 8102344:	af00      	add	r7, sp, #0
 8102346:	4603      	mov	r3, r0
 8102348:	6039      	str	r1, [r7, #0]
 810234a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810234c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102350:	2b00      	cmp	r3, #0
 8102352:	db0a      	blt.n	810236a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102354:	683b      	ldr	r3, [r7, #0]
 8102356:	b2da      	uxtb	r2, r3
 8102358:	490c      	ldr	r1, [pc, #48]	; (810238c <__NVIC_SetPriority+0x4c>)
 810235a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810235e:	0112      	lsls	r2, r2, #4
 8102360:	b2d2      	uxtb	r2, r2
 8102362:	440b      	add	r3, r1
 8102364:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8102368:	e00a      	b.n	8102380 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810236a:	683b      	ldr	r3, [r7, #0]
 810236c:	b2da      	uxtb	r2, r3
 810236e:	4908      	ldr	r1, [pc, #32]	; (8102390 <__NVIC_SetPriority+0x50>)
 8102370:	88fb      	ldrh	r3, [r7, #6]
 8102372:	f003 030f 	and.w	r3, r3, #15
 8102376:	3b04      	subs	r3, #4
 8102378:	0112      	lsls	r2, r2, #4
 810237a:	b2d2      	uxtb	r2, r2
 810237c:	440b      	add	r3, r1
 810237e:	761a      	strb	r2, [r3, #24]
}
 8102380:	bf00      	nop
 8102382:	370c      	adds	r7, #12
 8102384:	46bd      	mov	sp, r7
 8102386:	f85d 7b04 	ldr.w	r7, [sp], #4
 810238a:	4770      	bx	lr
 810238c:	e000e100 	.word	0xe000e100
 8102390:	e000ed00 	.word	0xe000ed00

08102394 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102394:	b480      	push	{r7}
 8102396:	b089      	sub	sp, #36	; 0x24
 8102398:	af00      	add	r7, sp, #0
 810239a:	60f8      	str	r0, [r7, #12]
 810239c:	60b9      	str	r1, [r7, #8]
 810239e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81023a0:	68fb      	ldr	r3, [r7, #12]
 81023a2:	f003 0307 	and.w	r3, r3, #7
 81023a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81023a8:	69fb      	ldr	r3, [r7, #28]
 81023aa:	f1c3 0307 	rsb	r3, r3, #7
 81023ae:	2b04      	cmp	r3, #4
 81023b0:	bf28      	it	cs
 81023b2:	2304      	movcs	r3, #4
 81023b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81023b6:	69fb      	ldr	r3, [r7, #28]
 81023b8:	3304      	adds	r3, #4
 81023ba:	2b06      	cmp	r3, #6
 81023bc:	d902      	bls.n	81023c4 <NVIC_EncodePriority+0x30>
 81023be:	69fb      	ldr	r3, [r7, #28]
 81023c0:	3b03      	subs	r3, #3
 81023c2:	e000      	b.n	81023c6 <NVIC_EncodePriority+0x32>
 81023c4:	2300      	movs	r3, #0
 81023c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81023c8:	f04f 32ff 	mov.w	r2, #4294967295
 81023cc:	69bb      	ldr	r3, [r7, #24]
 81023ce:	fa02 f303 	lsl.w	r3, r2, r3
 81023d2:	43da      	mvns	r2, r3
 81023d4:	68bb      	ldr	r3, [r7, #8]
 81023d6:	401a      	ands	r2, r3
 81023d8:	697b      	ldr	r3, [r7, #20]
 81023da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81023dc:	f04f 31ff 	mov.w	r1, #4294967295
 81023e0:	697b      	ldr	r3, [r7, #20]
 81023e2:	fa01 f303 	lsl.w	r3, r1, r3
 81023e6:	43d9      	mvns	r1, r3
 81023e8:	687b      	ldr	r3, [r7, #4]
 81023ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81023ec:	4313      	orrs	r3, r2
         );
}
 81023ee:	4618      	mov	r0, r3
 81023f0:	3724      	adds	r7, #36	; 0x24
 81023f2:	46bd      	mov	sp, r7
 81023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023f8:	4770      	bx	lr
	...

081023fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81023fc:	b580      	push	{r7, lr}
 81023fe:	b082      	sub	sp, #8
 8102400:	af00      	add	r7, sp, #0
 8102402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8102404:	687b      	ldr	r3, [r7, #4]
 8102406:	3b01      	subs	r3, #1
 8102408:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 810240c:	d301      	bcc.n	8102412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 810240e:	2301      	movs	r3, #1
 8102410:	e00f      	b.n	8102432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8102412:	4a0a      	ldr	r2, [pc, #40]	; (810243c <SysTick_Config+0x40>)
 8102414:	687b      	ldr	r3, [r7, #4]
 8102416:	3b01      	subs	r3, #1
 8102418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810241a:	210f      	movs	r1, #15
 810241c:	f04f 30ff 	mov.w	r0, #4294967295
 8102420:	f7ff ff8e 	bl	8102340 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8102424:	4b05      	ldr	r3, [pc, #20]	; (810243c <SysTick_Config+0x40>)
 8102426:	2200      	movs	r2, #0
 8102428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810242a:	4b04      	ldr	r3, [pc, #16]	; (810243c <SysTick_Config+0x40>)
 810242c:	2207      	movs	r2, #7
 810242e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8102430:	2300      	movs	r3, #0
}
 8102432:	4618      	mov	r0, r3
 8102434:	3708      	adds	r7, #8
 8102436:	46bd      	mov	sp, r7
 8102438:	bd80      	pop	{r7, pc}
 810243a:	bf00      	nop
 810243c:	e000e010 	.word	0xe000e010

08102440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102440:	b580      	push	{r7, lr}
 8102442:	b082      	sub	sp, #8
 8102444:	af00      	add	r7, sp, #0
 8102446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8102448:	6878      	ldr	r0, [r7, #4]
 810244a:	f7ff ff29 	bl	81022a0 <__NVIC_SetPriorityGrouping>
}
 810244e:	bf00      	nop
 8102450:	3708      	adds	r7, #8
 8102452:	46bd      	mov	sp, r7
 8102454:	bd80      	pop	{r7, pc}

08102456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102456:	b580      	push	{r7, lr}
 8102458:	b086      	sub	sp, #24
 810245a:	af00      	add	r7, sp, #0
 810245c:	4603      	mov	r3, r0
 810245e:	60b9      	str	r1, [r7, #8]
 8102460:	607a      	str	r2, [r7, #4]
 8102462:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102464:	f7ff ff40 	bl	81022e8 <__NVIC_GetPriorityGrouping>
 8102468:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810246a:	687a      	ldr	r2, [r7, #4]
 810246c:	68b9      	ldr	r1, [r7, #8]
 810246e:	6978      	ldr	r0, [r7, #20]
 8102470:	f7ff ff90 	bl	8102394 <NVIC_EncodePriority>
 8102474:	4602      	mov	r2, r0
 8102476:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810247a:	4611      	mov	r1, r2
 810247c:	4618      	mov	r0, r3
 810247e:	f7ff ff5f 	bl	8102340 <__NVIC_SetPriority>
}
 8102482:	bf00      	nop
 8102484:	3718      	adds	r7, #24
 8102486:	46bd      	mov	sp, r7
 8102488:	bd80      	pop	{r7, pc}

0810248a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810248a:	b580      	push	{r7, lr}
 810248c:	b082      	sub	sp, #8
 810248e:	af00      	add	r7, sp, #0
 8102490:	4603      	mov	r3, r0
 8102492:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102494:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102498:	4618      	mov	r0, r3
 810249a:	f7ff ff33 	bl	8102304 <__NVIC_EnableIRQ>
}
 810249e:	bf00      	nop
 81024a0:	3708      	adds	r7, #8
 81024a2:	46bd      	mov	sp, r7
 81024a4:	bd80      	pop	{r7, pc}

081024a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81024a6:	b580      	push	{r7, lr}
 81024a8:	b082      	sub	sp, #8
 81024aa:	af00      	add	r7, sp, #0
 81024ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81024ae:	6878      	ldr	r0, [r7, #4]
 81024b0:	f7ff ffa4 	bl	81023fc <SysTick_Config>
 81024b4:	4603      	mov	r3, r0
}
 81024b6:	4618      	mov	r0, r3
 81024b8:	3708      	adds	r7, #8
 81024ba:	46bd      	mov	sp, r7
 81024bc:	bd80      	pop	{r7, pc}
	...

081024c0 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81024c0:	b480      	push	{r7}
 81024c2:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81024c4:	4b07      	ldr	r3, [pc, #28]	; (81024e4 <HAL_GetCurrentCPUID+0x24>)
 81024c6:	681b      	ldr	r3, [r3, #0]
 81024c8:	091b      	lsrs	r3, r3, #4
 81024ca:	f003 030f 	and.w	r3, r3, #15
 81024ce:	2b07      	cmp	r3, #7
 81024d0:	d101      	bne.n	81024d6 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81024d2:	2303      	movs	r3, #3
 81024d4:	e000      	b.n	81024d8 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81024d6:	2301      	movs	r3, #1
  }
}
 81024d8:	4618      	mov	r0, r3
 81024da:	46bd      	mov	sp, r7
 81024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024e0:	4770      	bx	lr
 81024e2:	bf00      	nop
 81024e4:	e000ed00 	.word	0xe000ed00

081024e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81024e8:	b480      	push	{r7}
 81024ea:	b089      	sub	sp, #36	; 0x24
 81024ec:	af00      	add	r7, sp, #0
 81024ee:	6078      	str	r0, [r7, #4]
 81024f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81024f2:	2300      	movs	r3, #0
 81024f4:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81024f6:	4b89      	ldr	r3, [pc, #548]	; (810271c <HAL_GPIO_Init+0x234>)
 81024f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81024fa:	e194      	b.n	8102826 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81024fc:	683b      	ldr	r3, [r7, #0]
 81024fe:	681a      	ldr	r2, [r3, #0]
 8102500:	2101      	movs	r1, #1
 8102502:	69fb      	ldr	r3, [r7, #28]
 8102504:	fa01 f303 	lsl.w	r3, r1, r3
 8102508:	4013      	ands	r3, r2
 810250a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 810250c:	693b      	ldr	r3, [r7, #16]
 810250e:	2b00      	cmp	r3, #0
 8102510:	f000 8186 	beq.w	8102820 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8102514:	683b      	ldr	r3, [r7, #0]
 8102516:	685b      	ldr	r3, [r3, #4]
 8102518:	f003 0303 	and.w	r3, r3, #3
 810251c:	2b01      	cmp	r3, #1
 810251e:	d005      	beq.n	810252c <HAL_GPIO_Init+0x44>
 8102520:	683b      	ldr	r3, [r7, #0]
 8102522:	685b      	ldr	r3, [r3, #4]
 8102524:	f003 0303 	and.w	r3, r3, #3
 8102528:	2b02      	cmp	r3, #2
 810252a:	d130      	bne.n	810258e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 810252c:	687b      	ldr	r3, [r7, #4]
 810252e:	689b      	ldr	r3, [r3, #8]
 8102530:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8102532:	69fb      	ldr	r3, [r7, #28]
 8102534:	005b      	lsls	r3, r3, #1
 8102536:	2203      	movs	r2, #3
 8102538:	fa02 f303 	lsl.w	r3, r2, r3
 810253c:	43db      	mvns	r3, r3
 810253e:	69ba      	ldr	r2, [r7, #24]
 8102540:	4013      	ands	r3, r2
 8102542:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8102544:	683b      	ldr	r3, [r7, #0]
 8102546:	68da      	ldr	r2, [r3, #12]
 8102548:	69fb      	ldr	r3, [r7, #28]
 810254a:	005b      	lsls	r3, r3, #1
 810254c:	fa02 f303 	lsl.w	r3, r2, r3
 8102550:	69ba      	ldr	r2, [r7, #24]
 8102552:	4313      	orrs	r3, r2
 8102554:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8102556:	687b      	ldr	r3, [r7, #4]
 8102558:	69ba      	ldr	r2, [r7, #24]
 810255a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 810255c:	687b      	ldr	r3, [r7, #4]
 810255e:	685b      	ldr	r3, [r3, #4]
 8102560:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8102562:	2201      	movs	r2, #1
 8102564:	69fb      	ldr	r3, [r7, #28]
 8102566:	fa02 f303 	lsl.w	r3, r2, r3
 810256a:	43db      	mvns	r3, r3
 810256c:	69ba      	ldr	r2, [r7, #24]
 810256e:	4013      	ands	r3, r2
 8102570:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8102572:	683b      	ldr	r3, [r7, #0]
 8102574:	685b      	ldr	r3, [r3, #4]
 8102576:	091b      	lsrs	r3, r3, #4
 8102578:	f003 0201 	and.w	r2, r3, #1
 810257c:	69fb      	ldr	r3, [r7, #28]
 810257e:	fa02 f303 	lsl.w	r3, r2, r3
 8102582:	69ba      	ldr	r2, [r7, #24]
 8102584:	4313      	orrs	r3, r2
 8102586:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8102588:	687b      	ldr	r3, [r7, #4]
 810258a:	69ba      	ldr	r2, [r7, #24]
 810258c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810258e:	683b      	ldr	r3, [r7, #0]
 8102590:	685b      	ldr	r3, [r3, #4]
 8102592:	f003 0303 	and.w	r3, r3, #3
 8102596:	2b03      	cmp	r3, #3
 8102598:	d017      	beq.n	81025ca <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 810259a:	687b      	ldr	r3, [r7, #4]
 810259c:	68db      	ldr	r3, [r3, #12]
 810259e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81025a0:	69fb      	ldr	r3, [r7, #28]
 81025a2:	005b      	lsls	r3, r3, #1
 81025a4:	2203      	movs	r2, #3
 81025a6:	fa02 f303 	lsl.w	r3, r2, r3
 81025aa:	43db      	mvns	r3, r3
 81025ac:	69ba      	ldr	r2, [r7, #24]
 81025ae:	4013      	ands	r3, r2
 81025b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81025b2:	683b      	ldr	r3, [r7, #0]
 81025b4:	689a      	ldr	r2, [r3, #8]
 81025b6:	69fb      	ldr	r3, [r7, #28]
 81025b8:	005b      	lsls	r3, r3, #1
 81025ba:	fa02 f303 	lsl.w	r3, r2, r3
 81025be:	69ba      	ldr	r2, [r7, #24]
 81025c0:	4313      	orrs	r3, r2
 81025c2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81025c4:	687b      	ldr	r3, [r7, #4]
 81025c6:	69ba      	ldr	r2, [r7, #24]
 81025c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81025ca:	683b      	ldr	r3, [r7, #0]
 81025cc:	685b      	ldr	r3, [r3, #4]
 81025ce:	f003 0303 	and.w	r3, r3, #3
 81025d2:	2b02      	cmp	r3, #2
 81025d4:	d123      	bne.n	810261e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81025d6:	69fb      	ldr	r3, [r7, #28]
 81025d8:	08da      	lsrs	r2, r3, #3
 81025da:	687b      	ldr	r3, [r7, #4]
 81025dc:	3208      	adds	r2, #8
 81025de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81025e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81025e4:	69fb      	ldr	r3, [r7, #28]
 81025e6:	f003 0307 	and.w	r3, r3, #7
 81025ea:	009b      	lsls	r3, r3, #2
 81025ec:	220f      	movs	r2, #15
 81025ee:	fa02 f303 	lsl.w	r3, r2, r3
 81025f2:	43db      	mvns	r3, r3
 81025f4:	69ba      	ldr	r2, [r7, #24]
 81025f6:	4013      	ands	r3, r2
 81025f8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81025fa:	683b      	ldr	r3, [r7, #0]
 81025fc:	691a      	ldr	r2, [r3, #16]
 81025fe:	69fb      	ldr	r3, [r7, #28]
 8102600:	f003 0307 	and.w	r3, r3, #7
 8102604:	009b      	lsls	r3, r3, #2
 8102606:	fa02 f303 	lsl.w	r3, r2, r3
 810260a:	69ba      	ldr	r2, [r7, #24]
 810260c:	4313      	orrs	r3, r2
 810260e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102610:	69fb      	ldr	r3, [r7, #28]
 8102612:	08da      	lsrs	r2, r3, #3
 8102614:	687b      	ldr	r3, [r7, #4]
 8102616:	3208      	adds	r2, #8
 8102618:	69b9      	ldr	r1, [r7, #24]
 810261a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810261e:	687b      	ldr	r3, [r7, #4]
 8102620:	681b      	ldr	r3, [r3, #0]
 8102622:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8102624:	69fb      	ldr	r3, [r7, #28]
 8102626:	005b      	lsls	r3, r3, #1
 8102628:	2203      	movs	r2, #3
 810262a:	fa02 f303 	lsl.w	r3, r2, r3
 810262e:	43db      	mvns	r3, r3
 8102630:	69ba      	ldr	r2, [r7, #24]
 8102632:	4013      	ands	r3, r2
 8102634:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8102636:	683b      	ldr	r3, [r7, #0]
 8102638:	685b      	ldr	r3, [r3, #4]
 810263a:	f003 0203 	and.w	r2, r3, #3
 810263e:	69fb      	ldr	r3, [r7, #28]
 8102640:	005b      	lsls	r3, r3, #1
 8102642:	fa02 f303 	lsl.w	r3, r2, r3
 8102646:	69ba      	ldr	r2, [r7, #24]
 8102648:	4313      	orrs	r3, r2
 810264a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 810264c:	687b      	ldr	r3, [r7, #4]
 810264e:	69ba      	ldr	r2, [r7, #24]
 8102650:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8102652:	683b      	ldr	r3, [r7, #0]
 8102654:	685b      	ldr	r3, [r3, #4]
 8102656:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810265a:	2b00      	cmp	r3, #0
 810265c:	f000 80e0 	beq.w	8102820 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102660:	4b2f      	ldr	r3, [pc, #188]	; (8102720 <HAL_GPIO_Init+0x238>)
 8102662:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102666:	4a2e      	ldr	r2, [pc, #184]	; (8102720 <HAL_GPIO_Init+0x238>)
 8102668:	f043 0302 	orr.w	r3, r3, #2
 810266c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8102670:	4b2b      	ldr	r3, [pc, #172]	; (8102720 <HAL_GPIO_Init+0x238>)
 8102672:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102676:	f003 0302 	and.w	r3, r3, #2
 810267a:	60fb      	str	r3, [r7, #12]
 810267c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810267e:	4a29      	ldr	r2, [pc, #164]	; (8102724 <HAL_GPIO_Init+0x23c>)
 8102680:	69fb      	ldr	r3, [r7, #28]
 8102682:	089b      	lsrs	r3, r3, #2
 8102684:	3302      	adds	r3, #2
 8102686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810268a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 810268c:	69fb      	ldr	r3, [r7, #28]
 810268e:	f003 0303 	and.w	r3, r3, #3
 8102692:	009b      	lsls	r3, r3, #2
 8102694:	220f      	movs	r2, #15
 8102696:	fa02 f303 	lsl.w	r3, r2, r3
 810269a:	43db      	mvns	r3, r3
 810269c:	69ba      	ldr	r2, [r7, #24]
 810269e:	4013      	ands	r3, r2
 81026a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81026a2:	687b      	ldr	r3, [r7, #4]
 81026a4:	4a20      	ldr	r2, [pc, #128]	; (8102728 <HAL_GPIO_Init+0x240>)
 81026a6:	4293      	cmp	r3, r2
 81026a8:	d052      	beq.n	8102750 <HAL_GPIO_Init+0x268>
 81026aa:	687b      	ldr	r3, [r7, #4]
 81026ac:	4a1f      	ldr	r2, [pc, #124]	; (810272c <HAL_GPIO_Init+0x244>)
 81026ae:	4293      	cmp	r3, r2
 81026b0:	d031      	beq.n	8102716 <HAL_GPIO_Init+0x22e>
 81026b2:	687b      	ldr	r3, [r7, #4]
 81026b4:	4a1e      	ldr	r2, [pc, #120]	; (8102730 <HAL_GPIO_Init+0x248>)
 81026b6:	4293      	cmp	r3, r2
 81026b8:	d02b      	beq.n	8102712 <HAL_GPIO_Init+0x22a>
 81026ba:	687b      	ldr	r3, [r7, #4]
 81026bc:	4a1d      	ldr	r2, [pc, #116]	; (8102734 <HAL_GPIO_Init+0x24c>)
 81026be:	4293      	cmp	r3, r2
 81026c0:	d025      	beq.n	810270e <HAL_GPIO_Init+0x226>
 81026c2:	687b      	ldr	r3, [r7, #4]
 81026c4:	4a1c      	ldr	r2, [pc, #112]	; (8102738 <HAL_GPIO_Init+0x250>)
 81026c6:	4293      	cmp	r3, r2
 81026c8:	d01f      	beq.n	810270a <HAL_GPIO_Init+0x222>
 81026ca:	687b      	ldr	r3, [r7, #4]
 81026cc:	4a1b      	ldr	r2, [pc, #108]	; (810273c <HAL_GPIO_Init+0x254>)
 81026ce:	4293      	cmp	r3, r2
 81026d0:	d019      	beq.n	8102706 <HAL_GPIO_Init+0x21e>
 81026d2:	687b      	ldr	r3, [r7, #4]
 81026d4:	4a1a      	ldr	r2, [pc, #104]	; (8102740 <HAL_GPIO_Init+0x258>)
 81026d6:	4293      	cmp	r3, r2
 81026d8:	d013      	beq.n	8102702 <HAL_GPIO_Init+0x21a>
 81026da:	687b      	ldr	r3, [r7, #4]
 81026dc:	4a19      	ldr	r2, [pc, #100]	; (8102744 <HAL_GPIO_Init+0x25c>)
 81026de:	4293      	cmp	r3, r2
 81026e0:	d00d      	beq.n	81026fe <HAL_GPIO_Init+0x216>
 81026e2:	687b      	ldr	r3, [r7, #4]
 81026e4:	4a18      	ldr	r2, [pc, #96]	; (8102748 <HAL_GPIO_Init+0x260>)
 81026e6:	4293      	cmp	r3, r2
 81026e8:	d007      	beq.n	81026fa <HAL_GPIO_Init+0x212>
 81026ea:	687b      	ldr	r3, [r7, #4]
 81026ec:	4a17      	ldr	r2, [pc, #92]	; (810274c <HAL_GPIO_Init+0x264>)
 81026ee:	4293      	cmp	r3, r2
 81026f0:	d101      	bne.n	81026f6 <HAL_GPIO_Init+0x20e>
 81026f2:	2309      	movs	r3, #9
 81026f4:	e02d      	b.n	8102752 <HAL_GPIO_Init+0x26a>
 81026f6:	230a      	movs	r3, #10
 81026f8:	e02b      	b.n	8102752 <HAL_GPIO_Init+0x26a>
 81026fa:	2308      	movs	r3, #8
 81026fc:	e029      	b.n	8102752 <HAL_GPIO_Init+0x26a>
 81026fe:	2307      	movs	r3, #7
 8102700:	e027      	b.n	8102752 <HAL_GPIO_Init+0x26a>
 8102702:	2306      	movs	r3, #6
 8102704:	e025      	b.n	8102752 <HAL_GPIO_Init+0x26a>
 8102706:	2305      	movs	r3, #5
 8102708:	e023      	b.n	8102752 <HAL_GPIO_Init+0x26a>
 810270a:	2304      	movs	r3, #4
 810270c:	e021      	b.n	8102752 <HAL_GPIO_Init+0x26a>
 810270e:	2303      	movs	r3, #3
 8102710:	e01f      	b.n	8102752 <HAL_GPIO_Init+0x26a>
 8102712:	2302      	movs	r3, #2
 8102714:	e01d      	b.n	8102752 <HAL_GPIO_Init+0x26a>
 8102716:	2301      	movs	r3, #1
 8102718:	e01b      	b.n	8102752 <HAL_GPIO_Init+0x26a>
 810271a:	bf00      	nop
 810271c:	580000c0 	.word	0x580000c0
 8102720:	58024400 	.word	0x58024400
 8102724:	58000400 	.word	0x58000400
 8102728:	58020000 	.word	0x58020000
 810272c:	58020400 	.word	0x58020400
 8102730:	58020800 	.word	0x58020800
 8102734:	58020c00 	.word	0x58020c00
 8102738:	58021000 	.word	0x58021000
 810273c:	58021400 	.word	0x58021400
 8102740:	58021800 	.word	0x58021800
 8102744:	58021c00 	.word	0x58021c00
 8102748:	58022000 	.word	0x58022000
 810274c:	58022400 	.word	0x58022400
 8102750:	2300      	movs	r3, #0
 8102752:	69fa      	ldr	r2, [r7, #28]
 8102754:	f002 0203 	and.w	r2, r2, #3
 8102758:	0092      	lsls	r2, r2, #2
 810275a:	4093      	lsls	r3, r2
 810275c:	69ba      	ldr	r2, [r7, #24]
 810275e:	4313      	orrs	r3, r2
 8102760:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8102762:	4938      	ldr	r1, [pc, #224]	; (8102844 <HAL_GPIO_Init+0x35c>)
 8102764:	69fb      	ldr	r3, [r7, #28]
 8102766:	089b      	lsrs	r3, r3, #2
 8102768:	3302      	adds	r3, #2
 810276a:	69ba      	ldr	r2, [r7, #24]
 810276c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8102770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102774:	681b      	ldr	r3, [r3, #0]
 8102776:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102778:	693b      	ldr	r3, [r7, #16]
 810277a:	43db      	mvns	r3, r3
 810277c:	69ba      	ldr	r2, [r7, #24]
 810277e:	4013      	ands	r3, r2
 8102780:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8102782:	683b      	ldr	r3, [r7, #0]
 8102784:	685b      	ldr	r3, [r3, #4]
 8102786:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 810278a:	2b00      	cmp	r3, #0
 810278c:	d003      	beq.n	8102796 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810278e:	69ba      	ldr	r2, [r7, #24]
 8102790:	693b      	ldr	r3, [r7, #16]
 8102792:	4313      	orrs	r3, r2
 8102794:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8102796:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810279a:	69bb      	ldr	r3, [r7, #24]
 810279c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810279e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81027a2:	685b      	ldr	r3, [r3, #4]
 81027a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81027a6:	693b      	ldr	r3, [r7, #16]
 81027a8:	43db      	mvns	r3, r3
 81027aa:	69ba      	ldr	r2, [r7, #24]
 81027ac:	4013      	ands	r3, r2
 81027ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81027b0:	683b      	ldr	r3, [r7, #0]
 81027b2:	685b      	ldr	r3, [r3, #4]
 81027b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81027b8:	2b00      	cmp	r3, #0
 81027ba:	d003      	beq.n	81027c4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81027bc:	69ba      	ldr	r2, [r7, #24]
 81027be:	693b      	ldr	r3, [r7, #16]
 81027c0:	4313      	orrs	r3, r2
 81027c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81027c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81027c8:	69bb      	ldr	r3, [r7, #24]
 81027ca:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 81027cc:	697b      	ldr	r3, [r7, #20]
 81027ce:	685b      	ldr	r3, [r3, #4]
 81027d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81027d2:	693b      	ldr	r3, [r7, #16]
 81027d4:	43db      	mvns	r3, r3
 81027d6:	69ba      	ldr	r2, [r7, #24]
 81027d8:	4013      	ands	r3, r2
 81027da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81027dc:	683b      	ldr	r3, [r7, #0]
 81027de:	685b      	ldr	r3, [r3, #4]
 81027e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81027e4:	2b00      	cmp	r3, #0
 81027e6:	d003      	beq.n	81027f0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81027e8:	69ba      	ldr	r2, [r7, #24]
 81027ea:	693b      	ldr	r3, [r7, #16]
 81027ec:	4313      	orrs	r3, r2
 81027ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81027f0:	697b      	ldr	r3, [r7, #20]
 81027f2:	69ba      	ldr	r2, [r7, #24]
 81027f4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 81027f6:	697b      	ldr	r3, [r7, #20]
 81027f8:	681b      	ldr	r3, [r3, #0]
 81027fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81027fc:	693b      	ldr	r3, [r7, #16]
 81027fe:	43db      	mvns	r3, r3
 8102800:	69ba      	ldr	r2, [r7, #24]
 8102802:	4013      	ands	r3, r2
 8102804:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8102806:	683b      	ldr	r3, [r7, #0]
 8102808:	685b      	ldr	r3, [r3, #4]
 810280a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810280e:	2b00      	cmp	r3, #0
 8102810:	d003      	beq.n	810281a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8102812:	69ba      	ldr	r2, [r7, #24]
 8102814:	693b      	ldr	r3, [r7, #16]
 8102816:	4313      	orrs	r3, r2
 8102818:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 810281a:	697b      	ldr	r3, [r7, #20]
 810281c:	69ba      	ldr	r2, [r7, #24]
 810281e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8102820:	69fb      	ldr	r3, [r7, #28]
 8102822:	3301      	adds	r3, #1
 8102824:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102826:	683b      	ldr	r3, [r7, #0]
 8102828:	681a      	ldr	r2, [r3, #0]
 810282a:	69fb      	ldr	r3, [r7, #28]
 810282c:	fa22 f303 	lsr.w	r3, r2, r3
 8102830:	2b00      	cmp	r3, #0
 8102832:	f47f ae63 	bne.w	81024fc <HAL_GPIO_Init+0x14>
  }
}
 8102836:	bf00      	nop
 8102838:	bf00      	nop
 810283a:	3724      	adds	r7, #36	; 0x24
 810283c:	46bd      	mov	sp, r7
 810283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102842:	4770      	bx	lr
 8102844:	58000400 	.word	0x58000400

08102848 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8102848:	b580      	push	{r7, lr}
 810284a:	b082      	sub	sp, #8
 810284c:	af00      	add	r7, sp, #0
 810284e:	4603      	mov	r3, r0
 8102850:	80fb      	strh	r3, [r7, #6]
#if defined(DUAL_CORE) && defined(CORE_CM4)
  if (__HAL_GPIO_EXTID2_GET_IT(GPIO_Pin) != 0x00U)
 8102852:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102856:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 810285a:	88fb      	ldrh	r3, [r7, #6]
 810285c:	4013      	ands	r3, r2
 810285e:	2b00      	cmp	r3, #0
 8102860:	d008      	beq.n	8102874 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
 8102862:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102866:	88fb      	ldrh	r3, [r7, #6]
 8102868:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 810286c:	88fb      	ldrh	r3, [r7, #6]
 810286e:	4618      	mov	r0, r3
 8102870:	f7ff fa16 	bl	8101ca0 <HAL_GPIO_EXTI_Callback>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#endif
}
 8102874:	bf00      	nop
 8102876:	3708      	adds	r7, #8
 8102878:	46bd      	mov	sp, r7
 810287a:	bd80      	pop	{r7, pc}

0810287c <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 810287c:	b480      	push	{r7}
 810287e:	b083      	sub	sp, #12
 8102880:	af00      	add	r7, sp, #0
 8102882:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8102884:	4b05      	ldr	r3, [pc, #20]	; (810289c <HAL_HSEM_ActivateNotification+0x20>)
 8102886:	681a      	ldr	r2, [r3, #0]
 8102888:	4904      	ldr	r1, [pc, #16]	; (810289c <HAL_HSEM_ActivateNotification+0x20>)
 810288a:	687b      	ldr	r3, [r7, #4]
 810288c:	4313      	orrs	r3, r2
 810288e:	600b      	str	r3, [r1, #0]
#endif
}
 8102890:	bf00      	nop
 8102892:	370c      	adds	r7, #12
 8102894:	46bd      	mov	sp, r7
 8102896:	f85d 7b04 	ldr.w	r7, [sp], #4
 810289a:	4770      	bx	lr
 810289c:	58026510 	.word	0x58026510

081028a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 81028a0:	b580      	push	{r7, lr}
 81028a2:	b082      	sub	sp, #8
 81028a4:	af00      	add	r7, sp, #0
 81028a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 81028a8:	687b      	ldr	r3, [r7, #4]
 81028aa:	2b00      	cmp	r3, #0
 81028ac:	d101      	bne.n	81028b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 81028ae:	2301      	movs	r3, #1
 81028b0:	e081      	b.n	81029b6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 81028b2:	687b      	ldr	r3, [r7, #4]
 81028b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81028b8:	b2db      	uxtb	r3, r3
 81028ba:	2b00      	cmp	r3, #0
 81028bc:	d106      	bne.n	81028cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 81028be:	687b      	ldr	r3, [r7, #4]
 81028c0:	2200      	movs	r2, #0
 81028c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 81028c6:	6878      	ldr	r0, [r7, #4]
 81028c8:	f7ff fa1e 	bl	8101d08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 81028cc:	687b      	ldr	r3, [r7, #4]
 81028ce:	2224      	movs	r2, #36	; 0x24
 81028d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 81028d4:	687b      	ldr	r3, [r7, #4]
 81028d6:	681b      	ldr	r3, [r3, #0]
 81028d8:	681a      	ldr	r2, [r3, #0]
 81028da:	687b      	ldr	r3, [r7, #4]
 81028dc:	681b      	ldr	r3, [r3, #0]
 81028de:	f022 0201 	bic.w	r2, r2, #1
 81028e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 81028e4:	687b      	ldr	r3, [r7, #4]
 81028e6:	685a      	ldr	r2, [r3, #4]
 81028e8:	687b      	ldr	r3, [r7, #4]
 81028ea:	681b      	ldr	r3, [r3, #0]
 81028ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 81028f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 81028f2:	687b      	ldr	r3, [r7, #4]
 81028f4:	681b      	ldr	r3, [r3, #0]
 81028f6:	689a      	ldr	r2, [r3, #8]
 81028f8:	687b      	ldr	r3, [r7, #4]
 81028fa:	681b      	ldr	r3, [r3, #0]
 81028fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8102900:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8102902:	687b      	ldr	r3, [r7, #4]
 8102904:	68db      	ldr	r3, [r3, #12]
 8102906:	2b01      	cmp	r3, #1
 8102908:	d107      	bne.n	810291a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 810290a:	687b      	ldr	r3, [r7, #4]
 810290c:	689a      	ldr	r2, [r3, #8]
 810290e:	687b      	ldr	r3, [r7, #4]
 8102910:	681b      	ldr	r3, [r3, #0]
 8102912:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8102916:	609a      	str	r2, [r3, #8]
 8102918:	e006      	b.n	8102928 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 810291a:	687b      	ldr	r3, [r7, #4]
 810291c:	689a      	ldr	r2, [r3, #8]
 810291e:	687b      	ldr	r3, [r7, #4]
 8102920:	681b      	ldr	r3, [r3, #0]
 8102922:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8102926:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8102928:	687b      	ldr	r3, [r7, #4]
 810292a:	68db      	ldr	r3, [r3, #12]
 810292c:	2b02      	cmp	r3, #2
 810292e:	d104      	bne.n	810293a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8102930:	687b      	ldr	r3, [r7, #4]
 8102932:	681b      	ldr	r3, [r3, #0]
 8102934:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8102938:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 810293a:	687b      	ldr	r3, [r7, #4]
 810293c:	681b      	ldr	r3, [r3, #0]
 810293e:	685b      	ldr	r3, [r3, #4]
 8102940:	687a      	ldr	r2, [r7, #4]
 8102942:	6812      	ldr	r2, [r2, #0]
 8102944:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8102948:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 810294c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 810294e:	687b      	ldr	r3, [r7, #4]
 8102950:	681b      	ldr	r3, [r3, #0]
 8102952:	68da      	ldr	r2, [r3, #12]
 8102954:	687b      	ldr	r3, [r7, #4]
 8102956:	681b      	ldr	r3, [r3, #0]
 8102958:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 810295c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 810295e:	687b      	ldr	r3, [r7, #4]
 8102960:	691a      	ldr	r2, [r3, #16]
 8102962:	687b      	ldr	r3, [r7, #4]
 8102964:	695b      	ldr	r3, [r3, #20]
 8102966:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 810296a:	687b      	ldr	r3, [r7, #4]
 810296c:	699b      	ldr	r3, [r3, #24]
 810296e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8102970:	687b      	ldr	r3, [r7, #4]
 8102972:	681b      	ldr	r3, [r3, #0]
 8102974:	430a      	orrs	r2, r1
 8102976:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8102978:	687b      	ldr	r3, [r7, #4]
 810297a:	69d9      	ldr	r1, [r3, #28]
 810297c:	687b      	ldr	r3, [r7, #4]
 810297e:	6a1a      	ldr	r2, [r3, #32]
 8102980:	687b      	ldr	r3, [r7, #4]
 8102982:	681b      	ldr	r3, [r3, #0]
 8102984:	430a      	orrs	r2, r1
 8102986:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8102988:	687b      	ldr	r3, [r7, #4]
 810298a:	681b      	ldr	r3, [r3, #0]
 810298c:	681a      	ldr	r2, [r3, #0]
 810298e:	687b      	ldr	r3, [r7, #4]
 8102990:	681b      	ldr	r3, [r3, #0]
 8102992:	f042 0201 	orr.w	r2, r2, #1
 8102996:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102998:	687b      	ldr	r3, [r7, #4]
 810299a:	2200      	movs	r2, #0
 810299c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 810299e:	687b      	ldr	r3, [r7, #4]
 81029a0:	2220      	movs	r2, #32
 81029a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 81029a6:	687b      	ldr	r3, [r7, #4]
 81029a8:	2200      	movs	r2, #0
 81029aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 81029ac:	687b      	ldr	r3, [r7, #4]
 81029ae:	2200      	movs	r2, #0
 81029b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 81029b4:	2300      	movs	r3, #0
}
 81029b6:	4618      	mov	r0, r3
 81029b8:	3708      	adds	r7, #8
 81029ba:	46bd      	mov	sp, r7
 81029bc:	bd80      	pop	{r7, pc}
	...

081029c0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 81029c0:	b580      	push	{r7, lr}
 81029c2:	b088      	sub	sp, #32
 81029c4:	af02      	add	r7, sp, #8
 81029c6:	60f8      	str	r0, [r7, #12]
 81029c8:	607a      	str	r2, [r7, #4]
 81029ca:	461a      	mov	r2, r3
 81029cc:	460b      	mov	r3, r1
 81029ce:	817b      	strh	r3, [r7, #10]
 81029d0:	4613      	mov	r3, r2
 81029d2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 81029d4:	68fb      	ldr	r3, [r7, #12]
 81029d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81029da:	b2db      	uxtb	r3, r3
 81029dc:	2b20      	cmp	r3, #32
 81029de:	f040 80da 	bne.w	8102b96 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81029e2:	68fb      	ldr	r3, [r7, #12]
 81029e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81029e8:	2b01      	cmp	r3, #1
 81029ea:	d101      	bne.n	81029f0 <HAL_I2C_Master_Transmit+0x30>
 81029ec:	2302      	movs	r3, #2
 81029ee:	e0d3      	b.n	8102b98 <HAL_I2C_Master_Transmit+0x1d8>
 81029f0:	68fb      	ldr	r3, [r7, #12]
 81029f2:	2201      	movs	r2, #1
 81029f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81029f8:	f7ff fc22 	bl	8102240 <HAL_GetTick>
 81029fc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81029fe:	697b      	ldr	r3, [r7, #20]
 8102a00:	9300      	str	r3, [sp, #0]
 8102a02:	2319      	movs	r3, #25
 8102a04:	2201      	movs	r2, #1
 8102a06:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8102a0a:	68f8      	ldr	r0, [r7, #12]
 8102a0c:	f000 fa00 	bl	8102e10 <I2C_WaitOnFlagUntilTimeout>
 8102a10:	4603      	mov	r3, r0
 8102a12:	2b00      	cmp	r3, #0
 8102a14:	d001      	beq.n	8102a1a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8102a16:	2301      	movs	r3, #1
 8102a18:	e0be      	b.n	8102b98 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8102a1a:	68fb      	ldr	r3, [r7, #12]
 8102a1c:	2221      	movs	r2, #33	; 0x21
 8102a1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8102a22:	68fb      	ldr	r3, [r7, #12]
 8102a24:	2210      	movs	r2, #16
 8102a26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102a2a:	68fb      	ldr	r3, [r7, #12]
 8102a2c:	2200      	movs	r2, #0
 8102a2e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8102a30:	68fb      	ldr	r3, [r7, #12]
 8102a32:	687a      	ldr	r2, [r7, #4]
 8102a34:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8102a36:	68fb      	ldr	r3, [r7, #12]
 8102a38:	893a      	ldrh	r2, [r7, #8]
 8102a3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8102a3c:	68fb      	ldr	r3, [r7, #12]
 8102a3e:	2200      	movs	r2, #0
 8102a40:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102a42:	68fb      	ldr	r3, [r7, #12]
 8102a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102a46:	b29b      	uxth	r3, r3
 8102a48:	2bff      	cmp	r3, #255	; 0xff
 8102a4a:	d90e      	bls.n	8102a6a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8102a4c:	68fb      	ldr	r3, [r7, #12]
 8102a4e:	22ff      	movs	r2, #255	; 0xff
 8102a50:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102a52:	68fb      	ldr	r3, [r7, #12]
 8102a54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102a56:	b2da      	uxtb	r2, r3
 8102a58:	8979      	ldrh	r1, [r7, #10]
 8102a5a:	4b51      	ldr	r3, [pc, #324]	; (8102ba0 <HAL_I2C_Master_Transmit+0x1e0>)
 8102a5c:	9300      	str	r3, [sp, #0]
 8102a5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102a62:	68f8      	ldr	r0, [r7, #12]
 8102a64:	f000 fc10 	bl	8103288 <I2C_TransferConfig>
 8102a68:	e06c      	b.n	8102b44 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8102a6a:	68fb      	ldr	r3, [r7, #12]
 8102a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102a6e:	b29a      	uxth	r2, r3
 8102a70:	68fb      	ldr	r3, [r7, #12]
 8102a72:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102a74:	68fb      	ldr	r3, [r7, #12]
 8102a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102a78:	b2da      	uxtb	r2, r3
 8102a7a:	8979      	ldrh	r1, [r7, #10]
 8102a7c:	4b48      	ldr	r3, [pc, #288]	; (8102ba0 <HAL_I2C_Master_Transmit+0x1e0>)
 8102a7e:	9300      	str	r3, [sp, #0]
 8102a80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102a84:	68f8      	ldr	r0, [r7, #12]
 8102a86:	f000 fbff 	bl	8103288 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8102a8a:	e05b      	b.n	8102b44 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102a8c:	697a      	ldr	r2, [r7, #20]
 8102a8e:	6a39      	ldr	r1, [r7, #32]
 8102a90:	68f8      	ldr	r0, [r7, #12]
 8102a92:	f000 fa0c 	bl	8102eae <I2C_WaitOnTXISFlagUntilTimeout>
 8102a96:	4603      	mov	r3, r0
 8102a98:	2b00      	cmp	r3, #0
 8102a9a:	d001      	beq.n	8102aa0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8102a9c:	2301      	movs	r3, #1
 8102a9e:	e07b      	b.n	8102b98 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8102aa0:	68fb      	ldr	r3, [r7, #12]
 8102aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102aa4:	781a      	ldrb	r2, [r3, #0]
 8102aa6:	68fb      	ldr	r3, [r7, #12]
 8102aa8:	681b      	ldr	r3, [r3, #0]
 8102aaa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8102aac:	68fb      	ldr	r3, [r7, #12]
 8102aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102ab0:	1c5a      	adds	r2, r3, #1
 8102ab2:	68fb      	ldr	r3, [r7, #12]
 8102ab4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8102ab6:	68fb      	ldr	r3, [r7, #12]
 8102ab8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102aba:	b29b      	uxth	r3, r3
 8102abc:	3b01      	subs	r3, #1
 8102abe:	b29a      	uxth	r2, r3
 8102ac0:	68fb      	ldr	r3, [r7, #12]
 8102ac2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8102ac4:	68fb      	ldr	r3, [r7, #12]
 8102ac6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102ac8:	3b01      	subs	r3, #1
 8102aca:	b29a      	uxth	r2, r3
 8102acc:	68fb      	ldr	r3, [r7, #12]
 8102ace:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8102ad0:	68fb      	ldr	r3, [r7, #12]
 8102ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102ad4:	b29b      	uxth	r3, r3
 8102ad6:	2b00      	cmp	r3, #0
 8102ad8:	d034      	beq.n	8102b44 <HAL_I2C_Master_Transmit+0x184>
 8102ada:	68fb      	ldr	r3, [r7, #12]
 8102adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102ade:	2b00      	cmp	r3, #0
 8102ae0:	d130      	bne.n	8102b44 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8102ae2:	697b      	ldr	r3, [r7, #20]
 8102ae4:	9300      	str	r3, [sp, #0]
 8102ae6:	6a3b      	ldr	r3, [r7, #32]
 8102ae8:	2200      	movs	r2, #0
 8102aea:	2180      	movs	r1, #128	; 0x80
 8102aec:	68f8      	ldr	r0, [r7, #12]
 8102aee:	f000 f98f 	bl	8102e10 <I2C_WaitOnFlagUntilTimeout>
 8102af2:	4603      	mov	r3, r0
 8102af4:	2b00      	cmp	r3, #0
 8102af6:	d001      	beq.n	8102afc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8102af8:	2301      	movs	r3, #1
 8102afa:	e04d      	b.n	8102b98 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102afc:	68fb      	ldr	r3, [r7, #12]
 8102afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102b00:	b29b      	uxth	r3, r3
 8102b02:	2bff      	cmp	r3, #255	; 0xff
 8102b04:	d90e      	bls.n	8102b24 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8102b06:	68fb      	ldr	r3, [r7, #12]
 8102b08:	22ff      	movs	r2, #255	; 0xff
 8102b0a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102b0c:	68fb      	ldr	r3, [r7, #12]
 8102b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102b10:	b2da      	uxtb	r2, r3
 8102b12:	8979      	ldrh	r1, [r7, #10]
 8102b14:	2300      	movs	r3, #0
 8102b16:	9300      	str	r3, [sp, #0]
 8102b18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102b1c:	68f8      	ldr	r0, [r7, #12]
 8102b1e:	f000 fbb3 	bl	8103288 <I2C_TransferConfig>
 8102b22:	e00f      	b.n	8102b44 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8102b24:	68fb      	ldr	r3, [r7, #12]
 8102b26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102b28:	b29a      	uxth	r2, r3
 8102b2a:	68fb      	ldr	r3, [r7, #12]
 8102b2c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102b2e:	68fb      	ldr	r3, [r7, #12]
 8102b30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102b32:	b2da      	uxtb	r2, r3
 8102b34:	8979      	ldrh	r1, [r7, #10]
 8102b36:	2300      	movs	r3, #0
 8102b38:	9300      	str	r3, [sp, #0]
 8102b3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102b3e:	68f8      	ldr	r0, [r7, #12]
 8102b40:	f000 fba2 	bl	8103288 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8102b44:	68fb      	ldr	r3, [r7, #12]
 8102b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102b48:	b29b      	uxth	r3, r3
 8102b4a:	2b00      	cmp	r3, #0
 8102b4c:	d19e      	bne.n	8102a8c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102b4e:	697a      	ldr	r2, [r7, #20]
 8102b50:	6a39      	ldr	r1, [r7, #32]
 8102b52:	68f8      	ldr	r0, [r7, #12]
 8102b54:	f000 f9f2 	bl	8102f3c <I2C_WaitOnSTOPFlagUntilTimeout>
 8102b58:	4603      	mov	r3, r0
 8102b5a:	2b00      	cmp	r3, #0
 8102b5c:	d001      	beq.n	8102b62 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8102b5e:	2301      	movs	r3, #1
 8102b60:	e01a      	b.n	8102b98 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102b62:	68fb      	ldr	r3, [r7, #12]
 8102b64:	681b      	ldr	r3, [r3, #0]
 8102b66:	2220      	movs	r2, #32
 8102b68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8102b6a:	68fb      	ldr	r3, [r7, #12]
 8102b6c:	681b      	ldr	r3, [r3, #0]
 8102b6e:	6859      	ldr	r1, [r3, #4]
 8102b70:	68fb      	ldr	r3, [r7, #12]
 8102b72:	681a      	ldr	r2, [r3, #0]
 8102b74:	4b0b      	ldr	r3, [pc, #44]	; (8102ba4 <HAL_I2C_Master_Transmit+0x1e4>)
 8102b76:	400b      	ands	r3, r1
 8102b78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8102b7a:	68fb      	ldr	r3, [r7, #12]
 8102b7c:	2220      	movs	r2, #32
 8102b7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8102b82:	68fb      	ldr	r3, [r7, #12]
 8102b84:	2200      	movs	r2, #0
 8102b86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102b8a:	68fb      	ldr	r3, [r7, #12]
 8102b8c:	2200      	movs	r2, #0
 8102b8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8102b92:	2300      	movs	r3, #0
 8102b94:	e000      	b.n	8102b98 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8102b96:	2302      	movs	r3, #2
  }
}
 8102b98:	4618      	mov	r0, r3
 8102b9a:	3718      	adds	r7, #24
 8102b9c:	46bd      	mov	sp, r7
 8102b9e:	bd80      	pop	{r7, pc}
 8102ba0:	80002000 	.word	0x80002000
 8102ba4:	fe00e800 	.word	0xfe00e800

08102ba8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8102ba8:	b580      	push	{r7, lr}
 8102baa:	b088      	sub	sp, #32
 8102bac:	af02      	add	r7, sp, #8
 8102bae:	60f8      	str	r0, [r7, #12]
 8102bb0:	607a      	str	r2, [r7, #4]
 8102bb2:	461a      	mov	r2, r3
 8102bb4:	460b      	mov	r3, r1
 8102bb6:	817b      	strh	r3, [r7, #10]
 8102bb8:	4613      	mov	r3, r2
 8102bba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102bbc:	68fb      	ldr	r3, [r7, #12]
 8102bbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102bc2:	b2db      	uxtb	r3, r3
 8102bc4:	2b20      	cmp	r3, #32
 8102bc6:	f040 80db 	bne.w	8102d80 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102bca:	68fb      	ldr	r3, [r7, #12]
 8102bcc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8102bd0:	2b01      	cmp	r3, #1
 8102bd2:	d101      	bne.n	8102bd8 <HAL_I2C_Master_Receive+0x30>
 8102bd4:	2302      	movs	r3, #2
 8102bd6:	e0d4      	b.n	8102d82 <HAL_I2C_Master_Receive+0x1da>
 8102bd8:	68fb      	ldr	r3, [r7, #12]
 8102bda:	2201      	movs	r2, #1
 8102bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8102be0:	f7ff fb2e 	bl	8102240 <HAL_GetTick>
 8102be4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8102be6:	697b      	ldr	r3, [r7, #20]
 8102be8:	9300      	str	r3, [sp, #0]
 8102bea:	2319      	movs	r3, #25
 8102bec:	2201      	movs	r2, #1
 8102bee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8102bf2:	68f8      	ldr	r0, [r7, #12]
 8102bf4:	f000 f90c 	bl	8102e10 <I2C_WaitOnFlagUntilTimeout>
 8102bf8:	4603      	mov	r3, r0
 8102bfa:	2b00      	cmp	r3, #0
 8102bfc:	d001      	beq.n	8102c02 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8102bfe:	2301      	movs	r3, #1
 8102c00:	e0bf      	b.n	8102d82 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8102c02:	68fb      	ldr	r3, [r7, #12]
 8102c04:	2222      	movs	r2, #34	; 0x22
 8102c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8102c0a:	68fb      	ldr	r3, [r7, #12]
 8102c0c:	2210      	movs	r2, #16
 8102c0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102c12:	68fb      	ldr	r3, [r7, #12]
 8102c14:	2200      	movs	r2, #0
 8102c16:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8102c18:	68fb      	ldr	r3, [r7, #12]
 8102c1a:	687a      	ldr	r2, [r7, #4]
 8102c1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8102c1e:	68fb      	ldr	r3, [r7, #12]
 8102c20:	893a      	ldrh	r2, [r7, #8]
 8102c22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8102c24:	68fb      	ldr	r3, [r7, #12]
 8102c26:	2200      	movs	r2, #0
 8102c28:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102c2a:	68fb      	ldr	r3, [r7, #12]
 8102c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102c2e:	b29b      	uxth	r3, r3
 8102c30:	2bff      	cmp	r3, #255	; 0xff
 8102c32:	d90e      	bls.n	8102c52 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8102c34:	68fb      	ldr	r3, [r7, #12]
 8102c36:	22ff      	movs	r2, #255	; 0xff
 8102c38:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102c3a:	68fb      	ldr	r3, [r7, #12]
 8102c3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102c3e:	b2da      	uxtb	r2, r3
 8102c40:	8979      	ldrh	r1, [r7, #10]
 8102c42:	4b52      	ldr	r3, [pc, #328]	; (8102d8c <HAL_I2C_Master_Receive+0x1e4>)
 8102c44:	9300      	str	r3, [sp, #0]
 8102c46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102c4a:	68f8      	ldr	r0, [r7, #12]
 8102c4c:	f000 fb1c 	bl	8103288 <I2C_TransferConfig>
 8102c50:	e06d      	b.n	8102d2e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8102c52:	68fb      	ldr	r3, [r7, #12]
 8102c54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102c56:	b29a      	uxth	r2, r3
 8102c58:	68fb      	ldr	r3, [r7, #12]
 8102c5a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102c5c:	68fb      	ldr	r3, [r7, #12]
 8102c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102c60:	b2da      	uxtb	r2, r3
 8102c62:	8979      	ldrh	r1, [r7, #10]
 8102c64:	4b49      	ldr	r3, [pc, #292]	; (8102d8c <HAL_I2C_Master_Receive+0x1e4>)
 8102c66:	9300      	str	r3, [sp, #0]
 8102c68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102c6c:	68f8      	ldr	r0, [r7, #12]
 8102c6e:	f000 fb0b 	bl	8103288 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8102c72:	e05c      	b.n	8102d2e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102c74:	697a      	ldr	r2, [r7, #20]
 8102c76:	6a39      	ldr	r1, [r7, #32]
 8102c78:	68f8      	ldr	r0, [r7, #12]
 8102c7a:	f000 f9a3 	bl	8102fc4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8102c7e:	4603      	mov	r3, r0
 8102c80:	2b00      	cmp	r3, #0
 8102c82:	d001      	beq.n	8102c88 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8102c84:	2301      	movs	r3, #1
 8102c86:	e07c      	b.n	8102d82 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8102c88:	68fb      	ldr	r3, [r7, #12]
 8102c8a:	681b      	ldr	r3, [r3, #0]
 8102c8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8102c8e:	68fb      	ldr	r3, [r7, #12]
 8102c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102c92:	b2d2      	uxtb	r2, r2
 8102c94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8102c96:	68fb      	ldr	r3, [r7, #12]
 8102c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102c9a:	1c5a      	adds	r2, r3, #1
 8102c9c:	68fb      	ldr	r3, [r7, #12]
 8102c9e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8102ca0:	68fb      	ldr	r3, [r7, #12]
 8102ca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102ca4:	3b01      	subs	r3, #1
 8102ca6:	b29a      	uxth	r2, r3
 8102ca8:	68fb      	ldr	r3, [r7, #12]
 8102caa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8102cac:	68fb      	ldr	r3, [r7, #12]
 8102cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102cb0:	b29b      	uxth	r3, r3
 8102cb2:	3b01      	subs	r3, #1
 8102cb4:	b29a      	uxth	r2, r3
 8102cb6:	68fb      	ldr	r3, [r7, #12]
 8102cb8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8102cba:	68fb      	ldr	r3, [r7, #12]
 8102cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102cbe:	b29b      	uxth	r3, r3
 8102cc0:	2b00      	cmp	r3, #0
 8102cc2:	d034      	beq.n	8102d2e <HAL_I2C_Master_Receive+0x186>
 8102cc4:	68fb      	ldr	r3, [r7, #12]
 8102cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102cc8:	2b00      	cmp	r3, #0
 8102cca:	d130      	bne.n	8102d2e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8102ccc:	697b      	ldr	r3, [r7, #20]
 8102cce:	9300      	str	r3, [sp, #0]
 8102cd0:	6a3b      	ldr	r3, [r7, #32]
 8102cd2:	2200      	movs	r2, #0
 8102cd4:	2180      	movs	r1, #128	; 0x80
 8102cd6:	68f8      	ldr	r0, [r7, #12]
 8102cd8:	f000 f89a 	bl	8102e10 <I2C_WaitOnFlagUntilTimeout>
 8102cdc:	4603      	mov	r3, r0
 8102cde:	2b00      	cmp	r3, #0
 8102ce0:	d001      	beq.n	8102ce6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8102ce2:	2301      	movs	r3, #1
 8102ce4:	e04d      	b.n	8102d82 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102ce6:	68fb      	ldr	r3, [r7, #12]
 8102ce8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102cea:	b29b      	uxth	r3, r3
 8102cec:	2bff      	cmp	r3, #255	; 0xff
 8102cee:	d90e      	bls.n	8102d0e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8102cf0:	68fb      	ldr	r3, [r7, #12]
 8102cf2:	22ff      	movs	r2, #255	; 0xff
 8102cf4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102cf6:	68fb      	ldr	r3, [r7, #12]
 8102cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102cfa:	b2da      	uxtb	r2, r3
 8102cfc:	8979      	ldrh	r1, [r7, #10]
 8102cfe:	2300      	movs	r3, #0
 8102d00:	9300      	str	r3, [sp, #0]
 8102d02:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102d06:	68f8      	ldr	r0, [r7, #12]
 8102d08:	f000 fabe 	bl	8103288 <I2C_TransferConfig>
 8102d0c:	e00f      	b.n	8102d2e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8102d0e:	68fb      	ldr	r3, [r7, #12]
 8102d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102d12:	b29a      	uxth	r2, r3
 8102d14:	68fb      	ldr	r3, [r7, #12]
 8102d16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102d18:	68fb      	ldr	r3, [r7, #12]
 8102d1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102d1c:	b2da      	uxtb	r2, r3
 8102d1e:	8979      	ldrh	r1, [r7, #10]
 8102d20:	2300      	movs	r3, #0
 8102d22:	9300      	str	r3, [sp, #0]
 8102d24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102d28:	68f8      	ldr	r0, [r7, #12]
 8102d2a:	f000 faad 	bl	8103288 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8102d2e:	68fb      	ldr	r3, [r7, #12]
 8102d30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102d32:	b29b      	uxth	r3, r3
 8102d34:	2b00      	cmp	r3, #0
 8102d36:	d19d      	bne.n	8102c74 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102d38:	697a      	ldr	r2, [r7, #20]
 8102d3a:	6a39      	ldr	r1, [r7, #32]
 8102d3c:	68f8      	ldr	r0, [r7, #12]
 8102d3e:	f000 f8fd 	bl	8102f3c <I2C_WaitOnSTOPFlagUntilTimeout>
 8102d42:	4603      	mov	r3, r0
 8102d44:	2b00      	cmp	r3, #0
 8102d46:	d001      	beq.n	8102d4c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8102d48:	2301      	movs	r3, #1
 8102d4a:	e01a      	b.n	8102d82 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102d4c:	68fb      	ldr	r3, [r7, #12]
 8102d4e:	681b      	ldr	r3, [r3, #0]
 8102d50:	2220      	movs	r2, #32
 8102d52:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8102d54:	68fb      	ldr	r3, [r7, #12]
 8102d56:	681b      	ldr	r3, [r3, #0]
 8102d58:	6859      	ldr	r1, [r3, #4]
 8102d5a:	68fb      	ldr	r3, [r7, #12]
 8102d5c:	681a      	ldr	r2, [r3, #0]
 8102d5e:	4b0c      	ldr	r3, [pc, #48]	; (8102d90 <HAL_I2C_Master_Receive+0x1e8>)
 8102d60:	400b      	ands	r3, r1
 8102d62:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8102d64:	68fb      	ldr	r3, [r7, #12]
 8102d66:	2220      	movs	r2, #32
 8102d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8102d6c:	68fb      	ldr	r3, [r7, #12]
 8102d6e:	2200      	movs	r2, #0
 8102d70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102d74:	68fb      	ldr	r3, [r7, #12]
 8102d76:	2200      	movs	r2, #0
 8102d78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8102d7c:	2300      	movs	r3, #0
 8102d7e:	e000      	b.n	8102d82 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8102d80:	2302      	movs	r3, #2
  }
}
 8102d82:	4618      	mov	r0, r3
 8102d84:	3718      	adds	r7, #24
 8102d86:	46bd      	mov	sp, r7
 8102d88:	bd80      	pop	{r7, pc}
 8102d8a:	bf00      	nop
 8102d8c:	80002400 	.word	0x80002400
 8102d90:	fe00e800 	.word	0xfe00e800

08102d94 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8102d94:	b480      	push	{r7}
 8102d96:	b083      	sub	sp, #12
 8102d98:	af00      	add	r7, sp, #0
 8102d9a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8102d9c:	687b      	ldr	r3, [r7, #4]
 8102d9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102da2:	b2db      	uxtb	r3, r3
}
 8102da4:	4618      	mov	r0, r3
 8102da6:	370c      	adds	r7, #12
 8102da8:	46bd      	mov	sp, r7
 8102daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102dae:	4770      	bx	lr

08102db0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8102db0:	b480      	push	{r7}
 8102db2:	b083      	sub	sp, #12
 8102db4:	af00      	add	r7, sp, #0
 8102db6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8102db8:	687b      	ldr	r3, [r7, #4]
 8102dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8102dbc:	4618      	mov	r0, r3
 8102dbe:	370c      	adds	r7, #12
 8102dc0:	46bd      	mov	sp, r7
 8102dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102dc6:	4770      	bx	lr

08102dc8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8102dc8:	b480      	push	{r7}
 8102dca:	b083      	sub	sp, #12
 8102dcc:	af00      	add	r7, sp, #0
 8102dce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8102dd0:	687b      	ldr	r3, [r7, #4]
 8102dd2:	681b      	ldr	r3, [r3, #0]
 8102dd4:	699b      	ldr	r3, [r3, #24]
 8102dd6:	f003 0302 	and.w	r3, r3, #2
 8102dda:	2b02      	cmp	r3, #2
 8102ddc:	d103      	bne.n	8102de6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8102dde:	687b      	ldr	r3, [r7, #4]
 8102de0:	681b      	ldr	r3, [r3, #0]
 8102de2:	2200      	movs	r2, #0
 8102de4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8102de6:	687b      	ldr	r3, [r7, #4]
 8102de8:	681b      	ldr	r3, [r3, #0]
 8102dea:	699b      	ldr	r3, [r3, #24]
 8102dec:	f003 0301 	and.w	r3, r3, #1
 8102df0:	2b01      	cmp	r3, #1
 8102df2:	d007      	beq.n	8102e04 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8102df4:	687b      	ldr	r3, [r7, #4]
 8102df6:	681b      	ldr	r3, [r3, #0]
 8102df8:	699a      	ldr	r2, [r3, #24]
 8102dfa:	687b      	ldr	r3, [r7, #4]
 8102dfc:	681b      	ldr	r3, [r3, #0]
 8102dfe:	f042 0201 	orr.w	r2, r2, #1
 8102e02:	619a      	str	r2, [r3, #24]
  }
}
 8102e04:	bf00      	nop
 8102e06:	370c      	adds	r7, #12
 8102e08:	46bd      	mov	sp, r7
 8102e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102e0e:	4770      	bx	lr

08102e10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8102e10:	b580      	push	{r7, lr}
 8102e12:	b084      	sub	sp, #16
 8102e14:	af00      	add	r7, sp, #0
 8102e16:	60f8      	str	r0, [r7, #12]
 8102e18:	60b9      	str	r1, [r7, #8]
 8102e1a:	603b      	str	r3, [r7, #0]
 8102e1c:	4613      	mov	r3, r2
 8102e1e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8102e20:	e031      	b.n	8102e86 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8102e22:	683b      	ldr	r3, [r7, #0]
 8102e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102e28:	d02d      	beq.n	8102e86 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102e2a:	f7ff fa09 	bl	8102240 <HAL_GetTick>
 8102e2e:	4602      	mov	r2, r0
 8102e30:	69bb      	ldr	r3, [r7, #24]
 8102e32:	1ad3      	subs	r3, r2, r3
 8102e34:	683a      	ldr	r2, [r7, #0]
 8102e36:	429a      	cmp	r2, r3
 8102e38:	d302      	bcc.n	8102e40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8102e3a:	683b      	ldr	r3, [r7, #0]
 8102e3c:	2b00      	cmp	r3, #0
 8102e3e:	d122      	bne.n	8102e86 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8102e40:	68fb      	ldr	r3, [r7, #12]
 8102e42:	681b      	ldr	r3, [r3, #0]
 8102e44:	699a      	ldr	r2, [r3, #24]
 8102e46:	68bb      	ldr	r3, [r7, #8]
 8102e48:	4013      	ands	r3, r2
 8102e4a:	68ba      	ldr	r2, [r7, #8]
 8102e4c:	429a      	cmp	r2, r3
 8102e4e:	bf0c      	ite	eq
 8102e50:	2301      	moveq	r3, #1
 8102e52:	2300      	movne	r3, #0
 8102e54:	b2db      	uxtb	r3, r3
 8102e56:	461a      	mov	r2, r3
 8102e58:	79fb      	ldrb	r3, [r7, #7]
 8102e5a:	429a      	cmp	r2, r3
 8102e5c:	d113      	bne.n	8102e86 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102e5e:	68fb      	ldr	r3, [r7, #12]
 8102e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102e62:	f043 0220 	orr.w	r2, r3, #32
 8102e66:	68fb      	ldr	r3, [r7, #12]
 8102e68:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8102e6a:	68fb      	ldr	r3, [r7, #12]
 8102e6c:	2220      	movs	r2, #32
 8102e6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8102e72:	68fb      	ldr	r3, [r7, #12]
 8102e74:	2200      	movs	r2, #0
 8102e76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8102e7a:	68fb      	ldr	r3, [r7, #12]
 8102e7c:	2200      	movs	r2, #0
 8102e7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8102e82:	2301      	movs	r3, #1
 8102e84:	e00f      	b.n	8102ea6 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8102e86:	68fb      	ldr	r3, [r7, #12]
 8102e88:	681b      	ldr	r3, [r3, #0]
 8102e8a:	699a      	ldr	r2, [r3, #24]
 8102e8c:	68bb      	ldr	r3, [r7, #8]
 8102e8e:	4013      	ands	r3, r2
 8102e90:	68ba      	ldr	r2, [r7, #8]
 8102e92:	429a      	cmp	r2, r3
 8102e94:	bf0c      	ite	eq
 8102e96:	2301      	moveq	r3, #1
 8102e98:	2300      	movne	r3, #0
 8102e9a:	b2db      	uxtb	r3, r3
 8102e9c:	461a      	mov	r2, r3
 8102e9e:	79fb      	ldrb	r3, [r7, #7]
 8102ea0:	429a      	cmp	r2, r3
 8102ea2:	d0be      	beq.n	8102e22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8102ea4:	2300      	movs	r3, #0
}
 8102ea6:	4618      	mov	r0, r3
 8102ea8:	3710      	adds	r7, #16
 8102eaa:	46bd      	mov	sp, r7
 8102eac:	bd80      	pop	{r7, pc}

08102eae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8102eae:	b580      	push	{r7, lr}
 8102eb0:	b084      	sub	sp, #16
 8102eb2:	af00      	add	r7, sp, #0
 8102eb4:	60f8      	str	r0, [r7, #12]
 8102eb6:	60b9      	str	r1, [r7, #8]
 8102eb8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8102eba:	e033      	b.n	8102f24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8102ebc:	687a      	ldr	r2, [r7, #4]
 8102ebe:	68b9      	ldr	r1, [r7, #8]
 8102ec0:	68f8      	ldr	r0, [r7, #12]
 8102ec2:	f000 f901 	bl	81030c8 <I2C_IsErrorOccurred>
 8102ec6:	4603      	mov	r3, r0
 8102ec8:	2b00      	cmp	r3, #0
 8102eca:	d001      	beq.n	8102ed0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8102ecc:	2301      	movs	r3, #1
 8102ece:	e031      	b.n	8102f34 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8102ed0:	68bb      	ldr	r3, [r7, #8]
 8102ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102ed6:	d025      	beq.n	8102f24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102ed8:	f7ff f9b2 	bl	8102240 <HAL_GetTick>
 8102edc:	4602      	mov	r2, r0
 8102ede:	687b      	ldr	r3, [r7, #4]
 8102ee0:	1ad3      	subs	r3, r2, r3
 8102ee2:	68ba      	ldr	r2, [r7, #8]
 8102ee4:	429a      	cmp	r2, r3
 8102ee6:	d302      	bcc.n	8102eee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8102ee8:	68bb      	ldr	r3, [r7, #8]
 8102eea:	2b00      	cmp	r3, #0
 8102eec:	d11a      	bne.n	8102f24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8102eee:	68fb      	ldr	r3, [r7, #12]
 8102ef0:	681b      	ldr	r3, [r3, #0]
 8102ef2:	699b      	ldr	r3, [r3, #24]
 8102ef4:	f003 0302 	and.w	r3, r3, #2
 8102ef8:	2b02      	cmp	r3, #2
 8102efa:	d013      	beq.n	8102f24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102efc:	68fb      	ldr	r3, [r7, #12]
 8102efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102f00:	f043 0220 	orr.w	r2, r3, #32
 8102f04:	68fb      	ldr	r3, [r7, #12]
 8102f06:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8102f08:	68fb      	ldr	r3, [r7, #12]
 8102f0a:	2220      	movs	r2, #32
 8102f0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8102f10:	68fb      	ldr	r3, [r7, #12]
 8102f12:	2200      	movs	r2, #0
 8102f14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8102f18:	68fb      	ldr	r3, [r7, #12]
 8102f1a:	2200      	movs	r2, #0
 8102f1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8102f20:	2301      	movs	r3, #1
 8102f22:	e007      	b.n	8102f34 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8102f24:	68fb      	ldr	r3, [r7, #12]
 8102f26:	681b      	ldr	r3, [r3, #0]
 8102f28:	699b      	ldr	r3, [r3, #24]
 8102f2a:	f003 0302 	and.w	r3, r3, #2
 8102f2e:	2b02      	cmp	r3, #2
 8102f30:	d1c4      	bne.n	8102ebc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8102f32:	2300      	movs	r3, #0
}
 8102f34:	4618      	mov	r0, r3
 8102f36:	3710      	adds	r7, #16
 8102f38:	46bd      	mov	sp, r7
 8102f3a:	bd80      	pop	{r7, pc}

08102f3c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8102f3c:	b580      	push	{r7, lr}
 8102f3e:	b084      	sub	sp, #16
 8102f40:	af00      	add	r7, sp, #0
 8102f42:	60f8      	str	r0, [r7, #12]
 8102f44:	60b9      	str	r1, [r7, #8]
 8102f46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102f48:	e02f      	b.n	8102faa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8102f4a:	687a      	ldr	r2, [r7, #4]
 8102f4c:	68b9      	ldr	r1, [r7, #8]
 8102f4e:	68f8      	ldr	r0, [r7, #12]
 8102f50:	f000 f8ba 	bl	81030c8 <I2C_IsErrorOccurred>
 8102f54:	4603      	mov	r3, r0
 8102f56:	2b00      	cmp	r3, #0
 8102f58:	d001      	beq.n	8102f5e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8102f5a:	2301      	movs	r3, #1
 8102f5c:	e02d      	b.n	8102fba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102f5e:	f7ff f96f 	bl	8102240 <HAL_GetTick>
 8102f62:	4602      	mov	r2, r0
 8102f64:	687b      	ldr	r3, [r7, #4]
 8102f66:	1ad3      	subs	r3, r2, r3
 8102f68:	68ba      	ldr	r2, [r7, #8]
 8102f6a:	429a      	cmp	r2, r3
 8102f6c:	d302      	bcc.n	8102f74 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8102f6e:	68bb      	ldr	r3, [r7, #8]
 8102f70:	2b00      	cmp	r3, #0
 8102f72:	d11a      	bne.n	8102faa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8102f74:	68fb      	ldr	r3, [r7, #12]
 8102f76:	681b      	ldr	r3, [r3, #0]
 8102f78:	699b      	ldr	r3, [r3, #24]
 8102f7a:	f003 0320 	and.w	r3, r3, #32
 8102f7e:	2b20      	cmp	r3, #32
 8102f80:	d013      	beq.n	8102faa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102f82:	68fb      	ldr	r3, [r7, #12]
 8102f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102f86:	f043 0220 	orr.w	r2, r3, #32
 8102f8a:	68fb      	ldr	r3, [r7, #12]
 8102f8c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8102f8e:	68fb      	ldr	r3, [r7, #12]
 8102f90:	2220      	movs	r2, #32
 8102f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8102f96:	68fb      	ldr	r3, [r7, #12]
 8102f98:	2200      	movs	r2, #0
 8102f9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8102f9e:	68fb      	ldr	r3, [r7, #12]
 8102fa0:	2200      	movs	r2, #0
 8102fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8102fa6:	2301      	movs	r3, #1
 8102fa8:	e007      	b.n	8102fba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102faa:	68fb      	ldr	r3, [r7, #12]
 8102fac:	681b      	ldr	r3, [r3, #0]
 8102fae:	699b      	ldr	r3, [r3, #24]
 8102fb0:	f003 0320 	and.w	r3, r3, #32
 8102fb4:	2b20      	cmp	r3, #32
 8102fb6:	d1c8      	bne.n	8102f4a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8102fb8:	2300      	movs	r3, #0
}
 8102fba:	4618      	mov	r0, r3
 8102fbc:	3710      	adds	r7, #16
 8102fbe:	46bd      	mov	sp, r7
 8102fc0:	bd80      	pop	{r7, pc}
	...

08102fc4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8102fc4:	b580      	push	{r7, lr}
 8102fc6:	b084      	sub	sp, #16
 8102fc8:	af00      	add	r7, sp, #0
 8102fca:	60f8      	str	r0, [r7, #12]
 8102fcc:	60b9      	str	r1, [r7, #8]
 8102fce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8102fd0:	e06b      	b.n	81030aa <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8102fd2:	687a      	ldr	r2, [r7, #4]
 8102fd4:	68b9      	ldr	r1, [r7, #8]
 8102fd6:	68f8      	ldr	r0, [r7, #12]
 8102fd8:	f000 f876 	bl	81030c8 <I2C_IsErrorOccurred>
 8102fdc:	4603      	mov	r3, r0
 8102fde:	2b00      	cmp	r3, #0
 8102fe0:	d001      	beq.n	8102fe6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8102fe2:	2301      	movs	r3, #1
 8102fe4:	e069      	b.n	81030ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8102fe6:	68fb      	ldr	r3, [r7, #12]
 8102fe8:	681b      	ldr	r3, [r3, #0]
 8102fea:	699b      	ldr	r3, [r3, #24]
 8102fec:	f003 0320 	and.w	r3, r3, #32
 8102ff0:	2b20      	cmp	r3, #32
 8102ff2:	d138      	bne.n	8103066 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8102ff4:	68fb      	ldr	r3, [r7, #12]
 8102ff6:	681b      	ldr	r3, [r3, #0]
 8102ff8:	699b      	ldr	r3, [r3, #24]
 8102ffa:	f003 0304 	and.w	r3, r3, #4
 8102ffe:	2b04      	cmp	r3, #4
 8103000:	d105      	bne.n	810300e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8103002:	68fb      	ldr	r3, [r7, #12]
 8103004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103006:	2b00      	cmp	r3, #0
 8103008:	d001      	beq.n	810300e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 810300a:	2300      	movs	r3, #0
 810300c:	e055      	b.n	81030ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 810300e:	68fb      	ldr	r3, [r7, #12]
 8103010:	681b      	ldr	r3, [r3, #0]
 8103012:	699b      	ldr	r3, [r3, #24]
 8103014:	f003 0310 	and.w	r3, r3, #16
 8103018:	2b10      	cmp	r3, #16
 810301a:	d107      	bne.n	810302c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 810301c:	68fb      	ldr	r3, [r7, #12]
 810301e:	681b      	ldr	r3, [r3, #0]
 8103020:	2210      	movs	r2, #16
 8103022:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8103024:	68fb      	ldr	r3, [r7, #12]
 8103026:	2204      	movs	r2, #4
 8103028:	645a      	str	r2, [r3, #68]	; 0x44
 810302a:	e002      	b.n	8103032 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810302c:	68fb      	ldr	r3, [r7, #12]
 810302e:	2200      	movs	r2, #0
 8103030:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103032:	68fb      	ldr	r3, [r7, #12]
 8103034:	681b      	ldr	r3, [r3, #0]
 8103036:	2220      	movs	r2, #32
 8103038:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 810303a:	68fb      	ldr	r3, [r7, #12]
 810303c:	681b      	ldr	r3, [r3, #0]
 810303e:	6859      	ldr	r1, [r3, #4]
 8103040:	68fb      	ldr	r3, [r7, #12]
 8103042:	681a      	ldr	r2, [r3, #0]
 8103044:	4b1f      	ldr	r3, [pc, #124]	; (81030c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8103046:	400b      	ands	r3, r1
 8103048:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 810304a:	68fb      	ldr	r3, [r7, #12]
 810304c:	2220      	movs	r2, #32
 810304e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8103052:	68fb      	ldr	r3, [r7, #12]
 8103054:	2200      	movs	r2, #0
 8103056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 810305a:	68fb      	ldr	r3, [r7, #12]
 810305c:	2200      	movs	r2, #0
 810305e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8103062:	2301      	movs	r3, #1
 8103064:	e029      	b.n	81030ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8103066:	f7ff f8eb 	bl	8102240 <HAL_GetTick>
 810306a:	4602      	mov	r2, r0
 810306c:	687b      	ldr	r3, [r7, #4]
 810306e:	1ad3      	subs	r3, r2, r3
 8103070:	68ba      	ldr	r2, [r7, #8]
 8103072:	429a      	cmp	r2, r3
 8103074:	d302      	bcc.n	810307c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8103076:	68bb      	ldr	r3, [r7, #8]
 8103078:	2b00      	cmp	r3, #0
 810307a:	d116      	bne.n	81030aa <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 810307c:	68fb      	ldr	r3, [r7, #12]
 810307e:	681b      	ldr	r3, [r3, #0]
 8103080:	699b      	ldr	r3, [r3, #24]
 8103082:	f003 0304 	and.w	r3, r3, #4
 8103086:	2b04      	cmp	r3, #4
 8103088:	d00f      	beq.n	81030aa <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810308a:	68fb      	ldr	r3, [r7, #12]
 810308c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810308e:	f043 0220 	orr.w	r2, r3, #32
 8103092:	68fb      	ldr	r3, [r7, #12]
 8103094:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8103096:	68fb      	ldr	r3, [r7, #12]
 8103098:	2220      	movs	r2, #32
 810309a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 810309e:	68fb      	ldr	r3, [r7, #12]
 81030a0:	2200      	movs	r2, #0
 81030a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 81030a6:	2301      	movs	r3, #1
 81030a8:	e007      	b.n	81030ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 81030aa:	68fb      	ldr	r3, [r7, #12]
 81030ac:	681b      	ldr	r3, [r3, #0]
 81030ae:	699b      	ldr	r3, [r3, #24]
 81030b0:	f003 0304 	and.w	r3, r3, #4
 81030b4:	2b04      	cmp	r3, #4
 81030b6:	d18c      	bne.n	8102fd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 81030b8:	2300      	movs	r3, #0
}
 81030ba:	4618      	mov	r0, r3
 81030bc:	3710      	adds	r7, #16
 81030be:	46bd      	mov	sp, r7
 81030c0:	bd80      	pop	{r7, pc}
 81030c2:	bf00      	nop
 81030c4:	fe00e800 	.word	0xfe00e800

081030c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 81030c8:	b580      	push	{r7, lr}
 81030ca:	b08a      	sub	sp, #40	; 0x28
 81030cc:	af00      	add	r7, sp, #0
 81030ce:	60f8      	str	r0, [r7, #12]
 81030d0:	60b9      	str	r1, [r7, #8]
 81030d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81030d4:	2300      	movs	r3, #0
 81030d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 81030da:	68fb      	ldr	r3, [r7, #12]
 81030dc:	681b      	ldr	r3, [r3, #0]
 81030de:	699b      	ldr	r3, [r3, #24]
 81030e0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 81030e2:	2300      	movs	r3, #0
 81030e4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 81030e6:	687b      	ldr	r3, [r7, #4]
 81030e8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 81030ea:	69bb      	ldr	r3, [r7, #24]
 81030ec:	f003 0310 	and.w	r3, r3, #16
 81030f0:	2b00      	cmp	r3, #0
 81030f2:	d068      	beq.n	81031c6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81030f4:	68fb      	ldr	r3, [r7, #12]
 81030f6:	681b      	ldr	r3, [r3, #0]
 81030f8:	2210      	movs	r2, #16
 81030fa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 81030fc:	e049      	b.n	8103192 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 81030fe:	68bb      	ldr	r3, [r7, #8]
 8103100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103104:	d045      	beq.n	8103192 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8103106:	f7ff f89b 	bl	8102240 <HAL_GetTick>
 810310a:	4602      	mov	r2, r0
 810310c:	69fb      	ldr	r3, [r7, #28]
 810310e:	1ad3      	subs	r3, r2, r3
 8103110:	68ba      	ldr	r2, [r7, #8]
 8103112:	429a      	cmp	r2, r3
 8103114:	d302      	bcc.n	810311c <I2C_IsErrorOccurred+0x54>
 8103116:	68bb      	ldr	r3, [r7, #8]
 8103118:	2b00      	cmp	r3, #0
 810311a:	d13a      	bne.n	8103192 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 810311c:	68fb      	ldr	r3, [r7, #12]
 810311e:	681b      	ldr	r3, [r3, #0]
 8103120:	685b      	ldr	r3, [r3, #4]
 8103122:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8103126:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8103128:	68fb      	ldr	r3, [r7, #12]
 810312a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 810312e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8103130:	68fb      	ldr	r3, [r7, #12]
 8103132:	681b      	ldr	r3, [r3, #0]
 8103134:	699b      	ldr	r3, [r3, #24]
 8103136:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810313a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810313e:	d121      	bne.n	8103184 <I2C_IsErrorOccurred+0xbc>
 8103140:	697b      	ldr	r3, [r7, #20]
 8103142:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103146:	d01d      	beq.n	8103184 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8103148:	7cfb      	ldrb	r3, [r7, #19]
 810314a:	2b20      	cmp	r3, #32
 810314c:	d01a      	beq.n	8103184 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 810314e:	68fb      	ldr	r3, [r7, #12]
 8103150:	681b      	ldr	r3, [r3, #0]
 8103152:	685a      	ldr	r2, [r3, #4]
 8103154:	68fb      	ldr	r3, [r7, #12]
 8103156:	681b      	ldr	r3, [r3, #0]
 8103158:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 810315c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 810315e:	f7ff f86f 	bl	8102240 <HAL_GetTick>
 8103162:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8103164:	e00e      	b.n	8103184 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8103166:	f7ff f86b 	bl	8102240 <HAL_GetTick>
 810316a:	4602      	mov	r2, r0
 810316c:	69fb      	ldr	r3, [r7, #28]
 810316e:	1ad3      	subs	r3, r2, r3
 8103170:	2b19      	cmp	r3, #25
 8103172:	d907      	bls.n	8103184 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8103174:	6a3b      	ldr	r3, [r7, #32]
 8103176:	f043 0320 	orr.w	r3, r3, #32
 810317a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 810317c:	2301      	movs	r3, #1
 810317e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8103182:	e006      	b.n	8103192 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8103184:	68fb      	ldr	r3, [r7, #12]
 8103186:	681b      	ldr	r3, [r3, #0]
 8103188:	699b      	ldr	r3, [r3, #24]
 810318a:	f003 0320 	and.w	r3, r3, #32
 810318e:	2b20      	cmp	r3, #32
 8103190:	d1e9      	bne.n	8103166 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8103192:	68fb      	ldr	r3, [r7, #12]
 8103194:	681b      	ldr	r3, [r3, #0]
 8103196:	699b      	ldr	r3, [r3, #24]
 8103198:	f003 0320 	and.w	r3, r3, #32
 810319c:	2b20      	cmp	r3, #32
 810319e:	d003      	beq.n	81031a8 <I2C_IsErrorOccurred+0xe0>
 81031a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81031a4:	2b00      	cmp	r3, #0
 81031a6:	d0aa      	beq.n	81030fe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 81031a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81031ac:	2b00      	cmp	r3, #0
 81031ae:	d103      	bne.n	81031b8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81031b0:	68fb      	ldr	r3, [r7, #12]
 81031b2:	681b      	ldr	r3, [r3, #0]
 81031b4:	2220      	movs	r2, #32
 81031b6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 81031b8:	6a3b      	ldr	r3, [r7, #32]
 81031ba:	f043 0304 	orr.w	r3, r3, #4
 81031be:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 81031c0:	2301      	movs	r3, #1
 81031c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 81031c6:	68fb      	ldr	r3, [r7, #12]
 81031c8:	681b      	ldr	r3, [r3, #0]
 81031ca:	699b      	ldr	r3, [r3, #24]
 81031cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 81031ce:	69bb      	ldr	r3, [r7, #24]
 81031d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81031d4:	2b00      	cmp	r3, #0
 81031d6:	d00b      	beq.n	81031f0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 81031d8:	6a3b      	ldr	r3, [r7, #32]
 81031da:	f043 0301 	orr.w	r3, r3, #1
 81031de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 81031e0:	68fb      	ldr	r3, [r7, #12]
 81031e2:	681b      	ldr	r3, [r3, #0]
 81031e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 81031e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81031ea:	2301      	movs	r3, #1
 81031ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 81031f0:	69bb      	ldr	r3, [r7, #24]
 81031f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81031f6:	2b00      	cmp	r3, #0
 81031f8:	d00b      	beq.n	8103212 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 81031fa:	6a3b      	ldr	r3, [r7, #32]
 81031fc:	f043 0308 	orr.w	r3, r3, #8
 8103200:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8103202:	68fb      	ldr	r3, [r7, #12]
 8103204:	681b      	ldr	r3, [r3, #0]
 8103206:	f44f 6280 	mov.w	r2, #1024	; 0x400
 810320a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 810320c:	2301      	movs	r3, #1
 810320e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8103212:	69bb      	ldr	r3, [r7, #24]
 8103214:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8103218:	2b00      	cmp	r3, #0
 810321a:	d00b      	beq.n	8103234 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 810321c:	6a3b      	ldr	r3, [r7, #32]
 810321e:	f043 0302 	orr.w	r3, r3, #2
 8103222:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8103224:	68fb      	ldr	r3, [r7, #12]
 8103226:	681b      	ldr	r3, [r3, #0]
 8103228:	f44f 7200 	mov.w	r2, #512	; 0x200
 810322c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 810322e:	2301      	movs	r3, #1
 8103230:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8103234:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8103238:	2b00      	cmp	r3, #0
 810323a:	d01c      	beq.n	8103276 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 810323c:	68f8      	ldr	r0, [r7, #12]
 810323e:	f7ff fdc3 	bl	8102dc8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8103242:	68fb      	ldr	r3, [r7, #12]
 8103244:	681b      	ldr	r3, [r3, #0]
 8103246:	6859      	ldr	r1, [r3, #4]
 8103248:	68fb      	ldr	r3, [r7, #12]
 810324a:	681a      	ldr	r2, [r3, #0]
 810324c:	4b0d      	ldr	r3, [pc, #52]	; (8103284 <I2C_IsErrorOccurred+0x1bc>)
 810324e:	400b      	ands	r3, r1
 8103250:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8103252:	68fb      	ldr	r3, [r7, #12]
 8103254:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8103256:	6a3b      	ldr	r3, [r7, #32]
 8103258:	431a      	orrs	r2, r3
 810325a:	68fb      	ldr	r3, [r7, #12]
 810325c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 810325e:	68fb      	ldr	r3, [r7, #12]
 8103260:	2220      	movs	r2, #32
 8103262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8103266:	68fb      	ldr	r3, [r7, #12]
 8103268:	2200      	movs	r2, #0
 810326a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810326e:	68fb      	ldr	r3, [r7, #12]
 8103270:	2200      	movs	r2, #0
 8103272:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8103276:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 810327a:	4618      	mov	r0, r3
 810327c:	3728      	adds	r7, #40	; 0x28
 810327e:	46bd      	mov	sp, r7
 8103280:	bd80      	pop	{r7, pc}
 8103282:	bf00      	nop
 8103284:	fe00e800 	.word	0xfe00e800

08103288 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8103288:	b480      	push	{r7}
 810328a:	b087      	sub	sp, #28
 810328c:	af00      	add	r7, sp, #0
 810328e:	60f8      	str	r0, [r7, #12]
 8103290:	607b      	str	r3, [r7, #4]
 8103292:	460b      	mov	r3, r1
 8103294:	817b      	strh	r3, [r7, #10]
 8103296:	4613      	mov	r3, r2
 8103298:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810329a:	897b      	ldrh	r3, [r7, #10]
 810329c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 81032a0:	7a7b      	ldrb	r3, [r7, #9]
 81032a2:	041b      	lsls	r3, r3, #16
 81032a4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 81032a8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 81032aa:	687b      	ldr	r3, [r7, #4]
 81032ac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 81032ae:	6a3b      	ldr	r3, [r7, #32]
 81032b0:	4313      	orrs	r3, r2
 81032b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 81032b6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 81032b8:	68fb      	ldr	r3, [r7, #12]
 81032ba:	681b      	ldr	r3, [r3, #0]
 81032bc:	685a      	ldr	r2, [r3, #4]
 81032be:	6a3b      	ldr	r3, [r7, #32]
 81032c0:	0d5b      	lsrs	r3, r3, #21
 81032c2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 81032c6:	4b08      	ldr	r3, [pc, #32]	; (81032e8 <I2C_TransferConfig+0x60>)
 81032c8:	430b      	orrs	r3, r1
 81032ca:	43db      	mvns	r3, r3
 81032cc:	ea02 0103 	and.w	r1, r2, r3
 81032d0:	68fb      	ldr	r3, [r7, #12]
 81032d2:	681b      	ldr	r3, [r3, #0]
 81032d4:	697a      	ldr	r2, [r7, #20]
 81032d6:	430a      	orrs	r2, r1
 81032d8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 81032da:	bf00      	nop
 81032dc:	371c      	adds	r7, #28
 81032de:	46bd      	mov	sp, r7
 81032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81032e4:	4770      	bx	lr
 81032e6:	bf00      	nop
 81032e8:	03ff63ff 	.word	0x03ff63ff

081032ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 81032ec:	b480      	push	{r7}
 81032ee:	b083      	sub	sp, #12
 81032f0:	af00      	add	r7, sp, #0
 81032f2:	6078      	str	r0, [r7, #4]
 81032f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81032f6:	687b      	ldr	r3, [r7, #4]
 81032f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81032fc:	b2db      	uxtb	r3, r3
 81032fe:	2b20      	cmp	r3, #32
 8103300:	d138      	bne.n	8103374 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103302:	687b      	ldr	r3, [r7, #4]
 8103304:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103308:	2b01      	cmp	r3, #1
 810330a:	d101      	bne.n	8103310 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 810330c:	2302      	movs	r3, #2
 810330e:	e032      	b.n	8103376 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8103310:	687b      	ldr	r3, [r7, #4]
 8103312:	2201      	movs	r2, #1
 8103314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8103318:	687b      	ldr	r3, [r7, #4]
 810331a:	2224      	movs	r2, #36	; 0x24
 810331c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8103320:	687b      	ldr	r3, [r7, #4]
 8103322:	681b      	ldr	r3, [r3, #0]
 8103324:	681a      	ldr	r2, [r3, #0]
 8103326:	687b      	ldr	r3, [r7, #4]
 8103328:	681b      	ldr	r3, [r3, #0]
 810332a:	f022 0201 	bic.w	r2, r2, #1
 810332e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8103330:	687b      	ldr	r3, [r7, #4]
 8103332:	681b      	ldr	r3, [r3, #0]
 8103334:	681a      	ldr	r2, [r3, #0]
 8103336:	687b      	ldr	r3, [r7, #4]
 8103338:	681b      	ldr	r3, [r3, #0]
 810333a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 810333e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8103340:	687b      	ldr	r3, [r7, #4]
 8103342:	681b      	ldr	r3, [r3, #0]
 8103344:	6819      	ldr	r1, [r3, #0]
 8103346:	687b      	ldr	r3, [r7, #4]
 8103348:	681b      	ldr	r3, [r3, #0]
 810334a:	683a      	ldr	r2, [r7, #0]
 810334c:	430a      	orrs	r2, r1
 810334e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8103350:	687b      	ldr	r3, [r7, #4]
 8103352:	681b      	ldr	r3, [r3, #0]
 8103354:	681a      	ldr	r2, [r3, #0]
 8103356:	687b      	ldr	r3, [r7, #4]
 8103358:	681b      	ldr	r3, [r3, #0]
 810335a:	f042 0201 	orr.w	r2, r2, #1
 810335e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8103360:	687b      	ldr	r3, [r7, #4]
 8103362:	2220      	movs	r2, #32
 8103364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103368:	687b      	ldr	r3, [r7, #4]
 810336a:	2200      	movs	r2, #0
 810336c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8103370:	2300      	movs	r3, #0
 8103372:	e000      	b.n	8103376 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8103374:	2302      	movs	r3, #2
  }
}
 8103376:	4618      	mov	r0, r3
 8103378:	370c      	adds	r7, #12
 810337a:	46bd      	mov	sp, r7
 810337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103380:	4770      	bx	lr

08103382 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8103382:	b480      	push	{r7}
 8103384:	b085      	sub	sp, #20
 8103386:	af00      	add	r7, sp, #0
 8103388:	6078      	str	r0, [r7, #4]
 810338a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810338c:	687b      	ldr	r3, [r7, #4]
 810338e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103392:	b2db      	uxtb	r3, r3
 8103394:	2b20      	cmp	r3, #32
 8103396:	d139      	bne.n	810340c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103398:	687b      	ldr	r3, [r7, #4]
 810339a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810339e:	2b01      	cmp	r3, #1
 81033a0:	d101      	bne.n	81033a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 81033a2:	2302      	movs	r3, #2
 81033a4:	e033      	b.n	810340e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 81033a6:	687b      	ldr	r3, [r7, #4]
 81033a8:	2201      	movs	r2, #1
 81033aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81033ae:	687b      	ldr	r3, [r7, #4]
 81033b0:	2224      	movs	r2, #36	; 0x24
 81033b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81033b6:	687b      	ldr	r3, [r7, #4]
 81033b8:	681b      	ldr	r3, [r3, #0]
 81033ba:	681a      	ldr	r2, [r3, #0]
 81033bc:	687b      	ldr	r3, [r7, #4]
 81033be:	681b      	ldr	r3, [r3, #0]
 81033c0:	f022 0201 	bic.w	r2, r2, #1
 81033c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 81033c6:	687b      	ldr	r3, [r7, #4]
 81033c8:	681b      	ldr	r3, [r3, #0]
 81033ca:	681b      	ldr	r3, [r3, #0]
 81033cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 81033ce:	68fb      	ldr	r3, [r7, #12]
 81033d0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81033d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 81033d6:	683b      	ldr	r3, [r7, #0]
 81033d8:	021b      	lsls	r3, r3, #8
 81033da:	68fa      	ldr	r2, [r7, #12]
 81033dc:	4313      	orrs	r3, r2
 81033de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 81033e0:	687b      	ldr	r3, [r7, #4]
 81033e2:	681b      	ldr	r3, [r3, #0]
 81033e4:	68fa      	ldr	r2, [r7, #12]
 81033e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81033e8:	687b      	ldr	r3, [r7, #4]
 81033ea:	681b      	ldr	r3, [r3, #0]
 81033ec:	681a      	ldr	r2, [r3, #0]
 81033ee:	687b      	ldr	r3, [r7, #4]
 81033f0:	681b      	ldr	r3, [r3, #0]
 81033f2:	f042 0201 	orr.w	r2, r2, #1
 81033f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 81033f8:	687b      	ldr	r3, [r7, #4]
 81033fa:	2220      	movs	r2, #32
 81033fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103400:	687b      	ldr	r3, [r7, #4]
 8103402:	2200      	movs	r2, #0
 8103404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8103408:	2300      	movs	r3, #0
 810340a:	e000      	b.n	810340e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 810340c:	2302      	movs	r3, #2
  }
}
 810340e:	4618      	mov	r0, r3
 8103410:	3714      	adds	r7, #20
 8103412:	46bd      	mov	sp, r7
 8103414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103418:	4770      	bx	lr
	...

0810341c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 810341c:	b580      	push	{r7, lr}
 810341e:	b084      	sub	sp, #16
 8103420:	af00      	add	r7, sp, #0
 8103422:	60f8      	str	r0, [r7, #12]
 8103424:	460b      	mov	r3, r1
 8103426:	607a      	str	r2, [r7, #4]
 8103428:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810342a:	4b37      	ldr	r3, [pc, #220]	; (8103508 <HAL_PWREx_EnterSTOPMode+0xec>)
 810342c:	681b      	ldr	r3, [r3, #0]
 810342e:	f023 0201 	bic.w	r2, r3, #1
 8103432:	4935      	ldr	r1, [pc, #212]	; (8103508 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103434:	68fb      	ldr	r3, [r7, #12]
 8103436:	4313      	orrs	r3, r2
 8103438:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810343a:	687b      	ldr	r3, [r7, #4]
 810343c:	2b00      	cmp	r3, #0
 810343e:	d123      	bne.n	8103488 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103440:	f7ff f83e 	bl	81024c0 <HAL_GetCurrentCPUID>
 8103444:	4603      	mov	r3, r0
 8103446:	2b03      	cmp	r3, #3
 8103448:	d158      	bne.n	81034fc <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810344a:	4b2f      	ldr	r3, [pc, #188]	; (8103508 <HAL_PWREx_EnterSTOPMode+0xec>)
 810344c:	691b      	ldr	r3, [r3, #16]
 810344e:	4a2e      	ldr	r2, [pc, #184]	; (8103508 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103450:	f023 0301 	bic.w	r3, r3, #1
 8103454:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103456:	4b2d      	ldr	r3, [pc, #180]	; (810350c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103458:	691b      	ldr	r3, [r3, #16]
 810345a:	4a2c      	ldr	r2, [pc, #176]	; (810350c <HAL_PWREx_EnterSTOPMode+0xf0>)
 810345c:	f043 0304 	orr.w	r3, r3, #4
 8103460:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8103462:	f3bf 8f4f 	dsb	sy
}
 8103466:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103468:	f3bf 8f6f 	isb	sy
}
 810346c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810346e:	7afb      	ldrb	r3, [r7, #11]
 8103470:	2b01      	cmp	r3, #1
 8103472:	d101      	bne.n	8103478 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103474:	bf30      	wfi
 8103476:	e000      	b.n	810347a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103478:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810347a:	4b24      	ldr	r3, [pc, #144]	; (810350c <HAL_PWREx_EnterSTOPMode+0xf0>)
 810347c:	691b      	ldr	r3, [r3, #16]
 810347e:	4a23      	ldr	r2, [pc, #140]	; (810350c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103480:	f023 0304 	bic.w	r3, r3, #4
 8103484:	6113      	str	r3, [r2, #16]
 8103486:	e03c      	b.n	8103502 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8103488:	687b      	ldr	r3, [r7, #4]
 810348a:	2b01      	cmp	r3, #1
 810348c:	d123      	bne.n	81034d6 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810348e:	f7ff f817 	bl	81024c0 <HAL_GetCurrentCPUID>
 8103492:	4603      	mov	r3, r0
 8103494:	2b01      	cmp	r3, #1
 8103496:	d133      	bne.n	8103500 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8103498:	4b1b      	ldr	r3, [pc, #108]	; (8103508 <HAL_PWREx_EnterSTOPMode+0xec>)
 810349a:	695b      	ldr	r3, [r3, #20]
 810349c:	4a1a      	ldr	r2, [pc, #104]	; (8103508 <HAL_PWREx_EnterSTOPMode+0xec>)
 810349e:	f023 0302 	bic.w	r3, r3, #2
 81034a2:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81034a4:	4b19      	ldr	r3, [pc, #100]	; (810350c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81034a6:	691b      	ldr	r3, [r3, #16]
 81034a8:	4a18      	ldr	r2, [pc, #96]	; (810350c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81034aa:	f043 0304 	orr.w	r3, r3, #4
 81034ae:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81034b0:	f3bf 8f4f 	dsb	sy
}
 81034b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81034b6:	f3bf 8f6f 	isb	sy
}
 81034ba:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81034bc:	7afb      	ldrb	r3, [r7, #11]
 81034be:	2b01      	cmp	r3, #1
 81034c0:	d101      	bne.n	81034c6 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81034c2:	bf30      	wfi
 81034c4:	e000      	b.n	81034c8 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81034c6:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81034c8:	4b10      	ldr	r3, [pc, #64]	; (810350c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81034ca:	691b      	ldr	r3, [r3, #16]
 81034cc:	4a0f      	ldr	r2, [pc, #60]	; (810350c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81034ce:	f023 0304 	bic.w	r3, r3, #4
 81034d2:	6113      	str	r3, [r2, #16]
 81034d4:	e015      	b.n	8103502 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81034d6:	f7fe fff3 	bl	81024c0 <HAL_GetCurrentCPUID>
 81034da:	4603      	mov	r3, r0
 81034dc:	2b03      	cmp	r3, #3
 81034de:	d106      	bne.n	81034ee <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81034e0:	4b09      	ldr	r3, [pc, #36]	; (8103508 <HAL_PWREx_EnterSTOPMode+0xec>)
 81034e2:	691b      	ldr	r3, [r3, #16]
 81034e4:	4a08      	ldr	r2, [pc, #32]	; (8103508 <HAL_PWREx_EnterSTOPMode+0xec>)
 81034e6:	f023 0304 	bic.w	r3, r3, #4
 81034ea:	6113      	str	r3, [r2, #16]
 81034ec:	e009      	b.n	8103502 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81034ee:	4b06      	ldr	r3, [pc, #24]	; (8103508 <HAL_PWREx_EnterSTOPMode+0xec>)
 81034f0:	695b      	ldr	r3, [r3, #20]
 81034f2:	4a05      	ldr	r2, [pc, #20]	; (8103508 <HAL_PWREx_EnterSTOPMode+0xec>)
 81034f4:	f023 0304 	bic.w	r3, r3, #4
 81034f8:	6153      	str	r3, [r2, #20]
 81034fa:	e002      	b.n	8103502 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81034fc:	bf00      	nop
 81034fe:	e000      	b.n	8103502 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103500:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8103502:	3710      	adds	r7, #16
 8103504:	46bd      	mov	sp, r7
 8103506:	bd80      	pop	{r7, pc}
 8103508:	58024800 	.word	0x58024800
 810350c:	e000ed00 	.word	0xe000ed00

08103510 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103510:	b580      	push	{r7, lr}
 8103512:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103514:	f7fe ffd4 	bl	81024c0 <HAL_GetCurrentCPUID>
 8103518:	4603      	mov	r3, r0
 810351a:	2b03      	cmp	r3, #3
 810351c:	d101      	bne.n	8103522 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 810351e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103520:	e001      	b.n	8103526 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8103522:	bf40      	sev
    __WFE ();
 8103524:	bf20      	wfe
}
 8103526:	bf00      	nop
 8103528:	bd80      	pop	{r7, pc}
	...

0810352c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810352c:	b480      	push	{r7}
 810352e:	b089      	sub	sp, #36	; 0x24
 8103530:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8103532:	4bb3      	ldr	r3, [pc, #716]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103534:	691b      	ldr	r3, [r3, #16]
 8103536:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810353a:	2b18      	cmp	r3, #24
 810353c:	f200 8155 	bhi.w	81037ea <HAL_RCC_GetSysClockFreq+0x2be>
 8103540:	a201      	add	r2, pc, #4	; (adr r2, 8103548 <HAL_RCC_GetSysClockFreq+0x1c>)
 8103542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103546:	bf00      	nop
 8103548:	081035ad 	.word	0x081035ad
 810354c:	081037eb 	.word	0x081037eb
 8103550:	081037eb 	.word	0x081037eb
 8103554:	081037eb 	.word	0x081037eb
 8103558:	081037eb 	.word	0x081037eb
 810355c:	081037eb 	.word	0x081037eb
 8103560:	081037eb 	.word	0x081037eb
 8103564:	081037eb 	.word	0x081037eb
 8103568:	081035d3 	.word	0x081035d3
 810356c:	081037eb 	.word	0x081037eb
 8103570:	081037eb 	.word	0x081037eb
 8103574:	081037eb 	.word	0x081037eb
 8103578:	081037eb 	.word	0x081037eb
 810357c:	081037eb 	.word	0x081037eb
 8103580:	081037eb 	.word	0x081037eb
 8103584:	081037eb 	.word	0x081037eb
 8103588:	081035d9 	.word	0x081035d9
 810358c:	081037eb 	.word	0x081037eb
 8103590:	081037eb 	.word	0x081037eb
 8103594:	081037eb 	.word	0x081037eb
 8103598:	081037eb 	.word	0x081037eb
 810359c:	081037eb 	.word	0x081037eb
 81035a0:	081037eb 	.word	0x081037eb
 81035a4:	081037eb 	.word	0x081037eb
 81035a8:	081035df 	.word	0x081035df
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81035ac:	4b94      	ldr	r3, [pc, #592]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81035ae:	681b      	ldr	r3, [r3, #0]
 81035b0:	f003 0320 	and.w	r3, r3, #32
 81035b4:	2b00      	cmp	r3, #0
 81035b6:	d009      	beq.n	81035cc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81035b8:	4b91      	ldr	r3, [pc, #580]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81035ba:	681b      	ldr	r3, [r3, #0]
 81035bc:	08db      	lsrs	r3, r3, #3
 81035be:	f003 0303 	and.w	r3, r3, #3
 81035c2:	4a90      	ldr	r2, [pc, #576]	; (8103804 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81035c4:	fa22 f303 	lsr.w	r3, r2, r3
 81035c8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 81035ca:	e111      	b.n	81037f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81035cc:	4b8d      	ldr	r3, [pc, #564]	; (8103804 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81035ce:	61bb      	str	r3, [r7, #24]
      break;
 81035d0:	e10e      	b.n	81037f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 81035d2:	4b8d      	ldr	r3, [pc, #564]	; (8103808 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81035d4:	61bb      	str	r3, [r7, #24]
      break;
 81035d6:	e10b      	b.n	81037f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 81035d8:	4b8c      	ldr	r3, [pc, #560]	; (810380c <HAL_RCC_GetSysClockFreq+0x2e0>)
 81035da:	61bb      	str	r3, [r7, #24]
      break;
 81035dc:	e108      	b.n	81037f0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81035de:	4b88      	ldr	r3, [pc, #544]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81035e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81035e2:	f003 0303 	and.w	r3, r3, #3
 81035e6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 81035e8:	4b85      	ldr	r3, [pc, #532]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81035ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81035ec:	091b      	lsrs	r3, r3, #4
 81035ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81035f2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 81035f4:	4b82      	ldr	r3, [pc, #520]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81035f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81035f8:	f003 0301 	and.w	r3, r3, #1
 81035fc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81035fe:	4b80      	ldr	r3, [pc, #512]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103600:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103602:	08db      	lsrs	r3, r3, #3
 8103604:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103608:	68fa      	ldr	r2, [r7, #12]
 810360a:	fb02 f303 	mul.w	r3, r2, r3
 810360e:	ee07 3a90 	vmov	s15, r3
 8103612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103616:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 810361a:	693b      	ldr	r3, [r7, #16]
 810361c:	2b00      	cmp	r3, #0
 810361e:	f000 80e1 	beq.w	81037e4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8103622:	697b      	ldr	r3, [r7, #20]
 8103624:	2b02      	cmp	r3, #2
 8103626:	f000 8083 	beq.w	8103730 <HAL_RCC_GetSysClockFreq+0x204>
 810362a:	697b      	ldr	r3, [r7, #20]
 810362c:	2b02      	cmp	r3, #2
 810362e:	f200 80a1 	bhi.w	8103774 <HAL_RCC_GetSysClockFreq+0x248>
 8103632:	697b      	ldr	r3, [r7, #20]
 8103634:	2b00      	cmp	r3, #0
 8103636:	d003      	beq.n	8103640 <HAL_RCC_GetSysClockFreq+0x114>
 8103638:	697b      	ldr	r3, [r7, #20]
 810363a:	2b01      	cmp	r3, #1
 810363c:	d056      	beq.n	81036ec <HAL_RCC_GetSysClockFreq+0x1c0>
 810363e:	e099      	b.n	8103774 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103640:	4b6f      	ldr	r3, [pc, #444]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103642:	681b      	ldr	r3, [r3, #0]
 8103644:	f003 0320 	and.w	r3, r3, #32
 8103648:	2b00      	cmp	r3, #0
 810364a:	d02d      	beq.n	81036a8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810364c:	4b6c      	ldr	r3, [pc, #432]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810364e:	681b      	ldr	r3, [r3, #0]
 8103650:	08db      	lsrs	r3, r3, #3
 8103652:	f003 0303 	and.w	r3, r3, #3
 8103656:	4a6b      	ldr	r2, [pc, #428]	; (8103804 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103658:	fa22 f303 	lsr.w	r3, r2, r3
 810365c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810365e:	687b      	ldr	r3, [r7, #4]
 8103660:	ee07 3a90 	vmov	s15, r3
 8103664:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103668:	693b      	ldr	r3, [r7, #16]
 810366a:	ee07 3a90 	vmov	s15, r3
 810366e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103676:	4b62      	ldr	r3, [pc, #392]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810367a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810367e:	ee07 3a90 	vmov	s15, r3
 8103682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103686:	ed97 6a02 	vldr	s12, [r7, #8]
 810368a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8103810 <HAL_RCC_GetSysClockFreq+0x2e4>
 810368e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103696:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810369a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810369e:	ee67 7a27 	vmul.f32	s15, s14, s15
 81036a2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 81036a6:	e087      	b.n	81037b8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81036a8:	693b      	ldr	r3, [r7, #16]
 81036aa:	ee07 3a90 	vmov	s15, r3
 81036ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81036b2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8103814 <HAL_RCC_GetSysClockFreq+0x2e8>
 81036b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81036ba:	4b51      	ldr	r3, [pc, #324]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81036bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81036be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81036c2:	ee07 3a90 	vmov	s15, r3
 81036c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81036ca:	ed97 6a02 	vldr	s12, [r7, #8]
 81036ce:	eddf 5a50 	vldr	s11, [pc, #320]	; 8103810 <HAL_RCC_GetSysClockFreq+0x2e4>
 81036d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81036d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81036da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81036de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81036e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81036e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81036ea:	e065      	b.n	81037b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81036ec:	693b      	ldr	r3, [r7, #16]
 81036ee:	ee07 3a90 	vmov	s15, r3
 81036f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81036f6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8103818 <HAL_RCC_GetSysClockFreq+0x2ec>
 81036fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81036fe:	4b40      	ldr	r3, [pc, #256]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103702:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103706:	ee07 3a90 	vmov	s15, r3
 810370a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810370e:	ed97 6a02 	vldr	s12, [r7, #8]
 8103712:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8103810 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103716:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810371a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810371e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103722:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103726:	ee67 7a27 	vmul.f32	s15, s14, s15
 810372a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810372e:	e043      	b.n	81037b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103730:	693b      	ldr	r3, [r7, #16]
 8103732:	ee07 3a90 	vmov	s15, r3
 8103736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810373a:	eddf 6a38 	vldr	s13, [pc, #224]	; 810381c <HAL_RCC_GetSysClockFreq+0x2f0>
 810373e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103742:	4b2f      	ldr	r3, [pc, #188]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810374a:	ee07 3a90 	vmov	s15, r3
 810374e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103752:	ed97 6a02 	vldr	s12, [r7, #8]
 8103756:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8103810 <HAL_RCC_GetSysClockFreq+0x2e4>
 810375a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810375e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103762:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103766:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810376a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810376e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8103772:	e021      	b.n	81037b8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103774:	693b      	ldr	r3, [r7, #16]
 8103776:	ee07 3a90 	vmov	s15, r3
 810377a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810377e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8103818 <HAL_RCC_GetSysClockFreq+0x2ec>
 8103782:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103786:	4b1e      	ldr	r3, [pc, #120]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810378a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810378e:	ee07 3a90 	vmov	s15, r3
 8103792:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103796:	ed97 6a02 	vldr	s12, [r7, #8]
 810379a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8103810 <HAL_RCC_GetSysClockFreq+0x2e4>
 810379e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81037a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81037a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81037aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81037ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 81037b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81037b6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 81037b8:	4b11      	ldr	r3, [pc, #68]	; (8103800 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81037bc:	0a5b      	lsrs	r3, r3, #9
 81037be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81037c2:	3301      	adds	r3, #1
 81037c4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 81037c6:	683b      	ldr	r3, [r7, #0]
 81037c8:	ee07 3a90 	vmov	s15, r3
 81037cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81037d0:	edd7 6a07 	vldr	s13, [r7, #28]
 81037d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81037d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81037dc:	ee17 3a90 	vmov	r3, s15
 81037e0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 81037e2:	e005      	b.n	81037f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 81037e4:	2300      	movs	r3, #0
 81037e6:	61bb      	str	r3, [r7, #24]
      break;
 81037e8:	e002      	b.n	81037f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 81037ea:	4b07      	ldr	r3, [pc, #28]	; (8103808 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81037ec:	61bb      	str	r3, [r7, #24]
      break;
 81037ee:	bf00      	nop
  }

  return sysclockfreq;
 81037f0:	69bb      	ldr	r3, [r7, #24]
}
 81037f2:	4618      	mov	r0, r3
 81037f4:	3724      	adds	r7, #36	; 0x24
 81037f6:	46bd      	mov	sp, r7
 81037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81037fc:	4770      	bx	lr
 81037fe:	bf00      	nop
 8103800:	58024400 	.word	0x58024400
 8103804:	03d09000 	.word	0x03d09000
 8103808:	003d0900 	.word	0x003d0900
 810380c:	007a1200 	.word	0x007a1200
 8103810:	46000000 	.word	0x46000000
 8103814:	4c742400 	.word	0x4c742400
 8103818:	4a742400 	.word	0x4a742400
 810381c:	4af42400 	.word	0x4af42400

08103820 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8103820:	b580      	push	{r7, lr}
 8103822:	b082      	sub	sp, #8
 8103824:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8103826:	f7ff fe81 	bl	810352c <HAL_RCC_GetSysClockFreq>
 810382a:	4602      	mov	r2, r0
 810382c:	4b11      	ldr	r3, [pc, #68]	; (8103874 <HAL_RCC_GetHCLKFreq+0x54>)
 810382e:	699b      	ldr	r3, [r3, #24]
 8103830:	0a1b      	lsrs	r3, r3, #8
 8103832:	f003 030f 	and.w	r3, r3, #15
 8103836:	4910      	ldr	r1, [pc, #64]	; (8103878 <HAL_RCC_GetHCLKFreq+0x58>)
 8103838:	5ccb      	ldrb	r3, [r1, r3]
 810383a:	f003 031f 	and.w	r3, r3, #31
 810383e:	fa22 f303 	lsr.w	r3, r2, r3
 8103842:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8103844:	4b0b      	ldr	r3, [pc, #44]	; (8103874 <HAL_RCC_GetHCLKFreq+0x54>)
 8103846:	699b      	ldr	r3, [r3, #24]
 8103848:	f003 030f 	and.w	r3, r3, #15
 810384c:	4a0a      	ldr	r2, [pc, #40]	; (8103878 <HAL_RCC_GetHCLKFreq+0x58>)
 810384e:	5cd3      	ldrb	r3, [r2, r3]
 8103850:	f003 031f 	and.w	r3, r3, #31
 8103854:	687a      	ldr	r2, [r7, #4]
 8103856:	fa22 f303 	lsr.w	r3, r2, r3
 810385a:	4a08      	ldr	r2, [pc, #32]	; (810387c <HAL_RCC_GetHCLKFreq+0x5c>)
 810385c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810385e:	4b07      	ldr	r3, [pc, #28]	; (810387c <HAL_RCC_GetHCLKFreq+0x5c>)
 8103860:	681b      	ldr	r3, [r3, #0]
 8103862:	4a07      	ldr	r2, [pc, #28]	; (8103880 <HAL_RCC_GetHCLKFreq+0x60>)
 8103864:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8103866:	4b05      	ldr	r3, [pc, #20]	; (810387c <HAL_RCC_GetHCLKFreq+0x5c>)
 8103868:	681b      	ldr	r3, [r3, #0]
}
 810386a:	4618      	mov	r0, r3
 810386c:	3708      	adds	r7, #8
 810386e:	46bd      	mov	sp, r7
 8103870:	bd80      	pop	{r7, pc}
 8103872:	bf00      	nop
 8103874:	58024400 	.word	0x58024400
 8103878:	0810b824 	.word	0x0810b824
 810387c:	10000004 	.word	0x10000004
 8103880:	10000000 	.word	0x10000000

08103884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8103884:	b580      	push	{r7, lr}
 8103886:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8103888:	f7ff ffca 	bl	8103820 <HAL_RCC_GetHCLKFreq>
 810388c:	4602      	mov	r2, r0
 810388e:	4b06      	ldr	r3, [pc, #24]	; (81038a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8103890:	69db      	ldr	r3, [r3, #28]
 8103892:	091b      	lsrs	r3, r3, #4
 8103894:	f003 0307 	and.w	r3, r3, #7
 8103898:	4904      	ldr	r1, [pc, #16]	; (81038ac <HAL_RCC_GetPCLK1Freq+0x28>)
 810389a:	5ccb      	ldrb	r3, [r1, r3]
 810389c:	f003 031f 	and.w	r3, r3, #31
 81038a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81038a4:	4618      	mov	r0, r3
 81038a6:	bd80      	pop	{r7, pc}
 81038a8:	58024400 	.word	0x58024400
 81038ac:	0810b824 	.word	0x0810b824

081038b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 81038b0:	b580      	push	{r7, lr}
 81038b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 81038b4:	f7ff ffb4 	bl	8103820 <HAL_RCC_GetHCLKFreq>
 81038b8:	4602      	mov	r2, r0
 81038ba:	4b06      	ldr	r3, [pc, #24]	; (81038d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 81038bc:	69db      	ldr	r3, [r3, #28]
 81038be:	0a1b      	lsrs	r3, r3, #8
 81038c0:	f003 0307 	and.w	r3, r3, #7
 81038c4:	4904      	ldr	r1, [pc, #16]	; (81038d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 81038c6:	5ccb      	ldrb	r3, [r1, r3]
 81038c8:	f003 031f 	and.w	r3, r3, #31
 81038cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 81038d0:	4618      	mov	r0, r3
 81038d2:	bd80      	pop	{r7, pc}
 81038d4:	58024400 	.word	0x58024400
 81038d8:	0810b824 	.word	0x0810b824

081038dc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 81038dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81038e0:	b0ca      	sub	sp, #296	; 0x128
 81038e2:	af00      	add	r7, sp, #0
 81038e4:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 81038e8:	2300      	movs	r3, #0
 81038ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 81038ee:	2300      	movs	r3, #0
 81038f0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 81038f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81038f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81038fc:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8103900:	2500      	movs	r5, #0
 8103902:	ea54 0305 	orrs.w	r3, r4, r5
 8103906:	d049      	beq.n	810399c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8103908:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810390c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810390e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103912:	d02f      	beq.n	8103974 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8103914:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103918:	d828      	bhi.n	810396c <HAL_RCCEx_PeriphCLKConfig+0x90>
 810391a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810391e:	d01a      	beq.n	8103956 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8103920:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103924:	d822      	bhi.n	810396c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8103926:	2b00      	cmp	r3, #0
 8103928:	d003      	beq.n	8103932 <HAL_RCCEx_PeriphCLKConfig+0x56>
 810392a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810392e:	d007      	beq.n	8103940 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8103930:	e01c      	b.n	810396c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103932:	4bb8      	ldr	r3, [pc, #736]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103936:	4ab7      	ldr	r2, [pc, #732]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103938:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810393c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 810393e:	e01a      	b.n	8103976 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103940:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103944:	3308      	adds	r3, #8
 8103946:	2102      	movs	r1, #2
 8103948:	4618      	mov	r0, r3
 810394a:	f001 fc8f 	bl	810526c <RCCEx_PLL2_Config>
 810394e:	4603      	mov	r3, r0
 8103950:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8103954:	e00f      	b.n	8103976 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103956:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810395a:	3328      	adds	r3, #40	; 0x28
 810395c:	2102      	movs	r1, #2
 810395e:	4618      	mov	r0, r3
 8103960:	f001 fd36 	bl	81053d0 <RCCEx_PLL3_Config>
 8103964:	4603      	mov	r3, r0
 8103966:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 810396a:	e004      	b.n	8103976 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810396c:	2301      	movs	r3, #1
 810396e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103972:	e000      	b.n	8103976 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8103974:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103976:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810397a:	2b00      	cmp	r3, #0
 810397c:	d10a      	bne.n	8103994 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 810397e:	4ba5      	ldr	r3, [pc, #660]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103982:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8103986:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810398a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810398c:	4aa1      	ldr	r2, [pc, #644]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810398e:	430b      	orrs	r3, r1
 8103990:	6513      	str	r3, [r2, #80]	; 0x50
 8103992:	e003      	b.n	810399c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103994:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103998:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 810399c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81039a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81039a4:	f402 7880 	and.w	r8, r2, #256	; 0x100
 81039a8:	f04f 0900 	mov.w	r9, #0
 81039ac:	ea58 0309 	orrs.w	r3, r8, r9
 81039b0:	d047      	beq.n	8103a42 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 81039b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81039b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81039b8:	2b04      	cmp	r3, #4
 81039ba:	d82a      	bhi.n	8103a12 <HAL_RCCEx_PeriphCLKConfig+0x136>
 81039bc:	a201      	add	r2, pc, #4	; (adr r2, 81039c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 81039be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81039c2:	bf00      	nop
 81039c4:	081039d9 	.word	0x081039d9
 81039c8:	081039e7 	.word	0x081039e7
 81039cc:	081039fd 	.word	0x081039fd
 81039d0:	08103a1b 	.word	0x08103a1b
 81039d4:	08103a1b 	.word	0x08103a1b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81039d8:	4b8e      	ldr	r3, [pc, #568]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81039da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81039dc:	4a8d      	ldr	r2, [pc, #564]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81039de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81039e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81039e4:	e01a      	b.n	8103a1c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81039e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81039ea:	3308      	adds	r3, #8
 81039ec:	2100      	movs	r1, #0
 81039ee:	4618      	mov	r0, r3
 81039f0:	f001 fc3c 	bl	810526c <RCCEx_PLL2_Config>
 81039f4:	4603      	mov	r3, r0
 81039f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81039fa:	e00f      	b.n	8103a1c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81039fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103a00:	3328      	adds	r3, #40	; 0x28
 8103a02:	2100      	movs	r1, #0
 8103a04:	4618      	mov	r0, r3
 8103a06:	f001 fce3 	bl	81053d0 <RCCEx_PLL3_Config>
 8103a0a:	4603      	mov	r3, r0
 8103a0c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103a10:	e004      	b.n	8103a1c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103a12:	2301      	movs	r3, #1
 8103a14:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103a18:	e000      	b.n	8103a1c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8103a1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103a1c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103a20:	2b00      	cmp	r3, #0
 8103a22:	d10a      	bne.n	8103a3a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8103a24:	4b7b      	ldr	r3, [pc, #492]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103a26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103a28:	f023 0107 	bic.w	r1, r3, #7
 8103a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103a32:	4a78      	ldr	r2, [pc, #480]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103a34:	430b      	orrs	r3, r1
 8103a36:	6513      	str	r3, [r2, #80]	; 0x50
 8103a38:	e003      	b.n	8103a42 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103a3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103a3e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8103a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103a4a:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8103a4e:	f04f 0b00 	mov.w	fp, #0
 8103a52:	ea5a 030b 	orrs.w	r3, sl, fp
 8103a56:	d04c      	beq.n	8103af2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8103a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103a5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103a5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103a62:	d030      	beq.n	8103ac6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8103a64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103a68:	d829      	bhi.n	8103abe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8103a6a:	2bc0      	cmp	r3, #192	; 0xc0
 8103a6c:	d02d      	beq.n	8103aca <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8103a6e:	2bc0      	cmp	r3, #192	; 0xc0
 8103a70:	d825      	bhi.n	8103abe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8103a72:	2b80      	cmp	r3, #128	; 0x80
 8103a74:	d018      	beq.n	8103aa8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8103a76:	2b80      	cmp	r3, #128	; 0x80
 8103a78:	d821      	bhi.n	8103abe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8103a7a:	2b00      	cmp	r3, #0
 8103a7c:	d002      	beq.n	8103a84 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8103a7e:	2b40      	cmp	r3, #64	; 0x40
 8103a80:	d007      	beq.n	8103a92 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8103a82:	e01c      	b.n	8103abe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103a84:	4b63      	ldr	r3, [pc, #396]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103a88:	4a62      	ldr	r2, [pc, #392]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103a8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103a8e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103a90:	e01c      	b.n	8103acc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103a96:	3308      	adds	r3, #8
 8103a98:	2100      	movs	r1, #0
 8103a9a:	4618      	mov	r0, r3
 8103a9c:	f001 fbe6 	bl	810526c <RCCEx_PLL2_Config>
 8103aa0:	4603      	mov	r3, r0
 8103aa2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103aa6:	e011      	b.n	8103acc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103aac:	3328      	adds	r3, #40	; 0x28
 8103aae:	2100      	movs	r1, #0
 8103ab0:	4618      	mov	r0, r3
 8103ab2:	f001 fc8d 	bl	81053d0 <RCCEx_PLL3_Config>
 8103ab6:	4603      	mov	r3, r0
 8103ab8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103abc:	e006      	b.n	8103acc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103abe:	2301      	movs	r3, #1
 8103ac0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103ac4:	e002      	b.n	8103acc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8103ac6:	bf00      	nop
 8103ac8:	e000      	b.n	8103acc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8103aca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103acc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103ad0:	2b00      	cmp	r3, #0
 8103ad2:	d10a      	bne.n	8103aea <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8103ad4:	4b4f      	ldr	r3, [pc, #316]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103ad6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103ad8:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8103adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103ae0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103ae2:	4a4c      	ldr	r2, [pc, #304]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103ae4:	430b      	orrs	r3, r1
 8103ae6:	6513      	str	r3, [r2, #80]	; 0x50
 8103ae8:	e003      	b.n	8103af2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103aea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103aee:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8103af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103afa:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8103afe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8103b02:	2300      	movs	r3, #0
 8103b04:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8103b08:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8103b0c:	460b      	mov	r3, r1
 8103b0e:	4313      	orrs	r3, r2
 8103b10:	d053      	beq.n	8103bba <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8103b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103b16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8103b1a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8103b1e:	d035      	beq.n	8103b8c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8103b20:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8103b24:	d82e      	bhi.n	8103b84 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103b26:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8103b2a:	d031      	beq.n	8103b90 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8103b2c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8103b30:	d828      	bhi.n	8103b84 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103b32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103b36:	d01a      	beq.n	8103b6e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8103b38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103b3c:	d822      	bhi.n	8103b84 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103b3e:	2b00      	cmp	r3, #0
 8103b40:	d003      	beq.n	8103b4a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8103b42:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103b46:	d007      	beq.n	8103b58 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8103b48:	e01c      	b.n	8103b84 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103b4a:	4b32      	ldr	r3, [pc, #200]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b4e:	4a31      	ldr	r2, [pc, #196]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103b50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103b54:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103b56:	e01c      	b.n	8103b92 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103b5c:	3308      	adds	r3, #8
 8103b5e:	2100      	movs	r1, #0
 8103b60:	4618      	mov	r0, r3
 8103b62:	f001 fb83 	bl	810526c <RCCEx_PLL2_Config>
 8103b66:	4603      	mov	r3, r0
 8103b68:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8103b6c:	e011      	b.n	8103b92 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103b72:	3328      	adds	r3, #40	; 0x28
 8103b74:	2100      	movs	r1, #0
 8103b76:	4618      	mov	r0, r3
 8103b78:	f001 fc2a 	bl	81053d0 <RCCEx_PLL3_Config>
 8103b7c:	4603      	mov	r3, r0
 8103b7e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103b82:	e006      	b.n	8103b92 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8103b84:	2301      	movs	r3, #1
 8103b86:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103b8a:	e002      	b.n	8103b92 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8103b8c:	bf00      	nop
 8103b8e:	e000      	b.n	8103b92 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8103b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103b92:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103b96:	2b00      	cmp	r3, #0
 8103b98:	d10b      	bne.n	8103bb2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8103b9a:	4b1e      	ldr	r3, [pc, #120]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103b9e:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8103ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103ba6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8103baa:	4a1a      	ldr	r2, [pc, #104]	; (8103c14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103bac:	430b      	orrs	r3, r1
 8103bae:	6593      	str	r3, [r2, #88]	; 0x58
 8103bb0:	e003      	b.n	8103bba <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103bb6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8103bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103bc2:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8103bc6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8103bca:	2300      	movs	r3, #0
 8103bcc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8103bd0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8103bd4:	460b      	mov	r3, r1
 8103bd6:	4313      	orrs	r3, r2
 8103bd8:	d056      	beq.n	8103c88 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8103bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103bde:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8103be2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103be6:	d038      	beq.n	8103c5a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8103be8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103bec:	d831      	bhi.n	8103c52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103bee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8103bf2:	d034      	beq.n	8103c5e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8103bf4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8103bf8:	d82b      	bhi.n	8103c52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103bfa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8103bfe:	d01d      	beq.n	8103c3c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8103c00:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8103c04:	d825      	bhi.n	8103c52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103c06:	2b00      	cmp	r3, #0
 8103c08:	d006      	beq.n	8103c18 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8103c0a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8103c0e:	d00a      	beq.n	8103c26 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8103c10:	e01f      	b.n	8103c52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103c12:	bf00      	nop
 8103c14:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103c18:	4ba2      	ldr	r3, [pc, #648]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103c1c:	4aa1      	ldr	r2, [pc, #644]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103c1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103c22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103c24:	e01c      	b.n	8103c60 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103c2a:	3308      	adds	r3, #8
 8103c2c:	2100      	movs	r1, #0
 8103c2e:	4618      	mov	r0, r3
 8103c30:	f001 fb1c 	bl	810526c <RCCEx_PLL2_Config>
 8103c34:	4603      	mov	r3, r0
 8103c36:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8103c3a:	e011      	b.n	8103c60 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103c40:	3328      	adds	r3, #40	; 0x28
 8103c42:	2100      	movs	r1, #0
 8103c44:	4618      	mov	r0, r3
 8103c46:	f001 fbc3 	bl	81053d0 <RCCEx_PLL3_Config>
 8103c4a:	4603      	mov	r3, r0
 8103c4c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103c50:	e006      	b.n	8103c60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8103c52:	2301      	movs	r3, #1
 8103c54:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103c58:	e002      	b.n	8103c60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8103c5a:	bf00      	nop
 8103c5c:	e000      	b.n	8103c60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8103c5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103c60:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103c64:	2b00      	cmp	r3, #0
 8103c66:	d10b      	bne.n	8103c80 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8103c68:	4b8e      	ldr	r3, [pc, #568]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103c6c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8103c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103c74:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8103c78:	4a8a      	ldr	r2, [pc, #552]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103c7a:	430b      	orrs	r3, r1
 8103c7c:	6593      	str	r3, [r2, #88]	; 0x58
 8103c7e:	e003      	b.n	8103c88 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103c80:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103c84:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8103c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103c90:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8103c94:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8103c98:	2300      	movs	r3, #0
 8103c9a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8103c9e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8103ca2:	460b      	mov	r3, r1
 8103ca4:	4313      	orrs	r3, r2
 8103ca6:	d03a      	beq.n	8103d1e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8103ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103cae:	2b30      	cmp	r3, #48	; 0x30
 8103cb0:	d01f      	beq.n	8103cf2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8103cb2:	2b30      	cmp	r3, #48	; 0x30
 8103cb4:	d819      	bhi.n	8103cea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8103cb6:	2b20      	cmp	r3, #32
 8103cb8:	d00c      	beq.n	8103cd4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8103cba:	2b20      	cmp	r3, #32
 8103cbc:	d815      	bhi.n	8103cea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8103cbe:	2b00      	cmp	r3, #0
 8103cc0:	d019      	beq.n	8103cf6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8103cc2:	2b10      	cmp	r3, #16
 8103cc4:	d111      	bne.n	8103cea <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103cc6:	4b77      	ldr	r3, [pc, #476]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103cca:	4a76      	ldr	r2, [pc, #472]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103ccc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103cd0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8103cd2:	e011      	b.n	8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103cd8:	3308      	adds	r3, #8
 8103cda:	2102      	movs	r1, #2
 8103cdc:	4618      	mov	r0, r3
 8103cde:	f001 fac5 	bl	810526c <RCCEx_PLL2_Config>
 8103ce2:	4603      	mov	r3, r0
 8103ce4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8103ce8:	e006      	b.n	8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8103cea:	2301      	movs	r3, #1
 8103cec:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103cf0:	e002      	b.n	8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8103cf2:	bf00      	nop
 8103cf4:	e000      	b.n	8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8103cf6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103cf8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103cfc:	2b00      	cmp	r3, #0
 8103cfe:	d10a      	bne.n	8103d16 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8103d00:	4b68      	ldr	r3, [pc, #416]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103d02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103d04:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8103d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103d0e:	4a65      	ldr	r2, [pc, #404]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103d10:	430b      	orrs	r3, r1
 8103d12:	64d3      	str	r3, [r2, #76]	; 0x4c
 8103d14:	e003      	b.n	8103d1e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103d16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103d1a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8103d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103d26:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8103d2a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8103d2e:	2300      	movs	r3, #0
 8103d30:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8103d34:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8103d38:	460b      	mov	r3, r1
 8103d3a:	4313      	orrs	r3, r2
 8103d3c:	d051      	beq.n	8103de2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8103d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103d42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103d44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103d48:	d035      	beq.n	8103db6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8103d4a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103d4e:	d82e      	bhi.n	8103dae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103d50:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8103d54:	d031      	beq.n	8103dba <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8103d56:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8103d5a:	d828      	bhi.n	8103dae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103d5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103d60:	d01a      	beq.n	8103d98 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8103d62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103d66:	d822      	bhi.n	8103dae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103d68:	2b00      	cmp	r3, #0
 8103d6a:	d003      	beq.n	8103d74 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8103d6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103d70:	d007      	beq.n	8103d82 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8103d72:	e01c      	b.n	8103dae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103d74:	4b4b      	ldr	r3, [pc, #300]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103d78:	4a4a      	ldr	r2, [pc, #296]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103d7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103d7e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103d80:	e01c      	b.n	8103dbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103d86:	3308      	adds	r3, #8
 8103d88:	2100      	movs	r1, #0
 8103d8a:	4618      	mov	r0, r3
 8103d8c:	f001 fa6e 	bl	810526c <RCCEx_PLL2_Config>
 8103d90:	4603      	mov	r3, r0
 8103d92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103d96:	e011      	b.n	8103dbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103d9c:	3328      	adds	r3, #40	; 0x28
 8103d9e:	2100      	movs	r1, #0
 8103da0:	4618      	mov	r0, r3
 8103da2:	f001 fb15 	bl	81053d0 <RCCEx_PLL3_Config>
 8103da6:	4603      	mov	r3, r0
 8103da8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103dac:	e006      	b.n	8103dbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103dae:	2301      	movs	r3, #1
 8103db0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103db4:	e002      	b.n	8103dbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8103db6:	bf00      	nop
 8103db8:	e000      	b.n	8103dbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8103dba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103dc0:	2b00      	cmp	r3, #0
 8103dc2:	d10a      	bne.n	8103dda <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8103dc4:	4b37      	ldr	r3, [pc, #220]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103dc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103dc8:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8103dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103dd2:	4a34      	ldr	r2, [pc, #208]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103dd4:	430b      	orrs	r3, r1
 8103dd6:	6513      	str	r3, [r2, #80]	; 0x50
 8103dd8:	e003      	b.n	8103de2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103dda:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103dde:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8103de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103dea:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8103dee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8103df2:	2300      	movs	r3, #0
 8103df4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8103df8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8103dfc:	460b      	mov	r3, r1
 8103dfe:	4313      	orrs	r3, r2
 8103e00:	d056      	beq.n	8103eb0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8103e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103e06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103e08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103e0c:	d033      	beq.n	8103e76 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8103e0e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103e12:	d82c      	bhi.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103e14:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103e18:	d02f      	beq.n	8103e7a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8103e1a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103e1e:	d826      	bhi.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103e20:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103e24:	d02b      	beq.n	8103e7e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8103e26:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103e2a:	d820      	bhi.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103e2c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103e30:	d012      	beq.n	8103e58 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8103e32:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103e36:	d81a      	bhi.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103e38:	2b00      	cmp	r3, #0
 8103e3a:	d022      	beq.n	8103e82 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8103e3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103e40:	d115      	bne.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103e46:	3308      	adds	r3, #8
 8103e48:	2101      	movs	r1, #1
 8103e4a:	4618      	mov	r0, r3
 8103e4c:	f001 fa0e 	bl	810526c <RCCEx_PLL2_Config>
 8103e50:	4603      	mov	r3, r0
 8103e52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8103e56:	e015      	b.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103e5c:	3328      	adds	r3, #40	; 0x28
 8103e5e:	2101      	movs	r1, #1
 8103e60:	4618      	mov	r0, r3
 8103e62:	f001 fab5 	bl	81053d0 <RCCEx_PLL3_Config>
 8103e66:	4603      	mov	r3, r0
 8103e68:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8103e6c:	e00a      	b.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103e6e:	2301      	movs	r3, #1
 8103e70:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103e74:	e006      	b.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103e76:	bf00      	nop
 8103e78:	e004      	b.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103e7a:	bf00      	nop
 8103e7c:	e002      	b.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103e7e:	bf00      	nop
 8103e80:	e000      	b.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103e82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103e84:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103e88:	2b00      	cmp	r3, #0
 8103e8a:	d10d      	bne.n	8103ea8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8103e8c:	4b05      	ldr	r3, [pc, #20]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103e8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103e90:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8103e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103e98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103e9a:	4a02      	ldr	r2, [pc, #8]	; (8103ea4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103e9c:	430b      	orrs	r3, r1
 8103e9e:	6513      	str	r3, [r2, #80]	; 0x50
 8103ea0:	e006      	b.n	8103eb0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8103ea2:	bf00      	nop
 8103ea4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103eac:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8103eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103eb8:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8103ebc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8103ec0:	2300      	movs	r3, #0
 8103ec2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8103ec6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8103eca:	460b      	mov	r3, r1
 8103ecc:	4313      	orrs	r3, r2
 8103ece:	d055      	beq.n	8103f7c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8103ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103ed4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8103ed8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103edc:	d033      	beq.n	8103f46 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8103ede:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103ee2:	d82c      	bhi.n	8103f3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103ee8:	d02f      	beq.n	8103f4a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8103eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103eee:	d826      	bhi.n	8103f3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103ef0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103ef4:	d02b      	beq.n	8103f4e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8103ef6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103efa:	d820      	bhi.n	8103f3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103efc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103f00:	d012      	beq.n	8103f28 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8103f02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103f06:	d81a      	bhi.n	8103f3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103f08:	2b00      	cmp	r3, #0
 8103f0a:	d022      	beq.n	8103f52 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8103f0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103f10:	d115      	bne.n	8103f3e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103f16:	3308      	adds	r3, #8
 8103f18:	2101      	movs	r1, #1
 8103f1a:	4618      	mov	r0, r3
 8103f1c:	f001 f9a6 	bl	810526c <RCCEx_PLL2_Config>
 8103f20:	4603      	mov	r3, r0
 8103f22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8103f26:	e015      	b.n	8103f54 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103f2c:	3328      	adds	r3, #40	; 0x28
 8103f2e:	2101      	movs	r1, #1
 8103f30:	4618      	mov	r0, r3
 8103f32:	f001 fa4d 	bl	81053d0 <RCCEx_PLL3_Config>
 8103f36:	4603      	mov	r3, r0
 8103f38:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8103f3c:	e00a      	b.n	8103f54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8103f3e:	2301      	movs	r3, #1
 8103f40:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103f44:	e006      	b.n	8103f54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103f46:	bf00      	nop
 8103f48:	e004      	b.n	8103f54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103f4a:	bf00      	nop
 8103f4c:	e002      	b.n	8103f54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103f4e:	bf00      	nop
 8103f50:	e000      	b.n	8103f54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103f52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103f54:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103f58:	2b00      	cmp	r3, #0
 8103f5a:	d10b      	bne.n	8103f74 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8103f5c:	4ba4      	ldr	r3, [pc, #656]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103f60:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8103f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103f68:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8103f6c:	4aa0      	ldr	r2, [pc, #640]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103f6e:	430b      	orrs	r3, r1
 8103f70:	6593      	str	r3, [r2, #88]	; 0x58
 8103f72:	e003      	b.n	8103f7c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103f74:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103f78:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8103f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103f84:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8103f88:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8103f8c:	2300      	movs	r3, #0
 8103f8e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8103f92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8103f96:	460b      	mov	r3, r1
 8103f98:	4313      	orrs	r3, r2
 8103f9a:	d037      	beq.n	810400c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8103f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103fa2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103fa6:	d00e      	beq.n	8103fc6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8103fa8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103fac:	d816      	bhi.n	8103fdc <HAL_RCCEx_PeriphCLKConfig+0x700>
 8103fae:	2b00      	cmp	r3, #0
 8103fb0:	d018      	beq.n	8103fe4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8103fb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103fb6:	d111      	bne.n	8103fdc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103fb8:	4b8d      	ldr	r3, [pc, #564]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103fbc:	4a8c      	ldr	r2, [pc, #560]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103fbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103fc2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8103fc4:	e00f      	b.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103fca:	3308      	adds	r3, #8
 8103fcc:	2101      	movs	r1, #1
 8103fce:	4618      	mov	r0, r3
 8103fd0:	f001 f94c 	bl	810526c <RCCEx_PLL2_Config>
 8103fd4:	4603      	mov	r3, r0
 8103fd6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8103fda:	e004      	b.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103fdc:	2301      	movs	r3, #1
 8103fde:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103fe2:	e000      	b.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8103fe4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103fe6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103fea:	2b00      	cmp	r3, #0
 8103fec:	d10a      	bne.n	8104004 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8103fee:	4b80      	ldr	r3, [pc, #512]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103ff0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103ff2:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8103ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103ffc:	4a7c      	ldr	r2, [pc, #496]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103ffe:	430b      	orrs	r3, r1
 8104000:	6513      	str	r3, [r2, #80]	; 0x50
 8104002:	e003      	b.n	810400c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104004:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104008:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 810400c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104014:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8104018:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 810401c:	2300      	movs	r3, #0
 810401e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8104022:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8104026:	460b      	mov	r3, r1
 8104028:	4313      	orrs	r3, r2
 810402a:	d039      	beq.n	81040a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 810402c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104030:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104032:	2b03      	cmp	r3, #3
 8104034:	d81c      	bhi.n	8104070 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8104036:	a201      	add	r2, pc, #4	; (adr r2, 810403c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8104038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810403c:	08104079 	.word	0x08104079
 8104040:	0810404d 	.word	0x0810404d
 8104044:	0810405b 	.word	0x0810405b
 8104048:	08104079 	.word	0x08104079
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810404c:	4b68      	ldr	r3, [pc, #416]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810404e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104050:	4a67      	ldr	r2, [pc, #412]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104052:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104056:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8104058:	e00f      	b.n	810407a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810405a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810405e:	3308      	adds	r3, #8
 8104060:	2102      	movs	r1, #2
 8104062:	4618      	mov	r0, r3
 8104064:	f001 f902 	bl	810526c <RCCEx_PLL2_Config>
 8104068:	4603      	mov	r3, r0
 810406a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 810406e:	e004      	b.n	810407a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8104070:	2301      	movs	r3, #1
 8104072:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104076:	e000      	b.n	810407a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8104078:	bf00      	nop
    }

    if (ret == HAL_OK)
 810407a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810407e:	2b00      	cmp	r3, #0
 8104080:	d10a      	bne.n	8104098 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8104082:	4b5b      	ldr	r3, [pc, #364]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104086:	f023 0103 	bic.w	r1, r3, #3
 810408a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810408e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104090:	4a57      	ldr	r2, [pc, #348]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104092:	430b      	orrs	r3, r1
 8104094:	64d3      	str	r3, [r2, #76]	; 0x4c
 8104096:	e003      	b.n	81040a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104098:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810409c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81040a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81040a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81040a8:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 81040ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 81040b0:	2300      	movs	r3, #0
 81040b2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 81040b6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 81040ba:	460b      	mov	r3, r1
 81040bc:	4313      	orrs	r3, r2
 81040be:	f000 809f 	beq.w	8104200 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81040c2:	4b4c      	ldr	r3, [pc, #304]	; (81041f4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81040c4:	681b      	ldr	r3, [r3, #0]
 81040c6:	4a4b      	ldr	r2, [pc, #300]	; (81041f4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81040c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81040cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81040ce:	f7fe f8b7 	bl	8102240 <HAL_GetTick>
 81040d2:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81040d6:	e00b      	b.n	81040f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81040d8:	f7fe f8b2 	bl	8102240 <HAL_GetTick>
 81040dc:	4602      	mov	r2, r0
 81040de:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 81040e2:	1ad3      	subs	r3, r2, r3
 81040e4:	2b64      	cmp	r3, #100	; 0x64
 81040e6:	d903      	bls.n	81040f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 81040e8:	2303      	movs	r3, #3
 81040ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81040ee:	e005      	b.n	81040fc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81040f0:	4b40      	ldr	r3, [pc, #256]	; (81041f4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81040f2:	681b      	ldr	r3, [r3, #0]
 81040f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81040f8:	2b00      	cmp	r3, #0
 81040fa:	d0ed      	beq.n	81040d8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 81040fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104100:	2b00      	cmp	r3, #0
 8104102:	d179      	bne.n	81041f8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8104104:	4b3a      	ldr	r3, [pc, #232]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104106:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8104108:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810410c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8104110:	4053      	eors	r3, r2
 8104112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8104116:	2b00      	cmp	r3, #0
 8104118:	d015      	beq.n	8104146 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810411a:	4b35      	ldr	r3, [pc, #212]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810411c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810411e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8104122:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8104126:	4b32      	ldr	r3, [pc, #200]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810412a:	4a31      	ldr	r2, [pc, #196]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810412c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8104130:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8104132:	4b2f      	ldr	r3, [pc, #188]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104136:	4a2e      	ldr	r2, [pc, #184]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104138:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810413c:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810413e:	4a2c      	ldr	r2, [pc, #176]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104140:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8104144:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8104146:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810414a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 810414e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104152:	d118      	bne.n	8104186 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8104154:	f7fe f874 	bl	8102240 <HAL_GetTick>
 8104158:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810415c:	e00d      	b.n	810417a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810415e:	f7fe f86f 	bl	8102240 <HAL_GetTick>
 8104162:	4602      	mov	r2, r0
 8104164:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8104168:	1ad2      	subs	r2, r2, r3
 810416a:	f241 3388 	movw	r3, #5000	; 0x1388
 810416e:	429a      	cmp	r2, r3
 8104170:	d903      	bls.n	810417a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8104172:	2303      	movs	r3, #3
 8104174:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8104178:	e005      	b.n	8104186 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810417a:	4b1d      	ldr	r3, [pc, #116]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810417c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810417e:	f003 0302 	and.w	r3, r3, #2
 8104182:	2b00      	cmp	r3, #0
 8104184:	d0eb      	beq.n	810415e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8104186:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810418a:	2b00      	cmp	r3, #0
 810418c:	d12b      	bne.n	81041e6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810418e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104192:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8104196:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810419a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810419e:	d110      	bne.n	81041c2 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 81041a0:	4b13      	ldr	r3, [pc, #76]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81041a2:	691b      	ldr	r3, [r3, #16]
 81041a4:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 81041a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81041ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81041b0:	091b      	lsrs	r3, r3, #4
 81041b2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81041b6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 81041ba:	4a0d      	ldr	r2, [pc, #52]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81041bc:	430b      	orrs	r3, r1
 81041be:	6113      	str	r3, [r2, #16]
 81041c0:	e005      	b.n	81041ce <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 81041c2:	4b0b      	ldr	r3, [pc, #44]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81041c4:	691b      	ldr	r3, [r3, #16]
 81041c6:	4a0a      	ldr	r2, [pc, #40]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81041c8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 81041cc:	6113      	str	r3, [r2, #16]
 81041ce:	4b08      	ldr	r3, [pc, #32]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81041d0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 81041d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81041d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81041da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81041de:	4a04      	ldr	r2, [pc, #16]	; (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81041e0:	430b      	orrs	r3, r1
 81041e2:	6713      	str	r3, [r2, #112]	; 0x70
 81041e4:	e00c      	b.n	8104200 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81041e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81041ea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 81041ee:	e007      	b.n	8104200 <HAL_RCCEx_PeriphCLKConfig+0x924>
 81041f0:	58024400 	.word	0x58024400
 81041f4:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81041f8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81041fc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8104200:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104208:	f002 0301 	and.w	r3, r2, #1
 810420c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8104210:	2300      	movs	r3, #0
 8104212:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8104216:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 810421a:	460b      	mov	r3, r1
 810421c:	4313      	orrs	r3, r2
 810421e:	f000 8089 	beq.w	8104334 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8104222:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104226:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104228:	2b28      	cmp	r3, #40	; 0x28
 810422a:	d86b      	bhi.n	8104304 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 810422c:	a201      	add	r2, pc, #4	; (adr r2, 8104234 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 810422e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104232:	bf00      	nop
 8104234:	0810430d 	.word	0x0810430d
 8104238:	08104305 	.word	0x08104305
 810423c:	08104305 	.word	0x08104305
 8104240:	08104305 	.word	0x08104305
 8104244:	08104305 	.word	0x08104305
 8104248:	08104305 	.word	0x08104305
 810424c:	08104305 	.word	0x08104305
 8104250:	08104305 	.word	0x08104305
 8104254:	081042d9 	.word	0x081042d9
 8104258:	08104305 	.word	0x08104305
 810425c:	08104305 	.word	0x08104305
 8104260:	08104305 	.word	0x08104305
 8104264:	08104305 	.word	0x08104305
 8104268:	08104305 	.word	0x08104305
 810426c:	08104305 	.word	0x08104305
 8104270:	08104305 	.word	0x08104305
 8104274:	081042ef 	.word	0x081042ef
 8104278:	08104305 	.word	0x08104305
 810427c:	08104305 	.word	0x08104305
 8104280:	08104305 	.word	0x08104305
 8104284:	08104305 	.word	0x08104305
 8104288:	08104305 	.word	0x08104305
 810428c:	08104305 	.word	0x08104305
 8104290:	08104305 	.word	0x08104305
 8104294:	0810430d 	.word	0x0810430d
 8104298:	08104305 	.word	0x08104305
 810429c:	08104305 	.word	0x08104305
 81042a0:	08104305 	.word	0x08104305
 81042a4:	08104305 	.word	0x08104305
 81042a8:	08104305 	.word	0x08104305
 81042ac:	08104305 	.word	0x08104305
 81042b0:	08104305 	.word	0x08104305
 81042b4:	0810430d 	.word	0x0810430d
 81042b8:	08104305 	.word	0x08104305
 81042bc:	08104305 	.word	0x08104305
 81042c0:	08104305 	.word	0x08104305
 81042c4:	08104305 	.word	0x08104305
 81042c8:	08104305 	.word	0x08104305
 81042cc:	08104305 	.word	0x08104305
 81042d0:	08104305 	.word	0x08104305
 81042d4:	0810430d 	.word	0x0810430d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81042d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81042dc:	3308      	adds	r3, #8
 81042de:	2101      	movs	r1, #1
 81042e0:	4618      	mov	r0, r3
 81042e2:	f000 ffc3 	bl	810526c <RCCEx_PLL2_Config>
 81042e6:	4603      	mov	r3, r0
 81042e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81042ec:	e00f      	b.n	810430e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81042ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81042f2:	3328      	adds	r3, #40	; 0x28
 81042f4:	2101      	movs	r1, #1
 81042f6:	4618      	mov	r0, r3
 81042f8:	f001 f86a 	bl	81053d0 <RCCEx_PLL3_Config>
 81042fc:	4603      	mov	r3, r0
 81042fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8104302:	e004      	b.n	810430e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104304:	2301      	movs	r3, #1
 8104306:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810430a:	e000      	b.n	810430e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 810430c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810430e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104312:	2b00      	cmp	r3, #0
 8104314:	d10a      	bne.n	810432c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8104316:	4bbf      	ldr	r3, [pc, #764]	; (8104614 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810431a:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 810431e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104322:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104324:	4abb      	ldr	r2, [pc, #748]	; (8104614 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104326:	430b      	orrs	r3, r1
 8104328:	6553      	str	r3, [r2, #84]	; 0x54
 810432a:	e003      	b.n	8104334 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810432c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104330:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8104334:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104338:	e9d3 2300 	ldrd	r2, r3, [r3]
 810433c:	f002 0302 	and.w	r3, r2, #2
 8104340:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8104344:	2300      	movs	r3, #0
 8104346:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 810434a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 810434e:	460b      	mov	r3, r1
 8104350:	4313      	orrs	r3, r2
 8104352:	d041      	beq.n	81043d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8104354:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104358:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810435a:	2b05      	cmp	r3, #5
 810435c:	d824      	bhi.n	81043a8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 810435e:	a201      	add	r2, pc, #4	; (adr r2, 8104364 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8104360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104364:	081043b1 	.word	0x081043b1
 8104368:	0810437d 	.word	0x0810437d
 810436c:	08104393 	.word	0x08104393
 8104370:	081043b1 	.word	0x081043b1
 8104374:	081043b1 	.word	0x081043b1
 8104378:	081043b1 	.word	0x081043b1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810437c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104380:	3308      	adds	r3, #8
 8104382:	2101      	movs	r1, #1
 8104384:	4618      	mov	r0, r3
 8104386:	f000 ff71 	bl	810526c <RCCEx_PLL2_Config>
 810438a:	4603      	mov	r3, r0
 810438c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8104390:	e00f      	b.n	81043b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104392:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104396:	3328      	adds	r3, #40	; 0x28
 8104398:	2101      	movs	r1, #1
 810439a:	4618      	mov	r0, r3
 810439c:	f001 f818 	bl	81053d0 <RCCEx_PLL3_Config>
 81043a0:	4603      	mov	r3, r0
 81043a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81043a6:	e004      	b.n	81043b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81043a8:	2301      	movs	r3, #1
 81043aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81043ae:	e000      	b.n	81043b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 81043b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81043b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81043b6:	2b00      	cmp	r3, #0
 81043b8:	d10a      	bne.n	81043d0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81043ba:	4b96      	ldr	r3, [pc, #600]	; (8104614 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81043bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81043be:	f023 0107 	bic.w	r1, r3, #7
 81043c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81043c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 81043c8:	4a92      	ldr	r2, [pc, #584]	; (8104614 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81043ca:	430b      	orrs	r3, r1
 81043cc:	6553      	str	r3, [r2, #84]	; 0x54
 81043ce:	e003      	b.n	81043d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81043d0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81043d4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81043d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81043dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81043e0:	f002 0304 	and.w	r3, r2, #4
 81043e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 81043e8:	2300      	movs	r3, #0
 81043ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 81043ee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 81043f2:	460b      	mov	r3, r1
 81043f4:	4313      	orrs	r3, r2
 81043f6:	d044      	beq.n	8104482 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 81043f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81043fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104400:	2b05      	cmp	r3, #5
 8104402:	d825      	bhi.n	8104450 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8104404:	a201      	add	r2, pc, #4	; (adr r2, 810440c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8104406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810440a:	bf00      	nop
 810440c:	08104459 	.word	0x08104459
 8104410:	08104425 	.word	0x08104425
 8104414:	0810443b 	.word	0x0810443b
 8104418:	08104459 	.word	0x08104459
 810441c:	08104459 	.word	0x08104459
 8104420:	08104459 	.word	0x08104459
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104424:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104428:	3308      	adds	r3, #8
 810442a:	2101      	movs	r1, #1
 810442c:	4618      	mov	r0, r3
 810442e:	f000 ff1d 	bl	810526c <RCCEx_PLL2_Config>
 8104432:	4603      	mov	r3, r0
 8104434:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8104438:	e00f      	b.n	810445a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810443a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810443e:	3328      	adds	r3, #40	; 0x28
 8104440:	2101      	movs	r1, #1
 8104442:	4618      	mov	r0, r3
 8104444:	f000 ffc4 	bl	81053d0 <RCCEx_PLL3_Config>
 8104448:	4603      	mov	r3, r0
 810444a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810444e:	e004      	b.n	810445a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104450:	2301      	movs	r3, #1
 8104452:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104456:	e000      	b.n	810445a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8104458:	bf00      	nop
    }

    if (ret == HAL_OK)
 810445a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810445e:	2b00      	cmp	r3, #0
 8104460:	d10b      	bne.n	810447a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8104462:	4b6c      	ldr	r3, [pc, #432]	; (8104614 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104466:	f023 0107 	bic.w	r1, r3, #7
 810446a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810446e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104472:	4a68      	ldr	r2, [pc, #416]	; (8104614 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104474:	430b      	orrs	r3, r1
 8104476:	6593      	str	r3, [r2, #88]	; 0x58
 8104478:	e003      	b.n	8104482 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810447a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810447e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8104482:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104486:	e9d3 2300 	ldrd	r2, r3, [r3]
 810448a:	f002 0320 	and.w	r3, r2, #32
 810448e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8104492:	2300      	movs	r3, #0
 8104494:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8104498:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 810449c:	460b      	mov	r3, r1
 810449e:	4313      	orrs	r3, r2
 81044a0:	d055      	beq.n	810454e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 81044a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81044a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81044aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81044ae:	d033      	beq.n	8104518 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 81044b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81044b4:	d82c      	bhi.n	8104510 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81044b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81044ba:	d02f      	beq.n	810451c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 81044bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81044c0:	d826      	bhi.n	8104510 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81044c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81044c6:	d02b      	beq.n	8104520 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 81044c8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81044cc:	d820      	bhi.n	8104510 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81044ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81044d2:	d012      	beq.n	81044fa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 81044d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81044d8:	d81a      	bhi.n	8104510 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81044da:	2b00      	cmp	r3, #0
 81044dc:	d022      	beq.n	8104524 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 81044de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81044e2:	d115      	bne.n	8104510 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81044e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81044e8:	3308      	adds	r3, #8
 81044ea:	2100      	movs	r1, #0
 81044ec:	4618      	mov	r0, r3
 81044ee:	f000 febd 	bl	810526c <RCCEx_PLL2_Config>
 81044f2:	4603      	mov	r3, r0
 81044f4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81044f8:	e015      	b.n	8104526 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81044fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81044fe:	3328      	adds	r3, #40	; 0x28
 8104500:	2102      	movs	r1, #2
 8104502:	4618      	mov	r0, r3
 8104504:	f000 ff64 	bl	81053d0 <RCCEx_PLL3_Config>
 8104508:	4603      	mov	r3, r0
 810450a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 810450e:	e00a      	b.n	8104526 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104510:	2301      	movs	r3, #1
 8104512:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104516:	e006      	b.n	8104526 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8104518:	bf00      	nop
 810451a:	e004      	b.n	8104526 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810451c:	bf00      	nop
 810451e:	e002      	b.n	8104526 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8104520:	bf00      	nop
 8104522:	e000      	b.n	8104526 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8104524:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104526:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810452a:	2b00      	cmp	r3, #0
 810452c:	d10b      	bne.n	8104546 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 810452e:	4b39      	ldr	r3, [pc, #228]	; (8104614 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104530:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104532:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8104536:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810453a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810453e:	4a35      	ldr	r2, [pc, #212]	; (8104614 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104540:	430b      	orrs	r3, r1
 8104542:	6553      	str	r3, [r2, #84]	; 0x54
 8104544:	e003      	b.n	810454e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104546:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810454a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 810454e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104556:	f002 0340 	and.w	r3, r2, #64	; 0x40
 810455a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 810455e:	2300      	movs	r3, #0
 8104560:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8104564:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8104568:	460b      	mov	r3, r1
 810456a:	4313      	orrs	r3, r2
 810456c:	d058      	beq.n	8104620 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 810456e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104572:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104576:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 810457a:	d033      	beq.n	81045e4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 810457c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8104580:	d82c      	bhi.n	81045dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8104582:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104586:	d02f      	beq.n	81045e8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8104588:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810458c:	d826      	bhi.n	81045dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810458e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104592:	d02b      	beq.n	81045ec <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8104594:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104598:	d820      	bhi.n	81045dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810459a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810459e:	d012      	beq.n	81045c6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 81045a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81045a4:	d81a      	bhi.n	81045dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81045a6:	2b00      	cmp	r3, #0
 81045a8:	d022      	beq.n	81045f0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 81045aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 81045ae:	d115      	bne.n	81045dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81045b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81045b4:	3308      	adds	r3, #8
 81045b6:	2100      	movs	r1, #0
 81045b8:	4618      	mov	r0, r3
 81045ba:	f000 fe57 	bl	810526c <RCCEx_PLL2_Config>
 81045be:	4603      	mov	r3, r0
 81045c0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81045c4:	e015      	b.n	81045f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81045c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81045ca:	3328      	adds	r3, #40	; 0x28
 81045cc:	2102      	movs	r1, #2
 81045ce:	4618      	mov	r0, r3
 81045d0:	f000 fefe 	bl	81053d0 <RCCEx_PLL3_Config>
 81045d4:	4603      	mov	r3, r0
 81045d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81045da:	e00a      	b.n	81045f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81045dc:	2301      	movs	r3, #1
 81045de:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81045e2:	e006      	b.n	81045f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81045e4:	bf00      	nop
 81045e6:	e004      	b.n	81045f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81045e8:	bf00      	nop
 81045ea:	e002      	b.n	81045f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81045ec:	bf00      	nop
 81045ee:	e000      	b.n	81045f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81045f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81045f2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81045f6:	2b00      	cmp	r3, #0
 81045f8:	d10e      	bne.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81045fa:	4b06      	ldr	r3, [pc, #24]	; (8104614 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81045fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81045fe:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8104602:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104606:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810460a:	4a02      	ldr	r2, [pc, #8]	; (8104614 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810460c:	430b      	orrs	r3, r1
 810460e:	6593      	str	r3, [r2, #88]	; 0x58
 8104610:	e006      	b.n	8104620 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8104612:	bf00      	nop
 8104614:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104618:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810461c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8104620:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104628:	f002 0380 	and.w	r3, r2, #128	; 0x80
 810462c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8104630:	2300      	movs	r3, #0
 8104632:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8104636:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 810463a:	460b      	mov	r3, r1
 810463c:	4313      	orrs	r3, r2
 810463e:	d055      	beq.n	81046ec <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8104640:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104644:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104648:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810464c:	d033      	beq.n	81046b6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 810464e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8104652:	d82c      	bhi.n	81046ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8104654:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104658:	d02f      	beq.n	81046ba <HAL_RCCEx_PeriphCLKConfig+0xdde>
 810465a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810465e:	d826      	bhi.n	81046ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8104660:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8104664:	d02b      	beq.n	81046be <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8104666:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 810466a:	d820      	bhi.n	81046ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 810466c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104670:	d012      	beq.n	8104698 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8104672:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104676:	d81a      	bhi.n	81046ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8104678:	2b00      	cmp	r3, #0
 810467a:	d022      	beq.n	81046c2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 810467c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104680:	d115      	bne.n	81046ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104682:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104686:	3308      	adds	r3, #8
 8104688:	2100      	movs	r1, #0
 810468a:	4618      	mov	r0, r3
 810468c:	f000 fdee 	bl	810526c <RCCEx_PLL2_Config>
 8104690:	4603      	mov	r3, r0
 8104692:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8104696:	e015      	b.n	81046c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104698:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810469c:	3328      	adds	r3, #40	; 0x28
 810469e:	2102      	movs	r1, #2
 81046a0:	4618      	mov	r0, r3
 81046a2:	f000 fe95 	bl	81053d0 <RCCEx_PLL3_Config>
 81046a6:	4603      	mov	r3, r0
 81046a8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 81046ac:	e00a      	b.n	81046c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81046ae:	2301      	movs	r3, #1
 81046b0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81046b4:	e006      	b.n	81046c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81046b6:	bf00      	nop
 81046b8:	e004      	b.n	81046c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81046ba:	bf00      	nop
 81046bc:	e002      	b.n	81046c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81046be:	bf00      	nop
 81046c0:	e000      	b.n	81046c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81046c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81046c4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81046c8:	2b00      	cmp	r3, #0
 81046ca:	d10b      	bne.n	81046e4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81046cc:	4ba1      	ldr	r3, [pc, #644]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81046ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81046d0:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 81046d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81046d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81046dc:	4a9d      	ldr	r2, [pc, #628]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81046de:	430b      	orrs	r3, r1
 81046e0:	6593      	str	r3, [r2, #88]	; 0x58
 81046e2:	e003      	b.n	81046ec <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81046e4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81046e8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 81046ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81046f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81046f4:	f002 0308 	and.w	r3, r2, #8
 81046f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 81046fc:	2300      	movs	r3, #0
 81046fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8104702:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8104706:	460b      	mov	r3, r1
 8104708:	4313      	orrs	r3, r2
 810470a:	d01e      	beq.n	810474a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 810470c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104710:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104714:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104718:	d10c      	bne.n	8104734 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 810471a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810471e:	3328      	adds	r3, #40	; 0x28
 8104720:	2102      	movs	r1, #2
 8104722:	4618      	mov	r0, r3
 8104724:	f000 fe54 	bl	81053d0 <RCCEx_PLL3_Config>
 8104728:	4603      	mov	r3, r0
 810472a:	2b00      	cmp	r3, #0
 810472c:	d002      	beq.n	8104734 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 810472e:	2301      	movs	r3, #1
 8104730:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8104734:	4b87      	ldr	r3, [pc, #540]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104738:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 810473c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104740:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104744:	4a83      	ldr	r2, [pc, #524]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104746:	430b      	orrs	r3, r1
 8104748:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810474a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810474e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104752:	f002 0310 	and.w	r3, r2, #16
 8104756:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 810475a:	2300      	movs	r3, #0
 810475c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8104760:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8104764:	460b      	mov	r3, r1
 8104766:	4313      	orrs	r3, r2
 8104768:	d01e      	beq.n	81047a8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 810476a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810476e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8104772:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104776:	d10c      	bne.n	8104792 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104778:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810477c:	3328      	adds	r3, #40	; 0x28
 810477e:	2102      	movs	r1, #2
 8104780:	4618      	mov	r0, r3
 8104782:	f000 fe25 	bl	81053d0 <RCCEx_PLL3_Config>
 8104786:	4603      	mov	r3, r0
 8104788:	2b00      	cmp	r3, #0
 810478a:	d002      	beq.n	8104792 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 810478c:	2301      	movs	r3, #1
 810478e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8104792:	4b70      	ldr	r3, [pc, #448]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104796:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 810479a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810479e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81047a2:	4a6c      	ldr	r2, [pc, #432]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81047a4:	430b      	orrs	r3, r1
 81047a6:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81047a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81047ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 81047b0:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 81047b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 81047b8:	2300      	movs	r3, #0
 81047ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 81047be:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 81047c2:	460b      	mov	r3, r1
 81047c4:	4313      	orrs	r3, r2
 81047c6:	d03e      	beq.n	8104846 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 81047c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81047cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81047d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81047d4:	d022      	beq.n	810481c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 81047d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81047da:	d81b      	bhi.n	8104814 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 81047dc:	2b00      	cmp	r3, #0
 81047de:	d003      	beq.n	81047e8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 81047e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81047e4:	d00b      	beq.n	81047fe <HAL_RCCEx_PeriphCLKConfig+0xf22>
 81047e6:	e015      	b.n	8104814 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81047e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81047ec:	3308      	adds	r3, #8
 81047ee:	2100      	movs	r1, #0
 81047f0:	4618      	mov	r0, r3
 81047f2:	f000 fd3b 	bl	810526c <RCCEx_PLL2_Config>
 81047f6:	4603      	mov	r3, r0
 81047f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 81047fc:	e00f      	b.n	810481e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81047fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104802:	3328      	adds	r3, #40	; 0x28
 8104804:	2102      	movs	r1, #2
 8104806:	4618      	mov	r0, r3
 8104808:	f000 fde2 	bl	81053d0 <RCCEx_PLL3_Config>
 810480c:	4603      	mov	r3, r0
 810480e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8104812:	e004      	b.n	810481e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104814:	2301      	movs	r3, #1
 8104816:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810481a:	e000      	b.n	810481e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 810481c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810481e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104822:	2b00      	cmp	r3, #0
 8104824:	d10b      	bne.n	810483e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8104826:	4b4b      	ldr	r3, [pc, #300]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810482a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 810482e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104832:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104836:	4a47      	ldr	r2, [pc, #284]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104838:	430b      	orrs	r3, r1
 810483a:	6593      	str	r3, [r2, #88]	; 0x58
 810483c:	e003      	b.n	8104846 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810483e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104842:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8104846:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810484a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810484e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8104852:	67bb      	str	r3, [r7, #120]	; 0x78
 8104854:	2300      	movs	r3, #0
 8104856:	67fb      	str	r3, [r7, #124]	; 0x7c
 8104858:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 810485c:	460b      	mov	r3, r1
 810485e:	4313      	orrs	r3, r2
 8104860:	d03b      	beq.n	81048da <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8104862:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810486a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810486e:	d01f      	beq.n	81048b0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8104870:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104874:	d818      	bhi.n	81048a8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8104876:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810487a:	d003      	beq.n	8104884 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 810487c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104880:	d007      	beq.n	8104892 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8104882:	e011      	b.n	81048a8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104884:	4b33      	ldr	r3, [pc, #204]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104888:	4a32      	ldr	r2, [pc, #200]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810488a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810488e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8104890:	e00f      	b.n	81048b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104892:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104896:	3328      	adds	r3, #40	; 0x28
 8104898:	2101      	movs	r1, #1
 810489a:	4618      	mov	r0, r3
 810489c:	f000 fd98 	bl	81053d0 <RCCEx_PLL3_Config>
 81048a0:	4603      	mov	r3, r0
 81048a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 81048a6:	e004      	b.n	81048b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81048a8:	2301      	movs	r3, #1
 81048aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81048ae:	e000      	b.n	81048b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 81048b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81048b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81048b6:	2b00      	cmp	r3, #0
 81048b8:	d10b      	bne.n	81048d2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 81048ba:	4b26      	ldr	r3, [pc, #152]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81048bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81048be:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 81048c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81048c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81048ca:	4a22      	ldr	r2, [pc, #136]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81048cc:	430b      	orrs	r3, r1
 81048ce:	6553      	str	r3, [r2, #84]	; 0x54
 81048d0:	e003      	b.n	81048da <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81048d2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81048d6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81048da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81048de:	e9d3 2300 	ldrd	r2, r3, [r3]
 81048e2:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 81048e6:	673b      	str	r3, [r7, #112]	; 0x70
 81048e8:	2300      	movs	r3, #0
 81048ea:	677b      	str	r3, [r7, #116]	; 0x74
 81048ec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 81048f0:	460b      	mov	r3, r1
 81048f2:	4313      	orrs	r3, r2
 81048f4:	d034      	beq.n	8104960 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 81048f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81048fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81048fc:	2b00      	cmp	r3, #0
 81048fe:	d003      	beq.n	8104908 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8104900:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104904:	d007      	beq.n	8104916 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8104906:	e011      	b.n	810492c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104908:	4b12      	ldr	r3, [pc, #72]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810490a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810490c:	4a11      	ldr	r2, [pc, #68]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810490e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104912:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8104914:	e00e      	b.n	8104934 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104916:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810491a:	3308      	adds	r3, #8
 810491c:	2102      	movs	r1, #2
 810491e:	4618      	mov	r0, r3
 8104920:	f000 fca4 	bl	810526c <RCCEx_PLL2_Config>
 8104924:	4603      	mov	r3, r0
 8104926:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 810492a:	e003      	b.n	8104934 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 810492c:	2301      	movs	r3, #1
 810492e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104932:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104934:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104938:	2b00      	cmp	r3, #0
 810493a:	d10d      	bne.n	8104958 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 810493c:	4b05      	ldr	r3, [pc, #20]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810493e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104940:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8104944:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104948:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810494a:	4a02      	ldr	r2, [pc, #8]	; (8104954 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810494c:	430b      	orrs	r3, r1
 810494e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8104950:	e006      	b.n	8104960 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8104952:	bf00      	nop
 8104954:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104958:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810495c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8104960:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104968:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 810496c:	66bb      	str	r3, [r7, #104]	; 0x68
 810496e:	2300      	movs	r3, #0
 8104970:	66fb      	str	r3, [r7, #108]	; 0x6c
 8104972:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8104976:	460b      	mov	r3, r1
 8104978:	4313      	orrs	r3, r2
 810497a:	d00c      	beq.n	8104996 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 810497c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104980:	3328      	adds	r3, #40	; 0x28
 8104982:	2102      	movs	r1, #2
 8104984:	4618      	mov	r0, r3
 8104986:	f000 fd23 	bl	81053d0 <RCCEx_PLL3_Config>
 810498a:	4603      	mov	r3, r0
 810498c:	2b00      	cmp	r3, #0
 810498e:	d002      	beq.n	8104996 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8104990:	2301      	movs	r3, #1
 8104992:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8104996:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810499a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810499e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 81049a2:	663b      	str	r3, [r7, #96]	; 0x60
 81049a4:	2300      	movs	r3, #0
 81049a6:	667b      	str	r3, [r7, #100]	; 0x64
 81049a8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 81049ac:	460b      	mov	r3, r1
 81049ae:	4313      	orrs	r3, r2
 81049b0:	d038      	beq.n	8104a24 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 81049b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81049b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81049ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81049be:	d018      	beq.n	81049f2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 81049c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81049c4:	d811      	bhi.n	81049ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 81049c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81049ca:	d014      	beq.n	81049f6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 81049cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81049d0:	d80b      	bhi.n	81049ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 81049d2:	2b00      	cmp	r3, #0
 81049d4:	d011      	beq.n	81049fa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 81049d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81049da:	d106      	bne.n	81049ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81049dc:	4bc3      	ldr	r3, [pc, #780]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81049de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81049e0:	4ac2      	ldr	r2, [pc, #776]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81049e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81049e6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 81049e8:	e008      	b.n	81049fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81049ea:	2301      	movs	r3, #1
 81049ec:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81049f0:	e004      	b.n	81049fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81049f2:	bf00      	nop
 81049f4:	e002      	b.n	81049fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81049f6:	bf00      	nop
 81049f8:	e000      	b.n	81049fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81049fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 81049fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104a00:	2b00      	cmp	r3, #0
 8104a02:	d10b      	bne.n	8104a1c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8104a04:	4bb9      	ldr	r3, [pc, #740]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104a08:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8104a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104a14:	4ab5      	ldr	r2, [pc, #724]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104a16:	430b      	orrs	r3, r1
 8104a18:	6553      	str	r3, [r2, #84]	; 0x54
 8104a1a:	e003      	b.n	8104a24 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104a1c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104a20:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8104a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104a2c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8104a30:	65bb      	str	r3, [r7, #88]	; 0x58
 8104a32:	2300      	movs	r3, #0
 8104a34:	65fb      	str	r3, [r7, #92]	; 0x5c
 8104a36:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8104a3a:	460b      	mov	r3, r1
 8104a3c:	4313      	orrs	r3, r2
 8104a3e:	d009      	beq.n	8104a54 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8104a40:	4baa      	ldr	r3, [pc, #680]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104a42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104a44:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8104a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8104a4e:	4aa7      	ldr	r2, [pc, #668]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104a50:	430b      	orrs	r3, r1
 8104a52:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8104a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104a5c:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8104a60:	653b      	str	r3, [r7, #80]	; 0x50
 8104a62:	2300      	movs	r3, #0
 8104a64:	657b      	str	r3, [r7, #84]	; 0x54
 8104a66:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8104a6a:	460b      	mov	r3, r1
 8104a6c:	4313      	orrs	r3, r2
 8104a6e:	d00a      	beq.n	8104a86 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8104a70:	4b9e      	ldr	r3, [pc, #632]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104a72:	691b      	ldr	r3, [r3, #16]
 8104a74:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8104a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a7c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8104a80:	4a9a      	ldr	r2, [pc, #616]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104a82:	430b      	orrs	r3, r1
 8104a84:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8104a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104a8e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8104a92:	64bb      	str	r3, [r7, #72]	; 0x48
 8104a94:	2300      	movs	r3, #0
 8104a96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8104a98:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8104a9c:	460b      	mov	r3, r1
 8104a9e:	4313      	orrs	r3, r2
 8104aa0:	d009      	beq.n	8104ab6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8104aa2:	4b92      	ldr	r3, [pc, #584]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104aa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104aa6:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8104aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104aae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104ab0:	4a8e      	ldr	r2, [pc, #568]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104ab2:	430b      	orrs	r3, r1
 8104ab4:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8104ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104abe:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8104ac2:	643b      	str	r3, [r7, #64]	; 0x40
 8104ac4:	2300      	movs	r3, #0
 8104ac6:	647b      	str	r3, [r7, #68]	; 0x44
 8104ac8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8104acc:	460b      	mov	r3, r1
 8104ace:	4313      	orrs	r3, r2
 8104ad0:	d00e      	beq.n	8104af0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8104ad2:	4b86      	ldr	r3, [pc, #536]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104ad4:	691b      	ldr	r3, [r3, #16]
 8104ad6:	4a85      	ldr	r2, [pc, #532]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104ad8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8104adc:	6113      	str	r3, [r2, #16]
 8104ade:	4b83      	ldr	r3, [pc, #524]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104ae0:	6919      	ldr	r1, [r3, #16]
 8104ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ae6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8104aea:	4a80      	ldr	r2, [pc, #512]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104aec:	430b      	orrs	r3, r1
 8104aee:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8104af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104af8:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8104afc:	63bb      	str	r3, [r7, #56]	; 0x38
 8104afe:	2300      	movs	r3, #0
 8104b00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104b02:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8104b06:	460b      	mov	r3, r1
 8104b08:	4313      	orrs	r3, r2
 8104b0a:	d009      	beq.n	8104b20 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8104b0c:	4b77      	ldr	r3, [pc, #476]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104b0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104b10:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8104b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b1a:	4a74      	ldr	r2, [pc, #464]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104b1c:	430b      	orrs	r3, r1
 8104b1e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8104b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104b28:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8104b2c:	633b      	str	r3, [r7, #48]	; 0x30
 8104b2e:	2300      	movs	r3, #0
 8104b30:	637b      	str	r3, [r7, #52]	; 0x34
 8104b32:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8104b36:	460b      	mov	r3, r1
 8104b38:	4313      	orrs	r3, r2
 8104b3a:	d00a      	beq.n	8104b52 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8104b3c:	4b6b      	ldr	r3, [pc, #428]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b40:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8104b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8104b4c:	4a67      	ldr	r2, [pc, #412]	; (8104cec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104b4e:	430b      	orrs	r3, r1
 8104b50:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8104b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104b5a:	2100      	movs	r1, #0
 8104b5c:	62b9      	str	r1, [r7, #40]	; 0x28
 8104b5e:	f003 0301 	and.w	r3, r3, #1
 8104b62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8104b64:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8104b68:	460b      	mov	r3, r1
 8104b6a:	4313      	orrs	r3, r2
 8104b6c:	d011      	beq.n	8104b92 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b72:	3308      	adds	r3, #8
 8104b74:	2100      	movs	r1, #0
 8104b76:	4618      	mov	r0, r3
 8104b78:	f000 fb78 	bl	810526c <RCCEx_PLL2_Config>
 8104b7c:	4603      	mov	r3, r0
 8104b7e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8104b82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104b86:	2b00      	cmp	r3, #0
 8104b88:	d003      	beq.n	8104b92 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104b8e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8104b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104b9a:	2100      	movs	r1, #0
 8104b9c:	6239      	str	r1, [r7, #32]
 8104b9e:	f003 0302 	and.w	r3, r3, #2
 8104ba2:	627b      	str	r3, [r7, #36]	; 0x24
 8104ba4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8104ba8:	460b      	mov	r3, r1
 8104baa:	4313      	orrs	r3, r2
 8104bac:	d011      	beq.n	8104bd2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104bb2:	3308      	adds	r3, #8
 8104bb4:	2101      	movs	r1, #1
 8104bb6:	4618      	mov	r0, r3
 8104bb8:	f000 fb58 	bl	810526c <RCCEx_PLL2_Config>
 8104bbc:	4603      	mov	r3, r0
 8104bbe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8104bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104bc6:	2b00      	cmp	r3, #0
 8104bc8:	d003      	beq.n	8104bd2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104bca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104bce:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8104bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104bda:	2100      	movs	r1, #0
 8104bdc:	61b9      	str	r1, [r7, #24]
 8104bde:	f003 0304 	and.w	r3, r3, #4
 8104be2:	61fb      	str	r3, [r7, #28]
 8104be4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8104be8:	460b      	mov	r3, r1
 8104bea:	4313      	orrs	r3, r2
 8104bec:	d011      	beq.n	8104c12 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104bf2:	3308      	adds	r3, #8
 8104bf4:	2102      	movs	r1, #2
 8104bf6:	4618      	mov	r0, r3
 8104bf8:	f000 fb38 	bl	810526c <RCCEx_PLL2_Config>
 8104bfc:	4603      	mov	r3, r0
 8104bfe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8104c02:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104c06:	2b00      	cmp	r3, #0
 8104c08:	d003      	beq.n	8104c12 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c0a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104c0e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8104c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104c1a:	2100      	movs	r1, #0
 8104c1c:	6139      	str	r1, [r7, #16]
 8104c1e:	f003 0308 	and.w	r3, r3, #8
 8104c22:	617b      	str	r3, [r7, #20]
 8104c24:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8104c28:	460b      	mov	r3, r1
 8104c2a:	4313      	orrs	r3, r2
 8104c2c:	d011      	beq.n	8104c52 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c32:	3328      	adds	r3, #40	; 0x28
 8104c34:	2100      	movs	r1, #0
 8104c36:	4618      	mov	r0, r3
 8104c38:	f000 fbca 	bl	81053d0 <RCCEx_PLL3_Config>
 8104c3c:	4603      	mov	r3, r0
 8104c3e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8104c42:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104c46:	2b00      	cmp	r3, #0
 8104c48:	d003      	beq.n	8104c52 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c4a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104c4e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8104c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104c5a:	2100      	movs	r1, #0
 8104c5c:	60b9      	str	r1, [r7, #8]
 8104c5e:	f003 0310 	and.w	r3, r3, #16
 8104c62:	60fb      	str	r3, [r7, #12]
 8104c64:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8104c68:	460b      	mov	r3, r1
 8104c6a:	4313      	orrs	r3, r2
 8104c6c:	d011      	beq.n	8104c92 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c72:	3328      	adds	r3, #40	; 0x28
 8104c74:	2101      	movs	r1, #1
 8104c76:	4618      	mov	r0, r3
 8104c78:	f000 fbaa 	bl	81053d0 <RCCEx_PLL3_Config>
 8104c7c:	4603      	mov	r3, r0
 8104c7e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8104c82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104c86:	2b00      	cmp	r3, #0
 8104c88:	d003      	beq.n	8104c92 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c8a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104c8e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8104c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104c9a:	2100      	movs	r1, #0
 8104c9c:	6039      	str	r1, [r7, #0]
 8104c9e:	f003 0320 	and.w	r3, r3, #32
 8104ca2:	607b      	str	r3, [r7, #4]
 8104ca4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8104ca8:	460b      	mov	r3, r1
 8104caa:	4313      	orrs	r3, r2
 8104cac:	d011      	beq.n	8104cd2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104cb2:	3328      	adds	r3, #40	; 0x28
 8104cb4:	2102      	movs	r1, #2
 8104cb6:	4618      	mov	r0, r3
 8104cb8:	f000 fb8a 	bl	81053d0 <RCCEx_PLL3_Config>
 8104cbc:	4603      	mov	r3, r0
 8104cbe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8104cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104cc6:	2b00      	cmp	r3, #0
 8104cc8:	d003      	beq.n	8104cd2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104cca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104cce:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8104cd2:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8104cd6:	2b00      	cmp	r3, #0
 8104cd8:	d101      	bne.n	8104cde <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8104cda:	2300      	movs	r3, #0
 8104cdc:	e000      	b.n	8104ce0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8104cde:	2301      	movs	r3, #1
}
 8104ce0:	4618      	mov	r0, r3
 8104ce2:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8104ce6:	46bd      	mov	sp, r7
 8104ce8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8104cec:	58024400 	.word	0x58024400

08104cf0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8104cf0:	b580      	push	{r7, lr}
 8104cf2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8104cf4:	f7fe fd94 	bl	8103820 <HAL_RCC_GetHCLKFreq>
 8104cf8:	4602      	mov	r2, r0
 8104cfa:	4b06      	ldr	r3, [pc, #24]	; (8104d14 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8104cfc:	6a1b      	ldr	r3, [r3, #32]
 8104cfe:	091b      	lsrs	r3, r3, #4
 8104d00:	f003 0307 	and.w	r3, r3, #7
 8104d04:	4904      	ldr	r1, [pc, #16]	; (8104d18 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8104d06:	5ccb      	ldrb	r3, [r1, r3]
 8104d08:	f003 031f 	and.w	r3, r3, #31
 8104d0c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8104d10:	4618      	mov	r0, r3
 8104d12:	bd80      	pop	{r7, pc}
 8104d14:	58024400 	.word	0x58024400
 8104d18:	0810b824 	.word	0x0810b824

08104d1c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8104d1c:	b480      	push	{r7}
 8104d1e:	b089      	sub	sp, #36	; 0x24
 8104d20:	af00      	add	r7, sp, #0
 8104d22:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104d24:	4ba1      	ldr	r3, [pc, #644]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104d28:	f003 0303 	and.w	r3, r3, #3
 8104d2c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8104d2e:	4b9f      	ldr	r3, [pc, #636]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104d32:	0b1b      	lsrs	r3, r3, #12
 8104d34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104d38:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8104d3a:	4b9c      	ldr	r3, [pc, #624]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104d3e:	091b      	lsrs	r3, r3, #4
 8104d40:	f003 0301 	and.w	r3, r3, #1
 8104d44:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8104d46:	4b99      	ldr	r3, [pc, #612]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104d4a:	08db      	lsrs	r3, r3, #3
 8104d4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104d50:	693a      	ldr	r2, [r7, #16]
 8104d52:	fb02 f303 	mul.w	r3, r2, r3
 8104d56:	ee07 3a90 	vmov	s15, r3
 8104d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104d5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8104d62:	697b      	ldr	r3, [r7, #20]
 8104d64:	2b00      	cmp	r3, #0
 8104d66:	f000 8111 	beq.w	8104f8c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8104d6a:	69bb      	ldr	r3, [r7, #24]
 8104d6c:	2b02      	cmp	r3, #2
 8104d6e:	f000 8083 	beq.w	8104e78 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8104d72:	69bb      	ldr	r3, [r7, #24]
 8104d74:	2b02      	cmp	r3, #2
 8104d76:	f200 80a1 	bhi.w	8104ebc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8104d7a:	69bb      	ldr	r3, [r7, #24]
 8104d7c:	2b00      	cmp	r3, #0
 8104d7e:	d003      	beq.n	8104d88 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8104d80:	69bb      	ldr	r3, [r7, #24]
 8104d82:	2b01      	cmp	r3, #1
 8104d84:	d056      	beq.n	8104e34 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8104d86:	e099      	b.n	8104ebc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104d88:	4b88      	ldr	r3, [pc, #544]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104d8a:	681b      	ldr	r3, [r3, #0]
 8104d8c:	f003 0320 	and.w	r3, r3, #32
 8104d90:	2b00      	cmp	r3, #0
 8104d92:	d02d      	beq.n	8104df0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104d94:	4b85      	ldr	r3, [pc, #532]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104d96:	681b      	ldr	r3, [r3, #0]
 8104d98:	08db      	lsrs	r3, r3, #3
 8104d9a:	f003 0303 	and.w	r3, r3, #3
 8104d9e:	4a84      	ldr	r2, [pc, #528]	; (8104fb0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8104da0:	fa22 f303 	lsr.w	r3, r2, r3
 8104da4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104da6:	68bb      	ldr	r3, [r7, #8]
 8104da8:	ee07 3a90 	vmov	s15, r3
 8104dac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104db0:	697b      	ldr	r3, [r7, #20]
 8104db2:	ee07 3a90 	vmov	s15, r3
 8104db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104dba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104dbe:	4b7b      	ldr	r3, [pc, #492]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104dc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104dc6:	ee07 3a90 	vmov	s15, r3
 8104dca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104dce:	ed97 6a03 	vldr	s12, [r7, #12]
 8104dd2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8104fb4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104dd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104dda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104dde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104de2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104dea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8104dee:	e087      	b.n	8104f00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104df0:	697b      	ldr	r3, [r7, #20]
 8104df2:	ee07 3a90 	vmov	s15, r3
 8104df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104dfa:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8104fb8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8104dfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104e02:	4b6a      	ldr	r3, [pc, #424]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104e06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104e0a:	ee07 3a90 	vmov	s15, r3
 8104e0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104e12:	ed97 6a03 	vldr	s12, [r7, #12]
 8104e16:	eddf 5a67 	vldr	s11, [pc, #412]	; 8104fb4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104e1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104e1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104e22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104e26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104e2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104e32:	e065      	b.n	8104f00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104e34:	697b      	ldr	r3, [r7, #20]
 8104e36:	ee07 3a90 	vmov	s15, r3
 8104e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104e3e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8104fbc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104e42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104e46:	4b59      	ldr	r3, [pc, #356]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104e4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104e4e:	ee07 3a90 	vmov	s15, r3
 8104e52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104e56:	ed97 6a03 	vldr	s12, [r7, #12]
 8104e5a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8104fb4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104e5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104e62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104e66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104e6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104e72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104e76:	e043      	b.n	8104f00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104e78:	697b      	ldr	r3, [r7, #20]
 8104e7a:	ee07 3a90 	vmov	s15, r3
 8104e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104e82:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8104fc0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8104e86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104e8a:	4b48      	ldr	r3, [pc, #288]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104e92:	ee07 3a90 	vmov	s15, r3
 8104e96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104e9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8104e9e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8104fb4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104ea2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104ea6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104eaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104eae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104eb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104eba:	e021      	b.n	8104f00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104ebc:	697b      	ldr	r3, [r7, #20]
 8104ebe:	ee07 3a90 	vmov	s15, r3
 8104ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104ec6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8104fbc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104ece:	4b37      	ldr	r3, [pc, #220]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104ed6:	ee07 3a90 	vmov	s15, r3
 8104eda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ede:	ed97 6a03 	vldr	s12, [r7, #12]
 8104ee2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8104fb4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104ee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104eea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104eee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104ef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104efa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104efe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8104f00:	4b2a      	ldr	r3, [pc, #168]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104f04:	0a5b      	lsrs	r3, r3, #9
 8104f06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104f0a:	ee07 3a90 	vmov	s15, r3
 8104f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104f12:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104f16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104f1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8104f1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104f22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104f26:	ee17 2a90 	vmov	r2, s15
 8104f2a:	687b      	ldr	r3, [r7, #4]
 8104f2c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8104f2e:	4b1f      	ldr	r3, [pc, #124]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104f32:	0c1b      	lsrs	r3, r3, #16
 8104f34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104f38:	ee07 3a90 	vmov	s15, r3
 8104f3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104f40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104f44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104f48:	edd7 6a07 	vldr	s13, [r7, #28]
 8104f4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104f50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104f54:	ee17 2a90 	vmov	r2, s15
 8104f58:	687b      	ldr	r3, [r7, #4]
 8104f5a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8104f5c:	4b13      	ldr	r3, [pc, #76]	; (8104fac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104f60:	0e1b      	lsrs	r3, r3, #24
 8104f62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104f66:	ee07 3a90 	vmov	s15, r3
 8104f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104f6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104f72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104f76:	edd7 6a07 	vldr	s13, [r7, #28]
 8104f7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104f82:	ee17 2a90 	vmov	r2, s15
 8104f86:	687b      	ldr	r3, [r7, #4]
 8104f88:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8104f8a:	e008      	b.n	8104f9e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8104f8c:	687b      	ldr	r3, [r7, #4]
 8104f8e:	2200      	movs	r2, #0
 8104f90:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8104f92:	687b      	ldr	r3, [r7, #4]
 8104f94:	2200      	movs	r2, #0
 8104f96:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8104f98:	687b      	ldr	r3, [r7, #4]
 8104f9a:	2200      	movs	r2, #0
 8104f9c:	609a      	str	r2, [r3, #8]
}
 8104f9e:	bf00      	nop
 8104fa0:	3724      	adds	r7, #36	; 0x24
 8104fa2:	46bd      	mov	sp, r7
 8104fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104fa8:	4770      	bx	lr
 8104faa:	bf00      	nop
 8104fac:	58024400 	.word	0x58024400
 8104fb0:	03d09000 	.word	0x03d09000
 8104fb4:	46000000 	.word	0x46000000
 8104fb8:	4c742400 	.word	0x4c742400
 8104fbc:	4a742400 	.word	0x4a742400
 8104fc0:	4af42400 	.word	0x4af42400

08104fc4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8104fc4:	b480      	push	{r7}
 8104fc6:	b089      	sub	sp, #36	; 0x24
 8104fc8:	af00      	add	r7, sp, #0
 8104fca:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104fcc:	4ba1      	ldr	r3, [pc, #644]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104fd0:	f003 0303 	and.w	r3, r3, #3
 8104fd4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8104fd6:	4b9f      	ldr	r3, [pc, #636]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104fda:	0d1b      	lsrs	r3, r3, #20
 8104fdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104fe0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8104fe2:	4b9c      	ldr	r3, [pc, #624]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104fe6:	0a1b      	lsrs	r3, r3, #8
 8104fe8:	f003 0301 	and.w	r3, r3, #1
 8104fec:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8104fee:	4b99      	ldr	r3, [pc, #612]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104ff2:	08db      	lsrs	r3, r3, #3
 8104ff4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104ff8:	693a      	ldr	r2, [r7, #16]
 8104ffa:	fb02 f303 	mul.w	r3, r2, r3
 8104ffe:	ee07 3a90 	vmov	s15, r3
 8105002:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105006:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 810500a:	697b      	ldr	r3, [r7, #20]
 810500c:	2b00      	cmp	r3, #0
 810500e:	f000 8111 	beq.w	8105234 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8105012:	69bb      	ldr	r3, [r7, #24]
 8105014:	2b02      	cmp	r3, #2
 8105016:	f000 8083 	beq.w	8105120 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 810501a:	69bb      	ldr	r3, [r7, #24]
 810501c:	2b02      	cmp	r3, #2
 810501e:	f200 80a1 	bhi.w	8105164 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8105022:	69bb      	ldr	r3, [r7, #24]
 8105024:	2b00      	cmp	r3, #0
 8105026:	d003      	beq.n	8105030 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8105028:	69bb      	ldr	r3, [r7, #24]
 810502a:	2b01      	cmp	r3, #1
 810502c:	d056      	beq.n	81050dc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 810502e:	e099      	b.n	8105164 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105030:	4b88      	ldr	r3, [pc, #544]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105032:	681b      	ldr	r3, [r3, #0]
 8105034:	f003 0320 	and.w	r3, r3, #32
 8105038:	2b00      	cmp	r3, #0
 810503a:	d02d      	beq.n	8105098 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810503c:	4b85      	ldr	r3, [pc, #532]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810503e:	681b      	ldr	r3, [r3, #0]
 8105040:	08db      	lsrs	r3, r3, #3
 8105042:	f003 0303 	and.w	r3, r3, #3
 8105046:	4a84      	ldr	r2, [pc, #528]	; (8105258 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8105048:	fa22 f303 	lsr.w	r3, r2, r3
 810504c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810504e:	68bb      	ldr	r3, [r7, #8]
 8105050:	ee07 3a90 	vmov	s15, r3
 8105054:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105058:	697b      	ldr	r3, [r7, #20]
 810505a:	ee07 3a90 	vmov	s15, r3
 810505e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105066:	4b7b      	ldr	r3, [pc, #492]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810506a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810506e:	ee07 3a90 	vmov	s15, r3
 8105072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105076:	ed97 6a03 	vldr	s12, [r7, #12]
 810507a:	eddf 5a78 	vldr	s11, [pc, #480]	; 810525c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810507e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105086:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810508a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810508e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105092:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8105096:	e087      	b.n	81051a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105098:	697b      	ldr	r3, [r7, #20]
 810509a:	ee07 3a90 	vmov	s15, r3
 810509e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81050a2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8105260 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 81050a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81050aa:	4b6a      	ldr	r3, [pc, #424]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81050ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81050ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81050b2:	ee07 3a90 	vmov	s15, r3
 81050b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81050ba:	ed97 6a03 	vldr	s12, [r7, #12]
 81050be:	eddf 5a67 	vldr	s11, [pc, #412]	; 810525c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81050c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81050c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81050ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81050ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81050d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81050d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81050da:	e065      	b.n	81051a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81050dc:	697b      	ldr	r3, [r7, #20]
 81050de:	ee07 3a90 	vmov	s15, r3
 81050e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81050e6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8105264 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81050ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81050ee:	4b59      	ldr	r3, [pc, #356]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81050f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81050f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81050f6:	ee07 3a90 	vmov	s15, r3
 81050fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81050fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8105102:	eddf 5a56 	vldr	s11, [pc, #344]	; 810525c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810510a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810510e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105116:	ee67 7a27 	vmul.f32	s15, s14, s15
 810511a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810511e:	e043      	b.n	81051a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105120:	697b      	ldr	r3, [r7, #20]
 8105122:	ee07 3a90 	vmov	s15, r3
 8105126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810512a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8105268 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 810512e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105132:	4b48      	ldr	r3, [pc, #288]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810513a:	ee07 3a90 	vmov	s15, r3
 810513e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105142:	ed97 6a03 	vldr	s12, [r7, #12]
 8105146:	eddf 5a45 	vldr	s11, [pc, #276]	; 810525c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810514a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810514e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105152:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810515a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810515e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105162:	e021      	b.n	81051a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105164:	697b      	ldr	r3, [r7, #20]
 8105166:	ee07 3a90 	vmov	s15, r3
 810516a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810516e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8105264 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105172:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105176:	4b37      	ldr	r3, [pc, #220]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810517a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810517e:	ee07 3a90 	vmov	s15, r3
 8105182:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105186:	ed97 6a03 	vldr	s12, [r7, #12]
 810518a:	eddf 5a34 	vldr	s11, [pc, #208]	; 810525c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810518e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105192:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105196:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810519a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810519e:	ee67 7a27 	vmul.f32	s15, s14, s15
 81051a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81051a6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 81051a8:	4b2a      	ldr	r3, [pc, #168]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81051aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81051ac:	0a5b      	lsrs	r3, r3, #9
 81051ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81051b2:	ee07 3a90 	vmov	s15, r3
 81051b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81051ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81051be:	ee37 7a87 	vadd.f32	s14, s15, s14
 81051c2:	edd7 6a07 	vldr	s13, [r7, #28]
 81051c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81051ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81051ce:	ee17 2a90 	vmov	r2, s15
 81051d2:	687b      	ldr	r3, [r7, #4]
 81051d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 81051d6:	4b1f      	ldr	r3, [pc, #124]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81051d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81051da:	0c1b      	lsrs	r3, r3, #16
 81051dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81051e0:	ee07 3a90 	vmov	s15, r3
 81051e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81051e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81051ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 81051f0:	edd7 6a07 	vldr	s13, [r7, #28]
 81051f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81051f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81051fc:	ee17 2a90 	vmov	r2, s15
 8105200:	687b      	ldr	r3, [r7, #4]
 8105202:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8105204:	4b13      	ldr	r3, [pc, #76]	; (8105254 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105208:	0e1b      	lsrs	r3, r3, #24
 810520a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810520e:	ee07 3a90 	vmov	s15, r3
 8105212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105216:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810521a:	ee37 7a87 	vadd.f32	s14, s15, s14
 810521e:	edd7 6a07 	vldr	s13, [r7, #28]
 8105222:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105226:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810522a:	ee17 2a90 	vmov	r2, s15
 810522e:	687b      	ldr	r3, [r7, #4]
 8105230:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8105232:	e008      	b.n	8105246 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8105234:	687b      	ldr	r3, [r7, #4]
 8105236:	2200      	movs	r2, #0
 8105238:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 810523a:	687b      	ldr	r3, [r7, #4]
 810523c:	2200      	movs	r2, #0
 810523e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8105240:	687b      	ldr	r3, [r7, #4]
 8105242:	2200      	movs	r2, #0
 8105244:	609a      	str	r2, [r3, #8]
}
 8105246:	bf00      	nop
 8105248:	3724      	adds	r7, #36	; 0x24
 810524a:	46bd      	mov	sp, r7
 810524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105250:	4770      	bx	lr
 8105252:	bf00      	nop
 8105254:	58024400 	.word	0x58024400
 8105258:	03d09000 	.word	0x03d09000
 810525c:	46000000 	.word	0x46000000
 8105260:	4c742400 	.word	0x4c742400
 8105264:	4a742400 	.word	0x4a742400
 8105268:	4af42400 	.word	0x4af42400

0810526c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 810526c:	b580      	push	{r7, lr}
 810526e:	b084      	sub	sp, #16
 8105270:	af00      	add	r7, sp, #0
 8105272:	6078      	str	r0, [r7, #4]
 8105274:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105276:	2300      	movs	r3, #0
 8105278:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810527a:	4b54      	ldr	r3, [pc, #336]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 810527c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810527e:	f003 0303 	and.w	r3, r3, #3
 8105282:	2b03      	cmp	r3, #3
 8105284:	d101      	bne.n	810528a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8105286:	2301      	movs	r3, #1
 8105288:	e09b      	b.n	81053c2 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810528a:	4b50      	ldr	r3, [pc, #320]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 810528c:	681b      	ldr	r3, [r3, #0]
 810528e:	4a4f      	ldr	r2, [pc, #316]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105290:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8105294:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105296:	f7fc ffd3 	bl	8102240 <HAL_GetTick>
 810529a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810529c:	e008      	b.n	81052b0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810529e:	f7fc ffcf 	bl	8102240 <HAL_GetTick>
 81052a2:	4602      	mov	r2, r0
 81052a4:	68bb      	ldr	r3, [r7, #8]
 81052a6:	1ad3      	subs	r3, r2, r3
 81052a8:	2b02      	cmp	r3, #2
 81052aa:	d901      	bls.n	81052b0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 81052ac:	2303      	movs	r3, #3
 81052ae:	e088      	b.n	81053c2 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81052b0:	4b46      	ldr	r3, [pc, #280]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 81052b2:	681b      	ldr	r3, [r3, #0]
 81052b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81052b8:	2b00      	cmp	r3, #0
 81052ba:	d1f0      	bne.n	810529e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 81052bc:	4b43      	ldr	r3, [pc, #268]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 81052be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81052c0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 81052c4:	687b      	ldr	r3, [r7, #4]
 81052c6:	681b      	ldr	r3, [r3, #0]
 81052c8:	031b      	lsls	r3, r3, #12
 81052ca:	4940      	ldr	r1, [pc, #256]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 81052cc:	4313      	orrs	r3, r2
 81052ce:	628b      	str	r3, [r1, #40]	; 0x28
 81052d0:	687b      	ldr	r3, [r7, #4]
 81052d2:	685b      	ldr	r3, [r3, #4]
 81052d4:	3b01      	subs	r3, #1
 81052d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81052da:	687b      	ldr	r3, [r7, #4]
 81052dc:	689b      	ldr	r3, [r3, #8]
 81052de:	3b01      	subs	r3, #1
 81052e0:	025b      	lsls	r3, r3, #9
 81052e2:	b29b      	uxth	r3, r3
 81052e4:	431a      	orrs	r2, r3
 81052e6:	687b      	ldr	r3, [r7, #4]
 81052e8:	68db      	ldr	r3, [r3, #12]
 81052ea:	3b01      	subs	r3, #1
 81052ec:	041b      	lsls	r3, r3, #16
 81052ee:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81052f2:	431a      	orrs	r2, r3
 81052f4:	687b      	ldr	r3, [r7, #4]
 81052f6:	691b      	ldr	r3, [r3, #16]
 81052f8:	3b01      	subs	r3, #1
 81052fa:	061b      	lsls	r3, r3, #24
 81052fc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8105300:	4932      	ldr	r1, [pc, #200]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105302:	4313      	orrs	r3, r2
 8105304:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8105306:	4b31      	ldr	r3, [pc, #196]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810530a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 810530e:	687b      	ldr	r3, [r7, #4]
 8105310:	695b      	ldr	r3, [r3, #20]
 8105312:	492e      	ldr	r1, [pc, #184]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105314:	4313      	orrs	r3, r2
 8105316:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8105318:	4b2c      	ldr	r3, [pc, #176]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 810531a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810531c:	f023 0220 	bic.w	r2, r3, #32
 8105320:	687b      	ldr	r3, [r7, #4]
 8105322:	699b      	ldr	r3, [r3, #24]
 8105324:	4929      	ldr	r1, [pc, #164]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105326:	4313      	orrs	r3, r2
 8105328:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810532a:	4b28      	ldr	r3, [pc, #160]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 810532c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810532e:	4a27      	ldr	r2, [pc, #156]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105330:	f023 0310 	bic.w	r3, r3, #16
 8105334:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8105336:	4b25      	ldr	r3, [pc, #148]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810533a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810533e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8105342:	687a      	ldr	r2, [r7, #4]
 8105344:	69d2      	ldr	r2, [r2, #28]
 8105346:	00d2      	lsls	r2, r2, #3
 8105348:	4920      	ldr	r1, [pc, #128]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 810534a:	4313      	orrs	r3, r2
 810534c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 810534e:	4b1f      	ldr	r3, [pc, #124]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105352:	4a1e      	ldr	r2, [pc, #120]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105354:	f043 0310 	orr.w	r3, r3, #16
 8105358:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810535a:	683b      	ldr	r3, [r7, #0]
 810535c:	2b00      	cmp	r3, #0
 810535e:	d106      	bne.n	810536e <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8105360:	4b1a      	ldr	r3, [pc, #104]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105364:	4a19      	ldr	r2, [pc, #100]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105366:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 810536a:	62d3      	str	r3, [r2, #44]	; 0x2c
 810536c:	e00f      	b.n	810538e <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810536e:	683b      	ldr	r3, [r7, #0]
 8105370:	2b01      	cmp	r3, #1
 8105372:	d106      	bne.n	8105382 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8105374:	4b15      	ldr	r3, [pc, #84]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105378:	4a14      	ldr	r2, [pc, #80]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 810537a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810537e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105380:	e005      	b.n	810538e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8105382:	4b12      	ldr	r3, [pc, #72]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105386:	4a11      	ldr	r2, [pc, #68]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105388:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 810538c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810538e:	4b0f      	ldr	r3, [pc, #60]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105390:	681b      	ldr	r3, [r3, #0]
 8105392:	4a0e      	ldr	r2, [pc, #56]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 8105394:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8105398:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810539a:	f7fc ff51 	bl	8102240 <HAL_GetTick>
 810539e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81053a0:	e008      	b.n	81053b4 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81053a2:	f7fc ff4d 	bl	8102240 <HAL_GetTick>
 81053a6:	4602      	mov	r2, r0
 81053a8:	68bb      	ldr	r3, [r7, #8]
 81053aa:	1ad3      	subs	r3, r2, r3
 81053ac:	2b02      	cmp	r3, #2
 81053ae:	d901      	bls.n	81053b4 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 81053b0:	2303      	movs	r3, #3
 81053b2:	e006      	b.n	81053c2 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81053b4:	4b05      	ldr	r3, [pc, #20]	; (81053cc <RCCEx_PLL2_Config+0x160>)
 81053b6:	681b      	ldr	r3, [r3, #0]
 81053b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81053bc:	2b00      	cmp	r3, #0
 81053be:	d0f0      	beq.n	81053a2 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 81053c0:	7bfb      	ldrb	r3, [r7, #15]
}
 81053c2:	4618      	mov	r0, r3
 81053c4:	3710      	adds	r7, #16
 81053c6:	46bd      	mov	sp, r7
 81053c8:	bd80      	pop	{r7, pc}
 81053ca:	bf00      	nop
 81053cc:	58024400 	.word	0x58024400

081053d0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 81053d0:	b580      	push	{r7, lr}
 81053d2:	b084      	sub	sp, #16
 81053d4:	af00      	add	r7, sp, #0
 81053d6:	6078      	str	r0, [r7, #4]
 81053d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81053da:	2300      	movs	r3, #0
 81053dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81053de:	4b54      	ldr	r3, [pc, #336]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81053e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81053e2:	f003 0303 	and.w	r3, r3, #3
 81053e6:	2b03      	cmp	r3, #3
 81053e8:	d101      	bne.n	81053ee <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81053ea:	2301      	movs	r3, #1
 81053ec:	e09b      	b.n	8105526 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81053ee:	4b50      	ldr	r3, [pc, #320]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81053f0:	681b      	ldr	r3, [r3, #0]
 81053f2:	4a4f      	ldr	r2, [pc, #316]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81053f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 81053f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81053fa:	f7fc ff21 	bl	8102240 <HAL_GetTick>
 81053fe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8105400:	e008      	b.n	8105414 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8105402:	f7fc ff1d 	bl	8102240 <HAL_GetTick>
 8105406:	4602      	mov	r2, r0
 8105408:	68bb      	ldr	r3, [r7, #8]
 810540a:	1ad3      	subs	r3, r2, r3
 810540c:	2b02      	cmp	r3, #2
 810540e:	d901      	bls.n	8105414 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105410:	2303      	movs	r3, #3
 8105412:	e088      	b.n	8105526 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8105414:	4b46      	ldr	r3, [pc, #280]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 8105416:	681b      	ldr	r3, [r3, #0]
 8105418:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810541c:	2b00      	cmp	r3, #0
 810541e:	d1f0      	bne.n	8105402 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8105420:	4b43      	ldr	r3, [pc, #268]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 8105422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105424:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8105428:	687b      	ldr	r3, [r7, #4]
 810542a:	681b      	ldr	r3, [r3, #0]
 810542c:	051b      	lsls	r3, r3, #20
 810542e:	4940      	ldr	r1, [pc, #256]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 8105430:	4313      	orrs	r3, r2
 8105432:	628b      	str	r3, [r1, #40]	; 0x28
 8105434:	687b      	ldr	r3, [r7, #4]
 8105436:	685b      	ldr	r3, [r3, #4]
 8105438:	3b01      	subs	r3, #1
 810543a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810543e:	687b      	ldr	r3, [r7, #4]
 8105440:	689b      	ldr	r3, [r3, #8]
 8105442:	3b01      	subs	r3, #1
 8105444:	025b      	lsls	r3, r3, #9
 8105446:	b29b      	uxth	r3, r3
 8105448:	431a      	orrs	r2, r3
 810544a:	687b      	ldr	r3, [r7, #4]
 810544c:	68db      	ldr	r3, [r3, #12]
 810544e:	3b01      	subs	r3, #1
 8105450:	041b      	lsls	r3, r3, #16
 8105452:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8105456:	431a      	orrs	r2, r3
 8105458:	687b      	ldr	r3, [r7, #4]
 810545a:	691b      	ldr	r3, [r3, #16]
 810545c:	3b01      	subs	r3, #1
 810545e:	061b      	lsls	r3, r3, #24
 8105460:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8105464:	4932      	ldr	r1, [pc, #200]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 8105466:	4313      	orrs	r3, r2
 8105468:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810546a:	4b31      	ldr	r3, [pc, #196]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 810546c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810546e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8105472:	687b      	ldr	r3, [r7, #4]
 8105474:	695b      	ldr	r3, [r3, #20]
 8105476:	492e      	ldr	r1, [pc, #184]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 8105478:	4313      	orrs	r3, r2
 810547a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810547c:	4b2c      	ldr	r3, [pc, #176]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 810547e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105480:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8105484:	687b      	ldr	r3, [r7, #4]
 8105486:	699b      	ldr	r3, [r3, #24]
 8105488:	4929      	ldr	r1, [pc, #164]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 810548a:	4313      	orrs	r3, r2
 810548c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810548e:	4b28      	ldr	r3, [pc, #160]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 8105490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105492:	4a27      	ldr	r2, [pc, #156]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 8105494:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8105498:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810549a:	4b25      	ldr	r3, [pc, #148]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 810549c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810549e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81054a2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81054a6:	687a      	ldr	r2, [r7, #4]
 81054a8:	69d2      	ldr	r2, [r2, #28]
 81054aa:	00d2      	lsls	r2, r2, #3
 81054ac:	4920      	ldr	r1, [pc, #128]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054ae:	4313      	orrs	r3, r2
 81054b0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81054b2:	4b1f      	ldr	r3, [pc, #124]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81054b6:	4a1e      	ldr	r2, [pc, #120]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81054bc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81054be:	683b      	ldr	r3, [r7, #0]
 81054c0:	2b00      	cmp	r3, #0
 81054c2:	d106      	bne.n	81054d2 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81054c4:	4b1a      	ldr	r3, [pc, #104]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81054c8:	4a19      	ldr	r2, [pc, #100]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81054ce:	62d3      	str	r3, [r2, #44]	; 0x2c
 81054d0:	e00f      	b.n	81054f2 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81054d2:	683b      	ldr	r3, [r7, #0]
 81054d4:	2b01      	cmp	r3, #1
 81054d6:	d106      	bne.n	81054e6 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 81054d8:	4b15      	ldr	r3, [pc, #84]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81054dc:	4a14      	ldr	r2, [pc, #80]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054de:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 81054e2:	62d3      	str	r3, [r2, #44]	; 0x2c
 81054e4:	e005      	b.n	81054f2 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81054e6:	4b12      	ldr	r3, [pc, #72]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81054ea:	4a11      	ldr	r2, [pc, #68]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 81054f0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81054f2:	4b0f      	ldr	r3, [pc, #60]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054f4:	681b      	ldr	r3, [r3, #0]
 81054f6:	4a0e      	ldr	r2, [pc, #56]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 81054f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 81054fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81054fe:	f7fc fe9f 	bl	8102240 <HAL_GetTick>
 8105502:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105504:	e008      	b.n	8105518 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8105506:	f7fc fe9b 	bl	8102240 <HAL_GetTick>
 810550a:	4602      	mov	r2, r0
 810550c:	68bb      	ldr	r3, [r7, #8]
 810550e:	1ad3      	subs	r3, r2, r3
 8105510:	2b02      	cmp	r3, #2
 8105512:	d901      	bls.n	8105518 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8105514:	2303      	movs	r3, #3
 8105516:	e006      	b.n	8105526 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105518:	4b05      	ldr	r3, [pc, #20]	; (8105530 <RCCEx_PLL3_Config+0x160>)
 810551a:	681b      	ldr	r3, [r3, #0]
 810551c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105520:	2b00      	cmp	r3, #0
 8105522:	d0f0      	beq.n	8105506 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8105524:	7bfb      	ldrb	r3, [r7, #15]
}
 8105526:	4618      	mov	r0, r3
 8105528:	3710      	adds	r7, #16
 810552a:	46bd      	mov	sp, r7
 810552c:	bd80      	pop	{r7, pc}
 810552e:	bf00      	nop
 8105530:	58024400 	.word	0x58024400

08105534 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8105534:	b580      	push	{r7, lr}
 8105536:	b082      	sub	sp, #8
 8105538:	af00      	add	r7, sp, #0
 810553a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 810553c:	687b      	ldr	r3, [r7, #4]
 810553e:	2b00      	cmp	r3, #0
 8105540:	d101      	bne.n	8105546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8105542:	2301      	movs	r3, #1
 8105544:	e042      	b.n	81055cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8105546:	687b      	ldr	r3, [r7, #4]
 8105548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810554c:	2b00      	cmp	r3, #0
 810554e:	d106      	bne.n	810555e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8105550:	687b      	ldr	r3, [r7, #4]
 8105552:	2200      	movs	r2, #0
 8105554:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8105558:	6878      	ldr	r0, [r7, #4]
 810555a:	f7fc fc3d 	bl	8101dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 810555e:	687b      	ldr	r3, [r7, #4]
 8105560:	2224      	movs	r2, #36	; 0x24
 8105562:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8105566:	687b      	ldr	r3, [r7, #4]
 8105568:	681b      	ldr	r3, [r3, #0]
 810556a:	681a      	ldr	r2, [r3, #0]
 810556c:	687b      	ldr	r3, [r7, #4]
 810556e:	681b      	ldr	r3, [r3, #0]
 8105570:	f022 0201 	bic.w	r2, r2, #1
 8105574:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8105576:	6878      	ldr	r0, [r7, #4]
 8105578:	f000 f982 	bl	8105880 <UART_SetConfig>
 810557c:	4603      	mov	r3, r0
 810557e:	2b01      	cmp	r3, #1
 8105580:	d101      	bne.n	8105586 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8105582:	2301      	movs	r3, #1
 8105584:	e022      	b.n	81055cc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8105586:	687b      	ldr	r3, [r7, #4]
 8105588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810558a:	2b00      	cmp	r3, #0
 810558c:	d002      	beq.n	8105594 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 810558e:	6878      	ldr	r0, [r7, #4]
 8105590:	f000 fede 	bl	8106350 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8105594:	687b      	ldr	r3, [r7, #4]
 8105596:	681b      	ldr	r3, [r3, #0]
 8105598:	685a      	ldr	r2, [r3, #4]
 810559a:	687b      	ldr	r3, [r7, #4]
 810559c:	681b      	ldr	r3, [r3, #0]
 810559e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 81055a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 81055a4:	687b      	ldr	r3, [r7, #4]
 81055a6:	681b      	ldr	r3, [r3, #0]
 81055a8:	689a      	ldr	r2, [r3, #8]
 81055aa:	687b      	ldr	r3, [r7, #4]
 81055ac:	681b      	ldr	r3, [r3, #0]
 81055ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 81055b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 81055b4:	687b      	ldr	r3, [r7, #4]
 81055b6:	681b      	ldr	r3, [r3, #0]
 81055b8:	681a      	ldr	r2, [r3, #0]
 81055ba:	687b      	ldr	r3, [r7, #4]
 81055bc:	681b      	ldr	r3, [r3, #0]
 81055be:	f042 0201 	orr.w	r2, r2, #1
 81055c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81055c4:	6878      	ldr	r0, [r7, #4]
 81055c6:	f000 ff65 	bl	8106494 <UART_CheckIdleState>
 81055ca:	4603      	mov	r3, r0
}
 81055cc:	4618      	mov	r0, r3
 81055ce:	3708      	adds	r7, #8
 81055d0:	46bd      	mov	sp, r7
 81055d2:	bd80      	pop	{r7, pc}

081055d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81055d4:	b580      	push	{r7, lr}
 81055d6:	b08a      	sub	sp, #40	; 0x28
 81055d8:	af02      	add	r7, sp, #8
 81055da:	60f8      	str	r0, [r7, #12]
 81055dc:	60b9      	str	r1, [r7, #8]
 81055de:	603b      	str	r3, [r7, #0]
 81055e0:	4613      	mov	r3, r2
 81055e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 81055e4:	68fb      	ldr	r3, [r7, #12]
 81055e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81055ea:	2b20      	cmp	r3, #32
 81055ec:	d17b      	bne.n	81056e6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 81055ee:	68bb      	ldr	r3, [r7, #8]
 81055f0:	2b00      	cmp	r3, #0
 81055f2:	d002      	beq.n	81055fa <HAL_UART_Transmit+0x26>
 81055f4:	88fb      	ldrh	r3, [r7, #6]
 81055f6:	2b00      	cmp	r3, #0
 81055f8:	d101      	bne.n	81055fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 81055fa:	2301      	movs	r3, #1
 81055fc:	e074      	b.n	81056e8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 81055fe:	68fb      	ldr	r3, [r7, #12]
 8105600:	2200      	movs	r2, #0
 8105602:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8105606:	68fb      	ldr	r3, [r7, #12]
 8105608:	2221      	movs	r2, #33	; 0x21
 810560a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810560e:	f7fc fe17 	bl	8102240 <HAL_GetTick>
 8105612:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8105614:	68fb      	ldr	r3, [r7, #12]
 8105616:	88fa      	ldrh	r2, [r7, #6]
 8105618:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 810561c:	68fb      	ldr	r3, [r7, #12]
 810561e:	88fa      	ldrh	r2, [r7, #6]
 8105620:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8105624:	68fb      	ldr	r3, [r7, #12]
 8105626:	689b      	ldr	r3, [r3, #8]
 8105628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810562c:	d108      	bne.n	8105640 <HAL_UART_Transmit+0x6c>
 810562e:	68fb      	ldr	r3, [r7, #12]
 8105630:	691b      	ldr	r3, [r3, #16]
 8105632:	2b00      	cmp	r3, #0
 8105634:	d104      	bne.n	8105640 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8105636:	2300      	movs	r3, #0
 8105638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 810563a:	68bb      	ldr	r3, [r7, #8]
 810563c:	61bb      	str	r3, [r7, #24]
 810563e:	e003      	b.n	8105648 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8105640:	68bb      	ldr	r3, [r7, #8]
 8105642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8105644:	2300      	movs	r3, #0
 8105646:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8105648:	e030      	b.n	81056ac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 810564a:	683b      	ldr	r3, [r7, #0]
 810564c:	9300      	str	r3, [sp, #0]
 810564e:	697b      	ldr	r3, [r7, #20]
 8105650:	2200      	movs	r2, #0
 8105652:	2180      	movs	r1, #128	; 0x80
 8105654:	68f8      	ldr	r0, [r7, #12]
 8105656:	f000 ffc7 	bl	81065e8 <UART_WaitOnFlagUntilTimeout>
 810565a:	4603      	mov	r3, r0
 810565c:	2b00      	cmp	r3, #0
 810565e:	d005      	beq.n	810566c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8105660:	68fb      	ldr	r3, [r7, #12]
 8105662:	2220      	movs	r2, #32
 8105664:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8105668:	2303      	movs	r3, #3
 810566a:	e03d      	b.n	81056e8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 810566c:	69fb      	ldr	r3, [r7, #28]
 810566e:	2b00      	cmp	r3, #0
 8105670:	d10b      	bne.n	810568a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8105672:	69bb      	ldr	r3, [r7, #24]
 8105674:	881b      	ldrh	r3, [r3, #0]
 8105676:	461a      	mov	r2, r3
 8105678:	68fb      	ldr	r3, [r7, #12]
 810567a:	681b      	ldr	r3, [r3, #0]
 810567c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8105680:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8105682:	69bb      	ldr	r3, [r7, #24]
 8105684:	3302      	adds	r3, #2
 8105686:	61bb      	str	r3, [r7, #24]
 8105688:	e007      	b.n	810569a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 810568a:	69fb      	ldr	r3, [r7, #28]
 810568c:	781a      	ldrb	r2, [r3, #0]
 810568e:	68fb      	ldr	r3, [r7, #12]
 8105690:	681b      	ldr	r3, [r3, #0]
 8105692:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8105694:	69fb      	ldr	r3, [r7, #28]
 8105696:	3301      	adds	r3, #1
 8105698:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 810569a:	68fb      	ldr	r3, [r7, #12]
 810569c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81056a0:	b29b      	uxth	r3, r3
 81056a2:	3b01      	subs	r3, #1
 81056a4:	b29a      	uxth	r2, r3
 81056a6:	68fb      	ldr	r3, [r7, #12]
 81056a8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 81056ac:	68fb      	ldr	r3, [r7, #12]
 81056ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81056b2:	b29b      	uxth	r3, r3
 81056b4:	2b00      	cmp	r3, #0
 81056b6:	d1c8      	bne.n	810564a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 81056b8:	683b      	ldr	r3, [r7, #0]
 81056ba:	9300      	str	r3, [sp, #0]
 81056bc:	697b      	ldr	r3, [r7, #20]
 81056be:	2200      	movs	r2, #0
 81056c0:	2140      	movs	r1, #64	; 0x40
 81056c2:	68f8      	ldr	r0, [r7, #12]
 81056c4:	f000 ff90 	bl	81065e8 <UART_WaitOnFlagUntilTimeout>
 81056c8:	4603      	mov	r3, r0
 81056ca:	2b00      	cmp	r3, #0
 81056cc:	d005      	beq.n	81056da <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 81056ce:	68fb      	ldr	r3, [r7, #12]
 81056d0:	2220      	movs	r2, #32
 81056d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 81056d6:	2303      	movs	r3, #3
 81056d8:	e006      	b.n	81056e8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 81056da:	68fb      	ldr	r3, [r7, #12]
 81056dc:	2220      	movs	r2, #32
 81056de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 81056e2:	2300      	movs	r3, #0
 81056e4:	e000      	b.n	81056e8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 81056e6:	2302      	movs	r3, #2
  }
}
 81056e8:	4618      	mov	r0, r3
 81056ea:	3720      	adds	r7, #32
 81056ec:	46bd      	mov	sp, r7
 81056ee:	bd80      	pop	{r7, pc}

081056f0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81056f0:	b580      	push	{r7, lr}
 81056f2:	b08a      	sub	sp, #40	; 0x28
 81056f4:	af02      	add	r7, sp, #8
 81056f6:	60f8      	str	r0, [r7, #12]
 81056f8:	60b9      	str	r1, [r7, #8]
 81056fa:	603b      	str	r3, [r7, #0]
 81056fc:	4613      	mov	r3, r2
 81056fe:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8105700:	68fb      	ldr	r3, [r7, #12]
 8105702:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8105706:	2b20      	cmp	r3, #32
 8105708:	f040 80b5 	bne.w	8105876 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 810570c:	68bb      	ldr	r3, [r7, #8]
 810570e:	2b00      	cmp	r3, #0
 8105710:	d002      	beq.n	8105718 <HAL_UART_Receive+0x28>
 8105712:	88fb      	ldrh	r3, [r7, #6]
 8105714:	2b00      	cmp	r3, #0
 8105716:	d101      	bne.n	810571c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8105718:	2301      	movs	r3, #1
 810571a:	e0ad      	b.n	8105878 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810571c:	68fb      	ldr	r3, [r7, #12]
 810571e:	2200      	movs	r2, #0
 8105720:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8105724:	68fb      	ldr	r3, [r7, #12]
 8105726:	2222      	movs	r2, #34	; 0x22
 8105728:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810572c:	68fb      	ldr	r3, [r7, #12]
 810572e:	2200      	movs	r2, #0
 8105730:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8105732:	f7fc fd85 	bl	8102240 <HAL_GetTick>
 8105736:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8105738:	68fb      	ldr	r3, [r7, #12]
 810573a:	88fa      	ldrh	r2, [r7, #6]
 810573c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8105740:	68fb      	ldr	r3, [r7, #12]
 8105742:	88fa      	ldrh	r2, [r7, #6]
 8105744:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8105748:	68fb      	ldr	r3, [r7, #12]
 810574a:	689b      	ldr	r3, [r3, #8]
 810574c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105750:	d10e      	bne.n	8105770 <HAL_UART_Receive+0x80>
 8105752:	68fb      	ldr	r3, [r7, #12]
 8105754:	691b      	ldr	r3, [r3, #16]
 8105756:	2b00      	cmp	r3, #0
 8105758:	d105      	bne.n	8105766 <HAL_UART_Receive+0x76>
 810575a:	68fb      	ldr	r3, [r7, #12]
 810575c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8105760:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8105764:	e02d      	b.n	81057c2 <HAL_UART_Receive+0xd2>
 8105766:	68fb      	ldr	r3, [r7, #12]
 8105768:	22ff      	movs	r2, #255	; 0xff
 810576a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 810576e:	e028      	b.n	81057c2 <HAL_UART_Receive+0xd2>
 8105770:	68fb      	ldr	r3, [r7, #12]
 8105772:	689b      	ldr	r3, [r3, #8]
 8105774:	2b00      	cmp	r3, #0
 8105776:	d10d      	bne.n	8105794 <HAL_UART_Receive+0xa4>
 8105778:	68fb      	ldr	r3, [r7, #12]
 810577a:	691b      	ldr	r3, [r3, #16]
 810577c:	2b00      	cmp	r3, #0
 810577e:	d104      	bne.n	810578a <HAL_UART_Receive+0x9a>
 8105780:	68fb      	ldr	r3, [r7, #12]
 8105782:	22ff      	movs	r2, #255	; 0xff
 8105784:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8105788:	e01b      	b.n	81057c2 <HAL_UART_Receive+0xd2>
 810578a:	68fb      	ldr	r3, [r7, #12]
 810578c:	227f      	movs	r2, #127	; 0x7f
 810578e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8105792:	e016      	b.n	81057c2 <HAL_UART_Receive+0xd2>
 8105794:	68fb      	ldr	r3, [r7, #12]
 8105796:	689b      	ldr	r3, [r3, #8]
 8105798:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810579c:	d10d      	bne.n	81057ba <HAL_UART_Receive+0xca>
 810579e:	68fb      	ldr	r3, [r7, #12]
 81057a0:	691b      	ldr	r3, [r3, #16]
 81057a2:	2b00      	cmp	r3, #0
 81057a4:	d104      	bne.n	81057b0 <HAL_UART_Receive+0xc0>
 81057a6:	68fb      	ldr	r3, [r7, #12]
 81057a8:	227f      	movs	r2, #127	; 0x7f
 81057aa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 81057ae:	e008      	b.n	81057c2 <HAL_UART_Receive+0xd2>
 81057b0:	68fb      	ldr	r3, [r7, #12]
 81057b2:	223f      	movs	r2, #63	; 0x3f
 81057b4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 81057b8:	e003      	b.n	81057c2 <HAL_UART_Receive+0xd2>
 81057ba:	68fb      	ldr	r3, [r7, #12]
 81057bc:	2200      	movs	r2, #0
 81057be:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 81057c2:	68fb      	ldr	r3, [r7, #12]
 81057c4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 81057c8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 81057ca:	68fb      	ldr	r3, [r7, #12]
 81057cc:	689b      	ldr	r3, [r3, #8]
 81057ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81057d2:	d108      	bne.n	81057e6 <HAL_UART_Receive+0xf6>
 81057d4:	68fb      	ldr	r3, [r7, #12]
 81057d6:	691b      	ldr	r3, [r3, #16]
 81057d8:	2b00      	cmp	r3, #0
 81057da:	d104      	bne.n	81057e6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 81057dc:	2300      	movs	r3, #0
 81057de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 81057e0:	68bb      	ldr	r3, [r7, #8]
 81057e2:	61bb      	str	r3, [r7, #24]
 81057e4:	e003      	b.n	81057ee <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 81057e6:	68bb      	ldr	r3, [r7, #8]
 81057e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 81057ea:	2300      	movs	r3, #0
 81057ec:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 81057ee:	e036      	b.n	810585e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 81057f0:	683b      	ldr	r3, [r7, #0]
 81057f2:	9300      	str	r3, [sp, #0]
 81057f4:	697b      	ldr	r3, [r7, #20]
 81057f6:	2200      	movs	r2, #0
 81057f8:	2120      	movs	r1, #32
 81057fa:	68f8      	ldr	r0, [r7, #12]
 81057fc:	f000 fef4 	bl	81065e8 <UART_WaitOnFlagUntilTimeout>
 8105800:	4603      	mov	r3, r0
 8105802:	2b00      	cmp	r3, #0
 8105804:	d005      	beq.n	8105812 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8105806:	68fb      	ldr	r3, [r7, #12]
 8105808:	2220      	movs	r2, #32
 810580a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 810580e:	2303      	movs	r3, #3
 8105810:	e032      	b.n	8105878 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8105812:	69fb      	ldr	r3, [r7, #28]
 8105814:	2b00      	cmp	r3, #0
 8105816:	d10c      	bne.n	8105832 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8105818:	68fb      	ldr	r3, [r7, #12]
 810581a:	681b      	ldr	r3, [r3, #0]
 810581c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810581e:	b29a      	uxth	r2, r3
 8105820:	8a7b      	ldrh	r3, [r7, #18]
 8105822:	4013      	ands	r3, r2
 8105824:	b29a      	uxth	r2, r3
 8105826:	69bb      	ldr	r3, [r7, #24]
 8105828:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 810582a:	69bb      	ldr	r3, [r7, #24]
 810582c:	3302      	adds	r3, #2
 810582e:	61bb      	str	r3, [r7, #24]
 8105830:	e00c      	b.n	810584c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8105832:	68fb      	ldr	r3, [r7, #12]
 8105834:	681b      	ldr	r3, [r3, #0]
 8105836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105838:	b2da      	uxtb	r2, r3
 810583a:	8a7b      	ldrh	r3, [r7, #18]
 810583c:	b2db      	uxtb	r3, r3
 810583e:	4013      	ands	r3, r2
 8105840:	b2da      	uxtb	r2, r3
 8105842:	69fb      	ldr	r3, [r7, #28]
 8105844:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8105846:	69fb      	ldr	r3, [r7, #28]
 8105848:	3301      	adds	r3, #1
 810584a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 810584c:	68fb      	ldr	r3, [r7, #12]
 810584e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8105852:	b29b      	uxth	r3, r3
 8105854:	3b01      	subs	r3, #1
 8105856:	b29a      	uxth	r2, r3
 8105858:	68fb      	ldr	r3, [r7, #12]
 810585a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 810585e:	68fb      	ldr	r3, [r7, #12]
 8105860:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8105864:	b29b      	uxth	r3, r3
 8105866:	2b00      	cmp	r3, #0
 8105868:	d1c2      	bne.n	81057f0 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 810586a:	68fb      	ldr	r3, [r7, #12]
 810586c:	2220      	movs	r2, #32
 810586e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 8105872:	2300      	movs	r3, #0
 8105874:	e000      	b.n	8105878 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8105876:	2302      	movs	r3, #2
  }
}
 8105878:	4618      	mov	r0, r3
 810587a:	3720      	adds	r7, #32
 810587c:	46bd      	mov	sp, r7
 810587e:	bd80      	pop	{r7, pc}

08105880 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8105880:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8105884:	b092      	sub	sp, #72	; 0x48
 8105886:	af00      	add	r7, sp, #0
 8105888:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 810588a:	2300      	movs	r3, #0
 810588c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8105890:	697b      	ldr	r3, [r7, #20]
 8105892:	689a      	ldr	r2, [r3, #8]
 8105894:	697b      	ldr	r3, [r7, #20]
 8105896:	691b      	ldr	r3, [r3, #16]
 8105898:	431a      	orrs	r2, r3
 810589a:	697b      	ldr	r3, [r7, #20]
 810589c:	695b      	ldr	r3, [r3, #20]
 810589e:	431a      	orrs	r2, r3
 81058a0:	697b      	ldr	r3, [r7, #20]
 81058a2:	69db      	ldr	r3, [r3, #28]
 81058a4:	4313      	orrs	r3, r2
 81058a6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 81058a8:	697b      	ldr	r3, [r7, #20]
 81058aa:	681b      	ldr	r3, [r3, #0]
 81058ac:	681a      	ldr	r2, [r3, #0]
 81058ae:	4bbd      	ldr	r3, [pc, #756]	; (8105ba4 <UART_SetConfig+0x324>)
 81058b0:	4013      	ands	r3, r2
 81058b2:	697a      	ldr	r2, [r7, #20]
 81058b4:	6812      	ldr	r2, [r2, #0]
 81058b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81058b8:	430b      	orrs	r3, r1
 81058ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 81058bc:	697b      	ldr	r3, [r7, #20]
 81058be:	681b      	ldr	r3, [r3, #0]
 81058c0:	685b      	ldr	r3, [r3, #4]
 81058c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 81058c6:	697b      	ldr	r3, [r7, #20]
 81058c8:	68da      	ldr	r2, [r3, #12]
 81058ca:	697b      	ldr	r3, [r7, #20]
 81058cc:	681b      	ldr	r3, [r3, #0]
 81058ce:	430a      	orrs	r2, r1
 81058d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81058d2:	697b      	ldr	r3, [r7, #20]
 81058d4:	699b      	ldr	r3, [r3, #24]
 81058d6:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81058d8:	697b      	ldr	r3, [r7, #20]
 81058da:	681b      	ldr	r3, [r3, #0]
 81058dc:	4ab2      	ldr	r2, [pc, #712]	; (8105ba8 <UART_SetConfig+0x328>)
 81058de:	4293      	cmp	r3, r2
 81058e0:	d004      	beq.n	81058ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 81058e2:	697b      	ldr	r3, [r7, #20]
 81058e4:	6a1b      	ldr	r3, [r3, #32]
 81058e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 81058e8:	4313      	orrs	r3, r2
 81058ea:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 81058ec:	697b      	ldr	r3, [r7, #20]
 81058ee:	681b      	ldr	r3, [r3, #0]
 81058f0:	689b      	ldr	r3, [r3, #8]
 81058f2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 81058f6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 81058fa:	697a      	ldr	r2, [r7, #20]
 81058fc:	6812      	ldr	r2, [r2, #0]
 81058fe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8105900:	430b      	orrs	r3, r1
 8105902:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8105904:	697b      	ldr	r3, [r7, #20]
 8105906:	681b      	ldr	r3, [r3, #0]
 8105908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810590a:	f023 010f 	bic.w	r1, r3, #15
 810590e:	697b      	ldr	r3, [r7, #20]
 8105910:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8105912:	697b      	ldr	r3, [r7, #20]
 8105914:	681b      	ldr	r3, [r3, #0]
 8105916:	430a      	orrs	r2, r1
 8105918:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 810591a:	697b      	ldr	r3, [r7, #20]
 810591c:	681b      	ldr	r3, [r3, #0]
 810591e:	4aa3      	ldr	r2, [pc, #652]	; (8105bac <UART_SetConfig+0x32c>)
 8105920:	4293      	cmp	r3, r2
 8105922:	d177      	bne.n	8105a14 <UART_SetConfig+0x194>
 8105924:	4ba2      	ldr	r3, [pc, #648]	; (8105bb0 <UART_SetConfig+0x330>)
 8105926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105928:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810592c:	2b28      	cmp	r3, #40	; 0x28
 810592e:	d86d      	bhi.n	8105a0c <UART_SetConfig+0x18c>
 8105930:	a201      	add	r2, pc, #4	; (adr r2, 8105938 <UART_SetConfig+0xb8>)
 8105932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105936:	bf00      	nop
 8105938:	081059dd 	.word	0x081059dd
 810593c:	08105a0d 	.word	0x08105a0d
 8105940:	08105a0d 	.word	0x08105a0d
 8105944:	08105a0d 	.word	0x08105a0d
 8105948:	08105a0d 	.word	0x08105a0d
 810594c:	08105a0d 	.word	0x08105a0d
 8105950:	08105a0d 	.word	0x08105a0d
 8105954:	08105a0d 	.word	0x08105a0d
 8105958:	081059e5 	.word	0x081059e5
 810595c:	08105a0d 	.word	0x08105a0d
 8105960:	08105a0d 	.word	0x08105a0d
 8105964:	08105a0d 	.word	0x08105a0d
 8105968:	08105a0d 	.word	0x08105a0d
 810596c:	08105a0d 	.word	0x08105a0d
 8105970:	08105a0d 	.word	0x08105a0d
 8105974:	08105a0d 	.word	0x08105a0d
 8105978:	081059ed 	.word	0x081059ed
 810597c:	08105a0d 	.word	0x08105a0d
 8105980:	08105a0d 	.word	0x08105a0d
 8105984:	08105a0d 	.word	0x08105a0d
 8105988:	08105a0d 	.word	0x08105a0d
 810598c:	08105a0d 	.word	0x08105a0d
 8105990:	08105a0d 	.word	0x08105a0d
 8105994:	08105a0d 	.word	0x08105a0d
 8105998:	081059f5 	.word	0x081059f5
 810599c:	08105a0d 	.word	0x08105a0d
 81059a0:	08105a0d 	.word	0x08105a0d
 81059a4:	08105a0d 	.word	0x08105a0d
 81059a8:	08105a0d 	.word	0x08105a0d
 81059ac:	08105a0d 	.word	0x08105a0d
 81059b0:	08105a0d 	.word	0x08105a0d
 81059b4:	08105a0d 	.word	0x08105a0d
 81059b8:	081059fd 	.word	0x081059fd
 81059bc:	08105a0d 	.word	0x08105a0d
 81059c0:	08105a0d 	.word	0x08105a0d
 81059c4:	08105a0d 	.word	0x08105a0d
 81059c8:	08105a0d 	.word	0x08105a0d
 81059cc:	08105a0d 	.word	0x08105a0d
 81059d0:	08105a0d 	.word	0x08105a0d
 81059d4:	08105a0d 	.word	0x08105a0d
 81059d8:	08105a05 	.word	0x08105a05
 81059dc:	2301      	movs	r3, #1
 81059de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81059e2:	e220      	b.n	8105e26 <UART_SetConfig+0x5a6>
 81059e4:	2304      	movs	r3, #4
 81059e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81059ea:	e21c      	b.n	8105e26 <UART_SetConfig+0x5a6>
 81059ec:	2308      	movs	r3, #8
 81059ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81059f2:	e218      	b.n	8105e26 <UART_SetConfig+0x5a6>
 81059f4:	2310      	movs	r3, #16
 81059f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81059fa:	e214      	b.n	8105e26 <UART_SetConfig+0x5a6>
 81059fc:	2320      	movs	r3, #32
 81059fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a02:	e210      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105a04:	2340      	movs	r3, #64	; 0x40
 8105a06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a0a:	e20c      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105a0c:	2380      	movs	r3, #128	; 0x80
 8105a0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a12:	e208      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105a14:	697b      	ldr	r3, [r7, #20]
 8105a16:	681b      	ldr	r3, [r3, #0]
 8105a18:	4a66      	ldr	r2, [pc, #408]	; (8105bb4 <UART_SetConfig+0x334>)
 8105a1a:	4293      	cmp	r3, r2
 8105a1c:	d130      	bne.n	8105a80 <UART_SetConfig+0x200>
 8105a1e:	4b64      	ldr	r3, [pc, #400]	; (8105bb0 <UART_SetConfig+0x330>)
 8105a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105a22:	f003 0307 	and.w	r3, r3, #7
 8105a26:	2b05      	cmp	r3, #5
 8105a28:	d826      	bhi.n	8105a78 <UART_SetConfig+0x1f8>
 8105a2a:	a201      	add	r2, pc, #4	; (adr r2, 8105a30 <UART_SetConfig+0x1b0>)
 8105a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105a30:	08105a49 	.word	0x08105a49
 8105a34:	08105a51 	.word	0x08105a51
 8105a38:	08105a59 	.word	0x08105a59
 8105a3c:	08105a61 	.word	0x08105a61
 8105a40:	08105a69 	.word	0x08105a69
 8105a44:	08105a71 	.word	0x08105a71
 8105a48:	2300      	movs	r3, #0
 8105a4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a4e:	e1ea      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105a50:	2304      	movs	r3, #4
 8105a52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a56:	e1e6      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105a58:	2308      	movs	r3, #8
 8105a5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a5e:	e1e2      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105a60:	2310      	movs	r3, #16
 8105a62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a66:	e1de      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105a68:	2320      	movs	r3, #32
 8105a6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a6e:	e1da      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105a70:	2340      	movs	r3, #64	; 0x40
 8105a72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a76:	e1d6      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105a78:	2380      	movs	r3, #128	; 0x80
 8105a7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a7e:	e1d2      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105a80:	697b      	ldr	r3, [r7, #20]
 8105a82:	681b      	ldr	r3, [r3, #0]
 8105a84:	4a4c      	ldr	r2, [pc, #304]	; (8105bb8 <UART_SetConfig+0x338>)
 8105a86:	4293      	cmp	r3, r2
 8105a88:	d130      	bne.n	8105aec <UART_SetConfig+0x26c>
 8105a8a:	4b49      	ldr	r3, [pc, #292]	; (8105bb0 <UART_SetConfig+0x330>)
 8105a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105a8e:	f003 0307 	and.w	r3, r3, #7
 8105a92:	2b05      	cmp	r3, #5
 8105a94:	d826      	bhi.n	8105ae4 <UART_SetConfig+0x264>
 8105a96:	a201      	add	r2, pc, #4	; (adr r2, 8105a9c <UART_SetConfig+0x21c>)
 8105a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105a9c:	08105ab5 	.word	0x08105ab5
 8105aa0:	08105abd 	.word	0x08105abd
 8105aa4:	08105ac5 	.word	0x08105ac5
 8105aa8:	08105acd 	.word	0x08105acd
 8105aac:	08105ad5 	.word	0x08105ad5
 8105ab0:	08105add 	.word	0x08105add
 8105ab4:	2300      	movs	r3, #0
 8105ab6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105aba:	e1b4      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105abc:	2304      	movs	r3, #4
 8105abe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105ac2:	e1b0      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105ac4:	2308      	movs	r3, #8
 8105ac6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105aca:	e1ac      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105acc:	2310      	movs	r3, #16
 8105ace:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105ad2:	e1a8      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105ad4:	2320      	movs	r3, #32
 8105ad6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105ada:	e1a4      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105adc:	2340      	movs	r3, #64	; 0x40
 8105ade:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105ae2:	e1a0      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105ae4:	2380      	movs	r3, #128	; 0x80
 8105ae6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105aea:	e19c      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105aec:	697b      	ldr	r3, [r7, #20]
 8105aee:	681b      	ldr	r3, [r3, #0]
 8105af0:	4a32      	ldr	r2, [pc, #200]	; (8105bbc <UART_SetConfig+0x33c>)
 8105af2:	4293      	cmp	r3, r2
 8105af4:	d130      	bne.n	8105b58 <UART_SetConfig+0x2d8>
 8105af6:	4b2e      	ldr	r3, [pc, #184]	; (8105bb0 <UART_SetConfig+0x330>)
 8105af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105afa:	f003 0307 	and.w	r3, r3, #7
 8105afe:	2b05      	cmp	r3, #5
 8105b00:	d826      	bhi.n	8105b50 <UART_SetConfig+0x2d0>
 8105b02:	a201      	add	r2, pc, #4	; (adr r2, 8105b08 <UART_SetConfig+0x288>)
 8105b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105b08:	08105b21 	.word	0x08105b21
 8105b0c:	08105b29 	.word	0x08105b29
 8105b10:	08105b31 	.word	0x08105b31
 8105b14:	08105b39 	.word	0x08105b39
 8105b18:	08105b41 	.word	0x08105b41
 8105b1c:	08105b49 	.word	0x08105b49
 8105b20:	2300      	movs	r3, #0
 8105b22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105b26:	e17e      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105b28:	2304      	movs	r3, #4
 8105b2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105b2e:	e17a      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105b30:	2308      	movs	r3, #8
 8105b32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105b36:	e176      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105b38:	2310      	movs	r3, #16
 8105b3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105b3e:	e172      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105b40:	2320      	movs	r3, #32
 8105b42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105b46:	e16e      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105b48:	2340      	movs	r3, #64	; 0x40
 8105b4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105b4e:	e16a      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105b50:	2380      	movs	r3, #128	; 0x80
 8105b52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105b56:	e166      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105b58:	697b      	ldr	r3, [r7, #20]
 8105b5a:	681b      	ldr	r3, [r3, #0]
 8105b5c:	4a18      	ldr	r2, [pc, #96]	; (8105bc0 <UART_SetConfig+0x340>)
 8105b5e:	4293      	cmp	r3, r2
 8105b60:	d140      	bne.n	8105be4 <UART_SetConfig+0x364>
 8105b62:	4b13      	ldr	r3, [pc, #76]	; (8105bb0 <UART_SetConfig+0x330>)
 8105b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105b66:	f003 0307 	and.w	r3, r3, #7
 8105b6a:	2b05      	cmp	r3, #5
 8105b6c:	d836      	bhi.n	8105bdc <UART_SetConfig+0x35c>
 8105b6e:	a201      	add	r2, pc, #4	; (adr r2, 8105b74 <UART_SetConfig+0x2f4>)
 8105b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105b74:	08105b8d 	.word	0x08105b8d
 8105b78:	08105b95 	.word	0x08105b95
 8105b7c:	08105b9d 	.word	0x08105b9d
 8105b80:	08105bc5 	.word	0x08105bc5
 8105b84:	08105bcd 	.word	0x08105bcd
 8105b88:	08105bd5 	.word	0x08105bd5
 8105b8c:	2300      	movs	r3, #0
 8105b8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105b92:	e148      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105b94:	2304      	movs	r3, #4
 8105b96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105b9a:	e144      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105b9c:	2308      	movs	r3, #8
 8105b9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105ba2:	e140      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105ba4:	cfff69f3 	.word	0xcfff69f3
 8105ba8:	58000c00 	.word	0x58000c00
 8105bac:	40011000 	.word	0x40011000
 8105bb0:	58024400 	.word	0x58024400
 8105bb4:	40004400 	.word	0x40004400
 8105bb8:	40004800 	.word	0x40004800
 8105bbc:	40004c00 	.word	0x40004c00
 8105bc0:	40005000 	.word	0x40005000
 8105bc4:	2310      	movs	r3, #16
 8105bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105bca:	e12c      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105bcc:	2320      	movs	r3, #32
 8105bce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105bd2:	e128      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105bd4:	2340      	movs	r3, #64	; 0x40
 8105bd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105bda:	e124      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105bdc:	2380      	movs	r3, #128	; 0x80
 8105bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105be2:	e120      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105be4:	697b      	ldr	r3, [r7, #20]
 8105be6:	681b      	ldr	r3, [r3, #0]
 8105be8:	4acb      	ldr	r2, [pc, #812]	; (8105f18 <UART_SetConfig+0x698>)
 8105bea:	4293      	cmp	r3, r2
 8105bec:	d176      	bne.n	8105cdc <UART_SetConfig+0x45c>
 8105bee:	4bcb      	ldr	r3, [pc, #812]	; (8105f1c <UART_SetConfig+0x69c>)
 8105bf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105bf2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8105bf6:	2b28      	cmp	r3, #40	; 0x28
 8105bf8:	d86c      	bhi.n	8105cd4 <UART_SetConfig+0x454>
 8105bfa:	a201      	add	r2, pc, #4	; (adr r2, 8105c00 <UART_SetConfig+0x380>)
 8105bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105c00:	08105ca5 	.word	0x08105ca5
 8105c04:	08105cd5 	.word	0x08105cd5
 8105c08:	08105cd5 	.word	0x08105cd5
 8105c0c:	08105cd5 	.word	0x08105cd5
 8105c10:	08105cd5 	.word	0x08105cd5
 8105c14:	08105cd5 	.word	0x08105cd5
 8105c18:	08105cd5 	.word	0x08105cd5
 8105c1c:	08105cd5 	.word	0x08105cd5
 8105c20:	08105cad 	.word	0x08105cad
 8105c24:	08105cd5 	.word	0x08105cd5
 8105c28:	08105cd5 	.word	0x08105cd5
 8105c2c:	08105cd5 	.word	0x08105cd5
 8105c30:	08105cd5 	.word	0x08105cd5
 8105c34:	08105cd5 	.word	0x08105cd5
 8105c38:	08105cd5 	.word	0x08105cd5
 8105c3c:	08105cd5 	.word	0x08105cd5
 8105c40:	08105cb5 	.word	0x08105cb5
 8105c44:	08105cd5 	.word	0x08105cd5
 8105c48:	08105cd5 	.word	0x08105cd5
 8105c4c:	08105cd5 	.word	0x08105cd5
 8105c50:	08105cd5 	.word	0x08105cd5
 8105c54:	08105cd5 	.word	0x08105cd5
 8105c58:	08105cd5 	.word	0x08105cd5
 8105c5c:	08105cd5 	.word	0x08105cd5
 8105c60:	08105cbd 	.word	0x08105cbd
 8105c64:	08105cd5 	.word	0x08105cd5
 8105c68:	08105cd5 	.word	0x08105cd5
 8105c6c:	08105cd5 	.word	0x08105cd5
 8105c70:	08105cd5 	.word	0x08105cd5
 8105c74:	08105cd5 	.word	0x08105cd5
 8105c78:	08105cd5 	.word	0x08105cd5
 8105c7c:	08105cd5 	.word	0x08105cd5
 8105c80:	08105cc5 	.word	0x08105cc5
 8105c84:	08105cd5 	.word	0x08105cd5
 8105c88:	08105cd5 	.word	0x08105cd5
 8105c8c:	08105cd5 	.word	0x08105cd5
 8105c90:	08105cd5 	.word	0x08105cd5
 8105c94:	08105cd5 	.word	0x08105cd5
 8105c98:	08105cd5 	.word	0x08105cd5
 8105c9c:	08105cd5 	.word	0x08105cd5
 8105ca0:	08105ccd 	.word	0x08105ccd
 8105ca4:	2301      	movs	r3, #1
 8105ca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105caa:	e0bc      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105cac:	2304      	movs	r3, #4
 8105cae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105cb2:	e0b8      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105cb4:	2308      	movs	r3, #8
 8105cb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105cba:	e0b4      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105cbc:	2310      	movs	r3, #16
 8105cbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105cc2:	e0b0      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105cc4:	2320      	movs	r3, #32
 8105cc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105cca:	e0ac      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105ccc:	2340      	movs	r3, #64	; 0x40
 8105cce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105cd2:	e0a8      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105cd4:	2380      	movs	r3, #128	; 0x80
 8105cd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105cda:	e0a4      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105cdc:	697b      	ldr	r3, [r7, #20]
 8105cde:	681b      	ldr	r3, [r3, #0]
 8105ce0:	4a8f      	ldr	r2, [pc, #572]	; (8105f20 <UART_SetConfig+0x6a0>)
 8105ce2:	4293      	cmp	r3, r2
 8105ce4:	d130      	bne.n	8105d48 <UART_SetConfig+0x4c8>
 8105ce6:	4b8d      	ldr	r3, [pc, #564]	; (8105f1c <UART_SetConfig+0x69c>)
 8105ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105cea:	f003 0307 	and.w	r3, r3, #7
 8105cee:	2b05      	cmp	r3, #5
 8105cf0:	d826      	bhi.n	8105d40 <UART_SetConfig+0x4c0>
 8105cf2:	a201      	add	r2, pc, #4	; (adr r2, 8105cf8 <UART_SetConfig+0x478>)
 8105cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105cf8:	08105d11 	.word	0x08105d11
 8105cfc:	08105d19 	.word	0x08105d19
 8105d00:	08105d21 	.word	0x08105d21
 8105d04:	08105d29 	.word	0x08105d29
 8105d08:	08105d31 	.word	0x08105d31
 8105d0c:	08105d39 	.word	0x08105d39
 8105d10:	2300      	movs	r3, #0
 8105d12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d16:	e086      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d18:	2304      	movs	r3, #4
 8105d1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d1e:	e082      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d20:	2308      	movs	r3, #8
 8105d22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d26:	e07e      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d28:	2310      	movs	r3, #16
 8105d2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d2e:	e07a      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d30:	2320      	movs	r3, #32
 8105d32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d36:	e076      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d38:	2340      	movs	r3, #64	; 0x40
 8105d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d3e:	e072      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d40:	2380      	movs	r3, #128	; 0x80
 8105d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d46:	e06e      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d48:	697b      	ldr	r3, [r7, #20]
 8105d4a:	681b      	ldr	r3, [r3, #0]
 8105d4c:	4a75      	ldr	r2, [pc, #468]	; (8105f24 <UART_SetConfig+0x6a4>)
 8105d4e:	4293      	cmp	r3, r2
 8105d50:	d130      	bne.n	8105db4 <UART_SetConfig+0x534>
 8105d52:	4b72      	ldr	r3, [pc, #456]	; (8105f1c <UART_SetConfig+0x69c>)
 8105d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105d56:	f003 0307 	and.w	r3, r3, #7
 8105d5a:	2b05      	cmp	r3, #5
 8105d5c:	d826      	bhi.n	8105dac <UART_SetConfig+0x52c>
 8105d5e:	a201      	add	r2, pc, #4	; (adr r2, 8105d64 <UART_SetConfig+0x4e4>)
 8105d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105d64:	08105d7d 	.word	0x08105d7d
 8105d68:	08105d85 	.word	0x08105d85
 8105d6c:	08105d8d 	.word	0x08105d8d
 8105d70:	08105d95 	.word	0x08105d95
 8105d74:	08105d9d 	.word	0x08105d9d
 8105d78:	08105da5 	.word	0x08105da5
 8105d7c:	2300      	movs	r3, #0
 8105d7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d82:	e050      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d84:	2304      	movs	r3, #4
 8105d86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d8a:	e04c      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d8c:	2308      	movs	r3, #8
 8105d8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d92:	e048      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d94:	2310      	movs	r3, #16
 8105d96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105d9a:	e044      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105d9c:	2320      	movs	r3, #32
 8105d9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105da2:	e040      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105da4:	2340      	movs	r3, #64	; 0x40
 8105da6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105daa:	e03c      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105dac:	2380      	movs	r3, #128	; 0x80
 8105dae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105db2:	e038      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105db4:	697b      	ldr	r3, [r7, #20]
 8105db6:	681b      	ldr	r3, [r3, #0]
 8105db8:	4a5b      	ldr	r2, [pc, #364]	; (8105f28 <UART_SetConfig+0x6a8>)
 8105dba:	4293      	cmp	r3, r2
 8105dbc:	d130      	bne.n	8105e20 <UART_SetConfig+0x5a0>
 8105dbe:	4b57      	ldr	r3, [pc, #348]	; (8105f1c <UART_SetConfig+0x69c>)
 8105dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105dc2:	f003 0307 	and.w	r3, r3, #7
 8105dc6:	2b05      	cmp	r3, #5
 8105dc8:	d826      	bhi.n	8105e18 <UART_SetConfig+0x598>
 8105dca:	a201      	add	r2, pc, #4	; (adr r2, 8105dd0 <UART_SetConfig+0x550>)
 8105dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105dd0:	08105de9 	.word	0x08105de9
 8105dd4:	08105df1 	.word	0x08105df1
 8105dd8:	08105df9 	.word	0x08105df9
 8105ddc:	08105e01 	.word	0x08105e01
 8105de0:	08105e09 	.word	0x08105e09
 8105de4:	08105e11 	.word	0x08105e11
 8105de8:	2302      	movs	r3, #2
 8105dea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105dee:	e01a      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105df0:	2304      	movs	r3, #4
 8105df2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105df6:	e016      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105df8:	2308      	movs	r3, #8
 8105dfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105dfe:	e012      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105e00:	2310      	movs	r3, #16
 8105e02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105e06:	e00e      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105e08:	2320      	movs	r3, #32
 8105e0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105e0e:	e00a      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105e10:	2340      	movs	r3, #64	; 0x40
 8105e12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105e16:	e006      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105e18:	2380      	movs	r3, #128	; 0x80
 8105e1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105e1e:	e002      	b.n	8105e26 <UART_SetConfig+0x5a6>
 8105e20:	2380      	movs	r3, #128	; 0x80
 8105e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8105e26:	697b      	ldr	r3, [r7, #20]
 8105e28:	681b      	ldr	r3, [r3, #0]
 8105e2a:	4a3f      	ldr	r2, [pc, #252]	; (8105f28 <UART_SetConfig+0x6a8>)
 8105e2c:	4293      	cmp	r3, r2
 8105e2e:	f040 80f8 	bne.w	8106022 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8105e32:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8105e36:	2b20      	cmp	r3, #32
 8105e38:	dc46      	bgt.n	8105ec8 <UART_SetConfig+0x648>
 8105e3a:	2b02      	cmp	r3, #2
 8105e3c:	f2c0 8082 	blt.w	8105f44 <UART_SetConfig+0x6c4>
 8105e40:	3b02      	subs	r3, #2
 8105e42:	2b1e      	cmp	r3, #30
 8105e44:	d87e      	bhi.n	8105f44 <UART_SetConfig+0x6c4>
 8105e46:	a201      	add	r2, pc, #4	; (adr r2, 8105e4c <UART_SetConfig+0x5cc>)
 8105e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105e4c:	08105ecf 	.word	0x08105ecf
 8105e50:	08105f45 	.word	0x08105f45
 8105e54:	08105ed7 	.word	0x08105ed7
 8105e58:	08105f45 	.word	0x08105f45
 8105e5c:	08105f45 	.word	0x08105f45
 8105e60:	08105f45 	.word	0x08105f45
 8105e64:	08105ee7 	.word	0x08105ee7
 8105e68:	08105f45 	.word	0x08105f45
 8105e6c:	08105f45 	.word	0x08105f45
 8105e70:	08105f45 	.word	0x08105f45
 8105e74:	08105f45 	.word	0x08105f45
 8105e78:	08105f45 	.word	0x08105f45
 8105e7c:	08105f45 	.word	0x08105f45
 8105e80:	08105f45 	.word	0x08105f45
 8105e84:	08105ef7 	.word	0x08105ef7
 8105e88:	08105f45 	.word	0x08105f45
 8105e8c:	08105f45 	.word	0x08105f45
 8105e90:	08105f45 	.word	0x08105f45
 8105e94:	08105f45 	.word	0x08105f45
 8105e98:	08105f45 	.word	0x08105f45
 8105e9c:	08105f45 	.word	0x08105f45
 8105ea0:	08105f45 	.word	0x08105f45
 8105ea4:	08105f45 	.word	0x08105f45
 8105ea8:	08105f45 	.word	0x08105f45
 8105eac:	08105f45 	.word	0x08105f45
 8105eb0:	08105f45 	.word	0x08105f45
 8105eb4:	08105f45 	.word	0x08105f45
 8105eb8:	08105f45 	.word	0x08105f45
 8105ebc:	08105f45 	.word	0x08105f45
 8105ec0:	08105f45 	.word	0x08105f45
 8105ec4:	08105f37 	.word	0x08105f37
 8105ec8:	2b40      	cmp	r3, #64	; 0x40
 8105eca:	d037      	beq.n	8105f3c <UART_SetConfig+0x6bc>
 8105ecc:	e03a      	b.n	8105f44 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8105ece:	f7fe ff0f 	bl	8104cf0 <HAL_RCCEx_GetD3PCLK1Freq>
 8105ed2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105ed4:	e03c      	b.n	8105f50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105ed6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105eda:	4618      	mov	r0, r3
 8105edc:	f7fe ff1e 	bl	8104d1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8105ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105ee4:	e034      	b.n	8105f50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105ee6:	f107 0318 	add.w	r3, r7, #24
 8105eea:	4618      	mov	r0, r3
 8105eec:	f7ff f86a 	bl	8104fc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8105ef0:	69fb      	ldr	r3, [r7, #28]
 8105ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105ef4:	e02c      	b.n	8105f50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105ef6:	4b09      	ldr	r3, [pc, #36]	; (8105f1c <UART_SetConfig+0x69c>)
 8105ef8:	681b      	ldr	r3, [r3, #0]
 8105efa:	f003 0320 	and.w	r3, r3, #32
 8105efe:	2b00      	cmp	r3, #0
 8105f00:	d016      	beq.n	8105f30 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8105f02:	4b06      	ldr	r3, [pc, #24]	; (8105f1c <UART_SetConfig+0x69c>)
 8105f04:	681b      	ldr	r3, [r3, #0]
 8105f06:	08db      	lsrs	r3, r3, #3
 8105f08:	f003 0303 	and.w	r3, r3, #3
 8105f0c:	4a07      	ldr	r2, [pc, #28]	; (8105f2c <UART_SetConfig+0x6ac>)
 8105f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8105f12:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8105f14:	e01c      	b.n	8105f50 <UART_SetConfig+0x6d0>
 8105f16:	bf00      	nop
 8105f18:	40011400 	.word	0x40011400
 8105f1c:	58024400 	.word	0x58024400
 8105f20:	40007800 	.word	0x40007800
 8105f24:	40007c00 	.word	0x40007c00
 8105f28:	58000c00 	.word	0x58000c00
 8105f2c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8105f30:	4b9d      	ldr	r3, [pc, #628]	; (81061a8 <UART_SetConfig+0x928>)
 8105f32:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105f34:	e00c      	b.n	8105f50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8105f36:	4b9d      	ldr	r3, [pc, #628]	; (81061ac <UART_SetConfig+0x92c>)
 8105f38:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105f3a:	e009      	b.n	8105f50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8105f3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8105f40:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105f42:	e005      	b.n	8105f50 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8105f44:	2300      	movs	r3, #0
 8105f46:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8105f48:	2301      	movs	r3, #1
 8105f4a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8105f4e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8105f50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105f52:	2b00      	cmp	r3, #0
 8105f54:	f000 81de 	beq.w	8106314 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8105f58:	697b      	ldr	r3, [r7, #20]
 8105f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105f5c:	4a94      	ldr	r2, [pc, #592]	; (81061b0 <UART_SetConfig+0x930>)
 8105f5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105f62:	461a      	mov	r2, r3
 8105f64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105f66:	fbb3 f3f2 	udiv	r3, r3, r2
 8105f6a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8105f6c:	697b      	ldr	r3, [r7, #20]
 8105f6e:	685a      	ldr	r2, [r3, #4]
 8105f70:	4613      	mov	r3, r2
 8105f72:	005b      	lsls	r3, r3, #1
 8105f74:	4413      	add	r3, r2
 8105f76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8105f78:	429a      	cmp	r2, r3
 8105f7a:	d305      	bcc.n	8105f88 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8105f7c:	697b      	ldr	r3, [r7, #20]
 8105f7e:	685b      	ldr	r3, [r3, #4]
 8105f80:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8105f82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8105f84:	429a      	cmp	r2, r3
 8105f86:	d903      	bls.n	8105f90 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8105f88:	2301      	movs	r3, #1
 8105f8a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8105f8e:	e1c1      	b.n	8106314 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8105f90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105f92:	2200      	movs	r2, #0
 8105f94:	60bb      	str	r3, [r7, #8]
 8105f96:	60fa      	str	r2, [r7, #12]
 8105f98:	697b      	ldr	r3, [r7, #20]
 8105f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105f9c:	4a84      	ldr	r2, [pc, #528]	; (81061b0 <UART_SetConfig+0x930>)
 8105f9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105fa2:	b29b      	uxth	r3, r3
 8105fa4:	2200      	movs	r2, #0
 8105fa6:	603b      	str	r3, [r7, #0]
 8105fa8:	607a      	str	r2, [r7, #4]
 8105faa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8105fae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8105fb2:	f7fa fef1 	bl	8100d98 <__aeabi_uldivmod>
 8105fb6:	4602      	mov	r2, r0
 8105fb8:	460b      	mov	r3, r1
 8105fba:	4610      	mov	r0, r2
 8105fbc:	4619      	mov	r1, r3
 8105fbe:	f04f 0200 	mov.w	r2, #0
 8105fc2:	f04f 0300 	mov.w	r3, #0
 8105fc6:	020b      	lsls	r3, r1, #8
 8105fc8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8105fcc:	0202      	lsls	r2, r0, #8
 8105fce:	6979      	ldr	r1, [r7, #20]
 8105fd0:	6849      	ldr	r1, [r1, #4]
 8105fd2:	0849      	lsrs	r1, r1, #1
 8105fd4:	2000      	movs	r0, #0
 8105fd6:	460c      	mov	r4, r1
 8105fd8:	4605      	mov	r5, r0
 8105fda:	eb12 0804 	adds.w	r8, r2, r4
 8105fde:	eb43 0905 	adc.w	r9, r3, r5
 8105fe2:	697b      	ldr	r3, [r7, #20]
 8105fe4:	685b      	ldr	r3, [r3, #4]
 8105fe6:	2200      	movs	r2, #0
 8105fe8:	469a      	mov	sl, r3
 8105fea:	4693      	mov	fp, r2
 8105fec:	4652      	mov	r2, sl
 8105fee:	465b      	mov	r3, fp
 8105ff0:	4640      	mov	r0, r8
 8105ff2:	4649      	mov	r1, r9
 8105ff4:	f7fa fed0 	bl	8100d98 <__aeabi_uldivmod>
 8105ff8:	4602      	mov	r2, r0
 8105ffa:	460b      	mov	r3, r1
 8105ffc:	4613      	mov	r3, r2
 8105ffe:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8106000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106002:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8106006:	d308      	bcc.n	810601a <UART_SetConfig+0x79a>
 8106008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810600a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810600e:	d204      	bcs.n	810601a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8106010:	697b      	ldr	r3, [r7, #20]
 8106012:	681b      	ldr	r3, [r3, #0]
 8106014:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8106016:	60da      	str	r2, [r3, #12]
 8106018:	e17c      	b.n	8106314 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 810601a:	2301      	movs	r3, #1
 810601c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8106020:	e178      	b.n	8106314 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8106022:	697b      	ldr	r3, [r7, #20]
 8106024:	69db      	ldr	r3, [r3, #28]
 8106026:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810602a:	f040 80c5 	bne.w	81061b8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 810602e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8106032:	2b20      	cmp	r3, #32
 8106034:	dc48      	bgt.n	81060c8 <UART_SetConfig+0x848>
 8106036:	2b00      	cmp	r3, #0
 8106038:	db7b      	blt.n	8106132 <UART_SetConfig+0x8b2>
 810603a:	2b20      	cmp	r3, #32
 810603c:	d879      	bhi.n	8106132 <UART_SetConfig+0x8b2>
 810603e:	a201      	add	r2, pc, #4	; (adr r2, 8106044 <UART_SetConfig+0x7c4>)
 8106040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106044:	081060cf 	.word	0x081060cf
 8106048:	081060d7 	.word	0x081060d7
 810604c:	08106133 	.word	0x08106133
 8106050:	08106133 	.word	0x08106133
 8106054:	081060df 	.word	0x081060df
 8106058:	08106133 	.word	0x08106133
 810605c:	08106133 	.word	0x08106133
 8106060:	08106133 	.word	0x08106133
 8106064:	081060ef 	.word	0x081060ef
 8106068:	08106133 	.word	0x08106133
 810606c:	08106133 	.word	0x08106133
 8106070:	08106133 	.word	0x08106133
 8106074:	08106133 	.word	0x08106133
 8106078:	08106133 	.word	0x08106133
 810607c:	08106133 	.word	0x08106133
 8106080:	08106133 	.word	0x08106133
 8106084:	081060ff 	.word	0x081060ff
 8106088:	08106133 	.word	0x08106133
 810608c:	08106133 	.word	0x08106133
 8106090:	08106133 	.word	0x08106133
 8106094:	08106133 	.word	0x08106133
 8106098:	08106133 	.word	0x08106133
 810609c:	08106133 	.word	0x08106133
 81060a0:	08106133 	.word	0x08106133
 81060a4:	08106133 	.word	0x08106133
 81060a8:	08106133 	.word	0x08106133
 81060ac:	08106133 	.word	0x08106133
 81060b0:	08106133 	.word	0x08106133
 81060b4:	08106133 	.word	0x08106133
 81060b8:	08106133 	.word	0x08106133
 81060bc:	08106133 	.word	0x08106133
 81060c0:	08106133 	.word	0x08106133
 81060c4:	08106125 	.word	0x08106125
 81060c8:	2b40      	cmp	r3, #64	; 0x40
 81060ca:	d02e      	beq.n	810612a <UART_SetConfig+0x8aa>
 81060cc:	e031      	b.n	8106132 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81060ce:	f7fd fbd9 	bl	8103884 <HAL_RCC_GetPCLK1Freq>
 81060d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81060d4:	e033      	b.n	810613e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81060d6:	f7fd fbeb 	bl	81038b0 <HAL_RCC_GetPCLK2Freq>
 81060da:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81060dc:	e02f      	b.n	810613e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81060de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81060e2:	4618      	mov	r0, r3
 81060e4:	f7fe fe1a 	bl	8104d1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81060e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81060ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81060ec:	e027      	b.n	810613e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81060ee:	f107 0318 	add.w	r3, r7, #24
 81060f2:	4618      	mov	r0, r3
 81060f4:	f7fe ff66 	bl	8104fc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81060f8:	69fb      	ldr	r3, [r7, #28]
 81060fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81060fc:	e01f      	b.n	810613e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81060fe:	4b2d      	ldr	r3, [pc, #180]	; (81061b4 <UART_SetConfig+0x934>)
 8106100:	681b      	ldr	r3, [r3, #0]
 8106102:	f003 0320 	and.w	r3, r3, #32
 8106106:	2b00      	cmp	r3, #0
 8106108:	d009      	beq.n	810611e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810610a:	4b2a      	ldr	r3, [pc, #168]	; (81061b4 <UART_SetConfig+0x934>)
 810610c:	681b      	ldr	r3, [r3, #0]
 810610e:	08db      	lsrs	r3, r3, #3
 8106110:	f003 0303 	and.w	r3, r3, #3
 8106114:	4a24      	ldr	r2, [pc, #144]	; (81061a8 <UART_SetConfig+0x928>)
 8106116:	fa22 f303 	lsr.w	r3, r2, r3
 810611a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810611c:	e00f      	b.n	810613e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 810611e:	4b22      	ldr	r3, [pc, #136]	; (81061a8 <UART_SetConfig+0x928>)
 8106120:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106122:	e00c      	b.n	810613e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106124:	4b21      	ldr	r3, [pc, #132]	; (81061ac <UART_SetConfig+0x92c>)
 8106126:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106128:	e009      	b.n	810613e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810612a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810612e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106130:	e005      	b.n	810613e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8106132:	2300      	movs	r3, #0
 8106134:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8106136:	2301      	movs	r3, #1
 8106138:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810613c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 810613e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106140:	2b00      	cmp	r3, #0
 8106142:	f000 80e7 	beq.w	8106314 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106146:	697b      	ldr	r3, [r7, #20]
 8106148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810614a:	4a19      	ldr	r2, [pc, #100]	; (81061b0 <UART_SetConfig+0x930>)
 810614c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106150:	461a      	mov	r2, r3
 8106152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106154:	fbb3 f3f2 	udiv	r3, r3, r2
 8106158:	005a      	lsls	r2, r3, #1
 810615a:	697b      	ldr	r3, [r7, #20]
 810615c:	685b      	ldr	r3, [r3, #4]
 810615e:	085b      	lsrs	r3, r3, #1
 8106160:	441a      	add	r2, r3
 8106162:	697b      	ldr	r3, [r7, #20]
 8106164:	685b      	ldr	r3, [r3, #4]
 8106166:	fbb2 f3f3 	udiv	r3, r2, r3
 810616a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810616c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810616e:	2b0f      	cmp	r3, #15
 8106170:	d916      	bls.n	81061a0 <UART_SetConfig+0x920>
 8106172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106178:	d212      	bcs.n	81061a0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810617a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810617c:	b29b      	uxth	r3, r3
 810617e:	f023 030f 	bic.w	r3, r3, #15
 8106182:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8106184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106186:	085b      	lsrs	r3, r3, #1
 8106188:	b29b      	uxth	r3, r3
 810618a:	f003 0307 	and.w	r3, r3, #7
 810618e:	b29a      	uxth	r2, r3
 8106190:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8106192:	4313      	orrs	r3, r2
 8106194:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8106196:	697b      	ldr	r3, [r7, #20]
 8106198:	681b      	ldr	r3, [r3, #0]
 810619a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 810619c:	60da      	str	r2, [r3, #12]
 810619e:	e0b9      	b.n	8106314 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 81061a0:	2301      	movs	r3, #1
 81061a2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 81061a6:	e0b5      	b.n	8106314 <UART_SetConfig+0xa94>
 81061a8:	03d09000 	.word	0x03d09000
 81061ac:	003d0900 	.word	0x003d0900
 81061b0:	0810b834 	.word	0x0810b834
 81061b4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 81061b8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 81061bc:	2b20      	cmp	r3, #32
 81061be:	dc49      	bgt.n	8106254 <UART_SetConfig+0x9d4>
 81061c0:	2b00      	cmp	r3, #0
 81061c2:	db7c      	blt.n	81062be <UART_SetConfig+0xa3e>
 81061c4:	2b20      	cmp	r3, #32
 81061c6:	d87a      	bhi.n	81062be <UART_SetConfig+0xa3e>
 81061c8:	a201      	add	r2, pc, #4	; (adr r2, 81061d0 <UART_SetConfig+0x950>)
 81061ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81061ce:	bf00      	nop
 81061d0:	0810625b 	.word	0x0810625b
 81061d4:	08106263 	.word	0x08106263
 81061d8:	081062bf 	.word	0x081062bf
 81061dc:	081062bf 	.word	0x081062bf
 81061e0:	0810626b 	.word	0x0810626b
 81061e4:	081062bf 	.word	0x081062bf
 81061e8:	081062bf 	.word	0x081062bf
 81061ec:	081062bf 	.word	0x081062bf
 81061f0:	0810627b 	.word	0x0810627b
 81061f4:	081062bf 	.word	0x081062bf
 81061f8:	081062bf 	.word	0x081062bf
 81061fc:	081062bf 	.word	0x081062bf
 8106200:	081062bf 	.word	0x081062bf
 8106204:	081062bf 	.word	0x081062bf
 8106208:	081062bf 	.word	0x081062bf
 810620c:	081062bf 	.word	0x081062bf
 8106210:	0810628b 	.word	0x0810628b
 8106214:	081062bf 	.word	0x081062bf
 8106218:	081062bf 	.word	0x081062bf
 810621c:	081062bf 	.word	0x081062bf
 8106220:	081062bf 	.word	0x081062bf
 8106224:	081062bf 	.word	0x081062bf
 8106228:	081062bf 	.word	0x081062bf
 810622c:	081062bf 	.word	0x081062bf
 8106230:	081062bf 	.word	0x081062bf
 8106234:	081062bf 	.word	0x081062bf
 8106238:	081062bf 	.word	0x081062bf
 810623c:	081062bf 	.word	0x081062bf
 8106240:	081062bf 	.word	0x081062bf
 8106244:	081062bf 	.word	0x081062bf
 8106248:	081062bf 	.word	0x081062bf
 810624c:	081062bf 	.word	0x081062bf
 8106250:	081062b1 	.word	0x081062b1
 8106254:	2b40      	cmp	r3, #64	; 0x40
 8106256:	d02e      	beq.n	81062b6 <UART_SetConfig+0xa36>
 8106258:	e031      	b.n	81062be <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810625a:	f7fd fb13 	bl	8103884 <HAL_RCC_GetPCLK1Freq>
 810625e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8106260:	e033      	b.n	81062ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8106262:	f7fd fb25 	bl	81038b0 <HAL_RCC_GetPCLK2Freq>
 8106266:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8106268:	e02f      	b.n	81062ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810626a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810626e:	4618      	mov	r0, r3
 8106270:	f7fe fd54 	bl	8104d1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106276:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106278:	e027      	b.n	81062ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810627a:	f107 0318 	add.w	r3, r7, #24
 810627e:	4618      	mov	r0, r3
 8106280:	f7fe fea0 	bl	8104fc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106284:	69fb      	ldr	r3, [r7, #28]
 8106286:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106288:	e01f      	b.n	81062ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810628a:	4b2d      	ldr	r3, [pc, #180]	; (8106340 <UART_SetConfig+0xac0>)
 810628c:	681b      	ldr	r3, [r3, #0]
 810628e:	f003 0320 	and.w	r3, r3, #32
 8106292:	2b00      	cmp	r3, #0
 8106294:	d009      	beq.n	81062aa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106296:	4b2a      	ldr	r3, [pc, #168]	; (8106340 <UART_SetConfig+0xac0>)
 8106298:	681b      	ldr	r3, [r3, #0]
 810629a:	08db      	lsrs	r3, r3, #3
 810629c:	f003 0303 	and.w	r3, r3, #3
 81062a0:	4a28      	ldr	r2, [pc, #160]	; (8106344 <UART_SetConfig+0xac4>)
 81062a2:	fa22 f303 	lsr.w	r3, r2, r3
 81062a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81062a8:	e00f      	b.n	81062ca <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 81062aa:	4b26      	ldr	r3, [pc, #152]	; (8106344 <UART_SetConfig+0xac4>)
 81062ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81062ae:	e00c      	b.n	81062ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81062b0:	4b25      	ldr	r3, [pc, #148]	; (8106348 <UART_SetConfig+0xac8>)
 81062b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81062b4:	e009      	b.n	81062ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81062b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81062ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81062bc:	e005      	b.n	81062ca <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 81062be:	2300      	movs	r3, #0
 81062c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 81062c2:	2301      	movs	r3, #1
 81062c4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 81062c8:	bf00      	nop
    }

    if (pclk != 0U)
 81062ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81062cc:	2b00      	cmp	r3, #0
 81062ce:	d021      	beq.n	8106314 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81062d0:	697b      	ldr	r3, [r7, #20]
 81062d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81062d4:	4a1d      	ldr	r2, [pc, #116]	; (810634c <UART_SetConfig+0xacc>)
 81062d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81062da:	461a      	mov	r2, r3
 81062dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81062de:	fbb3 f2f2 	udiv	r2, r3, r2
 81062e2:	697b      	ldr	r3, [r7, #20]
 81062e4:	685b      	ldr	r3, [r3, #4]
 81062e6:	085b      	lsrs	r3, r3, #1
 81062e8:	441a      	add	r2, r3
 81062ea:	697b      	ldr	r3, [r7, #20]
 81062ec:	685b      	ldr	r3, [r3, #4]
 81062ee:	fbb2 f3f3 	udiv	r3, r2, r3
 81062f2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81062f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81062f6:	2b0f      	cmp	r3, #15
 81062f8:	d909      	bls.n	810630e <UART_SetConfig+0xa8e>
 81062fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81062fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106300:	d205      	bcs.n	810630e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8106302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106304:	b29a      	uxth	r2, r3
 8106306:	697b      	ldr	r3, [r7, #20]
 8106308:	681b      	ldr	r3, [r3, #0]
 810630a:	60da      	str	r2, [r3, #12]
 810630c:	e002      	b.n	8106314 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810630e:	2301      	movs	r3, #1
 8106310:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8106314:	697b      	ldr	r3, [r7, #20]
 8106316:	2201      	movs	r2, #1
 8106318:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 810631c:	697b      	ldr	r3, [r7, #20]
 810631e:	2201      	movs	r2, #1
 8106320:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8106324:	697b      	ldr	r3, [r7, #20]
 8106326:	2200      	movs	r2, #0
 8106328:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 810632a:	697b      	ldr	r3, [r7, #20]
 810632c:	2200      	movs	r2, #0
 810632e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8106330:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8106334:	4618      	mov	r0, r3
 8106336:	3748      	adds	r7, #72	; 0x48
 8106338:	46bd      	mov	sp, r7
 810633a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 810633e:	bf00      	nop
 8106340:	58024400 	.word	0x58024400
 8106344:	03d09000 	.word	0x03d09000
 8106348:	003d0900 	.word	0x003d0900
 810634c:	0810b834 	.word	0x0810b834

08106350 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8106350:	b480      	push	{r7}
 8106352:	b083      	sub	sp, #12
 8106354:	af00      	add	r7, sp, #0
 8106356:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8106358:	687b      	ldr	r3, [r7, #4]
 810635a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810635c:	f003 0301 	and.w	r3, r3, #1
 8106360:	2b00      	cmp	r3, #0
 8106362:	d00a      	beq.n	810637a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8106364:	687b      	ldr	r3, [r7, #4]
 8106366:	681b      	ldr	r3, [r3, #0]
 8106368:	685b      	ldr	r3, [r3, #4]
 810636a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 810636e:	687b      	ldr	r3, [r7, #4]
 8106370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8106372:	687b      	ldr	r3, [r7, #4]
 8106374:	681b      	ldr	r3, [r3, #0]
 8106376:	430a      	orrs	r2, r1
 8106378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810637a:	687b      	ldr	r3, [r7, #4]
 810637c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810637e:	f003 0302 	and.w	r3, r3, #2
 8106382:	2b00      	cmp	r3, #0
 8106384:	d00a      	beq.n	810639c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8106386:	687b      	ldr	r3, [r7, #4]
 8106388:	681b      	ldr	r3, [r3, #0]
 810638a:	685b      	ldr	r3, [r3, #4]
 810638c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8106390:	687b      	ldr	r3, [r7, #4]
 8106392:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8106394:	687b      	ldr	r3, [r7, #4]
 8106396:	681b      	ldr	r3, [r3, #0]
 8106398:	430a      	orrs	r2, r1
 810639a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 810639c:	687b      	ldr	r3, [r7, #4]
 810639e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81063a0:	f003 0304 	and.w	r3, r3, #4
 81063a4:	2b00      	cmp	r3, #0
 81063a6:	d00a      	beq.n	81063be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 81063a8:	687b      	ldr	r3, [r7, #4]
 81063aa:	681b      	ldr	r3, [r3, #0]
 81063ac:	685b      	ldr	r3, [r3, #4]
 81063ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 81063b2:	687b      	ldr	r3, [r7, #4]
 81063b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81063b6:	687b      	ldr	r3, [r7, #4]
 81063b8:	681b      	ldr	r3, [r3, #0]
 81063ba:	430a      	orrs	r2, r1
 81063bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 81063be:	687b      	ldr	r3, [r7, #4]
 81063c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81063c2:	f003 0308 	and.w	r3, r3, #8
 81063c6:	2b00      	cmp	r3, #0
 81063c8:	d00a      	beq.n	81063e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 81063ca:	687b      	ldr	r3, [r7, #4]
 81063cc:	681b      	ldr	r3, [r3, #0]
 81063ce:	685b      	ldr	r3, [r3, #4]
 81063d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 81063d4:	687b      	ldr	r3, [r7, #4]
 81063d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 81063d8:	687b      	ldr	r3, [r7, #4]
 81063da:	681b      	ldr	r3, [r3, #0]
 81063dc:	430a      	orrs	r2, r1
 81063de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 81063e0:	687b      	ldr	r3, [r7, #4]
 81063e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81063e4:	f003 0310 	and.w	r3, r3, #16
 81063e8:	2b00      	cmp	r3, #0
 81063ea:	d00a      	beq.n	8106402 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 81063ec:	687b      	ldr	r3, [r7, #4]
 81063ee:	681b      	ldr	r3, [r3, #0]
 81063f0:	689b      	ldr	r3, [r3, #8]
 81063f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 81063f6:	687b      	ldr	r3, [r7, #4]
 81063f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 81063fa:	687b      	ldr	r3, [r7, #4]
 81063fc:	681b      	ldr	r3, [r3, #0]
 81063fe:	430a      	orrs	r2, r1
 8106400:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8106402:	687b      	ldr	r3, [r7, #4]
 8106404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106406:	f003 0320 	and.w	r3, r3, #32
 810640a:	2b00      	cmp	r3, #0
 810640c:	d00a      	beq.n	8106424 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810640e:	687b      	ldr	r3, [r7, #4]
 8106410:	681b      	ldr	r3, [r3, #0]
 8106412:	689b      	ldr	r3, [r3, #8]
 8106414:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8106418:	687b      	ldr	r3, [r7, #4]
 810641a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810641c:	687b      	ldr	r3, [r7, #4]
 810641e:	681b      	ldr	r3, [r3, #0]
 8106420:	430a      	orrs	r2, r1
 8106422:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8106424:	687b      	ldr	r3, [r7, #4]
 8106426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810642c:	2b00      	cmp	r3, #0
 810642e:	d01a      	beq.n	8106466 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8106430:	687b      	ldr	r3, [r7, #4]
 8106432:	681b      	ldr	r3, [r3, #0]
 8106434:	685b      	ldr	r3, [r3, #4]
 8106436:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810643a:	687b      	ldr	r3, [r7, #4]
 810643c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810643e:	687b      	ldr	r3, [r7, #4]
 8106440:	681b      	ldr	r3, [r3, #0]
 8106442:	430a      	orrs	r2, r1
 8106444:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8106446:	687b      	ldr	r3, [r7, #4]
 8106448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810644a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810644e:	d10a      	bne.n	8106466 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8106450:	687b      	ldr	r3, [r7, #4]
 8106452:	681b      	ldr	r3, [r3, #0]
 8106454:	685b      	ldr	r3, [r3, #4]
 8106456:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810645a:	687b      	ldr	r3, [r7, #4]
 810645c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810645e:	687b      	ldr	r3, [r7, #4]
 8106460:	681b      	ldr	r3, [r3, #0]
 8106462:	430a      	orrs	r2, r1
 8106464:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8106466:	687b      	ldr	r3, [r7, #4]
 8106468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810646a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810646e:	2b00      	cmp	r3, #0
 8106470:	d00a      	beq.n	8106488 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8106472:	687b      	ldr	r3, [r7, #4]
 8106474:	681b      	ldr	r3, [r3, #0]
 8106476:	685b      	ldr	r3, [r3, #4]
 8106478:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 810647c:	687b      	ldr	r3, [r7, #4]
 810647e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8106480:	687b      	ldr	r3, [r7, #4]
 8106482:	681b      	ldr	r3, [r3, #0]
 8106484:	430a      	orrs	r2, r1
 8106486:	605a      	str	r2, [r3, #4]
  }
}
 8106488:	bf00      	nop
 810648a:	370c      	adds	r7, #12
 810648c:	46bd      	mov	sp, r7
 810648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106492:	4770      	bx	lr

08106494 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8106494:	b580      	push	{r7, lr}
 8106496:	b098      	sub	sp, #96	; 0x60
 8106498:	af02      	add	r7, sp, #8
 810649a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 810649c:	687b      	ldr	r3, [r7, #4]
 810649e:	2200      	movs	r2, #0
 81064a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 81064a4:	f7fb fecc 	bl	8102240 <HAL_GetTick>
 81064a8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 81064aa:	687b      	ldr	r3, [r7, #4]
 81064ac:	681b      	ldr	r3, [r3, #0]
 81064ae:	681b      	ldr	r3, [r3, #0]
 81064b0:	f003 0308 	and.w	r3, r3, #8
 81064b4:	2b08      	cmp	r3, #8
 81064b6:	d12f      	bne.n	8106518 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81064b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 81064bc:	9300      	str	r3, [sp, #0]
 81064be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81064c0:	2200      	movs	r2, #0
 81064c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 81064c6:	6878      	ldr	r0, [r7, #4]
 81064c8:	f000 f88e 	bl	81065e8 <UART_WaitOnFlagUntilTimeout>
 81064cc:	4603      	mov	r3, r0
 81064ce:	2b00      	cmp	r3, #0
 81064d0:	d022      	beq.n	8106518 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 81064d2:	687b      	ldr	r3, [r7, #4]
 81064d4:	681b      	ldr	r3, [r3, #0]
 81064d6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81064d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064da:	e853 3f00 	ldrex	r3, [r3]
 81064de:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 81064e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81064e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 81064e6:	653b      	str	r3, [r7, #80]	; 0x50
 81064e8:	687b      	ldr	r3, [r7, #4]
 81064ea:	681b      	ldr	r3, [r3, #0]
 81064ec:	461a      	mov	r2, r3
 81064ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81064f0:	647b      	str	r3, [r7, #68]	; 0x44
 81064f2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81064f4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 81064f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 81064f8:	e841 2300 	strex	r3, r2, [r1]
 81064fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 81064fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106500:	2b00      	cmp	r3, #0
 8106502:	d1e6      	bne.n	81064d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8106504:	687b      	ldr	r3, [r7, #4]
 8106506:	2220      	movs	r2, #32
 8106508:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 810650c:	687b      	ldr	r3, [r7, #4]
 810650e:	2200      	movs	r2, #0
 8106510:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8106514:	2303      	movs	r3, #3
 8106516:	e063      	b.n	81065e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8106518:	687b      	ldr	r3, [r7, #4]
 810651a:	681b      	ldr	r3, [r3, #0]
 810651c:	681b      	ldr	r3, [r3, #0]
 810651e:	f003 0304 	and.w	r3, r3, #4
 8106522:	2b04      	cmp	r3, #4
 8106524:	d149      	bne.n	81065ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8106526:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810652a:	9300      	str	r3, [sp, #0]
 810652c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810652e:	2200      	movs	r2, #0
 8106530:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8106534:	6878      	ldr	r0, [r7, #4]
 8106536:	f000 f857 	bl	81065e8 <UART_WaitOnFlagUntilTimeout>
 810653a:	4603      	mov	r3, r0
 810653c:	2b00      	cmp	r3, #0
 810653e:	d03c      	beq.n	81065ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106540:	687b      	ldr	r3, [r7, #4]
 8106542:	681b      	ldr	r3, [r3, #0]
 8106544:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106548:	e853 3f00 	ldrex	r3, [r3]
 810654c:	623b      	str	r3, [r7, #32]
   return(result);
 810654e:	6a3b      	ldr	r3, [r7, #32]
 8106550:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8106554:	64fb      	str	r3, [r7, #76]	; 0x4c
 8106556:	687b      	ldr	r3, [r7, #4]
 8106558:	681b      	ldr	r3, [r3, #0]
 810655a:	461a      	mov	r2, r3
 810655c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810655e:	633b      	str	r3, [r7, #48]	; 0x30
 8106560:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106562:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8106564:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8106566:	e841 2300 	strex	r3, r2, [r1]
 810656a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 810656c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810656e:	2b00      	cmp	r3, #0
 8106570:	d1e6      	bne.n	8106540 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8106572:	687b      	ldr	r3, [r7, #4]
 8106574:	681b      	ldr	r3, [r3, #0]
 8106576:	3308      	adds	r3, #8
 8106578:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810657a:	693b      	ldr	r3, [r7, #16]
 810657c:	e853 3f00 	ldrex	r3, [r3]
 8106580:	60fb      	str	r3, [r7, #12]
   return(result);
 8106582:	68fb      	ldr	r3, [r7, #12]
 8106584:	f023 0301 	bic.w	r3, r3, #1
 8106588:	64bb      	str	r3, [r7, #72]	; 0x48
 810658a:	687b      	ldr	r3, [r7, #4]
 810658c:	681b      	ldr	r3, [r3, #0]
 810658e:	3308      	adds	r3, #8
 8106590:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8106592:	61fa      	str	r2, [r7, #28]
 8106594:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106596:	69b9      	ldr	r1, [r7, #24]
 8106598:	69fa      	ldr	r2, [r7, #28]
 810659a:	e841 2300 	strex	r3, r2, [r1]
 810659e:	617b      	str	r3, [r7, #20]
   return(result);
 81065a0:	697b      	ldr	r3, [r7, #20]
 81065a2:	2b00      	cmp	r3, #0
 81065a4:	d1e5      	bne.n	8106572 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 81065a6:	687b      	ldr	r3, [r7, #4]
 81065a8:	2220      	movs	r2, #32
 81065aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 81065ae:	687b      	ldr	r3, [r7, #4]
 81065b0:	2200      	movs	r2, #0
 81065b2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 81065b6:	2303      	movs	r3, #3
 81065b8:	e012      	b.n	81065e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 81065ba:	687b      	ldr	r3, [r7, #4]
 81065bc:	2220      	movs	r2, #32
 81065be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 81065c2:	687b      	ldr	r3, [r7, #4]
 81065c4:	2220      	movs	r2, #32
 81065c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81065ca:	687b      	ldr	r3, [r7, #4]
 81065cc:	2200      	movs	r2, #0
 81065ce:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 81065d0:	687b      	ldr	r3, [r7, #4]
 81065d2:	2200      	movs	r2, #0
 81065d4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 81065d6:	687b      	ldr	r3, [r7, #4]
 81065d8:	2200      	movs	r2, #0
 81065da:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 81065de:	2300      	movs	r3, #0
}
 81065e0:	4618      	mov	r0, r3
 81065e2:	3758      	adds	r7, #88	; 0x58
 81065e4:	46bd      	mov	sp, r7
 81065e6:	bd80      	pop	{r7, pc}

081065e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 81065e8:	b580      	push	{r7, lr}
 81065ea:	b084      	sub	sp, #16
 81065ec:	af00      	add	r7, sp, #0
 81065ee:	60f8      	str	r0, [r7, #12]
 81065f0:	60b9      	str	r1, [r7, #8]
 81065f2:	603b      	str	r3, [r7, #0]
 81065f4:	4613      	mov	r3, r2
 81065f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81065f8:	e049      	b.n	810668e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81065fa:	69bb      	ldr	r3, [r7, #24]
 81065fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106600:	d045      	beq.n	810668e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8106602:	f7fb fe1d 	bl	8102240 <HAL_GetTick>
 8106606:	4602      	mov	r2, r0
 8106608:	683b      	ldr	r3, [r7, #0]
 810660a:	1ad3      	subs	r3, r2, r3
 810660c:	69ba      	ldr	r2, [r7, #24]
 810660e:	429a      	cmp	r2, r3
 8106610:	d302      	bcc.n	8106618 <UART_WaitOnFlagUntilTimeout+0x30>
 8106612:	69bb      	ldr	r3, [r7, #24]
 8106614:	2b00      	cmp	r3, #0
 8106616:	d101      	bne.n	810661c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8106618:	2303      	movs	r3, #3
 810661a:	e048      	b.n	81066ae <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 810661c:	68fb      	ldr	r3, [r7, #12]
 810661e:	681b      	ldr	r3, [r3, #0]
 8106620:	681b      	ldr	r3, [r3, #0]
 8106622:	f003 0304 	and.w	r3, r3, #4
 8106626:	2b00      	cmp	r3, #0
 8106628:	d031      	beq.n	810668e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 810662a:	68fb      	ldr	r3, [r7, #12]
 810662c:	681b      	ldr	r3, [r3, #0]
 810662e:	69db      	ldr	r3, [r3, #28]
 8106630:	f003 0308 	and.w	r3, r3, #8
 8106634:	2b08      	cmp	r3, #8
 8106636:	d110      	bne.n	810665a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8106638:	68fb      	ldr	r3, [r7, #12]
 810663a:	681b      	ldr	r3, [r3, #0]
 810663c:	2208      	movs	r2, #8
 810663e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8106640:	68f8      	ldr	r0, [r7, #12]
 8106642:	f000 f838 	bl	81066b6 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8106646:	68fb      	ldr	r3, [r7, #12]
 8106648:	2208      	movs	r2, #8
 810664a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 810664e:	68fb      	ldr	r3, [r7, #12]
 8106650:	2200      	movs	r2, #0
 8106652:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8106656:	2301      	movs	r3, #1
 8106658:	e029      	b.n	81066ae <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810665a:	68fb      	ldr	r3, [r7, #12]
 810665c:	681b      	ldr	r3, [r3, #0]
 810665e:	69db      	ldr	r3, [r3, #28]
 8106660:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8106664:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8106668:	d111      	bne.n	810668e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810666a:	68fb      	ldr	r3, [r7, #12]
 810666c:	681b      	ldr	r3, [r3, #0]
 810666e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8106672:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8106674:	68f8      	ldr	r0, [r7, #12]
 8106676:	f000 f81e 	bl	81066b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810667a:	68fb      	ldr	r3, [r7, #12]
 810667c:	2220      	movs	r2, #32
 810667e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8106682:	68fb      	ldr	r3, [r7, #12]
 8106684:	2200      	movs	r2, #0
 8106686:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 810668a:	2303      	movs	r3, #3
 810668c:	e00f      	b.n	81066ae <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810668e:	68fb      	ldr	r3, [r7, #12]
 8106690:	681b      	ldr	r3, [r3, #0]
 8106692:	69da      	ldr	r2, [r3, #28]
 8106694:	68bb      	ldr	r3, [r7, #8]
 8106696:	4013      	ands	r3, r2
 8106698:	68ba      	ldr	r2, [r7, #8]
 810669a:	429a      	cmp	r2, r3
 810669c:	bf0c      	ite	eq
 810669e:	2301      	moveq	r3, #1
 81066a0:	2300      	movne	r3, #0
 81066a2:	b2db      	uxtb	r3, r3
 81066a4:	461a      	mov	r2, r3
 81066a6:	79fb      	ldrb	r3, [r7, #7]
 81066a8:	429a      	cmp	r2, r3
 81066aa:	d0a6      	beq.n	81065fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 81066ac:	2300      	movs	r3, #0
}
 81066ae:	4618      	mov	r0, r3
 81066b0:	3710      	adds	r7, #16
 81066b2:	46bd      	mov	sp, r7
 81066b4:	bd80      	pop	{r7, pc}

081066b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 81066b6:	b480      	push	{r7}
 81066b8:	b095      	sub	sp, #84	; 0x54
 81066ba:	af00      	add	r7, sp, #0
 81066bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 81066be:	687b      	ldr	r3, [r7, #4]
 81066c0:	681b      	ldr	r3, [r3, #0]
 81066c2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81066c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81066c6:	e853 3f00 	ldrex	r3, [r3]
 81066ca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 81066cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81066ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 81066d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 81066d4:	687b      	ldr	r3, [r7, #4]
 81066d6:	681b      	ldr	r3, [r3, #0]
 81066d8:	461a      	mov	r2, r3
 81066da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81066dc:	643b      	str	r3, [r7, #64]	; 0x40
 81066de:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81066e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 81066e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 81066e4:	e841 2300 	strex	r3, r2, [r1]
 81066e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 81066ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81066ec:	2b00      	cmp	r3, #0
 81066ee:	d1e6      	bne.n	81066be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 81066f0:	687b      	ldr	r3, [r7, #4]
 81066f2:	681b      	ldr	r3, [r3, #0]
 81066f4:	3308      	adds	r3, #8
 81066f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81066f8:	6a3b      	ldr	r3, [r7, #32]
 81066fa:	e853 3f00 	ldrex	r3, [r3]
 81066fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8106700:	69fb      	ldr	r3, [r7, #28]
 8106702:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8106706:	f023 0301 	bic.w	r3, r3, #1
 810670a:	64bb      	str	r3, [r7, #72]	; 0x48
 810670c:	687b      	ldr	r3, [r7, #4]
 810670e:	681b      	ldr	r3, [r3, #0]
 8106710:	3308      	adds	r3, #8
 8106712:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8106714:	62fa      	str	r2, [r7, #44]	; 0x2c
 8106716:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106718:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810671a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 810671c:	e841 2300 	strex	r3, r2, [r1]
 8106720:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8106722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106724:	2b00      	cmp	r3, #0
 8106726:	d1e3      	bne.n	81066f0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8106728:	687b      	ldr	r3, [r7, #4]
 810672a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810672c:	2b01      	cmp	r3, #1
 810672e:	d118      	bne.n	8106762 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8106730:	687b      	ldr	r3, [r7, #4]
 8106732:	681b      	ldr	r3, [r3, #0]
 8106734:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106736:	68fb      	ldr	r3, [r7, #12]
 8106738:	e853 3f00 	ldrex	r3, [r3]
 810673c:	60bb      	str	r3, [r7, #8]
   return(result);
 810673e:	68bb      	ldr	r3, [r7, #8]
 8106740:	f023 0310 	bic.w	r3, r3, #16
 8106744:	647b      	str	r3, [r7, #68]	; 0x44
 8106746:	687b      	ldr	r3, [r7, #4]
 8106748:	681b      	ldr	r3, [r3, #0]
 810674a:	461a      	mov	r2, r3
 810674c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810674e:	61bb      	str	r3, [r7, #24]
 8106750:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106752:	6979      	ldr	r1, [r7, #20]
 8106754:	69ba      	ldr	r2, [r7, #24]
 8106756:	e841 2300 	strex	r3, r2, [r1]
 810675a:	613b      	str	r3, [r7, #16]
   return(result);
 810675c:	693b      	ldr	r3, [r7, #16]
 810675e:	2b00      	cmp	r3, #0
 8106760:	d1e6      	bne.n	8106730 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8106762:	687b      	ldr	r3, [r7, #4]
 8106764:	2220      	movs	r2, #32
 8106766:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810676a:	687b      	ldr	r3, [r7, #4]
 810676c:	2200      	movs	r2, #0
 810676e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8106770:	687b      	ldr	r3, [r7, #4]
 8106772:	2200      	movs	r2, #0
 8106774:	675a      	str	r2, [r3, #116]	; 0x74
}
 8106776:	bf00      	nop
 8106778:	3754      	adds	r7, #84	; 0x54
 810677a:	46bd      	mov	sp, r7
 810677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106780:	4770      	bx	lr

08106782 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8106782:	b480      	push	{r7}
 8106784:	b085      	sub	sp, #20
 8106786:	af00      	add	r7, sp, #0
 8106788:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810678a:	687b      	ldr	r3, [r7, #4]
 810678c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8106790:	2b01      	cmp	r3, #1
 8106792:	d101      	bne.n	8106798 <HAL_UARTEx_DisableFifoMode+0x16>
 8106794:	2302      	movs	r3, #2
 8106796:	e027      	b.n	81067e8 <HAL_UARTEx_DisableFifoMode+0x66>
 8106798:	687b      	ldr	r3, [r7, #4]
 810679a:	2201      	movs	r2, #1
 810679c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81067a0:	687b      	ldr	r3, [r7, #4]
 81067a2:	2224      	movs	r2, #36	; 0x24
 81067a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81067a8:	687b      	ldr	r3, [r7, #4]
 81067aa:	681b      	ldr	r3, [r3, #0]
 81067ac:	681b      	ldr	r3, [r3, #0]
 81067ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81067b0:	687b      	ldr	r3, [r7, #4]
 81067b2:	681b      	ldr	r3, [r3, #0]
 81067b4:	681a      	ldr	r2, [r3, #0]
 81067b6:	687b      	ldr	r3, [r7, #4]
 81067b8:	681b      	ldr	r3, [r3, #0]
 81067ba:	f022 0201 	bic.w	r2, r2, #1
 81067be:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 81067c0:	68fb      	ldr	r3, [r7, #12]
 81067c2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 81067c6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 81067c8:	687b      	ldr	r3, [r7, #4]
 81067ca:	2200      	movs	r2, #0
 81067cc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81067ce:	687b      	ldr	r3, [r7, #4]
 81067d0:	681b      	ldr	r3, [r3, #0]
 81067d2:	68fa      	ldr	r2, [r7, #12]
 81067d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81067d6:	687b      	ldr	r3, [r7, #4]
 81067d8:	2220      	movs	r2, #32
 81067da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81067de:	687b      	ldr	r3, [r7, #4]
 81067e0:	2200      	movs	r2, #0
 81067e2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 81067e6:	2300      	movs	r3, #0
}
 81067e8:	4618      	mov	r0, r3
 81067ea:	3714      	adds	r7, #20
 81067ec:	46bd      	mov	sp, r7
 81067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067f2:	4770      	bx	lr

081067f4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81067f4:	b580      	push	{r7, lr}
 81067f6:	b084      	sub	sp, #16
 81067f8:	af00      	add	r7, sp, #0
 81067fa:	6078      	str	r0, [r7, #4]
 81067fc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81067fe:	687b      	ldr	r3, [r7, #4]
 8106800:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8106804:	2b01      	cmp	r3, #1
 8106806:	d101      	bne.n	810680c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8106808:	2302      	movs	r3, #2
 810680a:	e02d      	b.n	8106868 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810680c:	687b      	ldr	r3, [r7, #4]
 810680e:	2201      	movs	r2, #1
 8106810:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8106814:	687b      	ldr	r3, [r7, #4]
 8106816:	2224      	movs	r2, #36	; 0x24
 8106818:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810681c:	687b      	ldr	r3, [r7, #4]
 810681e:	681b      	ldr	r3, [r3, #0]
 8106820:	681b      	ldr	r3, [r3, #0]
 8106822:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8106824:	687b      	ldr	r3, [r7, #4]
 8106826:	681b      	ldr	r3, [r3, #0]
 8106828:	681a      	ldr	r2, [r3, #0]
 810682a:	687b      	ldr	r3, [r7, #4]
 810682c:	681b      	ldr	r3, [r3, #0]
 810682e:	f022 0201 	bic.w	r2, r2, #1
 8106832:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8106834:	687b      	ldr	r3, [r7, #4]
 8106836:	681b      	ldr	r3, [r3, #0]
 8106838:	689b      	ldr	r3, [r3, #8]
 810683a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 810683e:	687b      	ldr	r3, [r7, #4]
 8106840:	681b      	ldr	r3, [r3, #0]
 8106842:	683a      	ldr	r2, [r7, #0]
 8106844:	430a      	orrs	r2, r1
 8106846:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8106848:	6878      	ldr	r0, [r7, #4]
 810684a:	f000 f84f 	bl	81068ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810684e:	687b      	ldr	r3, [r7, #4]
 8106850:	681b      	ldr	r3, [r3, #0]
 8106852:	68fa      	ldr	r2, [r7, #12]
 8106854:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8106856:	687b      	ldr	r3, [r7, #4]
 8106858:	2220      	movs	r2, #32
 810685a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810685e:	687b      	ldr	r3, [r7, #4]
 8106860:	2200      	movs	r2, #0
 8106862:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8106866:	2300      	movs	r3, #0
}
 8106868:	4618      	mov	r0, r3
 810686a:	3710      	adds	r7, #16
 810686c:	46bd      	mov	sp, r7
 810686e:	bd80      	pop	{r7, pc}

08106870 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8106870:	b580      	push	{r7, lr}
 8106872:	b084      	sub	sp, #16
 8106874:	af00      	add	r7, sp, #0
 8106876:	6078      	str	r0, [r7, #4]
 8106878:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810687a:	687b      	ldr	r3, [r7, #4]
 810687c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8106880:	2b01      	cmp	r3, #1
 8106882:	d101      	bne.n	8106888 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8106884:	2302      	movs	r3, #2
 8106886:	e02d      	b.n	81068e4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8106888:	687b      	ldr	r3, [r7, #4]
 810688a:	2201      	movs	r2, #1
 810688c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8106890:	687b      	ldr	r3, [r7, #4]
 8106892:	2224      	movs	r2, #36	; 0x24
 8106894:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106898:	687b      	ldr	r3, [r7, #4]
 810689a:	681b      	ldr	r3, [r3, #0]
 810689c:	681b      	ldr	r3, [r3, #0]
 810689e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81068a0:	687b      	ldr	r3, [r7, #4]
 81068a2:	681b      	ldr	r3, [r3, #0]
 81068a4:	681a      	ldr	r2, [r3, #0]
 81068a6:	687b      	ldr	r3, [r7, #4]
 81068a8:	681b      	ldr	r3, [r3, #0]
 81068aa:	f022 0201 	bic.w	r2, r2, #1
 81068ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 81068b0:	687b      	ldr	r3, [r7, #4]
 81068b2:	681b      	ldr	r3, [r3, #0]
 81068b4:	689b      	ldr	r3, [r3, #8]
 81068b6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 81068ba:	687b      	ldr	r3, [r7, #4]
 81068bc:	681b      	ldr	r3, [r3, #0]
 81068be:	683a      	ldr	r2, [r7, #0]
 81068c0:	430a      	orrs	r2, r1
 81068c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81068c4:	6878      	ldr	r0, [r7, #4]
 81068c6:	f000 f811 	bl	81068ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81068ca:	687b      	ldr	r3, [r7, #4]
 81068cc:	681b      	ldr	r3, [r3, #0]
 81068ce:	68fa      	ldr	r2, [r7, #12]
 81068d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81068d2:	687b      	ldr	r3, [r7, #4]
 81068d4:	2220      	movs	r2, #32
 81068d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81068da:	687b      	ldr	r3, [r7, #4]
 81068dc:	2200      	movs	r2, #0
 81068de:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 81068e2:	2300      	movs	r3, #0
}
 81068e4:	4618      	mov	r0, r3
 81068e6:	3710      	adds	r7, #16
 81068e8:	46bd      	mov	sp, r7
 81068ea:	bd80      	pop	{r7, pc}

081068ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 81068ec:	b480      	push	{r7}
 81068ee:	b085      	sub	sp, #20
 81068f0:	af00      	add	r7, sp, #0
 81068f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 81068f4:	687b      	ldr	r3, [r7, #4]
 81068f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81068f8:	2b00      	cmp	r3, #0
 81068fa:	d108      	bne.n	810690e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 81068fc:	687b      	ldr	r3, [r7, #4]
 81068fe:	2201      	movs	r2, #1
 8106900:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8106904:	687b      	ldr	r3, [r7, #4]
 8106906:	2201      	movs	r2, #1
 8106908:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810690c:	e031      	b.n	8106972 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810690e:	2310      	movs	r3, #16
 8106910:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8106912:	2310      	movs	r3, #16
 8106914:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8106916:	687b      	ldr	r3, [r7, #4]
 8106918:	681b      	ldr	r3, [r3, #0]
 810691a:	689b      	ldr	r3, [r3, #8]
 810691c:	0e5b      	lsrs	r3, r3, #25
 810691e:	b2db      	uxtb	r3, r3
 8106920:	f003 0307 	and.w	r3, r3, #7
 8106924:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8106926:	687b      	ldr	r3, [r7, #4]
 8106928:	681b      	ldr	r3, [r3, #0]
 810692a:	689b      	ldr	r3, [r3, #8]
 810692c:	0f5b      	lsrs	r3, r3, #29
 810692e:	b2db      	uxtb	r3, r3
 8106930:	f003 0307 	and.w	r3, r3, #7
 8106934:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8106936:	7bbb      	ldrb	r3, [r7, #14]
 8106938:	7b3a      	ldrb	r2, [r7, #12]
 810693a:	4911      	ldr	r1, [pc, #68]	; (8106980 <UARTEx_SetNbDataToProcess+0x94>)
 810693c:	5c8a      	ldrb	r2, [r1, r2]
 810693e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8106942:	7b3a      	ldrb	r2, [r7, #12]
 8106944:	490f      	ldr	r1, [pc, #60]	; (8106984 <UARTEx_SetNbDataToProcess+0x98>)
 8106946:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8106948:	fb93 f3f2 	sdiv	r3, r3, r2
 810694c:	b29a      	uxth	r2, r3
 810694e:	687b      	ldr	r3, [r7, #4]
 8106950:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106954:	7bfb      	ldrb	r3, [r7, #15]
 8106956:	7b7a      	ldrb	r2, [r7, #13]
 8106958:	4909      	ldr	r1, [pc, #36]	; (8106980 <UARTEx_SetNbDataToProcess+0x94>)
 810695a:	5c8a      	ldrb	r2, [r1, r2]
 810695c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8106960:	7b7a      	ldrb	r2, [r7, #13]
 8106962:	4908      	ldr	r1, [pc, #32]	; (8106984 <UARTEx_SetNbDataToProcess+0x98>)
 8106964:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106966:	fb93 f3f2 	sdiv	r3, r3, r2
 810696a:	b29a      	uxth	r2, r3
 810696c:	687b      	ldr	r3, [r7, #4]
 810696e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8106972:	bf00      	nop
 8106974:	3714      	adds	r7, #20
 8106976:	46bd      	mov	sp, r7
 8106978:	f85d 7b04 	ldr.w	r7, [sp], #4
 810697c:	4770      	bx	lr
 810697e:	bf00      	nop
 8106980:	0810b84c 	.word	0x0810b84c
 8106984:	0810b854 	.word	0x0810b854

08106988 <__cvt>:
 8106988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810698c:	ec55 4b10 	vmov	r4, r5, d0
 8106990:	2d00      	cmp	r5, #0
 8106992:	460e      	mov	r6, r1
 8106994:	4619      	mov	r1, r3
 8106996:	462b      	mov	r3, r5
 8106998:	bfbb      	ittet	lt
 810699a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 810699e:	461d      	movlt	r5, r3
 81069a0:	2300      	movge	r3, #0
 81069a2:	232d      	movlt	r3, #45	; 0x2d
 81069a4:	700b      	strb	r3, [r1, #0]
 81069a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 81069a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 81069ac:	4691      	mov	r9, r2
 81069ae:	f023 0820 	bic.w	r8, r3, #32
 81069b2:	bfbc      	itt	lt
 81069b4:	4622      	movlt	r2, r4
 81069b6:	4614      	movlt	r4, r2
 81069b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 81069bc:	d005      	beq.n	81069ca <__cvt+0x42>
 81069be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 81069c2:	d100      	bne.n	81069c6 <__cvt+0x3e>
 81069c4:	3601      	adds	r6, #1
 81069c6:	2102      	movs	r1, #2
 81069c8:	e000      	b.n	81069cc <__cvt+0x44>
 81069ca:	2103      	movs	r1, #3
 81069cc:	ab03      	add	r3, sp, #12
 81069ce:	9301      	str	r3, [sp, #4]
 81069d0:	ab02      	add	r3, sp, #8
 81069d2:	9300      	str	r3, [sp, #0]
 81069d4:	ec45 4b10 	vmov	d0, r4, r5
 81069d8:	4653      	mov	r3, sl
 81069da:	4632      	mov	r2, r6
 81069dc:	f001 f990 	bl	8107d00 <_dtoa_r>
 81069e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 81069e4:	4607      	mov	r7, r0
 81069e6:	d102      	bne.n	81069ee <__cvt+0x66>
 81069e8:	f019 0f01 	tst.w	r9, #1
 81069ec:	d022      	beq.n	8106a34 <__cvt+0xac>
 81069ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 81069f2:	eb07 0906 	add.w	r9, r7, r6
 81069f6:	d110      	bne.n	8106a1a <__cvt+0x92>
 81069f8:	783b      	ldrb	r3, [r7, #0]
 81069fa:	2b30      	cmp	r3, #48	; 0x30
 81069fc:	d10a      	bne.n	8106a14 <__cvt+0x8c>
 81069fe:	2200      	movs	r2, #0
 8106a00:	2300      	movs	r3, #0
 8106a02:	4620      	mov	r0, r4
 8106a04:	4629      	mov	r1, r5
 8106a06:	f7fa f8e7 	bl	8100bd8 <__aeabi_dcmpeq>
 8106a0a:	b918      	cbnz	r0, 8106a14 <__cvt+0x8c>
 8106a0c:	f1c6 0601 	rsb	r6, r6, #1
 8106a10:	f8ca 6000 	str.w	r6, [sl]
 8106a14:	f8da 3000 	ldr.w	r3, [sl]
 8106a18:	4499      	add	r9, r3
 8106a1a:	2200      	movs	r2, #0
 8106a1c:	2300      	movs	r3, #0
 8106a1e:	4620      	mov	r0, r4
 8106a20:	4629      	mov	r1, r5
 8106a22:	f7fa f8d9 	bl	8100bd8 <__aeabi_dcmpeq>
 8106a26:	b108      	cbz	r0, 8106a2c <__cvt+0xa4>
 8106a28:	f8cd 900c 	str.w	r9, [sp, #12]
 8106a2c:	2230      	movs	r2, #48	; 0x30
 8106a2e:	9b03      	ldr	r3, [sp, #12]
 8106a30:	454b      	cmp	r3, r9
 8106a32:	d307      	bcc.n	8106a44 <__cvt+0xbc>
 8106a34:	9b03      	ldr	r3, [sp, #12]
 8106a36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8106a38:	1bdb      	subs	r3, r3, r7
 8106a3a:	4638      	mov	r0, r7
 8106a3c:	6013      	str	r3, [r2, #0]
 8106a3e:	b004      	add	sp, #16
 8106a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8106a44:	1c59      	adds	r1, r3, #1
 8106a46:	9103      	str	r1, [sp, #12]
 8106a48:	701a      	strb	r2, [r3, #0]
 8106a4a:	e7f0      	b.n	8106a2e <__cvt+0xa6>

08106a4c <__exponent>:
 8106a4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8106a4e:	4603      	mov	r3, r0
 8106a50:	2900      	cmp	r1, #0
 8106a52:	bfb8      	it	lt
 8106a54:	4249      	neglt	r1, r1
 8106a56:	f803 2b02 	strb.w	r2, [r3], #2
 8106a5a:	bfb4      	ite	lt
 8106a5c:	222d      	movlt	r2, #45	; 0x2d
 8106a5e:	222b      	movge	r2, #43	; 0x2b
 8106a60:	2909      	cmp	r1, #9
 8106a62:	7042      	strb	r2, [r0, #1]
 8106a64:	dd2a      	ble.n	8106abc <__exponent+0x70>
 8106a66:	f10d 0207 	add.w	r2, sp, #7
 8106a6a:	4617      	mov	r7, r2
 8106a6c:	260a      	movs	r6, #10
 8106a6e:	4694      	mov	ip, r2
 8106a70:	fb91 f5f6 	sdiv	r5, r1, r6
 8106a74:	fb06 1415 	mls	r4, r6, r5, r1
 8106a78:	3430      	adds	r4, #48	; 0x30
 8106a7a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8106a7e:	460c      	mov	r4, r1
 8106a80:	2c63      	cmp	r4, #99	; 0x63
 8106a82:	f102 32ff 	add.w	r2, r2, #4294967295
 8106a86:	4629      	mov	r1, r5
 8106a88:	dcf1      	bgt.n	8106a6e <__exponent+0x22>
 8106a8a:	3130      	adds	r1, #48	; 0x30
 8106a8c:	f1ac 0402 	sub.w	r4, ip, #2
 8106a90:	f802 1c01 	strb.w	r1, [r2, #-1]
 8106a94:	1c41      	adds	r1, r0, #1
 8106a96:	4622      	mov	r2, r4
 8106a98:	42ba      	cmp	r2, r7
 8106a9a:	d30a      	bcc.n	8106ab2 <__exponent+0x66>
 8106a9c:	f10d 0209 	add.w	r2, sp, #9
 8106aa0:	eba2 020c 	sub.w	r2, r2, ip
 8106aa4:	42bc      	cmp	r4, r7
 8106aa6:	bf88      	it	hi
 8106aa8:	2200      	movhi	r2, #0
 8106aaa:	4413      	add	r3, r2
 8106aac:	1a18      	subs	r0, r3, r0
 8106aae:	b003      	add	sp, #12
 8106ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8106ab2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8106ab6:	f801 5f01 	strb.w	r5, [r1, #1]!
 8106aba:	e7ed      	b.n	8106a98 <__exponent+0x4c>
 8106abc:	2330      	movs	r3, #48	; 0x30
 8106abe:	3130      	adds	r1, #48	; 0x30
 8106ac0:	7083      	strb	r3, [r0, #2]
 8106ac2:	70c1      	strb	r1, [r0, #3]
 8106ac4:	1d03      	adds	r3, r0, #4
 8106ac6:	e7f1      	b.n	8106aac <__exponent+0x60>

08106ac8 <_printf_float>:
 8106ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8106acc:	ed2d 8b02 	vpush	{d8}
 8106ad0:	b08d      	sub	sp, #52	; 0x34
 8106ad2:	460c      	mov	r4, r1
 8106ad4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8106ad8:	4616      	mov	r6, r2
 8106ada:	461f      	mov	r7, r3
 8106adc:	4605      	mov	r5, r0
 8106ade:	f000 fff9 	bl	8107ad4 <_localeconv_r>
 8106ae2:	f8d0 a000 	ldr.w	sl, [r0]
 8106ae6:	4650      	mov	r0, sl
 8106ae8:	f7f9 fc4a 	bl	8100380 <strlen>
 8106aec:	2300      	movs	r3, #0
 8106aee:	930a      	str	r3, [sp, #40]	; 0x28
 8106af0:	6823      	ldr	r3, [r4, #0]
 8106af2:	9305      	str	r3, [sp, #20]
 8106af4:	f8d8 3000 	ldr.w	r3, [r8]
 8106af8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8106afc:	3307      	adds	r3, #7
 8106afe:	f023 0307 	bic.w	r3, r3, #7
 8106b02:	f103 0208 	add.w	r2, r3, #8
 8106b06:	f8c8 2000 	str.w	r2, [r8]
 8106b0a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8106b0e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8106b12:	9307      	str	r3, [sp, #28]
 8106b14:	f8cd 8018 	str.w	r8, [sp, #24]
 8106b18:	ee08 0a10 	vmov	s16, r0
 8106b1c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8106b20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8106b24:	4b9e      	ldr	r3, [pc, #632]	; (8106da0 <_printf_float+0x2d8>)
 8106b26:	f04f 32ff 	mov.w	r2, #4294967295
 8106b2a:	f7fa f887 	bl	8100c3c <__aeabi_dcmpun>
 8106b2e:	bb88      	cbnz	r0, 8106b94 <_printf_float+0xcc>
 8106b30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8106b34:	4b9a      	ldr	r3, [pc, #616]	; (8106da0 <_printf_float+0x2d8>)
 8106b36:	f04f 32ff 	mov.w	r2, #4294967295
 8106b3a:	f7fa f861 	bl	8100c00 <__aeabi_dcmple>
 8106b3e:	bb48      	cbnz	r0, 8106b94 <_printf_float+0xcc>
 8106b40:	2200      	movs	r2, #0
 8106b42:	2300      	movs	r3, #0
 8106b44:	4640      	mov	r0, r8
 8106b46:	4649      	mov	r1, r9
 8106b48:	f7fa f850 	bl	8100bec <__aeabi_dcmplt>
 8106b4c:	b110      	cbz	r0, 8106b54 <_printf_float+0x8c>
 8106b4e:	232d      	movs	r3, #45	; 0x2d
 8106b50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8106b54:	4a93      	ldr	r2, [pc, #588]	; (8106da4 <_printf_float+0x2dc>)
 8106b56:	4b94      	ldr	r3, [pc, #592]	; (8106da8 <_printf_float+0x2e0>)
 8106b58:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8106b5c:	bf94      	ite	ls
 8106b5e:	4690      	movls	r8, r2
 8106b60:	4698      	movhi	r8, r3
 8106b62:	2303      	movs	r3, #3
 8106b64:	6123      	str	r3, [r4, #16]
 8106b66:	9b05      	ldr	r3, [sp, #20]
 8106b68:	f023 0304 	bic.w	r3, r3, #4
 8106b6c:	6023      	str	r3, [r4, #0]
 8106b6e:	f04f 0900 	mov.w	r9, #0
 8106b72:	9700      	str	r7, [sp, #0]
 8106b74:	4633      	mov	r3, r6
 8106b76:	aa0b      	add	r2, sp, #44	; 0x2c
 8106b78:	4621      	mov	r1, r4
 8106b7a:	4628      	mov	r0, r5
 8106b7c:	f000 f9da 	bl	8106f34 <_printf_common>
 8106b80:	3001      	adds	r0, #1
 8106b82:	f040 8090 	bne.w	8106ca6 <_printf_float+0x1de>
 8106b86:	f04f 30ff 	mov.w	r0, #4294967295
 8106b8a:	b00d      	add	sp, #52	; 0x34
 8106b8c:	ecbd 8b02 	vpop	{d8}
 8106b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8106b94:	4642      	mov	r2, r8
 8106b96:	464b      	mov	r3, r9
 8106b98:	4640      	mov	r0, r8
 8106b9a:	4649      	mov	r1, r9
 8106b9c:	f7fa f84e 	bl	8100c3c <__aeabi_dcmpun>
 8106ba0:	b140      	cbz	r0, 8106bb4 <_printf_float+0xec>
 8106ba2:	464b      	mov	r3, r9
 8106ba4:	2b00      	cmp	r3, #0
 8106ba6:	bfbc      	itt	lt
 8106ba8:	232d      	movlt	r3, #45	; 0x2d
 8106baa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8106bae:	4a7f      	ldr	r2, [pc, #508]	; (8106dac <_printf_float+0x2e4>)
 8106bb0:	4b7f      	ldr	r3, [pc, #508]	; (8106db0 <_printf_float+0x2e8>)
 8106bb2:	e7d1      	b.n	8106b58 <_printf_float+0x90>
 8106bb4:	6863      	ldr	r3, [r4, #4]
 8106bb6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8106bba:	9206      	str	r2, [sp, #24]
 8106bbc:	1c5a      	adds	r2, r3, #1
 8106bbe:	d13f      	bne.n	8106c40 <_printf_float+0x178>
 8106bc0:	2306      	movs	r3, #6
 8106bc2:	6063      	str	r3, [r4, #4]
 8106bc4:	9b05      	ldr	r3, [sp, #20]
 8106bc6:	6861      	ldr	r1, [r4, #4]
 8106bc8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8106bcc:	2300      	movs	r3, #0
 8106bce:	9303      	str	r3, [sp, #12]
 8106bd0:	ab0a      	add	r3, sp, #40	; 0x28
 8106bd2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8106bd6:	ab09      	add	r3, sp, #36	; 0x24
 8106bd8:	ec49 8b10 	vmov	d0, r8, r9
 8106bdc:	9300      	str	r3, [sp, #0]
 8106bde:	6022      	str	r2, [r4, #0]
 8106be0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8106be4:	4628      	mov	r0, r5
 8106be6:	f7ff fecf 	bl	8106988 <__cvt>
 8106bea:	9b06      	ldr	r3, [sp, #24]
 8106bec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8106bee:	2b47      	cmp	r3, #71	; 0x47
 8106bf0:	4680      	mov	r8, r0
 8106bf2:	d108      	bne.n	8106c06 <_printf_float+0x13e>
 8106bf4:	1cc8      	adds	r0, r1, #3
 8106bf6:	db02      	blt.n	8106bfe <_printf_float+0x136>
 8106bf8:	6863      	ldr	r3, [r4, #4]
 8106bfa:	4299      	cmp	r1, r3
 8106bfc:	dd41      	ble.n	8106c82 <_printf_float+0x1ba>
 8106bfe:	f1ab 0302 	sub.w	r3, fp, #2
 8106c02:	fa5f fb83 	uxtb.w	fp, r3
 8106c06:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8106c0a:	d820      	bhi.n	8106c4e <_printf_float+0x186>
 8106c0c:	3901      	subs	r1, #1
 8106c0e:	465a      	mov	r2, fp
 8106c10:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8106c14:	9109      	str	r1, [sp, #36]	; 0x24
 8106c16:	f7ff ff19 	bl	8106a4c <__exponent>
 8106c1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8106c1c:	1813      	adds	r3, r2, r0
 8106c1e:	2a01      	cmp	r2, #1
 8106c20:	4681      	mov	r9, r0
 8106c22:	6123      	str	r3, [r4, #16]
 8106c24:	dc02      	bgt.n	8106c2c <_printf_float+0x164>
 8106c26:	6822      	ldr	r2, [r4, #0]
 8106c28:	07d2      	lsls	r2, r2, #31
 8106c2a:	d501      	bpl.n	8106c30 <_printf_float+0x168>
 8106c2c:	3301      	adds	r3, #1
 8106c2e:	6123      	str	r3, [r4, #16]
 8106c30:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8106c34:	2b00      	cmp	r3, #0
 8106c36:	d09c      	beq.n	8106b72 <_printf_float+0xaa>
 8106c38:	232d      	movs	r3, #45	; 0x2d
 8106c3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8106c3e:	e798      	b.n	8106b72 <_printf_float+0xaa>
 8106c40:	9a06      	ldr	r2, [sp, #24]
 8106c42:	2a47      	cmp	r2, #71	; 0x47
 8106c44:	d1be      	bne.n	8106bc4 <_printf_float+0xfc>
 8106c46:	2b00      	cmp	r3, #0
 8106c48:	d1bc      	bne.n	8106bc4 <_printf_float+0xfc>
 8106c4a:	2301      	movs	r3, #1
 8106c4c:	e7b9      	b.n	8106bc2 <_printf_float+0xfa>
 8106c4e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8106c52:	d118      	bne.n	8106c86 <_printf_float+0x1be>
 8106c54:	2900      	cmp	r1, #0
 8106c56:	6863      	ldr	r3, [r4, #4]
 8106c58:	dd0b      	ble.n	8106c72 <_printf_float+0x1aa>
 8106c5a:	6121      	str	r1, [r4, #16]
 8106c5c:	b913      	cbnz	r3, 8106c64 <_printf_float+0x19c>
 8106c5e:	6822      	ldr	r2, [r4, #0]
 8106c60:	07d0      	lsls	r0, r2, #31
 8106c62:	d502      	bpl.n	8106c6a <_printf_float+0x1a2>
 8106c64:	3301      	adds	r3, #1
 8106c66:	440b      	add	r3, r1
 8106c68:	6123      	str	r3, [r4, #16]
 8106c6a:	65a1      	str	r1, [r4, #88]	; 0x58
 8106c6c:	f04f 0900 	mov.w	r9, #0
 8106c70:	e7de      	b.n	8106c30 <_printf_float+0x168>
 8106c72:	b913      	cbnz	r3, 8106c7a <_printf_float+0x1b2>
 8106c74:	6822      	ldr	r2, [r4, #0]
 8106c76:	07d2      	lsls	r2, r2, #31
 8106c78:	d501      	bpl.n	8106c7e <_printf_float+0x1b6>
 8106c7a:	3302      	adds	r3, #2
 8106c7c:	e7f4      	b.n	8106c68 <_printf_float+0x1a0>
 8106c7e:	2301      	movs	r3, #1
 8106c80:	e7f2      	b.n	8106c68 <_printf_float+0x1a0>
 8106c82:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8106c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8106c88:	4299      	cmp	r1, r3
 8106c8a:	db05      	blt.n	8106c98 <_printf_float+0x1d0>
 8106c8c:	6823      	ldr	r3, [r4, #0]
 8106c8e:	6121      	str	r1, [r4, #16]
 8106c90:	07d8      	lsls	r0, r3, #31
 8106c92:	d5ea      	bpl.n	8106c6a <_printf_float+0x1a2>
 8106c94:	1c4b      	adds	r3, r1, #1
 8106c96:	e7e7      	b.n	8106c68 <_printf_float+0x1a0>
 8106c98:	2900      	cmp	r1, #0
 8106c9a:	bfd4      	ite	le
 8106c9c:	f1c1 0202 	rsble	r2, r1, #2
 8106ca0:	2201      	movgt	r2, #1
 8106ca2:	4413      	add	r3, r2
 8106ca4:	e7e0      	b.n	8106c68 <_printf_float+0x1a0>
 8106ca6:	6823      	ldr	r3, [r4, #0]
 8106ca8:	055a      	lsls	r2, r3, #21
 8106caa:	d407      	bmi.n	8106cbc <_printf_float+0x1f4>
 8106cac:	6923      	ldr	r3, [r4, #16]
 8106cae:	4642      	mov	r2, r8
 8106cb0:	4631      	mov	r1, r6
 8106cb2:	4628      	mov	r0, r5
 8106cb4:	47b8      	blx	r7
 8106cb6:	3001      	adds	r0, #1
 8106cb8:	d12c      	bne.n	8106d14 <_printf_float+0x24c>
 8106cba:	e764      	b.n	8106b86 <_printf_float+0xbe>
 8106cbc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8106cc0:	f240 80e0 	bls.w	8106e84 <_printf_float+0x3bc>
 8106cc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8106cc8:	2200      	movs	r2, #0
 8106cca:	2300      	movs	r3, #0
 8106ccc:	f7f9 ff84 	bl	8100bd8 <__aeabi_dcmpeq>
 8106cd0:	2800      	cmp	r0, #0
 8106cd2:	d034      	beq.n	8106d3e <_printf_float+0x276>
 8106cd4:	4a37      	ldr	r2, [pc, #220]	; (8106db4 <_printf_float+0x2ec>)
 8106cd6:	2301      	movs	r3, #1
 8106cd8:	4631      	mov	r1, r6
 8106cda:	4628      	mov	r0, r5
 8106cdc:	47b8      	blx	r7
 8106cde:	3001      	adds	r0, #1
 8106ce0:	f43f af51 	beq.w	8106b86 <_printf_float+0xbe>
 8106ce4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8106ce8:	429a      	cmp	r2, r3
 8106cea:	db02      	blt.n	8106cf2 <_printf_float+0x22a>
 8106cec:	6823      	ldr	r3, [r4, #0]
 8106cee:	07d8      	lsls	r0, r3, #31
 8106cf0:	d510      	bpl.n	8106d14 <_printf_float+0x24c>
 8106cf2:	ee18 3a10 	vmov	r3, s16
 8106cf6:	4652      	mov	r2, sl
 8106cf8:	4631      	mov	r1, r6
 8106cfa:	4628      	mov	r0, r5
 8106cfc:	47b8      	blx	r7
 8106cfe:	3001      	adds	r0, #1
 8106d00:	f43f af41 	beq.w	8106b86 <_printf_float+0xbe>
 8106d04:	f04f 0800 	mov.w	r8, #0
 8106d08:	f104 091a 	add.w	r9, r4, #26
 8106d0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8106d0e:	3b01      	subs	r3, #1
 8106d10:	4543      	cmp	r3, r8
 8106d12:	dc09      	bgt.n	8106d28 <_printf_float+0x260>
 8106d14:	6823      	ldr	r3, [r4, #0]
 8106d16:	079b      	lsls	r3, r3, #30
 8106d18:	f100 8107 	bmi.w	8106f2a <_printf_float+0x462>
 8106d1c:	68e0      	ldr	r0, [r4, #12]
 8106d1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8106d20:	4298      	cmp	r0, r3
 8106d22:	bfb8      	it	lt
 8106d24:	4618      	movlt	r0, r3
 8106d26:	e730      	b.n	8106b8a <_printf_float+0xc2>
 8106d28:	2301      	movs	r3, #1
 8106d2a:	464a      	mov	r2, r9
 8106d2c:	4631      	mov	r1, r6
 8106d2e:	4628      	mov	r0, r5
 8106d30:	47b8      	blx	r7
 8106d32:	3001      	adds	r0, #1
 8106d34:	f43f af27 	beq.w	8106b86 <_printf_float+0xbe>
 8106d38:	f108 0801 	add.w	r8, r8, #1
 8106d3c:	e7e6      	b.n	8106d0c <_printf_float+0x244>
 8106d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8106d40:	2b00      	cmp	r3, #0
 8106d42:	dc39      	bgt.n	8106db8 <_printf_float+0x2f0>
 8106d44:	4a1b      	ldr	r2, [pc, #108]	; (8106db4 <_printf_float+0x2ec>)
 8106d46:	2301      	movs	r3, #1
 8106d48:	4631      	mov	r1, r6
 8106d4a:	4628      	mov	r0, r5
 8106d4c:	47b8      	blx	r7
 8106d4e:	3001      	adds	r0, #1
 8106d50:	f43f af19 	beq.w	8106b86 <_printf_float+0xbe>
 8106d54:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8106d58:	4313      	orrs	r3, r2
 8106d5a:	d102      	bne.n	8106d62 <_printf_float+0x29a>
 8106d5c:	6823      	ldr	r3, [r4, #0]
 8106d5e:	07d9      	lsls	r1, r3, #31
 8106d60:	d5d8      	bpl.n	8106d14 <_printf_float+0x24c>
 8106d62:	ee18 3a10 	vmov	r3, s16
 8106d66:	4652      	mov	r2, sl
 8106d68:	4631      	mov	r1, r6
 8106d6a:	4628      	mov	r0, r5
 8106d6c:	47b8      	blx	r7
 8106d6e:	3001      	adds	r0, #1
 8106d70:	f43f af09 	beq.w	8106b86 <_printf_float+0xbe>
 8106d74:	f04f 0900 	mov.w	r9, #0
 8106d78:	f104 0a1a 	add.w	sl, r4, #26
 8106d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8106d7e:	425b      	negs	r3, r3
 8106d80:	454b      	cmp	r3, r9
 8106d82:	dc01      	bgt.n	8106d88 <_printf_float+0x2c0>
 8106d84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8106d86:	e792      	b.n	8106cae <_printf_float+0x1e6>
 8106d88:	2301      	movs	r3, #1
 8106d8a:	4652      	mov	r2, sl
 8106d8c:	4631      	mov	r1, r6
 8106d8e:	4628      	mov	r0, r5
 8106d90:	47b8      	blx	r7
 8106d92:	3001      	adds	r0, #1
 8106d94:	f43f aef7 	beq.w	8106b86 <_printf_float+0xbe>
 8106d98:	f109 0901 	add.w	r9, r9, #1
 8106d9c:	e7ee      	b.n	8106d7c <_printf_float+0x2b4>
 8106d9e:	bf00      	nop
 8106da0:	7fefffff 	.word	0x7fefffff
 8106da4:	0810b85c 	.word	0x0810b85c
 8106da8:	0810b860 	.word	0x0810b860
 8106dac:	0810b864 	.word	0x0810b864
 8106db0:	0810b868 	.word	0x0810b868
 8106db4:	0810b86c 	.word	0x0810b86c
 8106db8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8106dba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8106dbc:	429a      	cmp	r2, r3
 8106dbe:	bfa8      	it	ge
 8106dc0:	461a      	movge	r2, r3
 8106dc2:	2a00      	cmp	r2, #0
 8106dc4:	4691      	mov	r9, r2
 8106dc6:	dc37      	bgt.n	8106e38 <_printf_float+0x370>
 8106dc8:	f04f 0b00 	mov.w	fp, #0
 8106dcc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8106dd0:	f104 021a 	add.w	r2, r4, #26
 8106dd4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8106dd6:	9305      	str	r3, [sp, #20]
 8106dd8:	eba3 0309 	sub.w	r3, r3, r9
 8106ddc:	455b      	cmp	r3, fp
 8106dde:	dc33      	bgt.n	8106e48 <_printf_float+0x380>
 8106de0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8106de4:	429a      	cmp	r2, r3
 8106de6:	db3b      	blt.n	8106e60 <_printf_float+0x398>
 8106de8:	6823      	ldr	r3, [r4, #0]
 8106dea:	07da      	lsls	r2, r3, #31
 8106dec:	d438      	bmi.n	8106e60 <_printf_float+0x398>
 8106dee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8106df2:	eba2 0903 	sub.w	r9, r2, r3
 8106df6:	9b05      	ldr	r3, [sp, #20]
 8106df8:	1ad2      	subs	r2, r2, r3
 8106dfa:	4591      	cmp	r9, r2
 8106dfc:	bfa8      	it	ge
 8106dfe:	4691      	movge	r9, r2
 8106e00:	f1b9 0f00 	cmp.w	r9, #0
 8106e04:	dc35      	bgt.n	8106e72 <_printf_float+0x3aa>
 8106e06:	f04f 0800 	mov.w	r8, #0
 8106e0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8106e0e:	f104 0a1a 	add.w	sl, r4, #26
 8106e12:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8106e16:	1a9b      	subs	r3, r3, r2
 8106e18:	eba3 0309 	sub.w	r3, r3, r9
 8106e1c:	4543      	cmp	r3, r8
 8106e1e:	f77f af79 	ble.w	8106d14 <_printf_float+0x24c>
 8106e22:	2301      	movs	r3, #1
 8106e24:	4652      	mov	r2, sl
 8106e26:	4631      	mov	r1, r6
 8106e28:	4628      	mov	r0, r5
 8106e2a:	47b8      	blx	r7
 8106e2c:	3001      	adds	r0, #1
 8106e2e:	f43f aeaa 	beq.w	8106b86 <_printf_float+0xbe>
 8106e32:	f108 0801 	add.w	r8, r8, #1
 8106e36:	e7ec      	b.n	8106e12 <_printf_float+0x34a>
 8106e38:	4613      	mov	r3, r2
 8106e3a:	4631      	mov	r1, r6
 8106e3c:	4642      	mov	r2, r8
 8106e3e:	4628      	mov	r0, r5
 8106e40:	47b8      	blx	r7
 8106e42:	3001      	adds	r0, #1
 8106e44:	d1c0      	bne.n	8106dc8 <_printf_float+0x300>
 8106e46:	e69e      	b.n	8106b86 <_printf_float+0xbe>
 8106e48:	2301      	movs	r3, #1
 8106e4a:	4631      	mov	r1, r6
 8106e4c:	4628      	mov	r0, r5
 8106e4e:	9205      	str	r2, [sp, #20]
 8106e50:	47b8      	blx	r7
 8106e52:	3001      	adds	r0, #1
 8106e54:	f43f ae97 	beq.w	8106b86 <_printf_float+0xbe>
 8106e58:	9a05      	ldr	r2, [sp, #20]
 8106e5a:	f10b 0b01 	add.w	fp, fp, #1
 8106e5e:	e7b9      	b.n	8106dd4 <_printf_float+0x30c>
 8106e60:	ee18 3a10 	vmov	r3, s16
 8106e64:	4652      	mov	r2, sl
 8106e66:	4631      	mov	r1, r6
 8106e68:	4628      	mov	r0, r5
 8106e6a:	47b8      	blx	r7
 8106e6c:	3001      	adds	r0, #1
 8106e6e:	d1be      	bne.n	8106dee <_printf_float+0x326>
 8106e70:	e689      	b.n	8106b86 <_printf_float+0xbe>
 8106e72:	9a05      	ldr	r2, [sp, #20]
 8106e74:	464b      	mov	r3, r9
 8106e76:	4442      	add	r2, r8
 8106e78:	4631      	mov	r1, r6
 8106e7a:	4628      	mov	r0, r5
 8106e7c:	47b8      	blx	r7
 8106e7e:	3001      	adds	r0, #1
 8106e80:	d1c1      	bne.n	8106e06 <_printf_float+0x33e>
 8106e82:	e680      	b.n	8106b86 <_printf_float+0xbe>
 8106e84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8106e86:	2a01      	cmp	r2, #1
 8106e88:	dc01      	bgt.n	8106e8e <_printf_float+0x3c6>
 8106e8a:	07db      	lsls	r3, r3, #31
 8106e8c:	d53a      	bpl.n	8106f04 <_printf_float+0x43c>
 8106e8e:	2301      	movs	r3, #1
 8106e90:	4642      	mov	r2, r8
 8106e92:	4631      	mov	r1, r6
 8106e94:	4628      	mov	r0, r5
 8106e96:	47b8      	blx	r7
 8106e98:	3001      	adds	r0, #1
 8106e9a:	f43f ae74 	beq.w	8106b86 <_printf_float+0xbe>
 8106e9e:	ee18 3a10 	vmov	r3, s16
 8106ea2:	4652      	mov	r2, sl
 8106ea4:	4631      	mov	r1, r6
 8106ea6:	4628      	mov	r0, r5
 8106ea8:	47b8      	blx	r7
 8106eaa:	3001      	adds	r0, #1
 8106eac:	f43f ae6b 	beq.w	8106b86 <_printf_float+0xbe>
 8106eb0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8106eb4:	2200      	movs	r2, #0
 8106eb6:	2300      	movs	r3, #0
 8106eb8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8106ebc:	f7f9 fe8c 	bl	8100bd8 <__aeabi_dcmpeq>
 8106ec0:	b9d8      	cbnz	r0, 8106efa <_printf_float+0x432>
 8106ec2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8106ec6:	f108 0201 	add.w	r2, r8, #1
 8106eca:	4631      	mov	r1, r6
 8106ecc:	4628      	mov	r0, r5
 8106ece:	47b8      	blx	r7
 8106ed0:	3001      	adds	r0, #1
 8106ed2:	d10e      	bne.n	8106ef2 <_printf_float+0x42a>
 8106ed4:	e657      	b.n	8106b86 <_printf_float+0xbe>
 8106ed6:	2301      	movs	r3, #1
 8106ed8:	4652      	mov	r2, sl
 8106eda:	4631      	mov	r1, r6
 8106edc:	4628      	mov	r0, r5
 8106ede:	47b8      	blx	r7
 8106ee0:	3001      	adds	r0, #1
 8106ee2:	f43f ae50 	beq.w	8106b86 <_printf_float+0xbe>
 8106ee6:	f108 0801 	add.w	r8, r8, #1
 8106eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8106eec:	3b01      	subs	r3, #1
 8106eee:	4543      	cmp	r3, r8
 8106ef0:	dcf1      	bgt.n	8106ed6 <_printf_float+0x40e>
 8106ef2:	464b      	mov	r3, r9
 8106ef4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8106ef8:	e6da      	b.n	8106cb0 <_printf_float+0x1e8>
 8106efa:	f04f 0800 	mov.w	r8, #0
 8106efe:	f104 0a1a 	add.w	sl, r4, #26
 8106f02:	e7f2      	b.n	8106eea <_printf_float+0x422>
 8106f04:	2301      	movs	r3, #1
 8106f06:	4642      	mov	r2, r8
 8106f08:	e7df      	b.n	8106eca <_printf_float+0x402>
 8106f0a:	2301      	movs	r3, #1
 8106f0c:	464a      	mov	r2, r9
 8106f0e:	4631      	mov	r1, r6
 8106f10:	4628      	mov	r0, r5
 8106f12:	47b8      	blx	r7
 8106f14:	3001      	adds	r0, #1
 8106f16:	f43f ae36 	beq.w	8106b86 <_printf_float+0xbe>
 8106f1a:	f108 0801 	add.w	r8, r8, #1
 8106f1e:	68e3      	ldr	r3, [r4, #12]
 8106f20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8106f22:	1a5b      	subs	r3, r3, r1
 8106f24:	4543      	cmp	r3, r8
 8106f26:	dcf0      	bgt.n	8106f0a <_printf_float+0x442>
 8106f28:	e6f8      	b.n	8106d1c <_printf_float+0x254>
 8106f2a:	f04f 0800 	mov.w	r8, #0
 8106f2e:	f104 0919 	add.w	r9, r4, #25
 8106f32:	e7f4      	b.n	8106f1e <_printf_float+0x456>

08106f34 <_printf_common>:
 8106f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8106f38:	4616      	mov	r6, r2
 8106f3a:	4699      	mov	r9, r3
 8106f3c:	688a      	ldr	r2, [r1, #8]
 8106f3e:	690b      	ldr	r3, [r1, #16]
 8106f40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8106f44:	4293      	cmp	r3, r2
 8106f46:	bfb8      	it	lt
 8106f48:	4613      	movlt	r3, r2
 8106f4a:	6033      	str	r3, [r6, #0]
 8106f4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8106f50:	4607      	mov	r7, r0
 8106f52:	460c      	mov	r4, r1
 8106f54:	b10a      	cbz	r2, 8106f5a <_printf_common+0x26>
 8106f56:	3301      	adds	r3, #1
 8106f58:	6033      	str	r3, [r6, #0]
 8106f5a:	6823      	ldr	r3, [r4, #0]
 8106f5c:	0699      	lsls	r1, r3, #26
 8106f5e:	bf42      	ittt	mi
 8106f60:	6833      	ldrmi	r3, [r6, #0]
 8106f62:	3302      	addmi	r3, #2
 8106f64:	6033      	strmi	r3, [r6, #0]
 8106f66:	6825      	ldr	r5, [r4, #0]
 8106f68:	f015 0506 	ands.w	r5, r5, #6
 8106f6c:	d106      	bne.n	8106f7c <_printf_common+0x48>
 8106f6e:	f104 0a19 	add.w	sl, r4, #25
 8106f72:	68e3      	ldr	r3, [r4, #12]
 8106f74:	6832      	ldr	r2, [r6, #0]
 8106f76:	1a9b      	subs	r3, r3, r2
 8106f78:	42ab      	cmp	r3, r5
 8106f7a:	dc26      	bgt.n	8106fca <_printf_common+0x96>
 8106f7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8106f80:	1e13      	subs	r3, r2, #0
 8106f82:	6822      	ldr	r2, [r4, #0]
 8106f84:	bf18      	it	ne
 8106f86:	2301      	movne	r3, #1
 8106f88:	0692      	lsls	r2, r2, #26
 8106f8a:	d42b      	bmi.n	8106fe4 <_printf_common+0xb0>
 8106f8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8106f90:	4649      	mov	r1, r9
 8106f92:	4638      	mov	r0, r7
 8106f94:	47c0      	blx	r8
 8106f96:	3001      	adds	r0, #1
 8106f98:	d01e      	beq.n	8106fd8 <_printf_common+0xa4>
 8106f9a:	6823      	ldr	r3, [r4, #0]
 8106f9c:	6922      	ldr	r2, [r4, #16]
 8106f9e:	f003 0306 	and.w	r3, r3, #6
 8106fa2:	2b04      	cmp	r3, #4
 8106fa4:	bf02      	ittt	eq
 8106fa6:	68e5      	ldreq	r5, [r4, #12]
 8106fa8:	6833      	ldreq	r3, [r6, #0]
 8106faa:	1aed      	subeq	r5, r5, r3
 8106fac:	68a3      	ldr	r3, [r4, #8]
 8106fae:	bf0c      	ite	eq
 8106fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8106fb4:	2500      	movne	r5, #0
 8106fb6:	4293      	cmp	r3, r2
 8106fb8:	bfc4      	itt	gt
 8106fba:	1a9b      	subgt	r3, r3, r2
 8106fbc:	18ed      	addgt	r5, r5, r3
 8106fbe:	2600      	movs	r6, #0
 8106fc0:	341a      	adds	r4, #26
 8106fc2:	42b5      	cmp	r5, r6
 8106fc4:	d11a      	bne.n	8106ffc <_printf_common+0xc8>
 8106fc6:	2000      	movs	r0, #0
 8106fc8:	e008      	b.n	8106fdc <_printf_common+0xa8>
 8106fca:	2301      	movs	r3, #1
 8106fcc:	4652      	mov	r2, sl
 8106fce:	4649      	mov	r1, r9
 8106fd0:	4638      	mov	r0, r7
 8106fd2:	47c0      	blx	r8
 8106fd4:	3001      	adds	r0, #1
 8106fd6:	d103      	bne.n	8106fe0 <_printf_common+0xac>
 8106fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8106fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8106fe0:	3501      	adds	r5, #1
 8106fe2:	e7c6      	b.n	8106f72 <_printf_common+0x3e>
 8106fe4:	18e1      	adds	r1, r4, r3
 8106fe6:	1c5a      	adds	r2, r3, #1
 8106fe8:	2030      	movs	r0, #48	; 0x30
 8106fea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8106fee:	4422      	add	r2, r4
 8106ff0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8106ff4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8106ff8:	3302      	adds	r3, #2
 8106ffa:	e7c7      	b.n	8106f8c <_printf_common+0x58>
 8106ffc:	2301      	movs	r3, #1
 8106ffe:	4622      	mov	r2, r4
 8107000:	4649      	mov	r1, r9
 8107002:	4638      	mov	r0, r7
 8107004:	47c0      	blx	r8
 8107006:	3001      	adds	r0, #1
 8107008:	d0e6      	beq.n	8106fd8 <_printf_common+0xa4>
 810700a:	3601      	adds	r6, #1
 810700c:	e7d9      	b.n	8106fc2 <_printf_common+0x8e>
	...

08107010 <_printf_i>:
 8107010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8107014:	7e0f      	ldrb	r7, [r1, #24]
 8107016:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8107018:	2f78      	cmp	r7, #120	; 0x78
 810701a:	4691      	mov	r9, r2
 810701c:	4680      	mov	r8, r0
 810701e:	460c      	mov	r4, r1
 8107020:	469a      	mov	sl, r3
 8107022:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8107026:	d807      	bhi.n	8107038 <_printf_i+0x28>
 8107028:	2f62      	cmp	r7, #98	; 0x62
 810702a:	d80a      	bhi.n	8107042 <_printf_i+0x32>
 810702c:	2f00      	cmp	r7, #0
 810702e:	f000 80d4 	beq.w	81071da <_printf_i+0x1ca>
 8107032:	2f58      	cmp	r7, #88	; 0x58
 8107034:	f000 80c0 	beq.w	81071b8 <_printf_i+0x1a8>
 8107038:	f104 0542 	add.w	r5, r4, #66	; 0x42
 810703c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8107040:	e03a      	b.n	81070b8 <_printf_i+0xa8>
 8107042:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8107046:	2b15      	cmp	r3, #21
 8107048:	d8f6      	bhi.n	8107038 <_printf_i+0x28>
 810704a:	a101      	add	r1, pc, #4	; (adr r1, 8107050 <_printf_i+0x40>)
 810704c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8107050:	081070a9 	.word	0x081070a9
 8107054:	081070bd 	.word	0x081070bd
 8107058:	08107039 	.word	0x08107039
 810705c:	08107039 	.word	0x08107039
 8107060:	08107039 	.word	0x08107039
 8107064:	08107039 	.word	0x08107039
 8107068:	081070bd 	.word	0x081070bd
 810706c:	08107039 	.word	0x08107039
 8107070:	08107039 	.word	0x08107039
 8107074:	08107039 	.word	0x08107039
 8107078:	08107039 	.word	0x08107039
 810707c:	081071c1 	.word	0x081071c1
 8107080:	081070e9 	.word	0x081070e9
 8107084:	0810717b 	.word	0x0810717b
 8107088:	08107039 	.word	0x08107039
 810708c:	08107039 	.word	0x08107039
 8107090:	081071e3 	.word	0x081071e3
 8107094:	08107039 	.word	0x08107039
 8107098:	081070e9 	.word	0x081070e9
 810709c:	08107039 	.word	0x08107039
 81070a0:	08107039 	.word	0x08107039
 81070a4:	08107183 	.word	0x08107183
 81070a8:	682b      	ldr	r3, [r5, #0]
 81070aa:	1d1a      	adds	r2, r3, #4
 81070ac:	681b      	ldr	r3, [r3, #0]
 81070ae:	602a      	str	r2, [r5, #0]
 81070b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 81070b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 81070b8:	2301      	movs	r3, #1
 81070ba:	e09f      	b.n	81071fc <_printf_i+0x1ec>
 81070bc:	6820      	ldr	r0, [r4, #0]
 81070be:	682b      	ldr	r3, [r5, #0]
 81070c0:	0607      	lsls	r7, r0, #24
 81070c2:	f103 0104 	add.w	r1, r3, #4
 81070c6:	6029      	str	r1, [r5, #0]
 81070c8:	d501      	bpl.n	81070ce <_printf_i+0xbe>
 81070ca:	681e      	ldr	r6, [r3, #0]
 81070cc:	e003      	b.n	81070d6 <_printf_i+0xc6>
 81070ce:	0646      	lsls	r6, r0, #25
 81070d0:	d5fb      	bpl.n	81070ca <_printf_i+0xba>
 81070d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 81070d6:	2e00      	cmp	r6, #0
 81070d8:	da03      	bge.n	81070e2 <_printf_i+0xd2>
 81070da:	232d      	movs	r3, #45	; 0x2d
 81070dc:	4276      	negs	r6, r6
 81070de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81070e2:	485a      	ldr	r0, [pc, #360]	; (810724c <_printf_i+0x23c>)
 81070e4:	230a      	movs	r3, #10
 81070e6:	e012      	b.n	810710e <_printf_i+0xfe>
 81070e8:	682b      	ldr	r3, [r5, #0]
 81070ea:	6820      	ldr	r0, [r4, #0]
 81070ec:	1d19      	adds	r1, r3, #4
 81070ee:	6029      	str	r1, [r5, #0]
 81070f0:	0605      	lsls	r5, r0, #24
 81070f2:	d501      	bpl.n	81070f8 <_printf_i+0xe8>
 81070f4:	681e      	ldr	r6, [r3, #0]
 81070f6:	e002      	b.n	81070fe <_printf_i+0xee>
 81070f8:	0641      	lsls	r1, r0, #25
 81070fa:	d5fb      	bpl.n	81070f4 <_printf_i+0xe4>
 81070fc:	881e      	ldrh	r6, [r3, #0]
 81070fe:	4853      	ldr	r0, [pc, #332]	; (810724c <_printf_i+0x23c>)
 8107100:	2f6f      	cmp	r7, #111	; 0x6f
 8107102:	bf0c      	ite	eq
 8107104:	2308      	moveq	r3, #8
 8107106:	230a      	movne	r3, #10
 8107108:	2100      	movs	r1, #0
 810710a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 810710e:	6865      	ldr	r5, [r4, #4]
 8107110:	60a5      	str	r5, [r4, #8]
 8107112:	2d00      	cmp	r5, #0
 8107114:	bfa2      	ittt	ge
 8107116:	6821      	ldrge	r1, [r4, #0]
 8107118:	f021 0104 	bicge.w	r1, r1, #4
 810711c:	6021      	strge	r1, [r4, #0]
 810711e:	b90e      	cbnz	r6, 8107124 <_printf_i+0x114>
 8107120:	2d00      	cmp	r5, #0
 8107122:	d04b      	beq.n	81071bc <_printf_i+0x1ac>
 8107124:	4615      	mov	r5, r2
 8107126:	fbb6 f1f3 	udiv	r1, r6, r3
 810712a:	fb03 6711 	mls	r7, r3, r1, r6
 810712e:	5dc7      	ldrb	r7, [r0, r7]
 8107130:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8107134:	4637      	mov	r7, r6
 8107136:	42bb      	cmp	r3, r7
 8107138:	460e      	mov	r6, r1
 810713a:	d9f4      	bls.n	8107126 <_printf_i+0x116>
 810713c:	2b08      	cmp	r3, #8
 810713e:	d10b      	bne.n	8107158 <_printf_i+0x148>
 8107140:	6823      	ldr	r3, [r4, #0]
 8107142:	07de      	lsls	r6, r3, #31
 8107144:	d508      	bpl.n	8107158 <_printf_i+0x148>
 8107146:	6923      	ldr	r3, [r4, #16]
 8107148:	6861      	ldr	r1, [r4, #4]
 810714a:	4299      	cmp	r1, r3
 810714c:	bfde      	ittt	le
 810714e:	2330      	movle	r3, #48	; 0x30
 8107150:	f805 3c01 	strble.w	r3, [r5, #-1]
 8107154:	f105 35ff 	addle.w	r5, r5, #4294967295
 8107158:	1b52      	subs	r2, r2, r5
 810715a:	6122      	str	r2, [r4, #16]
 810715c:	f8cd a000 	str.w	sl, [sp]
 8107160:	464b      	mov	r3, r9
 8107162:	aa03      	add	r2, sp, #12
 8107164:	4621      	mov	r1, r4
 8107166:	4640      	mov	r0, r8
 8107168:	f7ff fee4 	bl	8106f34 <_printf_common>
 810716c:	3001      	adds	r0, #1
 810716e:	d14a      	bne.n	8107206 <_printf_i+0x1f6>
 8107170:	f04f 30ff 	mov.w	r0, #4294967295
 8107174:	b004      	add	sp, #16
 8107176:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810717a:	6823      	ldr	r3, [r4, #0]
 810717c:	f043 0320 	orr.w	r3, r3, #32
 8107180:	6023      	str	r3, [r4, #0]
 8107182:	4833      	ldr	r0, [pc, #204]	; (8107250 <_printf_i+0x240>)
 8107184:	2778      	movs	r7, #120	; 0x78
 8107186:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 810718a:	6823      	ldr	r3, [r4, #0]
 810718c:	6829      	ldr	r1, [r5, #0]
 810718e:	061f      	lsls	r7, r3, #24
 8107190:	f851 6b04 	ldr.w	r6, [r1], #4
 8107194:	d402      	bmi.n	810719c <_printf_i+0x18c>
 8107196:	065f      	lsls	r7, r3, #25
 8107198:	bf48      	it	mi
 810719a:	b2b6      	uxthmi	r6, r6
 810719c:	07df      	lsls	r7, r3, #31
 810719e:	bf48      	it	mi
 81071a0:	f043 0320 	orrmi.w	r3, r3, #32
 81071a4:	6029      	str	r1, [r5, #0]
 81071a6:	bf48      	it	mi
 81071a8:	6023      	strmi	r3, [r4, #0]
 81071aa:	b91e      	cbnz	r6, 81071b4 <_printf_i+0x1a4>
 81071ac:	6823      	ldr	r3, [r4, #0]
 81071ae:	f023 0320 	bic.w	r3, r3, #32
 81071b2:	6023      	str	r3, [r4, #0]
 81071b4:	2310      	movs	r3, #16
 81071b6:	e7a7      	b.n	8107108 <_printf_i+0xf8>
 81071b8:	4824      	ldr	r0, [pc, #144]	; (810724c <_printf_i+0x23c>)
 81071ba:	e7e4      	b.n	8107186 <_printf_i+0x176>
 81071bc:	4615      	mov	r5, r2
 81071be:	e7bd      	b.n	810713c <_printf_i+0x12c>
 81071c0:	682b      	ldr	r3, [r5, #0]
 81071c2:	6826      	ldr	r6, [r4, #0]
 81071c4:	6961      	ldr	r1, [r4, #20]
 81071c6:	1d18      	adds	r0, r3, #4
 81071c8:	6028      	str	r0, [r5, #0]
 81071ca:	0635      	lsls	r5, r6, #24
 81071cc:	681b      	ldr	r3, [r3, #0]
 81071ce:	d501      	bpl.n	81071d4 <_printf_i+0x1c4>
 81071d0:	6019      	str	r1, [r3, #0]
 81071d2:	e002      	b.n	81071da <_printf_i+0x1ca>
 81071d4:	0670      	lsls	r0, r6, #25
 81071d6:	d5fb      	bpl.n	81071d0 <_printf_i+0x1c0>
 81071d8:	8019      	strh	r1, [r3, #0]
 81071da:	2300      	movs	r3, #0
 81071dc:	6123      	str	r3, [r4, #16]
 81071de:	4615      	mov	r5, r2
 81071e0:	e7bc      	b.n	810715c <_printf_i+0x14c>
 81071e2:	682b      	ldr	r3, [r5, #0]
 81071e4:	1d1a      	adds	r2, r3, #4
 81071e6:	602a      	str	r2, [r5, #0]
 81071e8:	681d      	ldr	r5, [r3, #0]
 81071ea:	6862      	ldr	r2, [r4, #4]
 81071ec:	2100      	movs	r1, #0
 81071ee:	4628      	mov	r0, r5
 81071f0:	f7f9 f876 	bl	81002e0 <memchr>
 81071f4:	b108      	cbz	r0, 81071fa <_printf_i+0x1ea>
 81071f6:	1b40      	subs	r0, r0, r5
 81071f8:	6060      	str	r0, [r4, #4]
 81071fa:	6863      	ldr	r3, [r4, #4]
 81071fc:	6123      	str	r3, [r4, #16]
 81071fe:	2300      	movs	r3, #0
 8107200:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107204:	e7aa      	b.n	810715c <_printf_i+0x14c>
 8107206:	6923      	ldr	r3, [r4, #16]
 8107208:	462a      	mov	r2, r5
 810720a:	4649      	mov	r1, r9
 810720c:	4640      	mov	r0, r8
 810720e:	47d0      	blx	sl
 8107210:	3001      	adds	r0, #1
 8107212:	d0ad      	beq.n	8107170 <_printf_i+0x160>
 8107214:	6823      	ldr	r3, [r4, #0]
 8107216:	079b      	lsls	r3, r3, #30
 8107218:	d413      	bmi.n	8107242 <_printf_i+0x232>
 810721a:	68e0      	ldr	r0, [r4, #12]
 810721c:	9b03      	ldr	r3, [sp, #12]
 810721e:	4298      	cmp	r0, r3
 8107220:	bfb8      	it	lt
 8107222:	4618      	movlt	r0, r3
 8107224:	e7a6      	b.n	8107174 <_printf_i+0x164>
 8107226:	2301      	movs	r3, #1
 8107228:	4632      	mov	r2, r6
 810722a:	4649      	mov	r1, r9
 810722c:	4640      	mov	r0, r8
 810722e:	47d0      	blx	sl
 8107230:	3001      	adds	r0, #1
 8107232:	d09d      	beq.n	8107170 <_printf_i+0x160>
 8107234:	3501      	adds	r5, #1
 8107236:	68e3      	ldr	r3, [r4, #12]
 8107238:	9903      	ldr	r1, [sp, #12]
 810723a:	1a5b      	subs	r3, r3, r1
 810723c:	42ab      	cmp	r3, r5
 810723e:	dcf2      	bgt.n	8107226 <_printf_i+0x216>
 8107240:	e7eb      	b.n	810721a <_printf_i+0x20a>
 8107242:	2500      	movs	r5, #0
 8107244:	f104 0619 	add.w	r6, r4, #25
 8107248:	e7f5      	b.n	8107236 <_printf_i+0x226>
 810724a:	bf00      	nop
 810724c:	0810b86e 	.word	0x0810b86e
 8107250:	0810b87f 	.word	0x0810b87f

08107254 <_scanf_float>:
 8107254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107258:	b087      	sub	sp, #28
 810725a:	4617      	mov	r7, r2
 810725c:	9303      	str	r3, [sp, #12]
 810725e:	688b      	ldr	r3, [r1, #8]
 8107260:	1e5a      	subs	r2, r3, #1
 8107262:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8107266:	bf83      	ittte	hi
 8107268:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 810726c:	195b      	addhi	r3, r3, r5
 810726e:	9302      	strhi	r3, [sp, #8]
 8107270:	2300      	movls	r3, #0
 8107272:	bf86      	itte	hi
 8107274:	f240 135d 	movwhi	r3, #349	; 0x15d
 8107278:	608b      	strhi	r3, [r1, #8]
 810727a:	9302      	strls	r3, [sp, #8]
 810727c:	680b      	ldr	r3, [r1, #0]
 810727e:	468b      	mov	fp, r1
 8107280:	2500      	movs	r5, #0
 8107282:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8107286:	f84b 3b1c 	str.w	r3, [fp], #28
 810728a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 810728e:	4680      	mov	r8, r0
 8107290:	460c      	mov	r4, r1
 8107292:	465e      	mov	r6, fp
 8107294:	46aa      	mov	sl, r5
 8107296:	46a9      	mov	r9, r5
 8107298:	9501      	str	r5, [sp, #4]
 810729a:	68a2      	ldr	r2, [r4, #8]
 810729c:	b152      	cbz	r2, 81072b4 <_scanf_float+0x60>
 810729e:	683b      	ldr	r3, [r7, #0]
 81072a0:	781b      	ldrb	r3, [r3, #0]
 81072a2:	2b4e      	cmp	r3, #78	; 0x4e
 81072a4:	d864      	bhi.n	8107370 <_scanf_float+0x11c>
 81072a6:	2b40      	cmp	r3, #64	; 0x40
 81072a8:	d83c      	bhi.n	8107324 <_scanf_float+0xd0>
 81072aa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 81072ae:	b2c8      	uxtb	r0, r1
 81072b0:	280e      	cmp	r0, #14
 81072b2:	d93a      	bls.n	810732a <_scanf_float+0xd6>
 81072b4:	f1b9 0f00 	cmp.w	r9, #0
 81072b8:	d003      	beq.n	81072c2 <_scanf_float+0x6e>
 81072ba:	6823      	ldr	r3, [r4, #0]
 81072bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81072c0:	6023      	str	r3, [r4, #0]
 81072c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 81072c6:	f1ba 0f01 	cmp.w	sl, #1
 81072ca:	f200 8113 	bhi.w	81074f4 <_scanf_float+0x2a0>
 81072ce:	455e      	cmp	r6, fp
 81072d0:	f200 8105 	bhi.w	81074de <_scanf_float+0x28a>
 81072d4:	2501      	movs	r5, #1
 81072d6:	4628      	mov	r0, r5
 81072d8:	b007      	add	sp, #28
 81072da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81072de:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 81072e2:	2a0d      	cmp	r2, #13
 81072e4:	d8e6      	bhi.n	81072b4 <_scanf_float+0x60>
 81072e6:	a101      	add	r1, pc, #4	; (adr r1, 81072ec <_scanf_float+0x98>)
 81072e8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 81072ec:	0810742b 	.word	0x0810742b
 81072f0:	081072b5 	.word	0x081072b5
 81072f4:	081072b5 	.word	0x081072b5
 81072f8:	081072b5 	.word	0x081072b5
 81072fc:	0810748b 	.word	0x0810748b
 8107300:	08107463 	.word	0x08107463
 8107304:	081072b5 	.word	0x081072b5
 8107308:	081072b5 	.word	0x081072b5
 810730c:	08107439 	.word	0x08107439
 8107310:	081072b5 	.word	0x081072b5
 8107314:	081072b5 	.word	0x081072b5
 8107318:	081072b5 	.word	0x081072b5
 810731c:	081072b5 	.word	0x081072b5
 8107320:	081073f1 	.word	0x081073f1
 8107324:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8107328:	e7db      	b.n	81072e2 <_scanf_float+0x8e>
 810732a:	290e      	cmp	r1, #14
 810732c:	d8c2      	bhi.n	81072b4 <_scanf_float+0x60>
 810732e:	a001      	add	r0, pc, #4	; (adr r0, 8107334 <_scanf_float+0xe0>)
 8107330:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8107334:	081073e3 	.word	0x081073e3
 8107338:	081072b5 	.word	0x081072b5
 810733c:	081073e3 	.word	0x081073e3
 8107340:	08107477 	.word	0x08107477
 8107344:	081072b5 	.word	0x081072b5
 8107348:	08107391 	.word	0x08107391
 810734c:	081073cd 	.word	0x081073cd
 8107350:	081073cd 	.word	0x081073cd
 8107354:	081073cd 	.word	0x081073cd
 8107358:	081073cd 	.word	0x081073cd
 810735c:	081073cd 	.word	0x081073cd
 8107360:	081073cd 	.word	0x081073cd
 8107364:	081073cd 	.word	0x081073cd
 8107368:	081073cd 	.word	0x081073cd
 810736c:	081073cd 	.word	0x081073cd
 8107370:	2b6e      	cmp	r3, #110	; 0x6e
 8107372:	d809      	bhi.n	8107388 <_scanf_float+0x134>
 8107374:	2b60      	cmp	r3, #96	; 0x60
 8107376:	d8b2      	bhi.n	81072de <_scanf_float+0x8a>
 8107378:	2b54      	cmp	r3, #84	; 0x54
 810737a:	d077      	beq.n	810746c <_scanf_float+0x218>
 810737c:	2b59      	cmp	r3, #89	; 0x59
 810737e:	d199      	bne.n	81072b4 <_scanf_float+0x60>
 8107380:	2d07      	cmp	r5, #7
 8107382:	d197      	bne.n	81072b4 <_scanf_float+0x60>
 8107384:	2508      	movs	r5, #8
 8107386:	e029      	b.n	81073dc <_scanf_float+0x188>
 8107388:	2b74      	cmp	r3, #116	; 0x74
 810738a:	d06f      	beq.n	810746c <_scanf_float+0x218>
 810738c:	2b79      	cmp	r3, #121	; 0x79
 810738e:	e7f6      	b.n	810737e <_scanf_float+0x12a>
 8107390:	6821      	ldr	r1, [r4, #0]
 8107392:	05c8      	lsls	r0, r1, #23
 8107394:	d51a      	bpl.n	81073cc <_scanf_float+0x178>
 8107396:	9b02      	ldr	r3, [sp, #8]
 8107398:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 810739c:	6021      	str	r1, [r4, #0]
 810739e:	f109 0901 	add.w	r9, r9, #1
 81073a2:	b11b      	cbz	r3, 81073ac <_scanf_float+0x158>
 81073a4:	3b01      	subs	r3, #1
 81073a6:	3201      	adds	r2, #1
 81073a8:	9302      	str	r3, [sp, #8]
 81073aa:	60a2      	str	r2, [r4, #8]
 81073ac:	68a3      	ldr	r3, [r4, #8]
 81073ae:	3b01      	subs	r3, #1
 81073b0:	60a3      	str	r3, [r4, #8]
 81073b2:	6923      	ldr	r3, [r4, #16]
 81073b4:	3301      	adds	r3, #1
 81073b6:	6123      	str	r3, [r4, #16]
 81073b8:	687b      	ldr	r3, [r7, #4]
 81073ba:	3b01      	subs	r3, #1
 81073bc:	2b00      	cmp	r3, #0
 81073be:	607b      	str	r3, [r7, #4]
 81073c0:	f340 8084 	ble.w	81074cc <_scanf_float+0x278>
 81073c4:	683b      	ldr	r3, [r7, #0]
 81073c6:	3301      	adds	r3, #1
 81073c8:	603b      	str	r3, [r7, #0]
 81073ca:	e766      	b.n	810729a <_scanf_float+0x46>
 81073cc:	eb1a 0f05 	cmn.w	sl, r5
 81073d0:	f47f af70 	bne.w	81072b4 <_scanf_float+0x60>
 81073d4:	6822      	ldr	r2, [r4, #0]
 81073d6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 81073da:	6022      	str	r2, [r4, #0]
 81073dc:	f806 3b01 	strb.w	r3, [r6], #1
 81073e0:	e7e4      	b.n	81073ac <_scanf_float+0x158>
 81073e2:	6822      	ldr	r2, [r4, #0]
 81073e4:	0610      	lsls	r0, r2, #24
 81073e6:	f57f af65 	bpl.w	81072b4 <_scanf_float+0x60>
 81073ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 81073ee:	e7f4      	b.n	81073da <_scanf_float+0x186>
 81073f0:	f1ba 0f00 	cmp.w	sl, #0
 81073f4:	d10e      	bne.n	8107414 <_scanf_float+0x1c0>
 81073f6:	f1b9 0f00 	cmp.w	r9, #0
 81073fa:	d10e      	bne.n	810741a <_scanf_float+0x1c6>
 81073fc:	6822      	ldr	r2, [r4, #0]
 81073fe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8107402:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8107406:	d108      	bne.n	810741a <_scanf_float+0x1c6>
 8107408:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 810740c:	6022      	str	r2, [r4, #0]
 810740e:	f04f 0a01 	mov.w	sl, #1
 8107412:	e7e3      	b.n	81073dc <_scanf_float+0x188>
 8107414:	f1ba 0f02 	cmp.w	sl, #2
 8107418:	d055      	beq.n	81074c6 <_scanf_float+0x272>
 810741a:	2d01      	cmp	r5, #1
 810741c:	d002      	beq.n	8107424 <_scanf_float+0x1d0>
 810741e:	2d04      	cmp	r5, #4
 8107420:	f47f af48 	bne.w	81072b4 <_scanf_float+0x60>
 8107424:	3501      	adds	r5, #1
 8107426:	b2ed      	uxtb	r5, r5
 8107428:	e7d8      	b.n	81073dc <_scanf_float+0x188>
 810742a:	f1ba 0f01 	cmp.w	sl, #1
 810742e:	f47f af41 	bne.w	81072b4 <_scanf_float+0x60>
 8107432:	f04f 0a02 	mov.w	sl, #2
 8107436:	e7d1      	b.n	81073dc <_scanf_float+0x188>
 8107438:	b97d      	cbnz	r5, 810745a <_scanf_float+0x206>
 810743a:	f1b9 0f00 	cmp.w	r9, #0
 810743e:	f47f af3c 	bne.w	81072ba <_scanf_float+0x66>
 8107442:	6822      	ldr	r2, [r4, #0]
 8107444:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8107448:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 810744c:	f47f af39 	bne.w	81072c2 <_scanf_float+0x6e>
 8107450:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8107454:	6022      	str	r2, [r4, #0]
 8107456:	2501      	movs	r5, #1
 8107458:	e7c0      	b.n	81073dc <_scanf_float+0x188>
 810745a:	2d03      	cmp	r5, #3
 810745c:	d0e2      	beq.n	8107424 <_scanf_float+0x1d0>
 810745e:	2d05      	cmp	r5, #5
 8107460:	e7de      	b.n	8107420 <_scanf_float+0x1cc>
 8107462:	2d02      	cmp	r5, #2
 8107464:	f47f af26 	bne.w	81072b4 <_scanf_float+0x60>
 8107468:	2503      	movs	r5, #3
 810746a:	e7b7      	b.n	81073dc <_scanf_float+0x188>
 810746c:	2d06      	cmp	r5, #6
 810746e:	f47f af21 	bne.w	81072b4 <_scanf_float+0x60>
 8107472:	2507      	movs	r5, #7
 8107474:	e7b2      	b.n	81073dc <_scanf_float+0x188>
 8107476:	6822      	ldr	r2, [r4, #0]
 8107478:	0591      	lsls	r1, r2, #22
 810747a:	f57f af1b 	bpl.w	81072b4 <_scanf_float+0x60>
 810747e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8107482:	6022      	str	r2, [r4, #0]
 8107484:	f8cd 9004 	str.w	r9, [sp, #4]
 8107488:	e7a8      	b.n	81073dc <_scanf_float+0x188>
 810748a:	6822      	ldr	r2, [r4, #0]
 810748c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8107490:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8107494:	d006      	beq.n	81074a4 <_scanf_float+0x250>
 8107496:	0550      	lsls	r0, r2, #21
 8107498:	f57f af0c 	bpl.w	81072b4 <_scanf_float+0x60>
 810749c:	f1b9 0f00 	cmp.w	r9, #0
 81074a0:	f43f af0f 	beq.w	81072c2 <_scanf_float+0x6e>
 81074a4:	0591      	lsls	r1, r2, #22
 81074a6:	bf58      	it	pl
 81074a8:	9901      	ldrpl	r1, [sp, #4]
 81074aa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 81074ae:	bf58      	it	pl
 81074b0:	eba9 0101 	subpl.w	r1, r9, r1
 81074b4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 81074b8:	bf58      	it	pl
 81074ba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 81074be:	6022      	str	r2, [r4, #0]
 81074c0:	f04f 0900 	mov.w	r9, #0
 81074c4:	e78a      	b.n	81073dc <_scanf_float+0x188>
 81074c6:	f04f 0a03 	mov.w	sl, #3
 81074ca:	e787      	b.n	81073dc <_scanf_float+0x188>
 81074cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 81074d0:	4639      	mov	r1, r7
 81074d2:	4640      	mov	r0, r8
 81074d4:	4798      	blx	r3
 81074d6:	2800      	cmp	r0, #0
 81074d8:	f43f aedf 	beq.w	810729a <_scanf_float+0x46>
 81074dc:	e6ea      	b.n	81072b4 <_scanf_float+0x60>
 81074de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81074e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81074e6:	463a      	mov	r2, r7
 81074e8:	4640      	mov	r0, r8
 81074ea:	4798      	blx	r3
 81074ec:	6923      	ldr	r3, [r4, #16]
 81074ee:	3b01      	subs	r3, #1
 81074f0:	6123      	str	r3, [r4, #16]
 81074f2:	e6ec      	b.n	81072ce <_scanf_float+0x7a>
 81074f4:	1e6b      	subs	r3, r5, #1
 81074f6:	2b06      	cmp	r3, #6
 81074f8:	d825      	bhi.n	8107546 <_scanf_float+0x2f2>
 81074fa:	2d02      	cmp	r5, #2
 81074fc:	d836      	bhi.n	810756c <_scanf_float+0x318>
 81074fe:	455e      	cmp	r6, fp
 8107500:	f67f aee8 	bls.w	81072d4 <_scanf_float+0x80>
 8107504:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107508:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810750c:	463a      	mov	r2, r7
 810750e:	4640      	mov	r0, r8
 8107510:	4798      	blx	r3
 8107512:	6923      	ldr	r3, [r4, #16]
 8107514:	3b01      	subs	r3, #1
 8107516:	6123      	str	r3, [r4, #16]
 8107518:	e7f1      	b.n	81074fe <_scanf_float+0x2aa>
 810751a:	9802      	ldr	r0, [sp, #8]
 810751c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107520:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8107524:	9002      	str	r0, [sp, #8]
 8107526:	463a      	mov	r2, r7
 8107528:	4640      	mov	r0, r8
 810752a:	4798      	blx	r3
 810752c:	6923      	ldr	r3, [r4, #16]
 810752e:	3b01      	subs	r3, #1
 8107530:	6123      	str	r3, [r4, #16]
 8107532:	f10a 3aff 	add.w	sl, sl, #4294967295
 8107536:	fa5f fa8a 	uxtb.w	sl, sl
 810753a:	f1ba 0f02 	cmp.w	sl, #2
 810753e:	d1ec      	bne.n	810751a <_scanf_float+0x2c6>
 8107540:	3d03      	subs	r5, #3
 8107542:	b2ed      	uxtb	r5, r5
 8107544:	1b76      	subs	r6, r6, r5
 8107546:	6823      	ldr	r3, [r4, #0]
 8107548:	05da      	lsls	r2, r3, #23
 810754a:	d52f      	bpl.n	81075ac <_scanf_float+0x358>
 810754c:	055b      	lsls	r3, r3, #21
 810754e:	d510      	bpl.n	8107572 <_scanf_float+0x31e>
 8107550:	455e      	cmp	r6, fp
 8107552:	f67f aebf 	bls.w	81072d4 <_scanf_float+0x80>
 8107556:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810755a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810755e:	463a      	mov	r2, r7
 8107560:	4640      	mov	r0, r8
 8107562:	4798      	blx	r3
 8107564:	6923      	ldr	r3, [r4, #16]
 8107566:	3b01      	subs	r3, #1
 8107568:	6123      	str	r3, [r4, #16]
 810756a:	e7f1      	b.n	8107550 <_scanf_float+0x2fc>
 810756c:	46aa      	mov	sl, r5
 810756e:	9602      	str	r6, [sp, #8]
 8107570:	e7df      	b.n	8107532 <_scanf_float+0x2de>
 8107572:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8107576:	6923      	ldr	r3, [r4, #16]
 8107578:	2965      	cmp	r1, #101	; 0x65
 810757a:	f103 33ff 	add.w	r3, r3, #4294967295
 810757e:	f106 35ff 	add.w	r5, r6, #4294967295
 8107582:	6123      	str	r3, [r4, #16]
 8107584:	d00c      	beq.n	81075a0 <_scanf_float+0x34c>
 8107586:	2945      	cmp	r1, #69	; 0x45
 8107588:	d00a      	beq.n	81075a0 <_scanf_float+0x34c>
 810758a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810758e:	463a      	mov	r2, r7
 8107590:	4640      	mov	r0, r8
 8107592:	4798      	blx	r3
 8107594:	6923      	ldr	r3, [r4, #16]
 8107596:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 810759a:	3b01      	subs	r3, #1
 810759c:	1eb5      	subs	r5, r6, #2
 810759e:	6123      	str	r3, [r4, #16]
 81075a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81075a4:	463a      	mov	r2, r7
 81075a6:	4640      	mov	r0, r8
 81075a8:	4798      	blx	r3
 81075aa:	462e      	mov	r6, r5
 81075ac:	6825      	ldr	r5, [r4, #0]
 81075ae:	f015 0510 	ands.w	r5, r5, #16
 81075b2:	d158      	bne.n	8107666 <_scanf_float+0x412>
 81075b4:	7035      	strb	r5, [r6, #0]
 81075b6:	6823      	ldr	r3, [r4, #0]
 81075b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 81075bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 81075c0:	d11c      	bne.n	81075fc <_scanf_float+0x3a8>
 81075c2:	9b01      	ldr	r3, [sp, #4]
 81075c4:	454b      	cmp	r3, r9
 81075c6:	eba3 0209 	sub.w	r2, r3, r9
 81075ca:	d124      	bne.n	8107616 <_scanf_float+0x3c2>
 81075cc:	2200      	movs	r2, #0
 81075ce:	4659      	mov	r1, fp
 81075d0:	4640      	mov	r0, r8
 81075d2:	f002 fd41 	bl	810a058 <_strtod_r>
 81075d6:	9b03      	ldr	r3, [sp, #12]
 81075d8:	6821      	ldr	r1, [r4, #0]
 81075da:	681b      	ldr	r3, [r3, #0]
 81075dc:	f011 0f02 	tst.w	r1, #2
 81075e0:	ec57 6b10 	vmov	r6, r7, d0
 81075e4:	f103 0204 	add.w	r2, r3, #4
 81075e8:	d020      	beq.n	810762c <_scanf_float+0x3d8>
 81075ea:	9903      	ldr	r1, [sp, #12]
 81075ec:	600a      	str	r2, [r1, #0]
 81075ee:	681b      	ldr	r3, [r3, #0]
 81075f0:	e9c3 6700 	strd	r6, r7, [r3]
 81075f4:	68e3      	ldr	r3, [r4, #12]
 81075f6:	3301      	adds	r3, #1
 81075f8:	60e3      	str	r3, [r4, #12]
 81075fa:	e66c      	b.n	81072d6 <_scanf_float+0x82>
 81075fc:	9b04      	ldr	r3, [sp, #16]
 81075fe:	2b00      	cmp	r3, #0
 8107600:	d0e4      	beq.n	81075cc <_scanf_float+0x378>
 8107602:	9905      	ldr	r1, [sp, #20]
 8107604:	230a      	movs	r3, #10
 8107606:	462a      	mov	r2, r5
 8107608:	3101      	adds	r1, #1
 810760a:	4640      	mov	r0, r8
 810760c:	f002 fdac 	bl	810a168 <_strtol_r>
 8107610:	9b04      	ldr	r3, [sp, #16]
 8107612:	9e05      	ldr	r6, [sp, #20]
 8107614:	1ac2      	subs	r2, r0, r3
 8107616:	f204 136f 	addw	r3, r4, #367	; 0x16f
 810761a:	429e      	cmp	r6, r3
 810761c:	bf28      	it	cs
 810761e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8107622:	4912      	ldr	r1, [pc, #72]	; (810766c <_scanf_float+0x418>)
 8107624:	4630      	mov	r0, r6
 8107626:	f000 f955 	bl	81078d4 <siprintf>
 810762a:	e7cf      	b.n	81075cc <_scanf_float+0x378>
 810762c:	f011 0f04 	tst.w	r1, #4
 8107630:	9903      	ldr	r1, [sp, #12]
 8107632:	600a      	str	r2, [r1, #0]
 8107634:	d1db      	bne.n	81075ee <_scanf_float+0x39a>
 8107636:	f8d3 8000 	ldr.w	r8, [r3]
 810763a:	ee10 2a10 	vmov	r2, s0
 810763e:	ee10 0a10 	vmov	r0, s0
 8107642:	463b      	mov	r3, r7
 8107644:	4639      	mov	r1, r7
 8107646:	f7f9 faf9 	bl	8100c3c <__aeabi_dcmpun>
 810764a:	b128      	cbz	r0, 8107658 <_scanf_float+0x404>
 810764c:	4808      	ldr	r0, [pc, #32]	; (8107670 <_scanf_float+0x41c>)
 810764e:	f000 fac7 	bl	8107be0 <nanf>
 8107652:	ed88 0a00 	vstr	s0, [r8]
 8107656:	e7cd      	b.n	81075f4 <_scanf_float+0x3a0>
 8107658:	4630      	mov	r0, r6
 810765a:	4639      	mov	r1, r7
 810765c:	f7f9 fb4c 	bl	8100cf8 <__aeabi_d2f>
 8107660:	f8c8 0000 	str.w	r0, [r8]
 8107664:	e7c6      	b.n	81075f4 <_scanf_float+0x3a0>
 8107666:	2500      	movs	r5, #0
 8107668:	e635      	b.n	81072d6 <_scanf_float+0x82>
 810766a:	bf00      	nop
 810766c:	0810b890 	.word	0x0810b890
 8107670:	0810bc25 	.word	0x0810bc25

08107674 <std>:
 8107674:	2300      	movs	r3, #0
 8107676:	b510      	push	{r4, lr}
 8107678:	4604      	mov	r4, r0
 810767a:	e9c0 3300 	strd	r3, r3, [r0]
 810767e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8107682:	6083      	str	r3, [r0, #8]
 8107684:	8181      	strh	r1, [r0, #12]
 8107686:	6643      	str	r3, [r0, #100]	; 0x64
 8107688:	81c2      	strh	r2, [r0, #14]
 810768a:	6183      	str	r3, [r0, #24]
 810768c:	4619      	mov	r1, r3
 810768e:	2208      	movs	r2, #8
 8107690:	305c      	adds	r0, #92	; 0x5c
 8107692:	f000 fa17 	bl	8107ac4 <memset>
 8107696:	4b0d      	ldr	r3, [pc, #52]	; (81076cc <std+0x58>)
 8107698:	6263      	str	r3, [r4, #36]	; 0x24
 810769a:	4b0d      	ldr	r3, [pc, #52]	; (81076d0 <std+0x5c>)
 810769c:	62a3      	str	r3, [r4, #40]	; 0x28
 810769e:	4b0d      	ldr	r3, [pc, #52]	; (81076d4 <std+0x60>)
 81076a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 81076a2:	4b0d      	ldr	r3, [pc, #52]	; (81076d8 <std+0x64>)
 81076a4:	6323      	str	r3, [r4, #48]	; 0x30
 81076a6:	4b0d      	ldr	r3, [pc, #52]	; (81076dc <std+0x68>)
 81076a8:	6224      	str	r4, [r4, #32]
 81076aa:	429c      	cmp	r4, r3
 81076ac:	d006      	beq.n	81076bc <std+0x48>
 81076ae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 81076b2:	4294      	cmp	r4, r2
 81076b4:	d002      	beq.n	81076bc <std+0x48>
 81076b6:	33d0      	adds	r3, #208	; 0xd0
 81076b8:	429c      	cmp	r4, r3
 81076ba:	d105      	bne.n	81076c8 <std+0x54>
 81076bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 81076c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 81076c4:	f000 ba7a 	b.w	8107bbc <__retarget_lock_init_recursive>
 81076c8:	bd10      	pop	{r4, pc}
 81076ca:	bf00      	nop
 81076cc:	08107915 	.word	0x08107915
 81076d0:	08107937 	.word	0x08107937
 81076d4:	0810796f 	.word	0x0810796f
 81076d8:	08107993 	.word	0x08107993
 81076dc:	100002f8 	.word	0x100002f8

081076e0 <stdio_exit_handler>:
 81076e0:	4a02      	ldr	r2, [pc, #8]	; (81076ec <stdio_exit_handler+0xc>)
 81076e2:	4903      	ldr	r1, [pc, #12]	; (81076f0 <stdio_exit_handler+0x10>)
 81076e4:	4803      	ldr	r0, [pc, #12]	; (81076f4 <stdio_exit_handler+0x14>)
 81076e6:	f000 b869 	b.w	81077bc <_fwalk_sglue>
 81076ea:	bf00      	nop
 81076ec:	10000020 	.word	0x10000020
 81076f0:	0810a7b1 	.word	0x0810a7b1
 81076f4:	1000002c 	.word	0x1000002c

081076f8 <cleanup_stdio>:
 81076f8:	6841      	ldr	r1, [r0, #4]
 81076fa:	4b0c      	ldr	r3, [pc, #48]	; (810772c <cleanup_stdio+0x34>)
 81076fc:	4299      	cmp	r1, r3
 81076fe:	b510      	push	{r4, lr}
 8107700:	4604      	mov	r4, r0
 8107702:	d001      	beq.n	8107708 <cleanup_stdio+0x10>
 8107704:	f003 f854 	bl	810a7b0 <_fflush_r>
 8107708:	68a1      	ldr	r1, [r4, #8]
 810770a:	4b09      	ldr	r3, [pc, #36]	; (8107730 <cleanup_stdio+0x38>)
 810770c:	4299      	cmp	r1, r3
 810770e:	d002      	beq.n	8107716 <cleanup_stdio+0x1e>
 8107710:	4620      	mov	r0, r4
 8107712:	f003 f84d 	bl	810a7b0 <_fflush_r>
 8107716:	68e1      	ldr	r1, [r4, #12]
 8107718:	4b06      	ldr	r3, [pc, #24]	; (8107734 <cleanup_stdio+0x3c>)
 810771a:	4299      	cmp	r1, r3
 810771c:	d004      	beq.n	8107728 <cleanup_stdio+0x30>
 810771e:	4620      	mov	r0, r4
 8107720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8107724:	f003 b844 	b.w	810a7b0 <_fflush_r>
 8107728:	bd10      	pop	{r4, pc}
 810772a:	bf00      	nop
 810772c:	100002f8 	.word	0x100002f8
 8107730:	10000360 	.word	0x10000360
 8107734:	100003c8 	.word	0x100003c8

08107738 <global_stdio_init.part.0>:
 8107738:	b510      	push	{r4, lr}
 810773a:	4b0b      	ldr	r3, [pc, #44]	; (8107768 <global_stdio_init.part.0+0x30>)
 810773c:	4c0b      	ldr	r4, [pc, #44]	; (810776c <global_stdio_init.part.0+0x34>)
 810773e:	4a0c      	ldr	r2, [pc, #48]	; (8107770 <global_stdio_init.part.0+0x38>)
 8107740:	601a      	str	r2, [r3, #0]
 8107742:	4620      	mov	r0, r4
 8107744:	2200      	movs	r2, #0
 8107746:	2104      	movs	r1, #4
 8107748:	f7ff ff94 	bl	8107674 <std>
 810774c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8107750:	2201      	movs	r2, #1
 8107752:	2109      	movs	r1, #9
 8107754:	f7ff ff8e 	bl	8107674 <std>
 8107758:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 810775c:	2202      	movs	r2, #2
 810775e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8107762:	2112      	movs	r1, #18
 8107764:	f7ff bf86 	b.w	8107674 <std>
 8107768:	10000430 	.word	0x10000430
 810776c:	100002f8 	.word	0x100002f8
 8107770:	081076e1 	.word	0x081076e1

08107774 <__sfp_lock_acquire>:
 8107774:	4801      	ldr	r0, [pc, #4]	; (810777c <__sfp_lock_acquire+0x8>)
 8107776:	f000 ba22 	b.w	8107bbe <__retarget_lock_acquire_recursive>
 810777a:	bf00      	nop
 810777c:	10000439 	.word	0x10000439

08107780 <__sfp_lock_release>:
 8107780:	4801      	ldr	r0, [pc, #4]	; (8107788 <__sfp_lock_release+0x8>)
 8107782:	f000 ba1d 	b.w	8107bc0 <__retarget_lock_release_recursive>
 8107786:	bf00      	nop
 8107788:	10000439 	.word	0x10000439

0810778c <__sinit>:
 810778c:	b510      	push	{r4, lr}
 810778e:	4604      	mov	r4, r0
 8107790:	f7ff fff0 	bl	8107774 <__sfp_lock_acquire>
 8107794:	6a23      	ldr	r3, [r4, #32]
 8107796:	b11b      	cbz	r3, 81077a0 <__sinit+0x14>
 8107798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810779c:	f7ff bff0 	b.w	8107780 <__sfp_lock_release>
 81077a0:	4b04      	ldr	r3, [pc, #16]	; (81077b4 <__sinit+0x28>)
 81077a2:	6223      	str	r3, [r4, #32]
 81077a4:	4b04      	ldr	r3, [pc, #16]	; (81077b8 <__sinit+0x2c>)
 81077a6:	681b      	ldr	r3, [r3, #0]
 81077a8:	2b00      	cmp	r3, #0
 81077aa:	d1f5      	bne.n	8107798 <__sinit+0xc>
 81077ac:	f7ff ffc4 	bl	8107738 <global_stdio_init.part.0>
 81077b0:	e7f2      	b.n	8107798 <__sinit+0xc>
 81077b2:	bf00      	nop
 81077b4:	081076f9 	.word	0x081076f9
 81077b8:	10000430 	.word	0x10000430

081077bc <_fwalk_sglue>:
 81077bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 81077c0:	4607      	mov	r7, r0
 81077c2:	4688      	mov	r8, r1
 81077c4:	4614      	mov	r4, r2
 81077c6:	2600      	movs	r6, #0
 81077c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 81077cc:	f1b9 0901 	subs.w	r9, r9, #1
 81077d0:	d505      	bpl.n	81077de <_fwalk_sglue+0x22>
 81077d2:	6824      	ldr	r4, [r4, #0]
 81077d4:	2c00      	cmp	r4, #0
 81077d6:	d1f7      	bne.n	81077c8 <_fwalk_sglue+0xc>
 81077d8:	4630      	mov	r0, r6
 81077da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 81077de:	89ab      	ldrh	r3, [r5, #12]
 81077e0:	2b01      	cmp	r3, #1
 81077e2:	d907      	bls.n	81077f4 <_fwalk_sglue+0x38>
 81077e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 81077e8:	3301      	adds	r3, #1
 81077ea:	d003      	beq.n	81077f4 <_fwalk_sglue+0x38>
 81077ec:	4629      	mov	r1, r5
 81077ee:	4638      	mov	r0, r7
 81077f0:	47c0      	blx	r8
 81077f2:	4306      	orrs	r6, r0
 81077f4:	3568      	adds	r5, #104	; 0x68
 81077f6:	e7e9      	b.n	81077cc <_fwalk_sglue+0x10>

081077f8 <iprintf>:
 81077f8:	b40f      	push	{r0, r1, r2, r3}
 81077fa:	b507      	push	{r0, r1, r2, lr}
 81077fc:	4906      	ldr	r1, [pc, #24]	; (8107818 <iprintf+0x20>)
 81077fe:	ab04      	add	r3, sp, #16
 8107800:	6808      	ldr	r0, [r1, #0]
 8107802:	f853 2b04 	ldr.w	r2, [r3], #4
 8107806:	6881      	ldr	r1, [r0, #8]
 8107808:	9301      	str	r3, [sp, #4]
 810780a:	f002 fe31 	bl	810a470 <_vfiprintf_r>
 810780e:	b003      	add	sp, #12
 8107810:	f85d eb04 	ldr.w	lr, [sp], #4
 8107814:	b004      	add	sp, #16
 8107816:	4770      	bx	lr
 8107818:	10000078 	.word	0x10000078

0810781c <_puts_r>:
 810781c:	6a03      	ldr	r3, [r0, #32]
 810781e:	b570      	push	{r4, r5, r6, lr}
 8107820:	6884      	ldr	r4, [r0, #8]
 8107822:	4605      	mov	r5, r0
 8107824:	460e      	mov	r6, r1
 8107826:	b90b      	cbnz	r3, 810782c <_puts_r+0x10>
 8107828:	f7ff ffb0 	bl	810778c <__sinit>
 810782c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810782e:	07db      	lsls	r3, r3, #31
 8107830:	d405      	bmi.n	810783e <_puts_r+0x22>
 8107832:	89a3      	ldrh	r3, [r4, #12]
 8107834:	0598      	lsls	r0, r3, #22
 8107836:	d402      	bmi.n	810783e <_puts_r+0x22>
 8107838:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810783a:	f000 f9c0 	bl	8107bbe <__retarget_lock_acquire_recursive>
 810783e:	89a3      	ldrh	r3, [r4, #12]
 8107840:	0719      	lsls	r1, r3, #28
 8107842:	d513      	bpl.n	810786c <_puts_r+0x50>
 8107844:	6923      	ldr	r3, [r4, #16]
 8107846:	b18b      	cbz	r3, 810786c <_puts_r+0x50>
 8107848:	3e01      	subs	r6, #1
 810784a:	68a3      	ldr	r3, [r4, #8]
 810784c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8107850:	3b01      	subs	r3, #1
 8107852:	60a3      	str	r3, [r4, #8]
 8107854:	b9e9      	cbnz	r1, 8107892 <_puts_r+0x76>
 8107856:	2b00      	cmp	r3, #0
 8107858:	da2e      	bge.n	81078b8 <_puts_r+0x9c>
 810785a:	4622      	mov	r2, r4
 810785c:	210a      	movs	r1, #10
 810785e:	4628      	mov	r0, r5
 8107860:	f000 f89b 	bl	810799a <__swbuf_r>
 8107864:	3001      	adds	r0, #1
 8107866:	d007      	beq.n	8107878 <_puts_r+0x5c>
 8107868:	250a      	movs	r5, #10
 810786a:	e007      	b.n	810787c <_puts_r+0x60>
 810786c:	4621      	mov	r1, r4
 810786e:	4628      	mov	r0, r5
 8107870:	f000 f8d0 	bl	8107a14 <__swsetup_r>
 8107874:	2800      	cmp	r0, #0
 8107876:	d0e7      	beq.n	8107848 <_puts_r+0x2c>
 8107878:	f04f 35ff 	mov.w	r5, #4294967295
 810787c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810787e:	07da      	lsls	r2, r3, #31
 8107880:	d405      	bmi.n	810788e <_puts_r+0x72>
 8107882:	89a3      	ldrh	r3, [r4, #12]
 8107884:	059b      	lsls	r3, r3, #22
 8107886:	d402      	bmi.n	810788e <_puts_r+0x72>
 8107888:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810788a:	f000 f999 	bl	8107bc0 <__retarget_lock_release_recursive>
 810788e:	4628      	mov	r0, r5
 8107890:	bd70      	pop	{r4, r5, r6, pc}
 8107892:	2b00      	cmp	r3, #0
 8107894:	da04      	bge.n	81078a0 <_puts_r+0x84>
 8107896:	69a2      	ldr	r2, [r4, #24]
 8107898:	429a      	cmp	r2, r3
 810789a:	dc06      	bgt.n	81078aa <_puts_r+0x8e>
 810789c:	290a      	cmp	r1, #10
 810789e:	d004      	beq.n	81078aa <_puts_r+0x8e>
 81078a0:	6823      	ldr	r3, [r4, #0]
 81078a2:	1c5a      	adds	r2, r3, #1
 81078a4:	6022      	str	r2, [r4, #0]
 81078a6:	7019      	strb	r1, [r3, #0]
 81078a8:	e7cf      	b.n	810784a <_puts_r+0x2e>
 81078aa:	4622      	mov	r2, r4
 81078ac:	4628      	mov	r0, r5
 81078ae:	f000 f874 	bl	810799a <__swbuf_r>
 81078b2:	3001      	adds	r0, #1
 81078b4:	d1c9      	bne.n	810784a <_puts_r+0x2e>
 81078b6:	e7df      	b.n	8107878 <_puts_r+0x5c>
 81078b8:	6823      	ldr	r3, [r4, #0]
 81078ba:	250a      	movs	r5, #10
 81078bc:	1c5a      	adds	r2, r3, #1
 81078be:	6022      	str	r2, [r4, #0]
 81078c0:	701d      	strb	r5, [r3, #0]
 81078c2:	e7db      	b.n	810787c <_puts_r+0x60>

081078c4 <puts>:
 81078c4:	4b02      	ldr	r3, [pc, #8]	; (81078d0 <puts+0xc>)
 81078c6:	4601      	mov	r1, r0
 81078c8:	6818      	ldr	r0, [r3, #0]
 81078ca:	f7ff bfa7 	b.w	810781c <_puts_r>
 81078ce:	bf00      	nop
 81078d0:	10000078 	.word	0x10000078

081078d4 <siprintf>:
 81078d4:	b40e      	push	{r1, r2, r3}
 81078d6:	b500      	push	{lr}
 81078d8:	b09c      	sub	sp, #112	; 0x70
 81078da:	ab1d      	add	r3, sp, #116	; 0x74
 81078dc:	9002      	str	r0, [sp, #8]
 81078de:	9006      	str	r0, [sp, #24]
 81078e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 81078e4:	4809      	ldr	r0, [pc, #36]	; (810790c <siprintf+0x38>)
 81078e6:	9107      	str	r1, [sp, #28]
 81078e8:	9104      	str	r1, [sp, #16]
 81078ea:	4909      	ldr	r1, [pc, #36]	; (8107910 <siprintf+0x3c>)
 81078ec:	f853 2b04 	ldr.w	r2, [r3], #4
 81078f0:	9105      	str	r1, [sp, #20]
 81078f2:	6800      	ldr	r0, [r0, #0]
 81078f4:	9301      	str	r3, [sp, #4]
 81078f6:	a902      	add	r1, sp, #8
 81078f8:	f002 fc92 	bl	810a220 <_svfiprintf_r>
 81078fc:	9b02      	ldr	r3, [sp, #8]
 81078fe:	2200      	movs	r2, #0
 8107900:	701a      	strb	r2, [r3, #0]
 8107902:	b01c      	add	sp, #112	; 0x70
 8107904:	f85d eb04 	ldr.w	lr, [sp], #4
 8107908:	b003      	add	sp, #12
 810790a:	4770      	bx	lr
 810790c:	10000078 	.word	0x10000078
 8107910:	ffff0208 	.word	0xffff0208

08107914 <__sread>:
 8107914:	b510      	push	{r4, lr}
 8107916:	460c      	mov	r4, r1
 8107918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810791c:	f000 f900 	bl	8107b20 <_read_r>
 8107920:	2800      	cmp	r0, #0
 8107922:	bfab      	itete	ge
 8107924:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8107926:	89a3      	ldrhlt	r3, [r4, #12]
 8107928:	181b      	addge	r3, r3, r0
 810792a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810792e:	bfac      	ite	ge
 8107930:	6563      	strge	r3, [r4, #84]	; 0x54
 8107932:	81a3      	strhlt	r3, [r4, #12]
 8107934:	bd10      	pop	{r4, pc}

08107936 <__swrite>:
 8107936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810793a:	461f      	mov	r7, r3
 810793c:	898b      	ldrh	r3, [r1, #12]
 810793e:	05db      	lsls	r3, r3, #23
 8107940:	4605      	mov	r5, r0
 8107942:	460c      	mov	r4, r1
 8107944:	4616      	mov	r6, r2
 8107946:	d505      	bpl.n	8107954 <__swrite+0x1e>
 8107948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810794c:	2302      	movs	r3, #2
 810794e:	2200      	movs	r2, #0
 8107950:	f000 f8d4 	bl	8107afc <_lseek_r>
 8107954:	89a3      	ldrh	r3, [r4, #12]
 8107956:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810795a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810795e:	81a3      	strh	r3, [r4, #12]
 8107960:	4632      	mov	r2, r6
 8107962:	463b      	mov	r3, r7
 8107964:	4628      	mov	r0, r5
 8107966:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810796a:	f000 b8eb 	b.w	8107b44 <_write_r>

0810796e <__sseek>:
 810796e:	b510      	push	{r4, lr}
 8107970:	460c      	mov	r4, r1
 8107972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8107976:	f000 f8c1 	bl	8107afc <_lseek_r>
 810797a:	1c43      	adds	r3, r0, #1
 810797c:	89a3      	ldrh	r3, [r4, #12]
 810797e:	bf15      	itete	ne
 8107980:	6560      	strne	r0, [r4, #84]	; 0x54
 8107982:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8107986:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810798a:	81a3      	strheq	r3, [r4, #12]
 810798c:	bf18      	it	ne
 810798e:	81a3      	strhne	r3, [r4, #12]
 8107990:	bd10      	pop	{r4, pc}

08107992 <__sclose>:
 8107992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8107996:	f000 b8a1 	b.w	8107adc <_close_r>

0810799a <__swbuf_r>:
 810799a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810799c:	460e      	mov	r6, r1
 810799e:	4614      	mov	r4, r2
 81079a0:	4605      	mov	r5, r0
 81079a2:	b118      	cbz	r0, 81079ac <__swbuf_r+0x12>
 81079a4:	6a03      	ldr	r3, [r0, #32]
 81079a6:	b90b      	cbnz	r3, 81079ac <__swbuf_r+0x12>
 81079a8:	f7ff fef0 	bl	810778c <__sinit>
 81079ac:	69a3      	ldr	r3, [r4, #24]
 81079ae:	60a3      	str	r3, [r4, #8]
 81079b0:	89a3      	ldrh	r3, [r4, #12]
 81079b2:	071a      	lsls	r2, r3, #28
 81079b4:	d525      	bpl.n	8107a02 <__swbuf_r+0x68>
 81079b6:	6923      	ldr	r3, [r4, #16]
 81079b8:	b31b      	cbz	r3, 8107a02 <__swbuf_r+0x68>
 81079ba:	6823      	ldr	r3, [r4, #0]
 81079bc:	6922      	ldr	r2, [r4, #16]
 81079be:	1a98      	subs	r0, r3, r2
 81079c0:	6963      	ldr	r3, [r4, #20]
 81079c2:	b2f6      	uxtb	r6, r6
 81079c4:	4283      	cmp	r3, r0
 81079c6:	4637      	mov	r7, r6
 81079c8:	dc04      	bgt.n	81079d4 <__swbuf_r+0x3a>
 81079ca:	4621      	mov	r1, r4
 81079cc:	4628      	mov	r0, r5
 81079ce:	f002 feef 	bl	810a7b0 <_fflush_r>
 81079d2:	b9e0      	cbnz	r0, 8107a0e <__swbuf_r+0x74>
 81079d4:	68a3      	ldr	r3, [r4, #8]
 81079d6:	3b01      	subs	r3, #1
 81079d8:	60a3      	str	r3, [r4, #8]
 81079da:	6823      	ldr	r3, [r4, #0]
 81079dc:	1c5a      	adds	r2, r3, #1
 81079de:	6022      	str	r2, [r4, #0]
 81079e0:	701e      	strb	r6, [r3, #0]
 81079e2:	6962      	ldr	r2, [r4, #20]
 81079e4:	1c43      	adds	r3, r0, #1
 81079e6:	429a      	cmp	r2, r3
 81079e8:	d004      	beq.n	81079f4 <__swbuf_r+0x5a>
 81079ea:	89a3      	ldrh	r3, [r4, #12]
 81079ec:	07db      	lsls	r3, r3, #31
 81079ee:	d506      	bpl.n	81079fe <__swbuf_r+0x64>
 81079f0:	2e0a      	cmp	r6, #10
 81079f2:	d104      	bne.n	81079fe <__swbuf_r+0x64>
 81079f4:	4621      	mov	r1, r4
 81079f6:	4628      	mov	r0, r5
 81079f8:	f002 feda 	bl	810a7b0 <_fflush_r>
 81079fc:	b938      	cbnz	r0, 8107a0e <__swbuf_r+0x74>
 81079fe:	4638      	mov	r0, r7
 8107a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8107a02:	4621      	mov	r1, r4
 8107a04:	4628      	mov	r0, r5
 8107a06:	f000 f805 	bl	8107a14 <__swsetup_r>
 8107a0a:	2800      	cmp	r0, #0
 8107a0c:	d0d5      	beq.n	81079ba <__swbuf_r+0x20>
 8107a0e:	f04f 37ff 	mov.w	r7, #4294967295
 8107a12:	e7f4      	b.n	81079fe <__swbuf_r+0x64>

08107a14 <__swsetup_r>:
 8107a14:	b538      	push	{r3, r4, r5, lr}
 8107a16:	4b2a      	ldr	r3, [pc, #168]	; (8107ac0 <__swsetup_r+0xac>)
 8107a18:	4605      	mov	r5, r0
 8107a1a:	6818      	ldr	r0, [r3, #0]
 8107a1c:	460c      	mov	r4, r1
 8107a1e:	b118      	cbz	r0, 8107a28 <__swsetup_r+0x14>
 8107a20:	6a03      	ldr	r3, [r0, #32]
 8107a22:	b90b      	cbnz	r3, 8107a28 <__swsetup_r+0x14>
 8107a24:	f7ff feb2 	bl	810778c <__sinit>
 8107a28:	89a3      	ldrh	r3, [r4, #12]
 8107a2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8107a2e:	0718      	lsls	r0, r3, #28
 8107a30:	d422      	bmi.n	8107a78 <__swsetup_r+0x64>
 8107a32:	06d9      	lsls	r1, r3, #27
 8107a34:	d407      	bmi.n	8107a46 <__swsetup_r+0x32>
 8107a36:	2309      	movs	r3, #9
 8107a38:	602b      	str	r3, [r5, #0]
 8107a3a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8107a3e:	81a3      	strh	r3, [r4, #12]
 8107a40:	f04f 30ff 	mov.w	r0, #4294967295
 8107a44:	e034      	b.n	8107ab0 <__swsetup_r+0x9c>
 8107a46:	0758      	lsls	r0, r3, #29
 8107a48:	d512      	bpl.n	8107a70 <__swsetup_r+0x5c>
 8107a4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8107a4c:	b141      	cbz	r1, 8107a60 <__swsetup_r+0x4c>
 8107a4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8107a52:	4299      	cmp	r1, r3
 8107a54:	d002      	beq.n	8107a5c <__swsetup_r+0x48>
 8107a56:	4628      	mov	r0, r5
 8107a58:	f000 ff44 	bl	81088e4 <_free_r>
 8107a5c:	2300      	movs	r3, #0
 8107a5e:	6363      	str	r3, [r4, #52]	; 0x34
 8107a60:	89a3      	ldrh	r3, [r4, #12]
 8107a62:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8107a66:	81a3      	strh	r3, [r4, #12]
 8107a68:	2300      	movs	r3, #0
 8107a6a:	6063      	str	r3, [r4, #4]
 8107a6c:	6923      	ldr	r3, [r4, #16]
 8107a6e:	6023      	str	r3, [r4, #0]
 8107a70:	89a3      	ldrh	r3, [r4, #12]
 8107a72:	f043 0308 	orr.w	r3, r3, #8
 8107a76:	81a3      	strh	r3, [r4, #12]
 8107a78:	6923      	ldr	r3, [r4, #16]
 8107a7a:	b94b      	cbnz	r3, 8107a90 <__swsetup_r+0x7c>
 8107a7c:	89a3      	ldrh	r3, [r4, #12]
 8107a7e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8107a82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8107a86:	d003      	beq.n	8107a90 <__swsetup_r+0x7c>
 8107a88:	4621      	mov	r1, r4
 8107a8a:	4628      	mov	r0, r5
 8107a8c:	f002 fede 	bl	810a84c <__smakebuf_r>
 8107a90:	89a0      	ldrh	r0, [r4, #12]
 8107a92:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8107a96:	f010 0301 	ands.w	r3, r0, #1
 8107a9a:	d00a      	beq.n	8107ab2 <__swsetup_r+0x9e>
 8107a9c:	2300      	movs	r3, #0
 8107a9e:	60a3      	str	r3, [r4, #8]
 8107aa0:	6963      	ldr	r3, [r4, #20]
 8107aa2:	425b      	negs	r3, r3
 8107aa4:	61a3      	str	r3, [r4, #24]
 8107aa6:	6923      	ldr	r3, [r4, #16]
 8107aa8:	b943      	cbnz	r3, 8107abc <__swsetup_r+0xa8>
 8107aaa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8107aae:	d1c4      	bne.n	8107a3a <__swsetup_r+0x26>
 8107ab0:	bd38      	pop	{r3, r4, r5, pc}
 8107ab2:	0781      	lsls	r1, r0, #30
 8107ab4:	bf58      	it	pl
 8107ab6:	6963      	ldrpl	r3, [r4, #20]
 8107ab8:	60a3      	str	r3, [r4, #8]
 8107aba:	e7f4      	b.n	8107aa6 <__swsetup_r+0x92>
 8107abc:	2000      	movs	r0, #0
 8107abe:	e7f7      	b.n	8107ab0 <__swsetup_r+0x9c>
 8107ac0:	10000078 	.word	0x10000078

08107ac4 <memset>:
 8107ac4:	4402      	add	r2, r0
 8107ac6:	4603      	mov	r3, r0
 8107ac8:	4293      	cmp	r3, r2
 8107aca:	d100      	bne.n	8107ace <memset+0xa>
 8107acc:	4770      	bx	lr
 8107ace:	f803 1b01 	strb.w	r1, [r3], #1
 8107ad2:	e7f9      	b.n	8107ac8 <memset+0x4>

08107ad4 <_localeconv_r>:
 8107ad4:	4800      	ldr	r0, [pc, #0]	; (8107ad8 <_localeconv_r+0x4>)
 8107ad6:	4770      	bx	lr
 8107ad8:	1000016c 	.word	0x1000016c

08107adc <_close_r>:
 8107adc:	b538      	push	{r3, r4, r5, lr}
 8107ade:	4d06      	ldr	r5, [pc, #24]	; (8107af8 <_close_r+0x1c>)
 8107ae0:	2300      	movs	r3, #0
 8107ae2:	4604      	mov	r4, r0
 8107ae4:	4608      	mov	r0, r1
 8107ae6:	602b      	str	r3, [r5, #0]
 8107ae8:	f7fa fa6e 	bl	8101fc8 <_close>
 8107aec:	1c43      	adds	r3, r0, #1
 8107aee:	d102      	bne.n	8107af6 <_close_r+0x1a>
 8107af0:	682b      	ldr	r3, [r5, #0]
 8107af2:	b103      	cbz	r3, 8107af6 <_close_r+0x1a>
 8107af4:	6023      	str	r3, [r4, #0]
 8107af6:	bd38      	pop	{r3, r4, r5, pc}
 8107af8:	10000434 	.word	0x10000434

08107afc <_lseek_r>:
 8107afc:	b538      	push	{r3, r4, r5, lr}
 8107afe:	4d07      	ldr	r5, [pc, #28]	; (8107b1c <_lseek_r+0x20>)
 8107b00:	4604      	mov	r4, r0
 8107b02:	4608      	mov	r0, r1
 8107b04:	4611      	mov	r1, r2
 8107b06:	2200      	movs	r2, #0
 8107b08:	602a      	str	r2, [r5, #0]
 8107b0a:	461a      	mov	r2, r3
 8107b0c:	f7fa fa83 	bl	8102016 <_lseek>
 8107b10:	1c43      	adds	r3, r0, #1
 8107b12:	d102      	bne.n	8107b1a <_lseek_r+0x1e>
 8107b14:	682b      	ldr	r3, [r5, #0]
 8107b16:	b103      	cbz	r3, 8107b1a <_lseek_r+0x1e>
 8107b18:	6023      	str	r3, [r4, #0]
 8107b1a:	bd38      	pop	{r3, r4, r5, pc}
 8107b1c:	10000434 	.word	0x10000434

08107b20 <_read_r>:
 8107b20:	b538      	push	{r3, r4, r5, lr}
 8107b22:	4d07      	ldr	r5, [pc, #28]	; (8107b40 <_read_r+0x20>)
 8107b24:	4604      	mov	r4, r0
 8107b26:	4608      	mov	r0, r1
 8107b28:	4611      	mov	r1, r2
 8107b2a:	2200      	movs	r2, #0
 8107b2c:	602a      	str	r2, [r5, #0]
 8107b2e:	461a      	mov	r2, r3
 8107b30:	f7fa fa0f 	bl	8101f52 <_read>
 8107b34:	1c43      	adds	r3, r0, #1
 8107b36:	d102      	bne.n	8107b3e <_read_r+0x1e>
 8107b38:	682b      	ldr	r3, [r5, #0]
 8107b3a:	b103      	cbz	r3, 8107b3e <_read_r+0x1e>
 8107b3c:	6023      	str	r3, [r4, #0]
 8107b3e:	bd38      	pop	{r3, r4, r5, pc}
 8107b40:	10000434 	.word	0x10000434

08107b44 <_write_r>:
 8107b44:	b538      	push	{r3, r4, r5, lr}
 8107b46:	4d07      	ldr	r5, [pc, #28]	; (8107b64 <_write_r+0x20>)
 8107b48:	4604      	mov	r4, r0
 8107b4a:	4608      	mov	r0, r1
 8107b4c:	4611      	mov	r1, r2
 8107b4e:	2200      	movs	r2, #0
 8107b50:	602a      	str	r2, [r5, #0]
 8107b52:	461a      	mov	r2, r3
 8107b54:	f7fa fa1c 	bl	8101f90 <_write>
 8107b58:	1c43      	adds	r3, r0, #1
 8107b5a:	d102      	bne.n	8107b62 <_write_r+0x1e>
 8107b5c:	682b      	ldr	r3, [r5, #0]
 8107b5e:	b103      	cbz	r3, 8107b62 <_write_r+0x1e>
 8107b60:	6023      	str	r3, [r4, #0]
 8107b62:	bd38      	pop	{r3, r4, r5, pc}
 8107b64:	10000434 	.word	0x10000434

08107b68 <__errno>:
 8107b68:	4b01      	ldr	r3, [pc, #4]	; (8107b70 <__errno+0x8>)
 8107b6a:	6818      	ldr	r0, [r3, #0]
 8107b6c:	4770      	bx	lr
 8107b6e:	bf00      	nop
 8107b70:	10000078 	.word	0x10000078

08107b74 <__libc_init_array>:
 8107b74:	b570      	push	{r4, r5, r6, lr}
 8107b76:	4d0d      	ldr	r5, [pc, #52]	; (8107bac <__libc_init_array+0x38>)
 8107b78:	4c0d      	ldr	r4, [pc, #52]	; (8107bb0 <__libc_init_array+0x3c>)
 8107b7a:	1b64      	subs	r4, r4, r5
 8107b7c:	10a4      	asrs	r4, r4, #2
 8107b7e:	2600      	movs	r6, #0
 8107b80:	42a6      	cmp	r6, r4
 8107b82:	d109      	bne.n	8107b98 <__libc_init_array+0x24>
 8107b84:	4d0b      	ldr	r5, [pc, #44]	; (8107bb4 <__libc_init_array+0x40>)
 8107b86:	4c0c      	ldr	r4, [pc, #48]	; (8107bb8 <__libc_init_array+0x44>)
 8107b88:	f003 fb42 	bl	810b210 <_init>
 8107b8c:	1b64      	subs	r4, r4, r5
 8107b8e:	10a4      	asrs	r4, r4, #2
 8107b90:	2600      	movs	r6, #0
 8107b92:	42a6      	cmp	r6, r4
 8107b94:	d105      	bne.n	8107ba2 <__libc_init_array+0x2e>
 8107b96:	bd70      	pop	{r4, r5, r6, pc}
 8107b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8107b9c:	4798      	blx	r3
 8107b9e:	3601      	adds	r6, #1
 8107ba0:	e7ee      	b.n	8107b80 <__libc_init_array+0xc>
 8107ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8107ba6:	4798      	blx	r3
 8107ba8:	3601      	adds	r6, #1
 8107baa:	e7f2      	b.n	8107b92 <__libc_init_array+0x1e>
 8107bac:	0810bc90 	.word	0x0810bc90
 8107bb0:	0810bc90 	.word	0x0810bc90
 8107bb4:	0810bc90 	.word	0x0810bc90
 8107bb8:	0810bc94 	.word	0x0810bc94

08107bbc <__retarget_lock_init_recursive>:
 8107bbc:	4770      	bx	lr

08107bbe <__retarget_lock_acquire_recursive>:
 8107bbe:	4770      	bx	lr

08107bc0 <__retarget_lock_release_recursive>:
 8107bc0:	4770      	bx	lr

08107bc2 <memcpy>:
 8107bc2:	440a      	add	r2, r1
 8107bc4:	4291      	cmp	r1, r2
 8107bc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8107bca:	d100      	bne.n	8107bce <memcpy+0xc>
 8107bcc:	4770      	bx	lr
 8107bce:	b510      	push	{r4, lr}
 8107bd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8107bd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8107bd8:	4291      	cmp	r1, r2
 8107bda:	d1f9      	bne.n	8107bd0 <memcpy+0xe>
 8107bdc:	bd10      	pop	{r4, pc}
	...

08107be0 <nanf>:
 8107be0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8107be8 <nanf+0x8>
 8107be4:	4770      	bx	lr
 8107be6:	bf00      	nop
 8107be8:	7fc00000 	.word	0x7fc00000

08107bec <quorem>:
 8107bec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107bf0:	6903      	ldr	r3, [r0, #16]
 8107bf2:	690c      	ldr	r4, [r1, #16]
 8107bf4:	42a3      	cmp	r3, r4
 8107bf6:	4607      	mov	r7, r0
 8107bf8:	db7e      	blt.n	8107cf8 <quorem+0x10c>
 8107bfa:	3c01      	subs	r4, #1
 8107bfc:	f101 0814 	add.w	r8, r1, #20
 8107c00:	f100 0514 	add.w	r5, r0, #20
 8107c04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8107c08:	9301      	str	r3, [sp, #4]
 8107c0a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8107c0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8107c12:	3301      	adds	r3, #1
 8107c14:	429a      	cmp	r2, r3
 8107c16:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8107c1a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8107c1e:	fbb2 f6f3 	udiv	r6, r2, r3
 8107c22:	d331      	bcc.n	8107c88 <quorem+0x9c>
 8107c24:	f04f 0e00 	mov.w	lr, #0
 8107c28:	4640      	mov	r0, r8
 8107c2a:	46ac      	mov	ip, r5
 8107c2c:	46f2      	mov	sl, lr
 8107c2e:	f850 2b04 	ldr.w	r2, [r0], #4
 8107c32:	b293      	uxth	r3, r2
 8107c34:	fb06 e303 	mla	r3, r6, r3, lr
 8107c38:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8107c3c:	0c1a      	lsrs	r2, r3, #16
 8107c3e:	b29b      	uxth	r3, r3
 8107c40:	ebaa 0303 	sub.w	r3, sl, r3
 8107c44:	f8dc a000 	ldr.w	sl, [ip]
 8107c48:	fa13 f38a 	uxtah	r3, r3, sl
 8107c4c:	fb06 220e 	mla	r2, r6, lr, r2
 8107c50:	9300      	str	r3, [sp, #0]
 8107c52:	9b00      	ldr	r3, [sp, #0]
 8107c54:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8107c58:	b292      	uxth	r2, r2
 8107c5a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8107c5e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8107c62:	f8bd 3000 	ldrh.w	r3, [sp]
 8107c66:	4581      	cmp	r9, r0
 8107c68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8107c6c:	f84c 3b04 	str.w	r3, [ip], #4
 8107c70:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8107c74:	d2db      	bcs.n	8107c2e <quorem+0x42>
 8107c76:	f855 300b 	ldr.w	r3, [r5, fp]
 8107c7a:	b92b      	cbnz	r3, 8107c88 <quorem+0x9c>
 8107c7c:	9b01      	ldr	r3, [sp, #4]
 8107c7e:	3b04      	subs	r3, #4
 8107c80:	429d      	cmp	r5, r3
 8107c82:	461a      	mov	r2, r3
 8107c84:	d32c      	bcc.n	8107ce0 <quorem+0xf4>
 8107c86:	613c      	str	r4, [r7, #16]
 8107c88:	4638      	mov	r0, r7
 8107c8a:	f001 f9f1 	bl	8109070 <__mcmp>
 8107c8e:	2800      	cmp	r0, #0
 8107c90:	db22      	blt.n	8107cd8 <quorem+0xec>
 8107c92:	3601      	adds	r6, #1
 8107c94:	4629      	mov	r1, r5
 8107c96:	2000      	movs	r0, #0
 8107c98:	f858 2b04 	ldr.w	r2, [r8], #4
 8107c9c:	f8d1 c000 	ldr.w	ip, [r1]
 8107ca0:	b293      	uxth	r3, r2
 8107ca2:	1ac3      	subs	r3, r0, r3
 8107ca4:	0c12      	lsrs	r2, r2, #16
 8107ca6:	fa13 f38c 	uxtah	r3, r3, ip
 8107caa:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8107cae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8107cb2:	b29b      	uxth	r3, r3
 8107cb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8107cb8:	45c1      	cmp	r9, r8
 8107cba:	f841 3b04 	str.w	r3, [r1], #4
 8107cbe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8107cc2:	d2e9      	bcs.n	8107c98 <quorem+0xac>
 8107cc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8107cc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8107ccc:	b922      	cbnz	r2, 8107cd8 <quorem+0xec>
 8107cce:	3b04      	subs	r3, #4
 8107cd0:	429d      	cmp	r5, r3
 8107cd2:	461a      	mov	r2, r3
 8107cd4:	d30a      	bcc.n	8107cec <quorem+0x100>
 8107cd6:	613c      	str	r4, [r7, #16]
 8107cd8:	4630      	mov	r0, r6
 8107cda:	b003      	add	sp, #12
 8107cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107ce0:	6812      	ldr	r2, [r2, #0]
 8107ce2:	3b04      	subs	r3, #4
 8107ce4:	2a00      	cmp	r2, #0
 8107ce6:	d1ce      	bne.n	8107c86 <quorem+0x9a>
 8107ce8:	3c01      	subs	r4, #1
 8107cea:	e7c9      	b.n	8107c80 <quorem+0x94>
 8107cec:	6812      	ldr	r2, [r2, #0]
 8107cee:	3b04      	subs	r3, #4
 8107cf0:	2a00      	cmp	r2, #0
 8107cf2:	d1f0      	bne.n	8107cd6 <quorem+0xea>
 8107cf4:	3c01      	subs	r4, #1
 8107cf6:	e7eb      	b.n	8107cd0 <quorem+0xe4>
 8107cf8:	2000      	movs	r0, #0
 8107cfa:	e7ee      	b.n	8107cda <quorem+0xee>
 8107cfc:	0000      	movs	r0, r0
	...

08107d00 <_dtoa_r>:
 8107d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107d04:	ed2d 8b04 	vpush	{d8-d9}
 8107d08:	69c5      	ldr	r5, [r0, #28]
 8107d0a:	b093      	sub	sp, #76	; 0x4c
 8107d0c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8107d10:	ec57 6b10 	vmov	r6, r7, d0
 8107d14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8107d18:	9107      	str	r1, [sp, #28]
 8107d1a:	4604      	mov	r4, r0
 8107d1c:	920a      	str	r2, [sp, #40]	; 0x28
 8107d1e:	930d      	str	r3, [sp, #52]	; 0x34
 8107d20:	b975      	cbnz	r5, 8107d40 <_dtoa_r+0x40>
 8107d22:	2010      	movs	r0, #16
 8107d24:	f000 fe2a 	bl	810897c <malloc>
 8107d28:	4602      	mov	r2, r0
 8107d2a:	61e0      	str	r0, [r4, #28]
 8107d2c:	b920      	cbnz	r0, 8107d38 <_dtoa_r+0x38>
 8107d2e:	4bae      	ldr	r3, [pc, #696]	; (8107fe8 <_dtoa_r+0x2e8>)
 8107d30:	21ef      	movs	r1, #239	; 0xef
 8107d32:	48ae      	ldr	r0, [pc, #696]	; (8107fec <_dtoa_r+0x2ec>)
 8107d34:	f002 fe2c 	bl	810a990 <__assert_func>
 8107d38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8107d3c:	6005      	str	r5, [r0, #0]
 8107d3e:	60c5      	str	r5, [r0, #12]
 8107d40:	69e3      	ldr	r3, [r4, #28]
 8107d42:	6819      	ldr	r1, [r3, #0]
 8107d44:	b151      	cbz	r1, 8107d5c <_dtoa_r+0x5c>
 8107d46:	685a      	ldr	r2, [r3, #4]
 8107d48:	604a      	str	r2, [r1, #4]
 8107d4a:	2301      	movs	r3, #1
 8107d4c:	4093      	lsls	r3, r2
 8107d4e:	608b      	str	r3, [r1, #8]
 8107d50:	4620      	mov	r0, r4
 8107d52:	f000 ff07 	bl	8108b64 <_Bfree>
 8107d56:	69e3      	ldr	r3, [r4, #28]
 8107d58:	2200      	movs	r2, #0
 8107d5a:	601a      	str	r2, [r3, #0]
 8107d5c:	1e3b      	subs	r3, r7, #0
 8107d5e:	bfbb      	ittet	lt
 8107d60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8107d64:	9303      	strlt	r3, [sp, #12]
 8107d66:	2300      	movge	r3, #0
 8107d68:	2201      	movlt	r2, #1
 8107d6a:	bfac      	ite	ge
 8107d6c:	f8c8 3000 	strge.w	r3, [r8]
 8107d70:	f8c8 2000 	strlt.w	r2, [r8]
 8107d74:	4b9e      	ldr	r3, [pc, #632]	; (8107ff0 <_dtoa_r+0x2f0>)
 8107d76:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8107d7a:	ea33 0308 	bics.w	r3, r3, r8
 8107d7e:	d11b      	bne.n	8107db8 <_dtoa_r+0xb8>
 8107d80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8107d82:	f242 730f 	movw	r3, #9999	; 0x270f
 8107d86:	6013      	str	r3, [r2, #0]
 8107d88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8107d8c:	4333      	orrs	r3, r6
 8107d8e:	f000 8593 	beq.w	81088b8 <_dtoa_r+0xbb8>
 8107d92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8107d94:	b963      	cbnz	r3, 8107db0 <_dtoa_r+0xb0>
 8107d96:	4b97      	ldr	r3, [pc, #604]	; (8107ff4 <_dtoa_r+0x2f4>)
 8107d98:	e027      	b.n	8107dea <_dtoa_r+0xea>
 8107d9a:	4b97      	ldr	r3, [pc, #604]	; (8107ff8 <_dtoa_r+0x2f8>)
 8107d9c:	9300      	str	r3, [sp, #0]
 8107d9e:	3308      	adds	r3, #8
 8107da0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8107da2:	6013      	str	r3, [r2, #0]
 8107da4:	9800      	ldr	r0, [sp, #0]
 8107da6:	b013      	add	sp, #76	; 0x4c
 8107da8:	ecbd 8b04 	vpop	{d8-d9}
 8107dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107db0:	4b90      	ldr	r3, [pc, #576]	; (8107ff4 <_dtoa_r+0x2f4>)
 8107db2:	9300      	str	r3, [sp, #0]
 8107db4:	3303      	adds	r3, #3
 8107db6:	e7f3      	b.n	8107da0 <_dtoa_r+0xa0>
 8107db8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8107dbc:	2200      	movs	r2, #0
 8107dbe:	ec51 0b17 	vmov	r0, r1, d7
 8107dc2:	eeb0 8a47 	vmov.f32	s16, s14
 8107dc6:	eef0 8a67 	vmov.f32	s17, s15
 8107dca:	2300      	movs	r3, #0
 8107dcc:	f7f8 ff04 	bl	8100bd8 <__aeabi_dcmpeq>
 8107dd0:	4681      	mov	r9, r0
 8107dd2:	b160      	cbz	r0, 8107dee <_dtoa_r+0xee>
 8107dd4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8107dd6:	2301      	movs	r3, #1
 8107dd8:	6013      	str	r3, [r2, #0]
 8107dda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8107ddc:	2b00      	cmp	r3, #0
 8107dde:	f000 8568 	beq.w	81088b2 <_dtoa_r+0xbb2>
 8107de2:	4b86      	ldr	r3, [pc, #536]	; (8107ffc <_dtoa_r+0x2fc>)
 8107de4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8107de6:	6013      	str	r3, [r2, #0]
 8107de8:	3b01      	subs	r3, #1
 8107dea:	9300      	str	r3, [sp, #0]
 8107dec:	e7da      	b.n	8107da4 <_dtoa_r+0xa4>
 8107dee:	aa10      	add	r2, sp, #64	; 0x40
 8107df0:	a911      	add	r1, sp, #68	; 0x44
 8107df2:	4620      	mov	r0, r4
 8107df4:	eeb0 0a48 	vmov.f32	s0, s16
 8107df8:	eef0 0a68 	vmov.f32	s1, s17
 8107dfc:	f001 fa4e 	bl	810929c <__d2b>
 8107e00:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8107e04:	4682      	mov	sl, r0
 8107e06:	2d00      	cmp	r5, #0
 8107e08:	d07f      	beq.n	8107f0a <_dtoa_r+0x20a>
 8107e0a:	ee18 3a90 	vmov	r3, s17
 8107e0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8107e12:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8107e16:	ec51 0b18 	vmov	r0, r1, d8
 8107e1a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8107e1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8107e22:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8107e26:	4619      	mov	r1, r3
 8107e28:	2200      	movs	r2, #0
 8107e2a:	4b75      	ldr	r3, [pc, #468]	; (8108000 <_dtoa_r+0x300>)
 8107e2c:	f7f8 fab4 	bl	8100398 <__aeabi_dsub>
 8107e30:	a367      	add	r3, pc, #412	; (adr r3, 8107fd0 <_dtoa_r+0x2d0>)
 8107e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107e36:	f7f8 fc67 	bl	8100708 <__aeabi_dmul>
 8107e3a:	a367      	add	r3, pc, #412	; (adr r3, 8107fd8 <_dtoa_r+0x2d8>)
 8107e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107e40:	f7f8 faac 	bl	810039c <__adddf3>
 8107e44:	4606      	mov	r6, r0
 8107e46:	4628      	mov	r0, r5
 8107e48:	460f      	mov	r7, r1
 8107e4a:	f7f8 fbf3 	bl	8100634 <__aeabi_i2d>
 8107e4e:	a364      	add	r3, pc, #400	; (adr r3, 8107fe0 <_dtoa_r+0x2e0>)
 8107e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107e54:	f7f8 fc58 	bl	8100708 <__aeabi_dmul>
 8107e58:	4602      	mov	r2, r0
 8107e5a:	460b      	mov	r3, r1
 8107e5c:	4630      	mov	r0, r6
 8107e5e:	4639      	mov	r1, r7
 8107e60:	f7f8 fa9c 	bl	810039c <__adddf3>
 8107e64:	4606      	mov	r6, r0
 8107e66:	460f      	mov	r7, r1
 8107e68:	f7f8 fefe 	bl	8100c68 <__aeabi_d2iz>
 8107e6c:	2200      	movs	r2, #0
 8107e6e:	4683      	mov	fp, r0
 8107e70:	2300      	movs	r3, #0
 8107e72:	4630      	mov	r0, r6
 8107e74:	4639      	mov	r1, r7
 8107e76:	f7f8 feb9 	bl	8100bec <__aeabi_dcmplt>
 8107e7a:	b148      	cbz	r0, 8107e90 <_dtoa_r+0x190>
 8107e7c:	4658      	mov	r0, fp
 8107e7e:	f7f8 fbd9 	bl	8100634 <__aeabi_i2d>
 8107e82:	4632      	mov	r2, r6
 8107e84:	463b      	mov	r3, r7
 8107e86:	f7f8 fea7 	bl	8100bd8 <__aeabi_dcmpeq>
 8107e8a:	b908      	cbnz	r0, 8107e90 <_dtoa_r+0x190>
 8107e8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8107e90:	f1bb 0f16 	cmp.w	fp, #22
 8107e94:	d857      	bhi.n	8107f46 <_dtoa_r+0x246>
 8107e96:	4b5b      	ldr	r3, [pc, #364]	; (8108004 <_dtoa_r+0x304>)
 8107e98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8107e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107ea0:	ec51 0b18 	vmov	r0, r1, d8
 8107ea4:	f7f8 fea2 	bl	8100bec <__aeabi_dcmplt>
 8107ea8:	2800      	cmp	r0, #0
 8107eaa:	d04e      	beq.n	8107f4a <_dtoa_r+0x24a>
 8107eac:	f10b 3bff 	add.w	fp, fp, #4294967295
 8107eb0:	2300      	movs	r3, #0
 8107eb2:	930c      	str	r3, [sp, #48]	; 0x30
 8107eb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8107eb6:	1b5b      	subs	r3, r3, r5
 8107eb8:	1e5a      	subs	r2, r3, #1
 8107eba:	bf45      	ittet	mi
 8107ebc:	f1c3 0301 	rsbmi	r3, r3, #1
 8107ec0:	9305      	strmi	r3, [sp, #20]
 8107ec2:	2300      	movpl	r3, #0
 8107ec4:	2300      	movmi	r3, #0
 8107ec6:	9206      	str	r2, [sp, #24]
 8107ec8:	bf54      	ite	pl
 8107eca:	9305      	strpl	r3, [sp, #20]
 8107ecc:	9306      	strmi	r3, [sp, #24]
 8107ece:	f1bb 0f00 	cmp.w	fp, #0
 8107ed2:	db3c      	blt.n	8107f4e <_dtoa_r+0x24e>
 8107ed4:	9b06      	ldr	r3, [sp, #24]
 8107ed6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8107eda:	445b      	add	r3, fp
 8107edc:	9306      	str	r3, [sp, #24]
 8107ede:	2300      	movs	r3, #0
 8107ee0:	9308      	str	r3, [sp, #32]
 8107ee2:	9b07      	ldr	r3, [sp, #28]
 8107ee4:	2b09      	cmp	r3, #9
 8107ee6:	d868      	bhi.n	8107fba <_dtoa_r+0x2ba>
 8107ee8:	2b05      	cmp	r3, #5
 8107eea:	bfc4      	itt	gt
 8107eec:	3b04      	subgt	r3, #4
 8107eee:	9307      	strgt	r3, [sp, #28]
 8107ef0:	9b07      	ldr	r3, [sp, #28]
 8107ef2:	f1a3 0302 	sub.w	r3, r3, #2
 8107ef6:	bfcc      	ite	gt
 8107ef8:	2500      	movgt	r5, #0
 8107efa:	2501      	movle	r5, #1
 8107efc:	2b03      	cmp	r3, #3
 8107efe:	f200 8085 	bhi.w	810800c <_dtoa_r+0x30c>
 8107f02:	e8df f003 	tbb	[pc, r3]
 8107f06:	3b2e      	.short	0x3b2e
 8107f08:	5839      	.short	0x5839
 8107f0a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8107f0e:	441d      	add	r5, r3
 8107f10:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8107f14:	2b20      	cmp	r3, #32
 8107f16:	bfc1      	itttt	gt
 8107f18:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8107f1c:	fa08 f803 	lslgt.w	r8, r8, r3
 8107f20:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8107f24:	fa26 f303 	lsrgt.w	r3, r6, r3
 8107f28:	bfd6      	itet	le
 8107f2a:	f1c3 0320 	rsble	r3, r3, #32
 8107f2e:	ea48 0003 	orrgt.w	r0, r8, r3
 8107f32:	fa06 f003 	lslle.w	r0, r6, r3
 8107f36:	f7f8 fb6d 	bl	8100614 <__aeabi_ui2d>
 8107f3a:	2201      	movs	r2, #1
 8107f3c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8107f40:	3d01      	subs	r5, #1
 8107f42:	920e      	str	r2, [sp, #56]	; 0x38
 8107f44:	e76f      	b.n	8107e26 <_dtoa_r+0x126>
 8107f46:	2301      	movs	r3, #1
 8107f48:	e7b3      	b.n	8107eb2 <_dtoa_r+0x1b2>
 8107f4a:	900c      	str	r0, [sp, #48]	; 0x30
 8107f4c:	e7b2      	b.n	8107eb4 <_dtoa_r+0x1b4>
 8107f4e:	9b05      	ldr	r3, [sp, #20]
 8107f50:	eba3 030b 	sub.w	r3, r3, fp
 8107f54:	9305      	str	r3, [sp, #20]
 8107f56:	f1cb 0300 	rsb	r3, fp, #0
 8107f5a:	9308      	str	r3, [sp, #32]
 8107f5c:	2300      	movs	r3, #0
 8107f5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8107f60:	e7bf      	b.n	8107ee2 <_dtoa_r+0x1e2>
 8107f62:	2300      	movs	r3, #0
 8107f64:	9309      	str	r3, [sp, #36]	; 0x24
 8107f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107f68:	2b00      	cmp	r3, #0
 8107f6a:	dc52      	bgt.n	8108012 <_dtoa_r+0x312>
 8107f6c:	2301      	movs	r3, #1
 8107f6e:	9301      	str	r3, [sp, #4]
 8107f70:	9304      	str	r3, [sp, #16]
 8107f72:	461a      	mov	r2, r3
 8107f74:	920a      	str	r2, [sp, #40]	; 0x28
 8107f76:	e00b      	b.n	8107f90 <_dtoa_r+0x290>
 8107f78:	2301      	movs	r3, #1
 8107f7a:	e7f3      	b.n	8107f64 <_dtoa_r+0x264>
 8107f7c:	2300      	movs	r3, #0
 8107f7e:	9309      	str	r3, [sp, #36]	; 0x24
 8107f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107f82:	445b      	add	r3, fp
 8107f84:	9301      	str	r3, [sp, #4]
 8107f86:	3301      	adds	r3, #1
 8107f88:	2b01      	cmp	r3, #1
 8107f8a:	9304      	str	r3, [sp, #16]
 8107f8c:	bfb8      	it	lt
 8107f8e:	2301      	movlt	r3, #1
 8107f90:	69e0      	ldr	r0, [r4, #28]
 8107f92:	2100      	movs	r1, #0
 8107f94:	2204      	movs	r2, #4
 8107f96:	f102 0614 	add.w	r6, r2, #20
 8107f9a:	429e      	cmp	r6, r3
 8107f9c:	d93d      	bls.n	810801a <_dtoa_r+0x31a>
 8107f9e:	6041      	str	r1, [r0, #4]
 8107fa0:	4620      	mov	r0, r4
 8107fa2:	f000 fd9f 	bl	8108ae4 <_Balloc>
 8107fa6:	9000      	str	r0, [sp, #0]
 8107fa8:	2800      	cmp	r0, #0
 8107faa:	d139      	bne.n	8108020 <_dtoa_r+0x320>
 8107fac:	4b16      	ldr	r3, [pc, #88]	; (8108008 <_dtoa_r+0x308>)
 8107fae:	4602      	mov	r2, r0
 8107fb0:	f240 11af 	movw	r1, #431	; 0x1af
 8107fb4:	e6bd      	b.n	8107d32 <_dtoa_r+0x32>
 8107fb6:	2301      	movs	r3, #1
 8107fb8:	e7e1      	b.n	8107f7e <_dtoa_r+0x27e>
 8107fba:	2501      	movs	r5, #1
 8107fbc:	2300      	movs	r3, #0
 8107fbe:	9307      	str	r3, [sp, #28]
 8107fc0:	9509      	str	r5, [sp, #36]	; 0x24
 8107fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8107fc6:	9301      	str	r3, [sp, #4]
 8107fc8:	9304      	str	r3, [sp, #16]
 8107fca:	2200      	movs	r2, #0
 8107fcc:	2312      	movs	r3, #18
 8107fce:	e7d1      	b.n	8107f74 <_dtoa_r+0x274>
 8107fd0:	636f4361 	.word	0x636f4361
 8107fd4:	3fd287a7 	.word	0x3fd287a7
 8107fd8:	8b60c8b3 	.word	0x8b60c8b3
 8107fdc:	3fc68a28 	.word	0x3fc68a28
 8107fe0:	509f79fb 	.word	0x509f79fb
 8107fe4:	3fd34413 	.word	0x3fd34413
 8107fe8:	0810b8a2 	.word	0x0810b8a2
 8107fec:	0810b8b9 	.word	0x0810b8b9
 8107ff0:	7ff00000 	.word	0x7ff00000
 8107ff4:	0810b89e 	.word	0x0810b89e
 8107ff8:	0810b895 	.word	0x0810b895
 8107ffc:	0810b86d 	.word	0x0810b86d
 8108000:	3ff80000 	.word	0x3ff80000
 8108004:	0810b9a8 	.word	0x0810b9a8
 8108008:	0810b911 	.word	0x0810b911
 810800c:	2301      	movs	r3, #1
 810800e:	9309      	str	r3, [sp, #36]	; 0x24
 8108010:	e7d7      	b.n	8107fc2 <_dtoa_r+0x2c2>
 8108012:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108014:	9301      	str	r3, [sp, #4]
 8108016:	9304      	str	r3, [sp, #16]
 8108018:	e7ba      	b.n	8107f90 <_dtoa_r+0x290>
 810801a:	3101      	adds	r1, #1
 810801c:	0052      	lsls	r2, r2, #1
 810801e:	e7ba      	b.n	8107f96 <_dtoa_r+0x296>
 8108020:	69e3      	ldr	r3, [r4, #28]
 8108022:	9a00      	ldr	r2, [sp, #0]
 8108024:	601a      	str	r2, [r3, #0]
 8108026:	9b04      	ldr	r3, [sp, #16]
 8108028:	2b0e      	cmp	r3, #14
 810802a:	f200 80a8 	bhi.w	810817e <_dtoa_r+0x47e>
 810802e:	2d00      	cmp	r5, #0
 8108030:	f000 80a5 	beq.w	810817e <_dtoa_r+0x47e>
 8108034:	f1bb 0f00 	cmp.w	fp, #0
 8108038:	dd38      	ble.n	81080ac <_dtoa_r+0x3ac>
 810803a:	4bc0      	ldr	r3, [pc, #768]	; (810833c <_dtoa_r+0x63c>)
 810803c:	f00b 020f 	and.w	r2, fp, #15
 8108040:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8108044:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8108048:	e9d3 6700 	ldrd	r6, r7, [r3]
 810804c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8108050:	d019      	beq.n	8108086 <_dtoa_r+0x386>
 8108052:	4bbb      	ldr	r3, [pc, #748]	; (8108340 <_dtoa_r+0x640>)
 8108054:	ec51 0b18 	vmov	r0, r1, d8
 8108058:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810805c:	f7f8 fc7e 	bl	810095c <__aeabi_ddiv>
 8108060:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8108064:	f008 080f 	and.w	r8, r8, #15
 8108068:	2503      	movs	r5, #3
 810806a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8108340 <_dtoa_r+0x640>
 810806e:	f1b8 0f00 	cmp.w	r8, #0
 8108072:	d10a      	bne.n	810808a <_dtoa_r+0x38a>
 8108074:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8108078:	4632      	mov	r2, r6
 810807a:	463b      	mov	r3, r7
 810807c:	f7f8 fc6e 	bl	810095c <__aeabi_ddiv>
 8108080:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8108084:	e02b      	b.n	81080de <_dtoa_r+0x3de>
 8108086:	2502      	movs	r5, #2
 8108088:	e7ef      	b.n	810806a <_dtoa_r+0x36a>
 810808a:	f018 0f01 	tst.w	r8, #1
 810808e:	d008      	beq.n	81080a2 <_dtoa_r+0x3a2>
 8108090:	4630      	mov	r0, r6
 8108092:	4639      	mov	r1, r7
 8108094:	e9d9 2300 	ldrd	r2, r3, [r9]
 8108098:	f7f8 fb36 	bl	8100708 <__aeabi_dmul>
 810809c:	3501      	adds	r5, #1
 810809e:	4606      	mov	r6, r0
 81080a0:	460f      	mov	r7, r1
 81080a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 81080a6:	f109 0908 	add.w	r9, r9, #8
 81080aa:	e7e0      	b.n	810806e <_dtoa_r+0x36e>
 81080ac:	f000 809f 	beq.w	81081ee <_dtoa_r+0x4ee>
 81080b0:	f1cb 0600 	rsb	r6, fp, #0
 81080b4:	4ba1      	ldr	r3, [pc, #644]	; (810833c <_dtoa_r+0x63c>)
 81080b6:	4fa2      	ldr	r7, [pc, #648]	; (8108340 <_dtoa_r+0x640>)
 81080b8:	f006 020f 	and.w	r2, r6, #15
 81080bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 81080c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81080c4:	ec51 0b18 	vmov	r0, r1, d8
 81080c8:	f7f8 fb1e 	bl	8100708 <__aeabi_dmul>
 81080cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 81080d0:	1136      	asrs	r6, r6, #4
 81080d2:	2300      	movs	r3, #0
 81080d4:	2502      	movs	r5, #2
 81080d6:	2e00      	cmp	r6, #0
 81080d8:	d17e      	bne.n	81081d8 <_dtoa_r+0x4d8>
 81080da:	2b00      	cmp	r3, #0
 81080dc:	d1d0      	bne.n	8108080 <_dtoa_r+0x380>
 81080de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 81080e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 81080e4:	2b00      	cmp	r3, #0
 81080e6:	f000 8084 	beq.w	81081f2 <_dtoa_r+0x4f2>
 81080ea:	4b96      	ldr	r3, [pc, #600]	; (8108344 <_dtoa_r+0x644>)
 81080ec:	2200      	movs	r2, #0
 81080ee:	4640      	mov	r0, r8
 81080f0:	4649      	mov	r1, r9
 81080f2:	f7f8 fd7b 	bl	8100bec <__aeabi_dcmplt>
 81080f6:	2800      	cmp	r0, #0
 81080f8:	d07b      	beq.n	81081f2 <_dtoa_r+0x4f2>
 81080fa:	9b04      	ldr	r3, [sp, #16]
 81080fc:	2b00      	cmp	r3, #0
 81080fe:	d078      	beq.n	81081f2 <_dtoa_r+0x4f2>
 8108100:	9b01      	ldr	r3, [sp, #4]
 8108102:	2b00      	cmp	r3, #0
 8108104:	dd39      	ble.n	810817a <_dtoa_r+0x47a>
 8108106:	4b90      	ldr	r3, [pc, #576]	; (8108348 <_dtoa_r+0x648>)
 8108108:	2200      	movs	r2, #0
 810810a:	4640      	mov	r0, r8
 810810c:	4649      	mov	r1, r9
 810810e:	f7f8 fafb 	bl	8100708 <__aeabi_dmul>
 8108112:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8108116:	9e01      	ldr	r6, [sp, #4]
 8108118:	f10b 37ff 	add.w	r7, fp, #4294967295
 810811c:	3501      	adds	r5, #1
 810811e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8108122:	4628      	mov	r0, r5
 8108124:	f7f8 fa86 	bl	8100634 <__aeabi_i2d>
 8108128:	4642      	mov	r2, r8
 810812a:	464b      	mov	r3, r9
 810812c:	f7f8 faec 	bl	8100708 <__aeabi_dmul>
 8108130:	4b86      	ldr	r3, [pc, #536]	; (810834c <_dtoa_r+0x64c>)
 8108132:	2200      	movs	r2, #0
 8108134:	f7f8 f932 	bl	810039c <__adddf3>
 8108138:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 810813c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8108140:	9303      	str	r3, [sp, #12]
 8108142:	2e00      	cmp	r6, #0
 8108144:	d158      	bne.n	81081f8 <_dtoa_r+0x4f8>
 8108146:	4b82      	ldr	r3, [pc, #520]	; (8108350 <_dtoa_r+0x650>)
 8108148:	2200      	movs	r2, #0
 810814a:	4640      	mov	r0, r8
 810814c:	4649      	mov	r1, r9
 810814e:	f7f8 f923 	bl	8100398 <__aeabi_dsub>
 8108152:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8108156:	4680      	mov	r8, r0
 8108158:	4689      	mov	r9, r1
 810815a:	f7f8 fd65 	bl	8100c28 <__aeabi_dcmpgt>
 810815e:	2800      	cmp	r0, #0
 8108160:	f040 8296 	bne.w	8108690 <_dtoa_r+0x990>
 8108164:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8108168:	4640      	mov	r0, r8
 810816a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810816e:	4649      	mov	r1, r9
 8108170:	f7f8 fd3c 	bl	8100bec <__aeabi_dcmplt>
 8108174:	2800      	cmp	r0, #0
 8108176:	f040 8289 	bne.w	810868c <_dtoa_r+0x98c>
 810817a:	ed8d 8b02 	vstr	d8, [sp, #8]
 810817e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8108180:	2b00      	cmp	r3, #0
 8108182:	f2c0 814e 	blt.w	8108422 <_dtoa_r+0x722>
 8108186:	f1bb 0f0e 	cmp.w	fp, #14
 810818a:	f300 814a 	bgt.w	8108422 <_dtoa_r+0x722>
 810818e:	4b6b      	ldr	r3, [pc, #428]	; (810833c <_dtoa_r+0x63c>)
 8108190:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8108194:	e9d3 8900 	ldrd	r8, r9, [r3]
 8108198:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810819a:	2b00      	cmp	r3, #0
 810819c:	f280 80dc 	bge.w	8108358 <_dtoa_r+0x658>
 81081a0:	9b04      	ldr	r3, [sp, #16]
 81081a2:	2b00      	cmp	r3, #0
 81081a4:	f300 80d8 	bgt.w	8108358 <_dtoa_r+0x658>
 81081a8:	f040 826f 	bne.w	810868a <_dtoa_r+0x98a>
 81081ac:	4b68      	ldr	r3, [pc, #416]	; (8108350 <_dtoa_r+0x650>)
 81081ae:	2200      	movs	r2, #0
 81081b0:	4640      	mov	r0, r8
 81081b2:	4649      	mov	r1, r9
 81081b4:	f7f8 faa8 	bl	8100708 <__aeabi_dmul>
 81081b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 81081bc:	f7f8 fd2a 	bl	8100c14 <__aeabi_dcmpge>
 81081c0:	9e04      	ldr	r6, [sp, #16]
 81081c2:	4637      	mov	r7, r6
 81081c4:	2800      	cmp	r0, #0
 81081c6:	f040 8245 	bne.w	8108654 <_dtoa_r+0x954>
 81081ca:	9d00      	ldr	r5, [sp, #0]
 81081cc:	2331      	movs	r3, #49	; 0x31
 81081ce:	f805 3b01 	strb.w	r3, [r5], #1
 81081d2:	f10b 0b01 	add.w	fp, fp, #1
 81081d6:	e241      	b.n	810865c <_dtoa_r+0x95c>
 81081d8:	07f2      	lsls	r2, r6, #31
 81081da:	d505      	bpl.n	81081e8 <_dtoa_r+0x4e8>
 81081dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 81081e0:	f7f8 fa92 	bl	8100708 <__aeabi_dmul>
 81081e4:	3501      	adds	r5, #1
 81081e6:	2301      	movs	r3, #1
 81081e8:	1076      	asrs	r6, r6, #1
 81081ea:	3708      	adds	r7, #8
 81081ec:	e773      	b.n	81080d6 <_dtoa_r+0x3d6>
 81081ee:	2502      	movs	r5, #2
 81081f0:	e775      	b.n	81080de <_dtoa_r+0x3de>
 81081f2:	9e04      	ldr	r6, [sp, #16]
 81081f4:	465f      	mov	r7, fp
 81081f6:	e792      	b.n	810811e <_dtoa_r+0x41e>
 81081f8:	9900      	ldr	r1, [sp, #0]
 81081fa:	4b50      	ldr	r3, [pc, #320]	; (810833c <_dtoa_r+0x63c>)
 81081fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8108200:	4431      	add	r1, r6
 8108202:	9102      	str	r1, [sp, #8]
 8108204:	9909      	ldr	r1, [sp, #36]	; 0x24
 8108206:	eeb0 9a47 	vmov.f32	s18, s14
 810820a:	eef0 9a67 	vmov.f32	s19, s15
 810820e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8108212:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8108216:	2900      	cmp	r1, #0
 8108218:	d044      	beq.n	81082a4 <_dtoa_r+0x5a4>
 810821a:	494e      	ldr	r1, [pc, #312]	; (8108354 <_dtoa_r+0x654>)
 810821c:	2000      	movs	r0, #0
 810821e:	f7f8 fb9d 	bl	810095c <__aeabi_ddiv>
 8108222:	ec53 2b19 	vmov	r2, r3, d9
 8108226:	f7f8 f8b7 	bl	8100398 <__aeabi_dsub>
 810822a:	9d00      	ldr	r5, [sp, #0]
 810822c:	ec41 0b19 	vmov	d9, r0, r1
 8108230:	4649      	mov	r1, r9
 8108232:	4640      	mov	r0, r8
 8108234:	f7f8 fd18 	bl	8100c68 <__aeabi_d2iz>
 8108238:	4606      	mov	r6, r0
 810823a:	f7f8 f9fb 	bl	8100634 <__aeabi_i2d>
 810823e:	4602      	mov	r2, r0
 8108240:	460b      	mov	r3, r1
 8108242:	4640      	mov	r0, r8
 8108244:	4649      	mov	r1, r9
 8108246:	f7f8 f8a7 	bl	8100398 <__aeabi_dsub>
 810824a:	3630      	adds	r6, #48	; 0x30
 810824c:	f805 6b01 	strb.w	r6, [r5], #1
 8108250:	ec53 2b19 	vmov	r2, r3, d9
 8108254:	4680      	mov	r8, r0
 8108256:	4689      	mov	r9, r1
 8108258:	f7f8 fcc8 	bl	8100bec <__aeabi_dcmplt>
 810825c:	2800      	cmp	r0, #0
 810825e:	d164      	bne.n	810832a <_dtoa_r+0x62a>
 8108260:	4642      	mov	r2, r8
 8108262:	464b      	mov	r3, r9
 8108264:	4937      	ldr	r1, [pc, #220]	; (8108344 <_dtoa_r+0x644>)
 8108266:	2000      	movs	r0, #0
 8108268:	f7f8 f896 	bl	8100398 <__aeabi_dsub>
 810826c:	ec53 2b19 	vmov	r2, r3, d9
 8108270:	f7f8 fcbc 	bl	8100bec <__aeabi_dcmplt>
 8108274:	2800      	cmp	r0, #0
 8108276:	f040 80b6 	bne.w	81083e6 <_dtoa_r+0x6e6>
 810827a:	9b02      	ldr	r3, [sp, #8]
 810827c:	429d      	cmp	r5, r3
 810827e:	f43f af7c 	beq.w	810817a <_dtoa_r+0x47a>
 8108282:	4b31      	ldr	r3, [pc, #196]	; (8108348 <_dtoa_r+0x648>)
 8108284:	ec51 0b19 	vmov	r0, r1, d9
 8108288:	2200      	movs	r2, #0
 810828a:	f7f8 fa3d 	bl	8100708 <__aeabi_dmul>
 810828e:	4b2e      	ldr	r3, [pc, #184]	; (8108348 <_dtoa_r+0x648>)
 8108290:	ec41 0b19 	vmov	d9, r0, r1
 8108294:	2200      	movs	r2, #0
 8108296:	4640      	mov	r0, r8
 8108298:	4649      	mov	r1, r9
 810829a:	f7f8 fa35 	bl	8100708 <__aeabi_dmul>
 810829e:	4680      	mov	r8, r0
 81082a0:	4689      	mov	r9, r1
 81082a2:	e7c5      	b.n	8108230 <_dtoa_r+0x530>
 81082a4:	ec51 0b17 	vmov	r0, r1, d7
 81082a8:	f7f8 fa2e 	bl	8100708 <__aeabi_dmul>
 81082ac:	9b02      	ldr	r3, [sp, #8]
 81082ae:	9d00      	ldr	r5, [sp, #0]
 81082b0:	930f      	str	r3, [sp, #60]	; 0x3c
 81082b2:	ec41 0b19 	vmov	d9, r0, r1
 81082b6:	4649      	mov	r1, r9
 81082b8:	4640      	mov	r0, r8
 81082ba:	f7f8 fcd5 	bl	8100c68 <__aeabi_d2iz>
 81082be:	4606      	mov	r6, r0
 81082c0:	f7f8 f9b8 	bl	8100634 <__aeabi_i2d>
 81082c4:	3630      	adds	r6, #48	; 0x30
 81082c6:	4602      	mov	r2, r0
 81082c8:	460b      	mov	r3, r1
 81082ca:	4640      	mov	r0, r8
 81082cc:	4649      	mov	r1, r9
 81082ce:	f7f8 f863 	bl	8100398 <__aeabi_dsub>
 81082d2:	f805 6b01 	strb.w	r6, [r5], #1
 81082d6:	9b02      	ldr	r3, [sp, #8]
 81082d8:	429d      	cmp	r5, r3
 81082da:	4680      	mov	r8, r0
 81082dc:	4689      	mov	r9, r1
 81082de:	f04f 0200 	mov.w	r2, #0
 81082e2:	d124      	bne.n	810832e <_dtoa_r+0x62e>
 81082e4:	4b1b      	ldr	r3, [pc, #108]	; (8108354 <_dtoa_r+0x654>)
 81082e6:	ec51 0b19 	vmov	r0, r1, d9
 81082ea:	f7f8 f857 	bl	810039c <__adddf3>
 81082ee:	4602      	mov	r2, r0
 81082f0:	460b      	mov	r3, r1
 81082f2:	4640      	mov	r0, r8
 81082f4:	4649      	mov	r1, r9
 81082f6:	f7f8 fc97 	bl	8100c28 <__aeabi_dcmpgt>
 81082fa:	2800      	cmp	r0, #0
 81082fc:	d173      	bne.n	81083e6 <_dtoa_r+0x6e6>
 81082fe:	ec53 2b19 	vmov	r2, r3, d9
 8108302:	4914      	ldr	r1, [pc, #80]	; (8108354 <_dtoa_r+0x654>)
 8108304:	2000      	movs	r0, #0
 8108306:	f7f8 f847 	bl	8100398 <__aeabi_dsub>
 810830a:	4602      	mov	r2, r0
 810830c:	460b      	mov	r3, r1
 810830e:	4640      	mov	r0, r8
 8108310:	4649      	mov	r1, r9
 8108312:	f7f8 fc6b 	bl	8100bec <__aeabi_dcmplt>
 8108316:	2800      	cmp	r0, #0
 8108318:	f43f af2f 	beq.w	810817a <_dtoa_r+0x47a>
 810831c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 810831e:	1e6b      	subs	r3, r5, #1
 8108320:	930f      	str	r3, [sp, #60]	; 0x3c
 8108322:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8108326:	2b30      	cmp	r3, #48	; 0x30
 8108328:	d0f8      	beq.n	810831c <_dtoa_r+0x61c>
 810832a:	46bb      	mov	fp, r7
 810832c:	e04a      	b.n	81083c4 <_dtoa_r+0x6c4>
 810832e:	4b06      	ldr	r3, [pc, #24]	; (8108348 <_dtoa_r+0x648>)
 8108330:	f7f8 f9ea 	bl	8100708 <__aeabi_dmul>
 8108334:	4680      	mov	r8, r0
 8108336:	4689      	mov	r9, r1
 8108338:	e7bd      	b.n	81082b6 <_dtoa_r+0x5b6>
 810833a:	bf00      	nop
 810833c:	0810b9a8 	.word	0x0810b9a8
 8108340:	0810b980 	.word	0x0810b980
 8108344:	3ff00000 	.word	0x3ff00000
 8108348:	40240000 	.word	0x40240000
 810834c:	401c0000 	.word	0x401c0000
 8108350:	40140000 	.word	0x40140000
 8108354:	3fe00000 	.word	0x3fe00000
 8108358:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 810835c:	9d00      	ldr	r5, [sp, #0]
 810835e:	4642      	mov	r2, r8
 8108360:	464b      	mov	r3, r9
 8108362:	4630      	mov	r0, r6
 8108364:	4639      	mov	r1, r7
 8108366:	f7f8 faf9 	bl	810095c <__aeabi_ddiv>
 810836a:	f7f8 fc7d 	bl	8100c68 <__aeabi_d2iz>
 810836e:	9001      	str	r0, [sp, #4]
 8108370:	f7f8 f960 	bl	8100634 <__aeabi_i2d>
 8108374:	4642      	mov	r2, r8
 8108376:	464b      	mov	r3, r9
 8108378:	f7f8 f9c6 	bl	8100708 <__aeabi_dmul>
 810837c:	4602      	mov	r2, r0
 810837e:	460b      	mov	r3, r1
 8108380:	4630      	mov	r0, r6
 8108382:	4639      	mov	r1, r7
 8108384:	f7f8 f808 	bl	8100398 <__aeabi_dsub>
 8108388:	9e01      	ldr	r6, [sp, #4]
 810838a:	9f04      	ldr	r7, [sp, #16]
 810838c:	3630      	adds	r6, #48	; 0x30
 810838e:	f805 6b01 	strb.w	r6, [r5], #1
 8108392:	9e00      	ldr	r6, [sp, #0]
 8108394:	1bae      	subs	r6, r5, r6
 8108396:	42b7      	cmp	r7, r6
 8108398:	4602      	mov	r2, r0
 810839a:	460b      	mov	r3, r1
 810839c:	d134      	bne.n	8108408 <_dtoa_r+0x708>
 810839e:	f7f7 fffd 	bl	810039c <__adddf3>
 81083a2:	4642      	mov	r2, r8
 81083a4:	464b      	mov	r3, r9
 81083a6:	4606      	mov	r6, r0
 81083a8:	460f      	mov	r7, r1
 81083aa:	f7f8 fc3d 	bl	8100c28 <__aeabi_dcmpgt>
 81083ae:	b9c8      	cbnz	r0, 81083e4 <_dtoa_r+0x6e4>
 81083b0:	4642      	mov	r2, r8
 81083b2:	464b      	mov	r3, r9
 81083b4:	4630      	mov	r0, r6
 81083b6:	4639      	mov	r1, r7
 81083b8:	f7f8 fc0e 	bl	8100bd8 <__aeabi_dcmpeq>
 81083bc:	b110      	cbz	r0, 81083c4 <_dtoa_r+0x6c4>
 81083be:	9b01      	ldr	r3, [sp, #4]
 81083c0:	07db      	lsls	r3, r3, #31
 81083c2:	d40f      	bmi.n	81083e4 <_dtoa_r+0x6e4>
 81083c4:	4651      	mov	r1, sl
 81083c6:	4620      	mov	r0, r4
 81083c8:	f000 fbcc 	bl	8108b64 <_Bfree>
 81083cc:	2300      	movs	r3, #0
 81083ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 81083d0:	702b      	strb	r3, [r5, #0]
 81083d2:	f10b 0301 	add.w	r3, fp, #1
 81083d6:	6013      	str	r3, [r2, #0]
 81083d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81083da:	2b00      	cmp	r3, #0
 81083dc:	f43f ace2 	beq.w	8107da4 <_dtoa_r+0xa4>
 81083e0:	601d      	str	r5, [r3, #0]
 81083e2:	e4df      	b.n	8107da4 <_dtoa_r+0xa4>
 81083e4:	465f      	mov	r7, fp
 81083e6:	462b      	mov	r3, r5
 81083e8:	461d      	mov	r5, r3
 81083ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 81083ee:	2a39      	cmp	r2, #57	; 0x39
 81083f0:	d106      	bne.n	8108400 <_dtoa_r+0x700>
 81083f2:	9a00      	ldr	r2, [sp, #0]
 81083f4:	429a      	cmp	r2, r3
 81083f6:	d1f7      	bne.n	81083e8 <_dtoa_r+0x6e8>
 81083f8:	9900      	ldr	r1, [sp, #0]
 81083fa:	2230      	movs	r2, #48	; 0x30
 81083fc:	3701      	adds	r7, #1
 81083fe:	700a      	strb	r2, [r1, #0]
 8108400:	781a      	ldrb	r2, [r3, #0]
 8108402:	3201      	adds	r2, #1
 8108404:	701a      	strb	r2, [r3, #0]
 8108406:	e790      	b.n	810832a <_dtoa_r+0x62a>
 8108408:	4ba3      	ldr	r3, [pc, #652]	; (8108698 <_dtoa_r+0x998>)
 810840a:	2200      	movs	r2, #0
 810840c:	f7f8 f97c 	bl	8100708 <__aeabi_dmul>
 8108410:	2200      	movs	r2, #0
 8108412:	2300      	movs	r3, #0
 8108414:	4606      	mov	r6, r0
 8108416:	460f      	mov	r7, r1
 8108418:	f7f8 fbde 	bl	8100bd8 <__aeabi_dcmpeq>
 810841c:	2800      	cmp	r0, #0
 810841e:	d09e      	beq.n	810835e <_dtoa_r+0x65e>
 8108420:	e7d0      	b.n	81083c4 <_dtoa_r+0x6c4>
 8108422:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8108424:	2a00      	cmp	r2, #0
 8108426:	f000 80ca 	beq.w	81085be <_dtoa_r+0x8be>
 810842a:	9a07      	ldr	r2, [sp, #28]
 810842c:	2a01      	cmp	r2, #1
 810842e:	f300 80ad 	bgt.w	810858c <_dtoa_r+0x88c>
 8108432:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8108434:	2a00      	cmp	r2, #0
 8108436:	f000 80a5 	beq.w	8108584 <_dtoa_r+0x884>
 810843a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 810843e:	9e08      	ldr	r6, [sp, #32]
 8108440:	9d05      	ldr	r5, [sp, #20]
 8108442:	9a05      	ldr	r2, [sp, #20]
 8108444:	441a      	add	r2, r3
 8108446:	9205      	str	r2, [sp, #20]
 8108448:	9a06      	ldr	r2, [sp, #24]
 810844a:	2101      	movs	r1, #1
 810844c:	441a      	add	r2, r3
 810844e:	4620      	mov	r0, r4
 8108450:	9206      	str	r2, [sp, #24]
 8108452:	f000 fc87 	bl	8108d64 <__i2b>
 8108456:	4607      	mov	r7, r0
 8108458:	b165      	cbz	r5, 8108474 <_dtoa_r+0x774>
 810845a:	9b06      	ldr	r3, [sp, #24]
 810845c:	2b00      	cmp	r3, #0
 810845e:	dd09      	ble.n	8108474 <_dtoa_r+0x774>
 8108460:	42ab      	cmp	r3, r5
 8108462:	9a05      	ldr	r2, [sp, #20]
 8108464:	bfa8      	it	ge
 8108466:	462b      	movge	r3, r5
 8108468:	1ad2      	subs	r2, r2, r3
 810846a:	9205      	str	r2, [sp, #20]
 810846c:	9a06      	ldr	r2, [sp, #24]
 810846e:	1aed      	subs	r5, r5, r3
 8108470:	1ad3      	subs	r3, r2, r3
 8108472:	9306      	str	r3, [sp, #24]
 8108474:	9b08      	ldr	r3, [sp, #32]
 8108476:	b1f3      	cbz	r3, 81084b6 <_dtoa_r+0x7b6>
 8108478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810847a:	2b00      	cmp	r3, #0
 810847c:	f000 80a3 	beq.w	81085c6 <_dtoa_r+0x8c6>
 8108480:	2e00      	cmp	r6, #0
 8108482:	dd10      	ble.n	81084a6 <_dtoa_r+0x7a6>
 8108484:	4639      	mov	r1, r7
 8108486:	4632      	mov	r2, r6
 8108488:	4620      	mov	r0, r4
 810848a:	f000 fd2b 	bl	8108ee4 <__pow5mult>
 810848e:	4652      	mov	r2, sl
 8108490:	4601      	mov	r1, r0
 8108492:	4607      	mov	r7, r0
 8108494:	4620      	mov	r0, r4
 8108496:	f000 fc7b 	bl	8108d90 <__multiply>
 810849a:	4651      	mov	r1, sl
 810849c:	4680      	mov	r8, r0
 810849e:	4620      	mov	r0, r4
 81084a0:	f000 fb60 	bl	8108b64 <_Bfree>
 81084a4:	46c2      	mov	sl, r8
 81084a6:	9b08      	ldr	r3, [sp, #32]
 81084a8:	1b9a      	subs	r2, r3, r6
 81084aa:	d004      	beq.n	81084b6 <_dtoa_r+0x7b6>
 81084ac:	4651      	mov	r1, sl
 81084ae:	4620      	mov	r0, r4
 81084b0:	f000 fd18 	bl	8108ee4 <__pow5mult>
 81084b4:	4682      	mov	sl, r0
 81084b6:	2101      	movs	r1, #1
 81084b8:	4620      	mov	r0, r4
 81084ba:	f000 fc53 	bl	8108d64 <__i2b>
 81084be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81084c0:	2b00      	cmp	r3, #0
 81084c2:	4606      	mov	r6, r0
 81084c4:	f340 8081 	ble.w	81085ca <_dtoa_r+0x8ca>
 81084c8:	461a      	mov	r2, r3
 81084ca:	4601      	mov	r1, r0
 81084cc:	4620      	mov	r0, r4
 81084ce:	f000 fd09 	bl	8108ee4 <__pow5mult>
 81084d2:	9b07      	ldr	r3, [sp, #28]
 81084d4:	2b01      	cmp	r3, #1
 81084d6:	4606      	mov	r6, r0
 81084d8:	dd7a      	ble.n	81085d0 <_dtoa_r+0x8d0>
 81084da:	f04f 0800 	mov.w	r8, #0
 81084de:	6933      	ldr	r3, [r6, #16]
 81084e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 81084e4:	6918      	ldr	r0, [r3, #16]
 81084e6:	f000 fbef 	bl	8108cc8 <__hi0bits>
 81084ea:	f1c0 0020 	rsb	r0, r0, #32
 81084ee:	9b06      	ldr	r3, [sp, #24]
 81084f0:	4418      	add	r0, r3
 81084f2:	f010 001f 	ands.w	r0, r0, #31
 81084f6:	f000 8094 	beq.w	8108622 <_dtoa_r+0x922>
 81084fa:	f1c0 0320 	rsb	r3, r0, #32
 81084fe:	2b04      	cmp	r3, #4
 8108500:	f340 8085 	ble.w	810860e <_dtoa_r+0x90e>
 8108504:	9b05      	ldr	r3, [sp, #20]
 8108506:	f1c0 001c 	rsb	r0, r0, #28
 810850a:	4403      	add	r3, r0
 810850c:	9305      	str	r3, [sp, #20]
 810850e:	9b06      	ldr	r3, [sp, #24]
 8108510:	4403      	add	r3, r0
 8108512:	4405      	add	r5, r0
 8108514:	9306      	str	r3, [sp, #24]
 8108516:	9b05      	ldr	r3, [sp, #20]
 8108518:	2b00      	cmp	r3, #0
 810851a:	dd05      	ble.n	8108528 <_dtoa_r+0x828>
 810851c:	4651      	mov	r1, sl
 810851e:	461a      	mov	r2, r3
 8108520:	4620      	mov	r0, r4
 8108522:	f000 fd39 	bl	8108f98 <__lshift>
 8108526:	4682      	mov	sl, r0
 8108528:	9b06      	ldr	r3, [sp, #24]
 810852a:	2b00      	cmp	r3, #0
 810852c:	dd05      	ble.n	810853a <_dtoa_r+0x83a>
 810852e:	4631      	mov	r1, r6
 8108530:	461a      	mov	r2, r3
 8108532:	4620      	mov	r0, r4
 8108534:	f000 fd30 	bl	8108f98 <__lshift>
 8108538:	4606      	mov	r6, r0
 810853a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810853c:	2b00      	cmp	r3, #0
 810853e:	d072      	beq.n	8108626 <_dtoa_r+0x926>
 8108540:	4631      	mov	r1, r6
 8108542:	4650      	mov	r0, sl
 8108544:	f000 fd94 	bl	8109070 <__mcmp>
 8108548:	2800      	cmp	r0, #0
 810854a:	da6c      	bge.n	8108626 <_dtoa_r+0x926>
 810854c:	2300      	movs	r3, #0
 810854e:	4651      	mov	r1, sl
 8108550:	220a      	movs	r2, #10
 8108552:	4620      	mov	r0, r4
 8108554:	f000 fb28 	bl	8108ba8 <__multadd>
 8108558:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810855a:	f10b 3bff 	add.w	fp, fp, #4294967295
 810855e:	4682      	mov	sl, r0
 8108560:	2b00      	cmp	r3, #0
 8108562:	f000 81b0 	beq.w	81088c6 <_dtoa_r+0xbc6>
 8108566:	2300      	movs	r3, #0
 8108568:	4639      	mov	r1, r7
 810856a:	220a      	movs	r2, #10
 810856c:	4620      	mov	r0, r4
 810856e:	f000 fb1b 	bl	8108ba8 <__multadd>
 8108572:	9b01      	ldr	r3, [sp, #4]
 8108574:	2b00      	cmp	r3, #0
 8108576:	4607      	mov	r7, r0
 8108578:	f300 8096 	bgt.w	81086a8 <_dtoa_r+0x9a8>
 810857c:	9b07      	ldr	r3, [sp, #28]
 810857e:	2b02      	cmp	r3, #2
 8108580:	dc59      	bgt.n	8108636 <_dtoa_r+0x936>
 8108582:	e091      	b.n	81086a8 <_dtoa_r+0x9a8>
 8108584:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8108586:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 810858a:	e758      	b.n	810843e <_dtoa_r+0x73e>
 810858c:	9b04      	ldr	r3, [sp, #16]
 810858e:	1e5e      	subs	r6, r3, #1
 8108590:	9b08      	ldr	r3, [sp, #32]
 8108592:	42b3      	cmp	r3, r6
 8108594:	bfbf      	itttt	lt
 8108596:	9b08      	ldrlt	r3, [sp, #32]
 8108598:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 810859a:	9608      	strlt	r6, [sp, #32]
 810859c:	1af3      	sublt	r3, r6, r3
 810859e:	bfb4      	ite	lt
 81085a0:	18d2      	addlt	r2, r2, r3
 81085a2:	1b9e      	subge	r6, r3, r6
 81085a4:	9b04      	ldr	r3, [sp, #16]
 81085a6:	bfbc      	itt	lt
 81085a8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 81085aa:	2600      	movlt	r6, #0
 81085ac:	2b00      	cmp	r3, #0
 81085ae:	bfb7      	itett	lt
 81085b0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 81085b4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 81085b8:	1a9d      	sublt	r5, r3, r2
 81085ba:	2300      	movlt	r3, #0
 81085bc:	e741      	b.n	8108442 <_dtoa_r+0x742>
 81085be:	9e08      	ldr	r6, [sp, #32]
 81085c0:	9d05      	ldr	r5, [sp, #20]
 81085c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 81085c4:	e748      	b.n	8108458 <_dtoa_r+0x758>
 81085c6:	9a08      	ldr	r2, [sp, #32]
 81085c8:	e770      	b.n	81084ac <_dtoa_r+0x7ac>
 81085ca:	9b07      	ldr	r3, [sp, #28]
 81085cc:	2b01      	cmp	r3, #1
 81085ce:	dc19      	bgt.n	8108604 <_dtoa_r+0x904>
 81085d0:	9b02      	ldr	r3, [sp, #8]
 81085d2:	b9bb      	cbnz	r3, 8108604 <_dtoa_r+0x904>
 81085d4:	9b03      	ldr	r3, [sp, #12]
 81085d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81085da:	b99b      	cbnz	r3, 8108604 <_dtoa_r+0x904>
 81085dc:	9b03      	ldr	r3, [sp, #12]
 81085de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 81085e2:	0d1b      	lsrs	r3, r3, #20
 81085e4:	051b      	lsls	r3, r3, #20
 81085e6:	b183      	cbz	r3, 810860a <_dtoa_r+0x90a>
 81085e8:	9b05      	ldr	r3, [sp, #20]
 81085ea:	3301      	adds	r3, #1
 81085ec:	9305      	str	r3, [sp, #20]
 81085ee:	9b06      	ldr	r3, [sp, #24]
 81085f0:	3301      	adds	r3, #1
 81085f2:	9306      	str	r3, [sp, #24]
 81085f4:	f04f 0801 	mov.w	r8, #1
 81085f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81085fa:	2b00      	cmp	r3, #0
 81085fc:	f47f af6f 	bne.w	81084de <_dtoa_r+0x7de>
 8108600:	2001      	movs	r0, #1
 8108602:	e774      	b.n	81084ee <_dtoa_r+0x7ee>
 8108604:	f04f 0800 	mov.w	r8, #0
 8108608:	e7f6      	b.n	81085f8 <_dtoa_r+0x8f8>
 810860a:	4698      	mov	r8, r3
 810860c:	e7f4      	b.n	81085f8 <_dtoa_r+0x8f8>
 810860e:	d082      	beq.n	8108516 <_dtoa_r+0x816>
 8108610:	9a05      	ldr	r2, [sp, #20]
 8108612:	331c      	adds	r3, #28
 8108614:	441a      	add	r2, r3
 8108616:	9205      	str	r2, [sp, #20]
 8108618:	9a06      	ldr	r2, [sp, #24]
 810861a:	441a      	add	r2, r3
 810861c:	441d      	add	r5, r3
 810861e:	9206      	str	r2, [sp, #24]
 8108620:	e779      	b.n	8108516 <_dtoa_r+0x816>
 8108622:	4603      	mov	r3, r0
 8108624:	e7f4      	b.n	8108610 <_dtoa_r+0x910>
 8108626:	9b04      	ldr	r3, [sp, #16]
 8108628:	2b00      	cmp	r3, #0
 810862a:	dc37      	bgt.n	810869c <_dtoa_r+0x99c>
 810862c:	9b07      	ldr	r3, [sp, #28]
 810862e:	2b02      	cmp	r3, #2
 8108630:	dd34      	ble.n	810869c <_dtoa_r+0x99c>
 8108632:	9b04      	ldr	r3, [sp, #16]
 8108634:	9301      	str	r3, [sp, #4]
 8108636:	9b01      	ldr	r3, [sp, #4]
 8108638:	b963      	cbnz	r3, 8108654 <_dtoa_r+0x954>
 810863a:	4631      	mov	r1, r6
 810863c:	2205      	movs	r2, #5
 810863e:	4620      	mov	r0, r4
 8108640:	f000 fab2 	bl	8108ba8 <__multadd>
 8108644:	4601      	mov	r1, r0
 8108646:	4606      	mov	r6, r0
 8108648:	4650      	mov	r0, sl
 810864a:	f000 fd11 	bl	8109070 <__mcmp>
 810864e:	2800      	cmp	r0, #0
 8108650:	f73f adbb 	bgt.w	81081ca <_dtoa_r+0x4ca>
 8108654:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108656:	9d00      	ldr	r5, [sp, #0]
 8108658:	ea6f 0b03 	mvn.w	fp, r3
 810865c:	f04f 0800 	mov.w	r8, #0
 8108660:	4631      	mov	r1, r6
 8108662:	4620      	mov	r0, r4
 8108664:	f000 fa7e 	bl	8108b64 <_Bfree>
 8108668:	2f00      	cmp	r7, #0
 810866a:	f43f aeab 	beq.w	81083c4 <_dtoa_r+0x6c4>
 810866e:	f1b8 0f00 	cmp.w	r8, #0
 8108672:	d005      	beq.n	8108680 <_dtoa_r+0x980>
 8108674:	45b8      	cmp	r8, r7
 8108676:	d003      	beq.n	8108680 <_dtoa_r+0x980>
 8108678:	4641      	mov	r1, r8
 810867a:	4620      	mov	r0, r4
 810867c:	f000 fa72 	bl	8108b64 <_Bfree>
 8108680:	4639      	mov	r1, r7
 8108682:	4620      	mov	r0, r4
 8108684:	f000 fa6e 	bl	8108b64 <_Bfree>
 8108688:	e69c      	b.n	81083c4 <_dtoa_r+0x6c4>
 810868a:	2600      	movs	r6, #0
 810868c:	4637      	mov	r7, r6
 810868e:	e7e1      	b.n	8108654 <_dtoa_r+0x954>
 8108690:	46bb      	mov	fp, r7
 8108692:	4637      	mov	r7, r6
 8108694:	e599      	b.n	81081ca <_dtoa_r+0x4ca>
 8108696:	bf00      	nop
 8108698:	40240000 	.word	0x40240000
 810869c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810869e:	2b00      	cmp	r3, #0
 81086a0:	f000 80c8 	beq.w	8108834 <_dtoa_r+0xb34>
 81086a4:	9b04      	ldr	r3, [sp, #16]
 81086a6:	9301      	str	r3, [sp, #4]
 81086a8:	2d00      	cmp	r5, #0
 81086aa:	dd05      	ble.n	81086b8 <_dtoa_r+0x9b8>
 81086ac:	4639      	mov	r1, r7
 81086ae:	462a      	mov	r2, r5
 81086b0:	4620      	mov	r0, r4
 81086b2:	f000 fc71 	bl	8108f98 <__lshift>
 81086b6:	4607      	mov	r7, r0
 81086b8:	f1b8 0f00 	cmp.w	r8, #0
 81086bc:	d05b      	beq.n	8108776 <_dtoa_r+0xa76>
 81086be:	6879      	ldr	r1, [r7, #4]
 81086c0:	4620      	mov	r0, r4
 81086c2:	f000 fa0f 	bl	8108ae4 <_Balloc>
 81086c6:	4605      	mov	r5, r0
 81086c8:	b928      	cbnz	r0, 81086d6 <_dtoa_r+0x9d6>
 81086ca:	4b83      	ldr	r3, [pc, #524]	; (81088d8 <_dtoa_r+0xbd8>)
 81086cc:	4602      	mov	r2, r0
 81086ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 81086d2:	f7ff bb2e 	b.w	8107d32 <_dtoa_r+0x32>
 81086d6:	693a      	ldr	r2, [r7, #16]
 81086d8:	3202      	adds	r2, #2
 81086da:	0092      	lsls	r2, r2, #2
 81086dc:	f107 010c 	add.w	r1, r7, #12
 81086e0:	300c      	adds	r0, #12
 81086e2:	f7ff fa6e 	bl	8107bc2 <memcpy>
 81086e6:	2201      	movs	r2, #1
 81086e8:	4629      	mov	r1, r5
 81086ea:	4620      	mov	r0, r4
 81086ec:	f000 fc54 	bl	8108f98 <__lshift>
 81086f0:	9b00      	ldr	r3, [sp, #0]
 81086f2:	3301      	adds	r3, #1
 81086f4:	9304      	str	r3, [sp, #16]
 81086f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 81086fa:	4413      	add	r3, r2
 81086fc:	9308      	str	r3, [sp, #32]
 81086fe:	9b02      	ldr	r3, [sp, #8]
 8108700:	f003 0301 	and.w	r3, r3, #1
 8108704:	46b8      	mov	r8, r7
 8108706:	9306      	str	r3, [sp, #24]
 8108708:	4607      	mov	r7, r0
 810870a:	9b04      	ldr	r3, [sp, #16]
 810870c:	4631      	mov	r1, r6
 810870e:	3b01      	subs	r3, #1
 8108710:	4650      	mov	r0, sl
 8108712:	9301      	str	r3, [sp, #4]
 8108714:	f7ff fa6a 	bl	8107bec <quorem>
 8108718:	4641      	mov	r1, r8
 810871a:	9002      	str	r0, [sp, #8]
 810871c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8108720:	4650      	mov	r0, sl
 8108722:	f000 fca5 	bl	8109070 <__mcmp>
 8108726:	463a      	mov	r2, r7
 8108728:	9005      	str	r0, [sp, #20]
 810872a:	4631      	mov	r1, r6
 810872c:	4620      	mov	r0, r4
 810872e:	f000 fcbb 	bl	81090a8 <__mdiff>
 8108732:	68c2      	ldr	r2, [r0, #12]
 8108734:	4605      	mov	r5, r0
 8108736:	bb02      	cbnz	r2, 810877a <_dtoa_r+0xa7a>
 8108738:	4601      	mov	r1, r0
 810873a:	4650      	mov	r0, sl
 810873c:	f000 fc98 	bl	8109070 <__mcmp>
 8108740:	4602      	mov	r2, r0
 8108742:	4629      	mov	r1, r5
 8108744:	4620      	mov	r0, r4
 8108746:	9209      	str	r2, [sp, #36]	; 0x24
 8108748:	f000 fa0c 	bl	8108b64 <_Bfree>
 810874c:	9b07      	ldr	r3, [sp, #28]
 810874e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8108750:	9d04      	ldr	r5, [sp, #16]
 8108752:	ea43 0102 	orr.w	r1, r3, r2
 8108756:	9b06      	ldr	r3, [sp, #24]
 8108758:	4319      	orrs	r1, r3
 810875a:	d110      	bne.n	810877e <_dtoa_r+0xa7e>
 810875c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8108760:	d029      	beq.n	81087b6 <_dtoa_r+0xab6>
 8108762:	9b05      	ldr	r3, [sp, #20]
 8108764:	2b00      	cmp	r3, #0
 8108766:	dd02      	ble.n	810876e <_dtoa_r+0xa6e>
 8108768:	9b02      	ldr	r3, [sp, #8]
 810876a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 810876e:	9b01      	ldr	r3, [sp, #4]
 8108770:	f883 9000 	strb.w	r9, [r3]
 8108774:	e774      	b.n	8108660 <_dtoa_r+0x960>
 8108776:	4638      	mov	r0, r7
 8108778:	e7ba      	b.n	81086f0 <_dtoa_r+0x9f0>
 810877a:	2201      	movs	r2, #1
 810877c:	e7e1      	b.n	8108742 <_dtoa_r+0xa42>
 810877e:	9b05      	ldr	r3, [sp, #20]
 8108780:	2b00      	cmp	r3, #0
 8108782:	db04      	blt.n	810878e <_dtoa_r+0xa8e>
 8108784:	9907      	ldr	r1, [sp, #28]
 8108786:	430b      	orrs	r3, r1
 8108788:	9906      	ldr	r1, [sp, #24]
 810878a:	430b      	orrs	r3, r1
 810878c:	d120      	bne.n	81087d0 <_dtoa_r+0xad0>
 810878e:	2a00      	cmp	r2, #0
 8108790:	dded      	ble.n	810876e <_dtoa_r+0xa6e>
 8108792:	4651      	mov	r1, sl
 8108794:	2201      	movs	r2, #1
 8108796:	4620      	mov	r0, r4
 8108798:	f000 fbfe 	bl	8108f98 <__lshift>
 810879c:	4631      	mov	r1, r6
 810879e:	4682      	mov	sl, r0
 81087a0:	f000 fc66 	bl	8109070 <__mcmp>
 81087a4:	2800      	cmp	r0, #0
 81087a6:	dc03      	bgt.n	81087b0 <_dtoa_r+0xab0>
 81087a8:	d1e1      	bne.n	810876e <_dtoa_r+0xa6e>
 81087aa:	f019 0f01 	tst.w	r9, #1
 81087ae:	d0de      	beq.n	810876e <_dtoa_r+0xa6e>
 81087b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 81087b4:	d1d8      	bne.n	8108768 <_dtoa_r+0xa68>
 81087b6:	9a01      	ldr	r2, [sp, #4]
 81087b8:	2339      	movs	r3, #57	; 0x39
 81087ba:	7013      	strb	r3, [r2, #0]
 81087bc:	462b      	mov	r3, r5
 81087be:	461d      	mov	r5, r3
 81087c0:	3b01      	subs	r3, #1
 81087c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 81087c6:	2a39      	cmp	r2, #57	; 0x39
 81087c8:	d06c      	beq.n	81088a4 <_dtoa_r+0xba4>
 81087ca:	3201      	adds	r2, #1
 81087cc:	701a      	strb	r2, [r3, #0]
 81087ce:	e747      	b.n	8108660 <_dtoa_r+0x960>
 81087d0:	2a00      	cmp	r2, #0
 81087d2:	dd07      	ble.n	81087e4 <_dtoa_r+0xae4>
 81087d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 81087d8:	d0ed      	beq.n	81087b6 <_dtoa_r+0xab6>
 81087da:	9a01      	ldr	r2, [sp, #4]
 81087dc:	f109 0301 	add.w	r3, r9, #1
 81087e0:	7013      	strb	r3, [r2, #0]
 81087e2:	e73d      	b.n	8108660 <_dtoa_r+0x960>
 81087e4:	9b04      	ldr	r3, [sp, #16]
 81087e6:	9a08      	ldr	r2, [sp, #32]
 81087e8:	f803 9c01 	strb.w	r9, [r3, #-1]
 81087ec:	4293      	cmp	r3, r2
 81087ee:	d043      	beq.n	8108878 <_dtoa_r+0xb78>
 81087f0:	4651      	mov	r1, sl
 81087f2:	2300      	movs	r3, #0
 81087f4:	220a      	movs	r2, #10
 81087f6:	4620      	mov	r0, r4
 81087f8:	f000 f9d6 	bl	8108ba8 <__multadd>
 81087fc:	45b8      	cmp	r8, r7
 81087fe:	4682      	mov	sl, r0
 8108800:	f04f 0300 	mov.w	r3, #0
 8108804:	f04f 020a 	mov.w	r2, #10
 8108808:	4641      	mov	r1, r8
 810880a:	4620      	mov	r0, r4
 810880c:	d107      	bne.n	810881e <_dtoa_r+0xb1e>
 810880e:	f000 f9cb 	bl	8108ba8 <__multadd>
 8108812:	4680      	mov	r8, r0
 8108814:	4607      	mov	r7, r0
 8108816:	9b04      	ldr	r3, [sp, #16]
 8108818:	3301      	adds	r3, #1
 810881a:	9304      	str	r3, [sp, #16]
 810881c:	e775      	b.n	810870a <_dtoa_r+0xa0a>
 810881e:	f000 f9c3 	bl	8108ba8 <__multadd>
 8108822:	4639      	mov	r1, r7
 8108824:	4680      	mov	r8, r0
 8108826:	2300      	movs	r3, #0
 8108828:	220a      	movs	r2, #10
 810882a:	4620      	mov	r0, r4
 810882c:	f000 f9bc 	bl	8108ba8 <__multadd>
 8108830:	4607      	mov	r7, r0
 8108832:	e7f0      	b.n	8108816 <_dtoa_r+0xb16>
 8108834:	9b04      	ldr	r3, [sp, #16]
 8108836:	9301      	str	r3, [sp, #4]
 8108838:	9d00      	ldr	r5, [sp, #0]
 810883a:	4631      	mov	r1, r6
 810883c:	4650      	mov	r0, sl
 810883e:	f7ff f9d5 	bl	8107bec <quorem>
 8108842:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8108846:	9b00      	ldr	r3, [sp, #0]
 8108848:	f805 9b01 	strb.w	r9, [r5], #1
 810884c:	1aea      	subs	r2, r5, r3
 810884e:	9b01      	ldr	r3, [sp, #4]
 8108850:	4293      	cmp	r3, r2
 8108852:	dd07      	ble.n	8108864 <_dtoa_r+0xb64>
 8108854:	4651      	mov	r1, sl
 8108856:	2300      	movs	r3, #0
 8108858:	220a      	movs	r2, #10
 810885a:	4620      	mov	r0, r4
 810885c:	f000 f9a4 	bl	8108ba8 <__multadd>
 8108860:	4682      	mov	sl, r0
 8108862:	e7ea      	b.n	810883a <_dtoa_r+0xb3a>
 8108864:	9b01      	ldr	r3, [sp, #4]
 8108866:	2b00      	cmp	r3, #0
 8108868:	bfc8      	it	gt
 810886a:	461d      	movgt	r5, r3
 810886c:	9b00      	ldr	r3, [sp, #0]
 810886e:	bfd8      	it	le
 8108870:	2501      	movle	r5, #1
 8108872:	441d      	add	r5, r3
 8108874:	f04f 0800 	mov.w	r8, #0
 8108878:	4651      	mov	r1, sl
 810887a:	2201      	movs	r2, #1
 810887c:	4620      	mov	r0, r4
 810887e:	f000 fb8b 	bl	8108f98 <__lshift>
 8108882:	4631      	mov	r1, r6
 8108884:	4682      	mov	sl, r0
 8108886:	f000 fbf3 	bl	8109070 <__mcmp>
 810888a:	2800      	cmp	r0, #0
 810888c:	dc96      	bgt.n	81087bc <_dtoa_r+0xabc>
 810888e:	d102      	bne.n	8108896 <_dtoa_r+0xb96>
 8108890:	f019 0f01 	tst.w	r9, #1
 8108894:	d192      	bne.n	81087bc <_dtoa_r+0xabc>
 8108896:	462b      	mov	r3, r5
 8108898:	461d      	mov	r5, r3
 810889a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810889e:	2a30      	cmp	r2, #48	; 0x30
 81088a0:	d0fa      	beq.n	8108898 <_dtoa_r+0xb98>
 81088a2:	e6dd      	b.n	8108660 <_dtoa_r+0x960>
 81088a4:	9a00      	ldr	r2, [sp, #0]
 81088a6:	429a      	cmp	r2, r3
 81088a8:	d189      	bne.n	81087be <_dtoa_r+0xabe>
 81088aa:	f10b 0b01 	add.w	fp, fp, #1
 81088ae:	2331      	movs	r3, #49	; 0x31
 81088b0:	e796      	b.n	81087e0 <_dtoa_r+0xae0>
 81088b2:	4b0a      	ldr	r3, [pc, #40]	; (81088dc <_dtoa_r+0xbdc>)
 81088b4:	f7ff ba99 	b.w	8107dea <_dtoa_r+0xea>
 81088b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81088ba:	2b00      	cmp	r3, #0
 81088bc:	f47f aa6d 	bne.w	8107d9a <_dtoa_r+0x9a>
 81088c0:	4b07      	ldr	r3, [pc, #28]	; (81088e0 <_dtoa_r+0xbe0>)
 81088c2:	f7ff ba92 	b.w	8107dea <_dtoa_r+0xea>
 81088c6:	9b01      	ldr	r3, [sp, #4]
 81088c8:	2b00      	cmp	r3, #0
 81088ca:	dcb5      	bgt.n	8108838 <_dtoa_r+0xb38>
 81088cc:	9b07      	ldr	r3, [sp, #28]
 81088ce:	2b02      	cmp	r3, #2
 81088d0:	f73f aeb1 	bgt.w	8108636 <_dtoa_r+0x936>
 81088d4:	e7b0      	b.n	8108838 <_dtoa_r+0xb38>
 81088d6:	bf00      	nop
 81088d8:	0810b911 	.word	0x0810b911
 81088dc:	0810b86c 	.word	0x0810b86c
 81088e0:	0810b895 	.word	0x0810b895

081088e4 <_free_r>:
 81088e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 81088e6:	2900      	cmp	r1, #0
 81088e8:	d044      	beq.n	8108974 <_free_r+0x90>
 81088ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 81088ee:	9001      	str	r0, [sp, #4]
 81088f0:	2b00      	cmp	r3, #0
 81088f2:	f1a1 0404 	sub.w	r4, r1, #4
 81088f6:	bfb8      	it	lt
 81088f8:	18e4      	addlt	r4, r4, r3
 81088fa:	f000 f8e7 	bl	8108acc <__malloc_lock>
 81088fe:	4a1e      	ldr	r2, [pc, #120]	; (8108978 <_free_r+0x94>)
 8108900:	9801      	ldr	r0, [sp, #4]
 8108902:	6813      	ldr	r3, [r2, #0]
 8108904:	b933      	cbnz	r3, 8108914 <_free_r+0x30>
 8108906:	6063      	str	r3, [r4, #4]
 8108908:	6014      	str	r4, [r2, #0]
 810890a:	b003      	add	sp, #12
 810890c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8108910:	f000 b8e2 	b.w	8108ad8 <__malloc_unlock>
 8108914:	42a3      	cmp	r3, r4
 8108916:	d908      	bls.n	810892a <_free_r+0x46>
 8108918:	6825      	ldr	r5, [r4, #0]
 810891a:	1961      	adds	r1, r4, r5
 810891c:	428b      	cmp	r3, r1
 810891e:	bf01      	itttt	eq
 8108920:	6819      	ldreq	r1, [r3, #0]
 8108922:	685b      	ldreq	r3, [r3, #4]
 8108924:	1949      	addeq	r1, r1, r5
 8108926:	6021      	streq	r1, [r4, #0]
 8108928:	e7ed      	b.n	8108906 <_free_r+0x22>
 810892a:	461a      	mov	r2, r3
 810892c:	685b      	ldr	r3, [r3, #4]
 810892e:	b10b      	cbz	r3, 8108934 <_free_r+0x50>
 8108930:	42a3      	cmp	r3, r4
 8108932:	d9fa      	bls.n	810892a <_free_r+0x46>
 8108934:	6811      	ldr	r1, [r2, #0]
 8108936:	1855      	adds	r5, r2, r1
 8108938:	42a5      	cmp	r5, r4
 810893a:	d10b      	bne.n	8108954 <_free_r+0x70>
 810893c:	6824      	ldr	r4, [r4, #0]
 810893e:	4421      	add	r1, r4
 8108940:	1854      	adds	r4, r2, r1
 8108942:	42a3      	cmp	r3, r4
 8108944:	6011      	str	r1, [r2, #0]
 8108946:	d1e0      	bne.n	810890a <_free_r+0x26>
 8108948:	681c      	ldr	r4, [r3, #0]
 810894a:	685b      	ldr	r3, [r3, #4]
 810894c:	6053      	str	r3, [r2, #4]
 810894e:	440c      	add	r4, r1
 8108950:	6014      	str	r4, [r2, #0]
 8108952:	e7da      	b.n	810890a <_free_r+0x26>
 8108954:	d902      	bls.n	810895c <_free_r+0x78>
 8108956:	230c      	movs	r3, #12
 8108958:	6003      	str	r3, [r0, #0]
 810895a:	e7d6      	b.n	810890a <_free_r+0x26>
 810895c:	6825      	ldr	r5, [r4, #0]
 810895e:	1961      	adds	r1, r4, r5
 8108960:	428b      	cmp	r3, r1
 8108962:	bf04      	itt	eq
 8108964:	6819      	ldreq	r1, [r3, #0]
 8108966:	685b      	ldreq	r3, [r3, #4]
 8108968:	6063      	str	r3, [r4, #4]
 810896a:	bf04      	itt	eq
 810896c:	1949      	addeq	r1, r1, r5
 810896e:	6021      	streq	r1, [r4, #0]
 8108970:	6054      	str	r4, [r2, #4]
 8108972:	e7ca      	b.n	810890a <_free_r+0x26>
 8108974:	b003      	add	sp, #12
 8108976:	bd30      	pop	{r4, r5, pc}
 8108978:	1000043c 	.word	0x1000043c

0810897c <malloc>:
 810897c:	4b02      	ldr	r3, [pc, #8]	; (8108988 <malloc+0xc>)
 810897e:	4601      	mov	r1, r0
 8108980:	6818      	ldr	r0, [r3, #0]
 8108982:	f000 b823 	b.w	81089cc <_malloc_r>
 8108986:	bf00      	nop
 8108988:	10000078 	.word	0x10000078

0810898c <sbrk_aligned>:
 810898c:	b570      	push	{r4, r5, r6, lr}
 810898e:	4e0e      	ldr	r6, [pc, #56]	; (81089c8 <sbrk_aligned+0x3c>)
 8108990:	460c      	mov	r4, r1
 8108992:	6831      	ldr	r1, [r6, #0]
 8108994:	4605      	mov	r5, r0
 8108996:	b911      	cbnz	r1, 810899e <sbrk_aligned+0x12>
 8108998:	f001 ffe2 	bl	810a960 <_sbrk_r>
 810899c:	6030      	str	r0, [r6, #0]
 810899e:	4621      	mov	r1, r4
 81089a0:	4628      	mov	r0, r5
 81089a2:	f001 ffdd 	bl	810a960 <_sbrk_r>
 81089a6:	1c43      	adds	r3, r0, #1
 81089a8:	d00a      	beq.n	81089c0 <sbrk_aligned+0x34>
 81089aa:	1cc4      	adds	r4, r0, #3
 81089ac:	f024 0403 	bic.w	r4, r4, #3
 81089b0:	42a0      	cmp	r0, r4
 81089b2:	d007      	beq.n	81089c4 <sbrk_aligned+0x38>
 81089b4:	1a21      	subs	r1, r4, r0
 81089b6:	4628      	mov	r0, r5
 81089b8:	f001 ffd2 	bl	810a960 <_sbrk_r>
 81089bc:	3001      	adds	r0, #1
 81089be:	d101      	bne.n	81089c4 <sbrk_aligned+0x38>
 81089c0:	f04f 34ff 	mov.w	r4, #4294967295
 81089c4:	4620      	mov	r0, r4
 81089c6:	bd70      	pop	{r4, r5, r6, pc}
 81089c8:	10000440 	.word	0x10000440

081089cc <_malloc_r>:
 81089cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 81089d0:	1ccd      	adds	r5, r1, #3
 81089d2:	f025 0503 	bic.w	r5, r5, #3
 81089d6:	3508      	adds	r5, #8
 81089d8:	2d0c      	cmp	r5, #12
 81089da:	bf38      	it	cc
 81089dc:	250c      	movcc	r5, #12
 81089de:	2d00      	cmp	r5, #0
 81089e0:	4607      	mov	r7, r0
 81089e2:	db01      	blt.n	81089e8 <_malloc_r+0x1c>
 81089e4:	42a9      	cmp	r1, r5
 81089e6:	d905      	bls.n	81089f4 <_malloc_r+0x28>
 81089e8:	230c      	movs	r3, #12
 81089ea:	603b      	str	r3, [r7, #0]
 81089ec:	2600      	movs	r6, #0
 81089ee:	4630      	mov	r0, r6
 81089f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 81089f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8108ac8 <_malloc_r+0xfc>
 81089f8:	f000 f868 	bl	8108acc <__malloc_lock>
 81089fc:	f8d8 3000 	ldr.w	r3, [r8]
 8108a00:	461c      	mov	r4, r3
 8108a02:	bb5c      	cbnz	r4, 8108a5c <_malloc_r+0x90>
 8108a04:	4629      	mov	r1, r5
 8108a06:	4638      	mov	r0, r7
 8108a08:	f7ff ffc0 	bl	810898c <sbrk_aligned>
 8108a0c:	1c43      	adds	r3, r0, #1
 8108a0e:	4604      	mov	r4, r0
 8108a10:	d155      	bne.n	8108abe <_malloc_r+0xf2>
 8108a12:	f8d8 4000 	ldr.w	r4, [r8]
 8108a16:	4626      	mov	r6, r4
 8108a18:	2e00      	cmp	r6, #0
 8108a1a:	d145      	bne.n	8108aa8 <_malloc_r+0xdc>
 8108a1c:	2c00      	cmp	r4, #0
 8108a1e:	d048      	beq.n	8108ab2 <_malloc_r+0xe6>
 8108a20:	6823      	ldr	r3, [r4, #0]
 8108a22:	4631      	mov	r1, r6
 8108a24:	4638      	mov	r0, r7
 8108a26:	eb04 0903 	add.w	r9, r4, r3
 8108a2a:	f001 ff99 	bl	810a960 <_sbrk_r>
 8108a2e:	4581      	cmp	r9, r0
 8108a30:	d13f      	bne.n	8108ab2 <_malloc_r+0xe6>
 8108a32:	6821      	ldr	r1, [r4, #0]
 8108a34:	1a6d      	subs	r5, r5, r1
 8108a36:	4629      	mov	r1, r5
 8108a38:	4638      	mov	r0, r7
 8108a3a:	f7ff ffa7 	bl	810898c <sbrk_aligned>
 8108a3e:	3001      	adds	r0, #1
 8108a40:	d037      	beq.n	8108ab2 <_malloc_r+0xe6>
 8108a42:	6823      	ldr	r3, [r4, #0]
 8108a44:	442b      	add	r3, r5
 8108a46:	6023      	str	r3, [r4, #0]
 8108a48:	f8d8 3000 	ldr.w	r3, [r8]
 8108a4c:	2b00      	cmp	r3, #0
 8108a4e:	d038      	beq.n	8108ac2 <_malloc_r+0xf6>
 8108a50:	685a      	ldr	r2, [r3, #4]
 8108a52:	42a2      	cmp	r2, r4
 8108a54:	d12b      	bne.n	8108aae <_malloc_r+0xe2>
 8108a56:	2200      	movs	r2, #0
 8108a58:	605a      	str	r2, [r3, #4]
 8108a5a:	e00f      	b.n	8108a7c <_malloc_r+0xb0>
 8108a5c:	6822      	ldr	r2, [r4, #0]
 8108a5e:	1b52      	subs	r2, r2, r5
 8108a60:	d41f      	bmi.n	8108aa2 <_malloc_r+0xd6>
 8108a62:	2a0b      	cmp	r2, #11
 8108a64:	d917      	bls.n	8108a96 <_malloc_r+0xca>
 8108a66:	1961      	adds	r1, r4, r5
 8108a68:	42a3      	cmp	r3, r4
 8108a6a:	6025      	str	r5, [r4, #0]
 8108a6c:	bf18      	it	ne
 8108a6e:	6059      	strne	r1, [r3, #4]
 8108a70:	6863      	ldr	r3, [r4, #4]
 8108a72:	bf08      	it	eq
 8108a74:	f8c8 1000 	streq.w	r1, [r8]
 8108a78:	5162      	str	r2, [r4, r5]
 8108a7a:	604b      	str	r3, [r1, #4]
 8108a7c:	4638      	mov	r0, r7
 8108a7e:	f104 060b 	add.w	r6, r4, #11
 8108a82:	f000 f829 	bl	8108ad8 <__malloc_unlock>
 8108a86:	f026 0607 	bic.w	r6, r6, #7
 8108a8a:	1d23      	adds	r3, r4, #4
 8108a8c:	1af2      	subs	r2, r6, r3
 8108a8e:	d0ae      	beq.n	81089ee <_malloc_r+0x22>
 8108a90:	1b9b      	subs	r3, r3, r6
 8108a92:	50a3      	str	r3, [r4, r2]
 8108a94:	e7ab      	b.n	81089ee <_malloc_r+0x22>
 8108a96:	42a3      	cmp	r3, r4
 8108a98:	6862      	ldr	r2, [r4, #4]
 8108a9a:	d1dd      	bne.n	8108a58 <_malloc_r+0x8c>
 8108a9c:	f8c8 2000 	str.w	r2, [r8]
 8108aa0:	e7ec      	b.n	8108a7c <_malloc_r+0xb0>
 8108aa2:	4623      	mov	r3, r4
 8108aa4:	6864      	ldr	r4, [r4, #4]
 8108aa6:	e7ac      	b.n	8108a02 <_malloc_r+0x36>
 8108aa8:	4634      	mov	r4, r6
 8108aaa:	6876      	ldr	r6, [r6, #4]
 8108aac:	e7b4      	b.n	8108a18 <_malloc_r+0x4c>
 8108aae:	4613      	mov	r3, r2
 8108ab0:	e7cc      	b.n	8108a4c <_malloc_r+0x80>
 8108ab2:	230c      	movs	r3, #12
 8108ab4:	603b      	str	r3, [r7, #0]
 8108ab6:	4638      	mov	r0, r7
 8108ab8:	f000 f80e 	bl	8108ad8 <__malloc_unlock>
 8108abc:	e797      	b.n	81089ee <_malloc_r+0x22>
 8108abe:	6025      	str	r5, [r4, #0]
 8108ac0:	e7dc      	b.n	8108a7c <_malloc_r+0xb0>
 8108ac2:	605b      	str	r3, [r3, #4]
 8108ac4:	deff      	udf	#255	; 0xff
 8108ac6:	bf00      	nop
 8108ac8:	1000043c 	.word	0x1000043c

08108acc <__malloc_lock>:
 8108acc:	4801      	ldr	r0, [pc, #4]	; (8108ad4 <__malloc_lock+0x8>)
 8108ace:	f7ff b876 	b.w	8107bbe <__retarget_lock_acquire_recursive>
 8108ad2:	bf00      	nop
 8108ad4:	10000438 	.word	0x10000438

08108ad8 <__malloc_unlock>:
 8108ad8:	4801      	ldr	r0, [pc, #4]	; (8108ae0 <__malloc_unlock+0x8>)
 8108ada:	f7ff b871 	b.w	8107bc0 <__retarget_lock_release_recursive>
 8108ade:	bf00      	nop
 8108ae0:	10000438 	.word	0x10000438

08108ae4 <_Balloc>:
 8108ae4:	b570      	push	{r4, r5, r6, lr}
 8108ae6:	69c6      	ldr	r6, [r0, #28]
 8108ae8:	4604      	mov	r4, r0
 8108aea:	460d      	mov	r5, r1
 8108aec:	b976      	cbnz	r6, 8108b0c <_Balloc+0x28>
 8108aee:	2010      	movs	r0, #16
 8108af0:	f7ff ff44 	bl	810897c <malloc>
 8108af4:	4602      	mov	r2, r0
 8108af6:	61e0      	str	r0, [r4, #28]
 8108af8:	b920      	cbnz	r0, 8108b04 <_Balloc+0x20>
 8108afa:	4b18      	ldr	r3, [pc, #96]	; (8108b5c <_Balloc+0x78>)
 8108afc:	4818      	ldr	r0, [pc, #96]	; (8108b60 <_Balloc+0x7c>)
 8108afe:	216b      	movs	r1, #107	; 0x6b
 8108b00:	f001 ff46 	bl	810a990 <__assert_func>
 8108b04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8108b08:	6006      	str	r6, [r0, #0]
 8108b0a:	60c6      	str	r6, [r0, #12]
 8108b0c:	69e6      	ldr	r6, [r4, #28]
 8108b0e:	68f3      	ldr	r3, [r6, #12]
 8108b10:	b183      	cbz	r3, 8108b34 <_Balloc+0x50>
 8108b12:	69e3      	ldr	r3, [r4, #28]
 8108b14:	68db      	ldr	r3, [r3, #12]
 8108b16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8108b1a:	b9b8      	cbnz	r0, 8108b4c <_Balloc+0x68>
 8108b1c:	2101      	movs	r1, #1
 8108b1e:	fa01 f605 	lsl.w	r6, r1, r5
 8108b22:	1d72      	adds	r2, r6, #5
 8108b24:	0092      	lsls	r2, r2, #2
 8108b26:	4620      	mov	r0, r4
 8108b28:	f001 ff50 	bl	810a9cc <_calloc_r>
 8108b2c:	b160      	cbz	r0, 8108b48 <_Balloc+0x64>
 8108b2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8108b32:	e00e      	b.n	8108b52 <_Balloc+0x6e>
 8108b34:	2221      	movs	r2, #33	; 0x21
 8108b36:	2104      	movs	r1, #4
 8108b38:	4620      	mov	r0, r4
 8108b3a:	f001 ff47 	bl	810a9cc <_calloc_r>
 8108b3e:	69e3      	ldr	r3, [r4, #28]
 8108b40:	60f0      	str	r0, [r6, #12]
 8108b42:	68db      	ldr	r3, [r3, #12]
 8108b44:	2b00      	cmp	r3, #0
 8108b46:	d1e4      	bne.n	8108b12 <_Balloc+0x2e>
 8108b48:	2000      	movs	r0, #0
 8108b4a:	bd70      	pop	{r4, r5, r6, pc}
 8108b4c:	6802      	ldr	r2, [r0, #0]
 8108b4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8108b52:	2300      	movs	r3, #0
 8108b54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8108b58:	e7f7      	b.n	8108b4a <_Balloc+0x66>
 8108b5a:	bf00      	nop
 8108b5c:	0810b8a2 	.word	0x0810b8a2
 8108b60:	0810b922 	.word	0x0810b922

08108b64 <_Bfree>:
 8108b64:	b570      	push	{r4, r5, r6, lr}
 8108b66:	69c6      	ldr	r6, [r0, #28]
 8108b68:	4605      	mov	r5, r0
 8108b6a:	460c      	mov	r4, r1
 8108b6c:	b976      	cbnz	r6, 8108b8c <_Bfree+0x28>
 8108b6e:	2010      	movs	r0, #16
 8108b70:	f7ff ff04 	bl	810897c <malloc>
 8108b74:	4602      	mov	r2, r0
 8108b76:	61e8      	str	r0, [r5, #28]
 8108b78:	b920      	cbnz	r0, 8108b84 <_Bfree+0x20>
 8108b7a:	4b09      	ldr	r3, [pc, #36]	; (8108ba0 <_Bfree+0x3c>)
 8108b7c:	4809      	ldr	r0, [pc, #36]	; (8108ba4 <_Bfree+0x40>)
 8108b7e:	218f      	movs	r1, #143	; 0x8f
 8108b80:	f001 ff06 	bl	810a990 <__assert_func>
 8108b84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8108b88:	6006      	str	r6, [r0, #0]
 8108b8a:	60c6      	str	r6, [r0, #12]
 8108b8c:	b13c      	cbz	r4, 8108b9e <_Bfree+0x3a>
 8108b8e:	69eb      	ldr	r3, [r5, #28]
 8108b90:	6862      	ldr	r2, [r4, #4]
 8108b92:	68db      	ldr	r3, [r3, #12]
 8108b94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8108b98:	6021      	str	r1, [r4, #0]
 8108b9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8108b9e:	bd70      	pop	{r4, r5, r6, pc}
 8108ba0:	0810b8a2 	.word	0x0810b8a2
 8108ba4:	0810b922 	.word	0x0810b922

08108ba8 <__multadd>:
 8108ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8108bac:	690d      	ldr	r5, [r1, #16]
 8108bae:	4607      	mov	r7, r0
 8108bb0:	460c      	mov	r4, r1
 8108bb2:	461e      	mov	r6, r3
 8108bb4:	f101 0c14 	add.w	ip, r1, #20
 8108bb8:	2000      	movs	r0, #0
 8108bba:	f8dc 3000 	ldr.w	r3, [ip]
 8108bbe:	b299      	uxth	r1, r3
 8108bc0:	fb02 6101 	mla	r1, r2, r1, r6
 8108bc4:	0c1e      	lsrs	r6, r3, #16
 8108bc6:	0c0b      	lsrs	r3, r1, #16
 8108bc8:	fb02 3306 	mla	r3, r2, r6, r3
 8108bcc:	b289      	uxth	r1, r1
 8108bce:	3001      	adds	r0, #1
 8108bd0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8108bd4:	4285      	cmp	r5, r0
 8108bd6:	f84c 1b04 	str.w	r1, [ip], #4
 8108bda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8108bde:	dcec      	bgt.n	8108bba <__multadd+0x12>
 8108be0:	b30e      	cbz	r6, 8108c26 <__multadd+0x7e>
 8108be2:	68a3      	ldr	r3, [r4, #8]
 8108be4:	42ab      	cmp	r3, r5
 8108be6:	dc19      	bgt.n	8108c1c <__multadd+0x74>
 8108be8:	6861      	ldr	r1, [r4, #4]
 8108bea:	4638      	mov	r0, r7
 8108bec:	3101      	adds	r1, #1
 8108bee:	f7ff ff79 	bl	8108ae4 <_Balloc>
 8108bf2:	4680      	mov	r8, r0
 8108bf4:	b928      	cbnz	r0, 8108c02 <__multadd+0x5a>
 8108bf6:	4602      	mov	r2, r0
 8108bf8:	4b0c      	ldr	r3, [pc, #48]	; (8108c2c <__multadd+0x84>)
 8108bfa:	480d      	ldr	r0, [pc, #52]	; (8108c30 <__multadd+0x88>)
 8108bfc:	21ba      	movs	r1, #186	; 0xba
 8108bfe:	f001 fec7 	bl	810a990 <__assert_func>
 8108c02:	6922      	ldr	r2, [r4, #16]
 8108c04:	3202      	adds	r2, #2
 8108c06:	f104 010c 	add.w	r1, r4, #12
 8108c0a:	0092      	lsls	r2, r2, #2
 8108c0c:	300c      	adds	r0, #12
 8108c0e:	f7fe ffd8 	bl	8107bc2 <memcpy>
 8108c12:	4621      	mov	r1, r4
 8108c14:	4638      	mov	r0, r7
 8108c16:	f7ff ffa5 	bl	8108b64 <_Bfree>
 8108c1a:	4644      	mov	r4, r8
 8108c1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8108c20:	3501      	adds	r5, #1
 8108c22:	615e      	str	r6, [r3, #20]
 8108c24:	6125      	str	r5, [r4, #16]
 8108c26:	4620      	mov	r0, r4
 8108c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8108c2c:	0810b911 	.word	0x0810b911
 8108c30:	0810b922 	.word	0x0810b922

08108c34 <__s2b>:
 8108c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8108c38:	460c      	mov	r4, r1
 8108c3a:	4615      	mov	r5, r2
 8108c3c:	461f      	mov	r7, r3
 8108c3e:	2209      	movs	r2, #9
 8108c40:	3308      	adds	r3, #8
 8108c42:	4606      	mov	r6, r0
 8108c44:	fb93 f3f2 	sdiv	r3, r3, r2
 8108c48:	2100      	movs	r1, #0
 8108c4a:	2201      	movs	r2, #1
 8108c4c:	429a      	cmp	r2, r3
 8108c4e:	db09      	blt.n	8108c64 <__s2b+0x30>
 8108c50:	4630      	mov	r0, r6
 8108c52:	f7ff ff47 	bl	8108ae4 <_Balloc>
 8108c56:	b940      	cbnz	r0, 8108c6a <__s2b+0x36>
 8108c58:	4602      	mov	r2, r0
 8108c5a:	4b19      	ldr	r3, [pc, #100]	; (8108cc0 <__s2b+0x8c>)
 8108c5c:	4819      	ldr	r0, [pc, #100]	; (8108cc4 <__s2b+0x90>)
 8108c5e:	21d3      	movs	r1, #211	; 0xd3
 8108c60:	f001 fe96 	bl	810a990 <__assert_func>
 8108c64:	0052      	lsls	r2, r2, #1
 8108c66:	3101      	adds	r1, #1
 8108c68:	e7f0      	b.n	8108c4c <__s2b+0x18>
 8108c6a:	9b08      	ldr	r3, [sp, #32]
 8108c6c:	6143      	str	r3, [r0, #20]
 8108c6e:	2d09      	cmp	r5, #9
 8108c70:	f04f 0301 	mov.w	r3, #1
 8108c74:	6103      	str	r3, [r0, #16]
 8108c76:	dd16      	ble.n	8108ca6 <__s2b+0x72>
 8108c78:	f104 0909 	add.w	r9, r4, #9
 8108c7c:	46c8      	mov	r8, r9
 8108c7e:	442c      	add	r4, r5
 8108c80:	f818 3b01 	ldrb.w	r3, [r8], #1
 8108c84:	4601      	mov	r1, r0
 8108c86:	3b30      	subs	r3, #48	; 0x30
 8108c88:	220a      	movs	r2, #10
 8108c8a:	4630      	mov	r0, r6
 8108c8c:	f7ff ff8c 	bl	8108ba8 <__multadd>
 8108c90:	45a0      	cmp	r8, r4
 8108c92:	d1f5      	bne.n	8108c80 <__s2b+0x4c>
 8108c94:	f1a5 0408 	sub.w	r4, r5, #8
 8108c98:	444c      	add	r4, r9
 8108c9a:	1b2d      	subs	r5, r5, r4
 8108c9c:	1963      	adds	r3, r4, r5
 8108c9e:	42bb      	cmp	r3, r7
 8108ca0:	db04      	blt.n	8108cac <__s2b+0x78>
 8108ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8108ca6:	340a      	adds	r4, #10
 8108ca8:	2509      	movs	r5, #9
 8108caa:	e7f6      	b.n	8108c9a <__s2b+0x66>
 8108cac:	f814 3b01 	ldrb.w	r3, [r4], #1
 8108cb0:	4601      	mov	r1, r0
 8108cb2:	3b30      	subs	r3, #48	; 0x30
 8108cb4:	220a      	movs	r2, #10
 8108cb6:	4630      	mov	r0, r6
 8108cb8:	f7ff ff76 	bl	8108ba8 <__multadd>
 8108cbc:	e7ee      	b.n	8108c9c <__s2b+0x68>
 8108cbe:	bf00      	nop
 8108cc0:	0810b911 	.word	0x0810b911
 8108cc4:	0810b922 	.word	0x0810b922

08108cc8 <__hi0bits>:
 8108cc8:	0c03      	lsrs	r3, r0, #16
 8108cca:	041b      	lsls	r3, r3, #16
 8108ccc:	b9d3      	cbnz	r3, 8108d04 <__hi0bits+0x3c>
 8108cce:	0400      	lsls	r0, r0, #16
 8108cd0:	2310      	movs	r3, #16
 8108cd2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8108cd6:	bf04      	itt	eq
 8108cd8:	0200      	lsleq	r0, r0, #8
 8108cda:	3308      	addeq	r3, #8
 8108cdc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8108ce0:	bf04      	itt	eq
 8108ce2:	0100      	lsleq	r0, r0, #4
 8108ce4:	3304      	addeq	r3, #4
 8108ce6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8108cea:	bf04      	itt	eq
 8108cec:	0080      	lsleq	r0, r0, #2
 8108cee:	3302      	addeq	r3, #2
 8108cf0:	2800      	cmp	r0, #0
 8108cf2:	db05      	blt.n	8108d00 <__hi0bits+0x38>
 8108cf4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8108cf8:	f103 0301 	add.w	r3, r3, #1
 8108cfc:	bf08      	it	eq
 8108cfe:	2320      	moveq	r3, #32
 8108d00:	4618      	mov	r0, r3
 8108d02:	4770      	bx	lr
 8108d04:	2300      	movs	r3, #0
 8108d06:	e7e4      	b.n	8108cd2 <__hi0bits+0xa>

08108d08 <__lo0bits>:
 8108d08:	6803      	ldr	r3, [r0, #0]
 8108d0a:	f013 0207 	ands.w	r2, r3, #7
 8108d0e:	d00c      	beq.n	8108d2a <__lo0bits+0x22>
 8108d10:	07d9      	lsls	r1, r3, #31
 8108d12:	d422      	bmi.n	8108d5a <__lo0bits+0x52>
 8108d14:	079a      	lsls	r2, r3, #30
 8108d16:	bf49      	itett	mi
 8108d18:	085b      	lsrmi	r3, r3, #1
 8108d1a:	089b      	lsrpl	r3, r3, #2
 8108d1c:	6003      	strmi	r3, [r0, #0]
 8108d1e:	2201      	movmi	r2, #1
 8108d20:	bf5c      	itt	pl
 8108d22:	6003      	strpl	r3, [r0, #0]
 8108d24:	2202      	movpl	r2, #2
 8108d26:	4610      	mov	r0, r2
 8108d28:	4770      	bx	lr
 8108d2a:	b299      	uxth	r1, r3
 8108d2c:	b909      	cbnz	r1, 8108d32 <__lo0bits+0x2a>
 8108d2e:	0c1b      	lsrs	r3, r3, #16
 8108d30:	2210      	movs	r2, #16
 8108d32:	b2d9      	uxtb	r1, r3
 8108d34:	b909      	cbnz	r1, 8108d3a <__lo0bits+0x32>
 8108d36:	3208      	adds	r2, #8
 8108d38:	0a1b      	lsrs	r3, r3, #8
 8108d3a:	0719      	lsls	r1, r3, #28
 8108d3c:	bf04      	itt	eq
 8108d3e:	091b      	lsreq	r3, r3, #4
 8108d40:	3204      	addeq	r2, #4
 8108d42:	0799      	lsls	r1, r3, #30
 8108d44:	bf04      	itt	eq
 8108d46:	089b      	lsreq	r3, r3, #2
 8108d48:	3202      	addeq	r2, #2
 8108d4a:	07d9      	lsls	r1, r3, #31
 8108d4c:	d403      	bmi.n	8108d56 <__lo0bits+0x4e>
 8108d4e:	085b      	lsrs	r3, r3, #1
 8108d50:	f102 0201 	add.w	r2, r2, #1
 8108d54:	d003      	beq.n	8108d5e <__lo0bits+0x56>
 8108d56:	6003      	str	r3, [r0, #0]
 8108d58:	e7e5      	b.n	8108d26 <__lo0bits+0x1e>
 8108d5a:	2200      	movs	r2, #0
 8108d5c:	e7e3      	b.n	8108d26 <__lo0bits+0x1e>
 8108d5e:	2220      	movs	r2, #32
 8108d60:	e7e1      	b.n	8108d26 <__lo0bits+0x1e>
	...

08108d64 <__i2b>:
 8108d64:	b510      	push	{r4, lr}
 8108d66:	460c      	mov	r4, r1
 8108d68:	2101      	movs	r1, #1
 8108d6a:	f7ff febb 	bl	8108ae4 <_Balloc>
 8108d6e:	4602      	mov	r2, r0
 8108d70:	b928      	cbnz	r0, 8108d7e <__i2b+0x1a>
 8108d72:	4b05      	ldr	r3, [pc, #20]	; (8108d88 <__i2b+0x24>)
 8108d74:	4805      	ldr	r0, [pc, #20]	; (8108d8c <__i2b+0x28>)
 8108d76:	f240 1145 	movw	r1, #325	; 0x145
 8108d7a:	f001 fe09 	bl	810a990 <__assert_func>
 8108d7e:	2301      	movs	r3, #1
 8108d80:	6144      	str	r4, [r0, #20]
 8108d82:	6103      	str	r3, [r0, #16]
 8108d84:	bd10      	pop	{r4, pc}
 8108d86:	bf00      	nop
 8108d88:	0810b911 	.word	0x0810b911
 8108d8c:	0810b922 	.word	0x0810b922

08108d90 <__multiply>:
 8108d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108d94:	4691      	mov	r9, r2
 8108d96:	690a      	ldr	r2, [r1, #16]
 8108d98:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8108d9c:	429a      	cmp	r2, r3
 8108d9e:	bfb8      	it	lt
 8108da0:	460b      	movlt	r3, r1
 8108da2:	460c      	mov	r4, r1
 8108da4:	bfbc      	itt	lt
 8108da6:	464c      	movlt	r4, r9
 8108da8:	4699      	movlt	r9, r3
 8108daa:	6927      	ldr	r7, [r4, #16]
 8108dac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8108db0:	68a3      	ldr	r3, [r4, #8]
 8108db2:	6861      	ldr	r1, [r4, #4]
 8108db4:	eb07 060a 	add.w	r6, r7, sl
 8108db8:	42b3      	cmp	r3, r6
 8108dba:	b085      	sub	sp, #20
 8108dbc:	bfb8      	it	lt
 8108dbe:	3101      	addlt	r1, #1
 8108dc0:	f7ff fe90 	bl	8108ae4 <_Balloc>
 8108dc4:	b930      	cbnz	r0, 8108dd4 <__multiply+0x44>
 8108dc6:	4602      	mov	r2, r0
 8108dc8:	4b44      	ldr	r3, [pc, #272]	; (8108edc <__multiply+0x14c>)
 8108dca:	4845      	ldr	r0, [pc, #276]	; (8108ee0 <__multiply+0x150>)
 8108dcc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8108dd0:	f001 fdde 	bl	810a990 <__assert_func>
 8108dd4:	f100 0514 	add.w	r5, r0, #20
 8108dd8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8108ddc:	462b      	mov	r3, r5
 8108dde:	2200      	movs	r2, #0
 8108de0:	4543      	cmp	r3, r8
 8108de2:	d321      	bcc.n	8108e28 <__multiply+0x98>
 8108de4:	f104 0314 	add.w	r3, r4, #20
 8108de8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8108dec:	f109 0314 	add.w	r3, r9, #20
 8108df0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8108df4:	9202      	str	r2, [sp, #8]
 8108df6:	1b3a      	subs	r2, r7, r4
 8108df8:	3a15      	subs	r2, #21
 8108dfa:	f022 0203 	bic.w	r2, r2, #3
 8108dfe:	3204      	adds	r2, #4
 8108e00:	f104 0115 	add.w	r1, r4, #21
 8108e04:	428f      	cmp	r7, r1
 8108e06:	bf38      	it	cc
 8108e08:	2204      	movcc	r2, #4
 8108e0a:	9201      	str	r2, [sp, #4]
 8108e0c:	9a02      	ldr	r2, [sp, #8]
 8108e0e:	9303      	str	r3, [sp, #12]
 8108e10:	429a      	cmp	r2, r3
 8108e12:	d80c      	bhi.n	8108e2e <__multiply+0x9e>
 8108e14:	2e00      	cmp	r6, #0
 8108e16:	dd03      	ble.n	8108e20 <__multiply+0x90>
 8108e18:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8108e1c:	2b00      	cmp	r3, #0
 8108e1e:	d05b      	beq.n	8108ed8 <__multiply+0x148>
 8108e20:	6106      	str	r6, [r0, #16]
 8108e22:	b005      	add	sp, #20
 8108e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108e28:	f843 2b04 	str.w	r2, [r3], #4
 8108e2c:	e7d8      	b.n	8108de0 <__multiply+0x50>
 8108e2e:	f8b3 a000 	ldrh.w	sl, [r3]
 8108e32:	f1ba 0f00 	cmp.w	sl, #0
 8108e36:	d024      	beq.n	8108e82 <__multiply+0xf2>
 8108e38:	f104 0e14 	add.w	lr, r4, #20
 8108e3c:	46a9      	mov	r9, r5
 8108e3e:	f04f 0c00 	mov.w	ip, #0
 8108e42:	f85e 2b04 	ldr.w	r2, [lr], #4
 8108e46:	f8d9 1000 	ldr.w	r1, [r9]
 8108e4a:	fa1f fb82 	uxth.w	fp, r2
 8108e4e:	b289      	uxth	r1, r1
 8108e50:	fb0a 110b 	mla	r1, sl, fp, r1
 8108e54:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8108e58:	f8d9 2000 	ldr.w	r2, [r9]
 8108e5c:	4461      	add	r1, ip
 8108e5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8108e62:	fb0a c20b 	mla	r2, sl, fp, ip
 8108e66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8108e6a:	b289      	uxth	r1, r1
 8108e6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8108e70:	4577      	cmp	r7, lr
 8108e72:	f849 1b04 	str.w	r1, [r9], #4
 8108e76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8108e7a:	d8e2      	bhi.n	8108e42 <__multiply+0xb2>
 8108e7c:	9a01      	ldr	r2, [sp, #4]
 8108e7e:	f845 c002 	str.w	ip, [r5, r2]
 8108e82:	9a03      	ldr	r2, [sp, #12]
 8108e84:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8108e88:	3304      	adds	r3, #4
 8108e8a:	f1b9 0f00 	cmp.w	r9, #0
 8108e8e:	d021      	beq.n	8108ed4 <__multiply+0x144>
 8108e90:	6829      	ldr	r1, [r5, #0]
 8108e92:	f104 0c14 	add.w	ip, r4, #20
 8108e96:	46ae      	mov	lr, r5
 8108e98:	f04f 0a00 	mov.w	sl, #0
 8108e9c:	f8bc b000 	ldrh.w	fp, [ip]
 8108ea0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8108ea4:	fb09 220b 	mla	r2, r9, fp, r2
 8108ea8:	4452      	add	r2, sl
 8108eaa:	b289      	uxth	r1, r1
 8108eac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8108eb0:	f84e 1b04 	str.w	r1, [lr], #4
 8108eb4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8108eb8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8108ebc:	f8be 1000 	ldrh.w	r1, [lr]
 8108ec0:	fb09 110a 	mla	r1, r9, sl, r1
 8108ec4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8108ec8:	4567      	cmp	r7, ip
 8108eca:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8108ece:	d8e5      	bhi.n	8108e9c <__multiply+0x10c>
 8108ed0:	9a01      	ldr	r2, [sp, #4]
 8108ed2:	50a9      	str	r1, [r5, r2]
 8108ed4:	3504      	adds	r5, #4
 8108ed6:	e799      	b.n	8108e0c <__multiply+0x7c>
 8108ed8:	3e01      	subs	r6, #1
 8108eda:	e79b      	b.n	8108e14 <__multiply+0x84>
 8108edc:	0810b911 	.word	0x0810b911
 8108ee0:	0810b922 	.word	0x0810b922

08108ee4 <__pow5mult>:
 8108ee4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8108ee8:	4615      	mov	r5, r2
 8108eea:	f012 0203 	ands.w	r2, r2, #3
 8108eee:	4606      	mov	r6, r0
 8108ef0:	460f      	mov	r7, r1
 8108ef2:	d007      	beq.n	8108f04 <__pow5mult+0x20>
 8108ef4:	4c25      	ldr	r4, [pc, #148]	; (8108f8c <__pow5mult+0xa8>)
 8108ef6:	3a01      	subs	r2, #1
 8108ef8:	2300      	movs	r3, #0
 8108efa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8108efe:	f7ff fe53 	bl	8108ba8 <__multadd>
 8108f02:	4607      	mov	r7, r0
 8108f04:	10ad      	asrs	r5, r5, #2
 8108f06:	d03d      	beq.n	8108f84 <__pow5mult+0xa0>
 8108f08:	69f4      	ldr	r4, [r6, #28]
 8108f0a:	b97c      	cbnz	r4, 8108f2c <__pow5mult+0x48>
 8108f0c:	2010      	movs	r0, #16
 8108f0e:	f7ff fd35 	bl	810897c <malloc>
 8108f12:	4602      	mov	r2, r0
 8108f14:	61f0      	str	r0, [r6, #28]
 8108f16:	b928      	cbnz	r0, 8108f24 <__pow5mult+0x40>
 8108f18:	4b1d      	ldr	r3, [pc, #116]	; (8108f90 <__pow5mult+0xac>)
 8108f1a:	481e      	ldr	r0, [pc, #120]	; (8108f94 <__pow5mult+0xb0>)
 8108f1c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8108f20:	f001 fd36 	bl	810a990 <__assert_func>
 8108f24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8108f28:	6004      	str	r4, [r0, #0]
 8108f2a:	60c4      	str	r4, [r0, #12]
 8108f2c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8108f30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8108f34:	b94c      	cbnz	r4, 8108f4a <__pow5mult+0x66>
 8108f36:	f240 2171 	movw	r1, #625	; 0x271
 8108f3a:	4630      	mov	r0, r6
 8108f3c:	f7ff ff12 	bl	8108d64 <__i2b>
 8108f40:	2300      	movs	r3, #0
 8108f42:	f8c8 0008 	str.w	r0, [r8, #8]
 8108f46:	4604      	mov	r4, r0
 8108f48:	6003      	str	r3, [r0, #0]
 8108f4a:	f04f 0900 	mov.w	r9, #0
 8108f4e:	07eb      	lsls	r3, r5, #31
 8108f50:	d50a      	bpl.n	8108f68 <__pow5mult+0x84>
 8108f52:	4639      	mov	r1, r7
 8108f54:	4622      	mov	r2, r4
 8108f56:	4630      	mov	r0, r6
 8108f58:	f7ff ff1a 	bl	8108d90 <__multiply>
 8108f5c:	4639      	mov	r1, r7
 8108f5e:	4680      	mov	r8, r0
 8108f60:	4630      	mov	r0, r6
 8108f62:	f7ff fdff 	bl	8108b64 <_Bfree>
 8108f66:	4647      	mov	r7, r8
 8108f68:	106d      	asrs	r5, r5, #1
 8108f6a:	d00b      	beq.n	8108f84 <__pow5mult+0xa0>
 8108f6c:	6820      	ldr	r0, [r4, #0]
 8108f6e:	b938      	cbnz	r0, 8108f80 <__pow5mult+0x9c>
 8108f70:	4622      	mov	r2, r4
 8108f72:	4621      	mov	r1, r4
 8108f74:	4630      	mov	r0, r6
 8108f76:	f7ff ff0b 	bl	8108d90 <__multiply>
 8108f7a:	6020      	str	r0, [r4, #0]
 8108f7c:	f8c0 9000 	str.w	r9, [r0]
 8108f80:	4604      	mov	r4, r0
 8108f82:	e7e4      	b.n	8108f4e <__pow5mult+0x6a>
 8108f84:	4638      	mov	r0, r7
 8108f86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8108f8a:	bf00      	nop
 8108f8c:	0810ba70 	.word	0x0810ba70
 8108f90:	0810b8a2 	.word	0x0810b8a2
 8108f94:	0810b922 	.word	0x0810b922

08108f98 <__lshift>:
 8108f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8108f9c:	460c      	mov	r4, r1
 8108f9e:	6849      	ldr	r1, [r1, #4]
 8108fa0:	6923      	ldr	r3, [r4, #16]
 8108fa2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8108fa6:	68a3      	ldr	r3, [r4, #8]
 8108fa8:	4607      	mov	r7, r0
 8108faa:	4691      	mov	r9, r2
 8108fac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8108fb0:	f108 0601 	add.w	r6, r8, #1
 8108fb4:	42b3      	cmp	r3, r6
 8108fb6:	db0b      	blt.n	8108fd0 <__lshift+0x38>
 8108fb8:	4638      	mov	r0, r7
 8108fba:	f7ff fd93 	bl	8108ae4 <_Balloc>
 8108fbe:	4605      	mov	r5, r0
 8108fc0:	b948      	cbnz	r0, 8108fd6 <__lshift+0x3e>
 8108fc2:	4602      	mov	r2, r0
 8108fc4:	4b28      	ldr	r3, [pc, #160]	; (8109068 <__lshift+0xd0>)
 8108fc6:	4829      	ldr	r0, [pc, #164]	; (810906c <__lshift+0xd4>)
 8108fc8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8108fcc:	f001 fce0 	bl	810a990 <__assert_func>
 8108fd0:	3101      	adds	r1, #1
 8108fd2:	005b      	lsls	r3, r3, #1
 8108fd4:	e7ee      	b.n	8108fb4 <__lshift+0x1c>
 8108fd6:	2300      	movs	r3, #0
 8108fd8:	f100 0114 	add.w	r1, r0, #20
 8108fdc:	f100 0210 	add.w	r2, r0, #16
 8108fe0:	4618      	mov	r0, r3
 8108fe2:	4553      	cmp	r3, sl
 8108fe4:	db33      	blt.n	810904e <__lshift+0xb6>
 8108fe6:	6920      	ldr	r0, [r4, #16]
 8108fe8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8108fec:	f104 0314 	add.w	r3, r4, #20
 8108ff0:	f019 091f 	ands.w	r9, r9, #31
 8108ff4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8108ff8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8108ffc:	d02b      	beq.n	8109056 <__lshift+0xbe>
 8108ffe:	f1c9 0e20 	rsb	lr, r9, #32
 8109002:	468a      	mov	sl, r1
 8109004:	2200      	movs	r2, #0
 8109006:	6818      	ldr	r0, [r3, #0]
 8109008:	fa00 f009 	lsl.w	r0, r0, r9
 810900c:	4310      	orrs	r0, r2
 810900e:	f84a 0b04 	str.w	r0, [sl], #4
 8109012:	f853 2b04 	ldr.w	r2, [r3], #4
 8109016:	459c      	cmp	ip, r3
 8109018:	fa22 f20e 	lsr.w	r2, r2, lr
 810901c:	d8f3      	bhi.n	8109006 <__lshift+0x6e>
 810901e:	ebac 0304 	sub.w	r3, ip, r4
 8109022:	3b15      	subs	r3, #21
 8109024:	f023 0303 	bic.w	r3, r3, #3
 8109028:	3304      	adds	r3, #4
 810902a:	f104 0015 	add.w	r0, r4, #21
 810902e:	4584      	cmp	ip, r0
 8109030:	bf38      	it	cc
 8109032:	2304      	movcc	r3, #4
 8109034:	50ca      	str	r2, [r1, r3]
 8109036:	b10a      	cbz	r2, 810903c <__lshift+0xa4>
 8109038:	f108 0602 	add.w	r6, r8, #2
 810903c:	3e01      	subs	r6, #1
 810903e:	4638      	mov	r0, r7
 8109040:	612e      	str	r6, [r5, #16]
 8109042:	4621      	mov	r1, r4
 8109044:	f7ff fd8e 	bl	8108b64 <_Bfree>
 8109048:	4628      	mov	r0, r5
 810904a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810904e:	f842 0f04 	str.w	r0, [r2, #4]!
 8109052:	3301      	adds	r3, #1
 8109054:	e7c5      	b.n	8108fe2 <__lshift+0x4a>
 8109056:	3904      	subs	r1, #4
 8109058:	f853 2b04 	ldr.w	r2, [r3], #4
 810905c:	f841 2f04 	str.w	r2, [r1, #4]!
 8109060:	459c      	cmp	ip, r3
 8109062:	d8f9      	bhi.n	8109058 <__lshift+0xc0>
 8109064:	e7ea      	b.n	810903c <__lshift+0xa4>
 8109066:	bf00      	nop
 8109068:	0810b911 	.word	0x0810b911
 810906c:	0810b922 	.word	0x0810b922

08109070 <__mcmp>:
 8109070:	b530      	push	{r4, r5, lr}
 8109072:	6902      	ldr	r2, [r0, #16]
 8109074:	690c      	ldr	r4, [r1, #16]
 8109076:	1b12      	subs	r2, r2, r4
 8109078:	d10e      	bne.n	8109098 <__mcmp+0x28>
 810907a:	f100 0314 	add.w	r3, r0, #20
 810907e:	3114      	adds	r1, #20
 8109080:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8109084:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8109088:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 810908c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8109090:	42a5      	cmp	r5, r4
 8109092:	d003      	beq.n	810909c <__mcmp+0x2c>
 8109094:	d305      	bcc.n	81090a2 <__mcmp+0x32>
 8109096:	2201      	movs	r2, #1
 8109098:	4610      	mov	r0, r2
 810909a:	bd30      	pop	{r4, r5, pc}
 810909c:	4283      	cmp	r3, r0
 810909e:	d3f3      	bcc.n	8109088 <__mcmp+0x18>
 81090a0:	e7fa      	b.n	8109098 <__mcmp+0x28>
 81090a2:	f04f 32ff 	mov.w	r2, #4294967295
 81090a6:	e7f7      	b.n	8109098 <__mcmp+0x28>

081090a8 <__mdiff>:
 81090a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81090ac:	460c      	mov	r4, r1
 81090ae:	4606      	mov	r6, r0
 81090b0:	4611      	mov	r1, r2
 81090b2:	4620      	mov	r0, r4
 81090b4:	4690      	mov	r8, r2
 81090b6:	f7ff ffdb 	bl	8109070 <__mcmp>
 81090ba:	1e05      	subs	r5, r0, #0
 81090bc:	d110      	bne.n	81090e0 <__mdiff+0x38>
 81090be:	4629      	mov	r1, r5
 81090c0:	4630      	mov	r0, r6
 81090c2:	f7ff fd0f 	bl	8108ae4 <_Balloc>
 81090c6:	b930      	cbnz	r0, 81090d6 <__mdiff+0x2e>
 81090c8:	4b3a      	ldr	r3, [pc, #232]	; (81091b4 <__mdiff+0x10c>)
 81090ca:	4602      	mov	r2, r0
 81090cc:	f240 2137 	movw	r1, #567	; 0x237
 81090d0:	4839      	ldr	r0, [pc, #228]	; (81091b8 <__mdiff+0x110>)
 81090d2:	f001 fc5d 	bl	810a990 <__assert_func>
 81090d6:	2301      	movs	r3, #1
 81090d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 81090dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81090e0:	bfa4      	itt	ge
 81090e2:	4643      	movge	r3, r8
 81090e4:	46a0      	movge	r8, r4
 81090e6:	4630      	mov	r0, r6
 81090e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 81090ec:	bfa6      	itte	ge
 81090ee:	461c      	movge	r4, r3
 81090f0:	2500      	movge	r5, #0
 81090f2:	2501      	movlt	r5, #1
 81090f4:	f7ff fcf6 	bl	8108ae4 <_Balloc>
 81090f8:	b920      	cbnz	r0, 8109104 <__mdiff+0x5c>
 81090fa:	4b2e      	ldr	r3, [pc, #184]	; (81091b4 <__mdiff+0x10c>)
 81090fc:	4602      	mov	r2, r0
 81090fe:	f240 2145 	movw	r1, #581	; 0x245
 8109102:	e7e5      	b.n	81090d0 <__mdiff+0x28>
 8109104:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8109108:	6926      	ldr	r6, [r4, #16]
 810910a:	60c5      	str	r5, [r0, #12]
 810910c:	f104 0914 	add.w	r9, r4, #20
 8109110:	f108 0514 	add.w	r5, r8, #20
 8109114:	f100 0e14 	add.w	lr, r0, #20
 8109118:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 810911c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8109120:	f108 0210 	add.w	r2, r8, #16
 8109124:	46f2      	mov	sl, lr
 8109126:	2100      	movs	r1, #0
 8109128:	f859 3b04 	ldr.w	r3, [r9], #4
 810912c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8109130:	fa11 f88b 	uxtah	r8, r1, fp
 8109134:	b299      	uxth	r1, r3
 8109136:	0c1b      	lsrs	r3, r3, #16
 8109138:	eba8 0801 	sub.w	r8, r8, r1
 810913c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8109140:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8109144:	fa1f f888 	uxth.w	r8, r8
 8109148:	1419      	asrs	r1, r3, #16
 810914a:	454e      	cmp	r6, r9
 810914c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8109150:	f84a 3b04 	str.w	r3, [sl], #4
 8109154:	d8e8      	bhi.n	8109128 <__mdiff+0x80>
 8109156:	1b33      	subs	r3, r6, r4
 8109158:	3b15      	subs	r3, #21
 810915a:	f023 0303 	bic.w	r3, r3, #3
 810915e:	3304      	adds	r3, #4
 8109160:	3415      	adds	r4, #21
 8109162:	42a6      	cmp	r6, r4
 8109164:	bf38      	it	cc
 8109166:	2304      	movcc	r3, #4
 8109168:	441d      	add	r5, r3
 810916a:	4473      	add	r3, lr
 810916c:	469e      	mov	lr, r3
 810916e:	462e      	mov	r6, r5
 8109170:	4566      	cmp	r6, ip
 8109172:	d30e      	bcc.n	8109192 <__mdiff+0xea>
 8109174:	f10c 0203 	add.w	r2, ip, #3
 8109178:	1b52      	subs	r2, r2, r5
 810917a:	f022 0203 	bic.w	r2, r2, #3
 810917e:	3d03      	subs	r5, #3
 8109180:	45ac      	cmp	ip, r5
 8109182:	bf38      	it	cc
 8109184:	2200      	movcc	r2, #0
 8109186:	4413      	add	r3, r2
 8109188:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 810918c:	b17a      	cbz	r2, 81091ae <__mdiff+0x106>
 810918e:	6107      	str	r7, [r0, #16]
 8109190:	e7a4      	b.n	81090dc <__mdiff+0x34>
 8109192:	f856 8b04 	ldr.w	r8, [r6], #4
 8109196:	fa11 f288 	uxtah	r2, r1, r8
 810919a:	1414      	asrs	r4, r2, #16
 810919c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 81091a0:	b292      	uxth	r2, r2
 81091a2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 81091a6:	f84e 2b04 	str.w	r2, [lr], #4
 81091aa:	1421      	asrs	r1, r4, #16
 81091ac:	e7e0      	b.n	8109170 <__mdiff+0xc8>
 81091ae:	3f01      	subs	r7, #1
 81091b0:	e7ea      	b.n	8109188 <__mdiff+0xe0>
 81091b2:	bf00      	nop
 81091b4:	0810b911 	.word	0x0810b911
 81091b8:	0810b922 	.word	0x0810b922

081091bc <__ulp>:
 81091bc:	b082      	sub	sp, #8
 81091be:	ed8d 0b00 	vstr	d0, [sp]
 81091c2:	9a01      	ldr	r2, [sp, #4]
 81091c4:	4b0f      	ldr	r3, [pc, #60]	; (8109204 <__ulp+0x48>)
 81091c6:	4013      	ands	r3, r2
 81091c8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 81091cc:	2b00      	cmp	r3, #0
 81091ce:	dc08      	bgt.n	81091e2 <__ulp+0x26>
 81091d0:	425b      	negs	r3, r3
 81091d2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 81091d6:	ea4f 5223 	mov.w	r2, r3, asr #20
 81091da:	da04      	bge.n	81091e6 <__ulp+0x2a>
 81091dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 81091e0:	4113      	asrs	r3, r2
 81091e2:	2200      	movs	r2, #0
 81091e4:	e008      	b.n	81091f8 <__ulp+0x3c>
 81091e6:	f1a2 0314 	sub.w	r3, r2, #20
 81091ea:	2b1e      	cmp	r3, #30
 81091ec:	bfda      	itte	le
 81091ee:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 81091f2:	40da      	lsrle	r2, r3
 81091f4:	2201      	movgt	r2, #1
 81091f6:	2300      	movs	r3, #0
 81091f8:	4619      	mov	r1, r3
 81091fa:	4610      	mov	r0, r2
 81091fc:	ec41 0b10 	vmov	d0, r0, r1
 8109200:	b002      	add	sp, #8
 8109202:	4770      	bx	lr
 8109204:	7ff00000 	.word	0x7ff00000

08109208 <__b2d>:
 8109208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810920c:	6906      	ldr	r6, [r0, #16]
 810920e:	f100 0814 	add.w	r8, r0, #20
 8109212:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8109216:	1f37      	subs	r7, r6, #4
 8109218:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810921c:	4610      	mov	r0, r2
 810921e:	f7ff fd53 	bl	8108cc8 <__hi0bits>
 8109222:	f1c0 0320 	rsb	r3, r0, #32
 8109226:	280a      	cmp	r0, #10
 8109228:	600b      	str	r3, [r1, #0]
 810922a:	491b      	ldr	r1, [pc, #108]	; (8109298 <__b2d+0x90>)
 810922c:	dc15      	bgt.n	810925a <__b2d+0x52>
 810922e:	f1c0 0c0b 	rsb	ip, r0, #11
 8109232:	fa22 f30c 	lsr.w	r3, r2, ip
 8109236:	45b8      	cmp	r8, r7
 8109238:	ea43 0501 	orr.w	r5, r3, r1
 810923c:	bf34      	ite	cc
 810923e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8109242:	2300      	movcs	r3, #0
 8109244:	3015      	adds	r0, #21
 8109246:	fa02 f000 	lsl.w	r0, r2, r0
 810924a:	fa23 f30c 	lsr.w	r3, r3, ip
 810924e:	4303      	orrs	r3, r0
 8109250:	461c      	mov	r4, r3
 8109252:	ec45 4b10 	vmov	d0, r4, r5
 8109256:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810925a:	45b8      	cmp	r8, r7
 810925c:	bf3a      	itte	cc
 810925e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8109262:	f1a6 0708 	subcc.w	r7, r6, #8
 8109266:	2300      	movcs	r3, #0
 8109268:	380b      	subs	r0, #11
 810926a:	d012      	beq.n	8109292 <__b2d+0x8a>
 810926c:	f1c0 0120 	rsb	r1, r0, #32
 8109270:	fa23 f401 	lsr.w	r4, r3, r1
 8109274:	4082      	lsls	r2, r0
 8109276:	4322      	orrs	r2, r4
 8109278:	4547      	cmp	r7, r8
 810927a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 810927e:	bf8c      	ite	hi
 8109280:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8109284:	2200      	movls	r2, #0
 8109286:	4083      	lsls	r3, r0
 8109288:	40ca      	lsrs	r2, r1
 810928a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 810928e:	4313      	orrs	r3, r2
 8109290:	e7de      	b.n	8109250 <__b2d+0x48>
 8109292:	ea42 0501 	orr.w	r5, r2, r1
 8109296:	e7db      	b.n	8109250 <__b2d+0x48>
 8109298:	3ff00000 	.word	0x3ff00000

0810929c <__d2b>:
 810929c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 81092a0:	460f      	mov	r7, r1
 81092a2:	2101      	movs	r1, #1
 81092a4:	ec59 8b10 	vmov	r8, r9, d0
 81092a8:	4616      	mov	r6, r2
 81092aa:	f7ff fc1b 	bl	8108ae4 <_Balloc>
 81092ae:	4604      	mov	r4, r0
 81092b0:	b930      	cbnz	r0, 81092c0 <__d2b+0x24>
 81092b2:	4602      	mov	r2, r0
 81092b4:	4b24      	ldr	r3, [pc, #144]	; (8109348 <__d2b+0xac>)
 81092b6:	4825      	ldr	r0, [pc, #148]	; (810934c <__d2b+0xb0>)
 81092b8:	f240 310f 	movw	r1, #783	; 0x30f
 81092bc:	f001 fb68 	bl	810a990 <__assert_func>
 81092c0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 81092c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 81092c8:	bb2d      	cbnz	r5, 8109316 <__d2b+0x7a>
 81092ca:	9301      	str	r3, [sp, #4]
 81092cc:	f1b8 0300 	subs.w	r3, r8, #0
 81092d0:	d026      	beq.n	8109320 <__d2b+0x84>
 81092d2:	4668      	mov	r0, sp
 81092d4:	9300      	str	r3, [sp, #0]
 81092d6:	f7ff fd17 	bl	8108d08 <__lo0bits>
 81092da:	e9dd 1200 	ldrd	r1, r2, [sp]
 81092de:	b1e8      	cbz	r0, 810931c <__d2b+0x80>
 81092e0:	f1c0 0320 	rsb	r3, r0, #32
 81092e4:	fa02 f303 	lsl.w	r3, r2, r3
 81092e8:	430b      	orrs	r3, r1
 81092ea:	40c2      	lsrs	r2, r0
 81092ec:	6163      	str	r3, [r4, #20]
 81092ee:	9201      	str	r2, [sp, #4]
 81092f0:	9b01      	ldr	r3, [sp, #4]
 81092f2:	61a3      	str	r3, [r4, #24]
 81092f4:	2b00      	cmp	r3, #0
 81092f6:	bf14      	ite	ne
 81092f8:	2202      	movne	r2, #2
 81092fa:	2201      	moveq	r2, #1
 81092fc:	6122      	str	r2, [r4, #16]
 81092fe:	b1bd      	cbz	r5, 8109330 <__d2b+0x94>
 8109300:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8109304:	4405      	add	r5, r0
 8109306:	603d      	str	r5, [r7, #0]
 8109308:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810930c:	6030      	str	r0, [r6, #0]
 810930e:	4620      	mov	r0, r4
 8109310:	b003      	add	sp, #12
 8109312:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8109316:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810931a:	e7d6      	b.n	81092ca <__d2b+0x2e>
 810931c:	6161      	str	r1, [r4, #20]
 810931e:	e7e7      	b.n	81092f0 <__d2b+0x54>
 8109320:	a801      	add	r0, sp, #4
 8109322:	f7ff fcf1 	bl	8108d08 <__lo0bits>
 8109326:	9b01      	ldr	r3, [sp, #4]
 8109328:	6163      	str	r3, [r4, #20]
 810932a:	3020      	adds	r0, #32
 810932c:	2201      	movs	r2, #1
 810932e:	e7e5      	b.n	81092fc <__d2b+0x60>
 8109330:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8109334:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8109338:	6038      	str	r0, [r7, #0]
 810933a:	6918      	ldr	r0, [r3, #16]
 810933c:	f7ff fcc4 	bl	8108cc8 <__hi0bits>
 8109340:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8109344:	e7e2      	b.n	810930c <__d2b+0x70>
 8109346:	bf00      	nop
 8109348:	0810b911 	.word	0x0810b911
 810934c:	0810b922 	.word	0x0810b922

08109350 <__ratio>:
 8109350:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109354:	4688      	mov	r8, r1
 8109356:	4669      	mov	r1, sp
 8109358:	4681      	mov	r9, r0
 810935a:	f7ff ff55 	bl	8109208 <__b2d>
 810935e:	a901      	add	r1, sp, #4
 8109360:	4640      	mov	r0, r8
 8109362:	ec55 4b10 	vmov	r4, r5, d0
 8109366:	f7ff ff4f 	bl	8109208 <__b2d>
 810936a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810936e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8109372:	eba3 0c02 	sub.w	ip, r3, r2
 8109376:	e9dd 3200 	ldrd	r3, r2, [sp]
 810937a:	1a9b      	subs	r3, r3, r2
 810937c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8109380:	ec51 0b10 	vmov	r0, r1, d0
 8109384:	2b00      	cmp	r3, #0
 8109386:	bfd6      	itet	le
 8109388:	460a      	movle	r2, r1
 810938a:	462a      	movgt	r2, r5
 810938c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8109390:	468b      	mov	fp, r1
 8109392:	462f      	mov	r7, r5
 8109394:	bfd4      	ite	le
 8109396:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 810939a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810939e:	4620      	mov	r0, r4
 81093a0:	ee10 2a10 	vmov	r2, s0
 81093a4:	465b      	mov	r3, fp
 81093a6:	4639      	mov	r1, r7
 81093a8:	f7f7 fad8 	bl	810095c <__aeabi_ddiv>
 81093ac:	ec41 0b10 	vmov	d0, r0, r1
 81093b0:	b003      	add	sp, #12
 81093b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

081093b6 <__copybits>:
 81093b6:	3901      	subs	r1, #1
 81093b8:	b570      	push	{r4, r5, r6, lr}
 81093ba:	1149      	asrs	r1, r1, #5
 81093bc:	6914      	ldr	r4, [r2, #16]
 81093be:	3101      	adds	r1, #1
 81093c0:	f102 0314 	add.w	r3, r2, #20
 81093c4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 81093c8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 81093cc:	1f05      	subs	r5, r0, #4
 81093ce:	42a3      	cmp	r3, r4
 81093d0:	d30c      	bcc.n	81093ec <__copybits+0x36>
 81093d2:	1aa3      	subs	r3, r4, r2
 81093d4:	3b11      	subs	r3, #17
 81093d6:	f023 0303 	bic.w	r3, r3, #3
 81093da:	3211      	adds	r2, #17
 81093dc:	42a2      	cmp	r2, r4
 81093de:	bf88      	it	hi
 81093e0:	2300      	movhi	r3, #0
 81093e2:	4418      	add	r0, r3
 81093e4:	2300      	movs	r3, #0
 81093e6:	4288      	cmp	r0, r1
 81093e8:	d305      	bcc.n	81093f6 <__copybits+0x40>
 81093ea:	bd70      	pop	{r4, r5, r6, pc}
 81093ec:	f853 6b04 	ldr.w	r6, [r3], #4
 81093f0:	f845 6f04 	str.w	r6, [r5, #4]!
 81093f4:	e7eb      	b.n	81093ce <__copybits+0x18>
 81093f6:	f840 3b04 	str.w	r3, [r0], #4
 81093fa:	e7f4      	b.n	81093e6 <__copybits+0x30>

081093fc <__any_on>:
 81093fc:	f100 0214 	add.w	r2, r0, #20
 8109400:	6900      	ldr	r0, [r0, #16]
 8109402:	114b      	asrs	r3, r1, #5
 8109404:	4298      	cmp	r0, r3
 8109406:	b510      	push	{r4, lr}
 8109408:	db11      	blt.n	810942e <__any_on+0x32>
 810940a:	dd0a      	ble.n	8109422 <__any_on+0x26>
 810940c:	f011 011f 	ands.w	r1, r1, #31
 8109410:	d007      	beq.n	8109422 <__any_on+0x26>
 8109412:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8109416:	fa24 f001 	lsr.w	r0, r4, r1
 810941a:	fa00 f101 	lsl.w	r1, r0, r1
 810941e:	428c      	cmp	r4, r1
 8109420:	d10b      	bne.n	810943a <__any_on+0x3e>
 8109422:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8109426:	4293      	cmp	r3, r2
 8109428:	d803      	bhi.n	8109432 <__any_on+0x36>
 810942a:	2000      	movs	r0, #0
 810942c:	bd10      	pop	{r4, pc}
 810942e:	4603      	mov	r3, r0
 8109430:	e7f7      	b.n	8109422 <__any_on+0x26>
 8109432:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8109436:	2900      	cmp	r1, #0
 8109438:	d0f5      	beq.n	8109426 <__any_on+0x2a>
 810943a:	2001      	movs	r0, #1
 810943c:	e7f6      	b.n	810942c <__any_on+0x30>

0810943e <sulp>:
 810943e:	b570      	push	{r4, r5, r6, lr}
 8109440:	4604      	mov	r4, r0
 8109442:	460d      	mov	r5, r1
 8109444:	ec45 4b10 	vmov	d0, r4, r5
 8109448:	4616      	mov	r6, r2
 810944a:	f7ff feb7 	bl	81091bc <__ulp>
 810944e:	ec51 0b10 	vmov	r0, r1, d0
 8109452:	b17e      	cbz	r6, 8109474 <sulp+0x36>
 8109454:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8109458:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 810945c:	2b00      	cmp	r3, #0
 810945e:	dd09      	ble.n	8109474 <sulp+0x36>
 8109460:	051b      	lsls	r3, r3, #20
 8109462:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8109466:	2400      	movs	r4, #0
 8109468:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 810946c:	4622      	mov	r2, r4
 810946e:	462b      	mov	r3, r5
 8109470:	f7f7 f94a 	bl	8100708 <__aeabi_dmul>
 8109474:	bd70      	pop	{r4, r5, r6, pc}
	...

08109478 <_strtod_l>:
 8109478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810947c:	ed2d 8b02 	vpush	{d8}
 8109480:	b09b      	sub	sp, #108	; 0x6c
 8109482:	4604      	mov	r4, r0
 8109484:	9213      	str	r2, [sp, #76]	; 0x4c
 8109486:	2200      	movs	r2, #0
 8109488:	9216      	str	r2, [sp, #88]	; 0x58
 810948a:	460d      	mov	r5, r1
 810948c:	f04f 0800 	mov.w	r8, #0
 8109490:	f04f 0900 	mov.w	r9, #0
 8109494:	460a      	mov	r2, r1
 8109496:	9215      	str	r2, [sp, #84]	; 0x54
 8109498:	7811      	ldrb	r1, [r2, #0]
 810949a:	292b      	cmp	r1, #43	; 0x2b
 810949c:	d04c      	beq.n	8109538 <_strtod_l+0xc0>
 810949e:	d83a      	bhi.n	8109516 <_strtod_l+0x9e>
 81094a0:	290d      	cmp	r1, #13
 81094a2:	d834      	bhi.n	810950e <_strtod_l+0x96>
 81094a4:	2908      	cmp	r1, #8
 81094a6:	d834      	bhi.n	8109512 <_strtod_l+0x9a>
 81094a8:	2900      	cmp	r1, #0
 81094aa:	d03d      	beq.n	8109528 <_strtod_l+0xb0>
 81094ac:	2200      	movs	r2, #0
 81094ae:	920a      	str	r2, [sp, #40]	; 0x28
 81094b0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 81094b2:	7832      	ldrb	r2, [r6, #0]
 81094b4:	2a30      	cmp	r2, #48	; 0x30
 81094b6:	f040 80b4 	bne.w	8109622 <_strtod_l+0x1aa>
 81094ba:	7872      	ldrb	r2, [r6, #1]
 81094bc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 81094c0:	2a58      	cmp	r2, #88	; 0x58
 81094c2:	d170      	bne.n	81095a6 <_strtod_l+0x12e>
 81094c4:	9302      	str	r3, [sp, #8]
 81094c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81094c8:	9301      	str	r3, [sp, #4]
 81094ca:	ab16      	add	r3, sp, #88	; 0x58
 81094cc:	9300      	str	r3, [sp, #0]
 81094ce:	4a8e      	ldr	r2, [pc, #568]	; (8109708 <_strtod_l+0x290>)
 81094d0:	ab17      	add	r3, sp, #92	; 0x5c
 81094d2:	a915      	add	r1, sp, #84	; 0x54
 81094d4:	4620      	mov	r0, r4
 81094d6:	f001 faf7 	bl	810aac8 <__gethex>
 81094da:	f010 070f 	ands.w	r7, r0, #15
 81094de:	4605      	mov	r5, r0
 81094e0:	d005      	beq.n	81094ee <_strtod_l+0x76>
 81094e2:	2f06      	cmp	r7, #6
 81094e4:	d12a      	bne.n	810953c <_strtod_l+0xc4>
 81094e6:	3601      	adds	r6, #1
 81094e8:	2300      	movs	r3, #0
 81094ea:	9615      	str	r6, [sp, #84]	; 0x54
 81094ec:	930a      	str	r3, [sp, #40]	; 0x28
 81094ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 81094f0:	2b00      	cmp	r3, #0
 81094f2:	f040 857f 	bne.w	8109ff4 <_strtod_l+0xb7c>
 81094f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81094f8:	b1db      	cbz	r3, 8109532 <_strtod_l+0xba>
 81094fa:	4642      	mov	r2, r8
 81094fc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8109500:	ec43 2b10 	vmov	d0, r2, r3
 8109504:	b01b      	add	sp, #108	; 0x6c
 8109506:	ecbd 8b02 	vpop	{d8}
 810950a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810950e:	2920      	cmp	r1, #32
 8109510:	d1cc      	bne.n	81094ac <_strtod_l+0x34>
 8109512:	3201      	adds	r2, #1
 8109514:	e7bf      	b.n	8109496 <_strtod_l+0x1e>
 8109516:	292d      	cmp	r1, #45	; 0x2d
 8109518:	d1c8      	bne.n	81094ac <_strtod_l+0x34>
 810951a:	2101      	movs	r1, #1
 810951c:	910a      	str	r1, [sp, #40]	; 0x28
 810951e:	1c51      	adds	r1, r2, #1
 8109520:	9115      	str	r1, [sp, #84]	; 0x54
 8109522:	7852      	ldrb	r2, [r2, #1]
 8109524:	2a00      	cmp	r2, #0
 8109526:	d1c3      	bne.n	81094b0 <_strtod_l+0x38>
 8109528:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 810952a:	9515      	str	r5, [sp, #84]	; 0x54
 810952c:	2b00      	cmp	r3, #0
 810952e:	f040 855f 	bne.w	8109ff0 <_strtod_l+0xb78>
 8109532:	4642      	mov	r2, r8
 8109534:	464b      	mov	r3, r9
 8109536:	e7e3      	b.n	8109500 <_strtod_l+0x88>
 8109538:	2100      	movs	r1, #0
 810953a:	e7ef      	b.n	810951c <_strtod_l+0xa4>
 810953c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 810953e:	b13a      	cbz	r2, 8109550 <_strtod_l+0xd8>
 8109540:	2135      	movs	r1, #53	; 0x35
 8109542:	a818      	add	r0, sp, #96	; 0x60
 8109544:	f7ff ff37 	bl	81093b6 <__copybits>
 8109548:	9916      	ldr	r1, [sp, #88]	; 0x58
 810954a:	4620      	mov	r0, r4
 810954c:	f7ff fb0a 	bl	8108b64 <_Bfree>
 8109550:	3f01      	subs	r7, #1
 8109552:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8109554:	2f04      	cmp	r7, #4
 8109556:	d806      	bhi.n	8109566 <_strtod_l+0xee>
 8109558:	e8df f007 	tbb	[pc, r7]
 810955c:	201d0314 	.word	0x201d0314
 8109560:	14          	.byte	0x14
 8109561:	00          	.byte	0x00
 8109562:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8109566:	05e9      	lsls	r1, r5, #23
 8109568:	bf48      	it	mi
 810956a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 810956e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8109572:	0d1b      	lsrs	r3, r3, #20
 8109574:	051b      	lsls	r3, r3, #20
 8109576:	2b00      	cmp	r3, #0
 8109578:	d1b9      	bne.n	81094ee <_strtod_l+0x76>
 810957a:	f7fe faf5 	bl	8107b68 <__errno>
 810957e:	2322      	movs	r3, #34	; 0x22
 8109580:	6003      	str	r3, [r0, #0]
 8109582:	e7b4      	b.n	81094ee <_strtod_l+0x76>
 8109584:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8109588:	f202 4233 	addw	r2, r2, #1075	; 0x433
 810958c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8109590:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8109594:	e7e7      	b.n	8109566 <_strtod_l+0xee>
 8109596:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8109710 <_strtod_l+0x298>
 810959a:	e7e4      	b.n	8109566 <_strtod_l+0xee>
 810959c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 81095a0:	f04f 38ff 	mov.w	r8, #4294967295
 81095a4:	e7df      	b.n	8109566 <_strtod_l+0xee>
 81095a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 81095a8:	1c5a      	adds	r2, r3, #1
 81095aa:	9215      	str	r2, [sp, #84]	; 0x54
 81095ac:	785b      	ldrb	r3, [r3, #1]
 81095ae:	2b30      	cmp	r3, #48	; 0x30
 81095b0:	d0f9      	beq.n	81095a6 <_strtod_l+0x12e>
 81095b2:	2b00      	cmp	r3, #0
 81095b4:	d09b      	beq.n	81094ee <_strtod_l+0x76>
 81095b6:	2301      	movs	r3, #1
 81095b8:	f04f 0a00 	mov.w	sl, #0
 81095bc:	9304      	str	r3, [sp, #16]
 81095be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 81095c0:	930b      	str	r3, [sp, #44]	; 0x2c
 81095c2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 81095c6:	46d3      	mov	fp, sl
 81095c8:	220a      	movs	r2, #10
 81095ca:	9815      	ldr	r0, [sp, #84]	; 0x54
 81095cc:	7806      	ldrb	r6, [r0, #0]
 81095ce:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 81095d2:	b2d9      	uxtb	r1, r3
 81095d4:	2909      	cmp	r1, #9
 81095d6:	d926      	bls.n	8109626 <_strtod_l+0x1ae>
 81095d8:	494c      	ldr	r1, [pc, #304]	; (810970c <_strtod_l+0x294>)
 81095da:	2201      	movs	r2, #1
 81095dc:	f001 f98c 	bl	810a8f8 <strncmp>
 81095e0:	2800      	cmp	r0, #0
 81095e2:	d030      	beq.n	8109646 <_strtod_l+0x1ce>
 81095e4:	2000      	movs	r0, #0
 81095e6:	4632      	mov	r2, r6
 81095e8:	9005      	str	r0, [sp, #20]
 81095ea:	465e      	mov	r6, fp
 81095ec:	4603      	mov	r3, r0
 81095ee:	2a65      	cmp	r2, #101	; 0x65
 81095f0:	d001      	beq.n	81095f6 <_strtod_l+0x17e>
 81095f2:	2a45      	cmp	r2, #69	; 0x45
 81095f4:	d113      	bne.n	810961e <_strtod_l+0x1a6>
 81095f6:	b91e      	cbnz	r6, 8109600 <_strtod_l+0x188>
 81095f8:	9a04      	ldr	r2, [sp, #16]
 81095fa:	4302      	orrs	r2, r0
 81095fc:	d094      	beq.n	8109528 <_strtod_l+0xb0>
 81095fe:	2600      	movs	r6, #0
 8109600:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8109602:	1c6a      	adds	r2, r5, #1
 8109604:	9215      	str	r2, [sp, #84]	; 0x54
 8109606:	786a      	ldrb	r2, [r5, #1]
 8109608:	2a2b      	cmp	r2, #43	; 0x2b
 810960a:	d074      	beq.n	81096f6 <_strtod_l+0x27e>
 810960c:	2a2d      	cmp	r2, #45	; 0x2d
 810960e:	d078      	beq.n	8109702 <_strtod_l+0x28a>
 8109610:	f04f 0c00 	mov.w	ip, #0
 8109614:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8109618:	2909      	cmp	r1, #9
 810961a:	d97f      	bls.n	810971c <_strtod_l+0x2a4>
 810961c:	9515      	str	r5, [sp, #84]	; 0x54
 810961e:	2700      	movs	r7, #0
 8109620:	e09e      	b.n	8109760 <_strtod_l+0x2e8>
 8109622:	2300      	movs	r3, #0
 8109624:	e7c8      	b.n	81095b8 <_strtod_l+0x140>
 8109626:	f1bb 0f08 	cmp.w	fp, #8
 810962a:	bfd8      	it	le
 810962c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 810962e:	f100 0001 	add.w	r0, r0, #1
 8109632:	bfda      	itte	le
 8109634:	fb02 3301 	mlale	r3, r2, r1, r3
 8109638:	9309      	strle	r3, [sp, #36]	; 0x24
 810963a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 810963e:	f10b 0b01 	add.w	fp, fp, #1
 8109642:	9015      	str	r0, [sp, #84]	; 0x54
 8109644:	e7c1      	b.n	81095ca <_strtod_l+0x152>
 8109646:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8109648:	1c5a      	adds	r2, r3, #1
 810964a:	9215      	str	r2, [sp, #84]	; 0x54
 810964c:	785a      	ldrb	r2, [r3, #1]
 810964e:	f1bb 0f00 	cmp.w	fp, #0
 8109652:	d037      	beq.n	81096c4 <_strtod_l+0x24c>
 8109654:	9005      	str	r0, [sp, #20]
 8109656:	465e      	mov	r6, fp
 8109658:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 810965c:	2b09      	cmp	r3, #9
 810965e:	d912      	bls.n	8109686 <_strtod_l+0x20e>
 8109660:	2301      	movs	r3, #1
 8109662:	e7c4      	b.n	81095ee <_strtod_l+0x176>
 8109664:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8109666:	1c5a      	adds	r2, r3, #1
 8109668:	9215      	str	r2, [sp, #84]	; 0x54
 810966a:	785a      	ldrb	r2, [r3, #1]
 810966c:	3001      	adds	r0, #1
 810966e:	2a30      	cmp	r2, #48	; 0x30
 8109670:	d0f8      	beq.n	8109664 <_strtod_l+0x1ec>
 8109672:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8109676:	2b08      	cmp	r3, #8
 8109678:	f200 84c1 	bhi.w	8109ffe <_strtod_l+0xb86>
 810967c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810967e:	9005      	str	r0, [sp, #20]
 8109680:	2000      	movs	r0, #0
 8109682:	930b      	str	r3, [sp, #44]	; 0x2c
 8109684:	4606      	mov	r6, r0
 8109686:	3a30      	subs	r2, #48	; 0x30
 8109688:	f100 0301 	add.w	r3, r0, #1
 810968c:	d014      	beq.n	81096b8 <_strtod_l+0x240>
 810968e:	9905      	ldr	r1, [sp, #20]
 8109690:	4419      	add	r1, r3
 8109692:	9105      	str	r1, [sp, #20]
 8109694:	4633      	mov	r3, r6
 8109696:	eb00 0c06 	add.w	ip, r0, r6
 810969a:	210a      	movs	r1, #10
 810969c:	4563      	cmp	r3, ip
 810969e:	d113      	bne.n	81096c8 <_strtod_l+0x250>
 81096a0:	1833      	adds	r3, r6, r0
 81096a2:	2b08      	cmp	r3, #8
 81096a4:	f106 0601 	add.w	r6, r6, #1
 81096a8:	4406      	add	r6, r0
 81096aa:	dc1a      	bgt.n	81096e2 <_strtod_l+0x26a>
 81096ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 81096ae:	230a      	movs	r3, #10
 81096b0:	fb03 2301 	mla	r3, r3, r1, r2
 81096b4:	9309      	str	r3, [sp, #36]	; 0x24
 81096b6:	2300      	movs	r3, #0
 81096b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 81096ba:	1c51      	adds	r1, r2, #1
 81096bc:	9115      	str	r1, [sp, #84]	; 0x54
 81096be:	7852      	ldrb	r2, [r2, #1]
 81096c0:	4618      	mov	r0, r3
 81096c2:	e7c9      	b.n	8109658 <_strtod_l+0x1e0>
 81096c4:	4658      	mov	r0, fp
 81096c6:	e7d2      	b.n	810966e <_strtod_l+0x1f6>
 81096c8:	2b08      	cmp	r3, #8
 81096ca:	f103 0301 	add.w	r3, r3, #1
 81096ce:	dc03      	bgt.n	81096d8 <_strtod_l+0x260>
 81096d0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 81096d2:	434f      	muls	r7, r1
 81096d4:	9709      	str	r7, [sp, #36]	; 0x24
 81096d6:	e7e1      	b.n	810969c <_strtod_l+0x224>
 81096d8:	2b10      	cmp	r3, #16
 81096da:	bfd8      	it	le
 81096dc:	fb01 fa0a 	mulle.w	sl, r1, sl
 81096e0:	e7dc      	b.n	810969c <_strtod_l+0x224>
 81096e2:	2e10      	cmp	r6, #16
 81096e4:	bfdc      	itt	le
 81096e6:	230a      	movle	r3, #10
 81096e8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 81096ec:	e7e3      	b.n	81096b6 <_strtod_l+0x23e>
 81096ee:	2300      	movs	r3, #0
 81096f0:	9305      	str	r3, [sp, #20]
 81096f2:	2301      	movs	r3, #1
 81096f4:	e780      	b.n	81095f8 <_strtod_l+0x180>
 81096f6:	f04f 0c00 	mov.w	ip, #0
 81096fa:	1caa      	adds	r2, r5, #2
 81096fc:	9215      	str	r2, [sp, #84]	; 0x54
 81096fe:	78aa      	ldrb	r2, [r5, #2]
 8109700:	e788      	b.n	8109614 <_strtod_l+0x19c>
 8109702:	f04f 0c01 	mov.w	ip, #1
 8109706:	e7f8      	b.n	81096fa <_strtod_l+0x282>
 8109708:	0810ba80 	.word	0x0810ba80
 810970c:	0810ba7c 	.word	0x0810ba7c
 8109710:	7ff00000 	.word	0x7ff00000
 8109714:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8109716:	1c51      	adds	r1, r2, #1
 8109718:	9115      	str	r1, [sp, #84]	; 0x54
 810971a:	7852      	ldrb	r2, [r2, #1]
 810971c:	2a30      	cmp	r2, #48	; 0x30
 810971e:	d0f9      	beq.n	8109714 <_strtod_l+0x29c>
 8109720:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8109724:	2908      	cmp	r1, #8
 8109726:	f63f af7a 	bhi.w	810961e <_strtod_l+0x1a6>
 810972a:	3a30      	subs	r2, #48	; 0x30
 810972c:	9208      	str	r2, [sp, #32]
 810972e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8109730:	920c      	str	r2, [sp, #48]	; 0x30
 8109732:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8109734:	1c57      	adds	r7, r2, #1
 8109736:	9715      	str	r7, [sp, #84]	; 0x54
 8109738:	7852      	ldrb	r2, [r2, #1]
 810973a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 810973e:	f1be 0f09 	cmp.w	lr, #9
 8109742:	d938      	bls.n	81097b6 <_strtod_l+0x33e>
 8109744:	990c      	ldr	r1, [sp, #48]	; 0x30
 8109746:	1a7f      	subs	r7, r7, r1
 8109748:	2f08      	cmp	r7, #8
 810974a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 810974e:	dc03      	bgt.n	8109758 <_strtod_l+0x2e0>
 8109750:	9908      	ldr	r1, [sp, #32]
 8109752:	428f      	cmp	r7, r1
 8109754:	bfa8      	it	ge
 8109756:	460f      	movge	r7, r1
 8109758:	f1bc 0f00 	cmp.w	ip, #0
 810975c:	d000      	beq.n	8109760 <_strtod_l+0x2e8>
 810975e:	427f      	negs	r7, r7
 8109760:	2e00      	cmp	r6, #0
 8109762:	d14f      	bne.n	8109804 <_strtod_l+0x38c>
 8109764:	9904      	ldr	r1, [sp, #16]
 8109766:	4301      	orrs	r1, r0
 8109768:	f47f aec1 	bne.w	81094ee <_strtod_l+0x76>
 810976c:	2b00      	cmp	r3, #0
 810976e:	f47f aedb 	bne.w	8109528 <_strtod_l+0xb0>
 8109772:	2a69      	cmp	r2, #105	; 0x69
 8109774:	d029      	beq.n	81097ca <_strtod_l+0x352>
 8109776:	dc26      	bgt.n	81097c6 <_strtod_l+0x34e>
 8109778:	2a49      	cmp	r2, #73	; 0x49
 810977a:	d026      	beq.n	81097ca <_strtod_l+0x352>
 810977c:	2a4e      	cmp	r2, #78	; 0x4e
 810977e:	f47f aed3 	bne.w	8109528 <_strtod_l+0xb0>
 8109782:	499b      	ldr	r1, [pc, #620]	; (81099f0 <_strtod_l+0x578>)
 8109784:	a815      	add	r0, sp, #84	; 0x54
 8109786:	f001 fbdf 	bl	810af48 <__match>
 810978a:	2800      	cmp	r0, #0
 810978c:	f43f aecc 	beq.w	8109528 <_strtod_l+0xb0>
 8109790:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8109792:	781b      	ldrb	r3, [r3, #0]
 8109794:	2b28      	cmp	r3, #40	; 0x28
 8109796:	d12f      	bne.n	81097f8 <_strtod_l+0x380>
 8109798:	4996      	ldr	r1, [pc, #600]	; (81099f4 <_strtod_l+0x57c>)
 810979a:	aa18      	add	r2, sp, #96	; 0x60
 810979c:	a815      	add	r0, sp, #84	; 0x54
 810979e:	f001 fbe7 	bl	810af70 <__hexnan>
 81097a2:	2805      	cmp	r0, #5
 81097a4:	d128      	bne.n	81097f8 <_strtod_l+0x380>
 81097a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 81097a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 81097ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 81097b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 81097b4:	e69b      	b.n	81094ee <_strtod_l+0x76>
 81097b6:	9f08      	ldr	r7, [sp, #32]
 81097b8:	210a      	movs	r1, #10
 81097ba:	fb01 2107 	mla	r1, r1, r7, r2
 81097be:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 81097c2:	9208      	str	r2, [sp, #32]
 81097c4:	e7b5      	b.n	8109732 <_strtod_l+0x2ba>
 81097c6:	2a6e      	cmp	r2, #110	; 0x6e
 81097c8:	e7d9      	b.n	810977e <_strtod_l+0x306>
 81097ca:	498b      	ldr	r1, [pc, #556]	; (81099f8 <_strtod_l+0x580>)
 81097cc:	a815      	add	r0, sp, #84	; 0x54
 81097ce:	f001 fbbb 	bl	810af48 <__match>
 81097d2:	2800      	cmp	r0, #0
 81097d4:	f43f aea8 	beq.w	8109528 <_strtod_l+0xb0>
 81097d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 81097da:	4988      	ldr	r1, [pc, #544]	; (81099fc <_strtod_l+0x584>)
 81097dc:	3b01      	subs	r3, #1
 81097de:	a815      	add	r0, sp, #84	; 0x54
 81097e0:	9315      	str	r3, [sp, #84]	; 0x54
 81097e2:	f001 fbb1 	bl	810af48 <__match>
 81097e6:	b910      	cbnz	r0, 81097ee <_strtod_l+0x376>
 81097e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 81097ea:	3301      	adds	r3, #1
 81097ec:	9315      	str	r3, [sp, #84]	; 0x54
 81097ee:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8109a0c <_strtod_l+0x594>
 81097f2:	f04f 0800 	mov.w	r8, #0
 81097f6:	e67a      	b.n	81094ee <_strtod_l+0x76>
 81097f8:	4881      	ldr	r0, [pc, #516]	; (8109a00 <_strtod_l+0x588>)
 81097fa:	f001 f8c1 	bl	810a980 <nan>
 81097fe:	ec59 8b10 	vmov	r8, r9, d0
 8109802:	e674      	b.n	81094ee <_strtod_l+0x76>
 8109804:	9b05      	ldr	r3, [sp, #20]
 8109806:	9809      	ldr	r0, [sp, #36]	; 0x24
 8109808:	1afb      	subs	r3, r7, r3
 810980a:	f1bb 0f00 	cmp.w	fp, #0
 810980e:	bf08      	it	eq
 8109810:	46b3      	moveq	fp, r6
 8109812:	2e10      	cmp	r6, #16
 8109814:	9308      	str	r3, [sp, #32]
 8109816:	4635      	mov	r5, r6
 8109818:	bfa8      	it	ge
 810981a:	2510      	movge	r5, #16
 810981c:	f7f6 fefa 	bl	8100614 <__aeabi_ui2d>
 8109820:	2e09      	cmp	r6, #9
 8109822:	4680      	mov	r8, r0
 8109824:	4689      	mov	r9, r1
 8109826:	dd13      	ble.n	8109850 <_strtod_l+0x3d8>
 8109828:	4b76      	ldr	r3, [pc, #472]	; (8109a04 <_strtod_l+0x58c>)
 810982a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 810982e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8109832:	f7f6 ff69 	bl	8100708 <__aeabi_dmul>
 8109836:	4680      	mov	r8, r0
 8109838:	4650      	mov	r0, sl
 810983a:	4689      	mov	r9, r1
 810983c:	f7f6 feea 	bl	8100614 <__aeabi_ui2d>
 8109840:	4602      	mov	r2, r0
 8109842:	460b      	mov	r3, r1
 8109844:	4640      	mov	r0, r8
 8109846:	4649      	mov	r1, r9
 8109848:	f7f6 fda8 	bl	810039c <__adddf3>
 810984c:	4680      	mov	r8, r0
 810984e:	4689      	mov	r9, r1
 8109850:	2e0f      	cmp	r6, #15
 8109852:	dc38      	bgt.n	81098c6 <_strtod_l+0x44e>
 8109854:	9b08      	ldr	r3, [sp, #32]
 8109856:	2b00      	cmp	r3, #0
 8109858:	f43f ae49 	beq.w	81094ee <_strtod_l+0x76>
 810985c:	dd24      	ble.n	81098a8 <_strtod_l+0x430>
 810985e:	2b16      	cmp	r3, #22
 8109860:	dc0b      	bgt.n	810987a <_strtod_l+0x402>
 8109862:	4968      	ldr	r1, [pc, #416]	; (8109a04 <_strtod_l+0x58c>)
 8109864:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8109868:	e9d1 0100 	ldrd	r0, r1, [r1]
 810986c:	4642      	mov	r2, r8
 810986e:	464b      	mov	r3, r9
 8109870:	f7f6 ff4a 	bl	8100708 <__aeabi_dmul>
 8109874:	4680      	mov	r8, r0
 8109876:	4689      	mov	r9, r1
 8109878:	e639      	b.n	81094ee <_strtod_l+0x76>
 810987a:	9a08      	ldr	r2, [sp, #32]
 810987c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8109880:	4293      	cmp	r3, r2
 8109882:	db20      	blt.n	81098c6 <_strtod_l+0x44e>
 8109884:	4c5f      	ldr	r4, [pc, #380]	; (8109a04 <_strtod_l+0x58c>)
 8109886:	f1c6 060f 	rsb	r6, r6, #15
 810988a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 810988e:	4642      	mov	r2, r8
 8109890:	464b      	mov	r3, r9
 8109892:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109896:	f7f6 ff37 	bl	8100708 <__aeabi_dmul>
 810989a:	9b08      	ldr	r3, [sp, #32]
 810989c:	1b9e      	subs	r6, r3, r6
 810989e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 81098a2:	e9d4 2300 	ldrd	r2, r3, [r4]
 81098a6:	e7e3      	b.n	8109870 <_strtod_l+0x3f8>
 81098a8:	9b08      	ldr	r3, [sp, #32]
 81098aa:	3316      	adds	r3, #22
 81098ac:	db0b      	blt.n	81098c6 <_strtod_l+0x44e>
 81098ae:	9b05      	ldr	r3, [sp, #20]
 81098b0:	1bdf      	subs	r7, r3, r7
 81098b2:	4b54      	ldr	r3, [pc, #336]	; (8109a04 <_strtod_l+0x58c>)
 81098b4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 81098b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 81098bc:	4640      	mov	r0, r8
 81098be:	4649      	mov	r1, r9
 81098c0:	f7f7 f84c 	bl	810095c <__aeabi_ddiv>
 81098c4:	e7d6      	b.n	8109874 <_strtod_l+0x3fc>
 81098c6:	9b08      	ldr	r3, [sp, #32]
 81098c8:	1b75      	subs	r5, r6, r5
 81098ca:	441d      	add	r5, r3
 81098cc:	2d00      	cmp	r5, #0
 81098ce:	dd70      	ble.n	81099b2 <_strtod_l+0x53a>
 81098d0:	f015 030f 	ands.w	r3, r5, #15
 81098d4:	d00a      	beq.n	81098ec <_strtod_l+0x474>
 81098d6:	494b      	ldr	r1, [pc, #300]	; (8109a04 <_strtod_l+0x58c>)
 81098d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 81098dc:	4642      	mov	r2, r8
 81098de:	464b      	mov	r3, r9
 81098e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 81098e4:	f7f6 ff10 	bl	8100708 <__aeabi_dmul>
 81098e8:	4680      	mov	r8, r0
 81098ea:	4689      	mov	r9, r1
 81098ec:	f035 050f 	bics.w	r5, r5, #15
 81098f0:	d04d      	beq.n	810998e <_strtod_l+0x516>
 81098f2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 81098f6:	dd22      	ble.n	810993e <_strtod_l+0x4c6>
 81098f8:	2500      	movs	r5, #0
 81098fa:	46ab      	mov	fp, r5
 81098fc:	9509      	str	r5, [sp, #36]	; 0x24
 81098fe:	9505      	str	r5, [sp, #20]
 8109900:	2322      	movs	r3, #34	; 0x22
 8109902:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8109a0c <_strtod_l+0x594>
 8109906:	6023      	str	r3, [r4, #0]
 8109908:	f04f 0800 	mov.w	r8, #0
 810990c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810990e:	2b00      	cmp	r3, #0
 8109910:	f43f aded 	beq.w	81094ee <_strtod_l+0x76>
 8109914:	9916      	ldr	r1, [sp, #88]	; 0x58
 8109916:	4620      	mov	r0, r4
 8109918:	f7ff f924 	bl	8108b64 <_Bfree>
 810991c:	9905      	ldr	r1, [sp, #20]
 810991e:	4620      	mov	r0, r4
 8109920:	f7ff f920 	bl	8108b64 <_Bfree>
 8109924:	4659      	mov	r1, fp
 8109926:	4620      	mov	r0, r4
 8109928:	f7ff f91c 	bl	8108b64 <_Bfree>
 810992c:	9909      	ldr	r1, [sp, #36]	; 0x24
 810992e:	4620      	mov	r0, r4
 8109930:	f7ff f918 	bl	8108b64 <_Bfree>
 8109934:	4629      	mov	r1, r5
 8109936:	4620      	mov	r0, r4
 8109938:	f7ff f914 	bl	8108b64 <_Bfree>
 810993c:	e5d7      	b.n	81094ee <_strtod_l+0x76>
 810993e:	4b32      	ldr	r3, [pc, #200]	; (8109a08 <_strtod_l+0x590>)
 8109940:	9304      	str	r3, [sp, #16]
 8109942:	2300      	movs	r3, #0
 8109944:	112d      	asrs	r5, r5, #4
 8109946:	4640      	mov	r0, r8
 8109948:	4649      	mov	r1, r9
 810994a:	469a      	mov	sl, r3
 810994c:	2d01      	cmp	r5, #1
 810994e:	dc21      	bgt.n	8109994 <_strtod_l+0x51c>
 8109950:	b10b      	cbz	r3, 8109956 <_strtod_l+0x4de>
 8109952:	4680      	mov	r8, r0
 8109954:	4689      	mov	r9, r1
 8109956:	492c      	ldr	r1, [pc, #176]	; (8109a08 <_strtod_l+0x590>)
 8109958:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 810995c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8109960:	4642      	mov	r2, r8
 8109962:	464b      	mov	r3, r9
 8109964:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109968:	f7f6 fece 	bl	8100708 <__aeabi_dmul>
 810996c:	4b27      	ldr	r3, [pc, #156]	; (8109a0c <_strtod_l+0x594>)
 810996e:	460a      	mov	r2, r1
 8109970:	400b      	ands	r3, r1
 8109972:	4927      	ldr	r1, [pc, #156]	; (8109a10 <_strtod_l+0x598>)
 8109974:	428b      	cmp	r3, r1
 8109976:	4680      	mov	r8, r0
 8109978:	d8be      	bhi.n	81098f8 <_strtod_l+0x480>
 810997a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 810997e:	428b      	cmp	r3, r1
 8109980:	bf86      	itte	hi
 8109982:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8109a14 <_strtod_l+0x59c>
 8109986:	f04f 38ff 	movhi.w	r8, #4294967295
 810998a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 810998e:	2300      	movs	r3, #0
 8109990:	9304      	str	r3, [sp, #16]
 8109992:	e07b      	b.n	8109a8c <_strtod_l+0x614>
 8109994:	07ea      	lsls	r2, r5, #31
 8109996:	d505      	bpl.n	81099a4 <_strtod_l+0x52c>
 8109998:	9b04      	ldr	r3, [sp, #16]
 810999a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810999e:	f7f6 feb3 	bl	8100708 <__aeabi_dmul>
 81099a2:	2301      	movs	r3, #1
 81099a4:	9a04      	ldr	r2, [sp, #16]
 81099a6:	3208      	adds	r2, #8
 81099a8:	f10a 0a01 	add.w	sl, sl, #1
 81099ac:	106d      	asrs	r5, r5, #1
 81099ae:	9204      	str	r2, [sp, #16]
 81099b0:	e7cc      	b.n	810994c <_strtod_l+0x4d4>
 81099b2:	d0ec      	beq.n	810998e <_strtod_l+0x516>
 81099b4:	426d      	negs	r5, r5
 81099b6:	f015 020f 	ands.w	r2, r5, #15
 81099ba:	d00a      	beq.n	81099d2 <_strtod_l+0x55a>
 81099bc:	4b11      	ldr	r3, [pc, #68]	; (8109a04 <_strtod_l+0x58c>)
 81099be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 81099c2:	4640      	mov	r0, r8
 81099c4:	4649      	mov	r1, r9
 81099c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81099ca:	f7f6 ffc7 	bl	810095c <__aeabi_ddiv>
 81099ce:	4680      	mov	r8, r0
 81099d0:	4689      	mov	r9, r1
 81099d2:	112d      	asrs	r5, r5, #4
 81099d4:	d0db      	beq.n	810998e <_strtod_l+0x516>
 81099d6:	2d1f      	cmp	r5, #31
 81099d8:	dd1e      	ble.n	8109a18 <_strtod_l+0x5a0>
 81099da:	2500      	movs	r5, #0
 81099dc:	46ab      	mov	fp, r5
 81099de:	9509      	str	r5, [sp, #36]	; 0x24
 81099e0:	9505      	str	r5, [sp, #20]
 81099e2:	2322      	movs	r3, #34	; 0x22
 81099e4:	f04f 0800 	mov.w	r8, #0
 81099e8:	f04f 0900 	mov.w	r9, #0
 81099ec:	6023      	str	r3, [r4, #0]
 81099ee:	e78d      	b.n	810990c <_strtod_l+0x494>
 81099f0:	0810b869 	.word	0x0810b869
 81099f4:	0810ba94 	.word	0x0810ba94
 81099f8:	0810b861 	.word	0x0810b861
 81099fc:	0810b898 	.word	0x0810b898
 8109a00:	0810bc25 	.word	0x0810bc25
 8109a04:	0810b9a8 	.word	0x0810b9a8
 8109a08:	0810b980 	.word	0x0810b980
 8109a0c:	7ff00000 	.word	0x7ff00000
 8109a10:	7ca00000 	.word	0x7ca00000
 8109a14:	7fefffff 	.word	0x7fefffff
 8109a18:	f015 0310 	ands.w	r3, r5, #16
 8109a1c:	bf18      	it	ne
 8109a1e:	236a      	movne	r3, #106	; 0x6a
 8109a20:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8109dc4 <_strtod_l+0x94c>
 8109a24:	9304      	str	r3, [sp, #16]
 8109a26:	4640      	mov	r0, r8
 8109a28:	4649      	mov	r1, r9
 8109a2a:	2300      	movs	r3, #0
 8109a2c:	07ea      	lsls	r2, r5, #31
 8109a2e:	d504      	bpl.n	8109a3a <_strtod_l+0x5c2>
 8109a30:	e9da 2300 	ldrd	r2, r3, [sl]
 8109a34:	f7f6 fe68 	bl	8100708 <__aeabi_dmul>
 8109a38:	2301      	movs	r3, #1
 8109a3a:	106d      	asrs	r5, r5, #1
 8109a3c:	f10a 0a08 	add.w	sl, sl, #8
 8109a40:	d1f4      	bne.n	8109a2c <_strtod_l+0x5b4>
 8109a42:	b10b      	cbz	r3, 8109a48 <_strtod_l+0x5d0>
 8109a44:	4680      	mov	r8, r0
 8109a46:	4689      	mov	r9, r1
 8109a48:	9b04      	ldr	r3, [sp, #16]
 8109a4a:	b1bb      	cbz	r3, 8109a7c <_strtod_l+0x604>
 8109a4c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8109a50:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8109a54:	2b00      	cmp	r3, #0
 8109a56:	4649      	mov	r1, r9
 8109a58:	dd10      	ble.n	8109a7c <_strtod_l+0x604>
 8109a5a:	2b1f      	cmp	r3, #31
 8109a5c:	f340 811e 	ble.w	8109c9c <_strtod_l+0x824>
 8109a60:	2b34      	cmp	r3, #52	; 0x34
 8109a62:	bfde      	ittt	le
 8109a64:	f04f 33ff 	movle.w	r3, #4294967295
 8109a68:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8109a6c:	4093      	lslle	r3, r2
 8109a6e:	f04f 0800 	mov.w	r8, #0
 8109a72:	bfcc      	ite	gt
 8109a74:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8109a78:	ea03 0901 	andle.w	r9, r3, r1
 8109a7c:	2200      	movs	r2, #0
 8109a7e:	2300      	movs	r3, #0
 8109a80:	4640      	mov	r0, r8
 8109a82:	4649      	mov	r1, r9
 8109a84:	f7f7 f8a8 	bl	8100bd8 <__aeabi_dcmpeq>
 8109a88:	2800      	cmp	r0, #0
 8109a8a:	d1a6      	bne.n	81099da <_strtod_l+0x562>
 8109a8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109a8e:	9300      	str	r3, [sp, #0]
 8109a90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8109a92:	4633      	mov	r3, r6
 8109a94:	465a      	mov	r2, fp
 8109a96:	4620      	mov	r0, r4
 8109a98:	f7ff f8cc 	bl	8108c34 <__s2b>
 8109a9c:	9009      	str	r0, [sp, #36]	; 0x24
 8109a9e:	2800      	cmp	r0, #0
 8109aa0:	f43f af2a 	beq.w	81098f8 <_strtod_l+0x480>
 8109aa4:	9a08      	ldr	r2, [sp, #32]
 8109aa6:	9b05      	ldr	r3, [sp, #20]
 8109aa8:	2a00      	cmp	r2, #0
 8109aaa:	eba3 0307 	sub.w	r3, r3, r7
 8109aae:	bfa8      	it	ge
 8109ab0:	2300      	movge	r3, #0
 8109ab2:	930c      	str	r3, [sp, #48]	; 0x30
 8109ab4:	2500      	movs	r5, #0
 8109ab6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8109aba:	9312      	str	r3, [sp, #72]	; 0x48
 8109abc:	46ab      	mov	fp, r5
 8109abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109ac0:	4620      	mov	r0, r4
 8109ac2:	6859      	ldr	r1, [r3, #4]
 8109ac4:	f7ff f80e 	bl	8108ae4 <_Balloc>
 8109ac8:	9005      	str	r0, [sp, #20]
 8109aca:	2800      	cmp	r0, #0
 8109acc:	f43f af18 	beq.w	8109900 <_strtod_l+0x488>
 8109ad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109ad2:	691a      	ldr	r2, [r3, #16]
 8109ad4:	3202      	adds	r2, #2
 8109ad6:	f103 010c 	add.w	r1, r3, #12
 8109ada:	0092      	lsls	r2, r2, #2
 8109adc:	300c      	adds	r0, #12
 8109ade:	f7fe f870 	bl	8107bc2 <memcpy>
 8109ae2:	ec49 8b10 	vmov	d0, r8, r9
 8109ae6:	aa18      	add	r2, sp, #96	; 0x60
 8109ae8:	a917      	add	r1, sp, #92	; 0x5c
 8109aea:	4620      	mov	r0, r4
 8109aec:	f7ff fbd6 	bl	810929c <__d2b>
 8109af0:	ec49 8b18 	vmov	d8, r8, r9
 8109af4:	9016      	str	r0, [sp, #88]	; 0x58
 8109af6:	2800      	cmp	r0, #0
 8109af8:	f43f af02 	beq.w	8109900 <_strtod_l+0x488>
 8109afc:	2101      	movs	r1, #1
 8109afe:	4620      	mov	r0, r4
 8109b00:	f7ff f930 	bl	8108d64 <__i2b>
 8109b04:	4683      	mov	fp, r0
 8109b06:	2800      	cmp	r0, #0
 8109b08:	f43f aefa 	beq.w	8109900 <_strtod_l+0x488>
 8109b0c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8109b0e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8109b10:	2e00      	cmp	r6, #0
 8109b12:	bfab      	itete	ge
 8109b14:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8109b16:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8109b18:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8109b1a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8109b1e:	bfac      	ite	ge
 8109b20:	eb06 0a03 	addge.w	sl, r6, r3
 8109b24:	1b9f      	sublt	r7, r3, r6
 8109b26:	9b04      	ldr	r3, [sp, #16]
 8109b28:	1af6      	subs	r6, r6, r3
 8109b2a:	4416      	add	r6, r2
 8109b2c:	4ba0      	ldr	r3, [pc, #640]	; (8109db0 <_strtod_l+0x938>)
 8109b2e:	3e01      	subs	r6, #1
 8109b30:	429e      	cmp	r6, r3
 8109b32:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8109b36:	f280 80c4 	bge.w	8109cc2 <_strtod_l+0x84a>
 8109b3a:	1b9b      	subs	r3, r3, r6
 8109b3c:	2b1f      	cmp	r3, #31
 8109b3e:	eba2 0203 	sub.w	r2, r2, r3
 8109b42:	f04f 0101 	mov.w	r1, #1
 8109b46:	f300 80b0 	bgt.w	8109caa <_strtod_l+0x832>
 8109b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8109b4e:	930e      	str	r3, [sp, #56]	; 0x38
 8109b50:	2300      	movs	r3, #0
 8109b52:	930d      	str	r3, [sp, #52]	; 0x34
 8109b54:	eb0a 0602 	add.w	r6, sl, r2
 8109b58:	9b04      	ldr	r3, [sp, #16]
 8109b5a:	45b2      	cmp	sl, r6
 8109b5c:	4417      	add	r7, r2
 8109b5e:	441f      	add	r7, r3
 8109b60:	4653      	mov	r3, sl
 8109b62:	bfa8      	it	ge
 8109b64:	4633      	movge	r3, r6
 8109b66:	42bb      	cmp	r3, r7
 8109b68:	bfa8      	it	ge
 8109b6a:	463b      	movge	r3, r7
 8109b6c:	2b00      	cmp	r3, #0
 8109b6e:	bfc2      	ittt	gt
 8109b70:	1af6      	subgt	r6, r6, r3
 8109b72:	1aff      	subgt	r7, r7, r3
 8109b74:	ebaa 0a03 	subgt.w	sl, sl, r3
 8109b78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8109b7a:	2b00      	cmp	r3, #0
 8109b7c:	dd17      	ble.n	8109bae <_strtod_l+0x736>
 8109b7e:	4659      	mov	r1, fp
 8109b80:	461a      	mov	r2, r3
 8109b82:	4620      	mov	r0, r4
 8109b84:	f7ff f9ae 	bl	8108ee4 <__pow5mult>
 8109b88:	4683      	mov	fp, r0
 8109b8a:	2800      	cmp	r0, #0
 8109b8c:	f43f aeb8 	beq.w	8109900 <_strtod_l+0x488>
 8109b90:	4601      	mov	r1, r0
 8109b92:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8109b94:	4620      	mov	r0, r4
 8109b96:	f7ff f8fb 	bl	8108d90 <__multiply>
 8109b9a:	900b      	str	r0, [sp, #44]	; 0x2c
 8109b9c:	2800      	cmp	r0, #0
 8109b9e:	f43f aeaf 	beq.w	8109900 <_strtod_l+0x488>
 8109ba2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8109ba4:	4620      	mov	r0, r4
 8109ba6:	f7fe ffdd 	bl	8108b64 <_Bfree>
 8109baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109bac:	9316      	str	r3, [sp, #88]	; 0x58
 8109bae:	2e00      	cmp	r6, #0
 8109bb0:	f300 808c 	bgt.w	8109ccc <_strtod_l+0x854>
 8109bb4:	9b08      	ldr	r3, [sp, #32]
 8109bb6:	2b00      	cmp	r3, #0
 8109bb8:	dd08      	ble.n	8109bcc <_strtod_l+0x754>
 8109bba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8109bbc:	9905      	ldr	r1, [sp, #20]
 8109bbe:	4620      	mov	r0, r4
 8109bc0:	f7ff f990 	bl	8108ee4 <__pow5mult>
 8109bc4:	9005      	str	r0, [sp, #20]
 8109bc6:	2800      	cmp	r0, #0
 8109bc8:	f43f ae9a 	beq.w	8109900 <_strtod_l+0x488>
 8109bcc:	2f00      	cmp	r7, #0
 8109bce:	dd08      	ble.n	8109be2 <_strtod_l+0x76a>
 8109bd0:	9905      	ldr	r1, [sp, #20]
 8109bd2:	463a      	mov	r2, r7
 8109bd4:	4620      	mov	r0, r4
 8109bd6:	f7ff f9df 	bl	8108f98 <__lshift>
 8109bda:	9005      	str	r0, [sp, #20]
 8109bdc:	2800      	cmp	r0, #0
 8109bde:	f43f ae8f 	beq.w	8109900 <_strtod_l+0x488>
 8109be2:	f1ba 0f00 	cmp.w	sl, #0
 8109be6:	dd08      	ble.n	8109bfa <_strtod_l+0x782>
 8109be8:	4659      	mov	r1, fp
 8109bea:	4652      	mov	r2, sl
 8109bec:	4620      	mov	r0, r4
 8109bee:	f7ff f9d3 	bl	8108f98 <__lshift>
 8109bf2:	4683      	mov	fp, r0
 8109bf4:	2800      	cmp	r0, #0
 8109bf6:	f43f ae83 	beq.w	8109900 <_strtod_l+0x488>
 8109bfa:	9a05      	ldr	r2, [sp, #20]
 8109bfc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8109bfe:	4620      	mov	r0, r4
 8109c00:	f7ff fa52 	bl	81090a8 <__mdiff>
 8109c04:	4605      	mov	r5, r0
 8109c06:	2800      	cmp	r0, #0
 8109c08:	f43f ae7a 	beq.w	8109900 <_strtod_l+0x488>
 8109c0c:	68c3      	ldr	r3, [r0, #12]
 8109c0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8109c10:	2300      	movs	r3, #0
 8109c12:	60c3      	str	r3, [r0, #12]
 8109c14:	4659      	mov	r1, fp
 8109c16:	f7ff fa2b 	bl	8109070 <__mcmp>
 8109c1a:	2800      	cmp	r0, #0
 8109c1c:	da60      	bge.n	8109ce0 <_strtod_l+0x868>
 8109c1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109c20:	ea53 0308 	orrs.w	r3, r3, r8
 8109c24:	f040 8084 	bne.w	8109d30 <_strtod_l+0x8b8>
 8109c28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8109c2c:	2b00      	cmp	r3, #0
 8109c2e:	d17f      	bne.n	8109d30 <_strtod_l+0x8b8>
 8109c30:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8109c34:	0d1b      	lsrs	r3, r3, #20
 8109c36:	051b      	lsls	r3, r3, #20
 8109c38:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8109c3c:	d978      	bls.n	8109d30 <_strtod_l+0x8b8>
 8109c3e:	696b      	ldr	r3, [r5, #20]
 8109c40:	b913      	cbnz	r3, 8109c48 <_strtod_l+0x7d0>
 8109c42:	692b      	ldr	r3, [r5, #16]
 8109c44:	2b01      	cmp	r3, #1
 8109c46:	dd73      	ble.n	8109d30 <_strtod_l+0x8b8>
 8109c48:	4629      	mov	r1, r5
 8109c4a:	2201      	movs	r2, #1
 8109c4c:	4620      	mov	r0, r4
 8109c4e:	f7ff f9a3 	bl	8108f98 <__lshift>
 8109c52:	4659      	mov	r1, fp
 8109c54:	4605      	mov	r5, r0
 8109c56:	f7ff fa0b 	bl	8109070 <__mcmp>
 8109c5a:	2800      	cmp	r0, #0
 8109c5c:	dd68      	ble.n	8109d30 <_strtod_l+0x8b8>
 8109c5e:	9904      	ldr	r1, [sp, #16]
 8109c60:	4a54      	ldr	r2, [pc, #336]	; (8109db4 <_strtod_l+0x93c>)
 8109c62:	464b      	mov	r3, r9
 8109c64:	2900      	cmp	r1, #0
 8109c66:	f000 8084 	beq.w	8109d72 <_strtod_l+0x8fa>
 8109c6a:	ea02 0109 	and.w	r1, r2, r9
 8109c6e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8109c72:	dc7e      	bgt.n	8109d72 <_strtod_l+0x8fa>
 8109c74:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8109c78:	f77f aeb3 	ble.w	81099e2 <_strtod_l+0x56a>
 8109c7c:	4b4e      	ldr	r3, [pc, #312]	; (8109db8 <_strtod_l+0x940>)
 8109c7e:	4640      	mov	r0, r8
 8109c80:	4649      	mov	r1, r9
 8109c82:	2200      	movs	r2, #0
 8109c84:	f7f6 fd40 	bl	8100708 <__aeabi_dmul>
 8109c88:	4b4a      	ldr	r3, [pc, #296]	; (8109db4 <_strtod_l+0x93c>)
 8109c8a:	400b      	ands	r3, r1
 8109c8c:	4680      	mov	r8, r0
 8109c8e:	4689      	mov	r9, r1
 8109c90:	2b00      	cmp	r3, #0
 8109c92:	f47f ae3f 	bne.w	8109914 <_strtod_l+0x49c>
 8109c96:	2322      	movs	r3, #34	; 0x22
 8109c98:	6023      	str	r3, [r4, #0]
 8109c9a:	e63b      	b.n	8109914 <_strtod_l+0x49c>
 8109c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8109ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8109ca4:	ea03 0808 	and.w	r8, r3, r8
 8109ca8:	e6e8      	b.n	8109a7c <_strtod_l+0x604>
 8109caa:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8109cae:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8109cb2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8109cb6:	36e2      	adds	r6, #226	; 0xe2
 8109cb8:	fa01 f306 	lsl.w	r3, r1, r6
 8109cbc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8109cc0:	e748      	b.n	8109b54 <_strtod_l+0x6dc>
 8109cc2:	2100      	movs	r1, #0
 8109cc4:	2301      	movs	r3, #1
 8109cc6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8109cca:	e743      	b.n	8109b54 <_strtod_l+0x6dc>
 8109ccc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8109cce:	4632      	mov	r2, r6
 8109cd0:	4620      	mov	r0, r4
 8109cd2:	f7ff f961 	bl	8108f98 <__lshift>
 8109cd6:	9016      	str	r0, [sp, #88]	; 0x58
 8109cd8:	2800      	cmp	r0, #0
 8109cda:	f47f af6b 	bne.w	8109bb4 <_strtod_l+0x73c>
 8109cde:	e60f      	b.n	8109900 <_strtod_l+0x488>
 8109ce0:	46ca      	mov	sl, r9
 8109ce2:	d171      	bne.n	8109dc8 <_strtod_l+0x950>
 8109ce4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8109ce6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8109cea:	b352      	cbz	r2, 8109d42 <_strtod_l+0x8ca>
 8109cec:	4a33      	ldr	r2, [pc, #204]	; (8109dbc <_strtod_l+0x944>)
 8109cee:	4293      	cmp	r3, r2
 8109cf0:	d12a      	bne.n	8109d48 <_strtod_l+0x8d0>
 8109cf2:	9b04      	ldr	r3, [sp, #16]
 8109cf4:	4641      	mov	r1, r8
 8109cf6:	b1fb      	cbz	r3, 8109d38 <_strtod_l+0x8c0>
 8109cf8:	4b2e      	ldr	r3, [pc, #184]	; (8109db4 <_strtod_l+0x93c>)
 8109cfa:	ea09 0303 	and.w	r3, r9, r3
 8109cfe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8109d02:	f04f 32ff 	mov.w	r2, #4294967295
 8109d06:	d81a      	bhi.n	8109d3e <_strtod_l+0x8c6>
 8109d08:	0d1b      	lsrs	r3, r3, #20
 8109d0a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8109d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8109d12:	4299      	cmp	r1, r3
 8109d14:	d118      	bne.n	8109d48 <_strtod_l+0x8d0>
 8109d16:	4b2a      	ldr	r3, [pc, #168]	; (8109dc0 <_strtod_l+0x948>)
 8109d18:	459a      	cmp	sl, r3
 8109d1a:	d102      	bne.n	8109d22 <_strtod_l+0x8aa>
 8109d1c:	3101      	adds	r1, #1
 8109d1e:	f43f adef 	beq.w	8109900 <_strtod_l+0x488>
 8109d22:	4b24      	ldr	r3, [pc, #144]	; (8109db4 <_strtod_l+0x93c>)
 8109d24:	ea0a 0303 	and.w	r3, sl, r3
 8109d28:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8109d2c:	f04f 0800 	mov.w	r8, #0
 8109d30:	9b04      	ldr	r3, [sp, #16]
 8109d32:	2b00      	cmp	r3, #0
 8109d34:	d1a2      	bne.n	8109c7c <_strtod_l+0x804>
 8109d36:	e5ed      	b.n	8109914 <_strtod_l+0x49c>
 8109d38:	f04f 33ff 	mov.w	r3, #4294967295
 8109d3c:	e7e9      	b.n	8109d12 <_strtod_l+0x89a>
 8109d3e:	4613      	mov	r3, r2
 8109d40:	e7e7      	b.n	8109d12 <_strtod_l+0x89a>
 8109d42:	ea53 0308 	orrs.w	r3, r3, r8
 8109d46:	d08a      	beq.n	8109c5e <_strtod_l+0x7e6>
 8109d48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109d4a:	b1e3      	cbz	r3, 8109d86 <_strtod_l+0x90e>
 8109d4c:	ea13 0f0a 	tst.w	r3, sl
 8109d50:	d0ee      	beq.n	8109d30 <_strtod_l+0x8b8>
 8109d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109d54:	9a04      	ldr	r2, [sp, #16]
 8109d56:	4640      	mov	r0, r8
 8109d58:	4649      	mov	r1, r9
 8109d5a:	b1c3      	cbz	r3, 8109d8e <_strtod_l+0x916>
 8109d5c:	f7ff fb6f 	bl	810943e <sulp>
 8109d60:	4602      	mov	r2, r0
 8109d62:	460b      	mov	r3, r1
 8109d64:	ec51 0b18 	vmov	r0, r1, d8
 8109d68:	f7f6 fb18 	bl	810039c <__adddf3>
 8109d6c:	4680      	mov	r8, r0
 8109d6e:	4689      	mov	r9, r1
 8109d70:	e7de      	b.n	8109d30 <_strtod_l+0x8b8>
 8109d72:	4013      	ands	r3, r2
 8109d74:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8109d78:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8109d7c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8109d80:	f04f 38ff 	mov.w	r8, #4294967295
 8109d84:	e7d4      	b.n	8109d30 <_strtod_l+0x8b8>
 8109d86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8109d88:	ea13 0f08 	tst.w	r3, r8
 8109d8c:	e7e0      	b.n	8109d50 <_strtod_l+0x8d8>
 8109d8e:	f7ff fb56 	bl	810943e <sulp>
 8109d92:	4602      	mov	r2, r0
 8109d94:	460b      	mov	r3, r1
 8109d96:	ec51 0b18 	vmov	r0, r1, d8
 8109d9a:	f7f6 fafd 	bl	8100398 <__aeabi_dsub>
 8109d9e:	2200      	movs	r2, #0
 8109da0:	2300      	movs	r3, #0
 8109da2:	4680      	mov	r8, r0
 8109da4:	4689      	mov	r9, r1
 8109da6:	f7f6 ff17 	bl	8100bd8 <__aeabi_dcmpeq>
 8109daa:	2800      	cmp	r0, #0
 8109dac:	d0c0      	beq.n	8109d30 <_strtod_l+0x8b8>
 8109dae:	e618      	b.n	81099e2 <_strtod_l+0x56a>
 8109db0:	fffffc02 	.word	0xfffffc02
 8109db4:	7ff00000 	.word	0x7ff00000
 8109db8:	39500000 	.word	0x39500000
 8109dbc:	000fffff 	.word	0x000fffff
 8109dc0:	7fefffff 	.word	0x7fefffff
 8109dc4:	0810baa8 	.word	0x0810baa8
 8109dc8:	4659      	mov	r1, fp
 8109dca:	4628      	mov	r0, r5
 8109dcc:	f7ff fac0 	bl	8109350 <__ratio>
 8109dd0:	ec57 6b10 	vmov	r6, r7, d0
 8109dd4:	ee10 0a10 	vmov	r0, s0
 8109dd8:	2200      	movs	r2, #0
 8109dda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8109dde:	4639      	mov	r1, r7
 8109de0:	f7f6 ff0e 	bl	8100c00 <__aeabi_dcmple>
 8109de4:	2800      	cmp	r0, #0
 8109de6:	d071      	beq.n	8109ecc <_strtod_l+0xa54>
 8109de8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109dea:	2b00      	cmp	r3, #0
 8109dec:	d17c      	bne.n	8109ee8 <_strtod_l+0xa70>
 8109dee:	f1b8 0f00 	cmp.w	r8, #0
 8109df2:	d15a      	bne.n	8109eaa <_strtod_l+0xa32>
 8109df4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8109df8:	2b00      	cmp	r3, #0
 8109dfa:	d15d      	bne.n	8109eb8 <_strtod_l+0xa40>
 8109dfc:	4b90      	ldr	r3, [pc, #576]	; (810a040 <_strtod_l+0xbc8>)
 8109dfe:	2200      	movs	r2, #0
 8109e00:	4630      	mov	r0, r6
 8109e02:	4639      	mov	r1, r7
 8109e04:	f7f6 fef2 	bl	8100bec <__aeabi_dcmplt>
 8109e08:	2800      	cmp	r0, #0
 8109e0a:	d15c      	bne.n	8109ec6 <_strtod_l+0xa4e>
 8109e0c:	4630      	mov	r0, r6
 8109e0e:	4639      	mov	r1, r7
 8109e10:	4b8c      	ldr	r3, [pc, #560]	; (810a044 <_strtod_l+0xbcc>)
 8109e12:	2200      	movs	r2, #0
 8109e14:	f7f6 fc78 	bl	8100708 <__aeabi_dmul>
 8109e18:	4606      	mov	r6, r0
 8109e1a:	460f      	mov	r7, r1
 8109e1c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8109e20:	9606      	str	r6, [sp, #24]
 8109e22:	9307      	str	r3, [sp, #28]
 8109e24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8109e28:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8109e2c:	4b86      	ldr	r3, [pc, #536]	; (810a048 <_strtod_l+0xbd0>)
 8109e2e:	ea0a 0303 	and.w	r3, sl, r3
 8109e32:	930d      	str	r3, [sp, #52]	; 0x34
 8109e34:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109e36:	4b85      	ldr	r3, [pc, #532]	; (810a04c <_strtod_l+0xbd4>)
 8109e38:	429a      	cmp	r2, r3
 8109e3a:	f040 8090 	bne.w	8109f5e <_strtod_l+0xae6>
 8109e3e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8109e42:	ec49 8b10 	vmov	d0, r8, r9
 8109e46:	f7ff f9b9 	bl	81091bc <__ulp>
 8109e4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8109e4e:	ec51 0b10 	vmov	r0, r1, d0
 8109e52:	f7f6 fc59 	bl	8100708 <__aeabi_dmul>
 8109e56:	4642      	mov	r2, r8
 8109e58:	464b      	mov	r3, r9
 8109e5a:	f7f6 fa9f 	bl	810039c <__adddf3>
 8109e5e:	460b      	mov	r3, r1
 8109e60:	4979      	ldr	r1, [pc, #484]	; (810a048 <_strtod_l+0xbd0>)
 8109e62:	4a7b      	ldr	r2, [pc, #492]	; (810a050 <_strtod_l+0xbd8>)
 8109e64:	4019      	ands	r1, r3
 8109e66:	4291      	cmp	r1, r2
 8109e68:	4680      	mov	r8, r0
 8109e6a:	d944      	bls.n	8109ef6 <_strtod_l+0xa7e>
 8109e6c:	ee18 2a90 	vmov	r2, s17
 8109e70:	4b78      	ldr	r3, [pc, #480]	; (810a054 <_strtod_l+0xbdc>)
 8109e72:	429a      	cmp	r2, r3
 8109e74:	d104      	bne.n	8109e80 <_strtod_l+0xa08>
 8109e76:	ee18 3a10 	vmov	r3, s16
 8109e7a:	3301      	adds	r3, #1
 8109e7c:	f43f ad40 	beq.w	8109900 <_strtod_l+0x488>
 8109e80:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 810a054 <_strtod_l+0xbdc>
 8109e84:	f04f 38ff 	mov.w	r8, #4294967295
 8109e88:	9916      	ldr	r1, [sp, #88]	; 0x58
 8109e8a:	4620      	mov	r0, r4
 8109e8c:	f7fe fe6a 	bl	8108b64 <_Bfree>
 8109e90:	9905      	ldr	r1, [sp, #20]
 8109e92:	4620      	mov	r0, r4
 8109e94:	f7fe fe66 	bl	8108b64 <_Bfree>
 8109e98:	4659      	mov	r1, fp
 8109e9a:	4620      	mov	r0, r4
 8109e9c:	f7fe fe62 	bl	8108b64 <_Bfree>
 8109ea0:	4629      	mov	r1, r5
 8109ea2:	4620      	mov	r0, r4
 8109ea4:	f7fe fe5e 	bl	8108b64 <_Bfree>
 8109ea8:	e609      	b.n	8109abe <_strtod_l+0x646>
 8109eaa:	f1b8 0f01 	cmp.w	r8, #1
 8109eae:	d103      	bne.n	8109eb8 <_strtod_l+0xa40>
 8109eb0:	f1b9 0f00 	cmp.w	r9, #0
 8109eb4:	f43f ad95 	beq.w	81099e2 <_strtod_l+0x56a>
 8109eb8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 810a010 <_strtod_l+0xb98>
 8109ebc:	4f60      	ldr	r7, [pc, #384]	; (810a040 <_strtod_l+0xbc8>)
 8109ebe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8109ec2:	2600      	movs	r6, #0
 8109ec4:	e7ae      	b.n	8109e24 <_strtod_l+0x9ac>
 8109ec6:	4f5f      	ldr	r7, [pc, #380]	; (810a044 <_strtod_l+0xbcc>)
 8109ec8:	2600      	movs	r6, #0
 8109eca:	e7a7      	b.n	8109e1c <_strtod_l+0x9a4>
 8109ecc:	4b5d      	ldr	r3, [pc, #372]	; (810a044 <_strtod_l+0xbcc>)
 8109ece:	4630      	mov	r0, r6
 8109ed0:	4639      	mov	r1, r7
 8109ed2:	2200      	movs	r2, #0
 8109ed4:	f7f6 fc18 	bl	8100708 <__aeabi_dmul>
 8109ed8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109eda:	4606      	mov	r6, r0
 8109edc:	460f      	mov	r7, r1
 8109ede:	2b00      	cmp	r3, #0
 8109ee0:	d09c      	beq.n	8109e1c <_strtod_l+0x9a4>
 8109ee2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8109ee6:	e79d      	b.n	8109e24 <_strtod_l+0x9ac>
 8109ee8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 810a018 <_strtod_l+0xba0>
 8109eec:	ed8d 7b06 	vstr	d7, [sp, #24]
 8109ef0:	ec57 6b17 	vmov	r6, r7, d7
 8109ef4:	e796      	b.n	8109e24 <_strtod_l+0x9ac>
 8109ef6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8109efa:	9b04      	ldr	r3, [sp, #16]
 8109efc:	46ca      	mov	sl, r9
 8109efe:	2b00      	cmp	r3, #0
 8109f00:	d1c2      	bne.n	8109e88 <_strtod_l+0xa10>
 8109f02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8109f06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109f08:	0d1b      	lsrs	r3, r3, #20
 8109f0a:	051b      	lsls	r3, r3, #20
 8109f0c:	429a      	cmp	r2, r3
 8109f0e:	d1bb      	bne.n	8109e88 <_strtod_l+0xa10>
 8109f10:	4630      	mov	r0, r6
 8109f12:	4639      	mov	r1, r7
 8109f14:	f7f6 ff58 	bl	8100dc8 <__aeabi_d2lz>
 8109f18:	f7f6 fbc8 	bl	81006ac <__aeabi_l2d>
 8109f1c:	4602      	mov	r2, r0
 8109f1e:	460b      	mov	r3, r1
 8109f20:	4630      	mov	r0, r6
 8109f22:	4639      	mov	r1, r7
 8109f24:	f7f6 fa38 	bl	8100398 <__aeabi_dsub>
 8109f28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8109f2a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8109f2e:	ea43 0308 	orr.w	r3, r3, r8
 8109f32:	4313      	orrs	r3, r2
 8109f34:	4606      	mov	r6, r0
 8109f36:	460f      	mov	r7, r1
 8109f38:	d054      	beq.n	8109fe4 <_strtod_l+0xb6c>
 8109f3a:	a339      	add	r3, pc, #228	; (adr r3, 810a020 <_strtod_l+0xba8>)
 8109f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f40:	f7f6 fe54 	bl	8100bec <__aeabi_dcmplt>
 8109f44:	2800      	cmp	r0, #0
 8109f46:	f47f ace5 	bne.w	8109914 <_strtod_l+0x49c>
 8109f4a:	a337      	add	r3, pc, #220	; (adr r3, 810a028 <_strtod_l+0xbb0>)
 8109f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f50:	4630      	mov	r0, r6
 8109f52:	4639      	mov	r1, r7
 8109f54:	f7f6 fe68 	bl	8100c28 <__aeabi_dcmpgt>
 8109f58:	2800      	cmp	r0, #0
 8109f5a:	d095      	beq.n	8109e88 <_strtod_l+0xa10>
 8109f5c:	e4da      	b.n	8109914 <_strtod_l+0x49c>
 8109f5e:	9b04      	ldr	r3, [sp, #16]
 8109f60:	b333      	cbz	r3, 8109fb0 <_strtod_l+0xb38>
 8109f62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109f64:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8109f68:	d822      	bhi.n	8109fb0 <_strtod_l+0xb38>
 8109f6a:	a331      	add	r3, pc, #196	; (adr r3, 810a030 <_strtod_l+0xbb8>)
 8109f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f70:	4630      	mov	r0, r6
 8109f72:	4639      	mov	r1, r7
 8109f74:	f7f6 fe44 	bl	8100c00 <__aeabi_dcmple>
 8109f78:	b1a0      	cbz	r0, 8109fa4 <_strtod_l+0xb2c>
 8109f7a:	4639      	mov	r1, r7
 8109f7c:	4630      	mov	r0, r6
 8109f7e:	f7f6 fe9b 	bl	8100cb8 <__aeabi_d2uiz>
 8109f82:	2801      	cmp	r0, #1
 8109f84:	bf38      	it	cc
 8109f86:	2001      	movcc	r0, #1
 8109f88:	f7f6 fb44 	bl	8100614 <__aeabi_ui2d>
 8109f8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109f8e:	4606      	mov	r6, r0
 8109f90:	460f      	mov	r7, r1
 8109f92:	bb23      	cbnz	r3, 8109fde <_strtod_l+0xb66>
 8109f94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109f98:	9010      	str	r0, [sp, #64]	; 0x40
 8109f9a:	9311      	str	r3, [sp, #68]	; 0x44
 8109f9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8109fa0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8109fa4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8109fa6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109fa8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8109fac:	1a9b      	subs	r3, r3, r2
 8109fae:	930f      	str	r3, [sp, #60]	; 0x3c
 8109fb0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8109fb4:	eeb0 0a48 	vmov.f32	s0, s16
 8109fb8:	eef0 0a68 	vmov.f32	s1, s17
 8109fbc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8109fc0:	f7ff f8fc 	bl	81091bc <__ulp>
 8109fc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8109fc8:	ec53 2b10 	vmov	r2, r3, d0
 8109fcc:	f7f6 fb9c 	bl	8100708 <__aeabi_dmul>
 8109fd0:	ec53 2b18 	vmov	r2, r3, d8
 8109fd4:	f7f6 f9e2 	bl	810039c <__adddf3>
 8109fd8:	4680      	mov	r8, r0
 8109fda:	4689      	mov	r9, r1
 8109fdc:	e78d      	b.n	8109efa <_strtod_l+0xa82>
 8109fde:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8109fe2:	e7db      	b.n	8109f9c <_strtod_l+0xb24>
 8109fe4:	a314      	add	r3, pc, #80	; (adr r3, 810a038 <_strtod_l+0xbc0>)
 8109fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109fea:	f7f6 fdff 	bl	8100bec <__aeabi_dcmplt>
 8109fee:	e7b3      	b.n	8109f58 <_strtod_l+0xae0>
 8109ff0:	2300      	movs	r3, #0
 8109ff2:	930a      	str	r3, [sp, #40]	; 0x28
 8109ff4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8109ff6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8109ff8:	6013      	str	r3, [r2, #0]
 8109ffa:	f7ff ba7c 	b.w	81094f6 <_strtod_l+0x7e>
 8109ffe:	2a65      	cmp	r2, #101	; 0x65
 810a000:	f43f ab75 	beq.w	81096ee <_strtod_l+0x276>
 810a004:	2a45      	cmp	r2, #69	; 0x45
 810a006:	f43f ab72 	beq.w	81096ee <_strtod_l+0x276>
 810a00a:	2301      	movs	r3, #1
 810a00c:	f7ff bbaa 	b.w	8109764 <_strtod_l+0x2ec>
 810a010:	00000000 	.word	0x00000000
 810a014:	bff00000 	.word	0xbff00000
 810a018:	00000000 	.word	0x00000000
 810a01c:	3ff00000 	.word	0x3ff00000
 810a020:	94a03595 	.word	0x94a03595
 810a024:	3fdfffff 	.word	0x3fdfffff
 810a028:	35afe535 	.word	0x35afe535
 810a02c:	3fe00000 	.word	0x3fe00000
 810a030:	ffc00000 	.word	0xffc00000
 810a034:	41dfffff 	.word	0x41dfffff
 810a038:	94a03595 	.word	0x94a03595
 810a03c:	3fcfffff 	.word	0x3fcfffff
 810a040:	3ff00000 	.word	0x3ff00000
 810a044:	3fe00000 	.word	0x3fe00000
 810a048:	7ff00000 	.word	0x7ff00000
 810a04c:	7fe00000 	.word	0x7fe00000
 810a050:	7c9fffff 	.word	0x7c9fffff
 810a054:	7fefffff 	.word	0x7fefffff

0810a058 <_strtod_r>:
 810a058:	4b01      	ldr	r3, [pc, #4]	; (810a060 <_strtod_r+0x8>)
 810a05a:	f7ff ba0d 	b.w	8109478 <_strtod_l>
 810a05e:	bf00      	nop
 810a060:	1000007c 	.word	0x1000007c

0810a064 <_strtol_l.constprop.0>:
 810a064:	2b01      	cmp	r3, #1
 810a066:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810a06a:	d001      	beq.n	810a070 <_strtol_l.constprop.0+0xc>
 810a06c:	2b24      	cmp	r3, #36	; 0x24
 810a06e:	d906      	bls.n	810a07e <_strtol_l.constprop.0+0x1a>
 810a070:	f7fd fd7a 	bl	8107b68 <__errno>
 810a074:	2316      	movs	r3, #22
 810a076:	6003      	str	r3, [r0, #0]
 810a078:	2000      	movs	r0, #0
 810a07a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810a07e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 810a164 <_strtol_l.constprop.0+0x100>
 810a082:	460d      	mov	r5, r1
 810a084:	462e      	mov	r6, r5
 810a086:	f815 4b01 	ldrb.w	r4, [r5], #1
 810a08a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 810a08e:	f017 0708 	ands.w	r7, r7, #8
 810a092:	d1f7      	bne.n	810a084 <_strtol_l.constprop.0+0x20>
 810a094:	2c2d      	cmp	r4, #45	; 0x2d
 810a096:	d132      	bne.n	810a0fe <_strtol_l.constprop.0+0x9a>
 810a098:	782c      	ldrb	r4, [r5, #0]
 810a09a:	2701      	movs	r7, #1
 810a09c:	1cb5      	adds	r5, r6, #2
 810a09e:	2b00      	cmp	r3, #0
 810a0a0:	d05b      	beq.n	810a15a <_strtol_l.constprop.0+0xf6>
 810a0a2:	2b10      	cmp	r3, #16
 810a0a4:	d109      	bne.n	810a0ba <_strtol_l.constprop.0+0x56>
 810a0a6:	2c30      	cmp	r4, #48	; 0x30
 810a0a8:	d107      	bne.n	810a0ba <_strtol_l.constprop.0+0x56>
 810a0aa:	782c      	ldrb	r4, [r5, #0]
 810a0ac:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 810a0b0:	2c58      	cmp	r4, #88	; 0x58
 810a0b2:	d14d      	bne.n	810a150 <_strtol_l.constprop.0+0xec>
 810a0b4:	786c      	ldrb	r4, [r5, #1]
 810a0b6:	2310      	movs	r3, #16
 810a0b8:	3502      	adds	r5, #2
 810a0ba:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 810a0be:	f108 38ff 	add.w	r8, r8, #4294967295
 810a0c2:	f04f 0e00 	mov.w	lr, #0
 810a0c6:	fbb8 f9f3 	udiv	r9, r8, r3
 810a0ca:	4676      	mov	r6, lr
 810a0cc:	fb03 8a19 	mls	sl, r3, r9, r8
 810a0d0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 810a0d4:	f1bc 0f09 	cmp.w	ip, #9
 810a0d8:	d816      	bhi.n	810a108 <_strtol_l.constprop.0+0xa4>
 810a0da:	4664      	mov	r4, ip
 810a0dc:	42a3      	cmp	r3, r4
 810a0de:	dd24      	ble.n	810a12a <_strtol_l.constprop.0+0xc6>
 810a0e0:	f1be 3fff 	cmp.w	lr, #4294967295
 810a0e4:	d008      	beq.n	810a0f8 <_strtol_l.constprop.0+0x94>
 810a0e6:	45b1      	cmp	r9, r6
 810a0e8:	d31c      	bcc.n	810a124 <_strtol_l.constprop.0+0xc0>
 810a0ea:	d101      	bne.n	810a0f0 <_strtol_l.constprop.0+0x8c>
 810a0ec:	45a2      	cmp	sl, r4
 810a0ee:	db19      	blt.n	810a124 <_strtol_l.constprop.0+0xc0>
 810a0f0:	fb06 4603 	mla	r6, r6, r3, r4
 810a0f4:	f04f 0e01 	mov.w	lr, #1
 810a0f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 810a0fc:	e7e8      	b.n	810a0d0 <_strtol_l.constprop.0+0x6c>
 810a0fe:	2c2b      	cmp	r4, #43	; 0x2b
 810a100:	bf04      	itt	eq
 810a102:	782c      	ldrbeq	r4, [r5, #0]
 810a104:	1cb5      	addeq	r5, r6, #2
 810a106:	e7ca      	b.n	810a09e <_strtol_l.constprop.0+0x3a>
 810a108:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 810a10c:	f1bc 0f19 	cmp.w	ip, #25
 810a110:	d801      	bhi.n	810a116 <_strtol_l.constprop.0+0xb2>
 810a112:	3c37      	subs	r4, #55	; 0x37
 810a114:	e7e2      	b.n	810a0dc <_strtol_l.constprop.0+0x78>
 810a116:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 810a11a:	f1bc 0f19 	cmp.w	ip, #25
 810a11e:	d804      	bhi.n	810a12a <_strtol_l.constprop.0+0xc6>
 810a120:	3c57      	subs	r4, #87	; 0x57
 810a122:	e7db      	b.n	810a0dc <_strtol_l.constprop.0+0x78>
 810a124:	f04f 3eff 	mov.w	lr, #4294967295
 810a128:	e7e6      	b.n	810a0f8 <_strtol_l.constprop.0+0x94>
 810a12a:	f1be 3fff 	cmp.w	lr, #4294967295
 810a12e:	d105      	bne.n	810a13c <_strtol_l.constprop.0+0xd8>
 810a130:	2322      	movs	r3, #34	; 0x22
 810a132:	6003      	str	r3, [r0, #0]
 810a134:	4646      	mov	r6, r8
 810a136:	b942      	cbnz	r2, 810a14a <_strtol_l.constprop.0+0xe6>
 810a138:	4630      	mov	r0, r6
 810a13a:	e79e      	b.n	810a07a <_strtol_l.constprop.0+0x16>
 810a13c:	b107      	cbz	r7, 810a140 <_strtol_l.constprop.0+0xdc>
 810a13e:	4276      	negs	r6, r6
 810a140:	2a00      	cmp	r2, #0
 810a142:	d0f9      	beq.n	810a138 <_strtol_l.constprop.0+0xd4>
 810a144:	f1be 0f00 	cmp.w	lr, #0
 810a148:	d000      	beq.n	810a14c <_strtol_l.constprop.0+0xe8>
 810a14a:	1e69      	subs	r1, r5, #1
 810a14c:	6011      	str	r1, [r2, #0]
 810a14e:	e7f3      	b.n	810a138 <_strtol_l.constprop.0+0xd4>
 810a150:	2430      	movs	r4, #48	; 0x30
 810a152:	2b00      	cmp	r3, #0
 810a154:	d1b1      	bne.n	810a0ba <_strtol_l.constprop.0+0x56>
 810a156:	2308      	movs	r3, #8
 810a158:	e7af      	b.n	810a0ba <_strtol_l.constprop.0+0x56>
 810a15a:	2c30      	cmp	r4, #48	; 0x30
 810a15c:	d0a5      	beq.n	810a0aa <_strtol_l.constprop.0+0x46>
 810a15e:	230a      	movs	r3, #10
 810a160:	e7ab      	b.n	810a0ba <_strtol_l.constprop.0+0x56>
 810a162:	bf00      	nop
 810a164:	0810bad1 	.word	0x0810bad1

0810a168 <_strtol_r>:
 810a168:	f7ff bf7c 	b.w	810a064 <_strtol_l.constprop.0>

0810a16c <__ssputs_r>:
 810a16c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810a170:	688e      	ldr	r6, [r1, #8]
 810a172:	461f      	mov	r7, r3
 810a174:	42be      	cmp	r6, r7
 810a176:	680b      	ldr	r3, [r1, #0]
 810a178:	4682      	mov	sl, r0
 810a17a:	460c      	mov	r4, r1
 810a17c:	4690      	mov	r8, r2
 810a17e:	d82c      	bhi.n	810a1da <__ssputs_r+0x6e>
 810a180:	898a      	ldrh	r2, [r1, #12]
 810a182:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810a186:	d026      	beq.n	810a1d6 <__ssputs_r+0x6a>
 810a188:	6965      	ldr	r5, [r4, #20]
 810a18a:	6909      	ldr	r1, [r1, #16]
 810a18c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810a190:	eba3 0901 	sub.w	r9, r3, r1
 810a194:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810a198:	1c7b      	adds	r3, r7, #1
 810a19a:	444b      	add	r3, r9
 810a19c:	106d      	asrs	r5, r5, #1
 810a19e:	429d      	cmp	r5, r3
 810a1a0:	bf38      	it	cc
 810a1a2:	461d      	movcc	r5, r3
 810a1a4:	0553      	lsls	r3, r2, #21
 810a1a6:	d527      	bpl.n	810a1f8 <__ssputs_r+0x8c>
 810a1a8:	4629      	mov	r1, r5
 810a1aa:	f7fe fc0f 	bl	81089cc <_malloc_r>
 810a1ae:	4606      	mov	r6, r0
 810a1b0:	b360      	cbz	r0, 810a20c <__ssputs_r+0xa0>
 810a1b2:	6921      	ldr	r1, [r4, #16]
 810a1b4:	464a      	mov	r2, r9
 810a1b6:	f7fd fd04 	bl	8107bc2 <memcpy>
 810a1ba:	89a3      	ldrh	r3, [r4, #12]
 810a1bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810a1c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810a1c4:	81a3      	strh	r3, [r4, #12]
 810a1c6:	6126      	str	r6, [r4, #16]
 810a1c8:	6165      	str	r5, [r4, #20]
 810a1ca:	444e      	add	r6, r9
 810a1cc:	eba5 0509 	sub.w	r5, r5, r9
 810a1d0:	6026      	str	r6, [r4, #0]
 810a1d2:	60a5      	str	r5, [r4, #8]
 810a1d4:	463e      	mov	r6, r7
 810a1d6:	42be      	cmp	r6, r7
 810a1d8:	d900      	bls.n	810a1dc <__ssputs_r+0x70>
 810a1da:	463e      	mov	r6, r7
 810a1dc:	6820      	ldr	r0, [r4, #0]
 810a1de:	4632      	mov	r2, r6
 810a1e0:	4641      	mov	r1, r8
 810a1e2:	f000 fb6f 	bl	810a8c4 <memmove>
 810a1e6:	68a3      	ldr	r3, [r4, #8]
 810a1e8:	1b9b      	subs	r3, r3, r6
 810a1ea:	60a3      	str	r3, [r4, #8]
 810a1ec:	6823      	ldr	r3, [r4, #0]
 810a1ee:	4433      	add	r3, r6
 810a1f0:	6023      	str	r3, [r4, #0]
 810a1f2:	2000      	movs	r0, #0
 810a1f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810a1f8:	462a      	mov	r2, r5
 810a1fa:	f000 ff66 	bl	810b0ca <_realloc_r>
 810a1fe:	4606      	mov	r6, r0
 810a200:	2800      	cmp	r0, #0
 810a202:	d1e0      	bne.n	810a1c6 <__ssputs_r+0x5a>
 810a204:	6921      	ldr	r1, [r4, #16]
 810a206:	4650      	mov	r0, sl
 810a208:	f7fe fb6c 	bl	81088e4 <_free_r>
 810a20c:	230c      	movs	r3, #12
 810a20e:	f8ca 3000 	str.w	r3, [sl]
 810a212:	89a3      	ldrh	r3, [r4, #12]
 810a214:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a218:	81a3      	strh	r3, [r4, #12]
 810a21a:	f04f 30ff 	mov.w	r0, #4294967295
 810a21e:	e7e9      	b.n	810a1f4 <__ssputs_r+0x88>

0810a220 <_svfiprintf_r>:
 810a220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a224:	4698      	mov	r8, r3
 810a226:	898b      	ldrh	r3, [r1, #12]
 810a228:	061b      	lsls	r3, r3, #24
 810a22a:	b09d      	sub	sp, #116	; 0x74
 810a22c:	4607      	mov	r7, r0
 810a22e:	460d      	mov	r5, r1
 810a230:	4614      	mov	r4, r2
 810a232:	d50e      	bpl.n	810a252 <_svfiprintf_r+0x32>
 810a234:	690b      	ldr	r3, [r1, #16]
 810a236:	b963      	cbnz	r3, 810a252 <_svfiprintf_r+0x32>
 810a238:	2140      	movs	r1, #64	; 0x40
 810a23a:	f7fe fbc7 	bl	81089cc <_malloc_r>
 810a23e:	6028      	str	r0, [r5, #0]
 810a240:	6128      	str	r0, [r5, #16]
 810a242:	b920      	cbnz	r0, 810a24e <_svfiprintf_r+0x2e>
 810a244:	230c      	movs	r3, #12
 810a246:	603b      	str	r3, [r7, #0]
 810a248:	f04f 30ff 	mov.w	r0, #4294967295
 810a24c:	e0d0      	b.n	810a3f0 <_svfiprintf_r+0x1d0>
 810a24e:	2340      	movs	r3, #64	; 0x40
 810a250:	616b      	str	r3, [r5, #20]
 810a252:	2300      	movs	r3, #0
 810a254:	9309      	str	r3, [sp, #36]	; 0x24
 810a256:	2320      	movs	r3, #32
 810a258:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810a25c:	f8cd 800c 	str.w	r8, [sp, #12]
 810a260:	2330      	movs	r3, #48	; 0x30
 810a262:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 810a408 <_svfiprintf_r+0x1e8>
 810a266:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810a26a:	f04f 0901 	mov.w	r9, #1
 810a26e:	4623      	mov	r3, r4
 810a270:	469a      	mov	sl, r3
 810a272:	f813 2b01 	ldrb.w	r2, [r3], #1
 810a276:	b10a      	cbz	r2, 810a27c <_svfiprintf_r+0x5c>
 810a278:	2a25      	cmp	r2, #37	; 0x25
 810a27a:	d1f9      	bne.n	810a270 <_svfiprintf_r+0x50>
 810a27c:	ebba 0b04 	subs.w	fp, sl, r4
 810a280:	d00b      	beq.n	810a29a <_svfiprintf_r+0x7a>
 810a282:	465b      	mov	r3, fp
 810a284:	4622      	mov	r2, r4
 810a286:	4629      	mov	r1, r5
 810a288:	4638      	mov	r0, r7
 810a28a:	f7ff ff6f 	bl	810a16c <__ssputs_r>
 810a28e:	3001      	adds	r0, #1
 810a290:	f000 80a9 	beq.w	810a3e6 <_svfiprintf_r+0x1c6>
 810a294:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810a296:	445a      	add	r2, fp
 810a298:	9209      	str	r2, [sp, #36]	; 0x24
 810a29a:	f89a 3000 	ldrb.w	r3, [sl]
 810a29e:	2b00      	cmp	r3, #0
 810a2a0:	f000 80a1 	beq.w	810a3e6 <_svfiprintf_r+0x1c6>
 810a2a4:	2300      	movs	r3, #0
 810a2a6:	f04f 32ff 	mov.w	r2, #4294967295
 810a2aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810a2ae:	f10a 0a01 	add.w	sl, sl, #1
 810a2b2:	9304      	str	r3, [sp, #16]
 810a2b4:	9307      	str	r3, [sp, #28]
 810a2b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810a2ba:	931a      	str	r3, [sp, #104]	; 0x68
 810a2bc:	4654      	mov	r4, sl
 810a2be:	2205      	movs	r2, #5
 810a2c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a2c4:	4850      	ldr	r0, [pc, #320]	; (810a408 <_svfiprintf_r+0x1e8>)
 810a2c6:	f7f6 f80b 	bl	81002e0 <memchr>
 810a2ca:	9a04      	ldr	r2, [sp, #16]
 810a2cc:	b9d8      	cbnz	r0, 810a306 <_svfiprintf_r+0xe6>
 810a2ce:	06d0      	lsls	r0, r2, #27
 810a2d0:	bf44      	itt	mi
 810a2d2:	2320      	movmi	r3, #32
 810a2d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810a2d8:	0711      	lsls	r1, r2, #28
 810a2da:	bf44      	itt	mi
 810a2dc:	232b      	movmi	r3, #43	; 0x2b
 810a2de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810a2e2:	f89a 3000 	ldrb.w	r3, [sl]
 810a2e6:	2b2a      	cmp	r3, #42	; 0x2a
 810a2e8:	d015      	beq.n	810a316 <_svfiprintf_r+0xf6>
 810a2ea:	9a07      	ldr	r2, [sp, #28]
 810a2ec:	4654      	mov	r4, sl
 810a2ee:	2000      	movs	r0, #0
 810a2f0:	f04f 0c0a 	mov.w	ip, #10
 810a2f4:	4621      	mov	r1, r4
 810a2f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 810a2fa:	3b30      	subs	r3, #48	; 0x30
 810a2fc:	2b09      	cmp	r3, #9
 810a2fe:	d94d      	bls.n	810a39c <_svfiprintf_r+0x17c>
 810a300:	b1b0      	cbz	r0, 810a330 <_svfiprintf_r+0x110>
 810a302:	9207      	str	r2, [sp, #28]
 810a304:	e014      	b.n	810a330 <_svfiprintf_r+0x110>
 810a306:	eba0 0308 	sub.w	r3, r0, r8
 810a30a:	fa09 f303 	lsl.w	r3, r9, r3
 810a30e:	4313      	orrs	r3, r2
 810a310:	9304      	str	r3, [sp, #16]
 810a312:	46a2      	mov	sl, r4
 810a314:	e7d2      	b.n	810a2bc <_svfiprintf_r+0x9c>
 810a316:	9b03      	ldr	r3, [sp, #12]
 810a318:	1d19      	adds	r1, r3, #4
 810a31a:	681b      	ldr	r3, [r3, #0]
 810a31c:	9103      	str	r1, [sp, #12]
 810a31e:	2b00      	cmp	r3, #0
 810a320:	bfbb      	ittet	lt
 810a322:	425b      	neglt	r3, r3
 810a324:	f042 0202 	orrlt.w	r2, r2, #2
 810a328:	9307      	strge	r3, [sp, #28]
 810a32a:	9307      	strlt	r3, [sp, #28]
 810a32c:	bfb8      	it	lt
 810a32e:	9204      	strlt	r2, [sp, #16]
 810a330:	7823      	ldrb	r3, [r4, #0]
 810a332:	2b2e      	cmp	r3, #46	; 0x2e
 810a334:	d10c      	bne.n	810a350 <_svfiprintf_r+0x130>
 810a336:	7863      	ldrb	r3, [r4, #1]
 810a338:	2b2a      	cmp	r3, #42	; 0x2a
 810a33a:	d134      	bne.n	810a3a6 <_svfiprintf_r+0x186>
 810a33c:	9b03      	ldr	r3, [sp, #12]
 810a33e:	1d1a      	adds	r2, r3, #4
 810a340:	681b      	ldr	r3, [r3, #0]
 810a342:	9203      	str	r2, [sp, #12]
 810a344:	2b00      	cmp	r3, #0
 810a346:	bfb8      	it	lt
 810a348:	f04f 33ff 	movlt.w	r3, #4294967295
 810a34c:	3402      	adds	r4, #2
 810a34e:	9305      	str	r3, [sp, #20]
 810a350:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 810a418 <_svfiprintf_r+0x1f8>
 810a354:	7821      	ldrb	r1, [r4, #0]
 810a356:	2203      	movs	r2, #3
 810a358:	4650      	mov	r0, sl
 810a35a:	f7f5 ffc1 	bl	81002e0 <memchr>
 810a35e:	b138      	cbz	r0, 810a370 <_svfiprintf_r+0x150>
 810a360:	9b04      	ldr	r3, [sp, #16]
 810a362:	eba0 000a 	sub.w	r0, r0, sl
 810a366:	2240      	movs	r2, #64	; 0x40
 810a368:	4082      	lsls	r2, r0
 810a36a:	4313      	orrs	r3, r2
 810a36c:	3401      	adds	r4, #1
 810a36e:	9304      	str	r3, [sp, #16]
 810a370:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a374:	4825      	ldr	r0, [pc, #148]	; (810a40c <_svfiprintf_r+0x1ec>)
 810a376:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810a37a:	2206      	movs	r2, #6
 810a37c:	f7f5 ffb0 	bl	81002e0 <memchr>
 810a380:	2800      	cmp	r0, #0
 810a382:	d038      	beq.n	810a3f6 <_svfiprintf_r+0x1d6>
 810a384:	4b22      	ldr	r3, [pc, #136]	; (810a410 <_svfiprintf_r+0x1f0>)
 810a386:	bb1b      	cbnz	r3, 810a3d0 <_svfiprintf_r+0x1b0>
 810a388:	9b03      	ldr	r3, [sp, #12]
 810a38a:	3307      	adds	r3, #7
 810a38c:	f023 0307 	bic.w	r3, r3, #7
 810a390:	3308      	adds	r3, #8
 810a392:	9303      	str	r3, [sp, #12]
 810a394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a396:	4433      	add	r3, r6
 810a398:	9309      	str	r3, [sp, #36]	; 0x24
 810a39a:	e768      	b.n	810a26e <_svfiprintf_r+0x4e>
 810a39c:	fb0c 3202 	mla	r2, ip, r2, r3
 810a3a0:	460c      	mov	r4, r1
 810a3a2:	2001      	movs	r0, #1
 810a3a4:	e7a6      	b.n	810a2f4 <_svfiprintf_r+0xd4>
 810a3a6:	2300      	movs	r3, #0
 810a3a8:	3401      	adds	r4, #1
 810a3aa:	9305      	str	r3, [sp, #20]
 810a3ac:	4619      	mov	r1, r3
 810a3ae:	f04f 0c0a 	mov.w	ip, #10
 810a3b2:	4620      	mov	r0, r4
 810a3b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 810a3b8:	3a30      	subs	r2, #48	; 0x30
 810a3ba:	2a09      	cmp	r2, #9
 810a3bc:	d903      	bls.n	810a3c6 <_svfiprintf_r+0x1a6>
 810a3be:	2b00      	cmp	r3, #0
 810a3c0:	d0c6      	beq.n	810a350 <_svfiprintf_r+0x130>
 810a3c2:	9105      	str	r1, [sp, #20]
 810a3c4:	e7c4      	b.n	810a350 <_svfiprintf_r+0x130>
 810a3c6:	fb0c 2101 	mla	r1, ip, r1, r2
 810a3ca:	4604      	mov	r4, r0
 810a3cc:	2301      	movs	r3, #1
 810a3ce:	e7f0      	b.n	810a3b2 <_svfiprintf_r+0x192>
 810a3d0:	ab03      	add	r3, sp, #12
 810a3d2:	9300      	str	r3, [sp, #0]
 810a3d4:	462a      	mov	r2, r5
 810a3d6:	4b0f      	ldr	r3, [pc, #60]	; (810a414 <_svfiprintf_r+0x1f4>)
 810a3d8:	a904      	add	r1, sp, #16
 810a3da:	4638      	mov	r0, r7
 810a3dc:	f7fc fb74 	bl	8106ac8 <_printf_float>
 810a3e0:	1c42      	adds	r2, r0, #1
 810a3e2:	4606      	mov	r6, r0
 810a3e4:	d1d6      	bne.n	810a394 <_svfiprintf_r+0x174>
 810a3e6:	89ab      	ldrh	r3, [r5, #12]
 810a3e8:	065b      	lsls	r3, r3, #25
 810a3ea:	f53f af2d 	bmi.w	810a248 <_svfiprintf_r+0x28>
 810a3ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 810a3f0:	b01d      	add	sp, #116	; 0x74
 810a3f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a3f6:	ab03      	add	r3, sp, #12
 810a3f8:	9300      	str	r3, [sp, #0]
 810a3fa:	462a      	mov	r2, r5
 810a3fc:	4b05      	ldr	r3, [pc, #20]	; (810a414 <_svfiprintf_r+0x1f4>)
 810a3fe:	a904      	add	r1, sp, #16
 810a400:	4638      	mov	r0, r7
 810a402:	f7fc fe05 	bl	8107010 <_printf_i>
 810a406:	e7eb      	b.n	810a3e0 <_svfiprintf_r+0x1c0>
 810a408:	0810bbd1 	.word	0x0810bbd1
 810a40c:	0810bbdb 	.word	0x0810bbdb
 810a410:	08106ac9 	.word	0x08106ac9
 810a414:	0810a16d 	.word	0x0810a16d
 810a418:	0810bbd7 	.word	0x0810bbd7

0810a41c <__sfputc_r>:
 810a41c:	6893      	ldr	r3, [r2, #8]
 810a41e:	3b01      	subs	r3, #1
 810a420:	2b00      	cmp	r3, #0
 810a422:	b410      	push	{r4}
 810a424:	6093      	str	r3, [r2, #8]
 810a426:	da08      	bge.n	810a43a <__sfputc_r+0x1e>
 810a428:	6994      	ldr	r4, [r2, #24]
 810a42a:	42a3      	cmp	r3, r4
 810a42c:	db01      	blt.n	810a432 <__sfputc_r+0x16>
 810a42e:	290a      	cmp	r1, #10
 810a430:	d103      	bne.n	810a43a <__sfputc_r+0x1e>
 810a432:	f85d 4b04 	ldr.w	r4, [sp], #4
 810a436:	f7fd bab0 	b.w	810799a <__swbuf_r>
 810a43a:	6813      	ldr	r3, [r2, #0]
 810a43c:	1c58      	adds	r0, r3, #1
 810a43e:	6010      	str	r0, [r2, #0]
 810a440:	7019      	strb	r1, [r3, #0]
 810a442:	4608      	mov	r0, r1
 810a444:	f85d 4b04 	ldr.w	r4, [sp], #4
 810a448:	4770      	bx	lr

0810a44a <__sfputs_r>:
 810a44a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a44c:	4606      	mov	r6, r0
 810a44e:	460f      	mov	r7, r1
 810a450:	4614      	mov	r4, r2
 810a452:	18d5      	adds	r5, r2, r3
 810a454:	42ac      	cmp	r4, r5
 810a456:	d101      	bne.n	810a45c <__sfputs_r+0x12>
 810a458:	2000      	movs	r0, #0
 810a45a:	e007      	b.n	810a46c <__sfputs_r+0x22>
 810a45c:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a460:	463a      	mov	r2, r7
 810a462:	4630      	mov	r0, r6
 810a464:	f7ff ffda 	bl	810a41c <__sfputc_r>
 810a468:	1c43      	adds	r3, r0, #1
 810a46a:	d1f3      	bne.n	810a454 <__sfputs_r+0xa>
 810a46c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810a470 <_vfiprintf_r>:
 810a470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a474:	460d      	mov	r5, r1
 810a476:	b09d      	sub	sp, #116	; 0x74
 810a478:	4614      	mov	r4, r2
 810a47a:	4698      	mov	r8, r3
 810a47c:	4606      	mov	r6, r0
 810a47e:	b118      	cbz	r0, 810a488 <_vfiprintf_r+0x18>
 810a480:	6a03      	ldr	r3, [r0, #32]
 810a482:	b90b      	cbnz	r3, 810a488 <_vfiprintf_r+0x18>
 810a484:	f7fd f982 	bl	810778c <__sinit>
 810a488:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810a48a:	07d9      	lsls	r1, r3, #31
 810a48c:	d405      	bmi.n	810a49a <_vfiprintf_r+0x2a>
 810a48e:	89ab      	ldrh	r3, [r5, #12]
 810a490:	059a      	lsls	r2, r3, #22
 810a492:	d402      	bmi.n	810a49a <_vfiprintf_r+0x2a>
 810a494:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810a496:	f7fd fb92 	bl	8107bbe <__retarget_lock_acquire_recursive>
 810a49a:	89ab      	ldrh	r3, [r5, #12]
 810a49c:	071b      	lsls	r3, r3, #28
 810a49e:	d501      	bpl.n	810a4a4 <_vfiprintf_r+0x34>
 810a4a0:	692b      	ldr	r3, [r5, #16]
 810a4a2:	b99b      	cbnz	r3, 810a4cc <_vfiprintf_r+0x5c>
 810a4a4:	4629      	mov	r1, r5
 810a4a6:	4630      	mov	r0, r6
 810a4a8:	f7fd fab4 	bl	8107a14 <__swsetup_r>
 810a4ac:	b170      	cbz	r0, 810a4cc <_vfiprintf_r+0x5c>
 810a4ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810a4b0:	07dc      	lsls	r4, r3, #31
 810a4b2:	d504      	bpl.n	810a4be <_vfiprintf_r+0x4e>
 810a4b4:	f04f 30ff 	mov.w	r0, #4294967295
 810a4b8:	b01d      	add	sp, #116	; 0x74
 810a4ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a4be:	89ab      	ldrh	r3, [r5, #12]
 810a4c0:	0598      	lsls	r0, r3, #22
 810a4c2:	d4f7      	bmi.n	810a4b4 <_vfiprintf_r+0x44>
 810a4c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810a4c6:	f7fd fb7b 	bl	8107bc0 <__retarget_lock_release_recursive>
 810a4ca:	e7f3      	b.n	810a4b4 <_vfiprintf_r+0x44>
 810a4cc:	2300      	movs	r3, #0
 810a4ce:	9309      	str	r3, [sp, #36]	; 0x24
 810a4d0:	2320      	movs	r3, #32
 810a4d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810a4d6:	f8cd 800c 	str.w	r8, [sp, #12]
 810a4da:	2330      	movs	r3, #48	; 0x30
 810a4dc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 810a690 <_vfiprintf_r+0x220>
 810a4e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810a4e4:	f04f 0901 	mov.w	r9, #1
 810a4e8:	4623      	mov	r3, r4
 810a4ea:	469a      	mov	sl, r3
 810a4ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 810a4f0:	b10a      	cbz	r2, 810a4f6 <_vfiprintf_r+0x86>
 810a4f2:	2a25      	cmp	r2, #37	; 0x25
 810a4f4:	d1f9      	bne.n	810a4ea <_vfiprintf_r+0x7a>
 810a4f6:	ebba 0b04 	subs.w	fp, sl, r4
 810a4fa:	d00b      	beq.n	810a514 <_vfiprintf_r+0xa4>
 810a4fc:	465b      	mov	r3, fp
 810a4fe:	4622      	mov	r2, r4
 810a500:	4629      	mov	r1, r5
 810a502:	4630      	mov	r0, r6
 810a504:	f7ff ffa1 	bl	810a44a <__sfputs_r>
 810a508:	3001      	adds	r0, #1
 810a50a:	f000 80a9 	beq.w	810a660 <_vfiprintf_r+0x1f0>
 810a50e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810a510:	445a      	add	r2, fp
 810a512:	9209      	str	r2, [sp, #36]	; 0x24
 810a514:	f89a 3000 	ldrb.w	r3, [sl]
 810a518:	2b00      	cmp	r3, #0
 810a51a:	f000 80a1 	beq.w	810a660 <_vfiprintf_r+0x1f0>
 810a51e:	2300      	movs	r3, #0
 810a520:	f04f 32ff 	mov.w	r2, #4294967295
 810a524:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810a528:	f10a 0a01 	add.w	sl, sl, #1
 810a52c:	9304      	str	r3, [sp, #16]
 810a52e:	9307      	str	r3, [sp, #28]
 810a530:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810a534:	931a      	str	r3, [sp, #104]	; 0x68
 810a536:	4654      	mov	r4, sl
 810a538:	2205      	movs	r2, #5
 810a53a:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a53e:	4854      	ldr	r0, [pc, #336]	; (810a690 <_vfiprintf_r+0x220>)
 810a540:	f7f5 fece 	bl	81002e0 <memchr>
 810a544:	9a04      	ldr	r2, [sp, #16]
 810a546:	b9d8      	cbnz	r0, 810a580 <_vfiprintf_r+0x110>
 810a548:	06d1      	lsls	r1, r2, #27
 810a54a:	bf44      	itt	mi
 810a54c:	2320      	movmi	r3, #32
 810a54e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810a552:	0713      	lsls	r3, r2, #28
 810a554:	bf44      	itt	mi
 810a556:	232b      	movmi	r3, #43	; 0x2b
 810a558:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810a55c:	f89a 3000 	ldrb.w	r3, [sl]
 810a560:	2b2a      	cmp	r3, #42	; 0x2a
 810a562:	d015      	beq.n	810a590 <_vfiprintf_r+0x120>
 810a564:	9a07      	ldr	r2, [sp, #28]
 810a566:	4654      	mov	r4, sl
 810a568:	2000      	movs	r0, #0
 810a56a:	f04f 0c0a 	mov.w	ip, #10
 810a56e:	4621      	mov	r1, r4
 810a570:	f811 3b01 	ldrb.w	r3, [r1], #1
 810a574:	3b30      	subs	r3, #48	; 0x30
 810a576:	2b09      	cmp	r3, #9
 810a578:	d94d      	bls.n	810a616 <_vfiprintf_r+0x1a6>
 810a57a:	b1b0      	cbz	r0, 810a5aa <_vfiprintf_r+0x13a>
 810a57c:	9207      	str	r2, [sp, #28]
 810a57e:	e014      	b.n	810a5aa <_vfiprintf_r+0x13a>
 810a580:	eba0 0308 	sub.w	r3, r0, r8
 810a584:	fa09 f303 	lsl.w	r3, r9, r3
 810a588:	4313      	orrs	r3, r2
 810a58a:	9304      	str	r3, [sp, #16]
 810a58c:	46a2      	mov	sl, r4
 810a58e:	e7d2      	b.n	810a536 <_vfiprintf_r+0xc6>
 810a590:	9b03      	ldr	r3, [sp, #12]
 810a592:	1d19      	adds	r1, r3, #4
 810a594:	681b      	ldr	r3, [r3, #0]
 810a596:	9103      	str	r1, [sp, #12]
 810a598:	2b00      	cmp	r3, #0
 810a59a:	bfbb      	ittet	lt
 810a59c:	425b      	neglt	r3, r3
 810a59e:	f042 0202 	orrlt.w	r2, r2, #2
 810a5a2:	9307      	strge	r3, [sp, #28]
 810a5a4:	9307      	strlt	r3, [sp, #28]
 810a5a6:	bfb8      	it	lt
 810a5a8:	9204      	strlt	r2, [sp, #16]
 810a5aa:	7823      	ldrb	r3, [r4, #0]
 810a5ac:	2b2e      	cmp	r3, #46	; 0x2e
 810a5ae:	d10c      	bne.n	810a5ca <_vfiprintf_r+0x15a>
 810a5b0:	7863      	ldrb	r3, [r4, #1]
 810a5b2:	2b2a      	cmp	r3, #42	; 0x2a
 810a5b4:	d134      	bne.n	810a620 <_vfiprintf_r+0x1b0>
 810a5b6:	9b03      	ldr	r3, [sp, #12]
 810a5b8:	1d1a      	adds	r2, r3, #4
 810a5ba:	681b      	ldr	r3, [r3, #0]
 810a5bc:	9203      	str	r2, [sp, #12]
 810a5be:	2b00      	cmp	r3, #0
 810a5c0:	bfb8      	it	lt
 810a5c2:	f04f 33ff 	movlt.w	r3, #4294967295
 810a5c6:	3402      	adds	r4, #2
 810a5c8:	9305      	str	r3, [sp, #20]
 810a5ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 810a6a0 <_vfiprintf_r+0x230>
 810a5ce:	7821      	ldrb	r1, [r4, #0]
 810a5d0:	2203      	movs	r2, #3
 810a5d2:	4650      	mov	r0, sl
 810a5d4:	f7f5 fe84 	bl	81002e0 <memchr>
 810a5d8:	b138      	cbz	r0, 810a5ea <_vfiprintf_r+0x17a>
 810a5da:	9b04      	ldr	r3, [sp, #16]
 810a5dc:	eba0 000a 	sub.w	r0, r0, sl
 810a5e0:	2240      	movs	r2, #64	; 0x40
 810a5e2:	4082      	lsls	r2, r0
 810a5e4:	4313      	orrs	r3, r2
 810a5e6:	3401      	adds	r4, #1
 810a5e8:	9304      	str	r3, [sp, #16]
 810a5ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a5ee:	4829      	ldr	r0, [pc, #164]	; (810a694 <_vfiprintf_r+0x224>)
 810a5f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810a5f4:	2206      	movs	r2, #6
 810a5f6:	f7f5 fe73 	bl	81002e0 <memchr>
 810a5fa:	2800      	cmp	r0, #0
 810a5fc:	d03f      	beq.n	810a67e <_vfiprintf_r+0x20e>
 810a5fe:	4b26      	ldr	r3, [pc, #152]	; (810a698 <_vfiprintf_r+0x228>)
 810a600:	bb1b      	cbnz	r3, 810a64a <_vfiprintf_r+0x1da>
 810a602:	9b03      	ldr	r3, [sp, #12]
 810a604:	3307      	adds	r3, #7
 810a606:	f023 0307 	bic.w	r3, r3, #7
 810a60a:	3308      	adds	r3, #8
 810a60c:	9303      	str	r3, [sp, #12]
 810a60e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a610:	443b      	add	r3, r7
 810a612:	9309      	str	r3, [sp, #36]	; 0x24
 810a614:	e768      	b.n	810a4e8 <_vfiprintf_r+0x78>
 810a616:	fb0c 3202 	mla	r2, ip, r2, r3
 810a61a:	460c      	mov	r4, r1
 810a61c:	2001      	movs	r0, #1
 810a61e:	e7a6      	b.n	810a56e <_vfiprintf_r+0xfe>
 810a620:	2300      	movs	r3, #0
 810a622:	3401      	adds	r4, #1
 810a624:	9305      	str	r3, [sp, #20]
 810a626:	4619      	mov	r1, r3
 810a628:	f04f 0c0a 	mov.w	ip, #10
 810a62c:	4620      	mov	r0, r4
 810a62e:	f810 2b01 	ldrb.w	r2, [r0], #1
 810a632:	3a30      	subs	r2, #48	; 0x30
 810a634:	2a09      	cmp	r2, #9
 810a636:	d903      	bls.n	810a640 <_vfiprintf_r+0x1d0>
 810a638:	2b00      	cmp	r3, #0
 810a63a:	d0c6      	beq.n	810a5ca <_vfiprintf_r+0x15a>
 810a63c:	9105      	str	r1, [sp, #20]
 810a63e:	e7c4      	b.n	810a5ca <_vfiprintf_r+0x15a>
 810a640:	fb0c 2101 	mla	r1, ip, r1, r2
 810a644:	4604      	mov	r4, r0
 810a646:	2301      	movs	r3, #1
 810a648:	e7f0      	b.n	810a62c <_vfiprintf_r+0x1bc>
 810a64a:	ab03      	add	r3, sp, #12
 810a64c:	9300      	str	r3, [sp, #0]
 810a64e:	462a      	mov	r2, r5
 810a650:	4b12      	ldr	r3, [pc, #72]	; (810a69c <_vfiprintf_r+0x22c>)
 810a652:	a904      	add	r1, sp, #16
 810a654:	4630      	mov	r0, r6
 810a656:	f7fc fa37 	bl	8106ac8 <_printf_float>
 810a65a:	4607      	mov	r7, r0
 810a65c:	1c78      	adds	r0, r7, #1
 810a65e:	d1d6      	bne.n	810a60e <_vfiprintf_r+0x19e>
 810a660:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810a662:	07d9      	lsls	r1, r3, #31
 810a664:	d405      	bmi.n	810a672 <_vfiprintf_r+0x202>
 810a666:	89ab      	ldrh	r3, [r5, #12]
 810a668:	059a      	lsls	r2, r3, #22
 810a66a:	d402      	bmi.n	810a672 <_vfiprintf_r+0x202>
 810a66c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810a66e:	f7fd faa7 	bl	8107bc0 <__retarget_lock_release_recursive>
 810a672:	89ab      	ldrh	r3, [r5, #12]
 810a674:	065b      	lsls	r3, r3, #25
 810a676:	f53f af1d 	bmi.w	810a4b4 <_vfiprintf_r+0x44>
 810a67a:	9809      	ldr	r0, [sp, #36]	; 0x24
 810a67c:	e71c      	b.n	810a4b8 <_vfiprintf_r+0x48>
 810a67e:	ab03      	add	r3, sp, #12
 810a680:	9300      	str	r3, [sp, #0]
 810a682:	462a      	mov	r2, r5
 810a684:	4b05      	ldr	r3, [pc, #20]	; (810a69c <_vfiprintf_r+0x22c>)
 810a686:	a904      	add	r1, sp, #16
 810a688:	4630      	mov	r0, r6
 810a68a:	f7fc fcc1 	bl	8107010 <_printf_i>
 810a68e:	e7e4      	b.n	810a65a <_vfiprintf_r+0x1ea>
 810a690:	0810bbd1 	.word	0x0810bbd1
 810a694:	0810bbdb 	.word	0x0810bbdb
 810a698:	08106ac9 	.word	0x08106ac9
 810a69c:	0810a44b 	.word	0x0810a44b
 810a6a0:	0810bbd7 	.word	0x0810bbd7

0810a6a4 <__sflush_r>:
 810a6a4:	898a      	ldrh	r2, [r1, #12]
 810a6a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a6aa:	4605      	mov	r5, r0
 810a6ac:	0710      	lsls	r0, r2, #28
 810a6ae:	460c      	mov	r4, r1
 810a6b0:	d458      	bmi.n	810a764 <__sflush_r+0xc0>
 810a6b2:	684b      	ldr	r3, [r1, #4]
 810a6b4:	2b00      	cmp	r3, #0
 810a6b6:	dc05      	bgt.n	810a6c4 <__sflush_r+0x20>
 810a6b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810a6ba:	2b00      	cmp	r3, #0
 810a6bc:	dc02      	bgt.n	810a6c4 <__sflush_r+0x20>
 810a6be:	2000      	movs	r0, #0
 810a6c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a6c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810a6c6:	2e00      	cmp	r6, #0
 810a6c8:	d0f9      	beq.n	810a6be <__sflush_r+0x1a>
 810a6ca:	2300      	movs	r3, #0
 810a6cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810a6d0:	682f      	ldr	r7, [r5, #0]
 810a6d2:	6a21      	ldr	r1, [r4, #32]
 810a6d4:	602b      	str	r3, [r5, #0]
 810a6d6:	d032      	beq.n	810a73e <__sflush_r+0x9a>
 810a6d8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810a6da:	89a3      	ldrh	r3, [r4, #12]
 810a6dc:	075a      	lsls	r2, r3, #29
 810a6de:	d505      	bpl.n	810a6ec <__sflush_r+0x48>
 810a6e0:	6863      	ldr	r3, [r4, #4]
 810a6e2:	1ac0      	subs	r0, r0, r3
 810a6e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810a6e6:	b10b      	cbz	r3, 810a6ec <__sflush_r+0x48>
 810a6e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810a6ea:	1ac0      	subs	r0, r0, r3
 810a6ec:	2300      	movs	r3, #0
 810a6ee:	4602      	mov	r2, r0
 810a6f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810a6f2:	6a21      	ldr	r1, [r4, #32]
 810a6f4:	4628      	mov	r0, r5
 810a6f6:	47b0      	blx	r6
 810a6f8:	1c43      	adds	r3, r0, #1
 810a6fa:	89a3      	ldrh	r3, [r4, #12]
 810a6fc:	d106      	bne.n	810a70c <__sflush_r+0x68>
 810a6fe:	6829      	ldr	r1, [r5, #0]
 810a700:	291d      	cmp	r1, #29
 810a702:	d82b      	bhi.n	810a75c <__sflush_r+0xb8>
 810a704:	4a29      	ldr	r2, [pc, #164]	; (810a7ac <__sflush_r+0x108>)
 810a706:	410a      	asrs	r2, r1
 810a708:	07d6      	lsls	r6, r2, #31
 810a70a:	d427      	bmi.n	810a75c <__sflush_r+0xb8>
 810a70c:	2200      	movs	r2, #0
 810a70e:	6062      	str	r2, [r4, #4]
 810a710:	04d9      	lsls	r1, r3, #19
 810a712:	6922      	ldr	r2, [r4, #16]
 810a714:	6022      	str	r2, [r4, #0]
 810a716:	d504      	bpl.n	810a722 <__sflush_r+0x7e>
 810a718:	1c42      	adds	r2, r0, #1
 810a71a:	d101      	bne.n	810a720 <__sflush_r+0x7c>
 810a71c:	682b      	ldr	r3, [r5, #0]
 810a71e:	b903      	cbnz	r3, 810a722 <__sflush_r+0x7e>
 810a720:	6560      	str	r0, [r4, #84]	; 0x54
 810a722:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810a724:	602f      	str	r7, [r5, #0]
 810a726:	2900      	cmp	r1, #0
 810a728:	d0c9      	beq.n	810a6be <__sflush_r+0x1a>
 810a72a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810a72e:	4299      	cmp	r1, r3
 810a730:	d002      	beq.n	810a738 <__sflush_r+0x94>
 810a732:	4628      	mov	r0, r5
 810a734:	f7fe f8d6 	bl	81088e4 <_free_r>
 810a738:	2000      	movs	r0, #0
 810a73a:	6360      	str	r0, [r4, #52]	; 0x34
 810a73c:	e7c0      	b.n	810a6c0 <__sflush_r+0x1c>
 810a73e:	2301      	movs	r3, #1
 810a740:	4628      	mov	r0, r5
 810a742:	47b0      	blx	r6
 810a744:	1c41      	adds	r1, r0, #1
 810a746:	d1c8      	bne.n	810a6da <__sflush_r+0x36>
 810a748:	682b      	ldr	r3, [r5, #0]
 810a74a:	2b00      	cmp	r3, #0
 810a74c:	d0c5      	beq.n	810a6da <__sflush_r+0x36>
 810a74e:	2b1d      	cmp	r3, #29
 810a750:	d001      	beq.n	810a756 <__sflush_r+0xb2>
 810a752:	2b16      	cmp	r3, #22
 810a754:	d101      	bne.n	810a75a <__sflush_r+0xb6>
 810a756:	602f      	str	r7, [r5, #0]
 810a758:	e7b1      	b.n	810a6be <__sflush_r+0x1a>
 810a75a:	89a3      	ldrh	r3, [r4, #12]
 810a75c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a760:	81a3      	strh	r3, [r4, #12]
 810a762:	e7ad      	b.n	810a6c0 <__sflush_r+0x1c>
 810a764:	690f      	ldr	r7, [r1, #16]
 810a766:	2f00      	cmp	r7, #0
 810a768:	d0a9      	beq.n	810a6be <__sflush_r+0x1a>
 810a76a:	0793      	lsls	r3, r2, #30
 810a76c:	680e      	ldr	r6, [r1, #0]
 810a76e:	bf08      	it	eq
 810a770:	694b      	ldreq	r3, [r1, #20]
 810a772:	600f      	str	r7, [r1, #0]
 810a774:	bf18      	it	ne
 810a776:	2300      	movne	r3, #0
 810a778:	eba6 0807 	sub.w	r8, r6, r7
 810a77c:	608b      	str	r3, [r1, #8]
 810a77e:	f1b8 0f00 	cmp.w	r8, #0
 810a782:	dd9c      	ble.n	810a6be <__sflush_r+0x1a>
 810a784:	6a21      	ldr	r1, [r4, #32]
 810a786:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810a788:	4643      	mov	r3, r8
 810a78a:	463a      	mov	r2, r7
 810a78c:	4628      	mov	r0, r5
 810a78e:	47b0      	blx	r6
 810a790:	2800      	cmp	r0, #0
 810a792:	dc06      	bgt.n	810a7a2 <__sflush_r+0xfe>
 810a794:	89a3      	ldrh	r3, [r4, #12]
 810a796:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a79a:	81a3      	strh	r3, [r4, #12]
 810a79c:	f04f 30ff 	mov.w	r0, #4294967295
 810a7a0:	e78e      	b.n	810a6c0 <__sflush_r+0x1c>
 810a7a2:	4407      	add	r7, r0
 810a7a4:	eba8 0800 	sub.w	r8, r8, r0
 810a7a8:	e7e9      	b.n	810a77e <__sflush_r+0xda>
 810a7aa:	bf00      	nop
 810a7ac:	dfbffffe 	.word	0xdfbffffe

0810a7b0 <_fflush_r>:
 810a7b0:	b538      	push	{r3, r4, r5, lr}
 810a7b2:	690b      	ldr	r3, [r1, #16]
 810a7b4:	4605      	mov	r5, r0
 810a7b6:	460c      	mov	r4, r1
 810a7b8:	b913      	cbnz	r3, 810a7c0 <_fflush_r+0x10>
 810a7ba:	2500      	movs	r5, #0
 810a7bc:	4628      	mov	r0, r5
 810a7be:	bd38      	pop	{r3, r4, r5, pc}
 810a7c0:	b118      	cbz	r0, 810a7ca <_fflush_r+0x1a>
 810a7c2:	6a03      	ldr	r3, [r0, #32]
 810a7c4:	b90b      	cbnz	r3, 810a7ca <_fflush_r+0x1a>
 810a7c6:	f7fc ffe1 	bl	810778c <__sinit>
 810a7ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a7ce:	2b00      	cmp	r3, #0
 810a7d0:	d0f3      	beq.n	810a7ba <_fflush_r+0xa>
 810a7d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810a7d4:	07d0      	lsls	r0, r2, #31
 810a7d6:	d404      	bmi.n	810a7e2 <_fflush_r+0x32>
 810a7d8:	0599      	lsls	r1, r3, #22
 810a7da:	d402      	bmi.n	810a7e2 <_fflush_r+0x32>
 810a7dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810a7de:	f7fd f9ee 	bl	8107bbe <__retarget_lock_acquire_recursive>
 810a7e2:	4628      	mov	r0, r5
 810a7e4:	4621      	mov	r1, r4
 810a7e6:	f7ff ff5d 	bl	810a6a4 <__sflush_r>
 810a7ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810a7ec:	07da      	lsls	r2, r3, #31
 810a7ee:	4605      	mov	r5, r0
 810a7f0:	d4e4      	bmi.n	810a7bc <_fflush_r+0xc>
 810a7f2:	89a3      	ldrh	r3, [r4, #12]
 810a7f4:	059b      	lsls	r3, r3, #22
 810a7f6:	d4e1      	bmi.n	810a7bc <_fflush_r+0xc>
 810a7f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810a7fa:	f7fd f9e1 	bl	8107bc0 <__retarget_lock_release_recursive>
 810a7fe:	e7dd      	b.n	810a7bc <_fflush_r+0xc>

0810a800 <__swhatbuf_r>:
 810a800:	b570      	push	{r4, r5, r6, lr}
 810a802:	460c      	mov	r4, r1
 810a804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a808:	2900      	cmp	r1, #0
 810a80a:	b096      	sub	sp, #88	; 0x58
 810a80c:	4615      	mov	r5, r2
 810a80e:	461e      	mov	r6, r3
 810a810:	da0d      	bge.n	810a82e <__swhatbuf_r+0x2e>
 810a812:	89a3      	ldrh	r3, [r4, #12]
 810a814:	f013 0f80 	tst.w	r3, #128	; 0x80
 810a818:	f04f 0100 	mov.w	r1, #0
 810a81c:	bf0c      	ite	eq
 810a81e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 810a822:	2340      	movne	r3, #64	; 0x40
 810a824:	2000      	movs	r0, #0
 810a826:	6031      	str	r1, [r6, #0]
 810a828:	602b      	str	r3, [r5, #0]
 810a82a:	b016      	add	sp, #88	; 0x58
 810a82c:	bd70      	pop	{r4, r5, r6, pc}
 810a82e:	466a      	mov	r2, sp
 810a830:	f000 f874 	bl	810a91c <_fstat_r>
 810a834:	2800      	cmp	r0, #0
 810a836:	dbec      	blt.n	810a812 <__swhatbuf_r+0x12>
 810a838:	9901      	ldr	r1, [sp, #4]
 810a83a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 810a83e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 810a842:	4259      	negs	r1, r3
 810a844:	4159      	adcs	r1, r3
 810a846:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810a84a:	e7eb      	b.n	810a824 <__swhatbuf_r+0x24>

0810a84c <__smakebuf_r>:
 810a84c:	898b      	ldrh	r3, [r1, #12]
 810a84e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810a850:	079d      	lsls	r5, r3, #30
 810a852:	4606      	mov	r6, r0
 810a854:	460c      	mov	r4, r1
 810a856:	d507      	bpl.n	810a868 <__smakebuf_r+0x1c>
 810a858:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810a85c:	6023      	str	r3, [r4, #0]
 810a85e:	6123      	str	r3, [r4, #16]
 810a860:	2301      	movs	r3, #1
 810a862:	6163      	str	r3, [r4, #20]
 810a864:	b002      	add	sp, #8
 810a866:	bd70      	pop	{r4, r5, r6, pc}
 810a868:	ab01      	add	r3, sp, #4
 810a86a:	466a      	mov	r2, sp
 810a86c:	f7ff ffc8 	bl	810a800 <__swhatbuf_r>
 810a870:	9900      	ldr	r1, [sp, #0]
 810a872:	4605      	mov	r5, r0
 810a874:	4630      	mov	r0, r6
 810a876:	f7fe f8a9 	bl	81089cc <_malloc_r>
 810a87a:	b948      	cbnz	r0, 810a890 <__smakebuf_r+0x44>
 810a87c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a880:	059a      	lsls	r2, r3, #22
 810a882:	d4ef      	bmi.n	810a864 <__smakebuf_r+0x18>
 810a884:	f023 0303 	bic.w	r3, r3, #3
 810a888:	f043 0302 	orr.w	r3, r3, #2
 810a88c:	81a3      	strh	r3, [r4, #12]
 810a88e:	e7e3      	b.n	810a858 <__smakebuf_r+0xc>
 810a890:	89a3      	ldrh	r3, [r4, #12]
 810a892:	6020      	str	r0, [r4, #0]
 810a894:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810a898:	81a3      	strh	r3, [r4, #12]
 810a89a:	9b00      	ldr	r3, [sp, #0]
 810a89c:	6163      	str	r3, [r4, #20]
 810a89e:	9b01      	ldr	r3, [sp, #4]
 810a8a0:	6120      	str	r0, [r4, #16]
 810a8a2:	b15b      	cbz	r3, 810a8bc <__smakebuf_r+0x70>
 810a8a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810a8a8:	4630      	mov	r0, r6
 810a8aa:	f000 f849 	bl	810a940 <_isatty_r>
 810a8ae:	b128      	cbz	r0, 810a8bc <__smakebuf_r+0x70>
 810a8b0:	89a3      	ldrh	r3, [r4, #12]
 810a8b2:	f023 0303 	bic.w	r3, r3, #3
 810a8b6:	f043 0301 	orr.w	r3, r3, #1
 810a8ba:	81a3      	strh	r3, [r4, #12]
 810a8bc:	89a3      	ldrh	r3, [r4, #12]
 810a8be:	431d      	orrs	r5, r3
 810a8c0:	81a5      	strh	r5, [r4, #12]
 810a8c2:	e7cf      	b.n	810a864 <__smakebuf_r+0x18>

0810a8c4 <memmove>:
 810a8c4:	4288      	cmp	r0, r1
 810a8c6:	b510      	push	{r4, lr}
 810a8c8:	eb01 0402 	add.w	r4, r1, r2
 810a8cc:	d902      	bls.n	810a8d4 <memmove+0x10>
 810a8ce:	4284      	cmp	r4, r0
 810a8d0:	4623      	mov	r3, r4
 810a8d2:	d807      	bhi.n	810a8e4 <memmove+0x20>
 810a8d4:	1e43      	subs	r3, r0, #1
 810a8d6:	42a1      	cmp	r1, r4
 810a8d8:	d008      	beq.n	810a8ec <memmove+0x28>
 810a8da:	f811 2b01 	ldrb.w	r2, [r1], #1
 810a8de:	f803 2f01 	strb.w	r2, [r3, #1]!
 810a8e2:	e7f8      	b.n	810a8d6 <memmove+0x12>
 810a8e4:	4402      	add	r2, r0
 810a8e6:	4601      	mov	r1, r0
 810a8e8:	428a      	cmp	r2, r1
 810a8ea:	d100      	bne.n	810a8ee <memmove+0x2a>
 810a8ec:	bd10      	pop	{r4, pc}
 810a8ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810a8f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810a8f6:	e7f7      	b.n	810a8e8 <memmove+0x24>

0810a8f8 <strncmp>:
 810a8f8:	b510      	push	{r4, lr}
 810a8fa:	b16a      	cbz	r2, 810a918 <strncmp+0x20>
 810a8fc:	3901      	subs	r1, #1
 810a8fe:	1884      	adds	r4, r0, r2
 810a900:	f810 2b01 	ldrb.w	r2, [r0], #1
 810a904:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 810a908:	429a      	cmp	r2, r3
 810a90a:	d103      	bne.n	810a914 <strncmp+0x1c>
 810a90c:	42a0      	cmp	r0, r4
 810a90e:	d001      	beq.n	810a914 <strncmp+0x1c>
 810a910:	2a00      	cmp	r2, #0
 810a912:	d1f5      	bne.n	810a900 <strncmp+0x8>
 810a914:	1ad0      	subs	r0, r2, r3
 810a916:	bd10      	pop	{r4, pc}
 810a918:	4610      	mov	r0, r2
 810a91a:	e7fc      	b.n	810a916 <strncmp+0x1e>

0810a91c <_fstat_r>:
 810a91c:	b538      	push	{r3, r4, r5, lr}
 810a91e:	4d07      	ldr	r5, [pc, #28]	; (810a93c <_fstat_r+0x20>)
 810a920:	2300      	movs	r3, #0
 810a922:	4604      	mov	r4, r0
 810a924:	4608      	mov	r0, r1
 810a926:	4611      	mov	r1, r2
 810a928:	602b      	str	r3, [r5, #0]
 810a92a:	f7f7 fb59 	bl	8101fe0 <_fstat>
 810a92e:	1c43      	adds	r3, r0, #1
 810a930:	d102      	bne.n	810a938 <_fstat_r+0x1c>
 810a932:	682b      	ldr	r3, [r5, #0]
 810a934:	b103      	cbz	r3, 810a938 <_fstat_r+0x1c>
 810a936:	6023      	str	r3, [r4, #0]
 810a938:	bd38      	pop	{r3, r4, r5, pc}
 810a93a:	bf00      	nop
 810a93c:	10000434 	.word	0x10000434

0810a940 <_isatty_r>:
 810a940:	b538      	push	{r3, r4, r5, lr}
 810a942:	4d06      	ldr	r5, [pc, #24]	; (810a95c <_isatty_r+0x1c>)
 810a944:	2300      	movs	r3, #0
 810a946:	4604      	mov	r4, r0
 810a948:	4608      	mov	r0, r1
 810a94a:	602b      	str	r3, [r5, #0]
 810a94c:	f7f7 fb58 	bl	8102000 <_isatty>
 810a950:	1c43      	adds	r3, r0, #1
 810a952:	d102      	bne.n	810a95a <_isatty_r+0x1a>
 810a954:	682b      	ldr	r3, [r5, #0]
 810a956:	b103      	cbz	r3, 810a95a <_isatty_r+0x1a>
 810a958:	6023      	str	r3, [r4, #0]
 810a95a:	bd38      	pop	{r3, r4, r5, pc}
 810a95c:	10000434 	.word	0x10000434

0810a960 <_sbrk_r>:
 810a960:	b538      	push	{r3, r4, r5, lr}
 810a962:	4d06      	ldr	r5, [pc, #24]	; (810a97c <_sbrk_r+0x1c>)
 810a964:	2300      	movs	r3, #0
 810a966:	4604      	mov	r4, r0
 810a968:	4608      	mov	r0, r1
 810a96a:	602b      	str	r3, [r5, #0]
 810a96c:	f7f7 fb60 	bl	8102030 <_sbrk>
 810a970:	1c43      	adds	r3, r0, #1
 810a972:	d102      	bne.n	810a97a <_sbrk_r+0x1a>
 810a974:	682b      	ldr	r3, [r5, #0]
 810a976:	b103      	cbz	r3, 810a97a <_sbrk_r+0x1a>
 810a978:	6023      	str	r3, [r4, #0]
 810a97a:	bd38      	pop	{r3, r4, r5, pc}
 810a97c:	10000434 	.word	0x10000434

0810a980 <nan>:
 810a980:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810a988 <nan+0x8>
 810a984:	4770      	bx	lr
 810a986:	bf00      	nop
 810a988:	00000000 	.word	0x00000000
 810a98c:	7ff80000 	.word	0x7ff80000

0810a990 <__assert_func>:
 810a990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810a992:	4614      	mov	r4, r2
 810a994:	461a      	mov	r2, r3
 810a996:	4b09      	ldr	r3, [pc, #36]	; (810a9bc <__assert_func+0x2c>)
 810a998:	681b      	ldr	r3, [r3, #0]
 810a99a:	4605      	mov	r5, r0
 810a99c:	68d8      	ldr	r0, [r3, #12]
 810a99e:	b14c      	cbz	r4, 810a9b4 <__assert_func+0x24>
 810a9a0:	4b07      	ldr	r3, [pc, #28]	; (810a9c0 <__assert_func+0x30>)
 810a9a2:	9100      	str	r1, [sp, #0]
 810a9a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810a9a8:	4906      	ldr	r1, [pc, #24]	; (810a9c4 <__assert_func+0x34>)
 810a9aa:	462b      	mov	r3, r5
 810a9ac:	f000 fbca 	bl	810b144 <fiprintf>
 810a9b0:	f000 fbda 	bl	810b168 <abort>
 810a9b4:	4b04      	ldr	r3, [pc, #16]	; (810a9c8 <__assert_func+0x38>)
 810a9b6:	461c      	mov	r4, r3
 810a9b8:	e7f3      	b.n	810a9a2 <__assert_func+0x12>
 810a9ba:	bf00      	nop
 810a9bc:	10000078 	.word	0x10000078
 810a9c0:	0810bbea 	.word	0x0810bbea
 810a9c4:	0810bbf7 	.word	0x0810bbf7
 810a9c8:	0810bc25 	.word	0x0810bc25

0810a9cc <_calloc_r>:
 810a9cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810a9ce:	fba1 2402 	umull	r2, r4, r1, r2
 810a9d2:	b94c      	cbnz	r4, 810a9e8 <_calloc_r+0x1c>
 810a9d4:	4611      	mov	r1, r2
 810a9d6:	9201      	str	r2, [sp, #4]
 810a9d8:	f7fd fff8 	bl	81089cc <_malloc_r>
 810a9dc:	9a01      	ldr	r2, [sp, #4]
 810a9de:	4605      	mov	r5, r0
 810a9e0:	b930      	cbnz	r0, 810a9f0 <_calloc_r+0x24>
 810a9e2:	4628      	mov	r0, r5
 810a9e4:	b003      	add	sp, #12
 810a9e6:	bd30      	pop	{r4, r5, pc}
 810a9e8:	220c      	movs	r2, #12
 810a9ea:	6002      	str	r2, [r0, #0]
 810a9ec:	2500      	movs	r5, #0
 810a9ee:	e7f8      	b.n	810a9e2 <_calloc_r+0x16>
 810a9f0:	4621      	mov	r1, r4
 810a9f2:	f7fd f867 	bl	8107ac4 <memset>
 810a9f6:	e7f4      	b.n	810a9e2 <_calloc_r+0x16>

0810a9f8 <rshift>:
 810a9f8:	6903      	ldr	r3, [r0, #16]
 810a9fa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810a9fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810aa02:	ea4f 1261 	mov.w	r2, r1, asr #5
 810aa06:	f100 0414 	add.w	r4, r0, #20
 810aa0a:	dd45      	ble.n	810aa98 <rshift+0xa0>
 810aa0c:	f011 011f 	ands.w	r1, r1, #31
 810aa10:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810aa14:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810aa18:	d10c      	bne.n	810aa34 <rshift+0x3c>
 810aa1a:	f100 0710 	add.w	r7, r0, #16
 810aa1e:	4629      	mov	r1, r5
 810aa20:	42b1      	cmp	r1, r6
 810aa22:	d334      	bcc.n	810aa8e <rshift+0x96>
 810aa24:	1a9b      	subs	r3, r3, r2
 810aa26:	009b      	lsls	r3, r3, #2
 810aa28:	1eea      	subs	r2, r5, #3
 810aa2a:	4296      	cmp	r6, r2
 810aa2c:	bf38      	it	cc
 810aa2e:	2300      	movcc	r3, #0
 810aa30:	4423      	add	r3, r4
 810aa32:	e015      	b.n	810aa60 <rshift+0x68>
 810aa34:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810aa38:	f1c1 0820 	rsb	r8, r1, #32
 810aa3c:	40cf      	lsrs	r7, r1
 810aa3e:	f105 0e04 	add.w	lr, r5, #4
 810aa42:	46a1      	mov	r9, r4
 810aa44:	4576      	cmp	r6, lr
 810aa46:	46f4      	mov	ip, lr
 810aa48:	d815      	bhi.n	810aa76 <rshift+0x7e>
 810aa4a:	1a9a      	subs	r2, r3, r2
 810aa4c:	0092      	lsls	r2, r2, #2
 810aa4e:	3a04      	subs	r2, #4
 810aa50:	3501      	adds	r5, #1
 810aa52:	42ae      	cmp	r6, r5
 810aa54:	bf38      	it	cc
 810aa56:	2200      	movcc	r2, #0
 810aa58:	18a3      	adds	r3, r4, r2
 810aa5a:	50a7      	str	r7, [r4, r2]
 810aa5c:	b107      	cbz	r7, 810aa60 <rshift+0x68>
 810aa5e:	3304      	adds	r3, #4
 810aa60:	1b1a      	subs	r2, r3, r4
 810aa62:	42a3      	cmp	r3, r4
 810aa64:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810aa68:	bf08      	it	eq
 810aa6a:	2300      	moveq	r3, #0
 810aa6c:	6102      	str	r2, [r0, #16]
 810aa6e:	bf08      	it	eq
 810aa70:	6143      	streq	r3, [r0, #20]
 810aa72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810aa76:	f8dc c000 	ldr.w	ip, [ip]
 810aa7a:	fa0c fc08 	lsl.w	ip, ip, r8
 810aa7e:	ea4c 0707 	orr.w	r7, ip, r7
 810aa82:	f849 7b04 	str.w	r7, [r9], #4
 810aa86:	f85e 7b04 	ldr.w	r7, [lr], #4
 810aa8a:	40cf      	lsrs	r7, r1
 810aa8c:	e7da      	b.n	810aa44 <rshift+0x4c>
 810aa8e:	f851 cb04 	ldr.w	ip, [r1], #4
 810aa92:	f847 cf04 	str.w	ip, [r7, #4]!
 810aa96:	e7c3      	b.n	810aa20 <rshift+0x28>
 810aa98:	4623      	mov	r3, r4
 810aa9a:	e7e1      	b.n	810aa60 <rshift+0x68>

0810aa9c <__hexdig_fun>:
 810aa9c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 810aaa0:	2b09      	cmp	r3, #9
 810aaa2:	d802      	bhi.n	810aaaa <__hexdig_fun+0xe>
 810aaa4:	3820      	subs	r0, #32
 810aaa6:	b2c0      	uxtb	r0, r0
 810aaa8:	4770      	bx	lr
 810aaaa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 810aaae:	2b05      	cmp	r3, #5
 810aab0:	d801      	bhi.n	810aab6 <__hexdig_fun+0x1a>
 810aab2:	3847      	subs	r0, #71	; 0x47
 810aab4:	e7f7      	b.n	810aaa6 <__hexdig_fun+0xa>
 810aab6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 810aaba:	2b05      	cmp	r3, #5
 810aabc:	d801      	bhi.n	810aac2 <__hexdig_fun+0x26>
 810aabe:	3827      	subs	r0, #39	; 0x27
 810aac0:	e7f1      	b.n	810aaa6 <__hexdig_fun+0xa>
 810aac2:	2000      	movs	r0, #0
 810aac4:	4770      	bx	lr
	...

0810aac8 <__gethex>:
 810aac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810aacc:	4617      	mov	r7, r2
 810aace:	680a      	ldr	r2, [r1, #0]
 810aad0:	b085      	sub	sp, #20
 810aad2:	f102 0b02 	add.w	fp, r2, #2
 810aad6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 810aada:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 810aade:	4681      	mov	r9, r0
 810aae0:	468a      	mov	sl, r1
 810aae2:	9302      	str	r3, [sp, #8]
 810aae4:	32fe      	adds	r2, #254	; 0xfe
 810aae6:	eb02 030b 	add.w	r3, r2, fp
 810aaea:	46d8      	mov	r8, fp
 810aaec:	f81b 0b01 	ldrb.w	r0, [fp], #1
 810aaf0:	9301      	str	r3, [sp, #4]
 810aaf2:	2830      	cmp	r0, #48	; 0x30
 810aaf4:	d0f7      	beq.n	810aae6 <__gethex+0x1e>
 810aaf6:	f7ff ffd1 	bl	810aa9c <__hexdig_fun>
 810aafa:	4604      	mov	r4, r0
 810aafc:	2800      	cmp	r0, #0
 810aafe:	d138      	bne.n	810ab72 <__gethex+0xaa>
 810ab00:	49a7      	ldr	r1, [pc, #668]	; (810ada0 <__gethex+0x2d8>)
 810ab02:	2201      	movs	r2, #1
 810ab04:	4640      	mov	r0, r8
 810ab06:	f7ff fef7 	bl	810a8f8 <strncmp>
 810ab0a:	4606      	mov	r6, r0
 810ab0c:	2800      	cmp	r0, #0
 810ab0e:	d169      	bne.n	810abe4 <__gethex+0x11c>
 810ab10:	f898 0001 	ldrb.w	r0, [r8, #1]
 810ab14:	465d      	mov	r5, fp
 810ab16:	f7ff ffc1 	bl	810aa9c <__hexdig_fun>
 810ab1a:	2800      	cmp	r0, #0
 810ab1c:	d064      	beq.n	810abe8 <__gethex+0x120>
 810ab1e:	465a      	mov	r2, fp
 810ab20:	7810      	ldrb	r0, [r2, #0]
 810ab22:	2830      	cmp	r0, #48	; 0x30
 810ab24:	4690      	mov	r8, r2
 810ab26:	f102 0201 	add.w	r2, r2, #1
 810ab2a:	d0f9      	beq.n	810ab20 <__gethex+0x58>
 810ab2c:	f7ff ffb6 	bl	810aa9c <__hexdig_fun>
 810ab30:	2301      	movs	r3, #1
 810ab32:	fab0 f480 	clz	r4, r0
 810ab36:	0964      	lsrs	r4, r4, #5
 810ab38:	465e      	mov	r6, fp
 810ab3a:	9301      	str	r3, [sp, #4]
 810ab3c:	4642      	mov	r2, r8
 810ab3e:	4615      	mov	r5, r2
 810ab40:	3201      	adds	r2, #1
 810ab42:	7828      	ldrb	r0, [r5, #0]
 810ab44:	f7ff ffaa 	bl	810aa9c <__hexdig_fun>
 810ab48:	2800      	cmp	r0, #0
 810ab4a:	d1f8      	bne.n	810ab3e <__gethex+0x76>
 810ab4c:	4994      	ldr	r1, [pc, #592]	; (810ada0 <__gethex+0x2d8>)
 810ab4e:	2201      	movs	r2, #1
 810ab50:	4628      	mov	r0, r5
 810ab52:	f7ff fed1 	bl	810a8f8 <strncmp>
 810ab56:	b978      	cbnz	r0, 810ab78 <__gethex+0xb0>
 810ab58:	b946      	cbnz	r6, 810ab6c <__gethex+0xa4>
 810ab5a:	1c6e      	adds	r6, r5, #1
 810ab5c:	4632      	mov	r2, r6
 810ab5e:	4615      	mov	r5, r2
 810ab60:	3201      	adds	r2, #1
 810ab62:	7828      	ldrb	r0, [r5, #0]
 810ab64:	f7ff ff9a 	bl	810aa9c <__hexdig_fun>
 810ab68:	2800      	cmp	r0, #0
 810ab6a:	d1f8      	bne.n	810ab5e <__gethex+0x96>
 810ab6c:	1b73      	subs	r3, r6, r5
 810ab6e:	009e      	lsls	r6, r3, #2
 810ab70:	e004      	b.n	810ab7c <__gethex+0xb4>
 810ab72:	2400      	movs	r4, #0
 810ab74:	4626      	mov	r6, r4
 810ab76:	e7e1      	b.n	810ab3c <__gethex+0x74>
 810ab78:	2e00      	cmp	r6, #0
 810ab7a:	d1f7      	bne.n	810ab6c <__gethex+0xa4>
 810ab7c:	782b      	ldrb	r3, [r5, #0]
 810ab7e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810ab82:	2b50      	cmp	r3, #80	; 0x50
 810ab84:	d13d      	bne.n	810ac02 <__gethex+0x13a>
 810ab86:	786b      	ldrb	r3, [r5, #1]
 810ab88:	2b2b      	cmp	r3, #43	; 0x2b
 810ab8a:	d02f      	beq.n	810abec <__gethex+0x124>
 810ab8c:	2b2d      	cmp	r3, #45	; 0x2d
 810ab8e:	d031      	beq.n	810abf4 <__gethex+0x12c>
 810ab90:	1c69      	adds	r1, r5, #1
 810ab92:	f04f 0b00 	mov.w	fp, #0
 810ab96:	7808      	ldrb	r0, [r1, #0]
 810ab98:	f7ff ff80 	bl	810aa9c <__hexdig_fun>
 810ab9c:	1e42      	subs	r2, r0, #1
 810ab9e:	b2d2      	uxtb	r2, r2
 810aba0:	2a18      	cmp	r2, #24
 810aba2:	d82e      	bhi.n	810ac02 <__gethex+0x13a>
 810aba4:	f1a0 0210 	sub.w	r2, r0, #16
 810aba8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810abac:	f7ff ff76 	bl	810aa9c <__hexdig_fun>
 810abb0:	f100 3cff 	add.w	ip, r0, #4294967295
 810abb4:	fa5f fc8c 	uxtb.w	ip, ip
 810abb8:	f1bc 0f18 	cmp.w	ip, #24
 810abbc:	d91d      	bls.n	810abfa <__gethex+0x132>
 810abbe:	f1bb 0f00 	cmp.w	fp, #0
 810abc2:	d000      	beq.n	810abc6 <__gethex+0xfe>
 810abc4:	4252      	negs	r2, r2
 810abc6:	4416      	add	r6, r2
 810abc8:	f8ca 1000 	str.w	r1, [sl]
 810abcc:	b1dc      	cbz	r4, 810ac06 <__gethex+0x13e>
 810abce:	9b01      	ldr	r3, [sp, #4]
 810abd0:	2b00      	cmp	r3, #0
 810abd2:	bf14      	ite	ne
 810abd4:	f04f 0800 	movne.w	r8, #0
 810abd8:	f04f 0806 	moveq.w	r8, #6
 810abdc:	4640      	mov	r0, r8
 810abde:	b005      	add	sp, #20
 810abe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810abe4:	4645      	mov	r5, r8
 810abe6:	4626      	mov	r6, r4
 810abe8:	2401      	movs	r4, #1
 810abea:	e7c7      	b.n	810ab7c <__gethex+0xb4>
 810abec:	f04f 0b00 	mov.w	fp, #0
 810abf0:	1ca9      	adds	r1, r5, #2
 810abf2:	e7d0      	b.n	810ab96 <__gethex+0xce>
 810abf4:	f04f 0b01 	mov.w	fp, #1
 810abf8:	e7fa      	b.n	810abf0 <__gethex+0x128>
 810abfa:	230a      	movs	r3, #10
 810abfc:	fb03 0002 	mla	r0, r3, r2, r0
 810ac00:	e7d0      	b.n	810aba4 <__gethex+0xdc>
 810ac02:	4629      	mov	r1, r5
 810ac04:	e7e0      	b.n	810abc8 <__gethex+0x100>
 810ac06:	eba5 0308 	sub.w	r3, r5, r8
 810ac0a:	3b01      	subs	r3, #1
 810ac0c:	4621      	mov	r1, r4
 810ac0e:	2b07      	cmp	r3, #7
 810ac10:	dc0a      	bgt.n	810ac28 <__gethex+0x160>
 810ac12:	4648      	mov	r0, r9
 810ac14:	f7fd ff66 	bl	8108ae4 <_Balloc>
 810ac18:	4604      	mov	r4, r0
 810ac1a:	b940      	cbnz	r0, 810ac2e <__gethex+0x166>
 810ac1c:	4b61      	ldr	r3, [pc, #388]	; (810ada4 <__gethex+0x2dc>)
 810ac1e:	4602      	mov	r2, r0
 810ac20:	21e4      	movs	r1, #228	; 0xe4
 810ac22:	4861      	ldr	r0, [pc, #388]	; (810ada8 <__gethex+0x2e0>)
 810ac24:	f7ff feb4 	bl	810a990 <__assert_func>
 810ac28:	3101      	adds	r1, #1
 810ac2a:	105b      	asrs	r3, r3, #1
 810ac2c:	e7ef      	b.n	810ac0e <__gethex+0x146>
 810ac2e:	f100 0a14 	add.w	sl, r0, #20
 810ac32:	2300      	movs	r3, #0
 810ac34:	495a      	ldr	r1, [pc, #360]	; (810ada0 <__gethex+0x2d8>)
 810ac36:	f8cd a004 	str.w	sl, [sp, #4]
 810ac3a:	469b      	mov	fp, r3
 810ac3c:	45a8      	cmp	r8, r5
 810ac3e:	d342      	bcc.n	810acc6 <__gethex+0x1fe>
 810ac40:	9801      	ldr	r0, [sp, #4]
 810ac42:	f840 bb04 	str.w	fp, [r0], #4
 810ac46:	eba0 000a 	sub.w	r0, r0, sl
 810ac4a:	1080      	asrs	r0, r0, #2
 810ac4c:	6120      	str	r0, [r4, #16]
 810ac4e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 810ac52:	4658      	mov	r0, fp
 810ac54:	f7fe f838 	bl	8108cc8 <__hi0bits>
 810ac58:	683d      	ldr	r5, [r7, #0]
 810ac5a:	eba8 0000 	sub.w	r0, r8, r0
 810ac5e:	42a8      	cmp	r0, r5
 810ac60:	dd59      	ble.n	810ad16 <__gethex+0x24e>
 810ac62:	eba0 0805 	sub.w	r8, r0, r5
 810ac66:	4641      	mov	r1, r8
 810ac68:	4620      	mov	r0, r4
 810ac6a:	f7fe fbc7 	bl	81093fc <__any_on>
 810ac6e:	4683      	mov	fp, r0
 810ac70:	b1b8      	cbz	r0, 810aca2 <__gethex+0x1da>
 810ac72:	f108 33ff 	add.w	r3, r8, #4294967295
 810ac76:	1159      	asrs	r1, r3, #5
 810ac78:	f003 021f 	and.w	r2, r3, #31
 810ac7c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 810ac80:	f04f 0b01 	mov.w	fp, #1
 810ac84:	fa0b f202 	lsl.w	r2, fp, r2
 810ac88:	420a      	tst	r2, r1
 810ac8a:	d00a      	beq.n	810aca2 <__gethex+0x1da>
 810ac8c:	455b      	cmp	r3, fp
 810ac8e:	dd06      	ble.n	810ac9e <__gethex+0x1d6>
 810ac90:	f1a8 0102 	sub.w	r1, r8, #2
 810ac94:	4620      	mov	r0, r4
 810ac96:	f7fe fbb1 	bl	81093fc <__any_on>
 810ac9a:	2800      	cmp	r0, #0
 810ac9c:	d138      	bne.n	810ad10 <__gethex+0x248>
 810ac9e:	f04f 0b02 	mov.w	fp, #2
 810aca2:	4641      	mov	r1, r8
 810aca4:	4620      	mov	r0, r4
 810aca6:	f7ff fea7 	bl	810a9f8 <rshift>
 810acaa:	4446      	add	r6, r8
 810acac:	68bb      	ldr	r3, [r7, #8]
 810acae:	42b3      	cmp	r3, r6
 810acb0:	da41      	bge.n	810ad36 <__gethex+0x26e>
 810acb2:	4621      	mov	r1, r4
 810acb4:	4648      	mov	r0, r9
 810acb6:	f7fd ff55 	bl	8108b64 <_Bfree>
 810acba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810acbc:	2300      	movs	r3, #0
 810acbe:	6013      	str	r3, [r2, #0]
 810acc0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 810acc4:	e78a      	b.n	810abdc <__gethex+0x114>
 810acc6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 810acca:	2a2e      	cmp	r2, #46	; 0x2e
 810accc:	d014      	beq.n	810acf8 <__gethex+0x230>
 810acce:	2b20      	cmp	r3, #32
 810acd0:	d106      	bne.n	810ace0 <__gethex+0x218>
 810acd2:	9b01      	ldr	r3, [sp, #4]
 810acd4:	f843 bb04 	str.w	fp, [r3], #4
 810acd8:	f04f 0b00 	mov.w	fp, #0
 810acdc:	9301      	str	r3, [sp, #4]
 810acde:	465b      	mov	r3, fp
 810ace0:	7828      	ldrb	r0, [r5, #0]
 810ace2:	9303      	str	r3, [sp, #12]
 810ace4:	f7ff feda 	bl	810aa9c <__hexdig_fun>
 810ace8:	9b03      	ldr	r3, [sp, #12]
 810acea:	f000 000f 	and.w	r0, r0, #15
 810acee:	4098      	lsls	r0, r3
 810acf0:	ea4b 0b00 	orr.w	fp, fp, r0
 810acf4:	3304      	adds	r3, #4
 810acf6:	e7a1      	b.n	810ac3c <__gethex+0x174>
 810acf8:	45a8      	cmp	r8, r5
 810acfa:	d8e8      	bhi.n	810acce <__gethex+0x206>
 810acfc:	2201      	movs	r2, #1
 810acfe:	4628      	mov	r0, r5
 810ad00:	9303      	str	r3, [sp, #12]
 810ad02:	f7ff fdf9 	bl	810a8f8 <strncmp>
 810ad06:	4926      	ldr	r1, [pc, #152]	; (810ada0 <__gethex+0x2d8>)
 810ad08:	9b03      	ldr	r3, [sp, #12]
 810ad0a:	2800      	cmp	r0, #0
 810ad0c:	d1df      	bne.n	810acce <__gethex+0x206>
 810ad0e:	e795      	b.n	810ac3c <__gethex+0x174>
 810ad10:	f04f 0b03 	mov.w	fp, #3
 810ad14:	e7c5      	b.n	810aca2 <__gethex+0x1da>
 810ad16:	da0b      	bge.n	810ad30 <__gethex+0x268>
 810ad18:	eba5 0800 	sub.w	r8, r5, r0
 810ad1c:	4621      	mov	r1, r4
 810ad1e:	4642      	mov	r2, r8
 810ad20:	4648      	mov	r0, r9
 810ad22:	f7fe f939 	bl	8108f98 <__lshift>
 810ad26:	eba6 0608 	sub.w	r6, r6, r8
 810ad2a:	4604      	mov	r4, r0
 810ad2c:	f100 0a14 	add.w	sl, r0, #20
 810ad30:	f04f 0b00 	mov.w	fp, #0
 810ad34:	e7ba      	b.n	810acac <__gethex+0x1e4>
 810ad36:	687b      	ldr	r3, [r7, #4]
 810ad38:	42b3      	cmp	r3, r6
 810ad3a:	dd73      	ble.n	810ae24 <__gethex+0x35c>
 810ad3c:	1b9e      	subs	r6, r3, r6
 810ad3e:	42b5      	cmp	r5, r6
 810ad40:	dc34      	bgt.n	810adac <__gethex+0x2e4>
 810ad42:	68fb      	ldr	r3, [r7, #12]
 810ad44:	2b02      	cmp	r3, #2
 810ad46:	d023      	beq.n	810ad90 <__gethex+0x2c8>
 810ad48:	2b03      	cmp	r3, #3
 810ad4a:	d025      	beq.n	810ad98 <__gethex+0x2d0>
 810ad4c:	2b01      	cmp	r3, #1
 810ad4e:	d115      	bne.n	810ad7c <__gethex+0x2b4>
 810ad50:	42b5      	cmp	r5, r6
 810ad52:	d113      	bne.n	810ad7c <__gethex+0x2b4>
 810ad54:	2d01      	cmp	r5, #1
 810ad56:	d10b      	bne.n	810ad70 <__gethex+0x2a8>
 810ad58:	9a02      	ldr	r2, [sp, #8]
 810ad5a:	687b      	ldr	r3, [r7, #4]
 810ad5c:	6013      	str	r3, [r2, #0]
 810ad5e:	2301      	movs	r3, #1
 810ad60:	6123      	str	r3, [r4, #16]
 810ad62:	f8ca 3000 	str.w	r3, [sl]
 810ad66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810ad68:	f04f 0862 	mov.w	r8, #98	; 0x62
 810ad6c:	601c      	str	r4, [r3, #0]
 810ad6e:	e735      	b.n	810abdc <__gethex+0x114>
 810ad70:	1e69      	subs	r1, r5, #1
 810ad72:	4620      	mov	r0, r4
 810ad74:	f7fe fb42 	bl	81093fc <__any_on>
 810ad78:	2800      	cmp	r0, #0
 810ad7a:	d1ed      	bne.n	810ad58 <__gethex+0x290>
 810ad7c:	4621      	mov	r1, r4
 810ad7e:	4648      	mov	r0, r9
 810ad80:	f7fd fef0 	bl	8108b64 <_Bfree>
 810ad84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810ad86:	2300      	movs	r3, #0
 810ad88:	6013      	str	r3, [r2, #0]
 810ad8a:	f04f 0850 	mov.w	r8, #80	; 0x50
 810ad8e:	e725      	b.n	810abdc <__gethex+0x114>
 810ad90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810ad92:	2b00      	cmp	r3, #0
 810ad94:	d1f2      	bne.n	810ad7c <__gethex+0x2b4>
 810ad96:	e7df      	b.n	810ad58 <__gethex+0x290>
 810ad98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810ad9a:	2b00      	cmp	r3, #0
 810ad9c:	d1dc      	bne.n	810ad58 <__gethex+0x290>
 810ad9e:	e7ed      	b.n	810ad7c <__gethex+0x2b4>
 810ada0:	0810ba7c 	.word	0x0810ba7c
 810ada4:	0810b911 	.word	0x0810b911
 810ada8:	0810bc26 	.word	0x0810bc26
 810adac:	f106 38ff 	add.w	r8, r6, #4294967295
 810adb0:	f1bb 0f00 	cmp.w	fp, #0
 810adb4:	d133      	bne.n	810ae1e <__gethex+0x356>
 810adb6:	f1b8 0f00 	cmp.w	r8, #0
 810adba:	d004      	beq.n	810adc6 <__gethex+0x2fe>
 810adbc:	4641      	mov	r1, r8
 810adbe:	4620      	mov	r0, r4
 810adc0:	f7fe fb1c 	bl	81093fc <__any_on>
 810adc4:	4683      	mov	fp, r0
 810adc6:	ea4f 1268 	mov.w	r2, r8, asr #5
 810adca:	2301      	movs	r3, #1
 810adcc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 810add0:	f008 081f 	and.w	r8, r8, #31
 810add4:	fa03 f308 	lsl.w	r3, r3, r8
 810add8:	4213      	tst	r3, r2
 810adda:	4631      	mov	r1, r6
 810addc:	4620      	mov	r0, r4
 810adde:	bf18      	it	ne
 810ade0:	f04b 0b02 	orrne.w	fp, fp, #2
 810ade4:	1bad      	subs	r5, r5, r6
 810ade6:	f7ff fe07 	bl	810a9f8 <rshift>
 810adea:	687e      	ldr	r6, [r7, #4]
 810adec:	f04f 0802 	mov.w	r8, #2
 810adf0:	f1bb 0f00 	cmp.w	fp, #0
 810adf4:	d04a      	beq.n	810ae8c <__gethex+0x3c4>
 810adf6:	68fb      	ldr	r3, [r7, #12]
 810adf8:	2b02      	cmp	r3, #2
 810adfa:	d016      	beq.n	810ae2a <__gethex+0x362>
 810adfc:	2b03      	cmp	r3, #3
 810adfe:	d018      	beq.n	810ae32 <__gethex+0x36a>
 810ae00:	2b01      	cmp	r3, #1
 810ae02:	d109      	bne.n	810ae18 <__gethex+0x350>
 810ae04:	f01b 0f02 	tst.w	fp, #2
 810ae08:	d006      	beq.n	810ae18 <__gethex+0x350>
 810ae0a:	f8da 3000 	ldr.w	r3, [sl]
 810ae0e:	ea4b 0b03 	orr.w	fp, fp, r3
 810ae12:	f01b 0f01 	tst.w	fp, #1
 810ae16:	d10f      	bne.n	810ae38 <__gethex+0x370>
 810ae18:	f048 0810 	orr.w	r8, r8, #16
 810ae1c:	e036      	b.n	810ae8c <__gethex+0x3c4>
 810ae1e:	f04f 0b01 	mov.w	fp, #1
 810ae22:	e7d0      	b.n	810adc6 <__gethex+0x2fe>
 810ae24:	f04f 0801 	mov.w	r8, #1
 810ae28:	e7e2      	b.n	810adf0 <__gethex+0x328>
 810ae2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810ae2c:	f1c3 0301 	rsb	r3, r3, #1
 810ae30:	930f      	str	r3, [sp, #60]	; 0x3c
 810ae32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810ae34:	2b00      	cmp	r3, #0
 810ae36:	d0ef      	beq.n	810ae18 <__gethex+0x350>
 810ae38:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810ae3c:	f104 0214 	add.w	r2, r4, #20
 810ae40:	ea4f 038b 	mov.w	r3, fp, lsl #2
 810ae44:	9301      	str	r3, [sp, #4]
 810ae46:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 810ae4a:	2300      	movs	r3, #0
 810ae4c:	4694      	mov	ip, r2
 810ae4e:	f852 1b04 	ldr.w	r1, [r2], #4
 810ae52:	f1b1 3fff 	cmp.w	r1, #4294967295
 810ae56:	d01e      	beq.n	810ae96 <__gethex+0x3ce>
 810ae58:	3101      	adds	r1, #1
 810ae5a:	f8cc 1000 	str.w	r1, [ip]
 810ae5e:	f1b8 0f02 	cmp.w	r8, #2
 810ae62:	f104 0214 	add.w	r2, r4, #20
 810ae66:	d13d      	bne.n	810aee4 <__gethex+0x41c>
 810ae68:	683b      	ldr	r3, [r7, #0]
 810ae6a:	3b01      	subs	r3, #1
 810ae6c:	42ab      	cmp	r3, r5
 810ae6e:	d10b      	bne.n	810ae88 <__gethex+0x3c0>
 810ae70:	1169      	asrs	r1, r5, #5
 810ae72:	2301      	movs	r3, #1
 810ae74:	f005 051f 	and.w	r5, r5, #31
 810ae78:	fa03 f505 	lsl.w	r5, r3, r5
 810ae7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810ae80:	421d      	tst	r5, r3
 810ae82:	bf18      	it	ne
 810ae84:	f04f 0801 	movne.w	r8, #1
 810ae88:	f048 0820 	orr.w	r8, r8, #32
 810ae8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810ae8e:	601c      	str	r4, [r3, #0]
 810ae90:	9b02      	ldr	r3, [sp, #8]
 810ae92:	601e      	str	r6, [r3, #0]
 810ae94:	e6a2      	b.n	810abdc <__gethex+0x114>
 810ae96:	4290      	cmp	r0, r2
 810ae98:	f842 3c04 	str.w	r3, [r2, #-4]
 810ae9c:	d8d6      	bhi.n	810ae4c <__gethex+0x384>
 810ae9e:	68a2      	ldr	r2, [r4, #8]
 810aea0:	4593      	cmp	fp, r2
 810aea2:	db17      	blt.n	810aed4 <__gethex+0x40c>
 810aea4:	6861      	ldr	r1, [r4, #4]
 810aea6:	4648      	mov	r0, r9
 810aea8:	3101      	adds	r1, #1
 810aeaa:	f7fd fe1b 	bl	8108ae4 <_Balloc>
 810aeae:	4682      	mov	sl, r0
 810aeb0:	b918      	cbnz	r0, 810aeba <__gethex+0x3f2>
 810aeb2:	4b1b      	ldr	r3, [pc, #108]	; (810af20 <__gethex+0x458>)
 810aeb4:	4602      	mov	r2, r0
 810aeb6:	2184      	movs	r1, #132	; 0x84
 810aeb8:	e6b3      	b.n	810ac22 <__gethex+0x15a>
 810aeba:	6922      	ldr	r2, [r4, #16]
 810aebc:	3202      	adds	r2, #2
 810aebe:	f104 010c 	add.w	r1, r4, #12
 810aec2:	0092      	lsls	r2, r2, #2
 810aec4:	300c      	adds	r0, #12
 810aec6:	f7fc fe7c 	bl	8107bc2 <memcpy>
 810aeca:	4621      	mov	r1, r4
 810aecc:	4648      	mov	r0, r9
 810aece:	f7fd fe49 	bl	8108b64 <_Bfree>
 810aed2:	4654      	mov	r4, sl
 810aed4:	6922      	ldr	r2, [r4, #16]
 810aed6:	1c51      	adds	r1, r2, #1
 810aed8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 810aedc:	6121      	str	r1, [r4, #16]
 810aede:	2101      	movs	r1, #1
 810aee0:	6151      	str	r1, [r2, #20]
 810aee2:	e7bc      	b.n	810ae5e <__gethex+0x396>
 810aee4:	6921      	ldr	r1, [r4, #16]
 810aee6:	4559      	cmp	r1, fp
 810aee8:	dd0b      	ble.n	810af02 <__gethex+0x43a>
 810aeea:	2101      	movs	r1, #1
 810aeec:	4620      	mov	r0, r4
 810aeee:	f7ff fd83 	bl	810a9f8 <rshift>
 810aef2:	68bb      	ldr	r3, [r7, #8]
 810aef4:	3601      	adds	r6, #1
 810aef6:	42b3      	cmp	r3, r6
 810aef8:	f6ff aedb 	blt.w	810acb2 <__gethex+0x1ea>
 810aefc:	f04f 0801 	mov.w	r8, #1
 810af00:	e7c2      	b.n	810ae88 <__gethex+0x3c0>
 810af02:	f015 051f 	ands.w	r5, r5, #31
 810af06:	d0f9      	beq.n	810aefc <__gethex+0x434>
 810af08:	9b01      	ldr	r3, [sp, #4]
 810af0a:	441a      	add	r2, r3
 810af0c:	f1c5 0520 	rsb	r5, r5, #32
 810af10:	f852 0c04 	ldr.w	r0, [r2, #-4]
 810af14:	f7fd fed8 	bl	8108cc8 <__hi0bits>
 810af18:	42a8      	cmp	r0, r5
 810af1a:	dbe6      	blt.n	810aeea <__gethex+0x422>
 810af1c:	e7ee      	b.n	810aefc <__gethex+0x434>
 810af1e:	bf00      	nop
 810af20:	0810b911 	.word	0x0810b911

0810af24 <L_shift>:
 810af24:	f1c2 0208 	rsb	r2, r2, #8
 810af28:	0092      	lsls	r2, r2, #2
 810af2a:	b570      	push	{r4, r5, r6, lr}
 810af2c:	f1c2 0620 	rsb	r6, r2, #32
 810af30:	6843      	ldr	r3, [r0, #4]
 810af32:	6804      	ldr	r4, [r0, #0]
 810af34:	fa03 f506 	lsl.w	r5, r3, r6
 810af38:	432c      	orrs	r4, r5
 810af3a:	40d3      	lsrs	r3, r2
 810af3c:	6004      	str	r4, [r0, #0]
 810af3e:	f840 3f04 	str.w	r3, [r0, #4]!
 810af42:	4288      	cmp	r0, r1
 810af44:	d3f4      	bcc.n	810af30 <L_shift+0xc>
 810af46:	bd70      	pop	{r4, r5, r6, pc}

0810af48 <__match>:
 810af48:	b530      	push	{r4, r5, lr}
 810af4a:	6803      	ldr	r3, [r0, #0]
 810af4c:	3301      	adds	r3, #1
 810af4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 810af52:	b914      	cbnz	r4, 810af5a <__match+0x12>
 810af54:	6003      	str	r3, [r0, #0]
 810af56:	2001      	movs	r0, #1
 810af58:	bd30      	pop	{r4, r5, pc}
 810af5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 810af5e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810af62:	2d19      	cmp	r5, #25
 810af64:	bf98      	it	ls
 810af66:	3220      	addls	r2, #32
 810af68:	42a2      	cmp	r2, r4
 810af6a:	d0f0      	beq.n	810af4e <__match+0x6>
 810af6c:	2000      	movs	r0, #0
 810af6e:	e7f3      	b.n	810af58 <__match+0x10>

0810af70 <__hexnan>:
 810af70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810af74:	680b      	ldr	r3, [r1, #0]
 810af76:	6801      	ldr	r1, [r0, #0]
 810af78:	115e      	asrs	r6, r3, #5
 810af7a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810af7e:	f013 031f 	ands.w	r3, r3, #31
 810af82:	b087      	sub	sp, #28
 810af84:	bf18      	it	ne
 810af86:	3604      	addne	r6, #4
 810af88:	2500      	movs	r5, #0
 810af8a:	1f37      	subs	r7, r6, #4
 810af8c:	4682      	mov	sl, r0
 810af8e:	4690      	mov	r8, r2
 810af90:	9301      	str	r3, [sp, #4]
 810af92:	f846 5c04 	str.w	r5, [r6, #-4]
 810af96:	46b9      	mov	r9, r7
 810af98:	463c      	mov	r4, r7
 810af9a:	9502      	str	r5, [sp, #8]
 810af9c:	46ab      	mov	fp, r5
 810af9e:	784a      	ldrb	r2, [r1, #1]
 810afa0:	1c4b      	adds	r3, r1, #1
 810afa2:	9303      	str	r3, [sp, #12]
 810afa4:	b342      	cbz	r2, 810aff8 <__hexnan+0x88>
 810afa6:	4610      	mov	r0, r2
 810afa8:	9105      	str	r1, [sp, #20]
 810afaa:	9204      	str	r2, [sp, #16]
 810afac:	f7ff fd76 	bl	810aa9c <__hexdig_fun>
 810afb0:	2800      	cmp	r0, #0
 810afb2:	d14f      	bne.n	810b054 <__hexnan+0xe4>
 810afb4:	9a04      	ldr	r2, [sp, #16]
 810afb6:	9905      	ldr	r1, [sp, #20]
 810afb8:	2a20      	cmp	r2, #32
 810afba:	d818      	bhi.n	810afee <__hexnan+0x7e>
 810afbc:	9b02      	ldr	r3, [sp, #8]
 810afbe:	459b      	cmp	fp, r3
 810afc0:	dd13      	ble.n	810afea <__hexnan+0x7a>
 810afc2:	454c      	cmp	r4, r9
 810afc4:	d206      	bcs.n	810afd4 <__hexnan+0x64>
 810afc6:	2d07      	cmp	r5, #7
 810afc8:	dc04      	bgt.n	810afd4 <__hexnan+0x64>
 810afca:	462a      	mov	r2, r5
 810afcc:	4649      	mov	r1, r9
 810afce:	4620      	mov	r0, r4
 810afd0:	f7ff ffa8 	bl	810af24 <L_shift>
 810afd4:	4544      	cmp	r4, r8
 810afd6:	d950      	bls.n	810b07a <__hexnan+0x10a>
 810afd8:	2300      	movs	r3, #0
 810afda:	f1a4 0904 	sub.w	r9, r4, #4
 810afde:	f844 3c04 	str.w	r3, [r4, #-4]
 810afe2:	f8cd b008 	str.w	fp, [sp, #8]
 810afe6:	464c      	mov	r4, r9
 810afe8:	461d      	mov	r5, r3
 810afea:	9903      	ldr	r1, [sp, #12]
 810afec:	e7d7      	b.n	810af9e <__hexnan+0x2e>
 810afee:	2a29      	cmp	r2, #41	; 0x29
 810aff0:	d155      	bne.n	810b09e <__hexnan+0x12e>
 810aff2:	3102      	adds	r1, #2
 810aff4:	f8ca 1000 	str.w	r1, [sl]
 810aff8:	f1bb 0f00 	cmp.w	fp, #0
 810affc:	d04f      	beq.n	810b09e <__hexnan+0x12e>
 810affe:	454c      	cmp	r4, r9
 810b000:	d206      	bcs.n	810b010 <__hexnan+0xa0>
 810b002:	2d07      	cmp	r5, #7
 810b004:	dc04      	bgt.n	810b010 <__hexnan+0xa0>
 810b006:	462a      	mov	r2, r5
 810b008:	4649      	mov	r1, r9
 810b00a:	4620      	mov	r0, r4
 810b00c:	f7ff ff8a 	bl	810af24 <L_shift>
 810b010:	4544      	cmp	r4, r8
 810b012:	d934      	bls.n	810b07e <__hexnan+0x10e>
 810b014:	f1a8 0204 	sub.w	r2, r8, #4
 810b018:	4623      	mov	r3, r4
 810b01a:	f853 1b04 	ldr.w	r1, [r3], #4
 810b01e:	f842 1f04 	str.w	r1, [r2, #4]!
 810b022:	429f      	cmp	r7, r3
 810b024:	d2f9      	bcs.n	810b01a <__hexnan+0xaa>
 810b026:	1b3b      	subs	r3, r7, r4
 810b028:	f023 0303 	bic.w	r3, r3, #3
 810b02c:	3304      	adds	r3, #4
 810b02e:	3e03      	subs	r6, #3
 810b030:	3401      	adds	r4, #1
 810b032:	42a6      	cmp	r6, r4
 810b034:	bf38      	it	cc
 810b036:	2304      	movcc	r3, #4
 810b038:	4443      	add	r3, r8
 810b03a:	2200      	movs	r2, #0
 810b03c:	f843 2b04 	str.w	r2, [r3], #4
 810b040:	429f      	cmp	r7, r3
 810b042:	d2fb      	bcs.n	810b03c <__hexnan+0xcc>
 810b044:	683b      	ldr	r3, [r7, #0]
 810b046:	b91b      	cbnz	r3, 810b050 <__hexnan+0xe0>
 810b048:	4547      	cmp	r7, r8
 810b04a:	d126      	bne.n	810b09a <__hexnan+0x12a>
 810b04c:	2301      	movs	r3, #1
 810b04e:	603b      	str	r3, [r7, #0]
 810b050:	2005      	movs	r0, #5
 810b052:	e025      	b.n	810b0a0 <__hexnan+0x130>
 810b054:	3501      	adds	r5, #1
 810b056:	2d08      	cmp	r5, #8
 810b058:	f10b 0b01 	add.w	fp, fp, #1
 810b05c:	dd06      	ble.n	810b06c <__hexnan+0xfc>
 810b05e:	4544      	cmp	r4, r8
 810b060:	d9c3      	bls.n	810afea <__hexnan+0x7a>
 810b062:	2300      	movs	r3, #0
 810b064:	f844 3c04 	str.w	r3, [r4, #-4]
 810b068:	2501      	movs	r5, #1
 810b06a:	3c04      	subs	r4, #4
 810b06c:	6822      	ldr	r2, [r4, #0]
 810b06e:	f000 000f 	and.w	r0, r0, #15
 810b072:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 810b076:	6020      	str	r0, [r4, #0]
 810b078:	e7b7      	b.n	810afea <__hexnan+0x7a>
 810b07a:	2508      	movs	r5, #8
 810b07c:	e7b5      	b.n	810afea <__hexnan+0x7a>
 810b07e:	9b01      	ldr	r3, [sp, #4]
 810b080:	2b00      	cmp	r3, #0
 810b082:	d0df      	beq.n	810b044 <__hexnan+0xd4>
 810b084:	f1c3 0320 	rsb	r3, r3, #32
 810b088:	f04f 32ff 	mov.w	r2, #4294967295
 810b08c:	40da      	lsrs	r2, r3
 810b08e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 810b092:	4013      	ands	r3, r2
 810b094:	f846 3c04 	str.w	r3, [r6, #-4]
 810b098:	e7d4      	b.n	810b044 <__hexnan+0xd4>
 810b09a:	3f04      	subs	r7, #4
 810b09c:	e7d2      	b.n	810b044 <__hexnan+0xd4>
 810b09e:	2004      	movs	r0, #4
 810b0a0:	b007      	add	sp, #28
 810b0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810b0a6 <__ascii_mbtowc>:
 810b0a6:	b082      	sub	sp, #8
 810b0a8:	b901      	cbnz	r1, 810b0ac <__ascii_mbtowc+0x6>
 810b0aa:	a901      	add	r1, sp, #4
 810b0ac:	b142      	cbz	r2, 810b0c0 <__ascii_mbtowc+0x1a>
 810b0ae:	b14b      	cbz	r3, 810b0c4 <__ascii_mbtowc+0x1e>
 810b0b0:	7813      	ldrb	r3, [r2, #0]
 810b0b2:	600b      	str	r3, [r1, #0]
 810b0b4:	7812      	ldrb	r2, [r2, #0]
 810b0b6:	1e10      	subs	r0, r2, #0
 810b0b8:	bf18      	it	ne
 810b0ba:	2001      	movne	r0, #1
 810b0bc:	b002      	add	sp, #8
 810b0be:	4770      	bx	lr
 810b0c0:	4610      	mov	r0, r2
 810b0c2:	e7fb      	b.n	810b0bc <__ascii_mbtowc+0x16>
 810b0c4:	f06f 0001 	mvn.w	r0, #1
 810b0c8:	e7f8      	b.n	810b0bc <__ascii_mbtowc+0x16>

0810b0ca <_realloc_r>:
 810b0ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b0ce:	4680      	mov	r8, r0
 810b0d0:	4614      	mov	r4, r2
 810b0d2:	460e      	mov	r6, r1
 810b0d4:	b921      	cbnz	r1, 810b0e0 <_realloc_r+0x16>
 810b0d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810b0da:	4611      	mov	r1, r2
 810b0dc:	f7fd bc76 	b.w	81089cc <_malloc_r>
 810b0e0:	b92a      	cbnz	r2, 810b0ee <_realloc_r+0x24>
 810b0e2:	f7fd fbff 	bl	81088e4 <_free_r>
 810b0e6:	4625      	mov	r5, r4
 810b0e8:	4628      	mov	r0, r5
 810b0ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810b0ee:	f000 f842 	bl	810b176 <_malloc_usable_size_r>
 810b0f2:	4284      	cmp	r4, r0
 810b0f4:	4607      	mov	r7, r0
 810b0f6:	d802      	bhi.n	810b0fe <_realloc_r+0x34>
 810b0f8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 810b0fc:	d812      	bhi.n	810b124 <_realloc_r+0x5a>
 810b0fe:	4621      	mov	r1, r4
 810b100:	4640      	mov	r0, r8
 810b102:	f7fd fc63 	bl	81089cc <_malloc_r>
 810b106:	4605      	mov	r5, r0
 810b108:	2800      	cmp	r0, #0
 810b10a:	d0ed      	beq.n	810b0e8 <_realloc_r+0x1e>
 810b10c:	42bc      	cmp	r4, r7
 810b10e:	4622      	mov	r2, r4
 810b110:	4631      	mov	r1, r6
 810b112:	bf28      	it	cs
 810b114:	463a      	movcs	r2, r7
 810b116:	f7fc fd54 	bl	8107bc2 <memcpy>
 810b11a:	4631      	mov	r1, r6
 810b11c:	4640      	mov	r0, r8
 810b11e:	f7fd fbe1 	bl	81088e4 <_free_r>
 810b122:	e7e1      	b.n	810b0e8 <_realloc_r+0x1e>
 810b124:	4635      	mov	r5, r6
 810b126:	e7df      	b.n	810b0e8 <_realloc_r+0x1e>

0810b128 <__ascii_wctomb>:
 810b128:	b149      	cbz	r1, 810b13e <__ascii_wctomb+0x16>
 810b12a:	2aff      	cmp	r2, #255	; 0xff
 810b12c:	bf85      	ittet	hi
 810b12e:	238a      	movhi	r3, #138	; 0x8a
 810b130:	6003      	strhi	r3, [r0, #0]
 810b132:	700a      	strbls	r2, [r1, #0]
 810b134:	f04f 30ff 	movhi.w	r0, #4294967295
 810b138:	bf98      	it	ls
 810b13a:	2001      	movls	r0, #1
 810b13c:	4770      	bx	lr
 810b13e:	4608      	mov	r0, r1
 810b140:	4770      	bx	lr
	...

0810b144 <fiprintf>:
 810b144:	b40e      	push	{r1, r2, r3}
 810b146:	b503      	push	{r0, r1, lr}
 810b148:	4601      	mov	r1, r0
 810b14a:	ab03      	add	r3, sp, #12
 810b14c:	4805      	ldr	r0, [pc, #20]	; (810b164 <fiprintf+0x20>)
 810b14e:	f853 2b04 	ldr.w	r2, [r3], #4
 810b152:	6800      	ldr	r0, [r0, #0]
 810b154:	9301      	str	r3, [sp, #4]
 810b156:	f7ff f98b 	bl	810a470 <_vfiprintf_r>
 810b15a:	b002      	add	sp, #8
 810b15c:	f85d eb04 	ldr.w	lr, [sp], #4
 810b160:	b003      	add	sp, #12
 810b162:	4770      	bx	lr
 810b164:	10000078 	.word	0x10000078

0810b168 <abort>:
 810b168:	b508      	push	{r3, lr}
 810b16a:	2006      	movs	r0, #6
 810b16c:	f000 f834 	bl	810b1d8 <raise>
 810b170:	2001      	movs	r0, #1
 810b172:	f7f6 fee4 	bl	8101f3e <_exit>

0810b176 <_malloc_usable_size_r>:
 810b176:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810b17a:	1f18      	subs	r0, r3, #4
 810b17c:	2b00      	cmp	r3, #0
 810b17e:	bfbc      	itt	lt
 810b180:	580b      	ldrlt	r3, [r1, r0]
 810b182:	18c0      	addlt	r0, r0, r3
 810b184:	4770      	bx	lr

0810b186 <_raise_r>:
 810b186:	291f      	cmp	r1, #31
 810b188:	b538      	push	{r3, r4, r5, lr}
 810b18a:	4604      	mov	r4, r0
 810b18c:	460d      	mov	r5, r1
 810b18e:	d904      	bls.n	810b19a <_raise_r+0x14>
 810b190:	2316      	movs	r3, #22
 810b192:	6003      	str	r3, [r0, #0]
 810b194:	f04f 30ff 	mov.w	r0, #4294967295
 810b198:	bd38      	pop	{r3, r4, r5, pc}
 810b19a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 810b19c:	b112      	cbz	r2, 810b1a4 <_raise_r+0x1e>
 810b19e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810b1a2:	b94b      	cbnz	r3, 810b1b8 <_raise_r+0x32>
 810b1a4:	4620      	mov	r0, r4
 810b1a6:	f000 f831 	bl	810b20c <_getpid_r>
 810b1aa:	462a      	mov	r2, r5
 810b1ac:	4601      	mov	r1, r0
 810b1ae:	4620      	mov	r0, r4
 810b1b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810b1b4:	f000 b818 	b.w	810b1e8 <_kill_r>
 810b1b8:	2b01      	cmp	r3, #1
 810b1ba:	d00a      	beq.n	810b1d2 <_raise_r+0x4c>
 810b1bc:	1c59      	adds	r1, r3, #1
 810b1be:	d103      	bne.n	810b1c8 <_raise_r+0x42>
 810b1c0:	2316      	movs	r3, #22
 810b1c2:	6003      	str	r3, [r0, #0]
 810b1c4:	2001      	movs	r0, #1
 810b1c6:	e7e7      	b.n	810b198 <_raise_r+0x12>
 810b1c8:	2400      	movs	r4, #0
 810b1ca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810b1ce:	4628      	mov	r0, r5
 810b1d0:	4798      	blx	r3
 810b1d2:	2000      	movs	r0, #0
 810b1d4:	e7e0      	b.n	810b198 <_raise_r+0x12>
	...

0810b1d8 <raise>:
 810b1d8:	4b02      	ldr	r3, [pc, #8]	; (810b1e4 <raise+0xc>)
 810b1da:	4601      	mov	r1, r0
 810b1dc:	6818      	ldr	r0, [r3, #0]
 810b1de:	f7ff bfd2 	b.w	810b186 <_raise_r>
 810b1e2:	bf00      	nop
 810b1e4:	10000078 	.word	0x10000078

0810b1e8 <_kill_r>:
 810b1e8:	b538      	push	{r3, r4, r5, lr}
 810b1ea:	4d07      	ldr	r5, [pc, #28]	; (810b208 <_kill_r+0x20>)
 810b1ec:	2300      	movs	r3, #0
 810b1ee:	4604      	mov	r4, r0
 810b1f0:	4608      	mov	r0, r1
 810b1f2:	4611      	mov	r1, r2
 810b1f4:	602b      	str	r3, [r5, #0]
 810b1f6:	f7f6 fe92 	bl	8101f1e <_kill>
 810b1fa:	1c43      	adds	r3, r0, #1
 810b1fc:	d102      	bne.n	810b204 <_kill_r+0x1c>
 810b1fe:	682b      	ldr	r3, [r5, #0]
 810b200:	b103      	cbz	r3, 810b204 <_kill_r+0x1c>
 810b202:	6023      	str	r3, [r4, #0]
 810b204:	bd38      	pop	{r3, r4, r5, pc}
 810b206:	bf00      	nop
 810b208:	10000434 	.word	0x10000434

0810b20c <_getpid_r>:
 810b20c:	f7f6 be7f 	b.w	8101f0e <_getpid>

0810b210 <_init>:
 810b210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b212:	bf00      	nop
 810b214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810b216:	bc08      	pop	{r3}
 810b218:	469e      	mov	lr, r3
 810b21a:	4770      	bx	lr

0810b21c <_fini>:
 810b21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b21e:	bf00      	nop
 810b220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810b222:	bc08      	pop	{r3}
 810b224:	469e      	mov	lr, r3
 810b226:	4770      	bx	lr
