.comment arachne-pnr 0.1+310+0 (git sha1 5d830dd, g++ 5.4.0-6ubuntu1~16.04.10 -O2)
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000010000
000100000000000001
000001111000000000
000000001000000001
000000000000000000
000000000000000000
001100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000001011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000001
000001010000000001
100000000000000001
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.ramb_tile 3 1
000000000001110011100111001001000000000010
000000000001010001000100001111100000000000
111000000000001011100000010000000000000000
000000000000000011100011100011000000000000
110100000000000000000000001001000000000000
110100001010000000000000001001000000100000
000000000000000000000000000000000000000000
000000000100000000000000001011000000000000
001000001000000011100011100001100000000000
000000000000000000100100000001000000000100
000010100010000011100010101000000000000000
000001000000001001000000000011000000000000
000000000001010000000010101011100000000000
000000000000000000000000000011100000000001
010000000000000000000111000000000000000000
010000000000000000000000000000000000000000
.logic_tile 4 1
000000000000001000000000010000000000000000000100000000
000000000000001111000011111101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000100000000
010000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000001011010010000000000
000000000000001111000000000000001001100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011011111001010100000000
000000000000000000000000000001111010110000000000000000
.logic_tile 7 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111101000000000000000110000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
010100000000000000000000001101000000000011000000000000
010100000000001001000000001101000000000010000000000000
000000000000100000000110100000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000001000001010100000000
000000000000000000000000000101101001000010010000000000
.logic_tile 8 1
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000001100000000010000000000000
000000000000000011000000001011000000000011000000000010
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101100000000000110010000000
000000000000000000000000001101001011000001110000000000
000001000000000000000000001000000000000000000100000000
000010100000000000000000000101000000000010000000000000
.ramb_tile 10 1
000000001110000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000011000000000000010000000000000
000000000000000000000011011101000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000101000000000010000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000001000000000111100011101101100000000001010000000000
000000000000000000100110110001001100000010010000000000
111000000000000000000110011001100000000001010000000000
000000000000001101000010000011101110000010010000000000
110000000000000000000000000001100000000001010000000000
110000000000000000000000001001101100000010010000000000
000000000000001001100000000101100000000001010000000000
000000000000000001000000001001001110000010010000000000
000000000000000000000011100000000000000000000100000000
000000000000000111000011101011000000000010000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000111000100001111000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.ramt_tile 3 2
000000000000000111000000000111100000010000
000000010000000000000000000111100000000000
111000000000000111100000000000000000000000
000000010000000000000000000101000000000000
000000000100001101100110110111100000010000
000000000000000101000010100101000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000010000000000000010001100000000000
000000000000000000000010101011000000001000
000000000000001000000000000000000000000000
000000000000001011000000001101000000000000
000000000000001101100000000001000000010000
000000000000000101000000001101000000000000
110000000000001000000000010000000000000000
010000000000000101000010100000000000000000
.logic_tile 4 2
000001000000000000000000011101000001000001010000000000
000000100000000000000011111011001111000010010000000000
111000000000000101000000011001000001000001010000000000
000000000000000000000011010001101101000001100000000000
010000001100000000000000001101000001000001010000000000
100000000000000101000010100101101111000010010000000000
000000000000000011100000001000000000000010000000000000
000000000000000000100000001011000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010001011000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100001111000000000010000000000000
.logic_tile 5 2
000000000000000111100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
111000001100000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000100000011000000000001000000000010000001000000
000000001000000000010000000000000000000000000100000000
000000000000001011000000000101000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000001110000000000000000001000000000010000000000100
000000000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000001
.logic_tile 6 2
000000000000000000000000000000000000000000000100000000
000000000000000000000011100011000000000010000000000010
111000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000110001011111010111001010101000000
000000000000000000000011100011001001110000000000000000
000001000000000001100000010111001010111001010101000000
000000100000000011000010001011111011110000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001001000010000111011010111001010100100000
000000000000000101000100001111101011110000000000000000
000000000000000000000010011011111010111001010101000000
000000000000000000000010100111011001110000000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000000000001011000000000010000000000100
.logic_tile 7 2
000000000000000000000110110011100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000001000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100011110000001000001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000011100000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000000000100000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000010100000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
.logic_tile 8 2
000000000000000111100000000011100000000000001000000000
000000000000001011100000000000100000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000000111100000000101000000000000001000000000
000000000000000011100011010000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000111100000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000101000010100111100000000000001000000000
000000000000000000100110110000100000000000000000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000110110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000001001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 2 3
000010000000001111000111100000000000000000000100000000
000010000000000011000100001101000000000010000000000010
111000000000000000000111000000000000000000000100000010
000000001110000000000100000001000000000010000000000100
010000000000000000000011000000000000000000000100000000
100000000000000000000000001011000000000010000000000010
000010100000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000011
000001000000000000000000010000000000000000000100000000
000000000000000000000010111111000000000010000000000010
000000000000000000000000000000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000000000000100000000010100000000000000000000100000000
000000000000000000000111100001000000000010000000000010
000000000000000000000000000000000000000000000110000000
000000000000000000010000001111000000000010000000000000
.ramb_tile 3 3
000000000000000000000000001101100000000000
000000000000000001000011101011100000100000
111000000000000111100000001000000000000000
000000000000000000000000000011000000000000
011000000000000000000000000111100000000010
010000001110010000000000000001000000000000
000000000000000000000000010000000000000000
000000000000000000000011011111000000000000
000000000000000101100000011001100000000000
000000000000000000000011001111000000100000
000000000000001101100000000000000000000000
000000000000000011000010110011000000000000
000000000000000000000000000111100000000010
001000000000000000000010111011100000000000
110000000000000000000110110000000000000000
010000000000001101000010100000000000000000
.logic_tile 4 3
000010100000001000000000001000000000000000000100000000
000001000000001111000000001011000000000010000000000000
111000000000000000000011100000000000000000000100000010
000000000000000000000100001011000000000010000000000000
010000100000000000000011101000000000000000000100000000
110001000000000000000100000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000111000111101000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000000001000001111100000001000000000000000000100000000
000000000000001111100011110011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000011000000000010000000000000
.logic_tile 5 3
000000000000000111000000001000000000000010000000000000
000000000000000000000011100111000000000000000010000000
111000000000000000000000001001101100010000000000000000
000000000000000011000000001101011000000000000000000010
010000000001000000000000000101100000000001000101000000
010000000000000000000000001111000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000111100101100000000000000100000000
000000000000000000000000001111000000000001000010000001
010000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 6 3
000000000000000001100111000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000011011101001000110000000100000000
000000000000001001000010100111011100111000000000000000
000000000000000001100110001101001001111100010100000000
000000000000000000000011100011111010111100000000000000
000000000000000001100000000101011100100000000101000000
000000000000000000000011000001101011110000000000000000
000000000000000101100110111000000000000000000100000000
000000000010000000000010000001000000000010000000000000
000000000000001000000000001101101001001000000100000000
000000000000000011000000001101011110001100000000000000
000000000000000000000000001001101100100011110100000000
000000000000000000000000001001111101110011110000000010
000000000000001000000000000000000000000000000100000001
000000000000000011000000000001000000000010000000000000
.logic_tile 7 3
000010100000000000000010000000001001001100110000000000
000001001000000000000000000000001111110011000000010000
111000000000000011100000011001100000000001000000000000
000000000010000000100010101111100000000000000000000000
000000000000001000010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001001001100010101011100000000000110000000000
000000000000001011000010100001101001000000010000000000
000000100000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101100000001011011011111001010100000000
000010000000000000000011011101001100110000000000100000
000000000000001000000000001111011011111001010100000000
000000000000001111000000001101001110110000000000100000
000000000000100101100110000011011111111001010100000000
000000000001000000000011010101011100110000000000000000
.logic_tile 8 3
000000100000000000000000000000001000111100000000000000
000000000000001101000000000000000000111100000001010000
000010000000000011100011101111000000000000000000000000
000000000000000000100100000001100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100110000000000000001001000000000000100010000001
000000000000000000000000001001001101000000000000100000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000101000000000011000000000011000001000000
000000000000000000100000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
010000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramb_tile 10 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 3
000000000000000111100000000000000000000000000000000000
000000000000000000100011010000000000000000000000000000
111000000110000000000110011001111011000100000000000000
000000000000000000000010001001101011001100000001000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010011100000000000000000000000
000000000000000000000010100001100000000001000011000000
000000000000000000000000001011100000000000000100000000
000000000000000000000000001001001010000000010000000000
000000000000000000000010001001111110100000000100000000
000000000000000000000000001001111100110000000000000000
.logic_tile 12 3
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101000111000000100000000
000000000000000000000000001001111010110000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000010000101000000
001100000000000000000000001001000000000000000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000111000110100000000000000010000000000000
000000000000100000000100000011000000000000000000000010
111000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000010
110000000000000000000000000000000000000000000101000000
010000000010000000000000000111000000000010000000000000
000000000001000101100000010000000000000000000100000000
001001000000100000100011000001000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100000000001111000010010011000000000010000000000000
000000000000001011100000001000000000000000000100000100
000000001010001011100000000011000000000010000000000000
000000000000000001000000001000000000000000000101000000
001000000000000000100000000101000000000010000000000000
000100100000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000010000010
.ramt_tile 3 4
000000000000001000000110100001000000000000
000000010000000111000000000111100000100000
111000000100001000000000001000000000000000
000000010000001011000000000011000000000000
000100000000001000000000010101000000010000
000000000000001001000010011111000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000010100000000000000010010011000000000000
000001001110000000000010100001100000001000
000000001110000101100000001000000000000000
000000001000000000000000000111000000000000
001000000010001101100110100101000000000000
000000000000000101000000001011100000100000
010000000000001000010000000000000000000000
010000000000000101000000000000000000000000
.logic_tile 4 4
000000000000000011000000000011100000000001010000000000
000000000010001011000011110001101100000010010000000000
111001000000011101000111100001100000000001010000000000
000000100000101111000000000101001110000010010000000000
010000000000000111100000001001100000000001010000000000
010000000000010011100000001011101100000010010000000000
000000000000000000000110101101000000000001010000000000
001000000000000101000100000101001110000010010000000000
000000000000000000000000000111000000000001010000000000
000000000000000011000000000111101100000010010000000000
000000000000011000000010011011100000000001010000000000
000000000000001011000111100001001110000010010000000000
000100000000000011000000001000000000000000000100000100
001000000000000011100011011101000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 5 4
000001000000001000000000001101000000000001010000000000
000000100000001111000000001111101000000010010001000000
111100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000001010010011000011110000000000000000000000000000
000110100000000000000000000000000000000010000000000000
001101000000000000000000000111000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000100100001
000000000000000000000000000101000000000010000000000000
000000000000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000010000000000000000110001000000000000000000100000000
000001000000000000000100000011000000000010000000100000
.logic_tile 6 4
000000000000001101000111000001100000000000001000000000
000000000000001111100010010000101000000000000000001000
000000000001010111000011100001101000001100111000000000
000000000000100101000000000000001000110011000000000100
000000000110000001000110100101101000001100111010000000
000000000110000000100010110000101010110011000000000000
000010000000000111100111010001001000001100111000000000
000001000100000000000111000000101011110011000000000100
000000000000000011100000000011001000001100111000000000
000000000010000000000000000000001011110011000010000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000001000110011000000000100
000000000000001101100000000001001000001100111000000010
001100000000000101000000000000101110110011000000000000
000000000000000000000000000101101000001100111000000010
000000000000000000000000000000101110110011000000000000
.logic_tile 7 4
000000000000001111100000000000000000000010000000000000
000000000000001101100000001101000000000000000000000000
111000000000100000000000000000000000000010000000000000
000001000001000000000000001111000000000000000000000000
000000000000100000000110000000000000000000000100000010
000100000001000011000000000001000000000010000000100000
000000001100000000000000000000000000000000000100000000
000000000000001011000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000001000000000000000000100000010
000000000000100000000000000101000000000010000000100000
000000000000100000000000010000000000000000000000000000
001000000001010000000010110000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000010001000000000000000000001000000000010000010000010
.logic_tile 8 4
000000000000001011000111011001001010001100000000000000
000000000000001111000010001101101001000100000000000000
111000000000100000000010111101011000110011110000000000
000000000001010000000111111001111011010010100000000000
000010000000001001100111010000000000000000000100000000
000000000000001111000010000001000000000010000000000000
000000100000000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000001011101111100000100000000
001000000000000000000000000101001101111100010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000110010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010011000000001111111001000000000010000100
000000001000100000100000001001011100100000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111010000001000000000000000000100000000
000000000000000000100000001101000000000010000000000000
.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 4
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000001001100110010000000000000000001000000000
000000000000000001000010000000001011000000000000000000
110000000000000000000000000000001000001100111101000010
111000000000000000000011000000001001110011000000000000
000000000000000000000000000000001000001100111100000111
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111110100000
000000000000000000000000000000001000110011000000000100
000000000001010000000110100000001001001100110100100000
001000000000100000000100000000001001110011000000000100
010000000000000000000000000000000001011010010100100000
100000000000000000000000000000001001100101100000000110
.logic_tile 12 4
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.io_tile 13 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000100000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000001001000000000000000000000010000000000011
000000000000001101100010010000000000000000000000000010
111000101110001000000000001000000000000010000000000000
000001001110000001000000001101000000000000000010000000
000100000100011000000000000000000000000000000101000000
000000000110001101000000001011000000000010000000100000
000000000000001000000000010000000000000000000101000000
000000000000000001000010000001000000000010000000000000
000001100000000111100110100101101101110000000100000000
000001001000000000000110100001001100111000000000000000
000000000000000000000000000001100000000001110110000000
001000001010001111000000000101001101000000110010000001
000000000000000000000000000000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 5
000000001100001000000111100101100000000000
000000000000001111000110001111100000100000
111000000000001000000000000000000000000000
000000000100000011000000001001000000000000
010000000000000111100000000011100000000000
010000000000000000100000000001100000000000
000000000000000000000000010000000000000000
000000001010000000000011010011000000000000
000000000000000111000111001111100000000100
000000000000000000100100001011000000000000
000000000000000000000010100000000000000000
000000000000000000000110110111000000000000
000000000010000000000010100011000000000000
001000000000001101000100000101100000100000
010000000000000000000000000000000000000000
010000000000001101000000000000000000000000
.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010101001000000000000000000000001
000010001110000000000000000000000000000000000100000000
000001000000000000000000001101000000000010000000100001
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
001000100001010000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000100001010000000010111111000000000010000010000000
.logic_tile 5 5
000000000000010001000000000001100000000000000001000000
000000000000000000000011001101101101000000010010000000
111000000000000000000111011101100000000000000000000100
000000000000000000000111010011101101000000010000000000
010000000000000001100010010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000111010111000000001111000000000010
000000000000000000000111010000001011110000110000000000
000000000000000000000011111011000000000000000000000010
000000000000000000000011101001100000000001000000000000
000000000000000111110000001011000000000000000000000000
001000000000000000100000001101100000000001000001000000
000000000000000011000000000000000000000000000100000000
001000000110000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 6 5
010000000000000011100000000000001000111100000000000010
000010000100000000000000000000000000111100000000010000
111000000000000001000000001000000000000010000000000000
000000000000000000100000001101000000000000000000000000
001010100000000001000000001000000000000010000000000000
000000001110000000100000001101000000000000000000000000
000000000000100000000110011000000000000000000100000001
000000000001000000000010000001000000000010000000000000
000000000001010000000111110000000000000000000100000010
000000000000100000000011100101000000000010000000000000
000000100000010000000000000000000000000000000100000001
000000000000110000000000001011000000000010000000000100
000001000000000000000000000000000000000000000100000000
001010100000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 7 5
000000001000000001000000010111100000000000000000100000
000000000000000000100010001001100000000001000000000000
111000000001011111100000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
010110000000000000000110001101000001000011000000000000
111101000000000111000000000001001110000011110000000000
000010100000000000000000001111100001000000000001100000
000000000000000011000000000001001111000000010000000000
000100000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000001000000
000000000000010000000000000000000000000000000100000000
001000000000000000000000001011000000000010000000000010
000010000000000111000000011000000000000000000100000000
000000000000000000000010100101000000000010000000100000
.logic_tile 8 5
010000000000000000000110101001100000000000000000000000
000000000000001001000100001011100000000001000001000000
111000000000000101100110010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000010100100000000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011000001001001100000011101100001000000000010000000
000111100000100001100010000011001011000000010000100000
000000000000000000000000000001000000000001000000100101
000000000000000000000000001101100000000000000000000000
000000000000000001000000011001000000000011000000000000
000000001100000000000011011001000000000010000000000010
000000000000000000000000001001111011001100000000000000
001000000000000000000000001001001110000100000000000000
000000000000000011000000011000000000000000000100000000
000000000000000000100011011111000000000010000000000000
.logic_tile 9 5
000000000000000000000000001001111100100111110000000001
000000000000000111000000000001111100101011110000000000
111000000001101000000111100000000000000000000000000000
000001000001111101000000000000000000000000000000000000
110000000000000111100000000000000000000010000000000000
101000000000000000100000000101000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001100001011000000000001000000000010000000000100
000000000000000011100010001000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001011010000000000000000000000000000000000
.ramb_tile 10 5
000000000000000000000110111011100000001000
000000000000000000000010101011000000000000
111000000000001101100000001000000000000000
000000001110000101000000001011000000000000
010000000000100000000000001001100000000001
010000000000000000000000000001000000000000
000000000000000111000000000000000000000000
000000000000000111000000001001000000000000
000000000000000000000010101111100000001000
000000000000000101000000000101000000000000
000000000000001101000010100000000000000000
000000000000000111000010101011000000000000
000000000100000000000000000101100000000000
001000000000000000000000000011000000000000
110000000000000000000000000000000000000000
010000000000000101000000000000000000000000
.logic_tile 11 5
010000000000001001100000000001100000000011000000000100
000000000000001111000000000001100000000010000000000000
111001000000000001100011001011100000000010000111000000
000011001000000000000100000001001000000011000000000100
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001101000001000000100100000000
000000000000000111000000000111001000000001000000100101
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000100111000000000000000000000000000000000000
.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
.io_tile 13 5
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000001101000000000001010001000000
000000000000000000000011000001101001000010010000000000
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
000000000000000000000010101101000000000010000010000100
000000000000000000000111011000000000000000000110000000
000000000000000111000111010101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000000000000000001000000000000000000110000000
000000000000001011000010001101000000000010000000000001
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000100000001000000000011101000000000000000000110000000
000000000000000000000000000111000000000010000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
110001000000000000000000000000000000000000000100000000
000010100000000000000000001011000000000010000000000000
000000000000001011100000001000000000000000000110000000
000000000000001011100000000011000000000010000000000000
000000000000000011100000001000000000000000000100000000
000000001100001111100011100101000000000010000000000000
000010000000000011100000000000000000000000000100000000
000001000100000000010000001001000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
.ramt_tile 3 6
000000000000001000000000000101000000010000
000000010000000111000000001111100000000000
111000000000000101100011101000000000000000
000000010000000011000100000011000000000000
000000000000000000000000010001100000000000
000000000000000000000010100001000000000000
001000000000000000000000000000000000000000
000000000000000000000000000011000000000000
000000000110001101100000000001100000000000
000000000000000101000000000011100000010000
000000000000001101110000001000000000000000
000000000000001011000000000111000000000000
000000001010000000000110101111100000000000
000000000010000000000000000001100000000000
110000000000001000000000010000000000000000
010000000000000101000011110000000000000000
.logic_tile 4 6
000000000000010111000011110001000000000001010000000000
000000000000100011000011000001101010000010010000000000
111000000001001000000111110101100000000001010000000000
000010100001110111000111100011101010000010010000000000
010000000000001011000111100011100001000001010000000000
010000001000000111100000001011101000000010010000000100
000000000000000000000110011011100000000001010000000000
000000001100000000000110011101101010000001100000000000
000000000000001111100000000111000000000001010000000000
000000000000001111100011000011101010000010010000000000
000000000110000000000110111001100000000001010000000000
000000000000000000000011111001101010000010010000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011101101000000000010000000100000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
.logic_tile 5 6
000010000000010101000110001001100001000001010000000000
000000000010000101000010001001001010000010010001000000
111000000000001111100011101101001001110011000000000010
000000000000000111000110110101111111001100110000000000
110001100000000011100110000001100000000000000000000000
010010001000000000100000000101100000000001000000000000
000001000000001111100000000001100000000011000000000000
000010000000000001100000001111000000000000000000000000
000000000000000000000000010111100001000011000000000000
000000000000000000000010000111001100000010100000000000
001000000000001000000000011001011100001100110000000100
000000001100000101000011100101111001101001010000000000
000110100000000101000000000000000000000000000100000000
000101000000010000000010100001000000000010000000000100
000010000001010000000000010000000000000000000100000000
000001000000000101000011100001000000000010000000000000
.logic_tile 6 6
000000000000000001000000000000000000000010000000000000
000000000000000001100000001101000000000000000000000010
111000000000000001000000010000000000000000000100000000
000000000000000000100011100001000000000010000000000100
000000000000000000010110001000000000000000000110000001
000000000000000000000000001001000000000010000000000000
000000000001000000000011001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010100000010001000000000000000000000000000100000001
000000000000000000100000001011000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000010000000000000000000001000000000000000000100000010
000000100000000000000000000011000000000010000000000100
.logic_tile 7 6
000000000000000000000000011011100000000000000000000000
000000000000000000000011110111100000000001000001000010
111000001110000000000000000111100000000010000000000000
000000000000000000000000000111000000000011000001100000
110100000001011000000000000000000000000000000100000100
110000000000001101000000001001000000000010000000000000
000001000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000011001011000000000010000000000000
000010100000000000000011100000000000000000000100000000
000000000000000000010110000101000000000010000000000100
000000000100000000000111101000000000000000000100000000
000000000000001111000100001011000000000010000000000100
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 8 6
000000000000000000000110000001000000000001010001000000
000000000000000000000000000101101110000010010000000000
111001001100000000000011111000000000000000000100000000
000000000000000000000010110011000000000010000000000000
010000000000000011000010001000000000000000000100000000
110000000000000000000000001001000000000010000000000000
000000000110000000000111101000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000000000101000000001000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000100000000000001000000000000000000000000000100000000
000010000000000111100000000111000000000010000000000000
000000000000100111000000001000000000000000000100000000
000000000001001101000000000011000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000001000000000000000011000000000010000000000000
.logic_tile 9 6
000010100000000101100010100101100000000001010000000000
000000000000001011000011011101001100000010010000000000
111001000000000011100000010001100000000001010000000000
000010100000000000100010100101101110000010010000000000
000010100001011000010110110001000000000001010000000000
000000000000100111000110101001001100000010010000000000
000000101110001101100110111101100000000001010000000000
000000000000010101000010010001101110000010010000000000
000000000000000000000000010101000000000001010000000000
000000000000000111000010100001101100000010010000000000
000000001110000000000000000101100000000001010000000000
000000000000000000000000001001001110000010010000000000
000000000000000000000000000000000000000000000100000010
000000000110000111000000001011000000000010000000000000
000000000001010000000000001000000000000000000100000010
000000000000100000000000001101000000000010000000000000
.ramt_tile 10 6
000000000000001000000000001011000000000000
000000010000000101000000000001000000010000
111000000000001101100000000000000000000000
000000010000000101000000001101000000000000
000000000000100101100110110111000000000000
000000000000001111000010101101100000000000
000000000000000000000000001000000000000000
000000000000000011000000000001000000000000
000000000000000101100000000101000000000001
000000000000100000000000000001000000000000
000000001110000111100000001000000000000000
000000000110001001000000000101000000000000
000000100001010000000000010011100000000010
000000000000000000000010100101000000000000
110000000000000000000000000000000000000000
010010000000000000000000000000000000000000
.logic_tile 11 6
000000000000001000000011101000000000000000000100000000
000000000000001111000000000001000000000010000001000000
111001000000011000000010011000000000000000000100000000
000010000000000011000111001011000000000010000000000000
110000000000000000000000010000000000000000000100000000
100000000000000000000011001111000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000001010000000000100001001000000000010000000000000
000000000000000000000110101000000000000000000100100000
000000000000000000000100001001000000000010000000000000
000000100000000000000000001000000000000000000100100000
000001000000000000000000001001000000000010000000000000
.logic_tile 12 6
000000000000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000001000000
111000000100001000000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
110000000000000011100000000000000000000000000110000000
100000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000011000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
001000100000000000000111100000000000000010000000000000
000001000000001011000011101111000000000000000001000000
111000000100001000000000000001000000000001010000000000
000000000000001111000000001101001001000010010000000000
010000000000000000000110110000000000000000000100000000
110000000000000000000110001001000000000010000010000000
000010000000000000000110110000000000000000000101000000
000000001010000000000110111111000000000010000000000000
000010100000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000100000000000000000001000000000000000000100100000
000000000000000000000000001101000000000010000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000011011101000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 7
000010000000000000000110101101100000100000
000000000000001001000011101011000000000000
111000000000000101100000000000000000000000
000000000000000000000000001011000000000000
010000000000000111100000000011100000000000
010000001000000000100000000101100000000000
000000000000001000000000001000000000000000
000000000000000101000000000001000000000000
000000000000000101000010100111100000000000
000000000000000000100100000001100000000000
000000000000001000000010100000000000000000
000001000000000011000110011001000000000000
000010000001000000000000001011000000000000
000000000000000000010000001111000000000000
110000000000000000000111100000000000000000
010000000000000000000010110000000000000000
.logic_tile 4 7
000000100001010000010110011111100000000001010000000000
000000000000100000000010011001001111000010010000000000
111000000000000011000000000101100001000001010000000000
010000000000010000100011011101101100000010010000000000
010000000000000011100110100001000000000001010000000000
010000001000000000100111010101101111000010010000000000
000000000000000101100110000000000000000000000100000000
000000000000001001100000001011000000000010000000000000
000000000000000000000111000000000000000000000100000000
000001000000000000000000001101000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000000000000111101000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
.logic_tile 5 7
000000000000000000000000001011100000000000110000000010
000000000000000111000000001101101101000000000010000000
111000000000001000000011000011100000000011000000000000
000000000010000001000000000011000000000000000000000000
111000000000100001100010001011111010001100110000000000
000000000000011011000000000001001010101001010000000100
000000000000001001100010000101001011110011000000000000
000000000000001001100100000101011010001100110000000100
000000000001010101100000001111000001000011000000100000
000001000000100000000011100111001010000010100000000000
000010100000001111100111000001000001000011000000000011
000001000000000101100100001111001110000010100000000000
000000000001011000000011010000000000000000000100000001
000000000000100101000110101111000000000010000000000000
001001000000000101000000001000000000000000000110000000
000010000000001001000000001001000000000010000000000000
.logic_tile 6 7
000000000000001111000000000111100001000000110000000000
000000001100000001000010001101101100000011000000000000
111000000000000101000010000011100001000000110000000000
000000000000000101100110101101001111000010100000000000
010000001100000000000010011011000001000000110000000000
010000000000000000000011001001101010000010100000000000
000000000001100111000000001101100001000000110000000000
000000000001110101000010101101001010000011000000000100
000000000000000000000111101001000000000000110000000000
000000000000000000000000001001001111000011000000000000
000100000000000000000000001001000000000011000000000100
000100000000011001000000000001000000000000000000000000
000000000000000000000111101001000001000000110000000000
000000000000000000000000001001001000000001010000000001
000000000000100000000000001000000000000000000110000000
000000000001000000000010001001000000000010000000000000
.logic_tile 7 7
000000000000000001000110001111100001000000000001000000
000000000000000001000000000001001001000000010000000000
111000000000000111100010101011100000000000000001100000
000000000000000111100111000101001000000000010000000000
000000000000000101000110000111000000000000010001000001
000000000000000000000000001111001011000000000000000000
000010100001010000000010101001000000000010000000000001
000000000000100111000111001001000000000000000000000000
000000000000000111100110100111001101000000000000000100
000000000000000000000000000001011011100000000000000010
000010100000010101100000001111000000000000010000000000
000001000000000111000010000011001001000000000000000010
000000000000000001000110100101100000000000000000000010
000000000000000001000000000101100000000001000000000000
110000000000000000000000000011100001000000110100000010
000000000000000111000000000011101000000001110000000000
.logic_tile 8 7
000000000000000000000111111011111100110010100000000000
000000000000000000000111111001011100110011110001000000
111000000000000000000110011111000000000000000000000000
000000000000000000000011001001101001000000010000100000
010010100000000011000010001101000000000000000000000000
110010000000000000100010001011101010000000010010000000
000000001000000000000010010101101001000000000010000000
000000000000000000000011100011111011100000000000000000
000000000000000011000111000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000111000001011011010000000000000000
000000000000000000100110100011111011000000000000000000
000000000000001000000111001011101111000011110000000010
000000001100000101000000001111001001100011110000000000
000000100000100000000111000000000000000000000100000000
000000000001000000000100001011000000000010000000000000
.logic_tile 9 7
000000000001000011100111000011000000000000110000000100
000000000000100000000111100011001001000000100000000000
111000000000001000000111001111000000000000110000000001
000000000000000001000000001011101000000000010000000000
110000000000010001100000001101000000000001000000000000
010000000000100011000010011101000000000000000000000100
000010000000001000000111010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000001000000000111100000011001100000000000000010000000
000000000000000011100011001111100000000001000000000000
000001000000000000000011100101000001000000000000000100
000000100000000001000100001101001010000000010000000000
000000000000100000000011101101100001000000000000000011
000000000000000000000100000011101000000000010000000000
000000000000000000000010100000000000000000000110000010
000010000000000000000100001001000000000010000000000000
.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000110000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 7
000100000000000001000010010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111100000000000000000000000101000000000000000001000000
000000000000000111000000001011001000000000010000000000
110000000000000111000000010101011111000100000001000000
110000000000000000000011011001101000001100000000000000
000000000001000000000000000000000000000000000100000100
000010000000000000000000001001000000000010000000000000
000000000000000111100111100000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000010000111000000000000000000000000000100000000
000100000000000000000000000011000000000010000000000100
000000000000000111000111000000000000000000000100000000
000000000000000000000100000111000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000011000000000010000000000100
.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000000111001000000000000010000000000000
000000000000000000000000001001000000000000000000000010
111000000000100111000000001000000000000000000100000000
000000000001000000000011000011000000000010000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000010000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000011111111000000000010000000000000
000000000000000001000000011000000000000000000100000000
000000000010000111100011010001000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.ramt_tile 3 8
000000000000000001100000011001100000000000
000000010000000000100010010011000000000000
111000000000001101100000000000000000000000
000000010000001011000000000111000000000000
000000001010101011000000010111100000000000
000000000000001001010010100111100000000000
000000000000001000000000000000000000000000
000000000000000101000000000101000000000000
000000000000000000000000000101000000000000
000000000000000000000000000101100000000000
000010000000000000000000000000000000000000
000000000001010001000000000001000000000000
000000000000001001100000000101100000000000
000000000000000101100000001001000000000000
010000000000000000000000010000000000000000
010000000000000000000010010000000000000000
.logic_tile 4 8
000100000000001000000000001101100000000001010000000000
000100000000001011000011011011001001000010010000000000
111000000000100111100000001101100001000001010001000000
000000000000000000100000000011001000000010010000000000
000000000000001000000000011000000000000000000110000000
000000000000000101000010100011000000000010000000000000
000000000000000101000000001000000000000000000110000000
000000000000000001000000001111000000000010000000000000
000000000000000000000000010000000000000000000110100010
000000000000000000010010010001000000000010000000000000
001000001000001011010000010000000000000000000110000000
000000000010001001110011110101000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000001
000000000000000000000000010000000000000000000110000000
000000000000000000000010011101000000000010000010000000
.logic_tile 5 8
001000000000000011100111000001011111001100110000000000
000000001010000000100000000101001011101001010000000000
000000000000011001000010000011011111010110100000000000
000000001100000001100110011011101100110000000000000000
000000000001000001100011001111111000110011000000000000
000000000000000000000100001011101110001100110000000000
000000000000001001010010010001101101001100110000000000
000000000000000001100110100111111010101001010000000000
000000000000000011000110100101100000000010010000000000
000001000000001111000010001101101111000011000000000000
000000000000000111100111100101101111001100110000000000
000000001100000000000110000011001111101001010000000000
000000000000000011100110100001101000110011000000000000
000000000000001101100000000101111100001100110000000000
000000000000000011100000000001111001110011000000000000
000000000000001111000010000111011101001100110000000000
.logic_tile 6 8
000000000000001000000000010111100000000000110000000000
000000000000000111000011011111001001000001010000000000
111000000001011111000011100011100000000000110010000000
000000000000001111000111111011001011000011000000000000
000001000000001000000010010111100000000000110000000000
000010000000000111000011010011101011000011000000000000
000000000000001111000110010011100001000000110000000000
000011100000001111000010001011001001000011000000000000
000001000001010000000110100111100000000000110000000000
000010000000100111000100000011101011000001010000000100
000000100000011000000000000001100001000000110000000000
000001001100101111000000001011101110000010100000000000
000001000000000000000110101101111010000000110101000000
000010000000000000000100000101101000000001110000000000
010010100100001000000000011101111000000000110100100101
000001001110001111000011110001101010000001110000000000
.logic_tile 7 8
000001000000000000000110000011100000000000010000000010
000010100110001111000011000011101011000000000000000000
111001000000000001100110011001111010010011110001000000
000010001100000011100010001001101101110011110000000000
010000000000010000000110001011111001000000000000000100
010000000000100000000000001001101011100000000000000000
000100000001011001000110001001100000000000000000000000
000100000000101111000000001001100000000001000000000000
000000000000000000000011100101100001000000110010000001
000000000000000111000010000001001000000011000000000000
000010000000000000000111101101100000000000010000000000
000001000000000000000100000001001001000000000001000000
000001100000010000000000000000000000000000000100000000
000011100001110000000000001011000000000010000010000010
010010100000000000000000000000000000000000000101000000
100000000000000000000000001001000000000010000000000001
.logic_tile 8 8
000000000000001101000110011001000000000000000000000000
000000000000000001000010001101000000000001000001000000
111000000000000001000111000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000001110000101000111100001000001000011010000000001
010000001110000000000011100001101101000011110000000000
000000000000000000000110000101000000000000100000000000
000000000000000000000000001101101000000000000000000000
010000000000000000000000000011111001010000000000000000
000010100000000000000000001101111001001000000000000000
000000100000000000000110001101000000000000000000000000
000001001110000000000010011011000000000001000000000000
000000000000000000000000001011111000010000000000000000
000000000000000000000000001001111011001000000011000000
000000000010000000000000001000000000000000000100000010
000000000010000000000000000001000000000010000010000000
.logic_tile 9 8
000000100000001000000111111101100001000000000001000000
000001000000000011000110000011001001000000010000000000
111000000111010000000000010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
010000000000000000000111101001000000000011000000000000
010000000000000000000111000001100000000010000000000000
000000000000000000000000011101001100000000000000100000
000000000000000101000010000111101011100000000000100000
000000000000001000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000010000000000000001000000000000000000000000
000010100000000001000000001011000000000001000010000100
000000000000000000000111000000000000000000000111000100
000000000000000000000000001111000000000010000000000110
010000000000001000000000001000000000000000000110000100
100000000000000111010000001101000000000010000000000110
.ramt_tile 10 8
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 8
000000000000000000000111101000000000000010000000000000
000000000000000011000100001101000000000000000000000010
111000000000000011100000001111000000000000010001000000
000000000000000000000000000101101100000000000000000000
000000000000001000000000000001000000000000000000000000
000000001100000011000000000001101100000000010000000001
000000000000000000000110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000111100000000111000000000011000000000000
000000000000000111100000000001001111000011010000000001
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000010100000000000000111101000000000000000000100100000
000001000000000111000100000111000000000010000010000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 12 8
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000010000000000000
000000000100000000000000000001000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000100000000001011100011011011000000000001010000000000
000100000000000011000111101101001101000010010000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000011110101000000000010000000000000
010000100001001000000111100000000000000000000100000000
110000000000011101000100000001000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000001100000011000000000000000000100000000
000000000000100000000011111001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000010000000000001001000000000010000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000000001000000000010000000000000
.ramb_tile 3 9
000010000001010111000111010101100000000000
000000000000000001000111000111100000000010
111000100000001000000000010000000000000000
000000000100000011000011110001000000000000
010000000000001000000000001111100000000000
010000000000001111000000001111100000000001
000000100000000000000000000000000000000000
000001000000000000000011010101000000000000
000000000000000000000111000001000000000100
000000000000000000000100000001100000000000
000000001010000000000111000000000000000000
000000000000000000000100001011000000000000
000000000000010011100000001011100000000000
000000000000000000000000001001100000100000
010000000000000000000010100000000000000000
010000000000000000000110110000000000000000
.logic_tile 4 9
000000000000000001000000001001111011001100110000000000
000000000000000000000000001001111000010110100000000000
111000000000000000000111001111000000000000000000000000
000000000000000101010110111111100000000001000001000000
000000000000000000000000001000000000000000000100000101
000000000000000000000000001011000000000010000000000000
000000000001000000000000000000000000000000000100000001
000000000000100000000010100001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000100000001010000000000011000000000000000000110100000
000000000000100000000010010111000000000010000000000000
000000000000001000000010000000000000000000000100000000
000000000000001011000100000011000000000010000000000010
000000000000001000000000000000000000000010000101000010
000000000000001001000010000111000000000000000000000001
.logic_tile 5 9
000000000001000000000010100001000001000000001000000000
000000000000000000000110100000101110000000000000000000
000000000000001000000111010101101001001100111000000010
000100001010001011000011010000101010110011000000000000
000000000000000000000010100101101000001100111000000010
000000000010000101000000000000101011110011000000000000
000000000000000101010010100001101000001100111000000000
000000000000001101000010100000101010110011000000000100
000000000000000101100000000011101001001100111000000000
000000000000000000000000000000001000110011000000000100
000001000000000011000000000001001001001100111000000000
000000000000000000000000000000101001110011000000100000
000000000000000000000000000011001001001100111000000100
000000000000000000000000000000001010110011000000000000
000000000000001011110010100111101001001100111001000000
000000000000000101100000000000101110110011000000000000
.logic_tile 6 9
000000001110000111000010000011000000000000000001000000
000000001101000101000010111101000000000001000000000000
111000000000000000000011100011101111110011000000000000
000010100000001001000100000001111011001100110000000000
000000000000001000000010000101000000000011000000000000
000000000000001011000110100001101110000010100000000001
000000000000000111000110001101100001000000000010000001
000000000000001001100010001001001010000000010000000010
000000000000100111000110101011011010001100110000000000
000000001001000000100100001011111001101001010000000000
000000000000000111000000010001100000000000000000000000
000010100000001001000010101001000000000001000010000010
000000000000000001000110100101000000000011000000000010
000100000000100000000100000001100000000000000000000000
010000000000000000000000000101111101000000110100000000
000000000000000000000000000101101100000001110001000010
.logic_tile 7 9
000000000000000001000000000111000001000000110000000000
000000000000000000000010000111001001000011000000000000
111000000000001011000111100011100001000000110000000000
000000000000000111000010010011001011000001010000000100
010000000000000011100000010001100001000000110000000000
010000000000000000100010000101101110000011000000000000
000000000000000001100000001011000000000011000010000000
000000000000000000000010010011100000000000000000000000
000000000000001101100000011011100001000000000000000000
000000000000001011100010000001101101000000010000000010
000000000000000001100011010111100000000000110000000000
000000000000000111000111010011101110000010100000000000
000000000000000101100010001101000000000011000000000000
000000000000000111100100000101101100000010100000000000
000000100001010101000010000111000001000011110100000010
000101000000000000000100000001101000000011100000000010
.logic_tile 8 9
000000000000000000000010100000000000000010000000000000
000000001100000101000010001001000000000000000000000100
111000001010000101000000000101001010000000110100000010
000000000000000101000000000111011010000001111000000000
000000000000000001100010110101011011000000110100100000
000000000000000101000010000011101010000001110000000010
000010100000000101000000010111011001000000110100000000
000000000000000101000010000111101000000001110000000100
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000000000111101010000000110101000000
000000000000100000000000000111011010000001111010000000
000000000001011000010110000101101000000000110110000000
000000000000000111000000000011111000000001110001000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 9
000000000000000001000010001001000001000001010000000000
000000000000000001000100001101001010000010010000000000
111000000001000000000110001000000000000010000000000000
000000000000100000000011101001000000000000000000000100
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000010000000
000000000000000101100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000111100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000000011000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000010000000000000000000000000100000000
000000001110000000000000001001000000000010000000000000
.ramb_tile 10 9
000000000000000011000000001011000000000000
000000000000000001000011101011000000000000
111000000000000000000000000000000000000000
000000000000000000000000000001000000000000
010000000000000000000000000111100000000000
010000000000000001000000000111100000000100
000000000000000000000000001000000000000000
000000000000010000000000000011000000000000
000000000000000011100010100011000000000000
000000000000001111100000000011100000000000
000000000010001101100110111000000000000000
000000000000000111000010101011000000000000
000000000000000101000000000101000000000000
000000000000000000000000000001000000000001
110000000000000000000000000000000000000000
010000000000000000000010100000000000000000
.logic_tile 11 9
000000000000000011000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000100000000000111011011000000000001010000000000
000000000100000111000111000101101000000010010000000000
010000000000000011000000011101000000000001010000000000
000000000000000000000011000101101010000010010000000000
000000000001001001100000001001100000000001010000000000
000000001010000001000000001011101000000010010000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010111001000000000010000000000100
000000000000000011000110001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000010000000000000000000001000000000000000000100000000
000011000000000000000000001001000000000010000000000000
.logic_tile 12 9
000000000000000000000000010000000000000000000000000000
000000000100000000000011010000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000110000000
010001000000000000000000001001000000000010000000000100
000000100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
111000000000000011100000001000000000000000000100000000
000000000000000000100000001101000000000010000001000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000010000111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000011000000000001000000000010000000000000
.logic_tile 2 10
000000000000000000000111101101100001000001010000000000
000000000000001101000110100001001101000010010000000000
111000000000000101000010100001100001000001010000000000
000000000000001101000010101011101100000010010000000000
110000000000000101100011110001100001000001010000000000
010000000000000000000010100101101101000010010000000000
000000000000000000000000000001000001000001010000000000
000000000000000101000000001101101100000010010000000000
000000000000000000000111010001100001000001010000000000
000000000000000000000011000001001101000010010000000000
000000000000000001000000001000000000000010000000000000
000000000100000000100010010011000000000000000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.ramt_tile 3 10
000010100000001111100110101111100000000000
000000010000000101100000000001100000000000
111010000000001000000000000000000000000000
010000010000000101000000001101000000000000
000000000000000101100000010111000000000000
000000001110000000000010100011100000000100
000000000000000000000000000000000000000000
000000001110001011000000001001000000000000
000001000000001101100000000101100000000000
000000000000001001000000000001000000100000
000000000000001000000000000000000000000000
000000000000001011000000000011000000000000
000000000000000000000000000001000000000000
000000000000000000000010110101000000000010
110000000000000000000000000000000000000000
010000000000000000000010110000000000000000
.logic_tile 4 10
000000000000000001000111110101101110001100110000000001
000000000000000001000110000001001001110011000000000100
111000000000001111100111110101100001000001010000000000
000000000000001111000010001001101001000010010000000000
110000000000000000000111001111111100001100110000000000
110000000000000011000100001001011011110011000010000000
000000000000001001100110011111000000000000110000000000
000000000100000001000011111101001101000001010000000000
000000000000000000000111000101011001010110100000000000
000000000000000000000010000111001010001100110000000000
000000000000000000000111101011000000000011000000000000
000000001100000000000100001101100000000000000000000000
000000000000000111000010001001100000000000110000000000
000000000000001001100000000001001101000010100000000000
000000000000001000000000000000000000000000000100000000
000000000000001101000000000001000000000010000000000000
.logic_tile 5 10
000000000001000111100000010001101000001100111000000000
000000000000000000100010100000101110110011000010010000
000000000000001000000110010101101000001100110010000010
000000000000000101000010000000001011110011000001000000
000001000000000000000000011111000000000000000000000000
000010100000000000000010001001100000000001000000000000
000000000000011001100000001001000001000011000000000000
000000000000100101000000000101101100000000110000000000
000000000000100000000000001001000001000000110000000000
000000000001000000000000000001001110000001010000000000
000011100000000011000010001001100000000000000000000000
000001000000000000000000001011100000000011000000000000
000000000000000101100000000000011100000011110000000000
000000000000000000000010010000010000111100000000000000
000000000010000011000000000001100000000011000000000000
000000000000000000000000001111100000000000000000000000
.logic_tile 6 10
000000000000001000000111001001100001000000110000000000
000000000000000011000011001011001001000011000000000000
000000001100001111110000010011011001110000000000000000
000000000000000001100010111011001110101000000000000000
000000000000001000000111000111000000000011000000100000
000000000000000011000000001111000000000000000000000000
000000000000000111100000010101000000000011000000000000
000000000000000000100010110101100000000000000000000001
000000000000001000000110111001101111101010100000000000
000000000000000001000010111011011001001100110000000000
000000000000000000000000011101101101010100000000000100
000000000000000000000011001111011011110000000000000000
000000000000001000000110110001000000000011000000000000
000000000000000001000010110001101001000010100000000000
000000000001000000000000010011011001001100110000000000
000000000000101001000011001011001110010101010000000000
.logic_tile 7 10
000000000000001001000111100101000000000011000000000000
000000001000001011000000000001000000000000000000000100
111000000000100000000000000011100001000000000001000100
000010100100000000000000000011101011000000010000000000
000000000000000000000000000111100000000000110000000100
000000001010000101000000000011101111000001010000000000
000100000000000000000000000111100001000000110000000000
000000000000000000000011100111001111000010100000000000
000000000000000111100000000111100000000000110000000000
000000000000000011000010010011101111000011000000000000
000000000000000000000000000011100000000000000010000000
000000001110000000000011110011101000000000010010000010
000000100000100000000011100101000000000011000000000000
000001000000010011000100000001001101000010100000000000
000001100000000101100000000000000000000000000100000010
000001100000010000000011011001000000000010000000000000
.logic_tile 8 10
000000000000001011100000001000000000000010000000000000
000000000000001111100000000001000000000000000000100000
111000000000011000010000000000000000000000000101000000
000000000000001001000000000001000000000010000000000001
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000010000000000000000000000000101100000
000000000000000011000000000101000000000010000000100000
000000000000000000000000000000000000000000000100100000
000000000000000000000011111011000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 9 10
000010100000001011100011001101100000000000000001000000
000000000000001001100000000001101100000000010000000010
111000000000001000000000011000000000000010000000000000
000000000000000011000011000011000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111110000010000000000000010000000000000
000000000000001001000011000101000000000000000000000000
000001000000001011100000001001000001000001010000000000
000000100000000011100000000101101110000010010000000000
000001000000000001100000000001100000000000000010000000
000000000010000000100000000001101100000000010000100001
000010000010000000000000000000000000000000000110000000
000001100000000000000000000001000000000010000000100000
000000000000000001100000001000000000000000000100000001
000010000000000000100000000101000000000010000000000000
.ramt_tile 10 10
000000000000001000000110001011100000100000
000000010000000111000100000001100000000000
111000000000001000000000000000000000000000
000000011010010101000000000111000000000000
000000000000010001100000010011100000000000
000000000000000000100010010011000000000001
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000001000000000000111000000000000
000000000000000101000000000001100000001000
000000000000000101100110100000000000000000
000000000000001001000000001001000000000000
000000000010001000000000010111100000000000
000000000100001001000010100101000000010000
110000000000001000000000000000000000000000
010000000000000101000000000000000000000000
.logic_tile 11 10
000000000000000000000000000111100000000001010000000000
000000000000000000000000000101101100000010010000000000
111000000000000000000111100000000000000000000100000000
000000000000000000000100000111000000000010000000000000
010000000000000001100000000000000000000000000100000000
000000001110000000000000000111000000000010000000000000
000010100000000000000000001000000000000000000100000000
000000000000010000000000001001000000000010000000000000
000000000001010000000011011000000000000000000100000000
000000000000100111000111101111000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000011100000001011000000000010000000000000
000000000000000000000010011000000000000000000100000000
000000000000000000000110101011000000000010000000000000
.logic_tile 12 10
000000000000000000000000010011100001000001010000000000
000000000000000000000010001111001101000010010001000000
111001000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000111001011000000000000000000000000
110000000000000000000100000011101100000000010000100000
000000000000000000000011000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000111101000000000000000000100100000
000000000000000011000100001101000000000010000000000000
000000000000001001100000011000000000000000000100000000
000000000000001111000011010001000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
010100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000111100000000000000000000000000100000000
000000000000000111000011100001000000000010000000000010
111000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
010000000000000000000000001000000000000000000100000000
010000000000000011000000001101000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000011101011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000011
000000000000000000000000001000000000000000000100000000
000001000010000000000011000111000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
.ramb_tile 3 11
001000100000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 4 11
000010000000000000000000001011000001000011000010000000
000001000000000000000011100101101100000000110000000000
111000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000100
011100000000000000000000000000000000000000000000000000
010100000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010111000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001011001111110000000000000000
000000000000001001000000000101101100001100000000000010
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 5 11
000000000000001001100000000111011000010110100000000000
000000000000001011000011101001111000110000000000000010
000010100000000101100111001001000000000010010000000000
000000000000000000100111111001001011000011000000000000
000000000000001001100000000001101110001100110000000000
000000000000001011000011101111101000110011000010000000
000000100000000101100111011001111101010110100000000000
000001000000000000100110000111101100001100110000000000
000000000000000000000000001011111111110000000000000000
000000000000000000000000000111101001001100000010000000
000000000000000001100010001101111100001100110000000000
000000000000001001100010001101011000101001010000000000
000000000000000000000110000111001011001100110000000000
000000000000000111000110001111001011010110100000000000
000001000000010001100000001101011101110011000000000000
000010000000100001100000001101011000001100110000000000
.logic_tile 6 11
000000000000001011100110101001011110001100110000000010
000000000000000101000011010101111010110011000000000000
000000000000001011100011100101000001000011000000000000
000000000000001101100010101001001111000000110000000000
000100000000000111100110110101001110001100110000000000
000100000000000011100010100001011100101001010000000000
000000000000000111100011100011011100110011000000000000
000000000000000011100010100001001010001100110000000000
000000000000000001000000001101111001001100110000000000
000000000000000011100000001001011110101001010000000000
000000000000000000000000011111111011110011000000000000
000000000000001001000010101101011010001100110000000000
000000000000000000000000000101000001000000110000000000
000000000000000000000010011101101101000001010000000000
000001000000000001000000011001101000001100000000000000
000010000000000000000010100001011100010100000000000100
.logic_tile 7 11
000000000000000111000010010101100000000011000000000000
000000000000000000000111011001000000000000000000000000
111000000000000001100110100101100000000000110000000000
000000000000000101100110101001101100000011000000000000
010000000000001000000000011101011001110011000000000000
000000000010000001000011011001001110001100110000000000
000000000000000001100110101111111010001100110000000000
000000000000000101100110101101001010101001010000000000
000000000000000011100111110001111100110011000000000000
000000000000001001100011100011111110101010100000000000
000000000000000000000110100001100001000011000000000000
000000000000000000000000001101001000000010100000000000
000100000000000011100000000001000000001111000000000000
000100000000100000100000000000001101110000110000000000
000000000000000101100000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
.logic_tile 8 11
000000000000001001000010100001000000000000001000000000
000000001000001011100110110000101101000000000000001000
000010000001000111000000000101001000001100111001000000
000001000000100000000000000000001011110011000000000000
000000000000000101000110000101101001001100111001000000
000000000000000000100111100000101010110011000000000000
000000000000000011100010100101101000001100111000000000
000000000000001101000110110000101000110011000000000000
000000000000000101100000000001101000001100111000100000
000000000010000000000010000000001011110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010010000101110110011000000000000
000001000000001000000000000101101000001100111000000000
000000100000000101000000000000001000110011000000000000
000000000000000000000000000001001000001100111000100000
000000000000000000000000000000101100110011000000000000
.logic_tile 9 11
000100000000000000000000000000000000000010000000000000
000100000000000101000000001111000000000000000000000000
111000000000001101100111101000000000000010000000000000
000000000000001111100000001011000000000000000000000000
010000000000100000000111100000000000000000000100000001
110000000001010000000100000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010011001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000011100001000000000010000000000000
000000000000000000000011101000000000000000000100000000
000010000000000000000100000001000000000010000000000000
000001000000000000000110100000000000000000000100000000
000000100000000000010100001011000000000010000000000010
000000000100000000000000001000000000000000000100000000
000000000000010000000000001101000000000010000000000000
.ramb_tile 10 11
000000000010000111100000001011100000000010
000000000000000000000000001111100000000000
111100000000000000000000001000000000000000
000000000000001001000000001111000000000000
110000000000000000000010000011000000000010
110000000000000000000100001101100000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
000000000000000001000010101011100000000000
000000000000000000100000000011000000010000
000001000000001011100111000000000000000000
000010100000001011100100000111000000000000
000011100000001000000010001001000000000000
001001000000000011000000000111000000000001
010000000000000101000010100000000000000000
010000000000000000000110100000000000000000
.logic_tile 11 11
000000000000000000000000001101100001000001010000000000
000000000000000000000000000011001101000010010000000000
111100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 12 11
000000000000000000000010110001000000000000001000000000
000000001000001101000111100000100000000000000000001000
111000000000000101000010100000000001000000001000000000
000000000000010000100100000000001000000000000000000000
010000000000000111000000000000001000001100111000000000
010000000000000000000000000000001000110011000000000000
000000100000001000000110000000001001001100111000000000
000001000000000001000010110000001001110011000000000100
000000100000001000000000000000001001001100111000000000
000001000000001111000000000000001011110011000000000000
000001000000000000000000000000001001001100111000000000
000000001010000000000000000000001011110011000000000000
000000001110000000000000000000001000001100110000000000
000000000000000000000000000000001010110011000000000000
010000000000001000000000001011000001000000000100000000
100000000000001111000000000111001010000000010010000000
.io_tile 13 11
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000100000000000000
000000000000000000
000000011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101100001000011000000000010
001000000001010000000000000101101001000011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 12
000000000000000111000000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000000001000001100111000000000
000000000000001011000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110110000001000001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000101100000000000001001001100111000000000
001000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
.logic_tile 5 12
000000000000000011100111010001100001000001010000000000
000000000000000000100010100101101101000010010000000001
000000000000001000000110100000000000000010000000000000
000000000000001011000000001001000000000000000000000000
000000000000000011100000001000000000000010000000000000
000000000000000000110000000111000000000000000000000000
000000001110000000010000011000000000000010000000000000
000010000000000000000010101011000000000000000000000000
000000100000000000000000001101100001000001010000000000
000000000000000000000000000001101101000010010000000100
000000000000000011000011001001000001000001010000000000
000000000000000000000011000011101111000010010000000100
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000001010011000000000000000000000010000000000000
000000000000000000000011000001000000000000000000000000
.logic_tile 6 12
010010100000100101000010110001000001000000001000000000
000001000000010000000010010000001100000000000000000000
000000000001010101000000000111101001001100111000000000
000000000000100000000000000000101011110011000000000101
000000000000000000000110000001001001001100111000000000
000000000000000000000110100000101110110011000000000100
000000000000000000000000000111001000001100111000000000
000000000000000101000010100000001011110011000000000100
000000000000001000000000010001101000001100111000000000
000000000000000101000010100000001101110011000000000101
000001000000001101100000000001001001001100111000000000
000000000000001001000000000000101010110011000000000000
000000000000000101110000000111101000001100111000000010
001000000000000000010000000000001011110011000000000001
000000000000001001100110000011001001001100111000000010
000000000000000101100100000000001100110011000000000000
.logic_tile 7 12
000000000000001101000110000001011011001100110000000000
001000000000000011000110010011001100010101010000000000
000000000000000101000000010101101000110011000000000000
000000000000000101000010010101111001001100110000000000
000000000000001101000110100001011101001100110000000000
000001000010000011000100000001111011101001010000000000
000000000000000101000111010101000000000011000000000000
000000000000000101000111000111000000000000000000000000
000001000000001000000110001011011111110011000000000000
000000100000001101000000000101101001001100110000000000
000000000000000000000010011001111100001100110000000000
000000000000001111000111000001101101101001010000000000
000000000000001000000000001101100000000000000000000010
001000000000001101000000001011101011000000010000000010
000000000000000000000000000101011001110000000000000100
000000000000001111000000000111001110101000000000000000
.logic_tile 8 12
010000000000000111100000000000001000111100000000000000
000000001000001111100000000000000000111100000001010000
111000000000001111100000001000000000000000000100000000
000000000000001111100000000001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000001111000000000001000000000010000000000000
000000000000001000000000000000000000000000000110000000
000000000000000111000000000001000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000001000000000000000000001000000000000000000100000000
001010100000000000000000000111000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000110000000101000000000010000000000000
.logic_tile 9 12
000010000000101001000010111001000001000001010000000000
000001000001001011100011001001101000000010010000000000
111000000000001000000110010101100001000001010000000000
000000000000001111000011110001001010000010010000000000
010000000000000011000000000000000000011010010001000000
010000000000000000000000000000001010100101100000000000
000000000010001101000010111101100001000001010000000000
000000000000001111000010001101101010000010010000000000
000000000000000000000000001000000000000010000010000000
000000000000000001000000000001000000000000000000000000
000000000000000000000111101011000001000001010000000000
000000000000000000000000001001001010000010010000000000
000000000000000000000000000000000000000000000100000000
001001000000000000000000000001000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.ramt_tile 10 12
000000000000001000000110101111100000000000
000000010000000101000000000101000000000100
111000000000000111100000000000000000000000
000000010000000000000000000111000000000000
000000000000001101100000000001100000100000
000000000000001001000000000001000000000000
000000000000000101100000000000000000000000
000000000000000000000000000101000000000000
000001000000000101000000000111000000000000
000010100000000000100000000101100000010000
000000000000000000000000000000000000000000
000000000000000001000000001001000000000000
000000000000001101100000010011000000100000
000000000000000101000010100111000000000000
110000000000000000000000000000000000000000
010000000000001101000000000000000000000000
.logic_tile 11 12
000000000000000000000111101001000001000001010000000000
001000000001010000000100001001101100000010010000000000
111000000000000001100000011001100001000001010000000000
000000000000001101000010000001001110000010010000000000
110000000000000000000000010000000000000000000100000000
010000000000001111000011000111000000000010000000000000
000000000100000000000010000000000000000000000100000000
000000000000010000000000000101000000000010000000000000
000010100000000000000111001000000000000000000110000000
001001000000000000000011111111000000000010000000000000
000000000000101000000000000000000000000000000100000000
000000000000001111000000001011000000000010000000000000
000000000000000001000000001000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000001000000011000000000000000000000100000000
000000000000001111000000001101000000000010000001100000
.logic_tile 12 12
000000000000001000000011000001100000000000000100100000
000000000000001011000110100001101001000000010000100000
111000000110000000000111100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110010100000001000010000000001100001000000000101100000
011001000000001011000000000001101001000000010000000000
000000000000000101000111100101100000000011000101000000
000000000000000000000011001001101010000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000111111011010000000100100000
000000000000000000000000000101011011001000000010000000
000000000000000000000000000001100001000000000100000000
001000000000000000000000000001101010000000010001100000
010000000000000001100000000101100000000000000100000010
100000000000000000000000000101101101000000010000000000
.io_tile 13 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000001100000000001000000001100110000000000
000000000000000000000000000000000000110011000010000000
000000000000000011000000000000000000000010000000100000
001000000000000000100000000111000000000000000000000000
000000000000000001000000000001000000001100110000000000
000000000000000000000000000000000000110011000010000000
000000000000000001000000001000000000000010000010000000
001000000000000000000000000101000000000000000000000000
000000000000000000000000000001100001000001010000000000
000000000000000000000000000011001100000010010010000000
.ramb_tile 3 13
001000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000111100010000000001001001100111001000000
000000000000000000100011100000001110110011000000010000
111000000000000011100000000000001000001100111000000000
000000000000001011000000000000001100110011000000000000
000000101100001000000000010000001001001100110000000000
000000001100001011000010000000001000110011000000000000
000000000000010101000110000101100000000001010000000000
000000000000000000000000001001001110000010010000000001
000000000000000101100000000101000000000001000000000001
001000000000000000000000001001100000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010110101000000000000000000000000
000000000000000000000000001001100001000000010100000011
001000000000001001000000001011001011000000000000100000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
.logic_tile 5 13
000000000000000111100011101011000001000001010000000000
000000000000000000100000001001101110000010010000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000011001001000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101000001000001010000000000
000000000000000000000000001001001100000010010000000100
000000000000001000000110001011100000000010010000000000
000000000000000011000100001111001100000011000000000000
000000000001001011000111100000000000011010010000000000
000000001100001001000100000000001000100101100000000000
000000000000000000000000001011100001000001010000000000
001000000000000000000000000101101110000001100000000100
001000000000000011000111101011100001000001010000000000
000000000000000000000111101111001100000010010000000000
.logic_tile 6 13
001000000000000000000110000101101000001100111000000010
000000000000001001010000000000101000110011000000010000
000000000000001101000000010101101000001100110010000010
000000000000000001000011000000101001110011000000000000
000000000000000001100000001011100000000001010000000000
000000000000000000000000000101001010000010010000000000
000000000000001101000110011001100000000000000000000000
000000000000000001000010000101100000000001000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000111100000000000000
000000000000000001000111001000000000000010000000000000
000101000000000000100100000001000000000000000000000100
000000000000000000000000001101100000000011000000000000
000000000000000000000000001001000000000000000000000000
000000000001000000000000001001100000000000000000000000
000000000000000000000000001011000000000011000000000000
.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000100000100
000010100000000000000011101011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 13
000000000000000111100000010000000000000000000100000000
000000000000000001100011000011000000000010000000000001
111000000001010000000000000000000000000000000100000000
000000000000001011000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000100000000000000101000000000010000000000000
000010100000000000000000001000000000000000000100000000
001000000110001001000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000011000000000001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000001010000000000000000111000000000010000000000010
.ramb_tile 10 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 13
000010100000000111000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000001011100000000000000100000000
010000000000000000000000000001100000000001001000000000
000000000000001000000000001011000000000001000100000000
000000000000000111000000000101100000000011001000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000001100111000001000000000001010100000000
000000000000000011000011101101101110000010011000000000
111000000000001111100000011001100000000001010100000000
000000000000001111000011101111001100000010011000000000
010000100000001000000110000101100000000001010100000000
010000000000001111000011010011101110000010011000000000
000000000000001001100000000001100000000001010100000000
000000000000000001000011000001101100000010011000000000
000000000000001111000000010101000000000001010100000000
000000000000000001100010001011101110000010011000000000
000000000000000000000000001111000000000011000100000000
000000000000000000000000000001000000000010001000000000
000000000000000111000000001101000000000001010100000000
000000000000000000100000000101001110000010011000000000
110000000000000000000000011001000000000001010100000000
000000000000000000000010000101001100000010011000000000
.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 14
000010000000000111000011100101000001000011010000000010
000000000000001111000110010011001110000011000000000001
111000000100000011000011000000000000000000000100000000
000000000000000000010000001001000000000010000001000000
010000000000001111000011000000000000000000000101000000
010000000000000011100000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000001000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000001000000
110000000000000101100000000000000000000000000100100000
000000000000000000100000000001000000000010000000000000
.logic_tile 5 14
000000000000001000000000010011000001000000001000000000
000000000000000011000011000000101001000000000000000000
000001000000000000000000000001101001001100111000000001
000010100000001101000010100000001010110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000101000010010000001001110011000001000000
000000000000000000000010100011001000001100111010000000
000000000000000101000000000000101010110011000000000000
000000000000000001000010010111101001001100111010000000
000000000000000000000110100000001011110011000000000000
000000000000000000000000000111101000001100111000100000
000000000000000000000000000000101111110011000000000000
000100000000001000010110110101001000001100111000000000
000000000000000101000011000000101000110011000001000000
000000000000001000000110100111001000001100111000000000
000000000000000101000000000000101100110011000000000000
.logic_tile 6 14
000001000010000101000010110101000000000001010000000000
000010000000000000000111011001101010000010010000000000
000000000000001000000000010000000000000010000000000000
000000000000001011000011011011000000000000000000000000
000000000110101101000000001001000000000001010000000000
000000000001010011000010110001101010000010010000000000
000000000000000101000010110101100000000001010000000000
000000000000001101100111010111101000000010010000000000
000000000000000000000010001101100000000001010000000000
000000000000000000000000001001001010000010010000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000011000000000001000000000000000000000000
000000000000000000000000000101100000000001010000000000
000000000000000000000000000101001000000010010000000000
.logic_tile 7 14
000000000000000111100011101011100000000000000000000000
000000000000000000100110000111100000000001000000000000
111000000000001111100000000001100000000000000000000000
000000000000000111010011010001000000000001000000000000
000001000000000000000000001101111101111100110100000000
000010000000000000000000001001001100010100100001000000
000000000000001101100000001001101100110011110100000000
000000000000000111100000001111001111010010100001000000
000000000000001001100000001101100001000011000100100000
000000000000000001000000000101001101000010000000000000
000000000000000101100110110001100001000011000100100000
000000000000000101100010101001001110000010000000000000
000000000000001000000000001111001100000011010100100000
000000000000000101000010100011101001000011000000000000
000000000000001101100000011001100000000011000101000000
000000000000000101100011110001001110000010000000000000
.logic_tile 8 14
000000000000000001000011110101100001000000010000000000
000000000000000000100011001011101011000000000000000000
000000000000001111000000000111000001000011100000000000
000000000000000001100000001001101101000001100000000000
000000000010000001100011010011011100010111110000000000
000000000000000000000010000011111011100111110000000000
000000000000000000000110000111001000000011100001000000
000000000000000000000011001001111000000011000000000000
000000000000100000000010110001000000000010000000000000
000000000001010101000010001111001001000011000000000000
000000000000000101100110101101100001000000010000000000
000000000000000000000000001101101100000000000000000100
000000000000000000000010101101000000000000010000000000
000000000000000101000000000001101010000000000000000000
000000000001010000000110100111011111010111110000000000
000000000000100000000000000111111000011011110000000000
.logic_tile 9 14
000000000000001111100111100001100000000001000000000000
000000000000000001100110001011000000000000000000000000
111000000000000111100010000001101001101011110000000000
000000000000000011100100000101011010100111110000000010
010000000001011000000010001001000001000000010000100000
110000000000000001000010010101001111000000000000000000
000000000000001111100010001001000000000011010001000000
000000000000000001000100000101001011000011110000100000
000000000000001000000000010001111000010000000010100000
000000000000001111000010001011011100000000000000000000
000000000000000000000000000111100000000011110000000000
000000000000000000000000001001101000000011000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000110001111111010010000000100000100
000000000000000000000000000001111110000000000000000010
.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 14
000000000000000001100000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000001011010010000000000
000000000000001011000000000000001010100101100000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001001000000000001000100100000
000000000000000000000000000001000000000000000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000001000100000000
000000000000000000000000000001100000000000000010000010
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000001000000000000110000101100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000001010001000000000000000000001000000001000000000
000000000000000001000000000000001111000000000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000010000000
000000000000001111000000000000001000001100110100000000
000000000000000001100000000000001001110011000000000000
000000000000000000000000010000000001011010010100000000
000000001000000000000010000000001000100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
.logic_tile 2 15
000000000000001000000110100101100000000000110000000000
000000000000001111000010011111001000000001110000000001
111000000000001001100000011011000000000011000010000000
000000000000000111000010000001000000000010000010000000
010000000000001111100000000101101001000000000000000100
010000000000001111100000000101011001100000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000000000000000000000111000000000011000000000000
000000000000000000000000000101100000000010000000000100
000000000000000000000010001000000000000010000100000000
000000000000000000000000001001000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000010000000000001011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 15
000000000000000001100000000111101000001100111000000001
000000000000001001000010000000101100110011000000010000
111000000001000000000010000111101001001100111000000001
000000000000100000000100000000001011110011000000000000
000000000000001011100000000101001000001100110000000000
000000000000000001010010110000101010110011000000000000
000000000000101001100010110011100001001100110000000010
000000000000000011000011010000101010110011000000000000
000000000000001000000011110001100000000010010000000000
000000000000001011000110000001101001000011000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000010011011000000000000000000000000
000000000000000001000010010001001100000100000001000000
000000000000000000000010001011011110000000000000000001
010000000000000101000000000111011010111101110100000000
110000000000000000000010101111111010111111110000000000
.logic_tile 6 15
000000000000000000000000010111100000000000001000000000
000000000000000000000011000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000001000000000101100000000000001001001100111000000000
000000100000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000011000010100000001001110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000001101000000000000001111110011000000000000
.logic_tile 7 15
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000000000000011000000000000010000000000000
000000000000000000000010000101000000000000000000000000
000000000000000000000111100000000000000010000000000000
000000000000000011000100000001000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000001101000000000001000000000000
000000000000001000000000001011011001000011010100000000
000000000000000101000000000111111100000011000001000000
.logic_tile 8 15
000000000000000001000010100011011111001110100000000000
000000000000001001100000000001111010001111110000000000
000000000000000011000110010101100000000010100000000000
000000000000000000000010000111001000000001100000000000
000000000000001001100110000001100001000000100000000000
000000000000000001000010011101001001000000110000000000
000000000000000011000110001001000000000010000000000001
000000000000000000000000001111000000000000000000000000
000000000000001000000110101101000000000000000000000000
000001000000000101000000001101001010000000010000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000011101001001001000000010000000000
000000000000001000000110101111001010010111000000000000
000000000000000101000000001011011111101111000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000011101111000000000001000000000000
.logic_tile 9 15
000100000000000000000000000001100000000010000000000000
000000000000001011000011010001001001000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000001011000000001001000000000000000000000000
001000000000000000000000000001000001000000100000000000
000000000000000000000000000101101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 15
000010000000100000000000000000000000000000
000000010001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 15
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000011100111100000000001000000001000000000
000000000000000000100010100000001001000000000000000000
110000000000000000000110000000001001001100111000000000
110000000000000000000000000000001001110011000000000000
000000000000001000000000010000001001001100111000000000
000000000000000001000010000000001101110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000111000000000000001101110011000000000000
000000000000000000000110011001100001000000100000100000
000000000000000000000010001101101101000000000000000001
000000000000000000000111100101100000000001000100100000
000000000000000111000000000011000000000000000000000010
110000000000000000000000000101000000000001000100100000
000000000000000000000000000111100000000000000000000000
.logic_tile 12 15
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000010
000000000000000000000100001011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000111000000000001000000000000
000000000000000000000011101001100000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000001111000000000001010000000001
000000000000000000000000001101101011000001100000000010
000000000000000000000010010000000001011010010000000000
000000000000000000000010100000001000100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 16
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000010000
000000000000001000010110000000001001001100111000000000
000000000000000001000000000000001001110011000000000000
000000000000001001100110000000001000001100110000000000
000000000000000001000000000000001011110011000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000010000000011000000000000000000000000
000000000000000000000011001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000011000000010101000001000001010000000000
000000000000000000000010111011001100000010010000000000
000000000000000000000000001101000001000001010000000000
000000000000000000000000001011001110000010010000000000
000000000000000011000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000000001000000000001100000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000000000110010001000000000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000111100000000000001000111100000000000000
000000000000000000000000000000000000111100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
.ramt_tile 10 16
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
.io_tile 7 17
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 17
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000010
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 10 17
110000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000011
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 11 17
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000000000000000011
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 12 17
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000011000
000000000000000010
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 $abc$15900$n330$2
.sym 2 $abc$15900$n45$2
.sym 3 $abc$15900$n24$2
.sym 4 $abc$15900$n58$2
.sym 5 rst$2
.sym 6 $abc$15900$n53$2
.sym 7 clk$2$2
.sym 8 $abc$15900$n41$2
.sym 178 control_RAM.ru1[7]
.sym 179 control_RAM.ru1[6]
.sym 294 control_RAM.addr[1]
.sym 407 control_RAM.addru_read0[6]
.sym 519 $abc$15900$n475
.sym 521 control_RAM.addru_write0[3]
.sym 522 control_RAM.ru0[7]
.sym 523 control_RAM.addru_write0[6]
.sym 524 control_RAM.addru_write0[1]
.sym 525 control_RAM.ru0[6]
.sym 830 clk$2
.sym 836 clk$2
.sym 863 control_RAM.addru_write2[1]
.sym 944 $abc$15900$n58
.sym 975 control_RAM.addru_write7[1]
.sym 976 control_RAM.addru_write7[3]
.sym 978 control_RAM.ru7[6]
.sym 979 control_RAM.addru_write7[6]
.sym 981 control_RAM.ru7[7]
.sym 1173 rst_hw$2
.sym 1289 control_uart.uart_tx.tx
.sym 1317 control_uart.uart_tx.tx
.sym 1432 control_uart.uart_tx.shifter[1]
.sym 1433 control_uart.uart_tx.shifter[0]
.sym 1546 control_uart.uart_tx.bitc[2]
.sym 1547 control_uart.uart_tx.bitc[3]
.sym 1548 control_uart.uart_tx.bitc[0]
.sym 2063 $abc$15900$n436
.sym 2064 $abc$15900$n439
.sym 2065 $abc$15900$n448
.sym 2066 $abc$15900$n451
.sym 2067 control_RAM.addru_read1[1]
.sym 2068 control_RAM.addru_read1[6]
.sym 2069 control_RAM.addru_read1[2]
.sym 2070 control_RAM.addru_read1[5]
.sym 2234 control_RAM.ru1[1]
.sym 2235 control_RAM.addru_write1[2]
.sym 2236 control_RAM.addru_write1[5]
.sym 2237 control_RAM.addru_write1[0]
.sym 2238 control_RAM.addru_write1[1]
.sym 2239 control_RAM.ru1[0]
.sym 2240 control_RAM.ru1[2]
.sym 2241 control_RAM.addru_write1[4]
.sym 2326 in_pixel[7]$2
.sym 2327 $false
.sym 2328 $false
.sym 2329 $false
.sym 2332 in_pixel[6]$2
.sym 2333 $false
.sym 2334 $false
.sym 2335 $false
.sym 2366 $abc$15900$n58$2
.sym 2367 clk$2$2
.sym 2368 $false
.sym 2369 $abc$15900$n839
.sym 2370 control_RAM.ru8[0]
.sym 2371 control_RAM.addru_write8[3]
.sym 2372 control_RAM.ru8[4]
.sym 2373 control_RAM.ru8[1]
.sym 2374 control_RAM.ru8[2]
.sym 2375 control_RAM.addru_write8[0]
.sym 2376 control_RAM.addru_write8[6]
.sym 2473 control_RAM.addr[1]
.sym 2474 $false
.sym 2475 $false
.sym 2476 $false
.sym 2501 $abc$15900$n356
.sym 2502 clk$2$2
.sym 2503 $abc$15900$n24$2
.sym 2504 $true$2
.sym 2505 $abc$15900$n1015
.sym 2506 pixel_order.ou0[5]
.sym 2507 pixel_order.ou7[0]
.sym 2508 control_uart.uart_tx.state[1]
.sym 2509 control_uart.ready
.sym 2510 pixel_order.ou7[5]
.sym 2602 $abc$15900$n1058
.sym 2603 $false
.sym 2604 $false
.sym 2605 $false
.sym 2636 $abc$15900$n123
.sym 2637 clk$2$2
.sym 2638 $false
.sym 2639 control_RAM.addru_write0[5]
.sym 2640 control_RAM.ru0[0]
.sym 2641 control_RAM.ru0[4]
.sym 2642 control_RAM.addru_write0[0]
.sym 2643 control_RAM.ru0[2]
.sym 2644 control_RAM.ru0[5]
.sym 2645 control_RAM.addru_write0[4]
.sym 2646 control_RAM.ru0[1]
.sym 2725 control_RAM.addru_write0[6]
.sym 2726 control_RAM.addru_read0[6]
.sym 2727 RAMs.RAM0.rw
.sym 2728 $false
.sym 2737 control_RAM.addr[3]
.sym 2738 $false
.sym 2739 $false
.sym 2740 $false
.sym 2743 in_pixel[7]$2
.sym 2744 $false
.sym 2745 $false
.sym 2746 $false
.sym 2749 control_RAM.addr[6]
.sym 2750 $false
.sym 2751 $false
.sym 2752 $false
.sym 2755 control_RAM.addr[1]
.sym 2756 $false
.sym 2757 $false
.sym 2758 $false
.sym 2761 in_pixel[6]$2
.sym 2762 $false
.sym 2763 $false
.sym 2764 $false
.sym 2771 $abc$15900$n53$2
.sym 2772 clk$2$2
.sym 2773 $false
.sym 2774 $abc$15900$n867
.sym 2775 $abc$15900$n673
.sym 2776 control_RAM.addru_write6[2]
.sym 2777 control_RAM.addru_write6[5]
.sym 2778 control_RAM.ru6[0]
.sym 2779 control_RAM.addru_write6[3]
.sym 2780 control_RAM.ru6[5]
.sym 2909 $abc$15900$n841
.sym 2910 control_RAM.ru6[3]
.sym 2911 control_RAM.ru6[6]
.sym 2912 control_RAM.addru_write6[1]
.sym 2913 control_RAM.ru6[7]
.sym 2914 control_RAM.ru6[4]
.sym 2915 control_RAM.ru6[2]
.sym 2916 control_RAM.ru6[1]
.sym 3044 $abc$15900$n694
.sym 3045 control_RAM.addru_read7[2]
.sym 3046 control_RAM.addru_read7[3]
.sym 3048 control_RAM.addru_read7[4]
.sym 3049 control_RAM.addru_read7[0]
.sym 3050 control_RAM.addru_read7[6]
.sym 3051 control_RAM.addru_read7[1]
.sym 3148 control_RAM.addr[1]
.sym 3149 $false
.sym 3150 $false
.sym 3151 $false
.sym 3176 $abc$15900$n45$2
.sym 3177 clk$2$2
.sym 3178 $false
.sym 3179 $abc$15900$n700
.sym 3180 $abc$15900$n706
.sym 3181 $abc$15900$n691
.sym 3182 $abc$15900$n697
.sym 3183 $abc$15900$n688
.sym 3184 $abc$15900$n840
.sym 3185 control_RAM.ru7[1]
.sym 3186 control_RAM.addru_write7[2]
.sym 3271 control_RAM.addr[1]
.sym 3272 $false
.sym 3273 $false
.sym 3274 $false
.sym 3277 control_RAM.addr[3]
.sym 3278 $false
.sym 3279 $false
.sym 3280 $false
.sym 3289 in_pixel[6]$2
.sym 3290 $false
.sym 3291 $false
.sym 3292 $false
.sym 3295 control_RAM.addr[6]
.sym 3296 $false
.sym 3297 $false
.sym 3298 $false
.sym 3307 in_pixel[7]$2
.sym 3308 $false
.sym 3309 $false
.sym 3310 $false
.sym 3311 $abc$15900$n365
.sym 3312 clk$2$2
.sym 3313 $false
.sym 3314 control_RAM.addru_write7[0]
.sym 3315 control_RAM.ru7[2]
.sym 3316 control_RAM.ru7[5]
.sym 3318 control_RAM.addru_write7[4]
.sym 3319 control_RAM.addru_write7[5]
.sym 3320 control_RAM.ru7[4]
.sym 3321 control_RAM.ru7[3]
.sym 3455 $abc$15900$n706_1
.sym 3587 sobel.gx[0]
.sym 3588 $abc$15900$n927
.sym 3589 sobel.gy[0]
.sym 3590 $abc$15900$n918
.sym 3591 sobel.abs_gy[8]
.sym 3676 control_uart.uart_tx.shifter[0]
.sym 3677 $false
.sym 3678 $false
.sym 3679 $false
.sym 3716 $true
.sym 3717 clk$2$2
.sym 3718 $false
.sym 3719 control_uart.uart_tx.shifter[5]
.sym 3720 control_uart.uart_tx.shifter[7]
.sym 3721 control_uart.uart_tx.shifter[4]
.sym 3722 control_uart.uart_tx.shifter[6]
.sym 3723 control_uart.uart_tx.shifter[3]
.sym 3724 control_uart.uart_tx.shifter[9]
.sym 3725 control_uart.uart_tx.shifter[8]
.sym 3726 control_uart.uart_tx.shifter[2]
.sym 3817 control_uart.uart_tx.load
.sym 3818 control_uart.uart_tx.shifter[2]
.sym 3819 $false
.sym 3820 $false
.sym 3823 control_uart.uart_tx.load
.sym 3824 control_uart.uart_tx.shifter[1]
.sym 3825 $false
.sym 3826 $false
.sym 3851 $abc$15900$n149
.sym 3852 clk$2$2
.sym 3853 rst$2
.sym 3854 $abc$15900$n156
.sym 3855 $abc$15900$n149
.sym 3856 $abc$15900$n704_1
.sym 3859 $abc$15900$n155
.sym 3860 control_uart.uart_tx.bitc[1]
.sym 3902 $true
.sym 3939 control_uart.uart_tx.bitc[0]$2
.sym 3940 $false
.sym 3941 control_uart.uart_tx.bitc[0]
.sym 3942 $false
.sym 3943 $false
.sym 3945 $auto$alumacc.cc:474:replace_alu$1860.C[2]
.sym 3947 $false
.sym 3948 control_uart.uart_tx.bitc[1]
.sym 3951 $auto$alumacc.cc:474:replace_alu$1860.C[3]
.sym 3952 $false
.sym 3953 $false
.sym 3954 control_uart.uart_tx.bitc[2]
.sym 3955 $auto$alumacc.cc:474:replace_alu$1860.C[2]
.sym 3958 $false
.sym 3959 $false
.sym 3960 control_uart.uart_tx.bitc[3]
.sym 3961 $auto$alumacc.cc:474:replace_alu$1860.C[3]
.sym 3964 $false
.sym 3965 $false
.sym 3966 control_uart.uart_tx.bitc[0]
.sym 3967 $false
.sym 3986 $abc$15900$n155
.sym 3987 clk$2$2
.sym 3988 control_uart.uart_tx.load
.sym 4237 RAMs.RAM1.data_out[0]
.sym 4239 RAMs.RAM1.data_out[1]
.sym 4241 RAMs.RAM1.data_out[2]
.sym 4243 RAMs.RAM1.data_out[3]
.sym 4361 PCLK$2
.sym 4365 RAMs.RAM1.data_out[4]
.sym 4367 RAMs.RAM1.data_out[5]
.sym 4369 RAMs.RAM1.data_out[6]
.sym 4371 RAMs.RAM1.data_out[7]
.sym 4475 control_RAM.addru_write1[1]
.sym 4476 control_RAM.addru_read1[1]
.sym 4477 RAMs.RAM1.rw
.sym 4478 $false
.sym 4481 control_RAM.addru_write1[2]
.sym 4482 control_RAM.addru_read1[2]
.sym 4483 RAMs.RAM1.rw
.sym 4484 $false
.sym 4487 control_RAM.addru_write1[5]
.sym 4488 control_RAM.addru_read1[5]
.sym 4489 RAMs.RAM1.rw
.sym 4490 $false
.sym 4493 control_RAM.addru_write1[6]
.sym 4494 control_RAM.addru_read1[6]
.sym 4495 RAMs.RAM1.rw
.sym 4496 $false
.sym 4499 $abc$15900$n1064
.sym 4500 $false
.sym 4501 $false
.sym 4502 $false
.sym 4505 $abc$15900$n1053
.sym 4506 $false
.sym 4507 $false
.sym 4508 $false
.sym 4511 $abc$15900$n1065
.sym 4512 $false
.sym 4513 $false
.sym 4514 $false
.sym 4517 $abc$15900$n1052
.sym 4518 $false
.sym 4519 $false
.sym 4520 $false
.sym 4521 $abc$15900$n118
.sym 4522 clk$2$2
.sym 4523 $false
.sym 4524 RAMs.RAM8.data_out[0]
.sym 4526 RAMs.RAM8.data_out[1]
.sym 4528 RAMs.RAM8.data_out[2]
.sym 4530 RAMs.RAM8.data_out[3]
.sym 4598 in_pixel[1]$2
.sym 4599 $false
.sym 4600 $false
.sym 4601 $false
.sym 4604 control_RAM.addr[2]
.sym 4605 $false
.sym 4606 $false
.sym 4607 $false
.sym 4610 control_RAM.addr[5]
.sym 4611 $false
.sym 4612 $false
.sym 4613 $false
.sym 4616 control_RAM.addr[0]
.sym 4617 $false
.sym 4618 $false
.sym 4619 $false
.sym 4622 control_RAM.addr[1]
.sym 4623 $false
.sym 4624 $false
.sym 4625 $false
.sym 4628 in_pixel[0]$2
.sym 4629 $false
.sym 4630 $false
.sym 4631 $false
.sym 4634 in_pixel[2]$2
.sym 4635 $false
.sym 4636 $false
.sym 4637 $false
.sym 4640 control_RAM.addr[4]
.sym 4641 $false
.sym 4642 $false
.sym 4643 $false
.sym 4644 $abc$15900$n58$2
.sym 4645 clk$2$2
.sym 4646 $false
.sym 4647 RAMs.RAM8.data_out[4]
.sym 4649 RAMs.RAM8.data_out[5]
.sym 4651 RAMs.RAM8.data_out[6]
.sym 4653 RAMs.RAM8.data_out[7]
.sym 4721 RAMs.RAM8.rw
.sym 4722 $false
.sym 4723 $false
.sym 4724 $false
.sym 4727 in_pixel[0]$2
.sym 4728 $false
.sym 4729 $false
.sym 4730 $false
.sym 4733 control_RAM.addr[3]
.sym 4734 $false
.sym 4735 $false
.sym 4736 $false
.sym 4739 in_pixel[4]$2
.sym 4740 $false
.sym 4741 $false
.sym 4742 $false
.sym 4745 in_pixel[1]$2
.sym 4746 $false
.sym 4747 $false
.sym 4748 $false
.sym 4751 in_pixel[2]$2
.sym 4752 $false
.sym 4753 $false
.sym 4754 $false
.sym 4757 control_RAM.addr[0]
.sym 4758 $false
.sym 4759 $false
.sym 4760 $false
.sym 4763 control_RAM.addr[6]
.sym 4764 $false
.sym 4765 $false
.sym 4766 $false
.sym 4767 $abc$15900$n362
.sym 4768 clk$2$2
.sym 4769 $false
.sym 4770 RAMs.RAM0.data_out[0]
.sym 4772 RAMs.RAM0.data_out[1]
.sym 4774 RAMs.RAM0.data_out[2]
.sym 4776 RAMs.RAM0.data_out[3]
.sym 4844 $false
.sym 4845 $false
.sym 4846 $false
.sym 4847 $false
.sym 4850 pixel_order.ou7[5]
.sym 4851 $false
.sym 4852 $false
.sym 4853 $false
.sym 4856 RAMs.RAM0.data_out[5]
.sym 4857 $false
.sym 4858 $false
.sym 4859 $false
.sym 4862 RAMs.RAM7.data_out[0]
.sym 4863 $false
.sym 4864 $false
.sym 4865 $false
.sym 4868 $abc$15900$n704_1
.sym 4869 control_uart.uart_tx.state[1]
.sym 4870 control_uart.uart_tx.load
.sym 4871 $abc$15900$n1020
.sym 4874 $abc$15900$n704_1
.sym 4875 control_uart.uart_tx.state[1]
.sym 4876 $abc$15900$n706_1
.sym 4877 $false
.sym 4880 RAMs.RAM7.data_out[5]
.sym 4881 $false
.sym 4882 $false
.sym 4883 $false
.sym 4890 $true
.sym 4891 clk$2$2
.sym 4892 $false
.sym 4893 RAMs.RAM0.data_out[4]
.sym 4895 RAMs.RAM0.data_out[5]
.sym 4897 RAMs.RAM0.data_out[6]
.sym 4899 RAMs.RAM0.data_out[7]
.sym 4967 control_RAM.addr[5]
.sym 4968 $false
.sym 4969 $false
.sym 4970 $false
.sym 4973 in_pixel[0]$2
.sym 4974 $false
.sym 4975 $false
.sym 4976 $false
.sym 4979 in_pixel[4]$2
.sym 4980 $false
.sym 4981 $false
.sym 4982 $false
.sym 4985 control_RAM.addr[0]
.sym 4986 $false
.sym 4987 $false
.sym 4988 $false
.sym 4991 in_pixel[2]$2
.sym 4992 $false
.sym 4993 $false
.sym 4994 $false
.sym 4997 in_pixel[5]$2
.sym 4998 $false
.sym 4999 $false
.sym 5000 $false
.sym 5003 control_RAM.addr[4]
.sym 5004 $false
.sym 5005 $false
.sym 5006 $false
.sym 5009 in_pixel[1]$2
.sym 5010 $false
.sym 5011 $false
.sym 5012 $false
.sym 5013 $abc$15900$n53$2
.sym 5014 clk$2$2
.sym 5015 $false
.sym 5016 RAMs.RAM6.data_out[0]
.sym 5018 RAMs.RAM6.data_out[1]
.sym 5020 RAMs.RAM6.data_out[2]
.sym 5022 RAMs.RAM6.data_out[3]
.sym 5090 RAMs.RAM0.rw
.sym 5091 $false
.sym 5092 $false
.sym 5093 $false
.sym 5096 control_RAM.addru_write6[2]
.sym 5097 control_RAM.addru_read6[2]
.sym 5098 RAMs.RAM6.rw
.sym 5099 $false
.sym 5102 control_RAM.addr[2]
.sym 5103 $false
.sym 5104 $false
.sym 5105 $false
.sym 5108 control_RAM.addr[5]
.sym 5109 $false
.sym 5110 $false
.sym 5111 $false
.sym 5114 in_pixel[0]$2
.sym 5115 $false
.sym 5116 $false
.sym 5117 $false
.sym 5120 control_RAM.addr[3]
.sym 5121 $false
.sym 5122 $false
.sym 5123 $false
.sym 5126 in_pixel[5]$2
.sym 5127 $false
.sym 5128 $false
.sym 5129 $false
.sym 5136 $abc$15900$n367
.sym 5137 clk$2$2
.sym 5138 $false
.sym 5139 RAMs.RAM6.data_out[4]
.sym 5141 RAMs.RAM6.data_out[5]
.sym 5143 RAMs.RAM6.data_out[6]
.sym 5145 RAMs.RAM6.data_out[7]
.sym 5213 RAMs.RAM6.rw
.sym 5214 $false
.sym 5215 $false
.sym 5216 $false
.sym 5219 in_pixel[3]$2
.sym 5220 $false
.sym 5221 $false
.sym 5222 $false
.sym 5225 in_pixel[6]$2
.sym 5226 $false
.sym 5227 $false
.sym 5228 $false
.sym 5231 control_RAM.addr[1]
.sym 5232 $false
.sym 5233 $false
.sym 5234 $false
.sym 5237 in_pixel[7]$2
.sym 5238 $false
.sym 5239 $false
.sym 5240 $false
.sym 5243 in_pixel[4]$2
.sym 5244 $false
.sym 5245 $false
.sym 5246 $false
.sym 5249 in_pixel[2]$2
.sym 5250 $false
.sym 5251 $false
.sym 5252 $false
.sym 5255 in_pixel[1]$2
.sym 5256 $false
.sym 5257 $false
.sym 5258 $false
.sym 5259 $abc$15900$n367
.sym 5260 clk$2$2
.sym 5261 $false
.sym 5262 RAMs.RAM7.data_out[0]
.sym 5264 RAMs.RAM7.data_out[1]
.sym 5266 RAMs.RAM7.data_out[2]
.sym 5268 RAMs.RAM7.data_out[3]
.sym 5336 control_RAM.addru_write7[2]
.sym 5337 control_RAM.addru_read7[2]
.sym 5338 RAMs.RAM7.rw
.sym 5339 $false
.sym 5342 $abc$15900$n1065
.sym 5343 $false
.sym 5344 $false
.sym 5345 $false
.sym 5348 $abc$15900$n1051
.sym 5349 $false
.sym 5350 $false
.sym 5351 $false
.sym 5360 $abc$15900$n1066
.sym 5361 $false
.sym 5362 $false
.sym 5363 $false
.sym 5366 $abc$15900$n1063
.sym 5367 $false
.sym 5368 $false
.sym 5369 $false
.sym 5372 $abc$15900$n1053
.sym 5373 $false
.sym 5374 $false
.sym 5375 $false
.sym 5378 $abc$15900$n1064
.sym 5379 $false
.sym 5380 $false
.sym 5381 $false
.sym 5382 $abc$15900$n84
.sym 5383 clk$2$2
.sym 5384 $false
.sym 5385 RAMs.RAM7.data_out[4]
.sym 5387 RAMs.RAM7.data_out[5]
.sym 5389 RAMs.RAM7.data_out[6]
.sym 5391 RAMs.RAM7.data_out[7]
.sym 5459 control_RAM.addru_write7[4]
.sym 5460 control_RAM.addru_read7[4]
.sym 5461 RAMs.RAM7.rw
.sym 5462 $false
.sym 5465 control_RAM.addru_write7[6]
.sym 5466 control_RAM.addru_read7[6]
.sym 5467 RAMs.RAM7.rw
.sym 5468 $false
.sym 5471 control_RAM.addru_write7[1]
.sym 5472 control_RAM.addru_read7[1]
.sym 5473 RAMs.RAM7.rw
.sym 5474 $false
.sym 5477 control_RAM.addru_write7[3]
.sym 5478 control_RAM.addru_read7[3]
.sym 5479 RAMs.RAM7.rw
.sym 5480 $false
.sym 5483 control_RAM.addru_write7[0]
.sym 5484 control_RAM.addru_read7[0]
.sym 5485 RAMs.RAM7.rw
.sym 5486 $false
.sym 5489 RAMs.RAM7.rw
.sym 5490 $false
.sym 5491 $false
.sym 5492 $false
.sym 5495 in_pixel[1]$2
.sym 5496 $false
.sym 5497 $false
.sym 5498 $false
.sym 5501 control_RAM.addr[2]
.sym 5502 $false
.sym 5503 $false
.sym 5504 $false
.sym 5505 $abc$15900$n365
.sym 5506 clk$2$2
.sym 5507 $false
.sym 5582 control_RAM.addr[0]
.sym 5583 $false
.sym 5584 $false
.sym 5585 $false
.sym 5588 in_pixel[2]$2
.sym 5589 $false
.sym 5590 $false
.sym 5591 $false
.sym 5594 in_pixel[5]$2
.sym 5595 $false
.sym 5596 $false
.sym 5597 $false
.sym 5606 control_RAM.addr[4]
.sym 5607 $false
.sym 5608 $false
.sym 5609 $false
.sym 5612 control_RAM.addr[5]
.sym 5613 $false
.sym 5614 $false
.sym 5615 $false
.sym 5618 in_pixel[4]$2
.sym 5619 $false
.sym 5620 $false
.sym 5621 $false
.sym 5624 in_pixel[3]$2
.sym 5625 $false
.sym 5626 $false
.sym 5627 $false
.sym 5628 $abc$15900$n365
.sym 5629 clk$2$2
.sym 5630 $false
.sym 5741 control_uart.uart_tx.start_r
.sym 5742 control_uart.ready
.sym 5743 $abc$15900$n1020
.sym 5744 $false
.sym 5846 $false
.sym 5847 $abc$15900$n1090
.sym 5848 $false
.sym 5849 $false
.sym 5852 sobel.gy[10]
.sym 5853 $false
.sym 5854 $false
.sym 5855 $false
.sym 5858 $false
.sym 5859 $abc$15900$n1090
.sym 5860 $false
.sym 5861 $false
.sym 5864 sobel.gy[0]
.sym 5865 $false
.sym 5866 $false
.sym 5867 $false
.sym 5870 sobel.gy[8]
.sym 5871 $abc$15900$n770
.sym 5872 sobel.gy[10]
.sym 5873 $false
.sym 5951 control_uart.uart_tx.shifter[6]
.sym 5952 control_uart.uart_tx.data_r[3]
.sym 5953 control_uart.uart_tx.load
.sym 5954 $false
.sym 5957 control_uart.uart_tx.shifter[8]
.sym 5958 control_uart.uart_tx.data_r[5]
.sym 5959 control_uart.uart_tx.load
.sym 5960 $false
.sym 5963 control_uart.uart_tx.shifter[5]
.sym 5964 control_uart.uart_tx.data_r[2]
.sym 5965 control_uart.uart_tx.load
.sym 5966 $false
.sym 5969 control_uart.uart_tx.shifter[7]
.sym 5970 control_uart.uart_tx.data_r[4]
.sym 5971 control_uart.uart_tx.load
.sym 5972 $false
.sym 5975 control_uart.uart_tx.shifter[4]
.sym 5976 control_uart.uart_tx.data_r[1]
.sym 5977 control_uart.uart_tx.load
.sym 5978 $false
.sym 5981 control_uart.uart_tx.data_r[7]
.sym 5982 control_uart.uart_tx.load
.sym 5983 $false
.sym 5984 $false
.sym 5987 control_uart.uart_tx.shifter[9]
.sym 5988 control_uart.uart_tx.data_r[6]
.sym 5989 control_uart.uart_tx.load
.sym 5990 $false
.sym 5993 control_uart.uart_tx.shifter[3]
.sym 5994 control_uart.uart_tx.data_r[0]
.sym 5995 control_uart.uart_tx.load
.sym 5996 $false
.sym 5997 $abc$15900$n149
.sym 5998 clk$2$2
.sym 5999 rst$2
.sym 6074 control_uart.ready
.sym 6075 control_uart.uart_tx.bitc[0]
.sym 6076 control_uart.uart_tx.load
.sym 6077 $false
.sym 6080 $abc$15900$n155
.sym 6081 $abc$15900$n1020
.sym 6082 $false
.sym 6083 $false
.sym 6086 control_uart.uart_tx.bitc[2]
.sym 6087 control_uart.uart_tx.bitc[0]
.sym 6088 control_uart.uart_tx.bitc[1]
.sym 6089 control_uart.uart_tx.bitc[3]
.sym 6104 control_uart.uart_tx.load
.sym 6105 control_uart.ready
.sym 6106 $false
.sym 6107 $false
.sym 6110 control_uart.uart_tx.bitc[1]
.sym 6111 $false
.sym 6112 $false
.sym 6113 $false
.sym 6120 $abc$15900$n156
.sym 6121 clk$2$2
.sym 6122 control_uart.uart_tx.load
.sym 6324 clk$2
.sym 6346 control_RAM.addru_read1[3]
.sym 6348 control_RAM.addru_read1[4]
.sym 6351 control_RAM.addru_read1[0]
.sym 6422 $abc$15900$n442
.sym 6423 $abc$15900$n433
.sym 6424 $abc$15900$n445
.sym 6425 $abc$15900$n866
.sym 6426 control_RAM.ru1[5]
.sym 6428 control_RAM.ru1[4]
.sym 6429 control_RAM.ru1[3]
.sym 6430 $undef
.sym 6431 $undef
.sym 6432 $undef
.sym 6433 $undef
.sym 6434 $undef
.sym 6435 $undef
.sym 6436 $undef
.sym 6437 $undef
.sym 6438 control_RAM.addru_write1[0]
.sym 6439 control_RAM.addru_write1[1]
.sym 6440 $false
.sym 6441 control_RAM.addru_write1[2]
.sym 6442 control_RAM.addru_write1[3]
.sym 6443 control_RAM.addru_write1[4]
.sym 6444 control_RAM.addru_write1[5]
.sym 6445 control_RAM.addru_write1[6]
.sym 6446 $false
.sym 6447 $false
.sym 6448 $false
.sym 6449 clk$2$2
.sym 6450 $abc$15900$n866
.sym 6451 control_RAM.ru1[0]
.sym 6452 $undef
.sym 6453 control_RAM.ru1[1]
.sym 6454 $undef
.sym 6455 control_RAM.ru1[2]
.sym 6456 $undef
.sym 6457 control_RAM.ru1[3]
.sym 6458 $undef
.sym 6459 $true$2
.sym 6560 control_RAM.ru8[5]
.sym 6561 control_RAM.addru_write8[5]
.sym 6562 control_RAM.ru8[7]
.sym 6563 control_RAM.ru8[6]
.sym 6564 control_RAM.addru_write8[2]
.sym 6565 control_RAM.addru_write8[1]
.sym 6566 control_RAM.ru8[3]
.sym 6567 control_RAM.addru_write8[4]
.sym 6568 $undef
.sym 6569 $undef
.sym 6570 $undef
.sym 6571 $undef
.sym 6572 $undef
.sym 6573 $undef
.sym 6574 $undef
.sym 6575 $undef
.sym 6576 $abc$15900$n433
.sym 6577 $abc$15900$n436
.sym 6578 $false
.sym 6579 $abc$15900$n439
.sym 6580 $abc$15900$n442
.sym 6581 $abc$15900$n445
.sym 6582 $abc$15900$n448
.sym 6583 $abc$15900$n451
.sym 6584 $false
.sym 6585 $false
.sym 6586 $false
.sym 6587 clk$2$2
.sym 6588 $true
.sym 6589 $true$2
.sym 6590 control_RAM.ru1[5]
.sym 6591 $undef
.sym 6592 control_RAM.ru1[6]
.sym 6593 $undef
.sym 6594 control_RAM.ru1[7]
.sym 6595 $undef
.sym 6596 control_RAM.ru1[4]
.sym 6597 $undef
.sym 6662 $abc$15900$n718
.sym 6663 $abc$15900$n709
.sym 6664 $abc$15900$n727
.sym 6665 $abc$15900$n715
.sym 6666 $abc$15900$n724
.sym 6667 $abc$15900$n712
.sym 6668 control_RAM.addru_write6[6]
.sym 6669 control_RAM.addru_write6[0]
.sym 6670 $undef
.sym 6671 $undef
.sym 6672 $undef
.sym 6673 $undef
.sym 6674 $undef
.sym 6675 $undef
.sym 6676 $undef
.sym 6677 $undef
.sym 6678 control_RAM.addru_write8[0]
.sym 6679 control_RAM.addru_write8[1]
.sym 6680 $false
.sym 6681 control_RAM.addru_write8[2]
.sym 6682 control_RAM.addru_write8[3]
.sym 6683 control_RAM.addru_write8[4]
.sym 6684 control_RAM.addru_write8[5]
.sym 6685 control_RAM.addru_write8[6]
.sym 6686 $false
.sym 6687 $false
.sym 6688 $false
.sym 6689 clk$2$2
.sym 6690 $abc$15900$n839
.sym 6691 control_RAM.ru8[0]
.sym 6692 $undef
.sym 6693 control_RAM.ru8[1]
.sym 6694 $undef
.sym 6695 control_RAM.ru8[2]
.sym 6696 $undef
.sym 6697 control_RAM.ru8[3]
.sym 6698 $undef
.sym 6699 $true$2
.sym 6766 $abc$15900$n1005
.sym 6767 pixel_order.ou0[1]
.sym 6771 pixel_order.ou0[7]
.sym 6772 $undef
.sym 6773 $undef
.sym 6774 $undef
.sym 6775 $undef
.sym 6776 $undef
.sym 6777 $undef
.sym 6778 $undef
.sym 6779 $undef
.sym 6780 $abc$15900$n709
.sym 6781 $abc$15900$n712
.sym 6782 $false
.sym 6783 $abc$15900$n715
.sym 6784 $abc$15900$n718
.sym 6785 $abc$15900$n721
.sym 6786 $abc$15900$n724
.sym 6787 $abc$15900$n727
.sym 6788 $false
.sym 6789 $false
.sym 6790 $false
.sym 6791 clk$2$2
.sym 6792 $true
.sym 6793 $true$2
.sym 6794 control_RAM.ru8[5]
.sym 6795 $undef
.sym 6796 control_RAM.ru8[6]
.sym 6797 $undef
.sym 6798 control_RAM.ru8[7]
.sym 6799 $undef
.sym 6800 control_RAM.ru8[4]
.sym 6801 $undef
.sym 6866 $abc$15900$n469
.sym 6867 $abc$15900$n466
.sym 6868 $abc$15900$n667
.sym 6869 $abc$15900$n457
.sym 6870 $abc$15900$n472
.sym 6871 $abc$15900$n460
.sym 6872 control_RAM.addru_read8[1]
.sym 6873 control_RAM.addru_read8[3]
.sym 6874 $undef
.sym 6875 $undef
.sym 6876 $undef
.sym 6877 $undef
.sym 6878 $undef
.sym 6879 $undef
.sym 6880 $undef
.sym 6881 $undef
.sym 6882 control_RAM.addru_write0[0]
.sym 6883 control_RAM.addru_write0[1]
.sym 6884 $false
.sym 6885 control_RAM.addru_write0[2]
.sym 6886 control_RAM.addru_write0[3]
.sym 6887 control_RAM.addru_write0[4]
.sym 6888 control_RAM.addru_write0[5]
.sym 6889 control_RAM.addru_write0[6]
.sym 6890 $false
.sym 6891 $false
.sym 6892 $false
.sym 6893 clk$2$2
.sym 6894 $abc$15900$n867
.sym 6895 control_RAM.ru0[0]
.sym 6896 $undef
.sym 6897 control_RAM.ru0[1]
.sym 6898 $undef
.sym 6899 control_RAM.ru0[2]
.sym 6900 $undef
.sym 6901 control_RAM.ru0[3]
.sym 6902 $undef
.sym 6903 $true$2
.sym 6968 $abc$15900$n676
.sym 6969 $abc$15900$n682
.sym 6970 $abc$15900$n685
.sym 6971 control_RAM.addru_read6[6]
.sym 6972 control_RAM.addru_read6[3]
.sym 6973 control_RAM.addru_read6[4]
.sym 6974 control_RAM.addru_read6[2]
.sym 6975 control_RAM.addru_read6[5]
.sym 6976 $undef
.sym 6977 $undef
.sym 6978 $undef
.sym 6979 $undef
.sym 6980 $undef
.sym 6981 $undef
.sym 6982 $undef
.sym 6983 $undef
.sym 6984 $abc$15900$n457
.sym 6985 $abc$15900$n460
.sym 6986 $false
.sym 6987 $abc$15900$n463
.sym 6988 $abc$15900$n466
.sym 6989 $abc$15900$n469
.sym 6990 $abc$15900$n472
.sym 6991 $abc$15900$n475
.sym 6992 $false
.sym 6993 $false
.sym 6994 $false
.sym 6995 clk$2$2
.sym 6996 $true
.sym 6997 $true$2
.sym 6998 control_RAM.ru0[5]
.sym 6999 $undef
.sym 7000 control_RAM.ru0[6]
.sym 7001 $undef
.sym 7002 control_RAM.ru0[7]
.sym 7003 $undef
.sym 7004 control_RAM.ru0[4]
.sym 7005 $undef
.sym 7070 $abc$15900$n670
.sym 7071 $abc$15900$n679
.sym 7072 pixel_order.ou6[2]
.sym 7073 pixel_order.ou6[3]
.sym 7074 pixel_order.ou8[1]
.sym 7075 pixel_order.ou6[4]
.sym 7076 pixel_order.ou6[1]
.sym 7077 pixel_order.ou6[5]
.sym 7078 $undef
.sym 7079 $undef
.sym 7080 $undef
.sym 7081 $undef
.sym 7082 $undef
.sym 7083 $undef
.sym 7084 $undef
.sym 7085 $undef
.sym 7086 control_RAM.addru_write6[0]
.sym 7087 control_RAM.addru_write6[1]
.sym 7088 $false
.sym 7089 control_RAM.addru_write6[2]
.sym 7090 control_RAM.addru_write6[3]
.sym 7091 control_RAM.addru_write6[4]
.sym 7092 control_RAM.addru_write6[5]
.sym 7093 control_RAM.addru_write6[6]
.sym 7094 $false
.sym 7095 $false
.sym 7096 $false
.sym 7097 clk$2$2
.sym 7098 $abc$15900$n841
.sym 7099 control_RAM.ru6[0]
.sym 7100 $undef
.sym 7101 control_RAM.ru6[1]
.sym 7102 $undef
.sym 7103 control_RAM.ru6[2]
.sym 7104 $undef
.sym 7105 control_RAM.ru6[3]
.sym 7106 $undef
.sym 7107 $true$2
.sym 7172 $abc$15900$n968_1
.sym 7173 $abc$15900$n1053
.sym 7174 pixel_order.ou6[7]
.sym 7175 pixel_order.ou6[0]
.sym 7177 pixel_order.ou6[6]
.sym 7178 pixel_order.ou7[4]
.sym 7179 $abc$15900$n1020
.sym 7180 $undef
.sym 7181 $undef
.sym 7182 $undef
.sym 7183 $undef
.sym 7184 $undef
.sym 7185 $undef
.sym 7186 $undef
.sym 7187 $undef
.sym 7188 $abc$15900$n667
.sym 7189 $abc$15900$n670
.sym 7190 $false
.sym 7191 $abc$15900$n673
.sym 7192 $abc$15900$n676
.sym 7193 $abc$15900$n679
.sym 7194 $abc$15900$n682
.sym 7195 $abc$15900$n685
.sym 7196 $false
.sym 7197 $false
.sym 7198 $false
.sym 7199 clk$2$2
.sym 7200 $true
.sym 7201 $true$2
.sym 7202 control_RAM.ru6[5]
.sym 7203 $undef
.sym 7204 control_RAM.ru6[6]
.sym 7205 $undef
.sym 7206 control_RAM.ru6[7]
.sym 7207 $undef
.sym 7208 control_RAM.ru6[4]
.sym 7209 $undef
.sym 7274 $abc$15900$n908
.sym 7275 $abc$15900$n703
.sym 7276 $abc$15900$n811_1
.sym 7277 $abc$15900$n828_1
.sym 7278 $abc$15900$n810
.sym 7279 $abc$15900$n809_1
.sym 7280 $abc$15900$n812
.sym 7281 control_RAM.addru_read7[5]
.sym 7282 $undef
.sym 7283 $undef
.sym 7284 $undef
.sym 7285 $undef
.sym 7286 $undef
.sym 7287 $undef
.sym 7288 $undef
.sym 7289 $undef
.sym 7290 control_RAM.addru_write7[0]
.sym 7291 control_RAM.addru_write7[1]
.sym 7292 $false
.sym 7293 control_RAM.addru_write7[2]
.sym 7294 control_RAM.addru_write7[3]
.sym 7295 control_RAM.addru_write7[4]
.sym 7296 control_RAM.addru_write7[5]
.sym 7297 control_RAM.addru_write7[6]
.sym 7298 $false
.sym 7299 $false
.sym 7300 $false
.sym 7301 clk$2$2
.sym 7302 $abc$15900$n840
.sym 7303 control_RAM.ru7[0]
.sym 7304 $undef
.sym 7305 control_RAM.ru7[1]
.sym 7306 $undef
.sym 7307 control_RAM.ru7[2]
.sym 7308 $undef
.sym 7309 control_RAM.ru7[3]
.sym 7310 $undef
.sym 7311 $true$2
.sym 7376 $abc$15900$n1090
.sym 7377 $abc$15900$n922
.sym 7382 $abc$15900$n914
.sym 7383 control_RAM.addru_write6[4]
.sym 7384 $undef
.sym 7385 $undef
.sym 7386 $undef
.sym 7387 $undef
.sym 7388 $undef
.sym 7389 $undef
.sym 7390 $undef
.sym 7391 $undef
.sym 7392 $abc$15900$n688
.sym 7393 $abc$15900$n691
.sym 7394 $false
.sym 7395 $abc$15900$n694
.sym 7396 $abc$15900$n697
.sym 7397 $abc$15900$n700
.sym 7398 $abc$15900$n703
.sym 7399 $abc$15900$n706
.sym 7400 $false
.sym 7401 $false
.sym 7402 $false
.sym 7403 clk$2$2
.sym 7404 $true
.sym 7405 $true$2
.sym 7406 control_RAM.ru7[5]
.sym 7407 $undef
.sym 7408 control_RAM.ru7[6]
.sym 7409 $undef
.sym 7410 control_RAM.ru7[7]
.sym 7411 $undef
.sym 7412 control_RAM.ru7[4]
.sym 7413 $undef
.sym 7480 $abc$15900$n752
.sym 7481 $abc$15900$n755
.sym 7482 $abc$15900$n758
.sym 7483 $abc$15900$n761
.sym 7484 $abc$15900$n764
.sym 7485 $abc$15900$n767
.sym 7580 $abc$15900$n770
.sym 7581 $abc$15900$n773
.sym 7582 $abc$15900$n775
.sym 7583 sobel.abs_gy[5]
.sym 7584 sobel.abs_gy[10]
.sym 7585 $abc$15900$n925
.sym 7586 control_uart.uart_tx.load
.sym 7587 control_uart.uart_tx.start_r
.sym 7682 $abc$15900$n146
.sym 7683 control_uart.uart_tx.data_r[3]
.sym 7684 control_uart.uart_tx.data_r[0]
.sym 7685 control_uart.uart_tx.data_r[4]
.sym 7686 control_uart.uart_tx.data_r[6]
.sym 7687 control_uart.uart_tx.data_r[2]
.sym 7688 control_uart.uart_tx.data_r[5]
.sym 7689 control_uart.uart_tx.data_r[1]
.sym 7789 control_uart.uart_tx.data_r[7]
.sym 7891 control_RAM.ru7[0]
.sym 8123 control_RAM.addru_read8[5]
.sym 8193 $abc$15900$n1051
.sym 8194 $false
.sym 8195 $false
.sym 8196 $false
.sym 8205 $abc$15900$n1066
.sym 8206 $false
.sym 8207 $false
.sym 8208 $false
.sym 8223 $abc$15900$n1063
.sym 8224 $false
.sym 8225 $false
.sym 8226 $false
.sym 8239 $abc$15900$n118
.sym 8240 clk$2$2
.sym 8241 $false
.sym 8248 pixel_order.ou1[4]
.sym 8249 pixel_order.ou1[7]
.sym 8250 pixel_order.ou1[5]
.sym 8251 pixel_order.ou1[6]
.sym 8253 pixel_order.ou1[0]
.sym 8356 control_RAM.addru_write1[3]
.sym 8357 control_RAM.addru_read1[3]
.sym 8358 RAMs.RAM1.rw
.sym 8359 $false
.sym 8362 control_RAM.addru_read1[0]
.sym 8363 control_RAM.addru_write1[0]
.sym 8364 RAMs.RAM1.rw
.sym 8365 $false
.sym 8368 control_RAM.addru_write1[4]
.sym 8369 control_RAM.addru_read1[4]
.sym 8370 RAMs.RAM1.rw
.sym 8371 $false
.sym 8374 RAMs.RAM1.rw
.sym 8375 $false
.sym 8376 $false
.sym 8377 $false
.sym 8380 in_pixel[5]$2
.sym 8381 $false
.sym 8382 $false
.sym 8383 $false
.sym 8392 in_pixel[4]$2
.sym 8393 $false
.sym 8394 $false
.sym 8395 $false
.sym 8398 in_pixel[3]$2
.sym 8399 $false
.sym 8400 $false
.sym 8401 $false
.sym 8402 $abc$15900$n58$2
.sym 8403 clk$2$2
.sym 8404 $false
.sym 8405 $abc$15900$n17
.sym 8406 $abc$15900$n708_1
.sym 8407 control_uart.uart_flag
.sym 8411 control_uart.cena
.sym 8479 in_pixel[5]$2
.sym 8480 $false
.sym 8481 $false
.sym 8482 $false
.sym 8485 control_RAM.addr[5]
.sym 8486 $false
.sym 8487 $false
.sym 8488 $false
.sym 8491 in_pixel[7]$2
.sym 8492 $false
.sym 8493 $false
.sym 8494 $false
.sym 8497 in_pixel[6]$2
.sym 8498 $false
.sym 8499 $false
.sym 8500 $false
.sym 8503 control_RAM.addr[2]
.sym 8504 $false
.sym 8505 $false
.sym 8506 $false
.sym 8509 control_RAM.addr[1]
.sym 8510 $false
.sym 8511 $false
.sym 8512 $false
.sym 8515 in_pixel[3]$2
.sym 8516 $false
.sym 8517 $false
.sym 8518 $false
.sym 8521 control_RAM.addr[4]
.sym 8522 $false
.sym 8523 $false
.sym 8524 $false
.sym 8525 $abc$15900$n362
.sym 8526 clk$2$2
.sym 8527 $false
.sym 8528 $abc$15900$n721
.sym 8531 $abc$15900$n1013
.sym 8533 control_RAM.addru_write1[6]
.sym 8535 control_RAM.addru_write1[3]
.sym 8602 control_RAM.addru_write8[3]
.sym 8603 control_RAM.addru_read8[3]
.sym 8604 RAMs.RAM8.rw
.sym 8605 $false
.sym 8608 control_RAM.addru_write8[0]
.sym 8609 control_RAM.addru_read8[0]
.sym 8610 RAMs.RAM8.rw
.sym 8611 $false
.sym 8614 control_RAM.addru_write8[6]
.sym 8615 control_RAM.addru_read8[6]
.sym 8616 RAMs.RAM8.rw
.sym 8617 $false
.sym 8620 control_RAM.addru_write8[2]
.sym 8621 control_RAM.addru_read8[2]
.sym 8622 RAMs.RAM8.rw
.sym 8623 $false
.sym 8626 control_RAM.addru_write8[5]
.sym 8627 control_RAM.addru_read8[5]
.sym 8628 RAMs.RAM8.rw
.sym 8629 $false
.sym 8632 control_RAM.addru_write8[1]
.sym 8633 control_RAM.addru_read8[1]
.sym 8634 RAMs.RAM8.rw
.sym 8635 $false
.sym 8638 control_RAM.addr[6]
.sym 8639 $false
.sym 8640 $false
.sym 8641 $false
.sym 8644 control_RAM.addr[0]
.sym 8645 $false
.sym 8646 $false
.sym 8647 $false
.sym 8648 $abc$15900$n367
.sym 8649 clk$2$2
.sym 8650 $false
.sym 8651 $abc$15900$n1061
.sym 8652 $abc$15900$n1054
.sym 8654 $abc$15900$n1130
.sym 8655 $abc$15900$n1063
.sym 8656 $abc$15900$n1064
.sym 8657 control_RAM.addru_read0[0]
.sym 8658 control_RAM.addru_read0[3]
.sym 8737 pixel_order.ou7[0]
.sym 8738 $false
.sym 8739 $false
.sym 8740 $false
.sym 8743 RAMs.RAM0.data_out[1]
.sym 8744 $false
.sym 8745 $false
.sym 8746 $false
.sym 8767 RAMs.RAM0.data_out[7]
.sym 8768 $false
.sym 8769 $false
.sym 8770 $false
.sym 8771 $true
.sym 8772 clk$2$2
.sym 8773 $false
.sym 8774 $abc$15900$n463
.sym 8775 $abc$15900$n1147
.sym 8776 $abc$15900$n92
.sym 8777 $abc$15900$n983
.sym 8778 $abc$15900$n982_1
.sym 8779 $abc$15900$n1154
.sym 8780 control_RAM.addru_read6[1]
.sym 8781 control_RAM.addru_read6[0]
.sym 8848 control_RAM.addru_write0[4]
.sym 8849 control_RAM.addru_read0[4]
.sym 8850 RAMs.RAM0.rw
.sym 8851 $false
.sym 8854 control_RAM.addru_write0[3]
.sym 8855 control_RAM.addru_read0[3]
.sym 8856 RAMs.RAM0.rw
.sym 8857 $false
.sym 8860 control_RAM.addru_write6[0]
.sym 8861 control_RAM.addru_read6[0]
.sym 8862 RAMs.RAM6.rw
.sym 8863 $false
.sym 8866 control_RAM.addru_read0[0]
.sym 8867 control_RAM.addru_write0[0]
.sym 8868 RAMs.RAM0.rw
.sym 8869 $false
.sym 8872 control_RAM.addru_write0[5]
.sym 8873 control_RAM.addru_read0[5]
.sym 8874 RAMs.RAM0.rw
.sym 8875 $false
.sym 8878 control_RAM.addru_write0[1]
.sym 8879 control_RAM.addru_read0[1]
.sym 8880 RAMs.RAM0.rw
.sym 8881 $false
.sym 8884 $abc$15900$n1059
.sym 8885 $false
.sym 8886 $false
.sym 8887 $false
.sym 8890 $abc$15900$n1060
.sym 8891 $false
.sym 8892 $false
.sym 8893 $false
.sym 8894 $abc$15900$n78
.sym 8895 clk$2$2
.sym 8896 $false
.sym 8897 $abc$15900$n84
.sym 8898 $abc$15900$n978_1
.sym 8899 $abc$15900$n1153
.sym 8900 $abc$15900$n1146
.sym 8901 $abc$15900$n977
.sym 8902 $abc$15900$n987
.sym 8903 control_RAM.addru_write0[2]
.sym 8904 control_RAM.ru0[3]
.sym 8971 control_RAM.addru_write6[3]
.sym 8972 control_RAM.addru_read6[3]
.sym 8973 RAMs.RAM6.rw
.sym 8974 $false
.sym 8977 control_RAM.addru_write6[5]
.sym 8978 control_RAM.addru_read6[5]
.sym 8979 RAMs.RAM6.rw
.sym 8980 $false
.sym 8983 control_RAM.addru_write6[6]
.sym 8984 control_RAM.addru_read6[6]
.sym 8985 RAMs.RAM6.rw
.sym 8986 $false
.sym 8989 $abc$15900$n1058
.sym 8990 $false
.sym 8991 $false
.sym 8992 $false
.sym 8995 $abc$15900$n1062
.sym 8996 $false
.sym 8997 $false
.sym 8998 $false
.sym 9001 $abc$15900$n1056
.sym 9002 $false
.sym 9003 $false
.sym 9004 $false
.sym 9007 $abc$15900$n1055
.sym 9008 $false
.sym 9009 $false
.sym 9010 $false
.sym 9013 $abc$15900$n1057
.sym 9014 $false
.sym 9015 $false
.sym 9016 $false
.sym 9017 $abc$15900$n92
.sym 9018 clk$2$2
.sym 9019 $false
.sym 9020 $abc$15900$n1152
.sym 9021 $abc$15900$n972_1
.sym 9022 $abc$15900$n1148
.sym 9023 $abc$15900$n1151
.sym 9024 $abc$15900$n969
.sym 9025 $abc$15900$n1155
.sym 9026 $abc$15900$n1145
.sym 9027 $abc$15900$n1144
.sym 9094 control_RAM.addru_write6[1]
.sym 9095 control_RAM.addru_read6[1]
.sym 9096 RAMs.RAM6.rw
.sym 9097 $false
.sym 9100 control_RAM.addru_write6[4]
.sym 9101 control_RAM.addru_read6[4]
.sym 9102 RAMs.RAM6.rw
.sym 9103 $false
.sym 9106 RAMs.RAM6.data_out[2]
.sym 9107 $false
.sym 9108 $false
.sym 9109 $false
.sym 9112 RAMs.RAM6.data_out[3]
.sym 9113 $false
.sym 9114 $false
.sym 9115 $false
.sym 9118 RAMs.RAM8.data_out[1]
.sym 9119 $false
.sym 9120 $false
.sym 9121 $false
.sym 9124 RAMs.RAM6.data_out[4]
.sym 9125 $false
.sym 9126 $false
.sym 9127 $false
.sym 9130 RAMs.RAM6.data_out[1]
.sym 9131 $false
.sym 9132 $false
.sym 9133 $false
.sym 9136 RAMs.RAM6.data_out[5]
.sym 9137 $false
.sym 9138 $false
.sym 9139 $false
.sym 9140 $true
.sym 9141 clk$2$2
.sym 9142 $false
.sym 9144 sobel.gy[2]
.sym 9145 sobel.gy[3]
.sym 9146 sobel.gy[4]
.sym 9147 sobel.gy[5]
.sym 9148 sobel.gy[6]
.sym 9149 sobel.gy[7]
.sym 9150 sobel.gy[8]
.sym 9217 $abc$15900$n812
.sym 9218 pixel_order.ou0[1]
.sym 9219 pixel_order.ou8[1]
.sym 9220 pixel_order.ou6[1]
.sym 9223 $abc$15900$n319
.sym 9224 control_RAM.addr_sobel[6]
.sym 9225 $false
.sym 9226 $false
.sym 9229 RAMs.RAM6.data_out[7]
.sym 9230 $false
.sym 9231 $false
.sym 9232 $false
.sym 9235 RAMs.RAM6.data_out[0]
.sym 9236 $false
.sym 9237 $false
.sym 9238 $false
.sym 9247 RAMs.RAM6.data_out[6]
.sym 9248 $false
.sym 9249 $false
.sym 9250 $false
.sym 9253 RAMs.RAM7.data_out[4]
.sym 9254 $false
.sym 9255 $false
.sym 9256 $false
.sym 9259 rst_hw$2
.sym 9260 $false
.sym 9261 $false
.sym 9262 $false
.sym 9263 $true
.sym 9264 clk$2$2
.sym 9265 $false
.sym 9266 sobel.gy[9]
.sym 9267 sobel.gy[10]
.sym 9268 $abc$15900$n1129
.sym 9269 $abc$15900$n912
.sym 9270 $abc$15900$n1150
.sym 9271 $abc$15900$n1120
.sym 9272 $abc$15900$n1119
.sym 9273 $abc$15900$n1117
.sym 9340 $abc$15900$n914
.sym 9341 $abc$15900$n810
.sym 9342 $abc$15900$n811_1
.sym 9343 $abc$15900$n1130
.sym 9346 control_RAM.addru_write7[5]
.sym 9347 control_RAM.addru_read7[5]
.sym 9348 RAMs.RAM7.rw
.sym 9349 $false
.sym 9352 $abc$15900$n812
.sym 9353 pixel_order.ou8[1]
.sym 9354 pixel_order.ou0[1]
.sym 9355 pixel_order.ou6[1]
.sym 9358 pixel_order.ou8[0]
.sym 9359 pixel_order.ou0[0]
.sym 9360 pixel_order.ou6[0]
.sym 9361 $false
.sym 9364 pixel_order.ou0[0]
.sym 9365 pixel_order.ou2[1]
.sym 9366 $abc$15900$n809_1
.sym 9367 pixel_order.ou2[0]
.sym 9370 pixel_order.ou8[0]
.sym 9371 pixel_order.ou6[0]
.sym 9372 $false
.sym 9373 $false
.sym 9376 pixel_order.ou8[0]
.sym 9377 pixel_order.ou2[0]
.sym 9378 pixel_order.ou6[0]
.sym 9379 $false
.sym 9382 $abc$15900$n1052
.sym 9383 $false
.sym 9384 $false
.sym 9385 $false
.sym 9386 $abc$15900$n84
.sym 9387 clk$2$2
.sym 9388 $false
.sym 9389 $abc$15900$n933_1
.sym 9390 $abc$15900$n930_1
.sym 9391 $abc$15900$n827
.sym 9392 $abc$15900$n826_1
.sym 9393 $abc$15900$n911
.sym 9394 $abc$15900$n1072
.sym 9395 $abc$15900$n929_1
.sym 9396 $abc$15900$n1198
.sym 9463 $abc$15900$n809_1
.sym 9464 pixel_order.ou0[0]
.sym 9465 pixel_order.ou2[0]
.sym 9466 $false
.sym 9469 sobel.gy[5]
.sym 9470 $false
.sym 9471 $false
.sym 9472 $false
.sym 9499 $abc$15900$n809_1
.sym 9500 pixel_order.ou0[0]
.sym 9501 pixel_order.ou2[0]
.sym 9502 pixel_order.ou2[1]
.sym 9505 control_RAM.addr[4]
.sym 9506 $false
.sym 9507 $false
.sym 9508 $false
.sym 9509 $abc$15900$n367
.sym 9510 clk$2$2
.sym 9511 $false
.sym 9512 sobel.abs_gy[7]
.sym 9513 $abc$15900$n921
.sym 9514 $abc$15900$n919
.sym 9515 $abc$15900$n920
.sym 9516 sobel.abs_gy[6]
.sym 9517 sobel.abs_gy[2]
.sym 9518 $abc$15900$n923
.sym 9519 $abc$15900$n924
.sym 9548 $true
.sym 9585 $abc$15900$n918$2
.sym 9586 $false
.sym 9587 $abc$15900$n918
.sym 9588 $false
.sym 9589 $false
.sym 9591 $auto$alumacc.cc:474:replace_alu$1875.C[2]
.sym 9593 $false
.sym 9594 $abc$15900$n908
.sym 9597 $auto$alumacc.cc:474:replace_alu$1875.C[3]
.sym 9598 $false
.sym 9599 $false
.sym 9600 $abc$15900$n919
.sym 9601 $auto$alumacc.cc:474:replace_alu$1875.C[2]
.sym 9603 $auto$alumacc.cc:474:replace_alu$1875.C[4]
.sym 9604 $false
.sym 9605 $false
.sym 9606 $abc$15900$n920
.sym 9607 $auto$alumacc.cc:474:replace_alu$1875.C[3]
.sym 9609 $auto$alumacc.cc:474:replace_alu$1875.C[5]
.sym 9610 $false
.sym 9611 $false
.sym 9612 $abc$15900$n921
.sym 9613 $auto$alumacc.cc:474:replace_alu$1875.C[4]
.sym 9615 $auto$alumacc.cc:474:replace_alu$1875.C[6]
.sym 9616 $false
.sym 9617 $false
.sym 9618 $abc$15900$n922
.sym 9619 $auto$alumacc.cc:474:replace_alu$1875.C[5]
.sym 9621 $auto$alumacc.cc:474:replace_alu$1875.C[7]
.sym 9622 $false
.sym 9623 $false
.sym 9624 $abc$15900$n923
.sym 9625 $auto$alumacc.cc:474:replace_alu$1875.C[6]
.sym 9627 $auto$alumacc.cc:474:replace_alu$1875.C[8]
.sym 9628 $false
.sym 9629 $false
.sym 9630 $abc$15900$n924
.sym 9631 $auto$alumacc.cc:474:replace_alu$1875.C[7]
.sym 9635 sobel.abs_gy[3]
.sym 9636 $abc$15900$n926
.sym 9638 sobel.abs_gy[9]
.sym 9639 sobel.abs_gy[1]
.sym 9640 $abc$15900$n745
.sym 9641 sobel.abs_gy[0]
.sym 9642 sobel.abs_gy[4]
.sym 9671 $auto$alumacc.cc:474:replace_alu$1875.C[8]
.sym 9708 $auto$alumacc.cc:474:replace_alu$1875.C[9]
.sym 9709 $false
.sym 9710 $false
.sym 9711 $abc$15900$n925
.sym 9712 $auto$alumacc.cc:474:replace_alu$1875.C[8]
.sym 9714 $auto$alumacc.cc:474:replace_alu$1875.C[10]
.sym 9715 $false
.sym 9716 $false
.sym 9717 $abc$15900$n926
.sym 9718 $auto$alumacc.cc:474:replace_alu$1875.C[9]
.sym 9721 $false
.sym 9722 $false
.sym 9723 $abc$15900$n927
.sym 9724 $auto$alumacc.cc:474:replace_alu$1875.C[10]
.sym 9727 sobel.gy[5]
.sym 9728 $abc$15900$n761
.sym 9729 sobel.gy[10]
.sym 9730 $false
.sym 9733 sobel.gy[10]
.sym 9734 $abc$15900$n775
.sym 9735 $false
.sym 9736 $false
.sym 9739 sobel.gy[8]
.sym 9740 $false
.sym 9741 $false
.sym 9742 $false
.sym 9745 $abc$15900$n1020
.sym 9746 control_uart.ready
.sym 9747 control_uart.uart_tx.start_r
.sym 9748 $false
.sym 9751 control_uart.start
.sym 9752 $false
.sym 9753 $false
.sym 9754 $false
.sym 9755 $true
.sym 9756 clk$2$2
.sym 9757 $false
.sym 9759 sobel.sum[1]
.sym 9760 sobel.sum[2]
.sym 9761 sobel.sum[3]
.sym 9762 sobel.sum[4]
.sym 9763 sobel.sum[5]
.sym 9764 sobel.sum[6]
.sym 9765 sobel.sum[7]
.sym 9832 control_uart.ready
.sym 9833 control_uart.start
.sym 9834 $abc$15900$n1020
.sym 9835 $false
.sym 9838 control_uart.data_r[3]
.sym 9839 $false
.sym 9840 $false
.sym 9841 $false
.sym 9844 control_uart.data_r[0]
.sym 9845 $false
.sym 9846 $false
.sym 9847 $false
.sym 9850 control_uart.data_r[4]
.sym 9851 $false
.sym 9852 $false
.sym 9853 $false
.sym 9856 control_uart.data_r[6]
.sym 9857 $false
.sym 9858 $false
.sym 9859 $false
.sym 9862 control_uart.data_r[2]
.sym 9863 $false
.sym 9864 $false
.sym 9865 $false
.sym 9868 control_uart.data_r[5]
.sym 9869 $false
.sym 9870 $false
.sym 9871 $false
.sym 9874 control_uart.data_r[1]
.sym 9875 $false
.sym 9876 $false
.sym 9877 $false
.sym 9878 $abc$15900$n146
.sym 9879 clk$2$2
.sym 9880 rst$2
.sym 9881 sobel.sum[8]
.sym 9882 sobel.sum[9]
.sym 9883 sobel.sum[10]
.sym 9884 sobel.sum[0]
.sym 9885 sobel.abs_gx[1]
.sym 9886 control_uart.new_img
.sym 9887 $abc$15900$n850_1
.sym 9888 control_uart.data_r[7]
.sym 9985 control_uart.data_r[7]
.sym 9986 $false
.sym 9987 $false
.sym 9988 $false
.sym 10001 $abc$15900$n146
.sym 10002 clk$2$2
.sym 10003 rst$2
.sym 10006 sobel.abs_gx[10]
.sym 10008 $abc$15900$n928
.sym 10009 sobel.abs_gx[0]
.sym 10010 $abc$15900$n778
.sym 10108 in_pixel[0]$2
.sym 10109 $false
.sym 10110 $false
.sym 10111 $false
.sym 10124 $abc$15900$n365
.sym 10125 clk$2$2
.sym 10126 $false
.sym 10229 $abc$15900$n609
.sym 10233 mask_control.count_width_row[0]
.sym 10331 $abc$15900$n1047
.sym 10332 $false
.sym 10333 $false
.sym 10334 $false
.sym 10347 $abc$15900$n78
.sym 10348 clk$2$2
.sym 10349 $false
.sym 10352 VSYNC$2
.sym 10354 pixel_order.ou1[3]
.sym 10356 mask_control.count_width_row[4]
.sym 10357 mask_control.count_width_row[3]
.sym 10359 mask_control.count_width_row[2]
.sym 10360 mask_control.count_width_row[5]
.sym 10361 pixel_order.ou1[2]
.sym 10476 RAMs.RAM1.data_out[4]
.sym 10477 $false
.sym 10478 $false
.sym 10479 $false
.sym 10482 RAMs.RAM1.data_out[7]
.sym 10483 $false
.sym 10484 $false
.sym 10485 $false
.sym 10488 RAMs.RAM1.data_out[5]
.sym 10489 $false
.sym 10490 $false
.sym 10491 $false
.sym 10494 RAMs.RAM1.data_out[6]
.sym 10495 $false
.sym 10496 $false
.sym 10497 $false
.sym 10506 RAMs.RAM1.data_out[0]
.sym 10507 $false
.sym 10508 $false
.sym 10509 $false
.sym 10510 $true
.sym 10511 clk$2$2
.sym 10512 $false
.sym 10514 control_uart.state[3]
.sym 10515 control_uart.state[1]
.sym 10516 control_uart.state[2]
.sym 10517 pixel_order.ou1[1]
.sym 10518 control_uart.state[4]
.sym 10519 control_uart.state[0]
.sym 10520 control_uart.start
.sym 10587 control_uart.state[4]
.sym 10588 $false
.sym 10589 $false
.sym 10590 $false
.sym 10593 control_uart.cena
.sym 10594 control_uart.uart_flag
.sym 10595 $abc$15900$n1020
.sym 10596 control_uart.state[1]
.sym 10599 $abc$15900$n14
.sym 10600 control_uart.ready
.sym 10601 $false
.sym 10602 $false
.sym 10623 $abc$15900$n14
.sym 10624 control_uart.ready
.sym 10625 $false
.sym 10626 $false
.sym 10633 $abc$15900$n1020
.sym 10634 clk$2$2
.sym 10635 $abc$15900$n17
.sym 10637 $abc$15900$n1132
.sym 10638 $abc$15900$n1134
.sym 10639 $abc$15900$n1136
.sym 10640 $abc$15900$n1138
.sym 10641 $abc$15900$n1140
.sym 10642 $abc$15900$n1142
.sym 10643 $abc$15900$n1275
.sym 10710 control_RAM.addru_write8[4]
.sym 10711 control_RAM.addru_read8[4]
.sym 10712 RAMs.RAM8.rw
.sym 10713 $false
.sym 10728 pixel_order.ou7[4]
.sym 10729 $false
.sym 10730 $false
.sym 10731 $false
.sym 10740 control_RAM.addr[6]
.sym 10741 $false
.sym 10742 $false
.sym 10743 $false
.sym 10752 control_RAM.addr[3]
.sym 10753 $false
.sym 10754 $false
.sym 10755 $false
.sym 10756 $abc$15900$n58$2
.sym 10757 clk$2$2
.sym 10758 $false
.sym 10759 $abc$15900$n905
.sym 10760 $abc$15900$n1007
.sym 10761 $abc$15900$n1011
.sym 10762 pixel_order.ou8[0]
.sym 10763 pixel_order.ou8[2]
.sym 10764 pixel_order.ou8[3]
.sym 10765 pixel_order.ou7[1]
.sym 10766 pixel_order.ou7[3]
.sym 10833 control_RAM.state_sobel[0]
.sym 10834 control_RAM.state_sobel[1]
.sym 10835 control_RAM.addr_sobel[1]
.sym 10836 $false
.sym 10839 control_RAM.state_sobel[0]
.sym 10840 control_RAM.state_sobel[1]
.sym 10841 control_RAM.addr_sobel[0]
.sym 10842 $false
.sym 10851 $false
.sym 10852 pixel_order.ou1[0]
.sym 10853 $abc$15900$n1005
.sym 10854 $false
.sym 10857 $abc$15900$n319
.sym 10858 control_RAM.addr_sobel[0]
.sym 10859 $false
.sym 10860 $false
.sym 10863 $abc$15900$n319
.sym 10864 control_RAM.addr_sobel[1]
.sym 10865 $false
.sym 10866 $false
.sym 10869 $abc$15900$n1054
.sym 10870 $false
.sym 10871 $false
.sym 10872 $false
.sym 10875 $abc$15900$n1062
.sym 10876 $false
.sym 10877 $false
.sym 10878 $false
.sym 10879 $abc$15900$n123
.sym 10880 clk$2$2
.sym 10881 $false
.sym 10882 $abc$15900$n1009
.sym 10883 pixel_order.ou0[2]
.sym 10884 pixel_order.ou0[6]
.sym 10885 pixel_order.ou7[2]
.sym 10886 pixel_order.ou0[4]
.sym 10887 pixel_order.ou0[3]
.sym 10888 pixel_order.ou8[4]
.sym 10889 pixel_order.ou0[0]
.sym 10956 control_RAM.addru_write0[2]
.sym 10957 control_RAM.addru_read0[2]
.sym 10958 RAMs.RAM0.rw
.sym 10959 $false
.sym 10962 $abc$15900$n982_1
.sym 10963 $abc$15900$n983
.sym 10964 pixel_order.ou0[5]
.sym 10965 $abc$15900$n1138
.sym 10968 control_RAM.state_sobel[0]
.sym 10969 $abc$15900$n672_1
.sym 10970 $false
.sym 10971 $false
.sym 10974 $abc$15900$n984_1
.sym 10975 $abc$15900$n985
.sym 10976 $false
.sym 10977 $false
.sym 10980 $abc$15900$n979
.sym 10981 $abc$15900$n980_1
.sym 10982 pixel_order.ou0[4]
.sym 10983 $false
.sym 10986 $abc$15900$n982_1
.sym 10987 $abc$15900$n1138
.sym 10988 $abc$15900$n983
.sym 10989 pixel_order.ou0[5]
.sym 10992 $abc$15900$n1061
.sym 10993 $false
.sym 10994 $false
.sym 10995 $false
.sym 10998 $abc$15900$n1054
.sym 10999 $false
.sym 11000 $false
.sym 11001 $false
.sym 11002 $abc$15900$n92
.sym 11003 clk$2$2
.sym 11004 $false
.sym 11005 $abc$15900$n975
.sym 11006 $abc$15900$n979
.sym 11007 $abc$15900$n984_1
.sym 11008 $abc$15900$n941
.sym 11009 $abc$15900$n980_1
.sym 11010 $abc$15900$n973
.sym 11011 $abc$15900$n945
.sym 11012 control_RAM.addru_read0[4]
.sym 11079 control_RAM.state_sobel[0]
.sym 11080 control_RAM.state_sobel[1]
.sym 11081 $abc$15900$n672_1
.sym 11082 $false
.sym 11085 $abc$15900$n979
.sym 11086 $abc$15900$n980_1
.sym 11087 $false
.sym 11088 $false
.sym 11091 $abc$15900$n977
.sym 11092 $abc$15900$n1136
.sym 11093 $abc$15900$n978_1
.sym 11094 pixel_order.ou0[4]
.sym 11097 $abc$15900$n977
.sym 11098 $abc$15900$n978_1
.sym 11099 pixel_order.ou0[4]
.sym 11100 $abc$15900$n1136
.sym 11103 $abc$15900$n974_1
.sym 11104 $abc$15900$n975
.sym 11105 pixel_order.ou0[3]
.sym 11106 $false
.sym 11109 $abc$15900$n984_1
.sym 11110 $abc$15900$n985
.sym 11111 pixel_order.ou0[5]
.sym 11112 $false
.sym 11115 control_RAM.addr[2]
.sym 11116 $false
.sym 11117 $false
.sym 11118 $false
.sym 11121 in_pixel[3]$2
.sym 11122 $false
.sym 11123 $false
.sym 11124 $false
.sym 11125 $abc$15900$n53$2
.sym 11126 clk$2$2
.sym 11127 $false
.sym 11128 $abc$15900$n935_1
.sym 11129 $abc$15900$n931_1
.sym 11130 $abc$15900$n936_1
.sym 11131 $abc$15900$n970_1
.sym 11132 $abc$15900$n940_1
.sym 11133 $abc$15900$n974_1
.sym 11134 RAMs.RAM8.rw
.sym 11135 RAMs.RAM6.rw
.sym 11202 $abc$15900$n972_1
.sym 11203 $abc$15900$n1134
.sym 11204 $abc$15900$n973
.sym 11205 pixel_order.ou0[3]
.sym 11208 $abc$15900$n970_1
.sym 11209 pixel_order.ou0[2]
.sym 11210 pixel_order.ou8[1]
.sym 11211 pixel_order.ou6[1]
.sym 11214 $abc$15900$n987
.sym 11215 $abc$15900$n988_1
.sym 11216 pixel_order.ou0[6]
.sym 11217 $abc$15900$n1140
.sym 11220 $abc$15900$n968_1
.sym 11221 $abc$15900$n1132
.sym 11222 $abc$15900$n969
.sym 11223 pixel_order.ou0[2]
.sym 11226 pixel_order.ou8[1]
.sym 11227 pixel_order.ou6[1]
.sym 11228 $abc$15900$n970_1
.sym 11229 $false
.sym 11232 $abc$15900$n987
.sym 11233 $abc$15900$n1140
.sym 11234 $abc$15900$n988_1
.sym 11235 pixel_order.ou0[6]
.sym 11238 $abc$15900$n972_1
.sym 11239 $abc$15900$n973
.sym 11240 pixel_order.ou0[3]
.sym 11241 $abc$15900$n1134
.sym 11244 $abc$15900$n968_1
.sym 11245 $abc$15900$n969
.sym 11246 pixel_order.ou0[2]
.sym 11247 $abc$15900$n1132
.sym 11251 $abc$15900$n1065
.sym 11252 $abc$15900$n1149
.sym 11253 $abc$15900$n938_1
.sym 11254 $abc$15900$n1056
.sym 11255 $abc$15900$n1156
.sym 11256 $abc$15900$n1066
.sym 11257 $abc$15900$n934_1
.sym 11258 RAMs.RAM7.rw
.sym 11287 $false
.sym 11324 $auto$maccmap.cc:240:synth$3646.C[2]
.sym 11326 $abc$15900$n912
.sym 11327 $abc$15900$n914
.sym 11330 $auto$maccmap.cc:240:synth$3646.C[3]
.sym 11331 $false
.sym 11332 $abc$15900$n1144
.sym 11333 $abc$15900$n1150
.sym 11334 $auto$maccmap.cc:240:synth$3646.C[2]
.sym 11336 $auto$maccmap.cc:240:synth$3646.C[4]
.sym 11337 $false
.sym 11338 $abc$15900$n1145
.sym 11339 $abc$15900$n1151
.sym 11340 $auto$maccmap.cc:240:synth$3646.C[3]
.sym 11342 $auto$maccmap.cc:240:synth$3646.C[5]
.sym 11343 $false
.sym 11344 $abc$15900$n1146
.sym 11345 $abc$15900$n1152
.sym 11346 $auto$maccmap.cc:240:synth$3646.C[4]
.sym 11348 $auto$maccmap.cc:240:synth$3646.C[6]
.sym 11349 $false
.sym 11350 $abc$15900$n1147
.sym 11351 $abc$15900$n1153
.sym 11352 $auto$maccmap.cc:240:synth$3646.C[5]
.sym 11354 $auto$maccmap.cc:240:synth$3646.C[7]
.sym 11355 $false
.sym 11356 $abc$15900$n1148
.sym 11357 $abc$15900$n1154
.sym 11358 $auto$maccmap.cc:240:synth$3646.C[6]
.sym 11360 $auto$maccmap.cc:240:synth$3646.C[8]
.sym 11361 $false
.sym 11362 $abc$15900$n1149
.sym 11363 $abc$15900$n1155
.sym 11364 $auto$maccmap.cc:240:synth$3646.C[7]
.sym 11366 $auto$maccmap.cc:240:synth$3646.C[9]
.sym 11367 $false
.sym 11368 $abc$15900$n1114
.sym 11369 $abc$15900$n1156
.sym 11370 $auto$maccmap.cc:240:synth$3646.C[8]
.sym 11374 $abc$15900$n960_1
.sym 11375 $abc$15900$n1128
.sym 11376 $abc$15900$n992_1
.sym 11377 $abc$15900$n939
.sym 11378 $abc$15900$n961
.sym 11379 $abc$15900$n963
.sym 11380 $abc$15900$n943
.sym 11381 $abc$15900$n1114
.sym 11410 $auto$maccmap.cc:240:synth$3646.C[9]
.sym 11447 $auto$maccmap.cc:240:synth$3646.C[10]
.sym 11448 $false
.sym 11449 $abc$15900$n1117
.sym 11450 $abc$15900$n1128
.sym 11451 $auto$maccmap.cc:240:synth$3646.C[9]
.sym 11454 $false
.sym 11455 $abc$15900$n1120
.sym 11456 $abc$15900$n1129
.sym 11457 $auto$maccmap.cc:240:synth$3646.C[10]
.sym 11460 $abc$15900$n1119
.sym 11461 $abc$15900$n963
.sym 11462 $false
.sym 11463 $false
.sym 11466 $abc$15900$n810
.sym 11467 $abc$15900$n811_1
.sym 11468 $abc$15900$n1130
.sym 11469 $false
.sym 11472 $abc$15900$n810
.sym 11473 $abc$15900$n811_1
.sym 11474 $abc$15900$n1130
.sym 11475 $false
.sym 11478 $abc$15900$n905
.sym 11479 $abc$15900$n1119
.sym 11480 $false
.sym 11481 $false
.sym 11484 $false
.sym 11485 $false
.sym 11486 $false
.sym 11487 $abc$15900$n905
.sym 11490 $abc$15900$n963
.sym 11491 $abc$15900$n1119
.sym 11492 $false
.sym 11493 $false
.sym 11497 $abc$15900$n907
.sym 11498 $abc$15900$n909
.sym 11499 $abc$15900$n1075
.sym 11500 $abc$15900$n1199
.sym 11501 $abc$15900$n1081
.sym 11502 $abc$15900$n1201
.sym 11503 $abc$15900$n1069
.sym 11504 $abc$15900$n1004_1
.sym 11571 $abc$15900$n931_1
.sym 11572 pixel_order.ou2[2]
.sym 11573 pixel_order.ou6[1]
.sym 11574 pixel_order.ou0[1]
.sym 11577 pixel_order.ou0[1]
.sym 11578 pixel_order.ou6[1]
.sym 11579 $abc$15900$n931_1
.sym 11580 $false
.sym 11583 $abc$15900$n828_1
.sym 11584 pixel_order.ou0[1]
.sym 11585 pixel_order.ou6[1]
.sym 11586 pixel_order.ou2[1]
.sym 11589 pixel_order.ou8[1]
.sym 11590 pixel_order.ou2[0]
.sym 11591 $abc$15900$n809_1
.sym 11592 pixel_order.ou0[0]
.sym 11595 $abc$15900$n809_1
.sym 11596 pixel_order.ou0[0]
.sym 11597 pixel_order.ou2[0]
.sym 11598 pixel_order.ou8[1]
.sym 11601 $abc$15900$n929_1
.sym 11602 $abc$15900$n1192
.sym 11603 $abc$15900$n930_1
.sym 11604 pixel_order.ou2[2]
.sym 11607 $abc$15900$n828_1
.sym 11608 pixel_order.ou2[1]
.sym 11609 pixel_order.ou0[1]
.sym 11610 pixel_order.ou6[1]
.sym 11613 $abc$15900$n929_1
.sym 11614 $abc$15900$n930_1
.sym 11615 $abc$15900$n1192
.sym 11616 pixel_order.ou2[2]
.sym 11621 sobel.gx[2]
.sym 11622 sobel.gx[3]
.sym 11623 sobel.gx[4]
.sym 11624 sobel.gx[5]
.sym 11625 sobel.gx[6]
.sym 11626 sobel.gx[7]
.sym 11627 sobel.gx[8]
.sym 11694 sobel.gy[7]
.sym 11695 $abc$15900$n767
.sym 11696 sobel.gy[10]
.sym 11697 $false
.sym 11700 sobel.gy[4]
.sym 11701 $false
.sym 11702 $false
.sym 11703 $false
.sym 11706 sobel.gy[2]
.sym 11707 $false
.sym 11708 $false
.sym 11709 $false
.sym 11712 sobel.gy[3]
.sym 11713 $false
.sym 11714 $false
.sym 11715 $false
.sym 11718 sobel.gy[6]
.sym 11719 $abc$15900$n764
.sym 11720 sobel.gy[10]
.sym 11721 $false
.sym 11724 sobel.gy[2]
.sym 11725 $abc$15900$n752
.sym 11726 sobel.gy[10]
.sym 11727 $false
.sym 11730 sobel.gy[6]
.sym 11731 $false
.sym 11732 $false
.sym 11733 $false
.sym 11736 sobel.gy[7]
.sym 11737 $false
.sym 11738 $false
.sym 11739 $false
.sym 11743 sobel.gx[9]
.sym 11744 sobel.gx[10]
.sym 11745 sobel.abs_gx[6]
.sym 11746 $abc$15900$n1190
.sym 11747 $abc$15900$n1187
.sym 11748 $abc$15900$n933
.sym 11749 $abc$15900$n1185
.sym 11750 $abc$15900$n1188
.sym 11817 sobel.gy[3]
.sym 11818 $abc$15900$n755
.sym 11819 sobel.gy[10]
.sym 11820 $false
.sym 11823 sobel.gy[9]
.sym 11824 $false
.sym 11825 $false
.sym 11826 $false
.sym 11835 sobel.gy[9]
.sym 11836 $abc$15900$n773
.sym 11837 sobel.gy[10]
.sym 11838 $false
.sym 11841 sobel.gy[0]
.sym 11842 sobel.gy[10]
.sym 11843 $abc$15900$n908
.sym 11844 $false
.sym 11847 $false
.sym 11848 $false
.sym 11849 $abc$15900$n918
.sym 11850 $false
.sym 11853 $abc$15900$n745
.sym 11854 sobel.gy[0]
.sym 11855 sobel.gy[10]
.sym 11856 $false
.sym 11859 sobel.gy[4]
.sym 11860 $abc$15900$n758
.sym 11861 sobel.gy[10]
.sym 11862 $false
.sym 11866 sobel.abs_gx[2]
.sym 11867 $abc$15900$n929
.sym 11868 sobel.abs_gx[3]
.sym 11869 sobel.abs_gx[7]
.sym 11870 sobel.abs_gx[4]
.sym 11871 $abc$15900$n931
.sym 11872 $abc$15900$n930
.sym 11873 sobel.abs_gx[5]
.sym 11902 $false
.sym 11939 $auto$alumacc.cc:474:replace_alu$1878.C[1]
.sym 11941 sobel.abs_gx[0]
.sym 11942 sobel.abs_gy[0]
.sym 11945 $auto$alumacc.cc:474:replace_alu$1878.C[2]
.sym 11946 $false
.sym 11947 sobel.abs_gx[1]
.sym 11948 sobel.abs_gy[1]
.sym 11949 $auto$alumacc.cc:474:replace_alu$1878.C[1]
.sym 11951 $auto$alumacc.cc:474:replace_alu$1878.C[3]
.sym 11952 $false
.sym 11953 sobel.abs_gx[2]
.sym 11954 sobel.abs_gy[2]
.sym 11955 $auto$alumacc.cc:474:replace_alu$1878.C[2]
.sym 11957 $auto$alumacc.cc:474:replace_alu$1878.C[4]
.sym 11958 $false
.sym 11959 sobel.abs_gx[3]
.sym 11960 sobel.abs_gy[3]
.sym 11961 $auto$alumacc.cc:474:replace_alu$1878.C[3]
.sym 11963 $auto$alumacc.cc:474:replace_alu$1878.C[5]
.sym 11964 $false
.sym 11965 sobel.abs_gx[4]
.sym 11966 sobel.abs_gy[4]
.sym 11967 $auto$alumacc.cc:474:replace_alu$1878.C[4]
.sym 11969 $auto$alumacc.cc:474:replace_alu$1878.C[6]
.sym 11970 $false
.sym 11971 sobel.abs_gx[5]
.sym 11972 sobel.abs_gy[5]
.sym 11973 $auto$alumacc.cc:474:replace_alu$1878.C[5]
.sym 11975 $auto$alumacc.cc:474:replace_alu$1878.C[7]
.sym 11976 $false
.sym 11977 sobel.abs_gx[6]
.sym 11978 sobel.abs_gy[6]
.sym 11979 $auto$alumacc.cc:474:replace_alu$1878.C[6]
.sym 11981 $auto$alumacc.cc:474:replace_alu$1878.C[8]
.sym 11982 $false
.sym 11983 sobel.abs_gx[7]
.sym 11984 sobel.abs_gy[7]
.sym 11985 $auto$alumacc.cc:474:replace_alu$1878.C[7]
.sym 11991 $abc$15900$n785
.sym 11992 $abc$15900$n788
.sym 11993 $abc$15900$n791
.sym 11994 $abc$15900$n794
.sym 11995 $abc$15900$n797
.sym 11996 $abc$15900$n800
.sym 12025 $auto$alumacc.cc:474:replace_alu$1878.C[8]
.sym 12062 $auto$alumacc.cc:474:replace_alu$1878.C[9]
.sym 12063 $false
.sym 12064 sobel.abs_gx[8]
.sym 12065 sobel.abs_gy[8]
.sym 12066 $auto$alumacc.cc:474:replace_alu$1878.C[8]
.sym 12068 $auto$alumacc.cc:474:replace_alu$1878.C[10]
.sym 12069 $false
.sym 12070 sobel.abs_gx[9]
.sym 12071 sobel.abs_gy[9]
.sym 12072 $auto$alumacc.cc:474:replace_alu$1878.C[9]
.sym 12075 $false
.sym 12076 sobel.abs_gx[10]
.sym 12077 sobel.abs_gy[10]
.sym 12078 $auto$alumacc.cc:474:replace_alu$1878.C[10]
.sym 12081 $false
.sym 12082 sobel.abs_gx[0]
.sym 12083 sobel.abs_gy[0]
.sym 12084 $false
.sym 12087 sobel.gx[0]
.sym 12088 sobel.gx[10]
.sym 12089 $abc$15900$n907
.sym 12090 $false
.sym 12093 $abc$15900$n14
.sym 12094 $false
.sym 12095 $false
.sym 12096 $false
.sym 12099 sobel.sum[10]
.sym 12100 sobel.sum[9]
.sym 12101 sobel.sum[8]
.sym 12102 $abc$15900$n14
.sym 12105 sobel.sum[10]
.sym 12106 sobel.sum[9]
.sym 12107 sobel.sum[8]
.sym 12108 sobel.sum[7]
.sym 12109 $true
.sym 12110 clk$2$2
.sym 12111 control_uart.new_img
.sym 12112 $abc$15900$n803
.sym 12113 $abc$15900$n806
.sym 12114 $abc$15900$n808
.sym 12115 $abc$15900$n937
.sym 12116 $abc$15900$n935
.sym 12117 sobel.abs_gx[9]
.sym 12118 sobel.abs_gx[8]
.sym 12119 $abc$15900$n936
.sym 12198 sobel.gx[10]
.sym 12199 $abc$15900$n808
.sym 12200 $false
.sym 12201 $false
.sym 12210 sobel.gx[0]
.sym 12211 $false
.sym 12212 $false
.sym 12213 $false
.sym 12216 $abc$15900$n778
.sym 12217 sobel.gx[0]
.sym 12218 sobel.gx[10]
.sym 12219 $false
.sym 12222 $false
.sym 12223 $false
.sym 12224 $abc$15900$n928
.sym 12225 $false
.sym 12309 $abc$15900$n53
.sym 12337 $abc$15900$n132
.sym 12342 mask_control.count_width_row[1]
.sym 12428 $false
.sym 12429 $false
.sym 12430 mask_control.count_width_row[0]
.sym 12431 $false
.sym 12452 $abc$15900$n687_1
.sym 12453 $abc$15900$n609
.sym 12454 $abc$15900$n766_1
.sym 12455 mask_control.count_width_row[0]
.sym 12456 $true
.sym 12457 clk$2$2
.sym 12458 $false
.sym 12459 Href$2
.sym 12465 $abc$15900$n611
.sym 12466 $abc$15900$n612
.sym 12467 $abc$15900$n613
.sym 12468 $abc$15900$n614
.sym 12469 $abc$15900$n615
.sym 12470 $abc$15900$n616
.sym 12573 RAMs.RAM1.data_out[3]
.sym 12574 $false
.sym 12575 $false
.sym 12576 $false
.sym 12585 $abc$15900$n613
.sym 12586 $abc$15900$n687_1
.sym 12587 $abc$15900$n766_1
.sym 12588 mask_control.count_width_row[4]
.sym 12591 $abc$15900$n612
.sym 12592 $abc$15900$n687_1
.sym 12593 $abc$15900$n766_1
.sym 12594 mask_control.count_width_row[3]
.sym 12603 $abc$15900$n611
.sym 12604 $abc$15900$n687_1
.sym 12605 $abc$15900$n766_1
.sym 12606 mask_control.count_width_row[2]
.sym 12609 $abc$15900$n614
.sym 12610 $abc$15900$n687_1
.sym 12611 $abc$15900$n766_1
.sym 12612 mask_control.count_width_row[5]
.sym 12615 RAMs.RAM1.data_out[2]
.sym 12616 $false
.sym 12617 $false
.sym 12618 $false
.sym 12619 $true
.sym 12620 clk$2$2
.sym 12621 $false
.sym 12622 $abc$15900$n617
.sym 12623 $abc$15900$n702_1
.sym 12625 $abc$15900$n700_1
.sym 12627 mask_control.count_width_row[6]
.sym 12628 mask_control.count_width_row[7]
.sym 12629 mask_control.count_width_row[8]
.sym 12702 control_uart.ready
.sym 12703 control_uart.state[3]
.sym 12704 $abc$15900$n702_1
.sym 12705 $abc$15900$n1020
.sym 12708 control_uart.ready
.sym 12709 $abc$15900$n1020
.sym 12710 control_uart.state[4]
.sym 12711 $abc$15900$n708_1
.sym 12714 control_uart.state[3]
.sym 12715 control_uart.state[2]
.sym 12716 $abc$15900$n1020
.sym 12717 control_uart.ready
.sym 12720 RAMs.RAM1.data_out[1]
.sym 12721 $false
.sym 12722 $false
.sym 12723 $false
.sym 12726 control_uart.state[2]
.sym 12727 control_uart.state[4]
.sym 12728 control_uart.ready
.sym 12729 $abc$15900$n1020
.sym 12732 control_uart.cena
.sym 12733 control_uart.uart_flag
.sym 12734 control_uart.state[1]
.sym 12735 $abc$15900$n700_1
.sym 12738 control_uart.state[3]
.sym 12739 $false
.sym 12740 $false
.sym 12741 $false
.sym 12742 $true
.sym 12743 clk$2$2
.sym 12744 $false
.sym 12745 $abc$15900$n1019
.sym 12746 $abc$15900$n1017
.sym 12747 pixel_order.ou8[6]
.sym 12748 pixel_order.ou7[7]
.sym 12750 pixel_order.ou8[5]
.sym 12752 pixel_order.ou8[7]
.sym 12781 $true
.sym 12818 $auto$alumacc.cc:474:replace_alu$1869.C[1]
.sym 12820 pixel_order.ou1[0]
.sym 12821 $abc$15900$n1005
.sym 12824 $auto$alumacc.cc:474:replace_alu$1869.C[2]
.sym 12825 $false
.sym 12826 pixel_order.ou1[1]
.sym 12827 $abc$15900$n1007
.sym 12828 $auto$alumacc.cc:474:replace_alu$1869.C[1]
.sym 12830 $auto$alumacc.cc:474:replace_alu$1869.C[3]
.sym 12831 $false
.sym 12832 pixel_order.ou1[2]
.sym 12833 $abc$15900$n1009
.sym 12834 $auto$alumacc.cc:474:replace_alu$1869.C[2]
.sym 12836 $auto$alumacc.cc:474:replace_alu$1869.C[4]
.sym 12837 $false
.sym 12838 pixel_order.ou1[3]
.sym 12839 $abc$15900$n1011
.sym 12840 $auto$alumacc.cc:474:replace_alu$1869.C[3]
.sym 12842 $auto$alumacc.cc:474:replace_alu$1869.C[5]
.sym 12843 $false
.sym 12844 pixel_order.ou1[4]
.sym 12845 $abc$15900$n1013
.sym 12846 $auto$alumacc.cc:474:replace_alu$1869.C[4]
.sym 12848 $auto$alumacc.cc:474:replace_alu$1869.C[6]
.sym 12849 $false
.sym 12850 pixel_order.ou1[5]
.sym 12851 $abc$15900$n1015
.sym 12852 $auto$alumacc.cc:474:replace_alu$1869.C[5]
.sym 12854 $auto$alumacc.cc:474:replace_alu$1869.C[7]
.sym 12855 $false
.sym 12856 pixel_order.ou1[6]
.sym 12857 $abc$15900$n1017
.sym 12858 $auto$alumacc.cc:474:replace_alu$1869.C[6]
.sym 12860 $abc$15900$n905$2
.sym 12861 $false
.sym 12862 pixel_order.ou1[7]
.sym 12863 $abc$15900$n1019
.sym 12864 $auto$alumacc.cc:474:replace_alu$1869.C[7]
.sym 12868 $abc$15900$n118
.sym 12870 $abc$15900$n682_1
.sym 12871 $abc$15900$n123
.sym 12873 control_RAM.addru_read0[5]
.sym 12874 control_RAM.addru_read0[2]
.sym 12875 control_RAM.addru_read0[1]
.sym 12945 $abc$15900$n905$2
.sym 12948 pixel_order.ou7[1]
.sym 12949 $false
.sym 12950 $false
.sym 12951 $false
.sym 12954 pixel_order.ou7[3]
.sym 12955 $false
.sym 12956 $false
.sym 12957 $false
.sym 12960 RAMs.RAM8.data_out[0]
.sym 12961 $false
.sym 12962 $false
.sym 12963 $false
.sym 12966 RAMs.RAM8.data_out[2]
.sym 12967 $false
.sym 12968 $false
.sym 12969 $false
.sym 12972 RAMs.RAM8.data_out[3]
.sym 12973 $false
.sym 12974 $false
.sym 12975 $false
.sym 12978 RAMs.RAM7.data_out[1]
.sym 12979 $false
.sym 12980 $false
.sym 12981 $false
.sym 12984 RAMs.RAM7.data_out[3]
.sym 12985 $false
.sym 12986 $false
.sym 12987 $false
.sym 12988 $true
.sym 12989 clk$2$2
.sym 12990 $false
.sym 12991 $abc$15900$n78
.sym 12992 $abc$15900$n319
.sym 12993 control_RAM.addru_read8[0]
.sym 12995 control_RAM.addru_read8[4]
.sym 12996 control_RAM.addru_read8[6]
.sym 12997 control_RAM.addru_read8[2]
.sym 13065 pixel_order.ou7[2]
.sym 13066 $false
.sym 13067 $false
.sym 13068 $false
.sym 13071 RAMs.RAM0.data_out[2]
.sym 13072 $false
.sym 13073 $false
.sym 13074 $false
.sym 13077 RAMs.RAM0.data_out[6]
.sym 13078 $false
.sym 13079 $false
.sym 13080 $false
.sym 13083 RAMs.RAM7.data_out[2]
.sym 13084 $false
.sym 13085 $false
.sym 13086 $false
.sym 13089 RAMs.RAM0.data_out[4]
.sym 13090 $false
.sym 13091 $false
.sym 13092 $false
.sym 13095 RAMs.RAM0.data_out[3]
.sym 13096 $false
.sym 13097 $false
.sym 13098 $false
.sym 13101 RAMs.RAM8.data_out[4]
.sym 13102 $false
.sym 13103 $false
.sym 13104 $false
.sym 13107 RAMs.RAM0.data_out[0]
.sym 13108 $false
.sym 13109 $false
.sym 13110 $false
.sym 13111 $true
.sym 13112 clk$2$2
.sym 13113 $false
.sym 13114 $abc$15900$n1062
.sym 13115 $abc$15900$n1055
.sym 13116 $abc$15900$n367
.sym 13117 $abc$15900$n325
.sym 13118 $abc$15900$n362
.sym 13119 $abc$15900$n53
.sym 13120 $abc$15900$n1051
.sym 13121 control_uart.transmit
.sym 13188 pixel_order.ou8[3]
.sym 13189 pixel_order.ou6[3]
.sym 13190 pixel_order.ou2[3]
.sym 13191 $false
.sym 13194 pixel_order.ou8[3]
.sym 13195 pixel_order.ou2[3]
.sym 13196 pixel_order.ou6[3]
.sym 13197 $false
.sym 13200 pixel_order.ou8[4]
.sym 13201 pixel_order.ou2[4]
.sym 13202 pixel_order.ou6[4]
.sym 13203 $false
.sym 13206 pixel_order.ou8[4]
.sym 13207 pixel_order.ou6[4]
.sym 13208 pixel_order.ou0[4]
.sym 13209 $false
.sym 13212 pixel_order.ou8[4]
.sym 13213 pixel_order.ou6[4]
.sym 13214 pixel_order.ou2[4]
.sym 13215 $false
.sym 13218 $abc$15900$n974_1
.sym 13219 $abc$15900$n975
.sym 13220 $false
.sym 13221 $false
.sym 13224 pixel_order.ou8[4]
.sym 13225 pixel_order.ou6[4]
.sym 13226 pixel_order.ou0[4]
.sym 13227 $false
.sym 13230 $abc$15900$n1056
.sym 13231 $false
.sym 13232 $false
.sym 13233 $false
.sym 13234 $abc$15900$n123
.sym 13235 clk$2$2
.sym 13236 $false
.sym 13237 $abc$15900$n365
.sym 13238 $abc$15900$n348
.sym 13239 $abc$15900$n45
.sym 13240 $abc$15900$n323
.sym 13241 $abc$15900$n985
.sym 13242 $abc$15900$n58
.sym 13243 control_RAM.state[0]
.sym 13244 control_RAM.state[1]
.sym 13311 pixel_order.ou8[2]
.sym 13312 pixel_order.ou6[2]
.sym 13313 pixel_order.ou0[2]
.sym 13314 $false
.sym 13317 pixel_order.ou8[2]
.sym 13318 pixel_order.ou6[2]
.sym 13319 pixel_order.ou0[2]
.sym 13320 $false
.sym 13323 pixel_order.ou8[3]
.sym 13324 pixel_order.ou6[3]
.sym 13325 pixel_order.ou0[3]
.sym 13326 $false
.sym 13329 pixel_order.ou8[2]
.sym 13330 pixel_order.ou6[2]
.sym 13331 pixel_order.ou2[2]
.sym 13332 $false
.sym 13335 pixel_order.ou8[3]
.sym 13336 pixel_order.ou6[3]
.sym 13337 pixel_order.ou0[3]
.sym 13338 $false
.sym 13341 pixel_order.ou8[2]
.sym 13342 pixel_order.ou2[2]
.sym 13343 pixel_order.ou6[2]
.sym 13344 $false
.sym 13347 $abc$15900$n742_1
.sym 13348 RAMs.RAM8.rw
.sym 13349 $abc$15900$n715_1
.sym 13350 $abc$15900$n750_1
.sym 13353 $abc$15900$n742_1
.sym 13354 RAMs.RAM6.rw
.sym 13355 $abc$15900$n715_1
.sym 13356 $abc$15900$n750_1
.sym 13357 $true
.sym 13358 clk$2$2
.sym 13359 $abc$15900$n330$2
.sym 13360 $abc$15900$n946_1
.sym 13361 $abc$15900$n950_1
.sym 13362 $abc$15900$n990_1
.sym 13363 $abc$15900$n988_1
.sym 13364 $abc$15900$n1058
.sym 13365 $abc$15900$n989_1
.sym 13366 $abc$15900$n993_1
.sym 13367 $abc$15900$n14
.sym 13434 $abc$15900$n319
.sym 13435 control_RAM.addr_sobel[2]
.sym 13436 $false
.sym 13437 $false
.sym 13440 $abc$15900$n992_1
.sym 13441 $abc$15900$n993_1
.sym 13442 pixel_order.ou0[7]
.sym 13443 $abc$15900$n1142
.sym 13446 $abc$15900$n935_1
.sym 13447 $abc$15900$n936_1
.sym 13448 pixel_order.ou2[3]
.sym 13449 $false
.sym 13452 control_RAM.state_sobel[0]
.sym 13453 control_RAM.state_sobel[1]
.sym 13454 control_RAM.addr_sobel[4]
.sym 13455 $false
.sym 13458 $abc$15900$n993_1
.sym 13459 $abc$15900$n1142
.sym 13460 $abc$15900$n992_1
.sym 13461 pixel_order.ou0[7]
.sym 13464 $abc$15900$n319
.sym 13465 control_RAM.addr_sobel[4]
.sym 13466 $false
.sym 13467 $false
.sym 13470 $abc$15900$n935_1
.sym 13471 $abc$15900$n936_1
.sym 13472 $false
.sym 13473 $false
.sym 13476 $abc$15900$n742_1
.sym 13477 RAMs.RAM7.rw
.sym 13478 $abc$15900$n715_1
.sym 13479 $abc$15900$n750_1
.sym 13480 $true
.sym 13481 clk$2$2
.sym 13482 $abc$15900$n330$2
.sym 13483 $abc$15900$n944_1
.sym 13484 $abc$15900$n1045
.sym 13485 $abc$15900$n955
.sym 13486 $abc$15900$n959
.sym 13487 $abc$15900$n951
.sym 13488 $abc$15900$n1059
.sym 13489 $abc$15900$n948_1
.sym 13490 pixel_order.ou7[6]
.sym 13557 pixel_order.ou8[7]
.sym 13558 pixel_order.ou6[7]
.sym 13559 pixel_order.ou2[7]
.sym 13560 $false
.sym 13563 $abc$15900$n959
.sym 13564 $abc$15900$n960_1
.sym 13565 pixel_order.ou0[7]
.sym 13566 $abc$15900$n961
.sym 13569 $abc$15900$n959
.sym 13570 $abc$15900$n960_1
.sym 13571 $false
.sym 13572 $false
.sym 13575 $abc$15900$n940_1
.sym 13576 $abc$15900$n941
.sym 13577 $false
.sym 13578 $false
.sym 13581 pixel_order.ou8[7]
.sym 13582 pixel_order.ou6[7]
.sym 13583 pixel_order.ou2[7]
.sym 13584 $abc$15900$n1275
.sym 13587 pixel_order.ou8[7]
.sym 13588 pixel_order.ou6[7]
.sym 13589 pixel_order.ou2[7]
.sym 13590 $abc$15900$n1275
.sym 13593 $abc$15900$n940_1
.sym 13594 $abc$15900$n941
.sym 13595 pixel_order.ou2[4]
.sym 13596 $false
.sym 13599 $abc$15900$n959
.sym 13600 $abc$15900$n960_1
.sym 13601 pixel_order.ou0[7]
.sym 13602 $abc$15900$n961
.sym 13606 $abc$15900$n949
.sym 13607 $abc$15900$n956_1
.sym 13608 $abc$15900$n1202
.sym 13609 $abc$15900$n1084
.sym 13610 $abc$15900$n1002_1
.sym 13611 $abc$15900$n953
.sym 13612 $abc$15900$n1191
.sym 13613 control_RAM.ru2[0]
.sym 13680 $abc$15900$n911
.sym 13681 $abc$15900$n826_1
.sym 13682 $abc$15900$n827
.sym 13683 $abc$15900$n1191
.sym 13686 $abc$15900$n826_1
.sym 13687 $abc$15900$n827
.sym 13688 $abc$15900$n1191
.sym 13689 $false
.sym 13692 $abc$15900$n933_1
.sym 13693 $abc$15900$n1193
.sym 13694 $abc$15900$n934_1
.sym 13695 pixel_order.ou2[3]
.sym 13698 $abc$15900$n933_1
.sym 13699 $abc$15900$n934_1
.sym 13700 $abc$15900$n1193
.sym 13701 pixel_order.ou2[3]
.sym 13704 $abc$15900$n943
.sym 13705 $abc$15900$n1195
.sym 13706 $abc$15900$n944_1
.sym 13707 pixel_order.ou2[5]
.sym 13710 $abc$15900$n943
.sym 13711 $abc$15900$n944_1
.sym 13712 $abc$15900$n1195
.sym 13713 pixel_order.ou2[5]
.sym 13716 $abc$15900$n826_1
.sym 13717 $abc$15900$n827
.sym 13718 $abc$15900$n1191
.sym 13719 $false
.sym 13722 pixel_order.ou8[7]
.sym 13723 pixel_order.ou6[7]
.sym 13724 pixel_order.ou0[7]
.sym 13725 $abc$15900$n1227
.sym 13729 $abc$15900$n1182
.sym 13730 $abc$15900$n1200
.sym 13731 $abc$15900$n1078
.sym 13732 $abc$15900$n954_1
.sym 13733 $abc$15900$n1203
.sym 13734 $abc$15900$n1087
.sym 13735 $abc$15900$n1049
.sym 13736 $abc$15900$n1189
.sym 13765 $false
.sym 13802 $auto$maccmap.cc:240:synth$3288.C[2]
.sym 13804 $abc$15900$n909
.sym 13805 $abc$15900$n911
.sym 13808 $auto$maccmap.cc:240:synth$3288.C[3]
.sym 13809 $false
.sym 13810 $abc$15900$n1198
.sym 13811 $abc$15900$n1069
.sym 13812 $auto$maccmap.cc:240:synth$3288.C[2]
.sym 13814 $auto$maccmap.cc:240:synth$3288.C[4]
.sym 13815 $false
.sym 13816 $abc$15900$n1199
.sym 13817 $abc$15900$n1072
.sym 13818 $auto$maccmap.cc:240:synth$3288.C[3]
.sym 13820 $auto$maccmap.cc:240:synth$3288.C[5]
.sym 13821 $false
.sym 13822 $abc$15900$n1200
.sym 13823 $abc$15900$n1075
.sym 13824 $auto$maccmap.cc:240:synth$3288.C[4]
.sym 13826 $auto$maccmap.cc:240:synth$3288.C[6]
.sym 13827 $false
.sym 13828 $abc$15900$n1201
.sym 13829 $abc$15900$n1078
.sym 13830 $auto$maccmap.cc:240:synth$3288.C[5]
.sym 13832 $auto$maccmap.cc:240:synth$3288.C[7]
.sym 13833 $false
.sym 13834 $abc$15900$n1202
.sym 13835 $abc$15900$n1081
.sym 13836 $auto$maccmap.cc:240:synth$3288.C[6]
.sym 13838 $auto$maccmap.cc:240:synth$3288.C[8]
.sym 13839 $false
.sym 13840 $abc$15900$n1203
.sym 13841 $abc$15900$n1084
.sym 13842 $auto$maccmap.cc:240:synth$3288.C[7]
.sym 13844 $auto$maccmap.cc:240:synth$3288.C[9]
.sym 13845 $false
.sym 13846 $abc$15900$n1182
.sym 13847 $abc$15900$n1087
.sym 13848 $auto$maccmap.cc:240:synth$3288.C[8]
.sym 13888 $auto$maccmap.cc:240:synth$3288.C[9]
.sym 13925 $auto$maccmap.cc:240:synth$3288.C[10]
.sym 13926 $false
.sym 13927 $abc$15900$n1185
.sym 13928 $abc$15900$n1189
.sym 13929 $auto$maccmap.cc:240:synth$3288.C[9]
.sym 13932 $false
.sym 13933 $abc$15900$n1188
.sym 13934 $abc$15900$n1190
.sym 13935 $auto$maccmap.cc:240:synth$3288.C[10]
.sym 13938 sobel.gx[6]
.sym 13939 $abc$15900$n797
.sym 13940 sobel.gx[10]
.sym 13941 $false
.sym 13944 $abc$15900$n1187
.sym 13945 $abc$15900$n1004_1
.sym 13946 $false
.sym 13947 $false
.sym 13950 $false
.sym 13951 $false
.sym 13952 $false
.sym 13953 $abc$15900$n903
.sym 13956 sobel.gx[6]
.sym 13957 $false
.sym 13958 $false
.sym 13959 $false
.sym 13962 $abc$15900$n1004_1
.sym 13963 $abc$15900$n1187
.sym 13964 $false
.sym 13965 $false
.sym 13968 $abc$15900$n903
.sym 13969 $abc$15900$n1187
.sym 13970 $false
.sym 13971 $false
.sym 13975 $abc$15900$n868_1
.sym 13976 $abc$15900$n866_1
.sym 13977 control_uart.data_r[5]
.sym 13978 control_uart.data_r[3]
.sym 13979 control_uart.data_r[0]
.sym 13980 control_uart.data_r[4]
.sym 13981 control_uart.data_r[2]
.sym 13982 control_uart.data_r[6]
.sym 14049 sobel.gx[2]
.sym 14050 $abc$15900$n785
.sym 14051 sobel.gx[10]
.sym 14052 $false
.sym 14055 sobel.gx[2]
.sym 14056 $false
.sym 14057 $false
.sym 14058 $false
.sym 14061 sobel.gx[3]
.sym 14062 $abc$15900$n788
.sym 14063 sobel.gx[10]
.sym 14064 $false
.sym 14067 sobel.gx[7]
.sym 14068 $abc$15900$n800
.sym 14069 sobel.gx[10]
.sym 14070 $false
.sym 14073 sobel.gx[4]
.sym 14074 $abc$15900$n791
.sym 14075 sobel.gx[10]
.sym 14076 $false
.sym 14079 sobel.gx[4]
.sym 14080 $false
.sym 14081 $false
.sym 14082 $false
.sym 14085 sobel.gx[3]
.sym 14086 $false
.sym 14087 $false
.sym 14088 $false
.sym 14091 sobel.gx[5]
.sym 14092 $abc$15900$n794
.sym 14093 sobel.gx[10]
.sym 14094 $false
.sym 14099 $abc$15900$n932
.sym 14100 $abc$15900$n934
.sym 14104 $abc$15900$n861_1
.sym 14105 control_uart.data_r[1]
.sym 14134 $true
.sym 14171 $abc$15900$n928$2
.sym 14172 $false
.sym 14173 $abc$15900$n928
.sym 14174 $false
.sym 14175 $false
.sym 14177 $auto$alumacc.cc:474:replace_alu$1872.C[2]
.sym 14179 $false
.sym 14180 $abc$15900$n907
.sym 14183 $auto$alumacc.cc:474:replace_alu$1872.C[3]
.sym 14184 $false
.sym 14185 $false
.sym 14186 $abc$15900$n929
.sym 14187 $auto$alumacc.cc:474:replace_alu$1872.C[2]
.sym 14189 $auto$alumacc.cc:474:replace_alu$1872.C[4]
.sym 14190 $false
.sym 14191 $false
.sym 14192 $abc$15900$n930
.sym 14193 $auto$alumacc.cc:474:replace_alu$1872.C[3]
.sym 14195 $auto$alumacc.cc:474:replace_alu$1872.C[5]
.sym 14196 $false
.sym 14197 $false
.sym 14198 $abc$15900$n931
.sym 14199 $auto$alumacc.cc:474:replace_alu$1872.C[4]
.sym 14201 $auto$alumacc.cc:474:replace_alu$1872.C[6]
.sym 14202 $false
.sym 14203 $false
.sym 14204 $abc$15900$n932
.sym 14205 $auto$alumacc.cc:474:replace_alu$1872.C[5]
.sym 14207 $auto$alumacc.cc:474:replace_alu$1872.C[7]
.sym 14208 $false
.sym 14209 $false
.sym 14210 $abc$15900$n933
.sym 14211 $auto$alumacc.cc:474:replace_alu$1872.C[6]
.sym 14213 $auto$alumacc.cc:474:replace_alu$1872.C[8]
.sym 14214 $false
.sym 14215 $false
.sym 14216 $abc$15900$n934
.sym 14217 $auto$alumacc.cc:474:replace_alu$1872.C[7]
.sym 14225 rst
.sym 14257 $auto$alumacc.cc:474:replace_alu$1872.C[8]
.sym 14294 $auto$alumacc.cc:474:replace_alu$1872.C[9]
.sym 14295 $false
.sym 14296 $false
.sym 14297 $abc$15900$n935
.sym 14298 $auto$alumacc.cc:474:replace_alu$1872.C[8]
.sym 14300 $auto$alumacc.cc:474:replace_alu$1872.C[10]
.sym 14301 $false
.sym 14302 $false
.sym 14303 $abc$15900$n936
.sym 14304 $auto$alumacc.cc:474:replace_alu$1872.C[9]
.sym 14307 $false
.sym 14308 $false
.sym 14309 $abc$15900$n937
.sym 14310 $auto$alumacc.cc:474:replace_alu$1872.C[10]
.sym 14313 sobel.gx[10]
.sym 14314 $false
.sym 14315 $false
.sym 14316 $false
.sym 14319 sobel.gx[8]
.sym 14320 $false
.sym 14321 $false
.sym 14322 $false
.sym 14325 sobel.gx[9]
.sym 14326 $abc$15900$n806
.sym 14327 sobel.gx[10]
.sym 14328 $false
.sym 14331 sobel.gx[8]
.sym 14332 $abc$15900$n803
.sym 14333 sobel.gx[10]
.sym 14334 $false
.sym 14337 sobel.gx[9]
.sym 14338 $false
.sym 14339 $false
.sym 14340 $false
.sym 14388 rst
.sym 14418 $abc$15900$n330
.sym 14447 $abc$15900$n330
.sym 14531 mask_control.count_width_row[0]
.sym 14532 $abc$15900$n687_1
.sym 14533 $false
.sym 14534 $false
.sym 14561 $abc$15900$n687_1
.sym 14562 $abc$15900$n766_1
.sym 14563 mask_control.count_width_row[1]
.sym 14564 $false
.sym 14565 $abc$15900$n132
.sym 14566 clk$2$2
.sym 14567 $false
.sym 14644 $true
.sym 14681 mask_control.count_width_row[0]$2
.sym 14682 $false
.sym 14683 mask_control.count_width_row[0]
.sym 14684 $false
.sym 14685 $false
.sym 14687 $auto$alumacc.cc:474:replace_alu$1863.C[2]
.sym 14689 $false
.sym 14690 mask_control.count_width_row[1]
.sym 14693 $auto$alumacc.cc:474:replace_alu$1863.C[3]
.sym 14694 $false
.sym 14695 $false
.sym 14696 mask_control.count_width_row[2]
.sym 14697 $auto$alumacc.cc:474:replace_alu$1863.C[2]
.sym 14699 $auto$alumacc.cc:474:replace_alu$1863.C[4]
.sym 14700 $false
.sym 14701 $false
.sym 14702 mask_control.count_width_row[3]
.sym 14703 $auto$alumacc.cc:474:replace_alu$1863.C[3]
.sym 14705 $auto$alumacc.cc:474:replace_alu$1863.C[5]
.sym 14706 $false
.sym 14707 $false
.sym 14708 mask_control.count_width_row[4]
.sym 14709 $auto$alumacc.cc:474:replace_alu$1863.C[4]
.sym 14711 $auto$alumacc.cc:474:replace_alu$1863.C[6]
.sym 14712 $false
.sym 14713 $false
.sym 14714 mask_control.count_width_row[5]
.sym 14715 $auto$alumacc.cc:474:replace_alu$1863.C[5]
.sym 14717 $auto$alumacc.cc:474:replace_alu$1863.C[7]
.sym 14718 $false
.sym 14719 $false
.sym 14720 mask_control.count_width_row[6]
.sym 14721 $auto$alumacc.cc:474:replace_alu$1863.C[6]
.sym 14723 $auto$alumacc.cc:474:replace_alu$1863.C[8]
.sym 14724 $false
.sym 14725 $false
.sym 14726 mask_control.count_width_row[7]
.sym 14727 $auto$alumacc.cc:474:replace_alu$1863.C[7]
.sym 14731 $abc$15900$n131
.sym 14732 $abc$15900$n1339
.sym 14736 $abc$15900$n766_1
.sym 14805 $false
.sym 14806 $false
.sym 14807 mask_control.count_width_row[8]
.sym 14808 $auto$alumacc.cc:474:replace_alu$1863.C[8]
.sym 14811 control_uart.transmit
.sym 14812 control_uart.state[0]
.sym 14813 $false
.sym 14814 $false
.sym 14823 control_uart.state[0]
.sym 14824 control_uart.transmit
.sym 14825 $abc$15900$n1020
.sym 14826 $false
.sym 14835 $abc$15900$n615
.sym 14836 $abc$15900$n687_1
.sym 14837 $abc$15900$n766_1
.sym 14838 mask_control.count_width_row[6]
.sym 14841 $abc$15900$n616
.sym 14842 $abc$15900$n687_1
.sym 14843 $abc$15900$n766_1
.sym 14844 mask_control.count_width_row[7]
.sym 14847 $abc$15900$n617
.sym 14848 $abc$15900$n687_1
.sym 14849 $abc$15900$n766_1
.sym 14850 mask_control.count_width_row[8]
.sym 14851 $true
.sym 14852 clk$2$2
.sym 14853 $false
.sym 14854 $abc$15900$n767_1
.sym 14855 $abc$15900$n764_1
.sym 14856 mask_control.Href_ant
.sym 14860 mask_control.reg_sobel_pulse
.sym 14928 pixel_order.ou7[7]
.sym 14929 $false
.sym 14930 $false
.sym 14931 $false
.sym 14934 pixel_order.ou7[6]
.sym 14935 $false
.sym 14936 $false
.sym 14937 $false
.sym 14940 RAMs.RAM8.data_out[6]
.sym 14941 $false
.sym 14942 $false
.sym 14943 $false
.sym 14946 RAMs.RAM7.data_out[7]
.sym 14947 $false
.sym 14948 $false
.sym 14949 $false
.sym 14958 RAMs.RAM8.data_out[5]
.sym 14959 $false
.sym 14960 $false
.sym 14961 $false
.sym 14970 RAMs.RAM8.data_out[7]
.sym 14971 $false
.sym 14972 $false
.sym 14973 $false
.sym 14974 $true
.sym 14975 clk$2$2
.sym 14976 $false
.sym 14977 $abc$15900$n742_1
.sym 14980 $abc$15900$n111
.sym 14981 $abc$15900$n75
.sym 14982 $abc$15900$n344
.sym 14983 $abc$15900$n680_1
.sym 14984 control_RAM.VSYNC_ant
.sym 15051 $abc$15900$n682_1
.sym 15052 $abc$15900$n680_1
.sym 15053 $false
.sym 15054 $false
.sym 15063 control_RAM.state_sobel[0]
.sym 15064 control_RAM.state_sobel[1]
.sym 15065 $abc$15900$n36
.sym 15066 $false
.sym 15069 control_RAM.state_sobel[0]
.sym 15070 $abc$15900$n36
.sym 15071 $abc$15900$n680_1
.sym 15072 $false
.sym 15081 $abc$15900$n1057
.sym 15082 $false
.sym 15083 $false
.sym 15084 $false
.sym 15087 $abc$15900$n1055
.sym 15088 $false
.sym 15089 $false
.sym 15090 $false
.sym 15093 $abc$15900$n1061
.sym 15094 $false
.sym 15095 $false
.sym 15096 $false
.sym 15097 $abc$15900$n123
.sym 15098 clk$2$2
.sym 15099 $false
.sym 15100 $abc$15900$n859
.sym 15101 control_RAM.addru_read3[1]
.sym 15102 control_RAM.addru_read3[0]
.sym 15103 control_RAM.addru_read3[5]
.sym 15104 control_RAM.addru_read3[4]
.sym 15105 control_RAM.addru_read3[3]
.sym 15106 control_RAM.addru_read3[6]
.sym 15107 control_RAM.addru_read3[2]
.sym 15174 control_RAM.state_sobel[1]
.sym 15175 $abc$15900$n672_1
.sym 15176 $false
.sym 15177 $false
.sym 15180 control_RAM.state_sobel[0]
.sym 15181 control_RAM.state_sobel[1]
.sym 15182 $false
.sym 15183 $false
.sym 15186 $abc$15900$n1041
.sym 15187 $false
.sym 15188 $false
.sym 15189 $false
.sym 15198 $abc$15900$n1045
.sym 15199 $false
.sym 15200 $false
.sym 15201 $false
.sym 15204 $abc$15900$n1049
.sym 15205 $false
.sym 15206 $false
.sym 15207 $false
.sym 15210 $abc$15900$n1043
.sym 15211 $false
.sym 15212 $false
.sym 15213 $false
.sym 15220 $abc$15900$n78
.sym 15221 clk$2$2
.sym 15222 $false
.sym 15223 $abc$15900$n839_1
.sym 15224 $abc$15900$n716_1
.sym 15225 $abc$15900$n1060
.sym 15226 $abc$15900$n724_1
.sym 15228 $abc$15900$n665_1
.sym 15229 $abc$15900$n135
.sym 15230 control_RAM.Href_ant
.sym 15297 control_RAM.state_sobel[0]
.sym 15298 control_RAM.state_sobel[1]
.sym 15299 control_RAM.addr_sobel[3]
.sym 15300 $false
.sym 15303 control_RAM.state_sobel[0]
.sym 15304 control_RAM.state_sobel[1]
.sym 15305 control_RAM.addr_sobel[2]
.sym 15306 $false
.sym 15309 $abc$15900$n724_1
.sym 15310 $abc$15900$n75
.sym 15311 $abc$15900$n325
.sym 15312 $false
.sym 15315 control_RAM.state[1]
.sym 15316 control_RAM.state[0]
.sym 15317 $false
.sym 15318 $false
.sym 15321 control_RAM.state[0]
.sym 15322 $abc$15900$n75
.sym 15323 control_RAM.state[1]
.sym 15324 $abc$15900$n724_1
.sym 15327 $abc$15900$n665_1
.sym 15328 $abc$15900$n75
.sym 15329 $abc$15900$n325
.sym 15330 $false
.sym 15333 $abc$15900$n319
.sym 15334 control_RAM.addr_sobel[3]
.sym 15335 $false
.sym 15336 $false
.sym 15339 control_uart.VSYNC_ant
.sym 15340 VSYNC$2
.sym 15341 $abc$15900$n839_1
.sym 15342 $false
.sym 15343 $true
.sym 15344 clk$2$2
.sym 15345 rst$2
.sym 15346 $abc$15900$n715_1
.sym 15348 $abc$15900$n342
.sym 15349 $abc$15900$n717_1
.sym 15350 $abc$15900$n747_1
.sym 15351 $abc$15900$n746_1
.sym 15352 $abc$15900$n750_1
.sym 15353 control_RAM.fila[2]
.sym 15420 $abc$15900$n724_1
.sym 15421 $abc$15900$n75
.sym 15422 $abc$15900$n323
.sym 15423 $false
.sym 15426 control_RAM.state[1]
.sym 15427 control_RAM.state[0]
.sym 15428 $abc$15900$n660_1
.sym 15429 $abc$15900$n75
.sym 15432 control_RAM.state[0]
.sym 15433 $abc$15900$n75
.sym 15434 control_RAM.state[1]
.sym 15435 $abc$15900$n665_1
.sym 15438 control_RAM.state[1]
.sym 15439 control_RAM.state[0]
.sym 15440 $false
.sym 15441 $false
.sym 15444 pixel_order.ou8[5]
.sym 15445 pixel_order.ou6[5]
.sym 15446 pixel_order.ou2[5]
.sym 15447 $false
.sym 15450 $abc$15900$n665_1
.sym 15451 $abc$15900$n75
.sym 15452 $abc$15900$n323
.sym 15453 $false
.sym 15456 $abc$15900$n325
.sym 15457 $false
.sym 15458 $false
.sym 15459 $false
.sym 15462 $abc$15900$n323
.sym 15463 $false
.sym 15464 $false
.sym 15465 $false
.sym 15466 $abc$15900$n348
.sym 15467 clk$2$2
.sym 15468 $abc$15900$n24$2
.sym 15469 $abc$15900$n1001
.sym 15470 RAMs.RAM0.rw
.sym 15471 RAMs.RAM3.rw
.sym 15472 RAMs.RAM5.rw
.sym 15474 RAMs.RAM2.rw
.sym 15475 RAMs.RAM1.rw
.sym 15543 pixel_order.ou8[5]
.sym 15544 pixel_order.ou6[5]
.sym 15545 pixel_order.ou0[5]
.sym 15546 $false
.sym 15549 pixel_order.ou8[5]
.sym 15550 pixel_order.ou6[5]
.sym 15551 pixel_order.ou0[5]
.sym 15552 $false
.sym 15555 pixel_order.ou8[6]
.sym 15556 pixel_order.ou6[6]
.sym 15557 pixel_order.ou2[6]
.sym 15558 $false
.sym 15561 $abc$15900$n989_1
.sym 15562 $abc$15900$n990_1
.sym 15563 $false
.sym 15564 $false
.sym 15567 control_RAM.state_sobel[0]
.sym 15568 control_RAM.state_sobel[1]
.sym 15569 control_RAM.addr_sobel[6]
.sym 15570 $false
.sym 15573 pixel_order.ou8[5]
.sym 15574 pixel_order.ou2[5]
.sym 15575 pixel_order.ou6[5]
.sym 15576 $false
.sym 15579 $abc$15900$n989_1
.sym 15580 $abc$15900$n990_1
.sym 15581 pixel_order.ou0[6]
.sym 15582 $false
.sym 15585 control_uart.VSYNC_ant
.sym 15586 VSYNC$2
.sym 15587 $abc$15900$n1020
.sym 15588 $false
.sym 15589 $abc$15900$n135
.sym 15590 clk$2$2
.sym 15591 $false
.sym 15592 $abc$15900$n993
.sym 15593 pixel_order.ou2[7]
.sym 15595 pixel_order.ou2[4]
.sym 15596 pixel_order.ou2[1]
.sym 15597 pixel_order.ou2[6]
.sym 15598 pixel_order.ou2[3]
.sym 15666 $abc$15900$n945
.sym 15667 $abc$15900$n946_1
.sym 15668 $false
.sym 15669 $false
.sym 15672 control_RAM.state_sobel[1]
.sym 15673 control_RAM.state_sobel[0]
.sym 15674 control_RAM.addr_sobel[4]
.sym 15675 $false
.sym 15678 pixel_order.ou8[6]
.sym 15679 pixel_order.ou6[6]
.sym 15680 pixel_order.ou0[6]
.sym 15681 $false
.sym 15684 pixel_order.ou8[6]
.sym 15685 pixel_order.ou2[6]
.sym 15686 pixel_order.ou6[6]
.sym 15687 $false
.sym 15690 pixel_order.ou8[6]
.sym 15691 pixel_order.ou6[6]
.sym 15692 pixel_order.ou0[6]
.sym 15693 $false
.sym 15696 control_RAM.state_sobel[1]
.sym 15697 control_RAM.state_sobel[0]
.sym 15698 control_RAM.addr_sobel[1]
.sym 15699 $false
.sym 15702 $abc$15900$n945
.sym 15703 $abc$15900$n946_1
.sym 15704 pixel_order.ou2[5]
.sym 15705 $false
.sym 15708 RAMs.RAM7.data_out[6]
.sym 15709 $false
.sym 15710 $false
.sym 15711 $false
.sym 15712 $true
.sym 15713 clk$2$2
.sym 15714 $false
.sym 15716 $abc$15900$n1192
.sym 15717 $abc$15900$n1193
.sym 15718 $abc$15900$n1194
.sym 15719 $abc$15900$n1195
.sym 15720 $abc$15900$n1196
.sym 15721 $abc$15900$n1197
.sym 15722 $abc$15900$n1227
.sym 15789 $abc$15900$n950_1
.sym 15790 $abc$15900$n951
.sym 15791 $false
.sym 15792 $false
.sym 15795 pixel_order.ou8[7]
.sym 15796 pixel_order.ou6[7]
.sym 15797 pixel_order.ou0[7]
.sym 15798 $false
.sym 15801 $abc$15900$n948_1
.sym 15802 $abc$15900$n949
.sym 15803 $abc$15900$n1196
.sym 15804 pixel_order.ou2[6]
.sym 15807 $abc$15900$n948_1
.sym 15808 $abc$15900$n1196
.sym 15809 $abc$15900$n949
.sym 15810 pixel_order.ou2[6]
.sym 15813 pixel_order.ou8[7]
.sym 15814 pixel_order.ou6[7]
.sym 15815 pixel_order.ou0[7]
.sym 15816 $abc$15900$n1227
.sym 15819 $abc$15900$n950_1
.sym 15820 $abc$15900$n951
.sym 15821 pixel_order.ou2[6]
.sym 15822 $false
.sym 15825 $false
.sym 15826 pixel_order.ou5[0]
.sym 15827 $abc$15900$n989
.sym 15828 $false
.sym 15831 in_pixel[0]$2
.sym 15832 $false
.sym 15833 $false
.sym 15834 $false
.sym 15835 $abc$15900$n45$2
.sym 15836 clk$2$2
.sym 15837 $false
.sym 15838 $abc$15900$n903
.sym 15839 pixel_order.ou5[1]
.sym 15840 pixel_order.ou5[7]
.sym 15841 pixel_order.ou5[0]
.sym 15842 pixel_order.ou5[6]
.sym 15843 pixel_order.ou5[5]
.sym 15844 pixel_order.ou5[2]
.sym 15845 pixel_order.ou5[3]
.sym 15912 $abc$15900$n955
.sym 15913 $abc$15900$n956_1
.sym 15914 pixel_order.ou2[7]
.sym 15915 $abc$15900$n1002_1
.sym 15918 $abc$15900$n938_1
.sym 15919 $abc$15900$n939
.sym 15920 $abc$15900$n1194
.sym 15921 pixel_order.ou2[4]
.sym 15924 $abc$15900$n938_1
.sym 15925 $abc$15900$n1194
.sym 15926 $abc$15900$n939
.sym 15927 pixel_order.ou2[4]
.sym 15930 $abc$15900$n955
.sym 15931 $abc$15900$n956_1
.sym 15932 $false
.sym 15933 $false
.sym 15936 $abc$15900$n953
.sym 15937 $abc$15900$n954_1
.sym 15938 $abc$15900$n1197
.sym 15939 pixel_order.ou2[7]
.sym 15942 $abc$15900$n953
.sym 15943 $abc$15900$n1197
.sym 15944 $abc$15900$n954_1
.sym 15945 pixel_order.ou2[7]
.sym 15948 control_RAM.state_sobel[1]
.sym 15949 control_RAM.state_sobel[0]
.sym 15950 control_RAM.addr_sobel[6]
.sym 15951 $false
.sym 15954 $abc$15900$n955
.sym 15955 $abc$15900$n956_1
.sym 15956 pixel_order.ou2[7]
.sym 15957 $abc$15900$n1002_1
.sym 15965 pixel_order.ou5[4]
.sym 16084 $abc$15900$n872_1
.sym 16085 $abc$15900$n849_1
.sym 16086 $abc$15900$n847_1
.sym 16087 $abc$15900$n860_1
.sym 16088 $abc$15900$n844_1
.sym 16089 $abc$15900$n863_1
.sym 16090 $abc$15900$n843_1
.sym 16091 $abc$15900$n864_1
.sym 16158 $abc$15900$n14
.sym 16159 $abc$15900$n864_1
.sym 16160 $false
.sym 16161 $false
.sym 16164 sobel.sum[2]
.sym 16165 $abc$15900$n850_1
.sym 16166 $false
.sym 16167 $false
.sym 16170 sobel.sum[5]
.sym 16171 $abc$15900$n850_1
.sym 16172 $abc$15900$n1075_1
.sym 16173 $abc$15900$n14
.sym 16176 sobel.sum[3]
.sym 16177 $abc$15900$n850_1
.sym 16178 $abc$15900$n852_1
.sym 16179 $abc$15900$n868_1
.sym 16182 sobel.sum[0]
.sym 16183 $abc$15900$n850_1
.sym 16184 $abc$15900$n843_1
.sym 16185 $false
.sym 16188 sobel.sum[4]
.sym 16189 $abc$15900$n850_1
.sym 16190 $abc$15900$n844_1
.sym 16191 $false
.sym 16194 $abc$15900$n1075_1
.sym 16195 $abc$15900$n852_1
.sym 16196 $abc$15900$n863_1
.sym 16197 $abc$15900$n866_1
.sym 16200 sobel.sum[6]
.sym 16201 $abc$15900$n850_1
.sym 16202 $abc$15900$n872_1
.sym 16203 $false
.sym 16204 $true
.sym 16205 clk$2$2
.sym 16206 $false
.sym 16207 $abc$15900$n1074
.sym 16208 $abc$15900$n858_1
.sym 16209 $abc$15900$n852_1
.sym 16210 $abc$15900$n845_1
.sym 16211 $abc$15900$n1075_1
.sym 16212 $abc$15900$n859_1
.sym 16213 $abc$15900$n853_1
.sym 16214 $abc$15900$n857_1
.sym 16287 sobel.gx[5]
.sym 16288 $false
.sym 16289 $false
.sym 16290 $false
.sym 16293 sobel.gx[7]
.sym 16294 $false
.sym 16295 $false
.sym 16296 $false
.sym 16317 sobel.sum[1]
.sym 16318 $abc$15900$n850_1
.sym 16319 $false
.sym 16320 $false
.sym 16323 $abc$15900$n1075_1
.sym 16324 $abc$15900$n852_1
.sym 16325 $abc$15900$n859_1
.sym 16326 $abc$15900$n861_1
.sym 16327 $true
.sym 16328 clk$2$2
.sym 16329 $false
.sym 16428 $abc$15900$n1020
.sym 16429 $false
.sym 16430 $false
.sym 16431 $false
.sym 16497 $abc$15900$n45
.sym 16556 $abc$15900$n327
.sym 16559 $abc$15900$n329
.sym 16560 PCLK_ant
.sym 16646 $abc$15900$n1339
.sym 16647 $false
.sym 16648 $false
.sym 16649 $false
.sym 16753 $true
.sym 16790 mask_control.count_width_row[1]$2
.sym 16791 $false
.sym 16792 mask_control.count_width_row[1]
.sym 16793 $false
.sym 16794 $false
.sym 16796 $auto$alumacc.cc:474:replace_alu$1832.C[3]
.sym 16798 mask_control.count_width_row[2]
.sym 16799 $false
.sym 16802 $auto$alumacc.cc:474:replace_alu$1832.C[4]
.sym 16804 mask_control.count_width_row[3]
.sym 16805 $false
.sym 16808 $auto$alumacc.cc:474:replace_alu$1832.C[5]
.sym 16810 mask_control.count_width_row[4]
.sym 16811 $false
.sym 16814 $auto$alumacc.cc:474:replace_alu$1832.C[6]
.sym 16816 mask_control.count_width_row[5]
.sym 16817 $false
.sym 16820 $auto$alumacc.cc:474:replace_alu$1832.C[7]
.sym 16822 mask_control.count_width_row[6]
.sym 16823 $true$2
.sym 16826 $auto$alumacc.cc:474:replace_alu$1832.C[8]
.sym 16828 mask_control.count_width_row[7]
.sym 16829 $true$2
.sym 16832 $abc$15900$n131$2
.sym 16834 mask_control.count_width_row[8]
.sym 16835 $false
.sym 16843 $abc$15900$n127
.sym 16846 control_RAM.RAM_flag_reg
.sym 16917 $abc$15900$n131$2
.sym 16920 VSYNC$2
.sym 16921 $abc$15900$n1020
.sym 16922 $false
.sym 16923 $false
.sym 16944 $abc$15900$n687_1
.sym 16945 $abc$15900$n767_1
.sym 16946 $abc$15900$n1020
.sym 16947 $false
.sym 16968 $abc$15900$n36
.sym 16970 control_RAM.PCLK_ant2
.sym 17037 control_RAM.VSYNC_ant
.sym 17038 VSYNC$2
.sym 17039 mask_control.Href_ant
.sym 17040 Href$2
.sym 17043 control_RAM.VSYNC_ant
.sym 17044 VSYNC$2
.sym 17045 mask_control.Href_ant
.sym 17046 Href$2
.sym 17049 Href$2
.sym 17050 $false
.sym 17051 $false
.sym 17052 $false
.sym 17073 $abc$15900$n764_1
.sym 17074 $abc$15900$n1020
.sym 17075 mask_control.reg_sobel_pulse
.sym 17076 $abc$15900$n687_1
.sym 17083 $true
.sym 17084 clk$2$2
.sym 17085 $false
.sym 17086 $abc$15900$n356
.sym 17088 $abc$15900$n864
.sym 17089 control_RAM.addru_write3[3]
.sym 17090 control_RAM.addru_write3[2]
.sym 17091 control_RAM.ru3[1]
.sym 17160 VSYNC$2
.sym 17161 control_RAM.VSYNC_ant
.sym 17162 $false
.sym 17163 $false
.sym 17178 control_RAM.state_sobel[1]
.sym 17179 $abc$15900$n36
.sym 17180 $abc$15900$n680_1
.sym 17181 $false
.sym 17184 $abc$15900$n1020
.sym 17185 Href$2
.sym 17186 $false
.sym 17187 $false
.sym 17190 control_RAM.VSYNC_ant
.sym 17191 $abc$15900$n1339
.sym 17192 $false
.sym 17193 $false
.sym 17196 control_RAM.fila[1]
.sym 17197 control_RAM.fila[0]
.sym 17198 control_RAM.fila[2]
.sym 17199 $abc$15900$n75
.sym 17202 VSYNC$2
.sym 17203 $false
.sym 17204 $false
.sym 17205 $false
.sym 17206 $true
.sym 17207 clk$2$2
.sym 17208 $false
.sym 17209 $abc$15900$n856
.sym 17210 $abc$15900$n862
.sym 17211 $abc$15900$n847
.sym 17212 $abc$15900$n850
.sym 17213 $abc$15900$n844
.sym 17214 $abc$15900$n853
.sym 17215 pixel_order.ou3[5]
.sym 17216 pixel_order.ou3[3]
.sym 17283 control_RAM.addru_write3[5]
.sym 17284 control_RAM.addru_read3[5]
.sym 17285 RAMs.RAM3.rw
.sym 17286 $false
.sym 17289 $abc$15900$n1061
.sym 17290 $false
.sym 17291 $false
.sym 17292 $false
.sym 17295 $abc$15900$n1054
.sym 17296 $false
.sym 17297 $false
.sym 17298 $false
.sym 17301 $abc$15900$n1057
.sym 17302 $false
.sym 17303 $false
.sym 17304 $false
.sym 17307 $abc$15900$n1056
.sym 17308 $false
.sym 17309 $false
.sym 17310 $false
.sym 17313 $abc$15900$n1062
.sym 17314 $false
.sym 17315 $false
.sym 17316 $false
.sym 17319 $abc$15900$n1058
.sym 17320 $false
.sym 17321 $false
.sym 17322 $false
.sym 17325 $abc$15900$n1055
.sym 17326 $false
.sym 17327 $false
.sym 17328 $false
.sym 17329 $abc$15900$n106
.sym 17330 clk$2$2
.sym 17331 $false
.sym 17332 $abc$15900$n685_1
.sym 17333 $abc$15900$n677_1
.sym 17334 $abc$15900$n672_1
.sym 17336 $abc$15900$n660_1
.sym 17337 $abc$15900$n106
.sym 17338 $abc$15900$n721_1
.sym 17339 control_RAM.getting_img
.sym 17406 control_uart.cena
.sym 17407 $abc$15900$n689_1
.sym 17408 mask_control.reg_sobel_pulse
.sym 17409 $abc$15900$n14
.sym 17412 control_RAM.Href_ant
.sym 17413 Href$2
.sym 17414 control_RAM.getting_img
.sym 17415 $false
.sym 17418 control_RAM.state_sobel[1]
.sym 17419 control_RAM.state_sobel[0]
.sym 17420 control_RAM.addr_sobel[3]
.sym 17421 $false
.sym 17424 control_RAM.fila[2]
.sym 17425 $abc$15900$n36
.sym 17426 control_RAM.fila[0]
.sym 17427 control_RAM.fila[1]
.sym 17436 control_RAM.fila[2]
.sym 17437 control_RAM.fila[1]
.sym 17438 control_RAM.fila[0]
.sym 17439 $abc$15900$n36
.sym 17442 $abc$15900$n14
.sym 17443 $abc$15900$n689_1
.sym 17444 control_uart.cena
.sym 17445 $abc$15900$n685_1
.sym 17448 Href$2
.sym 17449 $false
.sym 17450 $false
.sym 17451 $false
.sym 17452 $abc$15900$n1339
.sym 17453 clk$2$2
.sym 17454 $false
.sym 17455 $abc$15900$n659_1
.sym 17457 $abc$15900$n64
.sym 17458 $abc$15900$n31
.sym 17460 $abc$15900$n1052
.sym 17461 control_RAM.state_sobel[1]
.sym 17462 control_RAM.state_sobel[0]
.sym 17529 control_RAM.fila[2]
.sym 17530 $abc$15900$n716_1
.sym 17531 $false
.sym 17532 $false
.sym 17541 $abc$15900$n715_1
.sym 17542 $abc$15900$n717_1
.sym 17543 $abc$15900$n1339
.sym 17544 $false
.sym 17547 control_RAM.fila[0]
.sym 17548 control_RAM.fila[1]
.sym 17549 $abc$15900$n716_1
.sym 17550 $false
.sym 17553 control_RAM.fila[1]
.sym 17554 control_RAM.fila[2]
.sym 17555 control_RAM.fila[0]
.sym 17556 $abc$15900$n716_1
.sym 17559 control_RAM.fila[2]
.sym 17560 $abc$15900$n716_1
.sym 17561 $false
.sym 17562 $false
.sym 17565 control_RAM.fila[0]
.sym 17566 control_RAM.fila[2]
.sym 17567 control_RAM.fila[1]
.sym 17568 $abc$15900$n716_1
.sym 17571 $abc$15900$n330$2
.sym 17572 $false
.sym 17573 $false
.sym 17574 $false
.sym 17575 $abc$15900$n342
.sym 17576 clk$2$2
.sym 17577 $false
.sym 17578 $abc$15900$n552
.sym 17579 $abc$15900$n989
.sym 17580 $abc$15900$n995
.sym 17582 pixel_order.ou3[2]
.sym 17583 pixel_order.ou3[6]
.sym 17584 pixel_order.ou3[4]
.sym 17585 pixel_order.ou3[0]
.sym 17652 pixel_order.ou3[6]
.sym 17653 $false
.sym 17654 $false
.sym 17655 $false
.sym 17658 $abc$15900$n742_1
.sym 17659 RAMs.RAM0.rw
.sym 17660 $abc$15900$n715_1
.sym 17661 $abc$15900$n717_1
.sym 17664 $abc$15900$n742_1
.sym 17665 RAMs.RAM3.rw
.sym 17666 $abc$15900$n746_1
.sym 17667 $abc$15900$n747_1
.sym 17670 $abc$15900$n742_1
.sym 17671 RAMs.RAM5.rw
.sym 17672 $abc$15900$n746_1
.sym 17673 $abc$15900$n747_1
.sym 17682 $abc$15900$n742_1
.sym 17683 RAMs.RAM2.rw
.sym 17684 $abc$15900$n715_1
.sym 17685 $abc$15900$n717_1
.sym 17688 $abc$15900$n742_1
.sym 17689 RAMs.RAM1.rw
.sym 17690 $abc$15900$n715_1
.sym 17691 $abc$15900$n717_1
.sym 17698 $true
.sym 17699 clk$2$2
.sym 17700 $abc$15900$n330$2
.sym 17701 $abc$15900$n1041
.sym 17702 $abc$15900$n865
.sym 17704 $abc$15900$n997
.sym 17705 $abc$15900$n549
.sym 17706 $abc$15900$n1047
.sym 17707 pixel_order.ou2[0]
.sym 17708 pixel_order.ou2[2]
.sym 17775 pixel_order.ou3[2]
.sym 17776 $false
.sym 17777 $false
.sym 17778 $false
.sym 17781 RAMs.RAM2.data_out[7]
.sym 17782 $false
.sym 17783 $false
.sym 17784 $false
.sym 17793 RAMs.RAM2.data_out[4]
.sym 17794 $false
.sym 17795 $false
.sym 17796 $false
.sym 17799 RAMs.RAM2.data_out[1]
.sym 17800 $false
.sym 17801 $false
.sym 17802 $false
.sym 17805 RAMs.RAM2.data_out[6]
.sym 17806 $false
.sym 17807 $false
.sym 17808 $false
.sym 17811 RAMs.RAM2.data_out[3]
.sym 17812 $false
.sym 17813 $false
.sym 17814 $false
.sym 17821 $true
.sym 17822 clk$2$2
.sym 17823 $false
.sym 17824 $abc$15900$n999
.sym 17825 $abc$15900$n1003
.sym 17826 control_RAM.addru_read5[0]
.sym 17827 control_RAM.addru_read5[2]
.sym 17828 control_RAM.addru_read5[3]
.sym 17829 control_RAM.addru_read5[4]
.sym 17830 control_RAM.addru_read5[1]
.sym 17831 control_RAM.addru_read5[5]
.sym 17860 $true
.sym 17897 $auto$alumacc.cc:474:replace_alu$1866.C[1]
.sym 17899 pixel_order.ou5[0]
.sym 17900 $abc$15900$n989
.sym 17903 $auto$alumacc.cc:474:replace_alu$1866.C[2]
.sym 17904 $false
.sym 17905 pixel_order.ou5[1]
.sym 17906 $abc$15900$n991
.sym 17907 $auto$alumacc.cc:474:replace_alu$1866.C[1]
.sym 17909 $auto$alumacc.cc:474:replace_alu$1866.C[3]
.sym 17910 $false
.sym 17911 pixel_order.ou5[2]
.sym 17912 $abc$15900$n993
.sym 17913 $auto$alumacc.cc:474:replace_alu$1866.C[2]
.sym 17915 $auto$alumacc.cc:474:replace_alu$1866.C[4]
.sym 17916 $false
.sym 17917 pixel_order.ou5[3]
.sym 17918 $abc$15900$n995
.sym 17919 $auto$alumacc.cc:474:replace_alu$1866.C[3]
.sym 17921 $auto$alumacc.cc:474:replace_alu$1866.C[5]
.sym 17922 $false
.sym 17923 pixel_order.ou5[4]
.sym 17924 $abc$15900$n997
.sym 17925 $auto$alumacc.cc:474:replace_alu$1866.C[4]
.sym 17927 $auto$alumacc.cc:474:replace_alu$1866.C[6]
.sym 17928 $false
.sym 17929 pixel_order.ou5[5]
.sym 17930 $abc$15900$n999
.sym 17931 $auto$alumacc.cc:474:replace_alu$1866.C[5]
.sym 17933 $auto$alumacc.cc:474:replace_alu$1866.C[7]
.sym 17934 $false
.sym 17935 pixel_order.ou5[6]
.sym 17936 $abc$15900$n1001
.sym 17937 $auto$alumacc.cc:474:replace_alu$1866.C[6]
.sym 17939 $abc$15900$n903$2
.sym 17940 $false
.sym 17941 pixel_order.ou5[7]
.sym 17942 $abc$15900$n1003
.sym 17943 $auto$alumacc.cc:474:replace_alu$1866.C[7]
.sym 17947 $abc$15900$n652
.sym 17948 $abc$15900$n658
.sym 17949 $abc$15900$n1029
.sym 17950 $abc$15900$n661
.sym 17951 $abc$15900$n863
.sym 17952 $abc$15900$n646
.sym 17953 control_RAM.addru_write5[5]
.sym 17954 control_RAM.addru_write5[0]
.sym 18024 $abc$15900$n903$2
.sym 18027 RAMs.RAM5.data_out[1]
.sym 18028 $false
.sym 18029 $false
.sym 18030 $false
.sym 18033 RAMs.RAM5.data_out[7]
.sym 18034 $false
.sym 18035 $false
.sym 18036 $false
.sym 18039 RAMs.RAM5.data_out[0]
.sym 18040 $false
.sym 18041 $false
.sym 18042 $false
.sym 18045 RAMs.RAM5.data_out[6]
.sym 18046 $false
.sym 18047 $false
.sym 18048 $false
.sym 18051 RAMs.RAM5.data_out[5]
.sym 18052 $false
.sym 18053 $false
.sym 18054 $false
.sym 18057 RAMs.RAM5.data_out[2]
.sym 18058 $false
.sym 18059 $false
.sym 18060 $false
.sym 18063 RAMs.RAM5.data_out[3]
.sym 18064 $false
.sym 18065 $false
.sym 18066 $false
.sym 18067 $true
.sym 18068 clk$2$2
.sym 18069 $false
.sym 18070 control_RAM.ru5[3]
.sym 18071 control_RAM.ru5[7]
.sym 18073 control_RAM.addru_write5[4]
.sym 18074 control_RAM.ru5[4]
.sym 18076 control_RAM.ru5[2]
.sym 18077 control_RAM.ru5[0]
.sym 18168 RAMs.RAM5.data_out[4]
.sym 18169 $false
.sym 18170 $false
.sym 18171 $false
.sym 18190 $true
.sym 18191 clk$2$2
.sym 18192 $false
.sym 18193 $abc$15900$n693_1
.sym 18194 $abc$15900$n143
.sym 18195 $abc$15900$n689_1
.sym 18196 $abc$15900$n138
.sym 18197 $abc$15900$n692_1
.sym 18198 $abc$15900$n865_1
.sym 18200 control_uart.car_count[1]
.sym 18267 $abc$15900$n847_1
.sym 18268 $abc$15900$n860_1
.sym 18269 $abc$15900$n864_1
.sym 18270 $false
.sym 18273 $abc$15900$n690_1
.sym 18274 $abc$15900$n846_1
.sym 18275 control_uart.car_count[1]
.sym 18276 $false
.sym 18279 $abc$15900$n848_1
.sym 18280 $abc$15900$n846_1
.sym 18281 control_uart.car_count[0]
.sym 18282 control_uart.car_count[1]
.sym 18285 $abc$15900$n690_1
.sym 18286 $abc$15900$n846_1
.sym 18287 $abc$15900$n845_1
.sym 18288 $abc$15900$n14
.sym 18291 $abc$15900$n846_1
.sym 18292 $abc$15900$n845_1
.sym 18293 $abc$15900$n14
.sym 18294 $false
.sym 18297 $abc$15900$n860_1
.sym 18298 $abc$15900$n864_1
.sym 18299 $abc$15900$n865_1
.sym 18300 $false
.sym 18303 $abc$15900$n844_1
.sym 18304 $abc$15900$n847_1
.sym 18305 $abc$15900$n849_1
.sym 18306 $false
.sym 18309 $abc$15900$n848_1
.sym 18310 $abc$15900$n846_1
.sym 18311 control_uart.car_count[0]
.sym 18312 control_uart.car_count[1]
.sym 18316 $abc$15900$n848_1
.sym 18318 $abc$15900$n967
.sym 18319 $abc$15900$n846_1
.sym 18390 control_uart.car_count[1]
.sym 18391 $abc$15900$n846_1
.sym 18392 $abc$15900$n690_1
.sym 18393 control_uart.car_count[0]
.sym 18396 $abc$15900$n848_1
.sym 18397 $abc$15900$n690_1
.sym 18398 control_uart.car_count[1]
.sym 18399 $false
.sym 18402 $abc$15900$n845_1
.sym 18403 $abc$15900$n690_1
.sym 18404 $abc$15900$n853_1
.sym 18405 $false
.sym 18408 control_uart.car_count[0]
.sym 18409 control_uart.car_count[1]
.sym 18410 $false
.sym 18411 $false
.sym 18414 $abc$15900$n857_1
.sym 18415 $abc$15900$n1074
.sym 18416 $abc$15900$n858_1
.sym 18417 $false
.sym 18420 $abc$15900$n857_1
.sym 18421 $abc$15900$n858_1
.sym 18422 $abc$15900$n860_1
.sym 18423 $false
.sym 18426 control_uart.car_count[0]
.sym 18427 $abc$15900$n848_1
.sym 18428 $abc$15900$n846_1
.sym 18429 control_uart.car_count[1]
.sym 18432 control_uart.car_count[0]
.sym 18433 $abc$15900$n848_1
.sym 18434 $false
.sym 18435 $false
.sym 18442 $abc$15900$n916
.sym 18445 $abc$15900$n194
.sym 18446 $abc$15900$n197
.sym 18562 in_pixel[0]$2
.sym 18564 in_pixel[1]$2
.sym 18754 $abc$15900$n1339
.sym 18755 Href$2
.sym 18756 $false
.sym 18757 $false
.sym 18772 PCLK_ant
.sym 18773 PCLK$2
.sym 18774 $abc$15900$n327
.sym 18775 $false
.sym 18778 PCLK$2
.sym 18779 $false
.sym 18780 $false
.sym 18781 $false
.sym 18782 $true
.sym 18783 clk$2$2
.sym 18784 $false
.sym 19040 $abc$15900$n654_1
.sym 19041 $abc$15900$n685_1
.sym 19042 $false
.sym 19043 $false
.sym 19058 $abc$15900$n36
.sym 19059 $false
.sym 19060 $false
.sym 19061 $false
.sym 19068 $true
.sym 19069 clk$2$2
.sym 19070 $abc$15900$n24$2
.sym 19175 control_RAM.PCLK_ant2
.sym 19176 Href$2
.sym 19177 control_RAM.getting_img
.sym 19178 pixel_luminancia
.sym 19187 pixel_luminancia
.sym 19188 $false
.sym 19189 $false
.sym 19190 $false
.sym 19191 $abc$15900$n75
.sym 19192 clk$2$2
.sym 19193 $false
.sym 19194 RAMs.RAM3.data_out[0]
.sym 19196 RAMs.RAM3.data_out[1]
.sym 19198 RAMs.RAM3.data_out[2]
.sym 19200 RAMs.RAM3.data_out[3]
.sym 19268 Href$2
.sym 19269 control_RAM.addr[0]
.sym 19270 $abc$15900$n721_1
.sym 19271 $abc$15900$n1020
.sym 19280 RAMs.RAM3.rw
.sym 19281 $false
.sym 19282 $false
.sym 19283 $false
.sym 19286 control_RAM.addr[3]
.sym 19287 $false
.sym 19288 $false
.sym 19289 $false
.sym 19292 control_RAM.addr[2]
.sym 19293 $false
.sym 19294 $false
.sym 19295 $false
.sym 19298 in_pixel[1]$2
.sym 19299 $false
.sym 19300 $false
.sym 19301 $false
.sym 19314 $abc$15900$n41$2
.sym 19315 clk$2$2
.sym 19316 $false
.sym 19317 RAMs.RAM3.data_out[4]
.sym 19319 RAMs.RAM3.data_out[5]
.sym 19321 RAMs.RAM3.data_out[6]
.sym 19323 RAMs.RAM3.data_out[7]
.sym 19391 control_RAM.addru_write3[4]
.sym 19392 control_RAM.addru_read3[4]
.sym 19393 RAMs.RAM3.rw
.sym 19394 $false
.sym 19397 control_RAM.addru_write3[6]
.sym 19398 control_RAM.addru_read3[6]
.sym 19399 RAMs.RAM3.rw
.sym 19400 $false
.sym 19403 control_RAM.addru_write3[1]
.sym 19404 control_RAM.addru_read3[1]
.sym 19405 RAMs.RAM3.rw
.sym 19406 $false
.sym 19409 control_RAM.addru_write3[2]
.sym 19410 control_RAM.addru_read3[2]
.sym 19411 RAMs.RAM3.rw
.sym 19412 $false
.sym 19415 control_RAM.addru_write3[0]
.sym 19416 control_RAM.addru_read3[0]
.sym 19417 RAMs.RAM3.rw
.sym 19418 $false
.sym 19421 control_RAM.addru_write3[3]
.sym 19422 control_RAM.addru_read3[3]
.sym 19423 RAMs.RAM3.rw
.sym 19424 $false
.sym 19427 RAMs.RAM3.data_out[5]
.sym 19428 $false
.sym 19429 $false
.sym 19430 $false
.sym 19433 RAMs.RAM3.data_out[3]
.sym 19434 $false
.sym 19435 $false
.sym 19436 $false
.sym 19437 $true
.sym 19438 clk$2$2
.sym 19439 $false
.sym 19514 control_uart.VSYNC_ant
.sym 19515 VSYNC$2
.sym 19516 $abc$15900$n1020
.sym 19517 $false
.sym 19520 control_RAM.fila[1]
.sym 19521 control_RAM.fila[0]
.sym 19522 $abc$15900$n75
.sym 19523 $false
.sym 19526 $abc$15900$n36
.sym 19527 $abc$15900$n673_1
.sym 19528 $false
.sym 19529 $false
.sym 19538 control_RAM.fila[2]
.sym 19539 $abc$15900$n36
.sym 19540 $false
.sym 19541 $false
.sym 19544 control_RAM.state_sobel[0]
.sym 19545 $abc$15900$n677_1
.sym 19546 $abc$15900$n660_1
.sym 19547 $false
.sym 19550 control_RAM.state[0]
.sym 19551 control_RAM.state[1]
.sym 19552 $abc$15900$n660_1
.sym 19553 $false
.sym 19556 $abc$15900$n1339
.sym 19557 $false
.sym 19558 $false
.sym 19559 $false
.sym 19560 $abc$15900$n344
.sym 19561 clk$2$2
.sym 19562 $false
.sym 19637 control_RAM.fila[0]
.sym 19638 $abc$15900$n660_1
.sym 19639 control_RAM.fila[1]
.sym 19640 $false
.sym 19649 $abc$15900$n660_1
.sym 19650 $abc$15900$n75
.sym 19651 $false
.sym 19652 $false
.sym 19655 control_RAM.state[0]
.sym 19656 $abc$15900$n75
.sym 19657 control_RAM.state[1]
.sym 19658 $abc$15900$n659_1
.sym 19667 $abc$15900$n319
.sym 19668 control_RAM.addr_sobel[5]
.sym 19669 $false
.sym 19670 $false
.sym 19673 $abc$15900$n319
.sym 19674 $false
.sym 19675 $false
.sym 19676 $false
.sym 19679 control_RAM.state_sobel[1]
.sym 19680 $false
.sym 19681 $false
.sym 19682 $false
.sym 19683 $abc$15900$n64
.sym 19684 clk$2$2
.sym 19685 $abc$15900$n24$2
.sym 19686 RAMs.RAM2.data_out[0]
.sym 19688 RAMs.RAM2.data_out[1]
.sym 19690 RAMs.RAM2.data_out[2]
.sym 19692 RAMs.RAM2.data_out[3]
.sym 19760 control_RAM.addru_write2[1]
.sym 19761 control_RAM.addru_read2[1]
.sym 19762 RAMs.RAM2.rw
.sym 19763 $false
.sym 19766 pixel_order.ou3[0]
.sym 19767 $false
.sym 19768 $false
.sym 19769 $false
.sym 19772 pixel_order.ou3[3]
.sym 19773 $false
.sym 19774 $false
.sym 19775 $false
.sym 19784 RAMs.RAM3.data_out[2]
.sym 19785 $false
.sym 19786 $false
.sym 19787 $false
.sym 19790 RAMs.RAM3.data_out[6]
.sym 19791 $false
.sym 19792 $false
.sym 19793 $false
.sym 19796 RAMs.RAM3.data_out[4]
.sym 19797 $false
.sym 19798 $false
.sym 19799 $false
.sym 19802 RAMs.RAM3.data_out[0]
.sym 19803 $false
.sym 19804 $false
.sym 19805 $false
.sym 19806 $true
.sym 19807 clk$2$2
.sym 19808 $false
.sym 19809 RAMs.RAM2.data_out[4]
.sym 19811 RAMs.RAM2.data_out[5]
.sym 19813 RAMs.RAM2.data_out[6]
.sym 19815 RAMs.RAM2.data_out[7]
.sym 19883 control_RAM.state_sobel[1]
.sym 19884 control_RAM.state_sobel[0]
.sym 19885 control_RAM.addr_sobel[0]
.sym 19886 $false
.sym 19889 RAMs.RAM2.rw
.sym 19890 $false
.sym 19891 $false
.sym 19892 $false
.sym 19901 pixel_order.ou3[4]
.sym 19902 $false
.sym 19903 $false
.sym 19904 $false
.sym 19907 control_RAM.addru_write2[0]
.sym 19908 control_RAM.addru_read2[0]
.sym 19909 RAMs.RAM2.rw
.sym 19910 $false
.sym 19913 control_RAM.state_sobel[1]
.sym 19914 control_RAM.state_sobel[0]
.sym 19915 control_RAM.addr_sobel[5]
.sym 19916 $false
.sym 19919 RAMs.RAM2.data_out[0]
.sym 19920 $false
.sym 19921 $false
.sym 19922 $false
.sym 19925 RAMs.RAM2.data_out[2]
.sym 19926 $false
.sym 19927 $false
.sym 19928 $false
.sym 19929 $true
.sym 19930 clk$2$2
.sym 19931 $false
.sym 19932 RAMs.RAM5.data_out[0]
.sym 19934 RAMs.RAM5.data_out[1]
.sym 19936 RAMs.RAM5.data_out[2]
.sym 19938 RAMs.RAM5.data_out[3]
.sym 20006 pixel_order.ou3[5]
.sym 20007 $false
.sym 20008 $false
.sym 20009 $false
.sym 20012 pixel_order.ou3[7]
.sym 20013 $false
.sym 20014 $false
.sym 20015 $false
.sym 20018 $abc$15900$n1041
.sym 20019 $false
.sym 20020 $false
.sym 20021 $false
.sym 20024 $abc$15900$n1043
.sym 20025 $false
.sym 20026 $false
.sym 20027 $false
.sym 20030 $abc$15900$n1060
.sym 20031 $false
.sym 20032 $false
.sym 20033 $false
.sym 20036 $abc$15900$n1045
.sym 20037 $false
.sym 20038 $false
.sym 20039 $false
.sym 20042 $abc$15900$n1059
.sym 20043 $false
.sym 20044 $false
.sym 20045 $false
.sym 20048 $abc$15900$n1047
.sym 20049 $false
.sym 20050 $false
.sym 20051 $false
.sym 20052 $abc$15900$n96
.sym 20053 clk$2$2
.sym 20054 $false
.sym 20055 RAMs.RAM5.data_out[4]
.sym 20057 RAMs.RAM5.data_out[5]
.sym 20059 RAMs.RAM5.data_out[6]
.sym 20061 RAMs.RAM5.data_out[7]
.sym 20129 control_RAM.addru_write5[2]
.sym 20130 control_RAM.addru_read5[2]
.sym 20131 RAMs.RAM5.rw
.sym 20132 $false
.sym 20135 control_RAM.addru_write5[4]
.sym 20136 control_RAM.addru_read5[4]
.sym 20137 RAMs.RAM5.rw
.sym 20138 $false
.sym 20141 $false
.sym 20142 $false
.sym 20143 control_RAM.addr_sobel[0]
.sym 20144 $false
.sym 20147 control_RAM.addru_write5[5]
.sym 20148 control_RAM.addru_read5[5]
.sym 20149 RAMs.RAM5.rw
.sym 20150 $false
.sym 20153 RAMs.RAM5.rw
.sym 20154 $false
.sym 20155 $false
.sym 20156 $false
.sym 20159 control_RAM.addru_write5[0]
.sym 20160 control_RAM.addru_read5[0]
.sym 20161 RAMs.RAM5.rw
.sym 20162 $false
.sym 20165 control_RAM.addr[5]
.sym 20166 $false
.sym 20167 $false
.sym 20168 $false
.sym 20171 control_RAM.addr[0]
.sym 20172 $false
.sym 20173 $false
.sym 20174 $false
.sym 20175 $abc$15900$n31
.sym 20176 clk$2$2
.sym 20177 $false
.sym 20252 in_pixel[3]$2
.sym 20253 $false
.sym 20254 $false
.sym 20255 $false
.sym 20258 in_pixel[7]$2
.sym 20259 $false
.sym 20260 $false
.sym 20261 $false
.sym 20270 control_RAM.addr[4]
.sym 20271 $false
.sym 20272 $false
.sym 20273 $false
.sym 20276 in_pixel[4]$2
.sym 20277 $false
.sym 20278 $false
.sym 20279 $false
.sym 20288 in_pixel[2]$2
.sym 20289 $false
.sym 20290 $false
.sym 20291 $false
.sym 20294 in_pixel[0]$2
.sym 20295 $false
.sym 20296 $false
.sym 20297 $false
.sym 20298 $abc$15900$n31
.sym 20299 clk$2$2
.sym 20300 $false
.sym 20375 $abc$15900$n689_1
.sym 20376 $abc$15900$n14
.sym 20377 $false
.sym 20378 $false
.sym 20381 $abc$15900$n693_1
.sym 20382 control_uart.car_count[0]
.sym 20383 $abc$15900$n692_1
.sym 20384 $abc$15900$n1020
.sym 20387 $abc$15900$n690_1
.sym 20388 control_uart.car_count[0]
.sym 20389 control_uart.car_count[1]
.sym 20390 $false
.sym 20393 $abc$15900$n692_1
.sym 20394 $abc$15900$n693_1
.sym 20395 $abc$15900$n1020
.sym 20396 $false
.sym 20399 $abc$15900$n689_1
.sym 20400 $abc$15900$n14
.sym 20401 control_uart.cena
.sym 20402 $abc$15900$n916
.sym 20405 $abc$15900$n690_1
.sym 20406 control_uart.car_count[1]
.sym 20407 control_uart.car_count[0]
.sym 20408 $false
.sym 20417 $abc$15900$n14
.sym 20418 control_uart.car_count[1]
.sym 20419 control_uart.cena
.sym 20420 $abc$15900$n916
.sym 20421 $abc$15900$n143
.sym 20422 clk$2$2
.sym 20423 rst$2
.sym 20498 control_uart.car_count[4]
.sym 20499 control_uart.car_count[2]
.sym 20500 control_uart.car_count[3]
.sym 20501 $false
.sym 20510 control_uart.car_count[3]
.sym 20511 $false
.sym 20512 $false
.sym 20513 $false
.sym 20516 control_uart.car_count[4]
.sym 20517 control_uart.car_count[3]
.sym 20518 control_uart.car_count[2]
.sym 20519 $false
.sym 20583 $true
.sym 20620 $abc$15900$n197$2
.sym 20621 $false
.sym 20622 $abc$15900$n197
.sym 20623 $false
.sym 20624 $false
.sym 20626 $auto$alumacc.cc:474:replace_alu$1837.C[4]
.sym 20628 $true$2
.sym 20629 $abc$15900$n967
.sym 20632 $abc$15900$n916$2
.sym 20634 $false
.sym 20635 $abc$15900$n194
.sym 20642 $abc$15900$n916$2
.sym 20657 control_uart.car_count[4]
.sym 20658 $false
.sym 20659 $false
.sym 20660 $false
.sym 20663 control_uart.car_count[2]
.sym 20664 $false
.sym 20665 $false
.sym 20666 $false
.sym 20670 in_pixel[2]$2
.sym 20672 in_pixel[3]$2
.sym 20770 $abc$15900$n453
.sym 20775 pixel_luminancia
.sym 20777 par
.sym 20846 RAMs.Href_ant
.sym 20985 $abc$15900$n654_1
.sym 20989 $abc$15900$n687_1
.sym 20990 $abc$15900$n10
.sym 20991 $abc$15900$n12
.sym 21088 control_RAM.addr[2]
.sym 21089 control_RAM.addr[3]
.sym 21090 control_RAM.addr[4]
.sym 21091 control_RAM.addr[5]
.sym 21092 control_RAM.addr[6]
.sym 21093 control_RAM.addr[0]
.sym 21188 $abc$15900$n358
.sym 21189 control_RAM.fila[0]
.sym 21193 control_RAM.fila[1]
.sym 21290 control_RAM.addru_write3[6]
.sym 21291 control_RAM.ru3[4]
.sym 21292 control_RAM.ru3[5]
.sym 21293 control_RAM.addru_write3[5]
.sym 21294 control_RAM.ru3[2]
.sym 21295 control_RAM.ru3[0]
.sym 21296 control_RAM.addru_write3[0]
.sym 21297 control_RAM.addru_write3[1]
.sym 21298 $undef
.sym 21299 $undef
.sym 21300 $undef
.sym 21301 $undef
.sym 21302 $undef
.sym 21303 $undef
.sym 21304 $undef
.sym 21305 $undef
.sym 21306 control_RAM.addru_write3[0]
.sym 21307 control_RAM.addru_write3[1]
.sym 21308 $false
.sym 21309 control_RAM.addru_write3[2]
.sym 21310 control_RAM.addru_write3[3]
.sym 21311 control_RAM.addru_write3[4]
.sym 21312 control_RAM.addru_write3[5]
.sym 21313 control_RAM.addru_write3[6]
.sym 21314 $false
.sym 21315 $false
.sym 21316 $false
.sym 21317 clk$2$2
.sym 21318 $abc$15900$n864
.sym 21319 control_RAM.ru3[0]
.sym 21320 $undef
.sym 21321 control_RAM.ru3[1]
.sym 21322 $undef
.sym 21323 control_RAM.ru3[2]
.sym 21324 $undef
.sym 21325 control_RAM.ru3[3]
.sym 21326 $undef
.sym 21327 $true$2
.sym 21393 $abc$15900$n1057
.sym 21394 $abc$15900$n673_1
.sym 21395 control_RAM.addru_read2[6]
.sym 21397 control_RAM.addru_read2[3]
.sym 21398 control_RAM.addru_read2[1]
.sym 21399 control_RAM.addru_read2[5]
.sym 21400 $undef
.sym 21401 $undef
.sym 21402 $undef
.sym 21403 $undef
.sym 21404 $undef
.sym 21405 $undef
.sym 21406 $undef
.sym 21407 $undef
.sym 21408 $abc$15900$n844
.sym 21409 $abc$15900$n847
.sym 21410 $false
.sym 21411 $abc$15900$n850
.sym 21412 $abc$15900$n853
.sym 21413 $abc$15900$n856
.sym 21414 $abc$15900$n859
.sym 21415 $abc$15900$n862
.sym 21416 $false
.sym 21417 $false
.sym 21418 $false
.sym 21419 clk$2$2
.sym 21420 $true
.sym 21421 $true$2
.sym 21422 control_RAM.ru3[5]
.sym 21423 $undef
.sym 21424 control_RAM.ru3[6]
.sym 21425 $undef
.sym 21426 control_RAM.ru3[7]
.sym 21427 $undef
.sym 21428 control_RAM.ru3[4]
.sym 21429 $undef
.sym 21494 $abc$15900$n991
.sym 21495 $abc$15900$n41
.sym 21496 $abc$15900$n96
.sym 21498 $abc$15900$n71
.sym 21499 pixel_order.ou3[7]
.sym 21500 pixel_order.ou2[5]
.sym 21501 pixel_order.ou3[1]
.sym 21597 $abc$15900$n567
.sym 21598 $abc$15900$n558
.sym 21599 $abc$15900$n564
.sym 21600 control_RAM.addru_write2[6]
.sym 21601 control_RAM.addru_write2[3]
.sym 21602 control_RAM.addru_write2[0]
.sym 21603 control_RAM.addru_write2[5]
.sym 21698 $abc$15900$n555
.sym 21699 control_RAM.addru_write2[2]
.sym 21700 control_RAM.ru2[6]
.sym 21701 control_RAM.ru2[2]
.sym 21702 control_RAM.ru2[7]
.sym 21703 control_RAM.ru2[5]
.sym 21704 control_RAM.ru2[1]
.sym 21705 control_RAM.ru2[4]
.sym 21706 $undef
.sym 21707 $undef
.sym 21708 $undef
.sym 21709 $undef
.sym 21710 $undef
.sym 21711 $undef
.sym 21712 $undef
.sym 21713 $undef
.sym 21714 control_RAM.addru_write2[0]
.sym 21715 control_RAM.addru_write2[1]
.sym 21716 $false
.sym 21717 control_RAM.addru_write2[2]
.sym 21718 control_RAM.addru_write2[3]
.sym 21719 control_RAM.addru_write2[4]
.sym 21720 control_RAM.addru_write2[5]
.sym 21721 control_RAM.addru_write2[6]
.sym 21722 $false
.sym 21723 $false
.sym 21724 $false
.sym 21725 clk$2$2
.sym 21726 $abc$15900$n865
.sym 21727 control_RAM.ru2[0]
.sym 21728 $undef
.sym 21729 control_RAM.ru2[1]
.sym 21730 $undef
.sym 21731 control_RAM.ru2[2]
.sym 21732 $undef
.sym 21733 control_RAM.ru2[3]
.sym 21734 $undef
.sym 21735 $true$2
.sym 21800 $abc$15900$n655
.sym 21806 control_uart.VSYNC_ant
.sym 21808 $undef
.sym 21809 $undef
.sym 21810 $undef
.sym 21811 $undef
.sym 21812 $undef
.sym 21813 $undef
.sym 21814 $undef
.sym 21815 $undef
.sym 21816 $abc$15900$n549
.sym 21817 $abc$15900$n552
.sym 21818 $false
.sym 21819 $abc$15900$n555
.sym 21820 $abc$15900$n558
.sym 21821 $abc$15900$n561
.sym 21822 $abc$15900$n564
.sym 21823 $abc$15900$n567
.sym 21824 $false
.sym 21825 $false
.sym 21826 $false
.sym 21827 clk$2$2
.sym 21828 $true
.sym 21829 $true$2
.sym 21830 control_RAM.ru2[5]
.sym 21831 $undef
.sym 21832 control_RAM.ru2[6]
.sym 21833 $undef
.sym 21834 control_RAM.ru2[7]
.sym 21835 $undef
.sym 21836 control_RAM.ru2[4]
.sym 21837 $undef
.sym 21902 $abc$15900$n649
.sym 21903 $abc$15900$n664
.sym 21904 control_RAM.ru5[6]
.sym 21905 control_RAM.ru5[1]
.sym 21906 control_RAM.ru5[5]
.sym 21907 control_RAM.addru_write5[6]
.sym 21908 control_RAM.addru_write5[1]
.sym 21909 control_RAM.addru_write5[2]
.sym 21910 $undef
.sym 21911 $undef
.sym 21912 $undef
.sym 21913 $undef
.sym 21914 $undef
.sym 21915 $undef
.sym 21916 $undef
.sym 21917 $undef
.sym 21918 control_RAM.addru_write5[0]
.sym 21919 control_RAM.addru_write5[1]
.sym 21920 $false
.sym 21921 control_RAM.addru_write5[2]
.sym 21922 control_RAM.addru_write5[3]
.sym 21923 control_RAM.addru_write5[4]
.sym 21924 control_RAM.addru_write5[5]
.sym 21925 control_RAM.addru_write5[6]
.sym 21926 $false
.sym 21927 $false
.sym 21928 $false
.sym 21929 clk$2$2
.sym 21930 $abc$15900$n863
.sym 21931 control_RAM.ru5[0]
.sym 21932 $undef
.sym 21933 control_RAM.ru5[1]
.sym 21934 $undef
.sym 21935 control_RAM.ru5[2]
.sym 21936 $undef
.sym 21937 control_RAM.ru5[3]
.sym 21938 $undef
.sym 21939 $true$2
.sym 22008 control_RAM.addru_read5[6]
.sym 22012 $undef
.sym 22013 $undef
.sym 22014 $undef
.sym 22015 $undef
.sym 22016 $undef
.sym 22017 $undef
.sym 22018 $undef
.sym 22019 $undef
.sym 22020 $abc$15900$n646
.sym 22021 $abc$15900$n649
.sym 22022 $false
.sym 22023 $abc$15900$n652
.sym 22024 $abc$15900$n655
.sym 22025 $abc$15900$n658
.sym 22026 $abc$15900$n661
.sym 22027 $abc$15900$n664
.sym 22028 $false
.sym 22029 $false
.sym 22030 $false
.sym 22031 clk$2$2
.sym 22032 $true
.sym 22033 $true$2
.sym 22034 control_RAM.ru5[5]
.sym 22035 $undef
.sym 22036 control_RAM.ru5[6]
.sym 22037 $undef
.sym 22038 control_RAM.ru5[7]
.sym 22039 $undef
.sym 22040 control_RAM.ru5[4]
.sym 22041 $undef
.sym 22107 $abc$15900$n829
.sym 22110 control_uart.car_count[0]
.sym 22112 control_uart.car_count[2]
.sym 22210 $abc$15900$n833
.sym 22211 $abc$15900$n835
.sym 22212 $abc$15900$n837
.sym 22213 $abc$15900$n690_1
.sym 22214 control_uart.car_count[4]
.sym 22215 control_uart.car_count[3]
.sym 22412 in_pixel[4]$2
.sym 22414 in_pixel[5]$2
.sym 22617 par
.sym 22618 $false
.sym 22619 $false
.sym 22620 $false
.sym 22647 $abc$15900$n453
.sym 22648 $false
.sym 22649 $false
.sym 22650 $false
.sym 22659 $abc$15900$n453
.sym 22660 $false
.sym 22661 $false
.sym 22662 $false
.sym 22663 $abc$15900$n329
.sym 22664 clk$2$2
.sym 22665 $abc$15900$n327
.sym 22780 Href$2
.sym 22781 $false
.sym 22782 $false
.sym 22783 $false
.sym 22826 $abc$15900$n1020
.sym 22827 clk$2$2
.sym 22828 $false
.sym 22835 RAMs.reg_mask_flag
.sym 22909 $abc$15900$n12
.sym 22910 $abc$15900$n10
.sym 22911 Href$2
.sym 22912 RAMs.Href_ant
.sym 22933 $abc$15900$n131
.sym 22934 RAMs.reg_mask_flag
.sym 22935 $false
.sym 22936 $false
.sym 22939 $abc$15900$n10
.sym 22940 $abc$15900$n1020
.sym 22941 $abc$15900$n654_1
.sym 22942 $false
.sym 22945 $abc$15900$n12
.sym 22946 $abc$15900$n10
.sym 22947 $abc$15900$n654_1
.sym 22948 $abc$15900$n1020
.sym 22949 $abc$15900$n127
.sym 22950 clk$2$2
.sym 22951 $false
.sym 22988 $true
.sym 23025 control_RAM.addr[0]$2
.sym 23026 $false
.sym 23027 control_RAM.addr[0]
.sym 23028 $false
.sym 23029 $false
.sym 23031 $auto$alumacc.cc:474:replace_alu$1851.C[2]
.sym 23033 $false
.sym 23034 control_RAM.addr[1]
.sym 23037 $auto$alumacc.cc:474:replace_alu$1851.C[3]
.sym 23038 $false
.sym 23039 $false
.sym 23040 control_RAM.addr[2]
.sym 23041 $auto$alumacc.cc:474:replace_alu$1851.C[2]
.sym 23043 $auto$alumacc.cc:474:replace_alu$1851.C[4]
.sym 23044 $false
.sym 23045 $false
.sym 23046 control_RAM.addr[3]
.sym 23047 $auto$alumacc.cc:474:replace_alu$1851.C[3]
.sym 23049 $auto$alumacc.cc:474:replace_alu$1851.C[5]
.sym 23050 $false
.sym 23051 $false
.sym 23052 control_RAM.addr[4]
.sym 23053 $auto$alumacc.cc:474:replace_alu$1851.C[4]
.sym 23055 $auto$alumacc.cc:474:replace_alu$1851.C[6]
.sym 23056 $false
.sym 23057 $false
.sym 23058 control_RAM.addr[5]
.sym 23059 $auto$alumacc.cc:474:replace_alu$1851.C[5]
.sym 23062 $false
.sym 23063 $false
.sym 23064 control_RAM.addr[6]
.sym 23065 $auto$alumacc.cc:474:replace_alu$1851.C[6]
.sym 23068 $false
.sym 23069 $false
.sym 23070 control_RAM.addr[0]
.sym 23071 $false
.sym 23072 $abc$15900$n358
.sym 23073 clk$2$2
.sym 23074 $abc$15900$n24$2
.sym 23077 control_RAM.ru2[3]
.sym 23149 $abc$15900$n721_1
.sym 23150 $abc$15900$n75
.sym 23151 $false
.sym 23152 $false
.sym 23155 control_RAM.fila[1]
.sym 23156 control_RAM.fila[2]
.sym 23157 control_RAM.fila[0]
.sym 23158 $false
.sym 23179 control_RAM.fila[2]
.sym 23180 control_RAM.fila[0]
.sym 23181 control_RAM.fila[1]
.sym 23182 $false
.sym 23195 $abc$15900$n342
.sym 23196 clk$2$2
.sym 23197 $abc$15900$n330$2
.sym 23198 control_RAM.addru_write3[4]
.sym 23200 control_RAM.ru3[7]
.sym 23202 control_RAM.ru3[6]
.sym 23204 control_RAM.ru3[3]
.sym 23272 control_RAM.addr[6]
.sym 23273 $false
.sym 23274 $false
.sym 23275 $false
.sym 23278 in_pixel[4]$2
.sym 23279 $false
.sym 23280 $false
.sym 23281 $false
.sym 23284 in_pixel[5]$2
.sym 23285 $false
.sym 23286 $false
.sym 23287 $false
.sym 23290 control_RAM.addr[5]
.sym 23291 $false
.sym 23292 $false
.sym 23293 $false
.sym 23296 in_pixel[2]$2
.sym 23297 $false
.sym 23298 $false
.sym 23299 $false
.sym 23302 in_pixel[0]$2
.sym 23303 $false
.sym 23304 $false
.sym 23305 $false
.sym 23308 control_RAM.addr[0]
.sym 23309 $false
.sym 23310 $false
.sym 23311 $false
.sym 23314 control_RAM.addr[1]
.sym 23315 $false
.sym 23316 $false
.sym 23317 $false
.sym 23318 $abc$15900$n41$2
.sym 23319 clk$2$2
.sym 23320 $false
.sym 23401 control_RAM.state_sobel[0]
.sym 23402 control_RAM.state_sobel[1]
.sym 23403 control_RAM.addr_sobel[5]
.sym 23404 $false
.sym 23407 control_RAM.fila[1]
.sym 23408 control_RAM.fila[0]
.sym 23409 control_RAM.fila[2]
.sym 23410 $abc$15900$n1020
.sym 23413 $abc$15900$n1049
.sym 23414 $false
.sym 23415 $false
.sym 23416 $false
.sym 23425 $abc$15900$n1060
.sym 23426 $false
.sym 23427 $false
.sym 23428 $false
.sym 23431 $abc$15900$n1059
.sym 23432 $false
.sym 23433 $false
.sym 23434 $false
.sym 23437 $abc$15900$n1047
.sym 23438 $false
.sym 23439 $false
.sym 23440 $false
.sym 23441 $abc$15900$n111
.sym 23442 clk$2$2
.sym 23443 $false
.sym 23449 $abc$15900$n24
.sym 23518 pixel_order.ou3[1]
.sym 23519 $false
.sym 23520 $false
.sym 23521 $false
.sym 23524 $abc$15900$n659_1
.sym 23525 $abc$15900$n75
.sym 23526 $abc$15900$n325
.sym 23527 $false
.sym 23530 control_RAM.state_sobel[1]
.sym 23531 $abc$15900$n677_1
.sym 23532 $abc$15900$n660_1
.sym 23533 $false
.sym 23542 control_RAM.state_sobel[1]
.sym 23543 $abc$15900$n660_1
.sym 23544 $abc$15900$n75
.sym 23545 $false
.sym 23548 RAMs.RAM3.data_out[7]
.sym 23549 $false
.sym 23550 $false
.sym 23551 $false
.sym 23554 RAMs.RAM2.data_out[5]
.sym 23555 $false
.sym 23556 $false
.sym 23557 $false
.sym 23560 RAMs.RAM3.data_out[1]
.sym 23561 $false
.sym 23562 $false
.sym 23563 $false
.sym 23564 $true
.sym 23565 clk$2$2
.sym 23566 $false
.sym 23569 control_RAM.addru_write5[3]
.sym 23647 control_RAM.addru_write2[6]
.sym 23648 control_RAM.addru_read2[6]
.sym 23649 RAMs.RAM2.rw
.sym 23650 $false
.sym 23653 control_RAM.addru_write2[3]
.sym 23654 control_RAM.addru_read2[3]
.sym 23655 RAMs.RAM2.rw
.sym 23656 $false
.sym 23659 control_RAM.addru_write2[5]
.sym 23660 control_RAM.addru_read2[5]
.sym 23661 RAMs.RAM2.rw
.sym 23662 $false
.sym 23665 control_RAM.addr[6]
.sym 23666 $false
.sym 23667 $false
.sym 23668 $false
.sym 23671 control_RAM.addr[3]
.sym 23672 $false
.sym 23673 $false
.sym 23674 $false
.sym 23677 control_RAM.addr[0]
.sym 23678 $false
.sym 23679 $false
.sym 23680 $false
.sym 23683 control_RAM.addr[5]
.sym 23684 $false
.sym 23685 $false
.sym 23686 $false
.sym 23687 $abc$15900$n45$2
.sym 23688 clk$2$2
.sym 23689 $false
.sym 23690 $abc$15900$n561
.sym 23692 $abc$15900$n1043
.sym 23694 control_RAM.addru_read2[0]
.sym 23695 control_RAM.addru_read2[4]
.sym 23696 control_RAM.addru_read2[2]
.sym 23764 control_RAM.addru_write2[2]
.sym 23765 control_RAM.addru_read2[2]
.sym 23766 RAMs.RAM2.rw
.sym 23767 $false
.sym 23770 control_RAM.addr[2]
.sym 23771 $false
.sym 23772 $false
.sym 23773 $false
.sym 23776 in_pixel[6]$2
.sym 23777 $false
.sym 23778 $false
.sym 23779 $false
.sym 23782 in_pixel[2]$2
.sym 23783 $false
.sym 23784 $false
.sym 23785 $false
.sym 23788 in_pixel[7]$2
.sym 23789 $false
.sym 23790 $false
.sym 23791 $false
.sym 23794 in_pixel[5]$2
.sym 23795 $false
.sym 23796 $false
.sym 23797 $false
.sym 23800 in_pixel[1]$2
.sym 23801 $false
.sym 23802 $false
.sym 23803 $false
.sym 23806 in_pixel[4]$2
.sym 23807 $false
.sym 23808 $false
.sym 23809 $false
.sym 23810 $abc$15900$n45$2
.sym 23811 clk$2$2
.sym 23812 $false
.sym 23815 $abc$15900$n1031
.sym 23816 $abc$15900$n1033
.sym 23817 $abc$15900$n1035
.sym 23818 $abc$15900$n1037
.sym 23819 $abc$15900$n1039
.sym 23820 control_RAM.addr_sobel[4]
.sym 23887 control_RAM.addru_write5[3]
.sym 23888 control_RAM.addru_read5[3]
.sym 23889 RAMs.RAM5.rw
.sym 23890 $false
.sym 23923 VSYNC$2
.sym 23924 $false
.sym 23925 $false
.sym 23926 $false
.sym 23933 $true
.sym 23934 clk$2$2
.sym 23935 rst$2
.sym 23936 control_RAM.addr_sobel[2]
.sym 23938 control_RAM.addr_sobel[6]
.sym 23939 control_RAM.addr_sobel[0]
.sym 23941 control_RAM.addr_sobel[1]
.sym 23942 control_RAM.addr_sobel[5]
.sym 23943 control_RAM.addr_sobel[3]
.sym 24010 control_RAM.addru_write5[1]
.sym 24011 control_RAM.addru_read5[1]
.sym 24012 RAMs.RAM5.rw
.sym 24013 $false
.sym 24016 control_RAM.addru_write5[6]
.sym 24017 control_RAM.addru_read5[6]
.sym 24018 RAMs.RAM5.rw
.sym 24019 $false
.sym 24022 in_pixel[6]$2
.sym 24023 $false
.sym 24024 $false
.sym 24025 $false
.sym 24028 in_pixel[1]$2
.sym 24029 $false
.sym 24030 $false
.sym 24031 $false
.sym 24034 in_pixel[5]$2
.sym 24035 $false
.sym 24036 $false
.sym 24037 $false
.sym 24040 control_RAM.addr[6]
.sym 24041 $false
.sym 24042 $false
.sym 24043 $false
.sym 24046 control_RAM.addr[1]
.sym 24047 $false
.sym 24048 $false
.sym 24049 $false
.sym 24052 control_RAM.addr[2]
.sym 24053 $false
.sym 24054 $false
.sym 24055 $false
.sym 24056 $abc$15900$n31
.sym 24057 clk$2$2
.sym 24058 $false
.sym 24062 control_RAM.addru_write2[4]
.sym 24157 $abc$15900$n1049
.sym 24158 $false
.sym 24159 $false
.sym 24160 $false
.sym 24179 $abc$15900$n96
.sym 24180 clk$2$2
.sym 24181 $false
.sym 24262 $false
.sym 24263 $false
.sym 24264 control_uart.car_count[0]
.sym 24265 $false
.sym 24280 $abc$15900$n692_1
.sym 24281 $abc$15900$n829
.sym 24282 $false
.sym 24283 $false
.sym 24292 $abc$15900$n692_1
.sym 24293 $abc$15900$n833
.sym 24294 $false
.sym 24295 $false
.sym 24302 $abc$15900$n138
.sym 24303 clk$2$2
.sym 24304 rst$2
.sym 24341 $true
.sym 24378 control_uart.car_count[0]$2
.sym 24379 $false
.sym 24380 control_uart.car_count[0]
.sym 24381 $false
.sym 24382 $false
.sym 24384 $auto$alumacc.cc:474:replace_alu$1857.C[2]
.sym 24386 $false
.sym 24387 control_uart.car_count[1]
.sym 24390 $auto$alumacc.cc:474:replace_alu$1857.C[3]
.sym 24391 $false
.sym 24392 $false
.sym 24393 control_uart.car_count[2]
.sym 24394 $auto$alumacc.cc:474:replace_alu$1857.C[2]
.sym 24396 $auto$alumacc.cc:474:replace_alu$1857.C[4]
.sym 24397 $false
.sym 24398 $false
.sym 24399 control_uart.car_count[3]
.sym 24400 $auto$alumacc.cc:474:replace_alu$1857.C[3]
.sym 24403 $false
.sym 24404 $false
.sym 24405 control_uart.car_count[4]
.sym 24406 $auto$alumacc.cc:474:replace_alu$1857.C[4]
.sym 24409 control_uart.car_count[4]
.sym 24410 control_uart.car_count[2]
.sym 24411 control_uart.car_count[3]
.sym 24412 $false
.sym 24415 $abc$15900$n692_1
.sym 24416 $abc$15900$n837
.sym 24417 $false
.sym 24418 $false
.sym 24421 $abc$15900$n692_1
.sym 24422 $abc$15900$n835
.sym 24423 $false
.sym 24424 $false
.sym 24425 $abc$15900$n138
.sym 24426 clk$2$2
.sym 24427 rst$2
.sym 24551 in_pixel[6]$2
.sym 24553 in_pixel[7]$2
.sym 25076 $abc$15900$n10
.sym 25077 $abc$15900$n12
.sym 25078 $abc$15900$n654_1
.sym 25079 control_RAM.RAM_flag_reg
.sym 25086 $true
.sym 25087 clk$2$2
.sym 25088 rst$2
.sym 25362 in_pixel[3]$2
.sym 25363 $false
.sym 25364 $false
.sym 25365 $false
.sym 25396 $abc$15900$n45$2
.sym 25397 clk$2$2
.sym 25398 $false
.sym 25505 control_RAM.addr[4]
.sym 25506 $false
.sym 25507 $false
.sym 25508 $false
.sym 25517 in_pixel[7]$2
.sym 25518 $false
.sym 25519 $false
.sym 25520 $false
.sym 25529 in_pixel[6]$2
.sym 25530 $false
.sym 25531 $false
.sym 25532 $false
.sym 25541 in_pixel[3]$2
.sym 25542 $false
.sym 25543 $false
.sym 25544 $false
.sym 25551 $abc$15900$n41$2
.sym 25552 clk$2$2
.sym 25553 $false
.sym 25845 $abc$15900$n75
.sym 25846 $false
.sym 25847 $false
.sym 25848 $false
.sym 25982 control_RAM.addr[3]
.sym 25983 $false
.sym 25984 $false
.sym 25985 $false
.sym 26016 $abc$15900$n31
.sym 26017 clk$2$2
.sym 26018 $false
.sym 26125 control_RAM.addru_write2[4]
.sym 26126 control_RAM.addru_read2[4]
.sym 26127 RAMs.RAM2.rw
.sym 26128 $false
.sym 26137 control_RAM.state_sobel[1]
.sym 26138 control_RAM.state_sobel[0]
.sym 26139 control_RAM.addr_sobel[2]
.sym 26140 $false
.sym 26149 $abc$15900$n1041
.sym 26150 $false
.sym 26151 $false
.sym 26152 $false
.sym 26155 $abc$15900$n1045
.sym 26156 $false
.sym 26157 $false
.sym 26158 $false
.sym 26161 $abc$15900$n1043
.sym 26162 $false
.sym 26163 $false
.sym 26164 $false
.sym 26171 $abc$15900$n111
.sym 26172 clk$2$2
.sym 26173 $false
.sym 26242 $true
.sym 26279 control_RAM.addr_sobel[0]$2
.sym 26280 $false
.sym 26281 control_RAM.addr_sobel[0]
.sym 26282 $false
.sym 26283 $false
.sym 26285 $auto$alumacc.cc:474:replace_alu$1854.C[2]
.sym 26287 $false
.sym 26288 control_RAM.addr_sobel[1]
.sym 26291 $auto$alumacc.cc:474:replace_alu$1854.C[3]
.sym 26292 $false
.sym 26293 $false
.sym 26294 control_RAM.addr_sobel[2]
.sym 26295 $auto$alumacc.cc:474:replace_alu$1854.C[2]
.sym 26297 $auto$alumacc.cc:474:replace_alu$1854.C[4]
.sym 26298 $false
.sym 26299 $false
.sym 26300 control_RAM.addr_sobel[3]
.sym 26301 $auto$alumacc.cc:474:replace_alu$1854.C[3]
.sym 26303 $auto$alumacc.cc:474:replace_alu$1854.C[5]
.sym 26304 $false
.sym 26305 $false
.sym 26306 control_RAM.addr_sobel[4]
.sym 26307 $auto$alumacc.cc:474:replace_alu$1854.C[4]
.sym 26309 $auto$alumacc.cc:474:replace_alu$1854.C[6]
.sym 26310 $false
.sym 26311 $false
.sym 26312 control_RAM.addr_sobel[5]
.sym 26313 $auto$alumacc.cc:474:replace_alu$1854.C[5]
.sym 26316 $false
.sym 26317 $false
.sym 26318 control_RAM.addr_sobel[6]
.sym 26319 $auto$alumacc.cc:474:replace_alu$1854.C[6]
.sym 26322 control_RAM.state_sobel[1]
.sym 26323 control_RAM.state_sobel[0]
.sym 26324 $abc$15900$n1035
.sym 26325 $false
.sym 26326 $abc$15900$n71
.sym 26327 clk$2$2
.sym 26328 $abc$15900$n24$2
.sym 26435 control_RAM.state_sobel[1]
.sym 26436 control_RAM.state_sobel[0]
.sym 26437 $abc$15900$n1031
.sym 26438 $false
.sym 26447 control_RAM.state_sobel[1]
.sym 26448 control_RAM.state_sobel[0]
.sym 26449 $abc$15900$n1039
.sym 26450 $false
.sym 26453 $abc$15900$n1029
.sym 26454 control_RAM.state_sobel[0]
.sym 26455 control_RAM.state_sobel[1]
.sym 26456 $false
.sym 26465 control_RAM.state_sobel[1]
.sym 26466 control_RAM.addr_sobel[1]
.sym 26467 control_RAM.addr_sobel[0]
.sym 26468 control_RAM.state_sobel[0]
.sym 26471 control_RAM.state_sobel[1]
.sym 26472 control_RAM.state_sobel[0]
.sym 26473 $abc$15900$n1037
.sym 26474 $false
.sym 26477 control_RAM.state_sobel[1]
.sym 26478 control_RAM.state_sobel[0]
.sym 26479 $abc$15900$n1033
.sym 26480 $false
.sym 26481 $abc$15900$n71
.sym 26482 clk$2$2
.sym 26483 $abc$15900$n24$2
.sym 26608 control_RAM.addr[4]
.sym 26609 $false
.sym 26610 $false
.sym 26611 $false
.sym 26636 $abc$15900$n45$2
.sym 26637 clk$2$2
.sym 26638 $false
.sym 27429 $abc$15900$n41
.sym 27459 $abc$15900$n24
