{
    "nl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/52-openroad-fillinsertion/counter.nl.v",
    "pnl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/52-openroad-fillinsertion/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/53-odb-cellfrequencytables/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/53-odb-cellfrequencytables/counter.odb",
    "sdc": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/52-openroad-fillinsertion/counter.sdc",
    "sdf": {
        "min_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf",
        "nom_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "max_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.sdf"
    },
    "spef": {
        "nom_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/54-openroad-rcx/nom/counter.nom.spef",
        "min_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/54-openroad-rcx/min/counter.min.spef",
        "max_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/54-openroad-rcx/max/counter.max.spef"
    },
    "lib": {
        "min_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.lib",
        "nom_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.lib",
        "max_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-20-01/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 13,
        "design__inferred_latch__count": 0,
        "design__instance__count": 2060,
        "design__instance__area": 251452,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 80,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1,
        "power__internal__total": 41872752,
        "power__switching__total": 0.00025225785793736577,
        "power__leakage__total": 2.0905647033941932e-05,
        "power__total": 41872752,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2539294402177636,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.24392943910754053,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.9146411664713969,
        "timing__setup__ws__corner:min_ss_100C_1v60": 0.10984635734149983,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.914641,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.166335,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count": 88,
        "design__max_fanout_violation__count": 8,
        "design__max_cap_violation__count": 1,
        "clock__skew__worst_hold": -0.2539294402177636,
        "clock__skew__worst_setup": -0.2830213921109104,
        "timing__hold__ws": 0.9146411664713969,
        "timing__setup__ws": -0.031870063046236685,
        "timing__hold__tns": 0,
        "timing__setup__tns": -0.10513612500401068,
        "timing__hold__wns": 0,
        "timing__setup__wns": -0.031870063046236685,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.914641,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 5,
        "timing__setup_r2r__ws": 0.004709,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 550.0 750.0",
        "design__core__bbox": "5.52 10.88 544.18 737.12",
        "design__io": 70,
        "design__die__area": 412500,
        "design__core__area": 391196,
        "design__instance__count__stdcell": 2058,
        "design__instance__area__stdcell": 4421.74,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 247031,
        "design__instance__utilization": 0.642778,
        "design__instance__utilization__stdcell": 0.0306712,
        "design__instance__count__class:macro": 2,
        "design__instance__count__class:inverter": 26,
        "design__instance__count__class:sequential_cell": 25,
        "design__instance__count__class:multi_input_combinational_cell": 35,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 10188,
        "design__instance__count__class:tap_cell": 1530,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 68,
        "design__io__hpwl": 11722911,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.149292,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.139292,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.453174,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.29652,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.453174,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.45667,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 25272.9,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 113,
        "design__instance__count__class:clock_buffer": 6,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 322,
        "antenna_diodes_count": 1,
        "route__net": 288,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 74,
        "route__wirelength__iter:1": 31271,
        "route__drc_errors__iter:2": 20,
        "route__wirelength__iter:2": 31235,
        "route__drc_errors__iter:3": 19,
        "route__wirelength__iter:3": 31244,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 31235,
        "route__drc_errors": 0,
        "route__wirelength": 31235,
        "route__vias": 1900,
        "route__vias__singlecut": 1900,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 741.8,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 4,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 88,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.27704728184644306,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.26704728073621997,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9204284261955353,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 0.02308420187008192,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.920428,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.0556,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 4,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 88,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.29302139322113346,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.2830213921109104,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.9242844529137193,
        "timing__setup__ws__corner:max_ss_100C_1v60": -0.031870063046236685,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -0.10513612500401068,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -0.031870063046236685,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.924284,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 5,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.004709,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 4,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count": 4,
        "timing__unannotated_net_filtered__count": 0
    }
}