- Handle interfaces to allow to pass groups of signals in/out a module/entity.
- Check if we can cover Verilog "generate" functionality with bare Python.

