Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
201600031,54.00,21,75.00,B,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201600158,42.00,17,59.00,D,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201600233,45.00,20,65.00,D,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201600254,50.00,18,68.00,C,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201600477,42.00,15,57.00,E,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201600700,42.00,16,58.00,D,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700095,45.00,21,66.00,C,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700114,52.00,37,89.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700133,45.00,18,63.00,D,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700154,55.00,35,90.00,S,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700163,43.00,19,62.00,D,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700176,52.00,36,88.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700177,48.00,35,83.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700202,49.00,36,85.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700212,56.00,37,93.00,S,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700216,56.00,35,91.00,S,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700221,47.00,18,65.00,D,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700230,48.00,37,85.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700234,55.00,37,92.00,S,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700235,48.00,36,84.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700242,52.00,38,90.00,S,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700244,54.00,39,93.00,S,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700245,50.00,30,80.00,B,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700258,48.00,27,75.00,B,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700276,40.00,25,65.00,D,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700278,49.00,35,84.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700388,50.00,37,87.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700422,50.00,31,81.00,B,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700452,50.00,37,87.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700486,0.00,DT,0.00,DT,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700496,45.00,17,62.00,D,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700500,46.00,18,64.00,D,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700504,52.00,38,90.00,S,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700505,53.00,36,89.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700507,48.00,31,79.00,B,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700520,52.00,28,80.00,B,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
201700568,50.00,38,88.00,A,NOV-DEC,2018,NORMAL,IT1362,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV-DEC-2018,0,0,1,0,36
