library ieee;
use ieee.std_logic_1164.all;

entity mux2x1_8Bits is
  -- Total de bits das entradas e saidas
  
  port (
    entradaA_MUX, entradaB_MUX, entradaC_MUX, entradaD_MUX   : in std_logic_vector(8 downto 0);
    seletor_MUX : in std_logic_vector (1 downto 0);
    saida_MUX : out std_logic_vector(8 downto 0)
  );
end entity;

architecture comportamento of mux2x1_8Bits is

  begin
  
    saida_MUX <= entradaA_MUX when (seletor_MUX = '0') else
					  entradaB_MUX when (seletor_MUX = '1')
					  
end architecture;