
*** Running vivado
    with args -log DigitalClock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DigitalClock.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source DigitalClock.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 474.836 ; gain = 182.219
Command: read_checkpoint -auto_incremental -incremental {E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/utils_1/imports/synth_1/DigitalClock.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/utils_1/imports/synth_1/DigitalClock.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DigitalClock -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12756
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.488 ; gain = 442.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DigitalClock' [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:131]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:170]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:171]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:172]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:173]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:174]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:175]
INFO: [Synth 8-155] case statement is not full and has no default [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:169]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:179]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:180]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:181]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:182]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:183]
WARNING: [Synth 8-6090] variable 'CountSec3' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:178]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:210]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:211]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:212]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:213]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:214]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:209]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:219]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:220]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:221]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:222]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:223]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:218]
WARNING: [Synth 8-6090] variable 'CountSec4' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:231]
WARNING: [Synth 8-567] referenced signal 'CLOCKMODE' should be on the sensitivity list [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:242]
WARNING: [Synth 8-567] referenced signal 'ONOFFTIMER' should be on the sensitivity list [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:242]
WARNING: [Synth 8-567] referenced signal 'h' should be on the sensitivity list [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:242]
WARNING: [Synth 8-567] referenced signal 's' should be on the sensitivity list [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:242]
WARNING: [Synth 8-567] referenced signal 'm' should be on the sensitivity list [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:242]
INFO: [Synth 8-6157] synthesizing module 'sseg' [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:357]
INFO: [Synth 8-6155] done synthesizing module 'sseg' (0#1) [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:357]
INFO: [Synth 8-6155] done synthesizing module 'DigitalClock' (0#1) [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:2]
WARNING: [Synth 8-3917] design DigitalClock has port h2[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.379 ; gain = 553.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.379 ; gain = 553.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.379 ; gain = 553.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1424.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/constrs_1/imports/basys3_constrain.xdc/Basys3.xdc]
WARNING: [Vivado 12-507] No nets matched 'ONOFF_IBUF'. [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/constrs_1/imports/basys3_constrain.xdc/Basys3.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/constrs_1/imports/basys3_constrain.xdc/Basys3.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/constrs_1/imports/basys3_constrain.xdc/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/constrs_1/imports/basys3_constrain.xdc/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DigitalClock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DigitalClock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1528.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1528.859 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1528.859 ; gain = 657.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1528.859 ; gain = 657.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1528.859 ; gain = 657.621
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'DP_reg' [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:499]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg' [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:253]
WARNING: [Synth 8-327] inferring latch for variable 'mode_reg' [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:248]
WARNING: [Synth 8-327] inferring latch for variable 'AMPM_reg' [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:260]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:251]
WARNING: [Synth 8-327] inferring latch for variable 'm_reg' [E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.srcs/sources_1/new/DigitalClock.v:252]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1528.859 ; gain = 657.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 9     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 14    
	   2 Input   11 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 6     
	   7 Input   23 Bit        Muxes := 1     
	   7 Input   22 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 8     
	   7 Input   17 Bit        Muxes := 4     
	  19 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 14    
	   2 Input    6 Bit        Muxes := 13    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design DigitalClock has port h2[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1528.859 ; gain = 657.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1528.859 ; gain = 657.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1591.566 ; gain = 720.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1600.621 ; gain = 729.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1600.621 ; gain = 729.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1600.621 ; gain = 729.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1600.621 ; gain = 729.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1600.621 ; gain = 729.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1600.621 ; gain = 729.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1600.621 ; gain = 729.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |   875|
|3     |LUT1   |   547|
|4     |LUT2   |   740|
|5     |LUT3   |  1147|
|6     |LUT4   |   712|
|7     |LUT5   |   786|
|8     |LUT6   |   971|
|9     |MUXF7  |    26|
|10    |MUXF8  |     1|
|11    |FDCE   |    77|
|12    |FDRE   |   133|
|13    |LD     |    24|
|14    |IBUF   |    18|
|15    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1600.621 ; gain = 729.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.621 ; gain = 624.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1600.621 ; gain = 729.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1612.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 926 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DigitalClock' is not ideal for floorplanning, since the cellview 'DigitalClock' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 22 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1616.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 2 instances
  LD => LDCE (inverted pins: G): 22 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 2967f27e
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 41 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1616.145 ; gain = 1136.340
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1616.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/IIT BBS/2nd Year/4th Semester/DEC lab/vivado/DigitalClock_new/DigitalClock_new.runs/synth_1/DigitalClock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DigitalClock_utilization_synth.rpt -pb DigitalClock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 14:04:53 2024...
