library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity RX is
	port( clk : IN STD_LOGIC;
			LEDS : OUT STD_LOGIC_VECTOR(7 downto 0);
			RX_WIRE : OUT STD_LOGIC);
end entity;

architecture behaivoral of RX is
	signal BUFF : STD_LOGIC_VECTOR(9 downto 0);
	signal Flag : STD_LOGIC := '0';
	signal PRE : INTEGER range 0 to 5208 :=0;
	signal INDICE : INTEGER range 0 to 9 :=0;
	signal PRE_VAL : INTEGER range 0 to 41600;
	signal BAUD : STD_LOGIC_VECTOR(2 downto 0);