// Seed: 2526135365
module module_0 (
    id_1
);
  output id_1;
  type_12(
      1, 1
  );
  reg id_1;
  reg id_2, id_3;
  reg id_4, id_5, id_6, id_7;
  assign id_1 = id_5;
  logic id_8;
  initial id_3.id_4 <= 1'b0;
  assign id_5 = id_3;
  logic id_9, id_10 = 1;
  assign id_5 = id_3;
  logic id_11 = 1;
endmodule
