
PID_Regulator_Preheather.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096fc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002d34  080097c0  080097c0  0000a7c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c4f4  0800c4f4  0000e1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800c4f4  0800c4f4  0000e1ec  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800c4f4  0800c4f4  0000e1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4f4  0800c4f4  0000d4f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c4f8  0800c4f8  0000d4f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800c4fc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000082c  200001ec  0800c6e8  0000e1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a18  0800c6e8  0000ea18  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd7d  00000000  00000000  0000e214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000355e  00000000  00000000  00029f91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000de51  00000000  00000000  0002d4ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011a8  00000000  00000000  0003b340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012db  00000000  00000000  0003c4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000128a8  00000000  00000000  0003d7c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f12e  00000000  00000000  0005006b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006b736  00000000  00000000  0006f199  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000da8cf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000452c  00000000  00000000  000da914  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000095  00000000  00000000  000dee40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001ec 	.word	0x200001ec
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080097a4 	.word	0x080097a4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f0 	.word	0x200001f0
 8000104:	080097a4 	.word	0x080097a4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f002 f833 	bl	80024a8 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 ff77 	bl	8002340 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f002 f825 	bl	80024a8 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 f81b 	bl	80024a8 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 ffa1 	bl	80023c8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 ff97 	bl	80023c8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fbab 	bl	8000c0c <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fb33 	bl	8000b2c <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fb9d 	bl	8000c0c <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fb93 	bl	8000c0c <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fb41 	bl	8000b7c <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fb37 	bl	8000b7c <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fadd>:
 800051c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800051e:	024b      	lsls	r3, r1, #9
 8000520:	0a5a      	lsrs	r2, r3, #9
 8000522:	4694      	mov	ip, r2
 8000524:	004a      	lsls	r2, r1, #1
 8000526:	0fc9      	lsrs	r1, r1, #31
 8000528:	46ce      	mov	lr, r9
 800052a:	4647      	mov	r7, r8
 800052c:	4689      	mov	r9, r1
 800052e:	0045      	lsls	r5, r0, #1
 8000530:	0246      	lsls	r6, r0, #9
 8000532:	0e2d      	lsrs	r5, r5, #24
 8000534:	0e12      	lsrs	r2, r2, #24
 8000536:	b580      	push	{r7, lr}
 8000538:	0999      	lsrs	r1, r3, #6
 800053a:	0a77      	lsrs	r7, r6, #9
 800053c:	0fc4      	lsrs	r4, r0, #31
 800053e:	09b6      	lsrs	r6, r6, #6
 8000540:	1aab      	subs	r3, r5, r2
 8000542:	454c      	cmp	r4, r9
 8000544:	d020      	beq.n	8000588 <__aeabi_fadd+0x6c>
 8000546:	2b00      	cmp	r3, #0
 8000548:	dd0c      	ble.n	8000564 <__aeabi_fadd+0x48>
 800054a:	2a00      	cmp	r2, #0
 800054c:	d134      	bne.n	80005b8 <__aeabi_fadd+0x9c>
 800054e:	2900      	cmp	r1, #0
 8000550:	d02a      	beq.n	80005a8 <__aeabi_fadd+0x8c>
 8000552:	1e5a      	subs	r2, r3, #1
 8000554:	2b01      	cmp	r3, #1
 8000556:	d100      	bne.n	800055a <__aeabi_fadd+0x3e>
 8000558:	e08f      	b.n	800067a <__aeabi_fadd+0x15e>
 800055a:	2bff      	cmp	r3, #255	@ 0xff
 800055c:	d100      	bne.n	8000560 <__aeabi_fadd+0x44>
 800055e:	e0cd      	b.n	80006fc <__aeabi_fadd+0x1e0>
 8000560:	0013      	movs	r3, r2
 8000562:	e02f      	b.n	80005c4 <__aeabi_fadd+0xa8>
 8000564:	2b00      	cmp	r3, #0
 8000566:	d060      	beq.n	800062a <__aeabi_fadd+0x10e>
 8000568:	1b53      	subs	r3, r2, r5
 800056a:	2d00      	cmp	r5, #0
 800056c:	d000      	beq.n	8000570 <__aeabi_fadd+0x54>
 800056e:	e0ee      	b.n	800074e <__aeabi_fadd+0x232>
 8000570:	2e00      	cmp	r6, #0
 8000572:	d100      	bne.n	8000576 <__aeabi_fadd+0x5a>
 8000574:	e13e      	b.n	80007f4 <__aeabi_fadd+0x2d8>
 8000576:	1e5c      	subs	r4, r3, #1
 8000578:	2b01      	cmp	r3, #1
 800057a:	d100      	bne.n	800057e <__aeabi_fadd+0x62>
 800057c:	e16b      	b.n	8000856 <__aeabi_fadd+0x33a>
 800057e:	2bff      	cmp	r3, #255	@ 0xff
 8000580:	d100      	bne.n	8000584 <__aeabi_fadd+0x68>
 8000582:	e0b9      	b.n	80006f8 <__aeabi_fadd+0x1dc>
 8000584:	0023      	movs	r3, r4
 8000586:	e0e7      	b.n	8000758 <__aeabi_fadd+0x23c>
 8000588:	2b00      	cmp	r3, #0
 800058a:	dc00      	bgt.n	800058e <__aeabi_fadd+0x72>
 800058c:	e0a4      	b.n	80006d8 <__aeabi_fadd+0x1bc>
 800058e:	2a00      	cmp	r2, #0
 8000590:	d069      	beq.n	8000666 <__aeabi_fadd+0x14a>
 8000592:	2dff      	cmp	r5, #255	@ 0xff
 8000594:	d100      	bne.n	8000598 <__aeabi_fadd+0x7c>
 8000596:	e0b1      	b.n	80006fc <__aeabi_fadd+0x1e0>
 8000598:	2280      	movs	r2, #128	@ 0x80
 800059a:	04d2      	lsls	r2, r2, #19
 800059c:	4311      	orrs	r1, r2
 800059e:	2b1b      	cmp	r3, #27
 80005a0:	dc00      	bgt.n	80005a4 <__aeabi_fadd+0x88>
 80005a2:	e0e9      	b.n	8000778 <__aeabi_fadd+0x25c>
 80005a4:	002b      	movs	r3, r5
 80005a6:	3605      	adds	r6, #5
 80005a8:	08f7      	lsrs	r7, r6, #3
 80005aa:	2bff      	cmp	r3, #255	@ 0xff
 80005ac:	d100      	bne.n	80005b0 <__aeabi_fadd+0x94>
 80005ae:	e0a5      	b.n	80006fc <__aeabi_fadd+0x1e0>
 80005b0:	027a      	lsls	r2, r7, #9
 80005b2:	0a52      	lsrs	r2, r2, #9
 80005b4:	b2d8      	uxtb	r0, r3
 80005b6:	e030      	b.n	800061a <__aeabi_fadd+0xfe>
 80005b8:	2dff      	cmp	r5, #255	@ 0xff
 80005ba:	d100      	bne.n	80005be <__aeabi_fadd+0xa2>
 80005bc:	e09e      	b.n	80006fc <__aeabi_fadd+0x1e0>
 80005be:	2280      	movs	r2, #128	@ 0x80
 80005c0:	04d2      	lsls	r2, r2, #19
 80005c2:	4311      	orrs	r1, r2
 80005c4:	2001      	movs	r0, #1
 80005c6:	2b1b      	cmp	r3, #27
 80005c8:	dc08      	bgt.n	80005dc <__aeabi_fadd+0xc0>
 80005ca:	0008      	movs	r0, r1
 80005cc:	2220      	movs	r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	1ad3      	subs	r3, r2, r3
 80005d2:	4099      	lsls	r1, r3
 80005d4:	000b      	movs	r3, r1
 80005d6:	1e5a      	subs	r2, r3, #1
 80005d8:	4193      	sbcs	r3, r2
 80005da:	4318      	orrs	r0, r3
 80005dc:	1a36      	subs	r6, r6, r0
 80005de:	0173      	lsls	r3, r6, #5
 80005e0:	d400      	bmi.n	80005e4 <__aeabi_fadd+0xc8>
 80005e2:	e071      	b.n	80006c8 <__aeabi_fadd+0x1ac>
 80005e4:	01b6      	lsls	r6, r6, #6
 80005e6:	09b7      	lsrs	r7, r6, #6
 80005e8:	0038      	movs	r0, r7
 80005ea:	f003 f835 	bl	8003658 <__clzsi2>
 80005ee:	003b      	movs	r3, r7
 80005f0:	3805      	subs	r0, #5
 80005f2:	4083      	lsls	r3, r0
 80005f4:	4285      	cmp	r5, r0
 80005f6:	dd4d      	ble.n	8000694 <__aeabi_fadd+0x178>
 80005f8:	4eb4      	ldr	r6, [pc, #720]	@ (80008cc <__aeabi_fadd+0x3b0>)
 80005fa:	1a2d      	subs	r5, r5, r0
 80005fc:	401e      	ands	r6, r3
 80005fe:	075a      	lsls	r2, r3, #29
 8000600:	d068      	beq.n	80006d4 <__aeabi_fadd+0x1b8>
 8000602:	220f      	movs	r2, #15
 8000604:	4013      	ands	r3, r2
 8000606:	2b04      	cmp	r3, #4
 8000608:	d064      	beq.n	80006d4 <__aeabi_fadd+0x1b8>
 800060a:	3604      	adds	r6, #4
 800060c:	0173      	lsls	r3, r6, #5
 800060e:	d561      	bpl.n	80006d4 <__aeabi_fadd+0x1b8>
 8000610:	1c68      	adds	r0, r5, #1
 8000612:	2dfe      	cmp	r5, #254	@ 0xfe
 8000614:	d154      	bne.n	80006c0 <__aeabi_fadd+0x1a4>
 8000616:	20ff      	movs	r0, #255	@ 0xff
 8000618:	2200      	movs	r2, #0
 800061a:	05c0      	lsls	r0, r0, #23
 800061c:	4310      	orrs	r0, r2
 800061e:	07e4      	lsls	r4, r4, #31
 8000620:	4320      	orrs	r0, r4
 8000622:	bcc0      	pop	{r6, r7}
 8000624:	46b9      	mov	r9, r7
 8000626:	46b0      	mov	r8, r6
 8000628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800062a:	22fe      	movs	r2, #254	@ 0xfe
 800062c:	4690      	mov	r8, r2
 800062e:	1c68      	adds	r0, r5, #1
 8000630:	0002      	movs	r2, r0
 8000632:	4640      	mov	r0, r8
 8000634:	4210      	tst	r0, r2
 8000636:	d16b      	bne.n	8000710 <__aeabi_fadd+0x1f4>
 8000638:	2d00      	cmp	r5, #0
 800063a:	d000      	beq.n	800063e <__aeabi_fadd+0x122>
 800063c:	e0dd      	b.n	80007fa <__aeabi_fadd+0x2de>
 800063e:	2e00      	cmp	r6, #0
 8000640:	d100      	bne.n	8000644 <__aeabi_fadd+0x128>
 8000642:	e102      	b.n	800084a <__aeabi_fadd+0x32e>
 8000644:	2900      	cmp	r1, #0
 8000646:	d0b3      	beq.n	80005b0 <__aeabi_fadd+0x94>
 8000648:	2280      	movs	r2, #128	@ 0x80
 800064a:	1a77      	subs	r7, r6, r1
 800064c:	04d2      	lsls	r2, r2, #19
 800064e:	4217      	tst	r7, r2
 8000650:	d100      	bne.n	8000654 <__aeabi_fadd+0x138>
 8000652:	e136      	b.n	80008c2 <__aeabi_fadd+0x3a6>
 8000654:	464c      	mov	r4, r9
 8000656:	1b8e      	subs	r6, r1, r6
 8000658:	d061      	beq.n	800071e <__aeabi_fadd+0x202>
 800065a:	2001      	movs	r0, #1
 800065c:	4216      	tst	r6, r2
 800065e:	d130      	bne.n	80006c2 <__aeabi_fadd+0x1a6>
 8000660:	2300      	movs	r3, #0
 8000662:	08f7      	lsrs	r7, r6, #3
 8000664:	e7a4      	b.n	80005b0 <__aeabi_fadd+0x94>
 8000666:	2900      	cmp	r1, #0
 8000668:	d09e      	beq.n	80005a8 <__aeabi_fadd+0x8c>
 800066a:	1e5a      	subs	r2, r3, #1
 800066c:	2b01      	cmp	r3, #1
 800066e:	d100      	bne.n	8000672 <__aeabi_fadd+0x156>
 8000670:	e0ca      	b.n	8000808 <__aeabi_fadd+0x2ec>
 8000672:	2bff      	cmp	r3, #255	@ 0xff
 8000674:	d042      	beq.n	80006fc <__aeabi_fadd+0x1e0>
 8000676:	0013      	movs	r3, r2
 8000678:	e791      	b.n	800059e <__aeabi_fadd+0x82>
 800067a:	1a71      	subs	r1, r6, r1
 800067c:	014b      	lsls	r3, r1, #5
 800067e:	d400      	bmi.n	8000682 <__aeabi_fadd+0x166>
 8000680:	e0d1      	b.n	8000826 <__aeabi_fadd+0x30a>
 8000682:	018f      	lsls	r7, r1, #6
 8000684:	09bf      	lsrs	r7, r7, #6
 8000686:	0038      	movs	r0, r7
 8000688:	f002 ffe6 	bl	8003658 <__clzsi2>
 800068c:	003b      	movs	r3, r7
 800068e:	3805      	subs	r0, #5
 8000690:	4083      	lsls	r3, r0
 8000692:	2501      	movs	r5, #1
 8000694:	2220      	movs	r2, #32
 8000696:	1b40      	subs	r0, r0, r5
 8000698:	3001      	adds	r0, #1
 800069a:	1a12      	subs	r2, r2, r0
 800069c:	001e      	movs	r6, r3
 800069e:	4093      	lsls	r3, r2
 80006a0:	40c6      	lsrs	r6, r0
 80006a2:	1e5a      	subs	r2, r3, #1
 80006a4:	4193      	sbcs	r3, r2
 80006a6:	431e      	orrs	r6, r3
 80006a8:	d039      	beq.n	800071e <__aeabi_fadd+0x202>
 80006aa:	0773      	lsls	r3, r6, #29
 80006ac:	d100      	bne.n	80006b0 <__aeabi_fadd+0x194>
 80006ae:	e11b      	b.n	80008e8 <__aeabi_fadd+0x3cc>
 80006b0:	230f      	movs	r3, #15
 80006b2:	2500      	movs	r5, #0
 80006b4:	4033      	ands	r3, r6
 80006b6:	2b04      	cmp	r3, #4
 80006b8:	d1a7      	bne.n	800060a <__aeabi_fadd+0xee>
 80006ba:	2001      	movs	r0, #1
 80006bc:	0172      	lsls	r2, r6, #5
 80006be:	d57c      	bpl.n	80007ba <__aeabi_fadd+0x29e>
 80006c0:	b2c0      	uxtb	r0, r0
 80006c2:	01b2      	lsls	r2, r6, #6
 80006c4:	0a52      	lsrs	r2, r2, #9
 80006c6:	e7a8      	b.n	800061a <__aeabi_fadd+0xfe>
 80006c8:	0773      	lsls	r3, r6, #29
 80006ca:	d003      	beq.n	80006d4 <__aeabi_fadd+0x1b8>
 80006cc:	230f      	movs	r3, #15
 80006ce:	4033      	ands	r3, r6
 80006d0:	2b04      	cmp	r3, #4
 80006d2:	d19a      	bne.n	800060a <__aeabi_fadd+0xee>
 80006d4:	002b      	movs	r3, r5
 80006d6:	e767      	b.n	80005a8 <__aeabi_fadd+0x8c>
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d023      	beq.n	8000724 <__aeabi_fadd+0x208>
 80006dc:	1b53      	subs	r3, r2, r5
 80006de:	2d00      	cmp	r5, #0
 80006e0:	d17b      	bne.n	80007da <__aeabi_fadd+0x2be>
 80006e2:	2e00      	cmp	r6, #0
 80006e4:	d100      	bne.n	80006e8 <__aeabi_fadd+0x1cc>
 80006e6:	e086      	b.n	80007f6 <__aeabi_fadd+0x2da>
 80006e8:	1e5d      	subs	r5, r3, #1
 80006ea:	2b01      	cmp	r3, #1
 80006ec:	d100      	bne.n	80006f0 <__aeabi_fadd+0x1d4>
 80006ee:	e08b      	b.n	8000808 <__aeabi_fadd+0x2ec>
 80006f0:	2bff      	cmp	r3, #255	@ 0xff
 80006f2:	d002      	beq.n	80006fa <__aeabi_fadd+0x1de>
 80006f4:	002b      	movs	r3, r5
 80006f6:	e075      	b.n	80007e4 <__aeabi_fadd+0x2c8>
 80006f8:	464c      	mov	r4, r9
 80006fa:	4667      	mov	r7, ip
 80006fc:	2f00      	cmp	r7, #0
 80006fe:	d100      	bne.n	8000702 <__aeabi_fadd+0x1e6>
 8000700:	e789      	b.n	8000616 <__aeabi_fadd+0xfa>
 8000702:	2280      	movs	r2, #128	@ 0x80
 8000704:	03d2      	lsls	r2, r2, #15
 8000706:	433a      	orrs	r2, r7
 8000708:	0252      	lsls	r2, r2, #9
 800070a:	20ff      	movs	r0, #255	@ 0xff
 800070c:	0a52      	lsrs	r2, r2, #9
 800070e:	e784      	b.n	800061a <__aeabi_fadd+0xfe>
 8000710:	1a77      	subs	r7, r6, r1
 8000712:	017b      	lsls	r3, r7, #5
 8000714:	d46b      	bmi.n	80007ee <__aeabi_fadd+0x2d2>
 8000716:	2f00      	cmp	r7, #0
 8000718:	d000      	beq.n	800071c <__aeabi_fadd+0x200>
 800071a:	e765      	b.n	80005e8 <__aeabi_fadd+0xcc>
 800071c:	2400      	movs	r4, #0
 800071e:	2000      	movs	r0, #0
 8000720:	2200      	movs	r2, #0
 8000722:	e77a      	b.n	800061a <__aeabi_fadd+0xfe>
 8000724:	22fe      	movs	r2, #254	@ 0xfe
 8000726:	1c6b      	adds	r3, r5, #1
 8000728:	421a      	tst	r2, r3
 800072a:	d149      	bne.n	80007c0 <__aeabi_fadd+0x2a4>
 800072c:	2d00      	cmp	r5, #0
 800072e:	d000      	beq.n	8000732 <__aeabi_fadd+0x216>
 8000730:	e09f      	b.n	8000872 <__aeabi_fadd+0x356>
 8000732:	2e00      	cmp	r6, #0
 8000734:	d100      	bne.n	8000738 <__aeabi_fadd+0x21c>
 8000736:	e0ba      	b.n	80008ae <__aeabi_fadd+0x392>
 8000738:	2900      	cmp	r1, #0
 800073a:	d100      	bne.n	800073e <__aeabi_fadd+0x222>
 800073c:	e0cf      	b.n	80008de <__aeabi_fadd+0x3c2>
 800073e:	1872      	adds	r2, r6, r1
 8000740:	0153      	lsls	r3, r2, #5
 8000742:	d400      	bmi.n	8000746 <__aeabi_fadd+0x22a>
 8000744:	e0cd      	b.n	80008e2 <__aeabi_fadd+0x3c6>
 8000746:	0192      	lsls	r2, r2, #6
 8000748:	2001      	movs	r0, #1
 800074a:	0a52      	lsrs	r2, r2, #9
 800074c:	e765      	b.n	800061a <__aeabi_fadd+0xfe>
 800074e:	2aff      	cmp	r2, #255	@ 0xff
 8000750:	d0d2      	beq.n	80006f8 <__aeabi_fadd+0x1dc>
 8000752:	2080      	movs	r0, #128	@ 0x80
 8000754:	04c0      	lsls	r0, r0, #19
 8000756:	4306      	orrs	r6, r0
 8000758:	2001      	movs	r0, #1
 800075a:	2b1b      	cmp	r3, #27
 800075c:	dc08      	bgt.n	8000770 <__aeabi_fadd+0x254>
 800075e:	0030      	movs	r0, r6
 8000760:	2420      	movs	r4, #32
 8000762:	40d8      	lsrs	r0, r3
 8000764:	1ae3      	subs	r3, r4, r3
 8000766:	409e      	lsls	r6, r3
 8000768:	0033      	movs	r3, r6
 800076a:	1e5c      	subs	r4, r3, #1
 800076c:	41a3      	sbcs	r3, r4
 800076e:	4318      	orrs	r0, r3
 8000770:	464c      	mov	r4, r9
 8000772:	0015      	movs	r5, r2
 8000774:	1a0e      	subs	r6, r1, r0
 8000776:	e732      	b.n	80005de <__aeabi_fadd+0xc2>
 8000778:	0008      	movs	r0, r1
 800077a:	2220      	movs	r2, #32
 800077c:	40d8      	lsrs	r0, r3
 800077e:	1ad3      	subs	r3, r2, r3
 8000780:	4099      	lsls	r1, r3
 8000782:	000b      	movs	r3, r1
 8000784:	1e5a      	subs	r2, r3, #1
 8000786:	4193      	sbcs	r3, r2
 8000788:	4303      	orrs	r3, r0
 800078a:	18f6      	adds	r6, r6, r3
 800078c:	0173      	lsls	r3, r6, #5
 800078e:	d59b      	bpl.n	80006c8 <__aeabi_fadd+0x1ac>
 8000790:	3501      	adds	r5, #1
 8000792:	2dff      	cmp	r5, #255	@ 0xff
 8000794:	d100      	bne.n	8000798 <__aeabi_fadd+0x27c>
 8000796:	e73e      	b.n	8000616 <__aeabi_fadd+0xfa>
 8000798:	2301      	movs	r3, #1
 800079a:	494d      	ldr	r1, [pc, #308]	@ (80008d0 <__aeabi_fadd+0x3b4>)
 800079c:	0872      	lsrs	r2, r6, #1
 800079e:	4033      	ands	r3, r6
 80007a0:	400a      	ands	r2, r1
 80007a2:	431a      	orrs	r2, r3
 80007a4:	0016      	movs	r6, r2
 80007a6:	0753      	lsls	r3, r2, #29
 80007a8:	d004      	beq.n	80007b4 <__aeabi_fadd+0x298>
 80007aa:	230f      	movs	r3, #15
 80007ac:	4013      	ands	r3, r2
 80007ae:	2b04      	cmp	r3, #4
 80007b0:	d000      	beq.n	80007b4 <__aeabi_fadd+0x298>
 80007b2:	e72a      	b.n	800060a <__aeabi_fadd+0xee>
 80007b4:	0173      	lsls	r3, r6, #5
 80007b6:	d500      	bpl.n	80007ba <__aeabi_fadd+0x29e>
 80007b8:	e72a      	b.n	8000610 <__aeabi_fadd+0xf4>
 80007ba:	002b      	movs	r3, r5
 80007bc:	08f7      	lsrs	r7, r6, #3
 80007be:	e6f7      	b.n	80005b0 <__aeabi_fadd+0x94>
 80007c0:	2bff      	cmp	r3, #255	@ 0xff
 80007c2:	d100      	bne.n	80007c6 <__aeabi_fadd+0x2aa>
 80007c4:	e727      	b.n	8000616 <__aeabi_fadd+0xfa>
 80007c6:	1871      	adds	r1, r6, r1
 80007c8:	0849      	lsrs	r1, r1, #1
 80007ca:	074a      	lsls	r2, r1, #29
 80007cc:	d02f      	beq.n	800082e <__aeabi_fadd+0x312>
 80007ce:	220f      	movs	r2, #15
 80007d0:	400a      	ands	r2, r1
 80007d2:	2a04      	cmp	r2, #4
 80007d4:	d02b      	beq.n	800082e <__aeabi_fadd+0x312>
 80007d6:	1d0e      	adds	r6, r1, #4
 80007d8:	e6e6      	b.n	80005a8 <__aeabi_fadd+0x8c>
 80007da:	2aff      	cmp	r2, #255	@ 0xff
 80007dc:	d08d      	beq.n	80006fa <__aeabi_fadd+0x1de>
 80007de:	2080      	movs	r0, #128	@ 0x80
 80007e0:	04c0      	lsls	r0, r0, #19
 80007e2:	4306      	orrs	r6, r0
 80007e4:	2b1b      	cmp	r3, #27
 80007e6:	dd24      	ble.n	8000832 <__aeabi_fadd+0x316>
 80007e8:	0013      	movs	r3, r2
 80007ea:	1d4e      	adds	r6, r1, #5
 80007ec:	e6dc      	b.n	80005a8 <__aeabi_fadd+0x8c>
 80007ee:	464c      	mov	r4, r9
 80007f0:	1b8f      	subs	r7, r1, r6
 80007f2:	e6f9      	b.n	80005e8 <__aeabi_fadd+0xcc>
 80007f4:	464c      	mov	r4, r9
 80007f6:	000e      	movs	r6, r1
 80007f8:	e6d6      	b.n	80005a8 <__aeabi_fadd+0x8c>
 80007fa:	2e00      	cmp	r6, #0
 80007fc:	d149      	bne.n	8000892 <__aeabi_fadd+0x376>
 80007fe:	2900      	cmp	r1, #0
 8000800:	d068      	beq.n	80008d4 <__aeabi_fadd+0x3b8>
 8000802:	4667      	mov	r7, ip
 8000804:	464c      	mov	r4, r9
 8000806:	e77c      	b.n	8000702 <__aeabi_fadd+0x1e6>
 8000808:	1870      	adds	r0, r6, r1
 800080a:	0143      	lsls	r3, r0, #5
 800080c:	d574      	bpl.n	80008f8 <__aeabi_fadd+0x3dc>
 800080e:	4930      	ldr	r1, [pc, #192]	@ (80008d0 <__aeabi_fadd+0x3b4>)
 8000810:	0840      	lsrs	r0, r0, #1
 8000812:	4001      	ands	r1, r0
 8000814:	0743      	lsls	r3, r0, #29
 8000816:	d009      	beq.n	800082c <__aeabi_fadd+0x310>
 8000818:	230f      	movs	r3, #15
 800081a:	4003      	ands	r3, r0
 800081c:	2b04      	cmp	r3, #4
 800081e:	d005      	beq.n	800082c <__aeabi_fadd+0x310>
 8000820:	2302      	movs	r3, #2
 8000822:	1d0e      	adds	r6, r1, #4
 8000824:	e6c0      	b.n	80005a8 <__aeabi_fadd+0x8c>
 8000826:	2301      	movs	r3, #1
 8000828:	08cf      	lsrs	r7, r1, #3
 800082a:	e6c1      	b.n	80005b0 <__aeabi_fadd+0x94>
 800082c:	2302      	movs	r3, #2
 800082e:	08cf      	lsrs	r7, r1, #3
 8000830:	e6be      	b.n	80005b0 <__aeabi_fadd+0x94>
 8000832:	2520      	movs	r5, #32
 8000834:	0030      	movs	r0, r6
 8000836:	40d8      	lsrs	r0, r3
 8000838:	1aeb      	subs	r3, r5, r3
 800083a:	409e      	lsls	r6, r3
 800083c:	0033      	movs	r3, r6
 800083e:	1e5d      	subs	r5, r3, #1
 8000840:	41ab      	sbcs	r3, r5
 8000842:	4303      	orrs	r3, r0
 8000844:	0015      	movs	r5, r2
 8000846:	185e      	adds	r6, r3, r1
 8000848:	e7a0      	b.n	800078c <__aeabi_fadd+0x270>
 800084a:	2900      	cmp	r1, #0
 800084c:	d100      	bne.n	8000850 <__aeabi_fadd+0x334>
 800084e:	e765      	b.n	800071c <__aeabi_fadd+0x200>
 8000850:	464c      	mov	r4, r9
 8000852:	4667      	mov	r7, ip
 8000854:	e6ac      	b.n	80005b0 <__aeabi_fadd+0x94>
 8000856:	1b8f      	subs	r7, r1, r6
 8000858:	017b      	lsls	r3, r7, #5
 800085a:	d52e      	bpl.n	80008ba <__aeabi_fadd+0x39e>
 800085c:	01bf      	lsls	r7, r7, #6
 800085e:	09bf      	lsrs	r7, r7, #6
 8000860:	0038      	movs	r0, r7
 8000862:	f002 fef9 	bl	8003658 <__clzsi2>
 8000866:	003b      	movs	r3, r7
 8000868:	3805      	subs	r0, #5
 800086a:	4083      	lsls	r3, r0
 800086c:	464c      	mov	r4, r9
 800086e:	3501      	adds	r5, #1
 8000870:	e710      	b.n	8000694 <__aeabi_fadd+0x178>
 8000872:	2e00      	cmp	r6, #0
 8000874:	d100      	bne.n	8000878 <__aeabi_fadd+0x35c>
 8000876:	e740      	b.n	80006fa <__aeabi_fadd+0x1de>
 8000878:	2900      	cmp	r1, #0
 800087a:	d100      	bne.n	800087e <__aeabi_fadd+0x362>
 800087c:	e741      	b.n	8000702 <__aeabi_fadd+0x1e6>
 800087e:	2380      	movs	r3, #128	@ 0x80
 8000880:	03db      	lsls	r3, r3, #15
 8000882:	429f      	cmp	r7, r3
 8000884:	d200      	bcs.n	8000888 <__aeabi_fadd+0x36c>
 8000886:	e73c      	b.n	8000702 <__aeabi_fadd+0x1e6>
 8000888:	459c      	cmp	ip, r3
 800088a:	d300      	bcc.n	800088e <__aeabi_fadd+0x372>
 800088c:	e739      	b.n	8000702 <__aeabi_fadd+0x1e6>
 800088e:	4667      	mov	r7, ip
 8000890:	e737      	b.n	8000702 <__aeabi_fadd+0x1e6>
 8000892:	2900      	cmp	r1, #0
 8000894:	d100      	bne.n	8000898 <__aeabi_fadd+0x37c>
 8000896:	e734      	b.n	8000702 <__aeabi_fadd+0x1e6>
 8000898:	2380      	movs	r3, #128	@ 0x80
 800089a:	03db      	lsls	r3, r3, #15
 800089c:	429f      	cmp	r7, r3
 800089e:	d200      	bcs.n	80008a2 <__aeabi_fadd+0x386>
 80008a0:	e72f      	b.n	8000702 <__aeabi_fadd+0x1e6>
 80008a2:	459c      	cmp	ip, r3
 80008a4:	d300      	bcc.n	80008a8 <__aeabi_fadd+0x38c>
 80008a6:	e72c      	b.n	8000702 <__aeabi_fadd+0x1e6>
 80008a8:	464c      	mov	r4, r9
 80008aa:	4667      	mov	r7, ip
 80008ac:	e729      	b.n	8000702 <__aeabi_fadd+0x1e6>
 80008ae:	2900      	cmp	r1, #0
 80008b0:	d100      	bne.n	80008b4 <__aeabi_fadd+0x398>
 80008b2:	e734      	b.n	800071e <__aeabi_fadd+0x202>
 80008b4:	2300      	movs	r3, #0
 80008b6:	08cf      	lsrs	r7, r1, #3
 80008b8:	e67a      	b.n	80005b0 <__aeabi_fadd+0x94>
 80008ba:	464c      	mov	r4, r9
 80008bc:	2301      	movs	r3, #1
 80008be:	08ff      	lsrs	r7, r7, #3
 80008c0:	e676      	b.n	80005b0 <__aeabi_fadd+0x94>
 80008c2:	2f00      	cmp	r7, #0
 80008c4:	d100      	bne.n	80008c8 <__aeabi_fadd+0x3ac>
 80008c6:	e729      	b.n	800071c <__aeabi_fadd+0x200>
 80008c8:	08ff      	lsrs	r7, r7, #3
 80008ca:	e671      	b.n	80005b0 <__aeabi_fadd+0x94>
 80008cc:	fbffffff 	.word	0xfbffffff
 80008d0:	7dffffff 	.word	0x7dffffff
 80008d4:	2280      	movs	r2, #128	@ 0x80
 80008d6:	2400      	movs	r4, #0
 80008d8:	20ff      	movs	r0, #255	@ 0xff
 80008da:	03d2      	lsls	r2, r2, #15
 80008dc:	e69d      	b.n	800061a <__aeabi_fadd+0xfe>
 80008de:	2300      	movs	r3, #0
 80008e0:	e666      	b.n	80005b0 <__aeabi_fadd+0x94>
 80008e2:	2300      	movs	r3, #0
 80008e4:	08d7      	lsrs	r7, r2, #3
 80008e6:	e663      	b.n	80005b0 <__aeabi_fadd+0x94>
 80008e8:	2001      	movs	r0, #1
 80008ea:	0172      	lsls	r2, r6, #5
 80008ec:	d500      	bpl.n	80008f0 <__aeabi_fadd+0x3d4>
 80008ee:	e6e7      	b.n	80006c0 <__aeabi_fadd+0x1a4>
 80008f0:	0031      	movs	r1, r6
 80008f2:	2300      	movs	r3, #0
 80008f4:	08cf      	lsrs	r7, r1, #3
 80008f6:	e65b      	b.n	80005b0 <__aeabi_fadd+0x94>
 80008f8:	2301      	movs	r3, #1
 80008fa:	08c7      	lsrs	r7, r0, #3
 80008fc:	e658      	b.n	80005b0 <__aeabi_fadd+0x94>
 80008fe:	46c0      	nop			@ (mov r8, r8)

08000900 <__aeabi_fdiv>:
 8000900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000902:	4646      	mov	r6, r8
 8000904:	464f      	mov	r7, r9
 8000906:	46d6      	mov	lr, sl
 8000908:	0245      	lsls	r5, r0, #9
 800090a:	b5c0      	push	{r6, r7, lr}
 800090c:	0fc3      	lsrs	r3, r0, #31
 800090e:	0047      	lsls	r7, r0, #1
 8000910:	4698      	mov	r8, r3
 8000912:	1c0e      	adds	r6, r1, #0
 8000914:	0a6d      	lsrs	r5, r5, #9
 8000916:	0e3f      	lsrs	r7, r7, #24
 8000918:	d05b      	beq.n	80009d2 <__aeabi_fdiv+0xd2>
 800091a:	2fff      	cmp	r7, #255	@ 0xff
 800091c:	d021      	beq.n	8000962 <__aeabi_fdiv+0x62>
 800091e:	2380      	movs	r3, #128	@ 0x80
 8000920:	00ed      	lsls	r5, r5, #3
 8000922:	04db      	lsls	r3, r3, #19
 8000924:	431d      	orrs	r5, r3
 8000926:	2300      	movs	r3, #0
 8000928:	4699      	mov	r9, r3
 800092a:	469a      	mov	sl, r3
 800092c:	3f7f      	subs	r7, #127	@ 0x7f
 800092e:	0274      	lsls	r4, r6, #9
 8000930:	0073      	lsls	r3, r6, #1
 8000932:	0a64      	lsrs	r4, r4, #9
 8000934:	0e1b      	lsrs	r3, r3, #24
 8000936:	0ff6      	lsrs	r6, r6, #31
 8000938:	2b00      	cmp	r3, #0
 800093a:	d020      	beq.n	800097e <__aeabi_fdiv+0x7e>
 800093c:	2bff      	cmp	r3, #255	@ 0xff
 800093e:	d043      	beq.n	80009c8 <__aeabi_fdiv+0xc8>
 8000940:	2280      	movs	r2, #128	@ 0x80
 8000942:	2000      	movs	r0, #0
 8000944:	00e4      	lsls	r4, r4, #3
 8000946:	04d2      	lsls	r2, r2, #19
 8000948:	4314      	orrs	r4, r2
 800094a:	3b7f      	subs	r3, #127	@ 0x7f
 800094c:	4642      	mov	r2, r8
 800094e:	1aff      	subs	r7, r7, r3
 8000950:	464b      	mov	r3, r9
 8000952:	4072      	eors	r2, r6
 8000954:	2b0f      	cmp	r3, #15
 8000956:	d900      	bls.n	800095a <__aeabi_fdiv+0x5a>
 8000958:	e09d      	b.n	8000a96 <__aeabi_fdiv+0x196>
 800095a:	4971      	ldr	r1, [pc, #452]	@ (8000b20 <__aeabi_fdiv+0x220>)
 800095c:	009b      	lsls	r3, r3, #2
 800095e:	58cb      	ldr	r3, [r1, r3]
 8000960:	469f      	mov	pc, r3
 8000962:	2d00      	cmp	r5, #0
 8000964:	d15a      	bne.n	8000a1c <__aeabi_fdiv+0x11c>
 8000966:	2308      	movs	r3, #8
 8000968:	4699      	mov	r9, r3
 800096a:	3b06      	subs	r3, #6
 800096c:	0274      	lsls	r4, r6, #9
 800096e:	469a      	mov	sl, r3
 8000970:	0073      	lsls	r3, r6, #1
 8000972:	27ff      	movs	r7, #255	@ 0xff
 8000974:	0a64      	lsrs	r4, r4, #9
 8000976:	0e1b      	lsrs	r3, r3, #24
 8000978:	0ff6      	lsrs	r6, r6, #31
 800097a:	2b00      	cmp	r3, #0
 800097c:	d1de      	bne.n	800093c <__aeabi_fdiv+0x3c>
 800097e:	2c00      	cmp	r4, #0
 8000980:	d13b      	bne.n	80009fa <__aeabi_fdiv+0xfa>
 8000982:	2301      	movs	r3, #1
 8000984:	4642      	mov	r2, r8
 8000986:	4649      	mov	r1, r9
 8000988:	4072      	eors	r2, r6
 800098a:	4319      	orrs	r1, r3
 800098c:	290e      	cmp	r1, #14
 800098e:	d818      	bhi.n	80009c2 <__aeabi_fdiv+0xc2>
 8000990:	4864      	ldr	r0, [pc, #400]	@ (8000b24 <__aeabi_fdiv+0x224>)
 8000992:	0089      	lsls	r1, r1, #2
 8000994:	5841      	ldr	r1, [r0, r1]
 8000996:	468f      	mov	pc, r1
 8000998:	4653      	mov	r3, sl
 800099a:	2b02      	cmp	r3, #2
 800099c:	d100      	bne.n	80009a0 <__aeabi_fdiv+0xa0>
 800099e:	e0b8      	b.n	8000b12 <__aeabi_fdiv+0x212>
 80009a0:	2b03      	cmp	r3, #3
 80009a2:	d06e      	beq.n	8000a82 <__aeabi_fdiv+0x182>
 80009a4:	4642      	mov	r2, r8
 80009a6:	002c      	movs	r4, r5
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d140      	bne.n	8000a2e <__aeabi_fdiv+0x12e>
 80009ac:	2000      	movs	r0, #0
 80009ae:	2400      	movs	r4, #0
 80009b0:	05c0      	lsls	r0, r0, #23
 80009b2:	4320      	orrs	r0, r4
 80009b4:	07d2      	lsls	r2, r2, #31
 80009b6:	4310      	orrs	r0, r2
 80009b8:	bce0      	pop	{r5, r6, r7}
 80009ba:	46ba      	mov	sl, r7
 80009bc:	46b1      	mov	r9, r6
 80009be:	46a8      	mov	r8, r5
 80009c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009c2:	20ff      	movs	r0, #255	@ 0xff
 80009c4:	2400      	movs	r4, #0
 80009c6:	e7f3      	b.n	80009b0 <__aeabi_fdiv+0xb0>
 80009c8:	2c00      	cmp	r4, #0
 80009ca:	d120      	bne.n	8000a0e <__aeabi_fdiv+0x10e>
 80009cc:	2302      	movs	r3, #2
 80009ce:	3fff      	subs	r7, #255	@ 0xff
 80009d0:	e7d8      	b.n	8000984 <__aeabi_fdiv+0x84>
 80009d2:	2d00      	cmp	r5, #0
 80009d4:	d105      	bne.n	80009e2 <__aeabi_fdiv+0xe2>
 80009d6:	2304      	movs	r3, #4
 80009d8:	4699      	mov	r9, r3
 80009da:	3b03      	subs	r3, #3
 80009dc:	2700      	movs	r7, #0
 80009de:	469a      	mov	sl, r3
 80009e0:	e7a5      	b.n	800092e <__aeabi_fdiv+0x2e>
 80009e2:	0028      	movs	r0, r5
 80009e4:	f002 fe38 	bl	8003658 <__clzsi2>
 80009e8:	2776      	movs	r7, #118	@ 0x76
 80009ea:	1f43      	subs	r3, r0, #5
 80009ec:	409d      	lsls	r5, r3
 80009ee:	2300      	movs	r3, #0
 80009f0:	427f      	negs	r7, r7
 80009f2:	4699      	mov	r9, r3
 80009f4:	469a      	mov	sl, r3
 80009f6:	1a3f      	subs	r7, r7, r0
 80009f8:	e799      	b.n	800092e <__aeabi_fdiv+0x2e>
 80009fa:	0020      	movs	r0, r4
 80009fc:	f002 fe2c 	bl	8003658 <__clzsi2>
 8000a00:	1f43      	subs	r3, r0, #5
 8000a02:	409c      	lsls	r4, r3
 8000a04:	2376      	movs	r3, #118	@ 0x76
 8000a06:	425b      	negs	r3, r3
 8000a08:	1a1b      	subs	r3, r3, r0
 8000a0a:	2000      	movs	r0, #0
 8000a0c:	e79e      	b.n	800094c <__aeabi_fdiv+0x4c>
 8000a0e:	2303      	movs	r3, #3
 8000a10:	464a      	mov	r2, r9
 8000a12:	431a      	orrs	r2, r3
 8000a14:	4691      	mov	r9, r2
 8000a16:	2003      	movs	r0, #3
 8000a18:	33fc      	adds	r3, #252	@ 0xfc
 8000a1a:	e797      	b.n	800094c <__aeabi_fdiv+0x4c>
 8000a1c:	230c      	movs	r3, #12
 8000a1e:	4699      	mov	r9, r3
 8000a20:	3b09      	subs	r3, #9
 8000a22:	27ff      	movs	r7, #255	@ 0xff
 8000a24:	469a      	mov	sl, r3
 8000a26:	e782      	b.n	800092e <__aeabi_fdiv+0x2e>
 8000a28:	2803      	cmp	r0, #3
 8000a2a:	d02c      	beq.n	8000a86 <__aeabi_fdiv+0x186>
 8000a2c:	0032      	movs	r2, r6
 8000a2e:	0038      	movs	r0, r7
 8000a30:	307f      	adds	r0, #127	@ 0x7f
 8000a32:	2800      	cmp	r0, #0
 8000a34:	dd47      	ble.n	8000ac6 <__aeabi_fdiv+0x1c6>
 8000a36:	0763      	lsls	r3, r4, #29
 8000a38:	d004      	beq.n	8000a44 <__aeabi_fdiv+0x144>
 8000a3a:	230f      	movs	r3, #15
 8000a3c:	4023      	ands	r3, r4
 8000a3e:	2b04      	cmp	r3, #4
 8000a40:	d000      	beq.n	8000a44 <__aeabi_fdiv+0x144>
 8000a42:	3404      	adds	r4, #4
 8000a44:	0123      	lsls	r3, r4, #4
 8000a46:	d503      	bpl.n	8000a50 <__aeabi_fdiv+0x150>
 8000a48:	0038      	movs	r0, r7
 8000a4a:	4b37      	ldr	r3, [pc, #220]	@ (8000b28 <__aeabi_fdiv+0x228>)
 8000a4c:	3080      	adds	r0, #128	@ 0x80
 8000a4e:	401c      	ands	r4, r3
 8000a50:	28fe      	cmp	r0, #254	@ 0xfe
 8000a52:	dcb6      	bgt.n	80009c2 <__aeabi_fdiv+0xc2>
 8000a54:	01a4      	lsls	r4, r4, #6
 8000a56:	0a64      	lsrs	r4, r4, #9
 8000a58:	b2c0      	uxtb	r0, r0
 8000a5a:	e7a9      	b.n	80009b0 <__aeabi_fdiv+0xb0>
 8000a5c:	2480      	movs	r4, #128	@ 0x80
 8000a5e:	2200      	movs	r2, #0
 8000a60:	20ff      	movs	r0, #255	@ 0xff
 8000a62:	03e4      	lsls	r4, r4, #15
 8000a64:	e7a4      	b.n	80009b0 <__aeabi_fdiv+0xb0>
 8000a66:	2380      	movs	r3, #128	@ 0x80
 8000a68:	03db      	lsls	r3, r3, #15
 8000a6a:	421d      	tst	r5, r3
 8000a6c:	d001      	beq.n	8000a72 <__aeabi_fdiv+0x172>
 8000a6e:	421c      	tst	r4, r3
 8000a70:	d00b      	beq.n	8000a8a <__aeabi_fdiv+0x18a>
 8000a72:	2480      	movs	r4, #128	@ 0x80
 8000a74:	03e4      	lsls	r4, r4, #15
 8000a76:	432c      	orrs	r4, r5
 8000a78:	0264      	lsls	r4, r4, #9
 8000a7a:	4642      	mov	r2, r8
 8000a7c:	20ff      	movs	r0, #255	@ 0xff
 8000a7e:	0a64      	lsrs	r4, r4, #9
 8000a80:	e796      	b.n	80009b0 <__aeabi_fdiv+0xb0>
 8000a82:	4646      	mov	r6, r8
 8000a84:	002c      	movs	r4, r5
 8000a86:	2380      	movs	r3, #128	@ 0x80
 8000a88:	03db      	lsls	r3, r3, #15
 8000a8a:	431c      	orrs	r4, r3
 8000a8c:	0264      	lsls	r4, r4, #9
 8000a8e:	0032      	movs	r2, r6
 8000a90:	20ff      	movs	r0, #255	@ 0xff
 8000a92:	0a64      	lsrs	r4, r4, #9
 8000a94:	e78c      	b.n	80009b0 <__aeabi_fdiv+0xb0>
 8000a96:	016d      	lsls	r5, r5, #5
 8000a98:	0160      	lsls	r0, r4, #5
 8000a9a:	4285      	cmp	r5, r0
 8000a9c:	d22d      	bcs.n	8000afa <__aeabi_fdiv+0x1fa>
 8000a9e:	231b      	movs	r3, #27
 8000aa0:	2400      	movs	r4, #0
 8000aa2:	3f01      	subs	r7, #1
 8000aa4:	2601      	movs	r6, #1
 8000aa6:	0029      	movs	r1, r5
 8000aa8:	0064      	lsls	r4, r4, #1
 8000aaa:	006d      	lsls	r5, r5, #1
 8000aac:	2900      	cmp	r1, #0
 8000aae:	db01      	blt.n	8000ab4 <__aeabi_fdiv+0x1b4>
 8000ab0:	4285      	cmp	r5, r0
 8000ab2:	d301      	bcc.n	8000ab8 <__aeabi_fdiv+0x1b8>
 8000ab4:	1a2d      	subs	r5, r5, r0
 8000ab6:	4334      	orrs	r4, r6
 8000ab8:	3b01      	subs	r3, #1
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d1f3      	bne.n	8000aa6 <__aeabi_fdiv+0x1a6>
 8000abe:	1e6b      	subs	r3, r5, #1
 8000ac0:	419d      	sbcs	r5, r3
 8000ac2:	432c      	orrs	r4, r5
 8000ac4:	e7b3      	b.n	8000a2e <__aeabi_fdiv+0x12e>
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	1a1b      	subs	r3, r3, r0
 8000aca:	2b1b      	cmp	r3, #27
 8000acc:	dd00      	ble.n	8000ad0 <__aeabi_fdiv+0x1d0>
 8000ace:	e76d      	b.n	80009ac <__aeabi_fdiv+0xac>
 8000ad0:	0021      	movs	r1, r4
 8000ad2:	379e      	adds	r7, #158	@ 0x9e
 8000ad4:	40d9      	lsrs	r1, r3
 8000ad6:	40bc      	lsls	r4, r7
 8000ad8:	000b      	movs	r3, r1
 8000ada:	1e61      	subs	r1, r4, #1
 8000adc:	418c      	sbcs	r4, r1
 8000ade:	4323      	orrs	r3, r4
 8000ae0:	0759      	lsls	r1, r3, #29
 8000ae2:	d004      	beq.n	8000aee <__aeabi_fdiv+0x1ee>
 8000ae4:	210f      	movs	r1, #15
 8000ae6:	4019      	ands	r1, r3
 8000ae8:	2904      	cmp	r1, #4
 8000aea:	d000      	beq.n	8000aee <__aeabi_fdiv+0x1ee>
 8000aec:	3304      	adds	r3, #4
 8000aee:	0159      	lsls	r1, r3, #5
 8000af0:	d413      	bmi.n	8000b1a <__aeabi_fdiv+0x21a>
 8000af2:	019b      	lsls	r3, r3, #6
 8000af4:	2000      	movs	r0, #0
 8000af6:	0a5c      	lsrs	r4, r3, #9
 8000af8:	e75a      	b.n	80009b0 <__aeabi_fdiv+0xb0>
 8000afa:	231a      	movs	r3, #26
 8000afc:	2401      	movs	r4, #1
 8000afe:	1a2d      	subs	r5, r5, r0
 8000b00:	e7d0      	b.n	8000aa4 <__aeabi_fdiv+0x1a4>
 8000b02:	1e98      	subs	r0, r3, #2
 8000b04:	4243      	negs	r3, r0
 8000b06:	4158      	adcs	r0, r3
 8000b08:	4240      	negs	r0, r0
 8000b0a:	0032      	movs	r2, r6
 8000b0c:	2400      	movs	r4, #0
 8000b0e:	b2c0      	uxtb	r0, r0
 8000b10:	e74e      	b.n	80009b0 <__aeabi_fdiv+0xb0>
 8000b12:	4642      	mov	r2, r8
 8000b14:	20ff      	movs	r0, #255	@ 0xff
 8000b16:	2400      	movs	r4, #0
 8000b18:	e74a      	b.n	80009b0 <__aeabi_fdiv+0xb0>
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	2400      	movs	r4, #0
 8000b1e:	e747      	b.n	80009b0 <__aeabi_fdiv+0xb0>
 8000b20:	080097c0 	.word	0x080097c0
 8000b24:	08009800 	.word	0x08009800
 8000b28:	f7ffffff 	.word	0xf7ffffff

08000b2c <__eqsf2>:
 8000b2c:	b570      	push	{r4, r5, r6, lr}
 8000b2e:	0042      	lsls	r2, r0, #1
 8000b30:	024e      	lsls	r6, r1, #9
 8000b32:	004c      	lsls	r4, r1, #1
 8000b34:	0245      	lsls	r5, r0, #9
 8000b36:	0a6d      	lsrs	r5, r5, #9
 8000b38:	0e12      	lsrs	r2, r2, #24
 8000b3a:	0fc3      	lsrs	r3, r0, #31
 8000b3c:	0a76      	lsrs	r6, r6, #9
 8000b3e:	0e24      	lsrs	r4, r4, #24
 8000b40:	0fc9      	lsrs	r1, r1, #31
 8000b42:	2aff      	cmp	r2, #255	@ 0xff
 8000b44:	d010      	beq.n	8000b68 <__eqsf2+0x3c>
 8000b46:	2cff      	cmp	r4, #255	@ 0xff
 8000b48:	d00c      	beq.n	8000b64 <__eqsf2+0x38>
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	42a2      	cmp	r2, r4
 8000b4e:	d10a      	bne.n	8000b66 <__eqsf2+0x3a>
 8000b50:	42b5      	cmp	r5, r6
 8000b52:	d108      	bne.n	8000b66 <__eqsf2+0x3a>
 8000b54:	428b      	cmp	r3, r1
 8000b56:	d00f      	beq.n	8000b78 <__eqsf2+0x4c>
 8000b58:	2a00      	cmp	r2, #0
 8000b5a:	d104      	bne.n	8000b66 <__eqsf2+0x3a>
 8000b5c:	0028      	movs	r0, r5
 8000b5e:	1e43      	subs	r3, r0, #1
 8000b60:	4198      	sbcs	r0, r3
 8000b62:	e000      	b.n	8000b66 <__eqsf2+0x3a>
 8000b64:	2001      	movs	r0, #1
 8000b66:	bd70      	pop	{r4, r5, r6, pc}
 8000b68:	2001      	movs	r0, #1
 8000b6a:	2cff      	cmp	r4, #255	@ 0xff
 8000b6c:	d1fb      	bne.n	8000b66 <__eqsf2+0x3a>
 8000b6e:	4335      	orrs	r5, r6
 8000b70:	d1f9      	bne.n	8000b66 <__eqsf2+0x3a>
 8000b72:	404b      	eors	r3, r1
 8000b74:	0018      	movs	r0, r3
 8000b76:	e7f6      	b.n	8000b66 <__eqsf2+0x3a>
 8000b78:	2000      	movs	r0, #0
 8000b7a:	e7f4      	b.n	8000b66 <__eqsf2+0x3a>

08000b7c <__gesf2>:
 8000b7c:	b530      	push	{r4, r5, lr}
 8000b7e:	0042      	lsls	r2, r0, #1
 8000b80:	0244      	lsls	r4, r0, #9
 8000b82:	024d      	lsls	r5, r1, #9
 8000b84:	0fc3      	lsrs	r3, r0, #31
 8000b86:	0048      	lsls	r0, r1, #1
 8000b88:	0a64      	lsrs	r4, r4, #9
 8000b8a:	0e12      	lsrs	r2, r2, #24
 8000b8c:	0a6d      	lsrs	r5, r5, #9
 8000b8e:	0e00      	lsrs	r0, r0, #24
 8000b90:	0fc9      	lsrs	r1, r1, #31
 8000b92:	2aff      	cmp	r2, #255	@ 0xff
 8000b94:	d018      	beq.n	8000bc8 <__gesf2+0x4c>
 8000b96:	28ff      	cmp	r0, #255	@ 0xff
 8000b98:	d00a      	beq.n	8000bb0 <__gesf2+0x34>
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d11e      	bne.n	8000bdc <__gesf2+0x60>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	d10a      	bne.n	8000bb8 <__gesf2+0x3c>
 8000ba2:	2d00      	cmp	r5, #0
 8000ba4:	d029      	beq.n	8000bfa <__gesf2+0x7e>
 8000ba6:	2c00      	cmp	r4, #0
 8000ba8:	d12d      	bne.n	8000c06 <__gesf2+0x8a>
 8000baa:	0048      	lsls	r0, r1, #1
 8000bac:	3801      	subs	r0, #1
 8000bae:	bd30      	pop	{r4, r5, pc}
 8000bb0:	2d00      	cmp	r5, #0
 8000bb2:	d125      	bne.n	8000c00 <__gesf2+0x84>
 8000bb4:	2a00      	cmp	r2, #0
 8000bb6:	d101      	bne.n	8000bbc <__gesf2+0x40>
 8000bb8:	2c00      	cmp	r4, #0
 8000bba:	d0f6      	beq.n	8000baa <__gesf2+0x2e>
 8000bbc:	428b      	cmp	r3, r1
 8000bbe:	d019      	beq.n	8000bf4 <__gesf2+0x78>
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	425b      	negs	r3, r3
 8000bc4:	4318      	orrs	r0, r3
 8000bc6:	e7f2      	b.n	8000bae <__gesf2+0x32>
 8000bc8:	2c00      	cmp	r4, #0
 8000bca:	d119      	bne.n	8000c00 <__gesf2+0x84>
 8000bcc:	28ff      	cmp	r0, #255	@ 0xff
 8000bce:	d1f7      	bne.n	8000bc0 <__gesf2+0x44>
 8000bd0:	2d00      	cmp	r5, #0
 8000bd2:	d115      	bne.n	8000c00 <__gesf2+0x84>
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d1f2      	bne.n	8000bc0 <__gesf2+0x44>
 8000bda:	e7e8      	b.n	8000bae <__gesf2+0x32>
 8000bdc:	2800      	cmp	r0, #0
 8000bde:	d0ef      	beq.n	8000bc0 <__gesf2+0x44>
 8000be0:	428b      	cmp	r3, r1
 8000be2:	d1ed      	bne.n	8000bc0 <__gesf2+0x44>
 8000be4:	4282      	cmp	r2, r0
 8000be6:	dceb      	bgt.n	8000bc0 <__gesf2+0x44>
 8000be8:	db04      	blt.n	8000bf4 <__gesf2+0x78>
 8000bea:	42ac      	cmp	r4, r5
 8000bec:	d8e8      	bhi.n	8000bc0 <__gesf2+0x44>
 8000bee:	2000      	movs	r0, #0
 8000bf0:	42ac      	cmp	r4, r5
 8000bf2:	d2dc      	bcs.n	8000bae <__gesf2+0x32>
 8000bf4:	0058      	lsls	r0, r3, #1
 8000bf6:	3801      	subs	r0, #1
 8000bf8:	e7d9      	b.n	8000bae <__gesf2+0x32>
 8000bfa:	2c00      	cmp	r4, #0
 8000bfc:	d0d7      	beq.n	8000bae <__gesf2+0x32>
 8000bfe:	e7df      	b.n	8000bc0 <__gesf2+0x44>
 8000c00:	2002      	movs	r0, #2
 8000c02:	4240      	negs	r0, r0
 8000c04:	e7d3      	b.n	8000bae <__gesf2+0x32>
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d1da      	bne.n	8000bc0 <__gesf2+0x44>
 8000c0a:	e7ee      	b.n	8000bea <__gesf2+0x6e>

08000c0c <__lesf2>:
 8000c0c:	b530      	push	{r4, r5, lr}
 8000c0e:	0042      	lsls	r2, r0, #1
 8000c10:	0244      	lsls	r4, r0, #9
 8000c12:	024d      	lsls	r5, r1, #9
 8000c14:	0fc3      	lsrs	r3, r0, #31
 8000c16:	0048      	lsls	r0, r1, #1
 8000c18:	0a64      	lsrs	r4, r4, #9
 8000c1a:	0e12      	lsrs	r2, r2, #24
 8000c1c:	0a6d      	lsrs	r5, r5, #9
 8000c1e:	0e00      	lsrs	r0, r0, #24
 8000c20:	0fc9      	lsrs	r1, r1, #31
 8000c22:	2aff      	cmp	r2, #255	@ 0xff
 8000c24:	d017      	beq.n	8000c56 <__lesf2+0x4a>
 8000c26:	28ff      	cmp	r0, #255	@ 0xff
 8000c28:	d00a      	beq.n	8000c40 <__lesf2+0x34>
 8000c2a:	2a00      	cmp	r2, #0
 8000c2c:	d11b      	bne.n	8000c66 <__lesf2+0x5a>
 8000c2e:	2800      	cmp	r0, #0
 8000c30:	d10a      	bne.n	8000c48 <__lesf2+0x3c>
 8000c32:	2d00      	cmp	r5, #0
 8000c34:	d01d      	beq.n	8000c72 <__lesf2+0x66>
 8000c36:	2c00      	cmp	r4, #0
 8000c38:	d12d      	bne.n	8000c96 <__lesf2+0x8a>
 8000c3a:	0048      	lsls	r0, r1, #1
 8000c3c:	3801      	subs	r0, #1
 8000c3e:	e011      	b.n	8000c64 <__lesf2+0x58>
 8000c40:	2d00      	cmp	r5, #0
 8000c42:	d10e      	bne.n	8000c62 <__lesf2+0x56>
 8000c44:	2a00      	cmp	r2, #0
 8000c46:	d101      	bne.n	8000c4c <__lesf2+0x40>
 8000c48:	2c00      	cmp	r4, #0
 8000c4a:	d0f6      	beq.n	8000c3a <__lesf2+0x2e>
 8000c4c:	428b      	cmp	r3, r1
 8000c4e:	d10c      	bne.n	8000c6a <__lesf2+0x5e>
 8000c50:	0058      	lsls	r0, r3, #1
 8000c52:	3801      	subs	r0, #1
 8000c54:	e006      	b.n	8000c64 <__lesf2+0x58>
 8000c56:	2c00      	cmp	r4, #0
 8000c58:	d103      	bne.n	8000c62 <__lesf2+0x56>
 8000c5a:	28ff      	cmp	r0, #255	@ 0xff
 8000c5c:	d105      	bne.n	8000c6a <__lesf2+0x5e>
 8000c5e:	2d00      	cmp	r5, #0
 8000c60:	d015      	beq.n	8000c8e <__lesf2+0x82>
 8000c62:	2002      	movs	r0, #2
 8000c64:	bd30      	pop	{r4, r5, pc}
 8000c66:	2800      	cmp	r0, #0
 8000c68:	d106      	bne.n	8000c78 <__lesf2+0x6c>
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	425b      	negs	r3, r3
 8000c6e:	4318      	orrs	r0, r3
 8000c70:	e7f8      	b.n	8000c64 <__lesf2+0x58>
 8000c72:	2c00      	cmp	r4, #0
 8000c74:	d0f6      	beq.n	8000c64 <__lesf2+0x58>
 8000c76:	e7f8      	b.n	8000c6a <__lesf2+0x5e>
 8000c78:	428b      	cmp	r3, r1
 8000c7a:	d1f6      	bne.n	8000c6a <__lesf2+0x5e>
 8000c7c:	4282      	cmp	r2, r0
 8000c7e:	dcf4      	bgt.n	8000c6a <__lesf2+0x5e>
 8000c80:	dbe6      	blt.n	8000c50 <__lesf2+0x44>
 8000c82:	42ac      	cmp	r4, r5
 8000c84:	d8f1      	bhi.n	8000c6a <__lesf2+0x5e>
 8000c86:	2000      	movs	r0, #0
 8000c88:	42ac      	cmp	r4, r5
 8000c8a:	d2eb      	bcs.n	8000c64 <__lesf2+0x58>
 8000c8c:	e7e0      	b.n	8000c50 <__lesf2+0x44>
 8000c8e:	2000      	movs	r0, #0
 8000c90:	428b      	cmp	r3, r1
 8000c92:	d1ea      	bne.n	8000c6a <__lesf2+0x5e>
 8000c94:	e7e6      	b.n	8000c64 <__lesf2+0x58>
 8000c96:	428b      	cmp	r3, r1
 8000c98:	d1e7      	bne.n	8000c6a <__lesf2+0x5e>
 8000c9a:	e7f2      	b.n	8000c82 <__lesf2+0x76>

08000c9c <__aeabi_fmul>:
 8000c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c9e:	464f      	mov	r7, r9
 8000ca0:	4646      	mov	r6, r8
 8000ca2:	46d6      	mov	lr, sl
 8000ca4:	0044      	lsls	r4, r0, #1
 8000ca6:	b5c0      	push	{r6, r7, lr}
 8000ca8:	0246      	lsls	r6, r0, #9
 8000caa:	1c0f      	adds	r7, r1, #0
 8000cac:	0a76      	lsrs	r6, r6, #9
 8000cae:	0e24      	lsrs	r4, r4, #24
 8000cb0:	0fc5      	lsrs	r5, r0, #31
 8000cb2:	2c00      	cmp	r4, #0
 8000cb4:	d100      	bne.n	8000cb8 <__aeabi_fmul+0x1c>
 8000cb6:	e0da      	b.n	8000e6e <__aeabi_fmul+0x1d2>
 8000cb8:	2cff      	cmp	r4, #255	@ 0xff
 8000cba:	d074      	beq.n	8000da6 <__aeabi_fmul+0x10a>
 8000cbc:	2380      	movs	r3, #128	@ 0x80
 8000cbe:	00f6      	lsls	r6, r6, #3
 8000cc0:	04db      	lsls	r3, r3, #19
 8000cc2:	431e      	orrs	r6, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	4699      	mov	r9, r3
 8000cc8:	469a      	mov	sl, r3
 8000cca:	3c7f      	subs	r4, #127	@ 0x7f
 8000ccc:	027b      	lsls	r3, r7, #9
 8000cce:	0a5b      	lsrs	r3, r3, #9
 8000cd0:	4698      	mov	r8, r3
 8000cd2:	007b      	lsls	r3, r7, #1
 8000cd4:	0e1b      	lsrs	r3, r3, #24
 8000cd6:	0fff      	lsrs	r7, r7, #31
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d074      	beq.n	8000dc6 <__aeabi_fmul+0x12a>
 8000cdc:	2bff      	cmp	r3, #255	@ 0xff
 8000cde:	d100      	bne.n	8000ce2 <__aeabi_fmul+0x46>
 8000ce0:	e08e      	b.n	8000e00 <__aeabi_fmul+0x164>
 8000ce2:	4642      	mov	r2, r8
 8000ce4:	2180      	movs	r1, #128	@ 0x80
 8000ce6:	00d2      	lsls	r2, r2, #3
 8000ce8:	04c9      	lsls	r1, r1, #19
 8000cea:	4311      	orrs	r1, r2
 8000cec:	3b7f      	subs	r3, #127	@ 0x7f
 8000cee:	002a      	movs	r2, r5
 8000cf0:	18e4      	adds	r4, r4, r3
 8000cf2:	464b      	mov	r3, r9
 8000cf4:	407a      	eors	r2, r7
 8000cf6:	4688      	mov	r8, r1
 8000cf8:	b2d2      	uxtb	r2, r2
 8000cfa:	2b0a      	cmp	r3, #10
 8000cfc:	dc75      	bgt.n	8000dea <__aeabi_fmul+0x14e>
 8000cfe:	464b      	mov	r3, r9
 8000d00:	2000      	movs	r0, #0
 8000d02:	2b02      	cmp	r3, #2
 8000d04:	dd0f      	ble.n	8000d26 <__aeabi_fmul+0x8a>
 8000d06:	4649      	mov	r1, r9
 8000d08:	2301      	movs	r3, #1
 8000d0a:	408b      	lsls	r3, r1
 8000d0c:	21a6      	movs	r1, #166	@ 0xa6
 8000d0e:	00c9      	lsls	r1, r1, #3
 8000d10:	420b      	tst	r3, r1
 8000d12:	d169      	bne.n	8000de8 <__aeabi_fmul+0x14c>
 8000d14:	2190      	movs	r1, #144	@ 0x90
 8000d16:	0089      	lsls	r1, r1, #2
 8000d18:	420b      	tst	r3, r1
 8000d1a:	d000      	beq.n	8000d1e <__aeabi_fmul+0x82>
 8000d1c:	e100      	b.n	8000f20 <__aeabi_fmul+0x284>
 8000d1e:	2188      	movs	r1, #136	@ 0x88
 8000d20:	4219      	tst	r1, r3
 8000d22:	d000      	beq.n	8000d26 <__aeabi_fmul+0x8a>
 8000d24:	e0f5      	b.n	8000f12 <__aeabi_fmul+0x276>
 8000d26:	4641      	mov	r1, r8
 8000d28:	0409      	lsls	r1, r1, #16
 8000d2a:	0c09      	lsrs	r1, r1, #16
 8000d2c:	4643      	mov	r3, r8
 8000d2e:	0008      	movs	r0, r1
 8000d30:	0c35      	lsrs	r5, r6, #16
 8000d32:	0436      	lsls	r6, r6, #16
 8000d34:	0c1b      	lsrs	r3, r3, #16
 8000d36:	0c36      	lsrs	r6, r6, #16
 8000d38:	4370      	muls	r0, r6
 8000d3a:	4369      	muls	r1, r5
 8000d3c:	435e      	muls	r6, r3
 8000d3e:	435d      	muls	r5, r3
 8000d40:	1876      	adds	r6, r6, r1
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	199b      	adds	r3, r3, r6
 8000d46:	4299      	cmp	r1, r3
 8000d48:	d903      	bls.n	8000d52 <__aeabi_fmul+0xb6>
 8000d4a:	2180      	movs	r1, #128	@ 0x80
 8000d4c:	0249      	lsls	r1, r1, #9
 8000d4e:	468c      	mov	ip, r1
 8000d50:	4465      	add	r5, ip
 8000d52:	0400      	lsls	r0, r0, #16
 8000d54:	0419      	lsls	r1, r3, #16
 8000d56:	0c00      	lsrs	r0, r0, #16
 8000d58:	1809      	adds	r1, r1, r0
 8000d5a:	018e      	lsls	r6, r1, #6
 8000d5c:	1e70      	subs	r0, r6, #1
 8000d5e:	4186      	sbcs	r6, r0
 8000d60:	0c1b      	lsrs	r3, r3, #16
 8000d62:	0e89      	lsrs	r1, r1, #26
 8000d64:	195b      	adds	r3, r3, r5
 8000d66:	430e      	orrs	r6, r1
 8000d68:	019b      	lsls	r3, r3, #6
 8000d6a:	431e      	orrs	r6, r3
 8000d6c:	011b      	lsls	r3, r3, #4
 8000d6e:	d46c      	bmi.n	8000e4a <__aeabi_fmul+0x1ae>
 8000d70:	0023      	movs	r3, r4
 8000d72:	337f      	adds	r3, #127	@ 0x7f
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	dc00      	bgt.n	8000d7a <__aeabi_fmul+0xde>
 8000d78:	e0b1      	b.n	8000ede <__aeabi_fmul+0x242>
 8000d7a:	0015      	movs	r5, r2
 8000d7c:	0771      	lsls	r1, r6, #29
 8000d7e:	d00b      	beq.n	8000d98 <__aeabi_fmul+0xfc>
 8000d80:	200f      	movs	r0, #15
 8000d82:	0021      	movs	r1, r4
 8000d84:	4030      	ands	r0, r6
 8000d86:	2804      	cmp	r0, #4
 8000d88:	d006      	beq.n	8000d98 <__aeabi_fmul+0xfc>
 8000d8a:	3604      	adds	r6, #4
 8000d8c:	0132      	lsls	r2, r6, #4
 8000d8e:	d503      	bpl.n	8000d98 <__aeabi_fmul+0xfc>
 8000d90:	4b6e      	ldr	r3, [pc, #440]	@ (8000f4c <__aeabi_fmul+0x2b0>)
 8000d92:	401e      	ands	r6, r3
 8000d94:	000b      	movs	r3, r1
 8000d96:	3380      	adds	r3, #128	@ 0x80
 8000d98:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d9a:	dd00      	ble.n	8000d9e <__aeabi_fmul+0x102>
 8000d9c:	e0bd      	b.n	8000f1a <__aeabi_fmul+0x27e>
 8000d9e:	01b2      	lsls	r2, r6, #6
 8000da0:	0a52      	lsrs	r2, r2, #9
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	e048      	b.n	8000e38 <__aeabi_fmul+0x19c>
 8000da6:	2e00      	cmp	r6, #0
 8000da8:	d000      	beq.n	8000dac <__aeabi_fmul+0x110>
 8000daa:	e092      	b.n	8000ed2 <__aeabi_fmul+0x236>
 8000dac:	2308      	movs	r3, #8
 8000dae:	4699      	mov	r9, r3
 8000db0:	3b06      	subs	r3, #6
 8000db2:	469a      	mov	sl, r3
 8000db4:	027b      	lsls	r3, r7, #9
 8000db6:	0a5b      	lsrs	r3, r3, #9
 8000db8:	4698      	mov	r8, r3
 8000dba:	007b      	lsls	r3, r7, #1
 8000dbc:	24ff      	movs	r4, #255	@ 0xff
 8000dbe:	0e1b      	lsrs	r3, r3, #24
 8000dc0:	0fff      	lsrs	r7, r7, #31
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d18a      	bne.n	8000cdc <__aeabi_fmul+0x40>
 8000dc6:	4642      	mov	r2, r8
 8000dc8:	2a00      	cmp	r2, #0
 8000dca:	d164      	bne.n	8000e96 <__aeabi_fmul+0x1fa>
 8000dcc:	4649      	mov	r1, r9
 8000dce:	3201      	adds	r2, #1
 8000dd0:	4311      	orrs	r1, r2
 8000dd2:	4689      	mov	r9, r1
 8000dd4:	290a      	cmp	r1, #10
 8000dd6:	dc08      	bgt.n	8000dea <__aeabi_fmul+0x14e>
 8000dd8:	407d      	eors	r5, r7
 8000dda:	2001      	movs	r0, #1
 8000ddc:	b2ea      	uxtb	r2, r5
 8000dde:	2902      	cmp	r1, #2
 8000de0:	dc91      	bgt.n	8000d06 <__aeabi_fmul+0x6a>
 8000de2:	0015      	movs	r5, r2
 8000de4:	2200      	movs	r2, #0
 8000de6:	e027      	b.n	8000e38 <__aeabi_fmul+0x19c>
 8000de8:	0015      	movs	r5, r2
 8000dea:	4653      	mov	r3, sl
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d100      	bne.n	8000df2 <__aeabi_fmul+0x156>
 8000df0:	e093      	b.n	8000f1a <__aeabi_fmul+0x27e>
 8000df2:	2b03      	cmp	r3, #3
 8000df4:	d01a      	beq.n	8000e2c <__aeabi_fmul+0x190>
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d12c      	bne.n	8000e54 <__aeabi_fmul+0x1b8>
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	e01b      	b.n	8000e38 <__aeabi_fmul+0x19c>
 8000e00:	4643      	mov	r3, r8
 8000e02:	34ff      	adds	r4, #255	@ 0xff
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d055      	beq.n	8000eb4 <__aeabi_fmul+0x218>
 8000e08:	2103      	movs	r1, #3
 8000e0a:	464b      	mov	r3, r9
 8000e0c:	430b      	orrs	r3, r1
 8000e0e:	0019      	movs	r1, r3
 8000e10:	2b0a      	cmp	r3, #10
 8000e12:	dc00      	bgt.n	8000e16 <__aeabi_fmul+0x17a>
 8000e14:	e092      	b.n	8000f3c <__aeabi_fmul+0x2a0>
 8000e16:	2b0f      	cmp	r3, #15
 8000e18:	d000      	beq.n	8000e1c <__aeabi_fmul+0x180>
 8000e1a:	e08c      	b.n	8000f36 <__aeabi_fmul+0x29a>
 8000e1c:	2280      	movs	r2, #128	@ 0x80
 8000e1e:	03d2      	lsls	r2, r2, #15
 8000e20:	4216      	tst	r6, r2
 8000e22:	d003      	beq.n	8000e2c <__aeabi_fmul+0x190>
 8000e24:	4643      	mov	r3, r8
 8000e26:	4213      	tst	r3, r2
 8000e28:	d100      	bne.n	8000e2c <__aeabi_fmul+0x190>
 8000e2a:	e07d      	b.n	8000f28 <__aeabi_fmul+0x28c>
 8000e2c:	2280      	movs	r2, #128	@ 0x80
 8000e2e:	03d2      	lsls	r2, r2, #15
 8000e30:	4332      	orrs	r2, r6
 8000e32:	0252      	lsls	r2, r2, #9
 8000e34:	0a52      	lsrs	r2, r2, #9
 8000e36:	23ff      	movs	r3, #255	@ 0xff
 8000e38:	05d8      	lsls	r0, r3, #23
 8000e3a:	07ed      	lsls	r5, r5, #31
 8000e3c:	4310      	orrs	r0, r2
 8000e3e:	4328      	orrs	r0, r5
 8000e40:	bce0      	pop	{r5, r6, r7}
 8000e42:	46ba      	mov	sl, r7
 8000e44:	46b1      	mov	r9, r6
 8000e46:	46a8      	mov	r8, r5
 8000e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	0015      	movs	r5, r2
 8000e4e:	0871      	lsrs	r1, r6, #1
 8000e50:	401e      	ands	r6, r3
 8000e52:	430e      	orrs	r6, r1
 8000e54:	0023      	movs	r3, r4
 8000e56:	3380      	adds	r3, #128	@ 0x80
 8000e58:	1c61      	adds	r1, r4, #1
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	dd41      	ble.n	8000ee2 <__aeabi_fmul+0x246>
 8000e5e:	0772      	lsls	r2, r6, #29
 8000e60:	d094      	beq.n	8000d8c <__aeabi_fmul+0xf0>
 8000e62:	220f      	movs	r2, #15
 8000e64:	4032      	ands	r2, r6
 8000e66:	2a04      	cmp	r2, #4
 8000e68:	d000      	beq.n	8000e6c <__aeabi_fmul+0x1d0>
 8000e6a:	e78e      	b.n	8000d8a <__aeabi_fmul+0xee>
 8000e6c:	e78e      	b.n	8000d8c <__aeabi_fmul+0xf0>
 8000e6e:	2e00      	cmp	r6, #0
 8000e70:	d105      	bne.n	8000e7e <__aeabi_fmul+0x1e2>
 8000e72:	2304      	movs	r3, #4
 8000e74:	4699      	mov	r9, r3
 8000e76:	3b03      	subs	r3, #3
 8000e78:	2400      	movs	r4, #0
 8000e7a:	469a      	mov	sl, r3
 8000e7c:	e726      	b.n	8000ccc <__aeabi_fmul+0x30>
 8000e7e:	0030      	movs	r0, r6
 8000e80:	f002 fbea 	bl	8003658 <__clzsi2>
 8000e84:	2476      	movs	r4, #118	@ 0x76
 8000e86:	1f43      	subs	r3, r0, #5
 8000e88:	409e      	lsls	r6, r3
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	4264      	negs	r4, r4
 8000e8e:	4699      	mov	r9, r3
 8000e90:	469a      	mov	sl, r3
 8000e92:	1a24      	subs	r4, r4, r0
 8000e94:	e71a      	b.n	8000ccc <__aeabi_fmul+0x30>
 8000e96:	4640      	mov	r0, r8
 8000e98:	f002 fbde 	bl	8003658 <__clzsi2>
 8000e9c:	464b      	mov	r3, r9
 8000e9e:	1a24      	subs	r4, r4, r0
 8000ea0:	3c76      	subs	r4, #118	@ 0x76
 8000ea2:	2b0a      	cmp	r3, #10
 8000ea4:	dca1      	bgt.n	8000dea <__aeabi_fmul+0x14e>
 8000ea6:	4643      	mov	r3, r8
 8000ea8:	3805      	subs	r0, #5
 8000eaa:	4083      	lsls	r3, r0
 8000eac:	407d      	eors	r5, r7
 8000eae:	4698      	mov	r8, r3
 8000eb0:	b2ea      	uxtb	r2, r5
 8000eb2:	e724      	b.n	8000cfe <__aeabi_fmul+0x62>
 8000eb4:	464a      	mov	r2, r9
 8000eb6:	3302      	adds	r3, #2
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	002a      	movs	r2, r5
 8000ebc:	407a      	eors	r2, r7
 8000ebe:	b2d2      	uxtb	r2, r2
 8000ec0:	2b0a      	cmp	r3, #10
 8000ec2:	dc92      	bgt.n	8000dea <__aeabi_fmul+0x14e>
 8000ec4:	4649      	mov	r1, r9
 8000ec6:	0015      	movs	r5, r2
 8000ec8:	2900      	cmp	r1, #0
 8000eca:	d026      	beq.n	8000f1a <__aeabi_fmul+0x27e>
 8000ecc:	4699      	mov	r9, r3
 8000ece:	2002      	movs	r0, #2
 8000ed0:	e719      	b.n	8000d06 <__aeabi_fmul+0x6a>
 8000ed2:	230c      	movs	r3, #12
 8000ed4:	4699      	mov	r9, r3
 8000ed6:	3b09      	subs	r3, #9
 8000ed8:	24ff      	movs	r4, #255	@ 0xff
 8000eda:	469a      	mov	sl, r3
 8000edc:	e6f6      	b.n	8000ccc <__aeabi_fmul+0x30>
 8000ede:	0015      	movs	r5, r2
 8000ee0:	0021      	movs	r1, r4
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	2b1b      	cmp	r3, #27
 8000ee8:	dd00      	ble.n	8000eec <__aeabi_fmul+0x250>
 8000eea:	e786      	b.n	8000dfa <__aeabi_fmul+0x15e>
 8000eec:	319e      	adds	r1, #158	@ 0x9e
 8000eee:	0032      	movs	r2, r6
 8000ef0:	408e      	lsls	r6, r1
 8000ef2:	40da      	lsrs	r2, r3
 8000ef4:	1e73      	subs	r3, r6, #1
 8000ef6:	419e      	sbcs	r6, r3
 8000ef8:	4332      	orrs	r2, r6
 8000efa:	0753      	lsls	r3, r2, #29
 8000efc:	d004      	beq.n	8000f08 <__aeabi_fmul+0x26c>
 8000efe:	230f      	movs	r3, #15
 8000f00:	4013      	ands	r3, r2
 8000f02:	2b04      	cmp	r3, #4
 8000f04:	d000      	beq.n	8000f08 <__aeabi_fmul+0x26c>
 8000f06:	3204      	adds	r2, #4
 8000f08:	0153      	lsls	r3, r2, #5
 8000f0a:	d510      	bpl.n	8000f2e <__aeabi_fmul+0x292>
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	2200      	movs	r2, #0
 8000f10:	e792      	b.n	8000e38 <__aeabi_fmul+0x19c>
 8000f12:	003d      	movs	r5, r7
 8000f14:	4646      	mov	r6, r8
 8000f16:	4682      	mov	sl, r0
 8000f18:	e767      	b.n	8000dea <__aeabi_fmul+0x14e>
 8000f1a:	23ff      	movs	r3, #255	@ 0xff
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	e78b      	b.n	8000e38 <__aeabi_fmul+0x19c>
 8000f20:	2280      	movs	r2, #128	@ 0x80
 8000f22:	2500      	movs	r5, #0
 8000f24:	03d2      	lsls	r2, r2, #15
 8000f26:	e786      	b.n	8000e36 <__aeabi_fmul+0x19a>
 8000f28:	003d      	movs	r5, r7
 8000f2a:	431a      	orrs	r2, r3
 8000f2c:	e783      	b.n	8000e36 <__aeabi_fmul+0x19a>
 8000f2e:	0192      	lsls	r2, r2, #6
 8000f30:	2300      	movs	r3, #0
 8000f32:	0a52      	lsrs	r2, r2, #9
 8000f34:	e780      	b.n	8000e38 <__aeabi_fmul+0x19c>
 8000f36:	003d      	movs	r5, r7
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e777      	b.n	8000e2c <__aeabi_fmul+0x190>
 8000f3c:	002a      	movs	r2, r5
 8000f3e:	2301      	movs	r3, #1
 8000f40:	407a      	eors	r2, r7
 8000f42:	408b      	lsls	r3, r1
 8000f44:	2003      	movs	r0, #3
 8000f46:	b2d2      	uxtb	r2, r2
 8000f48:	e6e9      	b.n	8000d1e <__aeabi_fmul+0x82>
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	f7ffffff 	.word	0xf7ffffff

08000f50 <__aeabi_fsub>:
 8000f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f52:	4647      	mov	r7, r8
 8000f54:	46ce      	mov	lr, r9
 8000f56:	0243      	lsls	r3, r0, #9
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	0a5f      	lsrs	r7, r3, #9
 8000f5c:	099b      	lsrs	r3, r3, #6
 8000f5e:	0045      	lsls	r5, r0, #1
 8000f60:	004a      	lsls	r2, r1, #1
 8000f62:	469c      	mov	ip, r3
 8000f64:	024b      	lsls	r3, r1, #9
 8000f66:	0fc4      	lsrs	r4, r0, #31
 8000f68:	0fce      	lsrs	r6, r1, #31
 8000f6a:	0e2d      	lsrs	r5, r5, #24
 8000f6c:	0a58      	lsrs	r0, r3, #9
 8000f6e:	0e12      	lsrs	r2, r2, #24
 8000f70:	0999      	lsrs	r1, r3, #6
 8000f72:	2aff      	cmp	r2, #255	@ 0xff
 8000f74:	d06b      	beq.n	800104e <__aeabi_fsub+0xfe>
 8000f76:	2301      	movs	r3, #1
 8000f78:	405e      	eors	r6, r3
 8000f7a:	1aab      	subs	r3, r5, r2
 8000f7c:	42b4      	cmp	r4, r6
 8000f7e:	d04b      	beq.n	8001018 <__aeabi_fsub+0xc8>
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	dc00      	bgt.n	8000f86 <__aeabi_fsub+0x36>
 8000f84:	e0ff      	b.n	8001186 <__aeabi_fsub+0x236>
 8000f86:	2a00      	cmp	r2, #0
 8000f88:	d100      	bne.n	8000f8c <__aeabi_fsub+0x3c>
 8000f8a:	e088      	b.n	800109e <__aeabi_fsub+0x14e>
 8000f8c:	2dff      	cmp	r5, #255	@ 0xff
 8000f8e:	d100      	bne.n	8000f92 <__aeabi_fsub+0x42>
 8000f90:	e0ef      	b.n	8001172 <__aeabi_fsub+0x222>
 8000f92:	2280      	movs	r2, #128	@ 0x80
 8000f94:	04d2      	lsls	r2, r2, #19
 8000f96:	4311      	orrs	r1, r2
 8000f98:	2001      	movs	r0, #1
 8000f9a:	2b1b      	cmp	r3, #27
 8000f9c:	dc08      	bgt.n	8000fb0 <__aeabi_fsub+0x60>
 8000f9e:	0008      	movs	r0, r1
 8000fa0:	2220      	movs	r2, #32
 8000fa2:	40d8      	lsrs	r0, r3
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	4099      	lsls	r1, r3
 8000fa8:	000b      	movs	r3, r1
 8000faa:	1e5a      	subs	r2, r3, #1
 8000fac:	4193      	sbcs	r3, r2
 8000fae:	4318      	orrs	r0, r3
 8000fb0:	4663      	mov	r3, ip
 8000fb2:	1a1b      	subs	r3, r3, r0
 8000fb4:	469c      	mov	ip, r3
 8000fb6:	4663      	mov	r3, ip
 8000fb8:	015b      	lsls	r3, r3, #5
 8000fba:	d400      	bmi.n	8000fbe <__aeabi_fsub+0x6e>
 8000fbc:	e0cd      	b.n	800115a <__aeabi_fsub+0x20a>
 8000fbe:	4663      	mov	r3, ip
 8000fc0:	019f      	lsls	r7, r3, #6
 8000fc2:	09bf      	lsrs	r7, r7, #6
 8000fc4:	0038      	movs	r0, r7
 8000fc6:	f002 fb47 	bl	8003658 <__clzsi2>
 8000fca:	003b      	movs	r3, r7
 8000fcc:	3805      	subs	r0, #5
 8000fce:	4083      	lsls	r3, r0
 8000fd0:	4285      	cmp	r5, r0
 8000fd2:	dc00      	bgt.n	8000fd6 <__aeabi_fsub+0x86>
 8000fd4:	e0a2      	b.n	800111c <__aeabi_fsub+0x1cc>
 8000fd6:	4ab7      	ldr	r2, [pc, #732]	@ (80012b4 <__aeabi_fsub+0x364>)
 8000fd8:	1a2d      	subs	r5, r5, r0
 8000fda:	401a      	ands	r2, r3
 8000fdc:	4694      	mov	ip, r2
 8000fde:	075a      	lsls	r2, r3, #29
 8000fe0:	d100      	bne.n	8000fe4 <__aeabi_fsub+0x94>
 8000fe2:	e0c3      	b.n	800116c <__aeabi_fsub+0x21c>
 8000fe4:	220f      	movs	r2, #15
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	2b04      	cmp	r3, #4
 8000fea:	d100      	bne.n	8000fee <__aeabi_fsub+0x9e>
 8000fec:	e0be      	b.n	800116c <__aeabi_fsub+0x21c>
 8000fee:	2304      	movs	r3, #4
 8000ff0:	4698      	mov	r8, r3
 8000ff2:	44c4      	add	ip, r8
 8000ff4:	4663      	mov	r3, ip
 8000ff6:	015b      	lsls	r3, r3, #5
 8000ff8:	d400      	bmi.n	8000ffc <__aeabi_fsub+0xac>
 8000ffa:	e0b7      	b.n	800116c <__aeabi_fsub+0x21c>
 8000ffc:	1c68      	adds	r0, r5, #1
 8000ffe:	2dfe      	cmp	r5, #254	@ 0xfe
 8001000:	d000      	beq.n	8001004 <__aeabi_fsub+0xb4>
 8001002:	e0a5      	b.n	8001150 <__aeabi_fsub+0x200>
 8001004:	20ff      	movs	r0, #255	@ 0xff
 8001006:	2200      	movs	r2, #0
 8001008:	05c0      	lsls	r0, r0, #23
 800100a:	4310      	orrs	r0, r2
 800100c:	07e4      	lsls	r4, r4, #31
 800100e:	4320      	orrs	r0, r4
 8001010:	bcc0      	pop	{r6, r7}
 8001012:	46b9      	mov	r9, r7
 8001014:	46b0      	mov	r8, r6
 8001016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001018:	2b00      	cmp	r3, #0
 800101a:	dc00      	bgt.n	800101e <__aeabi_fsub+0xce>
 800101c:	e1eb      	b.n	80013f6 <__aeabi_fsub+0x4a6>
 800101e:	2a00      	cmp	r2, #0
 8001020:	d046      	beq.n	80010b0 <__aeabi_fsub+0x160>
 8001022:	2dff      	cmp	r5, #255	@ 0xff
 8001024:	d100      	bne.n	8001028 <__aeabi_fsub+0xd8>
 8001026:	e0a4      	b.n	8001172 <__aeabi_fsub+0x222>
 8001028:	2280      	movs	r2, #128	@ 0x80
 800102a:	04d2      	lsls	r2, r2, #19
 800102c:	4311      	orrs	r1, r2
 800102e:	2b1b      	cmp	r3, #27
 8001030:	dc00      	bgt.n	8001034 <__aeabi_fsub+0xe4>
 8001032:	e0fb      	b.n	800122c <__aeabi_fsub+0x2dc>
 8001034:	2305      	movs	r3, #5
 8001036:	4698      	mov	r8, r3
 8001038:	002b      	movs	r3, r5
 800103a:	44c4      	add	ip, r8
 800103c:	4662      	mov	r2, ip
 800103e:	08d7      	lsrs	r7, r2, #3
 8001040:	2bff      	cmp	r3, #255	@ 0xff
 8001042:	d100      	bne.n	8001046 <__aeabi_fsub+0xf6>
 8001044:	e095      	b.n	8001172 <__aeabi_fsub+0x222>
 8001046:	027a      	lsls	r2, r7, #9
 8001048:	0a52      	lsrs	r2, r2, #9
 800104a:	b2d8      	uxtb	r0, r3
 800104c:	e7dc      	b.n	8001008 <__aeabi_fsub+0xb8>
 800104e:	002b      	movs	r3, r5
 8001050:	3bff      	subs	r3, #255	@ 0xff
 8001052:	4699      	mov	r9, r3
 8001054:	2900      	cmp	r1, #0
 8001056:	d118      	bne.n	800108a <__aeabi_fsub+0x13a>
 8001058:	2301      	movs	r3, #1
 800105a:	405e      	eors	r6, r3
 800105c:	42b4      	cmp	r4, r6
 800105e:	d100      	bne.n	8001062 <__aeabi_fsub+0x112>
 8001060:	e0ca      	b.n	80011f8 <__aeabi_fsub+0x2a8>
 8001062:	464b      	mov	r3, r9
 8001064:	2b00      	cmp	r3, #0
 8001066:	d02d      	beq.n	80010c4 <__aeabi_fsub+0x174>
 8001068:	2d00      	cmp	r5, #0
 800106a:	d000      	beq.n	800106e <__aeabi_fsub+0x11e>
 800106c:	e13c      	b.n	80012e8 <__aeabi_fsub+0x398>
 800106e:	23ff      	movs	r3, #255	@ 0xff
 8001070:	4664      	mov	r4, ip
 8001072:	2c00      	cmp	r4, #0
 8001074:	d100      	bne.n	8001078 <__aeabi_fsub+0x128>
 8001076:	e15f      	b.n	8001338 <__aeabi_fsub+0x3e8>
 8001078:	1e5d      	subs	r5, r3, #1
 800107a:	2b01      	cmp	r3, #1
 800107c:	d100      	bne.n	8001080 <__aeabi_fsub+0x130>
 800107e:	e174      	b.n	800136a <__aeabi_fsub+0x41a>
 8001080:	0034      	movs	r4, r6
 8001082:	2bff      	cmp	r3, #255	@ 0xff
 8001084:	d074      	beq.n	8001170 <__aeabi_fsub+0x220>
 8001086:	002b      	movs	r3, r5
 8001088:	e103      	b.n	8001292 <__aeabi_fsub+0x342>
 800108a:	42b4      	cmp	r4, r6
 800108c:	d100      	bne.n	8001090 <__aeabi_fsub+0x140>
 800108e:	e09c      	b.n	80011ca <__aeabi_fsub+0x27a>
 8001090:	2b00      	cmp	r3, #0
 8001092:	d017      	beq.n	80010c4 <__aeabi_fsub+0x174>
 8001094:	2d00      	cmp	r5, #0
 8001096:	d0ea      	beq.n	800106e <__aeabi_fsub+0x11e>
 8001098:	0007      	movs	r7, r0
 800109a:	0034      	movs	r4, r6
 800109c:	e06c      	b.n	8001178 <__aeabi_fsub+0x228>
 800109e:	2900      	cmp	r1, #0
 80010a0:	d0cc      	beq.n	800103c <__aeabi_fsub+0xec>
 80010a2:	1e5a      	subs	r2, r3, #1
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d02b      	beq.n	8001100 <__aeabi_fsub+0x1b0>
 80010a8:	2bff      	cmp	r3, #255	@ 0xff
 80010aa:	d062      	beq.n	8001172 <__aeabi_fsub+0x222>
 80010ac:	0013      	movs	r3, r2
 80010ae:	e773      	b.n	8000f98 <__aeabi_fsub+0x48>
 80010b0:	2900      	cmp	r1, #0
 80010b2:	d0c3      	beq.n	800103c <__aeabi_fsub+0xec>
 80010b4:	1e5a      	subs	r2, r3, #1
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d100      	bne.n	80010bc <__aeabi_fsub+0x16c>
 80010ba:	e11e      	b.n	80012fa <__aeabi_fsub+0x3aa>
 80010bc:	2bff      	cmp	r3, #255	@ 0xff
 80010be:	d058      	beq.n	8001172 <__aeabi_fsub+0x222>
 80010c0:	0013      	movs	r3, r2
 80010c2:	e7b4      	b.n	800102e <__aeabi_fsub+0xde>
 80010c4:	22fe      	movs	r2, #254	@ 0xfe
 80010c6:	1c6b      	adds	r3, r5, #1
 80010c8:	421a      	tst	r2, r3
 80010ca:	d10d      	bne.n	80010e8 <__aeabi_fsub+0x198>
 80010cc:	2d00      	cmp	r5, #0
 80010ce:	d060      	beq.n	8001192 <__aeabi_fsub+0x242>
 80010d0:	4663      	mov	r3, ip
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d000      	beq.n	80010d8 <__aeabi_fsub+0x188>
 80010d6:	e120      	b.n	800131a <__aeabi_fsub+0x3ca>
 80010d8:	2900      	cmp	r1, #0
 80010da:	d000      	beq.n	80010de <__aeabi_fsub+0x18e>
 80010dc:	e128      	b.n	8001330 <__aeabi_fsub+0x3e0>
 80010de:	2280      	movs	r2, #128	@ 0x80
 80010e0:	2400      	movs	r4, #0
 80010e2:	20ff      	movs	r0, #255	@ 0xff
 80010e4:	03d2      	lsls	r2, r2, #15
 80010e6:	e78f      	b.n	8001008 <__aeabi_fsub+0xb8>
 80010e8:	4663      	mov	r3, ip
 80010ea:	1a5f      	subs	r7, r3, r1
 80010ec:	017b      	lsls	r3, r7, #5
 80010ee:	d500      	bpl.n	80010f2 <__aeabi_fsub+0x1a2>
 80010f0:	e0fe      	b.n	80012f0 <__aeabi_fsub+0x3a0>
 80010f2:	2f00      	cmp	r7, #0
 80010f4:	d000      	beq.n	80010f8 <__aeabi_fsub+0x1a8>
 80010f6:	e765      	b.n	8000fc4 <__aeabi_fsub+0x74>
 80010f8:	2400      	movs	r4, #0
 80010fa:	2000      	movs	r0, #0
 80010fc:	2200      	movs	r2, #0
 80010fe:	e783      	b.n	8001008 <__aeabi_fsub+0xb8>
 8001100:	4663      	mov	r3, ip
 8001102:	1a59      	subs	r1, r3, r1
 8001104:	014b      	lsls	r3, r1, #5
 8001106:	d400      	bmi.n	800110a <__aeabi_fsub+0x1ba>
 8001108:	e119      	b.n	800133e <__aeabi_fsub+0x3ee>
 800110a:	018f      	lsls	r7, r1, #6
 800110c:	09bf      	lsrs	r7, r7, #6
 800110e:	0038      	movs	r0, r7
 8001110:	f002 faa2 	bl	8003658 <__clzsi2>
 8001114:	003b      	movs	r3, r7
 8001116:	3805      	subs	r0, #5
 8001118:	4083      	lsls	r3, r0
 800111a:	2501      	movs	r5, #1
 800111c:	2220      	movs	r2, #32
 800111e:	1b40      	subs	r0, r0, r5
 8001120:	3001      	adds	r0, #1
 8001122:	1a12      	subs	r2, r2, r0
 8001124:	0019      	movs	r1, r3
 8001126:	4093      	lsls	r3, r2
 8001128:	40c1      	lsrs	r1, r0
 800112a:	1e5a      	subs	r2, r3, #1
 800112c:	4193      	sbcs	r3, r2
 800112e:	4319      	orrs	r1, r3
 8001130:	468c      	mov	ip, r1
 8001132:	1e0b      	subs	r3, r1, #0
 8001134:	d0e1      	beq.n	80010fa <__aeabi_fsub+0x1aa>
 8001136:	075b      	lsls	r3, r3, #29
 8001138:	d100      	bne.n	800113c <__aeabi_fsub+0x1ec>
 800113a:	e152      	b.n	80013e2 <__aeabi_fsub+0x492>
 800113c:	230f      	movs	r3, #15
 800113e:	2500      	movs	r5, #0
 8001140:	400b      	ands	r3, r1
 8001142:	2b04      	cmp	r3, #4
 8001144:	d000      	beq.n	8001148 <__aeabi_fsub+0x1f8>
 8001146:	e752      	b.n	8000fee <__aeabi_fsub+0x9e>
 8001148:	2001      	movs	r0, #1
 800114a:	014a      	lsls	r2, r1, #5
 800114c:	d400      	bmi.n	8001150 <__aeabi_fsub+0x200>
 800114e:	e092      	b.n	8001276 <__aeabi_fsub+0x326>
 8001150:	b2c0      	uxtb	r0, r0
 8001152:	4663      	mov	r3, ip
 8001154:	019a      	lsls	r2, r3, #6
 8001156:	0a52      	lsrs	r2, r2, #9
 8001158:	e756      	b.n	8001008 <__aeabi_fsub+0xb8>
 800115a:	4663      	mov	r3, ip
 800115c:	075b      	lsls	r3, r3, #29
 800115e:	d005      	beq.n	800116c <__aeabi_fsub+0x21c>
 8001160:	230f      	movs	r3, #15
 8001162:	4662      	mov	r2, ip
 8001164:	4013      	ands	r3, r2
 8001166:	2b04      	cmp	r3, #4
 8001168:	d000      	beq.n	800116c <__aeabi_fsub+0x21c>
 800116a:	e740      	b.n	8000fee <__aeabi_fsub+0x9e>
 800116c:	002b      	movs	r3, r5
 800116e:	e765      	b.n	800103c <__aeabi_fsub+0xec>
 8001170:	0007      	movs	r7, r0
 8001172:	2f00      	cmp	r7, #0
 8001174:	d100      	bne.n	8001178 <__aeabi_fsub+0x228>
 8001176:	e745      	b.n	8001004 <__aeabi_fsub+0xb4>
 8001178:	2280      	movs	r2, #128	@ 0x80
 800117a:	03d2      	lsls	r2, r2, #15
 800117c:	433a      	orrs	r2, r7
 800117e:	0252      	lsls	r2, r2, #9
 8001180:	20ff      	movs	r0, #255	@ 0xff
 8001182:	0a52      	lsrs	r2, r2, #9
 8001184:	e740      	b.n	8001008 <__aeabi_fsub+0xb8>
 8001186:	2b00      	cmp	r3, #0
 8001188:	d179      	bne.n	800127e <__aeabi_fsub+0x32e>
 800118a:	22fe      	movs	r2, #254	@ 0xfe
 800118c:	1c6b      	adds	r3, r5, #1
 800118e:	421a      	tst	r2, r3
 8001190:	d1aa      	bne.n	80010e8 <__aeabi_fsub+0x198>
 8001192:	4663      	mov	r3, ip
 8001194:	2b00      	cmp	r3, #0
 8001196:	d100      	bne.n	800119a <__aeabi_fsub+0x24a>
 8001198:	e0f5      	b.n	8001386 <__aeabi_fsub+0x436>
 800119a:	2900      	cmp	r1, #0
 800119c:	d100      	bne.n	80011a0 <__aeabi_fsub+0x250>
 800119e:	e0d1      	b.n	8001344 <__aeabi_fsub+0x3f4>
 80011a0:	1a5f      	subs	r7, r3, r1
 80011a2:	2380      	movs	r3, #128	@ 0x80
 80011a4:	04db      	lsls	r3, r3, #19
 80011a6:	421f      	tst	r7, r3
 80011a8:	d100      	bne.n	80011ac <__aeabi_fsub+0x25c>
 80011aa:	e10e      	b.n	80013ca <__aeabi_fsub+0x47a>
 80011ac:	4662      	mov	r2, ip
 80011ae:	2401      	movs	r4, #1
 80011b0:	1a8a      	subs	r2, r1, r2
 80011b2:	4694      	mov	ip, r2
 80011b4:	2000      	movs	r0, #0
 80011b6:	4034      	ands	r4, r6
 80011b8:	2a00      	cmp	r2, #0
 80011ba:	d100      	bne.n	80011be <__aeabi_fsub+0x26e>
 80011bc:	e724      	b.n	8001008 <__aeabi_fsub+0xb8>
 80011be:	2001      	movs	r0, #1
 80011c0:	421a      	tst	r2, r3
 80011c2:	d1c6      	bne.n	8001152 <__aeabi_fsub+0x202>
 80011c4:	2300      	movs	r3, #0
 80011c6:	08d7      	lsrs	r7, r2, #3
 80011c8:	e73d      	b.n	8001046 <__aeabi_fsub+0xf6>
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d017      	beq.n	80011fe <__aeabi_fsub+0x2ae>
 80011ce:	2d00      	cmp	r5, #0
 80011d0:	d000      	beq.n	80011d4 <__aeabi_fsub+0x284>
 80011d2:	e0af      	b.n	8001334 <__aeabi_fsub+0x3e4>
 80011d4:	23ff      	movs	r3, #255	@ 0xff
 80011d6:	4665      	mov	r5, ip
 80011d8:	2d00      	cmp	r5, #0
 80011da:	d100      	bne.n	80011de <__aeabi_fsub+0x28e>
 80011dc:	e0ad      	b.n	800133a <__aeabi_fsub+0x3ea>
 80011de:	1e5e      	subs	r6, r3, #1
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d100      	bne.n	80011e6 <__aeabi_fsub+0x296>
 80011e4:	e089      	b.n	80012fa <__aeabi_fsub+0x3aa>
 80011e6:	2bff      	cmp	r3, #255	@ 0xff
 80011e8:	d0c2      	beq.n	8001170 <__aeabi_fsub+0x220>
 80011ea:	2e1b      	cmp	r6, #27
 80011ec:	dc00      	bgt.n	80011f0 <__aeabi_fsub+0x2a0>
 80011ee:	e0ab      	b.n	8001348 <__aeabi_fsub+0x3f8>
 80011f0:	1d4b      	adds	r3, r1, #5
 80011f2:	469c      	mov	ip, r3
 80011f4:	0013      	movs	r3, r2
 80011f6:	e721      	b.n	800103c <__aeabi_fsub+0xec>
 80011f8:	464b      	mov	r3, r9
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d170      	bne.n	80012e0 <__aeabi_fsub+0x390>
 80011fe:	22fe      	movs	r2, #254	@ 0xfe
 8001200:	1c6b      	adds	r3, r5, #1
 8001202:	421a      	tst	r2, r3
 8001204:	d15e      	bne.n	80012c4 <__aeabi_fsub+0x374>
 8001206:	2d00      	cmp	r5, #0
 8001208:	d000      	beq.n	800120c <__aeabi_fsub+0x2bc>
 800120a:	e0c3      	b.n	8001394 <__aeabi_fsub+0x444>
 800120c:	4663      	mov	r3, ip
 800120e:	2b00      	cmp	r3, #0
 8001210:	d100      	bne.n	8001214 <__aeabi_fsub+0x2c4>
 8001212:	e0d0      	b.n	80013b6 <__aeabi_fsub+0x466>
 8001214:	2900      	cmp	r1, #0
 8001216:	d100      	bne.n	800121a <__aeabi_fsub+0x2ca>
 8001218:	e094      	b.n	8001344 <__aeabi_fsub+0x3f4>
 800121a:	000a      	movs	r2, r1
 800121c:	4462      	add	r2, ip
 800121e:	0153      	lsls	r3, r2, #5
 8001220:	d400      	bmi.n	8001224 <__aeabi_fsub+0x2d4>
 8001222:	e0d8      	b.n	80013d6 <__aeabi_fsub+0x486>
 8001224:	0192      	lsls	r2, r2, #6
 8001226:	2001      	movs	r0, #1
 8001228:	0a52      	lsrs	r2, r2, #9
 800122a:	e6ed      	b.n	8001008 <__aeabi_fsub+0xb8>
 800122c:	0008      	movs	r0, r1
 800122e:	2220      	movs	r2, #32
 8001230:	40d8      	lsrs	r0, r3
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	4099      	lsls	r1, r3
 8001236:	000b      	movs	r3, r1
 8001238:	1e5a      	subs	r2, r3, #1
 800123a:	4193      	sbcs	r3, r2
 800123c:	4303      	orrs	r3, r0
 800123e:	449c      	add	ip, r3
 8001240:	4663      	mov	r3, ip
 8001242:	015b      	lsls	r3, r3, #5
 8001244:	d589      	bpl.n	800115a <__aeabi_fsub+0x20a>
 8001246:	3501      	adds	r5, #1
 8001248:	2dff      	cmp	r5, #255	@ 0xff
 800124a:	d100      	bne.n	800124e <__aeabi_fsub+0x2fe>
 800124c:	e6da      	b.n	8001004 <__aeabi_fsub+0xb4>
 800124e:	4662      	mov	r2, ip
 8001250:	2301      	movs	r3, #1
 8001252:	4919      	ldr	r1, [pc, #100]	@ (80012b8 <__aeabi_fsub+0x368>)
 8001254:	4013      	ands	r3, r2
 8001256:	0852      	lsrs	r2, r2, #1
 8001258:	400a      	ands	r2, r1
 800125a:	431a      	orrs	r2, r3
 800125c:	0013      	movs	r3, r2
 800125e:	4694      	mov	ip, r2
 8001260:	075b      	lsls	r3, r3, #29
 8001262:	d004      	beq.n	800126e <__aeabi_fsub+0x31e>
 8001264:	230f      	movs	r3, #15
 8001266:	4013      	ands	r3, r2
 8001268:	2b04      	cmp	r3, #4
 800126a:	d000      	beq.n	800126e <__aeabi_fsub+0x31e>
 800126c:	e6bf      	b.n	8000fee <__aeabi_fsub+0x9e>
 800126e:	4663      	mov	r3, ip
 8001270:	015b      	lsls	r3, r3, #5
 8001272:	d500      	bpl.n	8001276 <__aeabi_fsub+0x326>
 8001274:	e6c2      	b.n	8000ffc <__aeabi_fsub+0xac>
 8001276:	4663      	mov	r3, ip
 8001278:	08df      	lsrs	r7, r3, #3
 800127a:	002b      	movs	r3, r5
 800127c:	e6e3      	b.n	8001046 <__aeabi_fsub+0xf6>
 800127e:	1b53      	subs	r3, r2, r5
 8001280:	2d00      	cmp	r5, #0
 8001282:	d100      	bne.n	8001286 <__aeabi_fsub+0x336>
 8001284:	e6f4      	b.n	8001070 <__aeabi_fsub+0x120>
 8001286:	2080      	movs	r0, #128	@ 0x80
 8001288:	4664      	mov	r4, ip
 800128a:	04c0      	lsls	r0, r0, #19
 800128c:	4304      	orrs	r4, r0
 800128e:	46a4      	mov	ip, r4
 8001290:	0034      	movs	r4, r6
 8001292:	2001      	movs	r0, #1
 8001294:	2b1b      	cmp	r3, #27
 8001296:	dc09      	bgt.n	80012ac <__aeabi_fsub+0x35c>
 8001298:	2520      	movs	r5, #32
 800129a:	4660      	mov	r0, ip
 800129c:	40d8      	lsrs	r0, r3
 800129e:	1aeb      	subs	r3, r5, r3
 80012a0:	4665      	mov	r5, ip
 80012a2:	409d      	lsls	r5, r3
 80012a4:	002b      	movs	r3, r5
 80012a6:	1e5d      	subs	r5, r3, #1
 80012a8:	41ab      	sbcs	r3, r5
 80012aa:	4318      	orrs	r0, r3
 80012ac:	1a0b      	subs	r3, r1, r0
 80012ae:	469c      	mov	ip, r3
 80012b0:	0015      	movs	r5, r2
 80012b2:	e680      	b.n	8000fb6 <__aeabi_fsub+0x66>
 80012b4:	fbffffff 	.word	0xfbffffff
 80012b8:	7dffffff 	.word	0x7dffffff
 80012bc:	22fe      	movs	r2, #254	@ 0xfe
 80012be:	1c6b      	adds	r3, r5, #1
 80012c0:	4213      	tst	r3, r2
 80012c2:	d0a3      	beq.n	800120c <__aeabi_fsub+0x2bc>
 80012c4:	2bff      	cmp	r3, #255	@ 0xff
 80012c6:	d100      	bne.n	80012ca <__aeabi_fsub+0x37a>
 80012c8:	e69c      	b.n	8001004 <__aeabi_fsub+0xb4>
 80012ca:	4461      	add	r1, ip
 80012cc:	0849      	lsrs	r1, r1, #1
 80012ce:	074a      	lsls	r2, r1, #29
 80012d0:	d049      	beq.n	8001366 <__aeabi_fsub+0x416>
 80012d2:	220f      	movs	r2, #15
 80012d4:	400a      	ands	r2, r1
 80012d6:	2a04      	cmp	r2, #4
 80012d8:	d045      	beq.n	8001366 <__aeabi_fsub+0x416>
 80012da:	1d0a      	adds	r2, r1, #4
 80012dc:	4694      	mov	ip, r2
 80012de:	e6ad      	b.n	800103c <__aeabi_fsub+0xec>
 80012e0:	2d00      	cmp	r5, #0
 80012e2:	d100      	bne.n	80012e6 <__aeabi_fsub+0x396>
 80012e4:	e776      	b.n	80011d4 <__aeabi_fsub+0x284>
 80012e6:	e68d      	b.n	8001004 <__aeabi_fsub+0xb4>
 80012e8:	0034      	movs	r4, r6
 80012ea:	20ff      	movs	r0, #255	@ 0xff
 80012ec:	2200      	movs	r2, #0
 80012ee:	e68b      	b.n	8001008 <__aeabi_fsub+0xb8>
 80012f0:	4663      	mov	r3, ip
 80012f2:	2401      	movs	r4, #1
 80012f4:	1acf      	subs	r7, r1, r3
 80012f6:	4034      	ands	r4, r6
 80012f8:	e664      	b.n	8000fc4 <__aeabi_fsub+0x74>
 80012fa:	4461      	add	r1, ip
 80012fc:	014b      	lsls	r3, r1, #5
 80012fe:	d56d      	bpl.n	80013dc <__aeabi_fsub+0x48c>
 8001300:	0848      	lsrs	r0, r1, #1
 8001302:	4944      	ldr	r1, [pc, #272]	@ (8001414 <__aeabi_fsub+0x4c4>)
 8001304:	4001      	ands	r1, r0
 8001306:	0743      	lsls	r3, r0, #29
 8001308:	d02c      	beq.n	8001364 <__aeabi_fsub+0x414>
 800130a:	230f      	movs	r3, #15
 800130c:	4003      	ands	r3, r0
 800130e:	2b04      	cmp	r3, #4
 8001310:	d028      	beq.n	8001364 <__aeabi_fsub+0x414>
 8001312:	1d0b      	adds	r3, r1, #4
 8001314:	469c      	mov	ip, r3
 8001316:	2302      	movs	r3, #2
 8001318:	e690      	b.n	800103c <__aeabi_fsub+0xec>
 800131a:	2900      	cmp	r1, #0
 800131c:	d100      	bne.n	8001320 <__aeabi_fsub+0x3d0>
 800131e:	e72b      	b.n	8001178 <__aeabi_fsub+0x228>
 8001320:	2380      	movs	r3, #128	@ 0x80
 8001322:	03db      	lsls	r3, r3, #15
 8001324:	429f      	cmp	r7, r3
 8001326:	d200      	bcs.n	800132a <__aeabi_fsub+0x3da>
 8001328:	e726      	b.n	8001178 <__aeabi_fsub+0x228>
 800132a:	4298      	cmp	r0, r3
 800132c:	d300      	bcc.n	8001330 <__aeabi_fsub+0x3e0>
 800132e:	e723      	b.n	8001178 <__aeabi_fsub+0x228>
 8001330:	2401      	movs	r4, #1
 8001332:	4034      	ands	r4, r6
 8001334:	0007      	movs	r7, r0
 8001336:	e71f      	b.n	8001178 <__aeabi_fsub+0x228>
 8001338:	0034      	movs	r4, r6
 800133a:	468c      	mov	ip, r1
 800133c:	e67e      	b.n	800103c <__aeabi_fsub+0xec>
 800133e:	2301      	movs	r3, #1
 8001340:	08cf      	lsrs	r7, r1, #3
 8001342:	e680      	b.n	8001046 <__aeabi_fsub+0xf6>
 8001344:	2300      	movs	r3, #0
 8001346:	e67e      	b.n	8001046 <__aeabi_fsub+0xf6>
 8001348:	2020      	movs	r0, #32
 800134a:	4665      	mov	r5, ip
 800134c:	1b80      	subs	r0, r0, r6
 800134e:	4085      	lsls	r5, r0
 8001350:	4663      	mov	r3, ip
 8001352:	0028      	movs	r0, r5
 8001354:	40f3      	lsrs	r3, r6
 8001356:	1e45      	subs	r5, r0, #1
 8001358:	41a8      	sbcs	r0, r5
 800135a:	4303      	orrs	r3, r0
 800135c:	469c      	mov	ip, r3
 800135e:	0015      	movs	r5, r2
 8001360:	448c      	add	ip, r1
 8001362:	e76d      	b.n	8001240 <__aeabi_fsub+0x2f0>
 8001364:	2302      	movs	r3, #2
 8001366:	08cf      	lsrs	r7, r1, #3
 8001368:	e66d      	b.n	8001046 <__aeabi_fsub+0xf6>
 800136a:	1b0f      	subs	r7, r1, r4
 800136c:	017b      	lsls	r3, r7, #5
 800136e:	d528      	bpl.n	80013c2 <__aeabi_fsub+0x472>
 8001370:	01bf      	lsls	r7, r7, #6
 8001372:	09bf      	lsrs	r7, r7, #6
 8001374:	0038      	movs	r0, r7
 8001376:	f002 f96f 	bl	8003658 <__clzsi2>
 800137a:	003b      	movs	r3, r7
 800137c:	3805      	subs	r0, #5
 800137e:	4083      	lsls	r3, r0
 8001380:	0034      	movs	r4, r6
 8001382:	2501      	movs	r5, #1
 8001384:	e6ca      	b.n	800111c <__aeabi_fsub+0x1cc>
 8001386:	2900      	cmp	r1, #0
 8001388:	d100      	bne.n	800138c <__aeabi_fsub+0x43c>
 800138a:	e6b5      	b.n	80010f8 <__aeabi_fsub+0x1a8>
 800138c:	2401      	movs	r4, #1
 800138e:	0007      	movs	r7, r0
 8001390:	4034      	ands	r4, r6
 8001392:	e658      	b.n	8001046 <__aeabi_fsub+0xf6>
 8001394:	4663      	mov	r3, ip
 8001396:	2b00      	cmp	r3, #0
 8001398:	d100      	bne.n	800139c <__aeabi_fsub+0x44c>
 800139a:	e6e9      	b.n	8001170 <__aeabi_fsub+0x220>
 800139c:	2900      	cmp	r1, #0
 800139e:	d100      	bne.n	80013a2 <__aeabi_fsub+0x452>
 80013a0:	e6ea      	b.n	8001178 <__aeabi_fsub+0x228>
 80013a2:	2380      	movs	r3, #128	@ 0x80
 80013a4:	03db      	lsls	r3, r3, #15
 80013a6:	429f      	cmp	r7, r3
 80013a8:	d200      	bcs.n	80013ac <__aeabi_fsub+0x45c>
 80013aa:	e6e5      	b.n	8001178 <__aeabi_fsub+0x228>
 80013ac:	4298      	cmp	r0, r3
 80013ae:	d300      	bcc.n	80013b2 <__aeabi_fsub+0x462>
 80013b0:	e6e2      	b.n	8001178 <__aeabi_fsub+0x228>
 80013b2:	0007      	movs	r7, r0
 80013b4:	e6e0      	b.n	8001178 <__aeabi_fsub+0x228>
 80013b6:	2900      	cmp	r1, #0
 80013b8:	d100      	bne.n	80013bc <__aeabi_fsub+0x46c>
 80013ba:	e69e      	b.n	80010fa <__aeabi_fsub+0x1aa>
 80013bc:	2300      	movs	r3, #0
 80013be:	08cf      	lsrs	r7, r1, #3
 80013c0:	e641      	b.n	8001046 <__aeabi_fsub+0xf6>
 80013c2:	0034      	movs	r4, r6
 80013c4:	2301      	movs	r3, #1
 80013c6:	08ff      	lsrs	r7, r7, #3
 80013c8:	e63d      	b.n	8001046 <__aeabi_fsub+0xf6>
 80013ca:	2f00      	cmp	r7, #0
 80013cc:	d100      	bne.n	80013d0 <__aeabi_fsub+0x480>
 80013ce:	e693      	b.n	80010f8 <__aeabi_fsub+0x1a8>
 80013d0:	2300      	movs	r3, #0
 80013d2:	08ff      	lsrs	r7, r7, #3
 80013d4:	e637      	b.n	8001046 <__aeabi_fsub+0xf6>
 80013d6:	2300      	movs	r3, #0
 80013d8:	08d7      	lsrs	r7, r2, #3
 80013da:	e634      	b.n	8001046 <__aeabi_fsub+0xf6>
 80013dc:	2301      	movs	r3, #1
 80013de:	08cf      	lsrs	r7, r1, #3
 80013e0:	e631      	b.n	8001046 <__aeabi_fsub+0xf6>
 80013e2:	2280      	movs	r2, #128	@ 0x80
 80013e4:	000b      	movs	r3, r1
 80013e6:	04d2      	lsls	r2, r2, #19
 80013e8:	2001      	movs	r0, #1
 80013ea:	4013      	ands	r3, r2
 80013ec:	4211      	tst	r1, r2
 80013ee:	d000      	beq.n	80013f2 <__aeabi_fsub+0x4a2>
 80013f0:	e6ae      	b.n	8001150 <__aeabi_fsub+0x200>
 80013f2:	08cf      	lsrs	r7, r1, #3
 80013f4:	e627      	b.n	8001046 <__aeabi_fsub+0xf6>
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d100      	bne.n	80013fc <__aeabi_fsub+0x4ac>
 80013fa:	e75f      	b.n	80012bc <__aeabi_fsub+0x36c>
 80013fc:	1b56      	subs	r6, r2, r5
 80013fe:	2d00      	cmp	r5, #0
 8001400:	d101      	bne.n	8001406 <__aeabi_fsub+0x4b6>
 8001402:	0033      	movs	r3, r6
 8001404:	e6e7      	b.n	80011d6 <__aeabi_fsub+0x286>
 8001406:	2380      	movs	r3, #128	@ 0x80
 8001408:	4660      	mov	r0, ip
 800140a:	04db      	lsls	r3, r3, #19
 800140c:	4318      	orrs	r0, r3
 800140e:	4684      	mov	ip, r0
 8001410:	e6eb      	b.n	80011ea <__aeabi_fsub+0x29a>
 8001412:	46c0      	nop			@ (mov r8, r8)
 8001414:	7dffffff 	.word	0x7dffffff

08001418 <__aeabi_f2iz>:
 8001418:	0241      	lsls	r1, r0, #9
 800141a:	0042      	lsls	r2, r0, #1
 800141c:	0fc3      	lsrs	r3, r0, #31
 800141e:	0a49      	lsrs	r1, r1, #9
 8001420:	2000      	movs	r0, #0
 8001422:	0e12      	lsrs	r2, r2, #24
 8001424:	2a7e      	cmp	r2, #126	@ 0x7e
 8001426:	dd03      	ble.n	8001430 <__aeabi_f2iz+0x18>
 8001428:	2a9d      	cmp	r2, #157	@ 0x9d
 800142a:	dd02      	ble.n	8001432 <__aeabi_f2iz+0x1a>
 800142c:	4a09      	ldr	r2, [pc, #36]	@ (8001454 <__aeabi_f2iz+0x3c>)
 800142e:	1898      	adds	r0, r3, r2
 8001430:	4770      	bx	lr
 8001432:	2080      	movs	r0, #128	@ 0x80
 8001434:	0400      	lsls	r0, r0, #16
 8001436:	4301      	orrs	r1, r0
 8001438:	2a95      	cmp	r2, #149	@ 0x95
 800143a:	dc07      	bgt.n	800144c <__aeabi_f2iz+0x34>
 800143c:	2096      	movs	r0, #150	@ 0x96
 800143e:	1a82      	subs	r2, r0, r2
 8001440:	40d1      	lsrs	r1, r2
 8001442:	4248      	negs	r0, r1
 8001444:	2b00      	cmp	r3, #0
 8001446:	d1f3      	bne.n	8001430 <__aeabi_f2iz+0x18>
 8001448:	0008      	movs	r0, r1
 800144a:	e7f1      	b.n	8001430 <__aeabi_f2iz+0x18>
 800144c:	3a96      	subs	r2, #150	@ 0x96
 800144e:	4091      	lsls	r1, r2
 8001450:	e7f7      	b.n	8001442 <__aeabi_f2iz+0x2a>
 8001452:	46c0      	nop			@ (mov r8, r8)
 8001454:	7fffffff 	.word	0x7fffffff

08001458 <__aeabi_i2f>:
 8001458:	b570      	push	{r4, r5, r6, lr}
 800145a:	2800      	cmp	r0, #0
 800145c:	d012      	beq.n	8001484 <__aeabi_i2f+0x2c>
 800145e:	17c3      	asrs	r3, r0, #31
 8001460:	18c5      	adds	r5, r0, r3
 8001462:	405d      	eors	r5, r3
 8001464:	0fc4      	lsrs	r4, r0, #31
 8001466:	0028      	movs	r0, r5
 8001468:	f002 f8f6 	bl	8003658 <__clzsi2>
 800146c:	239e      	movs	r3, #158	@ 0x9e
 800146e:	1a1b      	subs	r3, r3, r0
 8001470:	2b96      	cmp	r3, #150	@ 0x96
 8001472:	dc0f      	bgt.n	8001494 <__aeabi_i2f+0x3c>
 8001474:	2808      	cmp	r0, #8
 8001476:	d038      	beq.n	80014ea <__aeabi_i2f+0x92>
 8001478:	3808      	subs	r0, #8
 800147a:	4085      	lsls	r5, r0
 800147c:	026d      	lsls	r5, r5, #9
 800147e:	0a6d      	lsrs	r5, r5, #9
 8001480:	b2d8      	uxtb	r0, r3
 8001482:	e002      	b.n	800148a <__aeabi_i2f+0x32>
 8001484:	2400      	movs	r4, #0
 8001486:	2000      	movs	r0, #0
 8001488:	2500      	movs	r5, #0
 800148a:	05c0      	lsls	r0, r0, #23
 800148c:	4328      	orrs	r0, r5
 800148e:	07e4      	lsls	r4, r4, #31
 8001490:	4320      	orrs	r0, r4
 8001492:	bd70      	pop	{r4, r5, r6, pc}
 8001494:	2b99      	cmp	r3, #153	@ 0x99
 8001496:	dc14      	bgt.n	80014c2 <__aeabi_i2f+0x6a>
 8001498:	1f42      	subs	r2, r0, #5
 800149a:	4095      	lsls	r5, r2
 800149c:	002a      	movs	r2, r5
 800149e:	4915      	ldr	r1, [pc, #84]	@ (80014f4 <__aeabi_i2f+0x9c>)
 80014a0:	4011      	ands	r1, r2
 80014a2:	0755      	lsls	r5, r2, #29
 80014a4:	d01c      	beq.n	80014e0 <__aeabi_i2f+0x88>
 80014a6:	250f      	movs	r5, #15
 80014a8:	402a      	ands	r2, r5
 80014aa:	2a04      	cmp	r2, #4
 80014ac:	d018      	beq.n	80014e0 <__aeabi_i2f+0x88>
 80014ae:	3104      	adds	r1, #4
 80014b0:	08ca      	lsrs	r2, r1, #3
 80014b2:	0149      	lsls	r1, r1, #5
 80014b4:	d515      	bpl.n	80014e2 <__aeabi_i2f+0x8a>
 80014b6:	239f      	movs	r3, #159	@ 0x9f
 80014b8:	0252      	lsls	r2, r2, #9
 80014ba:	1a18      	subs	r0, r3, r0
 80014bc:	0a55      	lsrs	r5, r2, #9
 80014be:	b2c0      	uxtb	r0, r0
 80014c0:	e7e3      	b.n	800148a <__aeabi_i2f+0x32>
 80014c2:	2205      	movs	r2, #5
 80014c4:	0029      	movs	r1, r5
 80014c6:	1a12      	subs	r2, r2, r0
 80014c8:	40d1      	lsrs	r1, r2
 80014ca:	0002      	movs	r2, r0
 80014cc:	321b      	adds	r2, #27
 80014ce:	4095      	lsls	r5, r2
 80014d0:	002a      	movs	r2, r5
 80014d2:	1e55      	subs	r5, r2, #1
 80014d4:	41aa      	sbcs	r2, r5
 80014d6:	430a      	orrs	r2, r1
 80014d8:	4906      	ldr	r1, [pc, #24]	@ (80014f4 <__aeabi_i2f+0x9c>)
 80014da:	4011      	ands	r1, r2
 80014dc:	0755      	lsls	r5, r2, #29
 80014de:	d1e2      	bne.n	80014a6 <__aeabi_i2f+0x4e>
 80014e0:	08ca      	lsrs	r2, r1, #3
 80014e2:	0252      	lsls	r2, r2, #9
 80014e4:	0a55      	lsrs	r5, r2, #9
 80014e6:	b2d8      	uxtb	r0, r3
 80014e8:	e7cf      	b.n	800148a <__aeabi_i2f+0x32>
 80014ea:	026d      	lsls	r5, r5, #9
 80014ec:	0a6d      	lsrs	r5, r5, #9
 80014ee:	308e      	adds	r0, #142	@ 0x8e
 80014f0:	e7cb      	b.n	800148a <__aeabi_i2f+0x32>
 80014f2:	46c0      	nop			@ (mov r8, r8)
 80014f4:	fbffffff 	.word	0xfbffffff

080014f8 <__aeabi_ui2f>:
 80014f8:	b510      	push	{r4, lr}
 80014fa:	1e04      	subs	r4, r0, #0
 80014fc:	d00d      	beq.n	800151a <__aeabi_ui2f+0x22>
 80014fe:	f002 f8ab 	bl	8003658 <__clzsi2>
 8001502:	239e      	movs	r3, #158	@ 0x9e
 8001504:	1a1b      	subs	r3, r3, r0
 8001506:	2b96      	cmp	r3, #150	@ 0x96
 8001508:	dc0c      	bgt.n	8001524 <__aeabi_ui2f+0x2c>
 800150a:	2808      	cmp	r0, #8
 800150c:	d034      	beq.n	8001578 <__aeabi_ui2f+0x80>
 800150e:	3808      	subs	r0, #8
 8001510:	4084      	lsls	r4, r0
 8001512:	0264      	lsls	r4, r4, #9
 8001514:	0a64      	lsrs	r4, r4, #9
 8001516:	b2d8      	uxtb	r0, r3
 8001518:	e001      	b.n	800151e <__aeabi_ui2f+0x26>
 800151a:	2000      	movs	r0, #0
 800151c:	2400      	movs	r4, #0
 800151e:	05c0      	lsls	r0, r0, #23
 8001520:	4320      	orrs	r0, r4
 8001522:	bd10      	pop	{r4, pc}
 8001524:	2b99      	cmp	r3, #153	@ 0x99
 8001526:	dc13      	bgt.n	8001550 <__aeabi_ui2f+0x58>
 8001528:	1f42      	subs	r2, r0, #5
 800152a:	4094      	lsls	r4, r2
 800152c:	4a14      	ldr	r2, [pc, #80]	@ (8001580 <__aeabi_ui2f+0x88>)
 800152e:	4022      	ands	r2, r4
 8001530:	0761      	lsls	r1, r4, #29
 8001532:	d01c      	beq.n	800156e <__aeabi_ui2f+0x76>
 8001534:	210f      	movs	r1, #15
 8001536:	4021      	ands	r1, r4
 8001538:	2904      	cmp	r1, #4
 800153a:	d018      	beq.n	800156e <__aeabi_ui2f+0x76>
 800153c:	3204      	adds	r2, #4
 800153e:	08d4      	lsrs	r4, r2, #3
 8001540:	0152      	lsls	r2, r2, #5
 8001542:	d515      	bpl.n	8001570 <__aeabi_ui2f+0x78>
 8001544:	239f      	movs	r3, #159	@ 0x9f
 8001546:	0264      	lsls	r4, r4, #9
 8001548:	1a18      	subs	r0, r3, r0
 800154a:	0a64      	lsrs	r4, r4, #9
 800154c:	b2c0      	uxtb	r0, r0
 800154e:	e7e6      	b.n	800151e <__aeabi_ui2f+0x26>
 8001550:	0002      	movs	r2, r0
 8001552:	0021      	movs	r1, r4
 8001554:	321b      	adds	r2, #27
 8001556:	4091      	lsls	r1, r2
 8001558:	000a      	movs	r2, r1
 800155a:	1e51      	subs	r1, r2, #1
 800155c:	418a      	sbcs	r2, r1
 800155e:	2105      	movs	r1, #5
 8001560:	1a09      	subs	r1, r1, r0
 8001562:	40cc      	lsrs	r4, r1
 8001564:	4314      	orrs	r4, r2
 8001566:	4a06      	ldr	r2, [pc, #24]	@ (8001580 <__aeabi_ui2f+0x88>)
 8001568:	4022      	ands	r2, r4
 800156a:	0761      	lsls	r1, r4, #29
 800156c:	d1e2      	bne.n	8001534 <__aeabi_ui2f+0x3c>
 800156e:	08d4      	lsrs	r4, r2, #3
 8001570:	0264      	lsls	r4, r4, #9
 8001572:	0a64      	lsrs	r4, r4, #9
 8001574:	b2d8      	uxtb	r0, r3
 8001576:	e7d2      	b.n	800151e <__aeabi_ui2f+0x26>
 8001578:	0264      	lsls	r4, r4, #9
 800157a:	0a64      	lsrs	r4, r4, #9
 800157c:	308e      	adds	r0, #142	@ 0x8e
 800157e:	e7ce      	b.n	800151e <__aeabi_ui2f+0x26>
 8001580:	fbffffff 	.word	0xfbffffff

08001584 <__aeabi_dadd>:
 8001584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001586:	464f      	mov	r7, r9
 8001588:	4646      	mov	r6, r8
 800158a:	46d6      	mov	lr, sl
 800158c:	b5c0      	push	{r6, r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	9000      	str	r0, [sp, #0]
 8001592:	9101      	str	r1, [sp, #4]
 8001594:	030e      	lsls	r6, r1, #12
 8001596:	004c      	lsls	r4, r1, #1
 8001598:	0fcd      	lsrs	r5, r1, #31
 800159a:	0a71      	lsrs	r1, r6, #9
 800159c:	9e00      	ldr	r6, [sp, #0]
 800159e:	005f      	lsls	r7, r3, #1
 80015a0:	0f76      	lsrs	r6, r6, #29
 80015a2:	430e      	orrs	r6, r1
 80015a4:	9900      	ldr	r1, [sp, #0]
 80015a6:	9200      	str	r2, [sp, #0]
 80015a8:	9301      	str	r3, [sp, #4]
 80015aa:	00c9      	lsls	r1, r1, #3
 80015ac:	4689      	mov	r9, r1
 80015ae:	0319      	lsls	r1, r3, #12
 80015b0:	0d7b      	lsrs	r3, r7, #21
 80015b2:	4698      	mov	r8, r3
 80015b4:	9b01      	ldr	r3, [sp, #4]
 80015b6:	0a49      	lsrs	r1, r1, #9
 80015b8:	0fdb      	lsrs	r3, r3, #31
 80015ba:	469c      	mov	ip, r3
 80015bc:	9b00      	ldr	r3, [sp, #0]
 80015be:	9a00      	ldr	r2, [sp, #0]
 80015c0:	0f5b      	lsrs	r3, r3, #29
 80015c2:	430b      	orrs	r3, r1
 80015c4:	4641      	mov	r1, r8
 80015c6:	0d64      	lsrs	r4, r4, #21
 80015c8:	00d2      	lsls	r2, r2, #3
 80015ca:	1a61      	subs	r1, r4, r1
 80015cc:	4565      	cmp	r5, ip
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dadd+0x4e>
 80015d0:	e0a6      	b.n	8001720 <__aeabi_dadd+0x19c>
 80015d2:	2900      	cmp	r1, #0
 80015d4:	dd72      	ble.n	80016bc <__aeabi_dadd+0x138>
 80015d6:	4647      	mov	r7, r8
 80015d8:	2f00      	cmp	r7, #0
 80015da:	d100      	bne.n	80015de <__aeabi_dadd+0x5a>
 80015dc:	e0dd      	b.n	800179a <__aeabi_dadd+0x216>
 80015de:	4fcc      	ldr	r7, [pc, #816]	@ (8001910 <__aeabi_dadd+0x38c>)
 80015e0:	42bc      	cmp	r4, r7
 80015e2:	d100      	bne.n	80015e6 <__aeabi_dadd+0x62>
 80015e4:	e19a      	b.n	800191c <__aeabi_dadd+0x398>
 80015e6:	2701      	movs	r7, #1
 80015e8:	2938      	cmp	r1, #56	@ 0x38
 80015ea:	dc17      	bgt.n	800161c <__aeabi_dadd+0x98>
 80015ec:	2780      	movs	r7, #128	@ 0x80
 80015ee:	043f      	lsls	r7, r7, #16
 80015f0:	433b      	orrs	r3, r7
 80015f2:	291f      	cmp	r1, #31
 80015f4:	dd00      	ble.n	80015f8 <__aeabi_dadd+0x74>
 80015f6:	e1dd      	b.n	80019b4 <__aeabi_dadd+0x430>
 80015f8:	2720      	movs	r7, #32
 80015fa:	1a78      	subs	r0, r7, r1
 80015fc:	001f      	movs	r7, r3
 80015fe:	4087      	lsls	r7, r0
 8001600:	46ba      	mov	sl, r7
 8001602:	0017      	movs	r7, r2
 8001604:	40cf      	lsrs	r7, r1
 8001606:	4684      	mov	ip, r0
 8001608:	0038      	movs	r0, r7
 800160a:	4657      	mov	r7, sl
 800160c:	4307      	orrs	r7, r0
 800160e:	4660      	mov	r0, ip
 8001610:	4082      	lsls	r2, r0
 8001612:	40cb      	lsrs	r3, r1
 8001614:	1e50      	subs	r0, r2, #1
 8001616:	4182      	sbcs	r2, r0
 8001618:	1af6      	subs	r6, r6, r3
 800161a:	4317      	orrs	r7, r2
 800161c:	464b      	mov	r3, r9
 800161e:	1bdf      	subs	r7, r3, r7
 8001620:	45b9      	cmp	r9, r7
 8001622:	4180      	sbcs	r0, r0
 8001624:	4240      	negs	r0, r0
 8001626:	1a36      	subs	r6, r6, r0
 8001628:	0233      	lsls	r3, r6, #8
 800162a:	d400      	bmi.n	800162e <__aeabi_dadd+0xaa>
 800162c:	e0ff      	b.n	800182e <__aeabi_dadd+0x2aa>
 800162e:	0276      	lsls	r6, r6, #9
 8001630:	0a76      	lsrs	r6, r6, #9
 8001632:	2e00      	cmp	r6, #0
 8001634:	d100      	bne.n	8001638 <__aeabi_dadd+0xb4>
 8001636:	e13c      	b.n	80018b2 <__aeabi_dadd+0x32e>
 8001638:	0030      	movs	r0, r6
 800163a:	f002 f80d 	bl	8003658 <__clzsi2>
 800163e:	0003      	movs	r3, r0
 8001640:	3b08      	subs	r3, #8
 8001642:	2120      	movs	r1, #32
 8001644:	0038      	movs	r0, r7
 8001646:	1aca      	subs	r2, r1, r3
 8001648:	40d0      	lsrs	r0, r2
 800164a:	409e      	lsls	r6, r3
 800164c:	0002      	movs	r2, r0
 800164e:	409f      	lsls	r7, r3
 8001650:	4332      	orrs	r2, r6
 8001652:	429c      	cmp	r4, r3
 8001654:	dd00      	ble.n	8001658 <__aeabi_dadd+0xd4>
 8001656:	e1a6      	b.n	80019a6 <__aeabi_dadd+0x422>
 8001658:	1b18      	subs	r0, r3, r4
 800165a:	3001      	adds	r0, #1
 800165c:	1a09      	subs	r1, r1, r0
 800165e:	003e      	movs	r6, r7
 8001660:	408f      	lsls	r7, r1
 8001662:	40c6      	lsrs	r6, r0
 8001664:	1e7b      	subs	r3, r7, #1
 8001666:	419f      	sbcs	r7, r3
 8001668:	0013      	movs	r3, r2
 800166a:	408b      	lsls	r3, r1
 800166c:	4337      	orrs	r7, r6
 800166e:	431f      	orrs	r7, r3
 8001670:	40c2      	lsrs	r2, r0
 8001672:	003b      	movs	r3, r7
 8001674:	0016      	movs	r6, r2
 8001676:	2400      	movs	r4, #0
 8001678:	4313      	orrs	r3, r2
 800167a:	d100      	bne.n	800167e <__aeabi_dadd+0xfa>
 800167c:	e1df      	b.n	8001a3e <__aeabi_dadd+0x4ba>
 800167e:	077b      	lsls	r3, r7, #29
 8001680:	d100      	bne.n	8001684 <__aeabi_dadd+0x100>
 8001682:	e332      	b.n	8001cea <__aeabi_dadd+0x766>
 8001684:	230f      	movs	r3, #15
 8001686:	003a      	movs	r2, r7
 8001688:	403b      	ands	r3, r7
 800168a:	2b04      	cmp	r3, #4
 800168c:	d004      	beq.n	8001698 <__aeabi_dadd+0x114>
 800168e:	1d3a      	adds	r2, r7, #4
 8001690:	42ba      	cmp	r2, r7
 8001692:	41bf      	sbcs	r7, r7
 8001694:	427f      	negs	r7, r7
 8001696:	19f6      	adds	r6, r6, r7
 8001698:	0233      	lsls	r3, r6, #8
 800169a:	d400      	bmi.n	800169e <__aeabi_dadd+0x11a>
 800169c:	e323      	b.n	8001ce6 <__aeabi_dadd+0x762>
 800169e:	4b9c      	ldr	r3, [pc, #624]	@ (8001910 <__aeabi_dadd+0x38c>)
 80016a0:	3401      	adds	r4, #1
 80016a2:	429c      	cmp	r4, r3
 80016a4:	d100      	bne.n	80016a8 <__aeabi_dadd+0x124>
 80016a6:	e0b4      	b.n	8001812 <__aeabi_dadd+0x28e>
 80016a8:	4b9a      	ldr	r3, [pc, #616]	@ (8001914 <__aeabi_dadd+0x390>)
 80016aa:	0564      	lsls	r4, r4, #21
 80016ac:	401e      	ands	r6, r3
 80016ae:	0d64      	lsrs	r4, r4, #21
 80016b0:	0777      	lsls	r7, r6, #29
 80016b2:	08d2      	lsrs	r2, r2, #3
 80016b4:	0276      	lsls	r6, r6, #9
 80016b6:	4317      	orrs	r7, r2
 80016b8:	0b36      	lsrs	r6, r6, #12
 80016ba:	e0ac      	b.n	8001816 <__aeabi_dadd+0x292>
 80016bc:	2900      	cmp	r1, #0
 80016be:	d100      	bne.n	80016c2 <__aeabi_dadd+0x13e>
 80016c0:	e07e      	b.n	80017c0 <__aeabi_dadd+0x23c>
 80016c2:	4641      	mov	r1, r8
 80016c4:	1b09      	subs	r1, r1, r4
 80016c6:	2c00      	cmp	r4, #0
 80016c8:	d000      	beq.n	80016cc <__aeabi_dadd+0x148>
 80016ca:	e160      	b.n	800198e <__aeabi_dadd+0x40a>
 80016cc:	0034      	movs	r4, r6
 80016ce:	4648      	mov	r0, r9
 80016d0:	4304      	orrs	r4, r0
 80016d2:	d100      	bne.n	80016d6 <__aeabi_dadd+0x152>
 80016d4:	e1c9      	b.n	8001a6a <__aeabi_dadd+0x4e6>
 80016d6:	1e4c      	subs	r4, r1, #1
 80016d8:	2901      	cmp	r1, #1
 80016da:	d100      	bne.n	80016de <__aeabi_dadd+0x15a>
 80016dc:	e22e      	b.n	8001b3c <__aeabi_dadd+0x5b8>
 80016de:	4d8c      	ldr	r5, [pc, #560]	@ (8001910 <__aeabi_dadd+0x38c>)
 80016e0:	42a9      	cmp	r1, r5
 80016e2:	d100      	bne.n	80016e6 <__aeabi_dadd+0x162>
 80016e4:	e224      	b.n	8001b30 <__aeabi_dadd+0x5ac>
 80016e6:	2701      	movs	r7, #1
 80016e8:	2c38      	cmp	r4, #56	@ 0x38
 80016ea:	dc11      	bgt.n	8001710 <__aeabi_dadd+0x18c>
 80016ec:	0021      	movs	r1, r4
 80016ee:	291f      	cmp	r1, #31
 80016f0:	dd00      	ble.n	80016f4 <__aeabi_dadd+0x170>
 80016f2:	e20b      	b.n	8001b0c <__aeabi_dadd+0x588>
 80016f4:	2420      	movs	r4, #32
 80016f6:	0037      	movs	r7, r6
 80016f8:	4648      	mov	r0, r9
 80016fa:	1a64      	subs	r4, r4, r1
 80016fc:	40a7      	lsls	r7, r4
 80016fe:	40c8      	lsrs	r0, r1
 8001700:	4307      	orrs	r7, r0
 8001702:	4648      	mov	r0, r9
 8001704:	40a0      	lsls	r0, r4
 8001706:	40ce      	lsrs	r6, r1
 8001708:	1e44      	subs	r4, r0, #1
 800170a:	41a0      	sbcs	r0, r4
 800170c:	1b9b      	subs	r3, r3, r6
 800170e:	4307      	orrs	r7, r0
 8001710:	1bd7      	subs	r7, r2, r7
 8001712:	42ba      	cmp	r2, r7
 8001714:	4192      	sbcs	r2, r2
 8001716:	4252      	negs	r2, r2
 8001718:	4665      	mov	r5, ip
 800171a:	4644      	mov	r4, r8
 800171c:	1a9e      	subs	r6, r3, r2
 800171e:	e783      	b.n	8001628 <__aeabi_dadd+0xa4>
 8001720:	2900      	cmp	r1, #0
 8001722:	dc00      	bgt.n	8001726 <__aeabi_dadd+0x1a2>
 8001724:	e09c      	b.n	8001860 <__aeabi_dadd+0x2dc>
 8001726:	4647      	mov	r7, r8
 8001728:	2f00      	cmp	r7, #0
 800172a:	d167      	bne.n	80017fc <__aeabi_dadd+0x278>
 800172c:	001f      	movs	r7, r3
 800172e:	4317      	orrs	r7, r2
 8001730:	d100      	bne.n	8001734 <__aeabi_dadd+0x1b0>
 8001732:	e0e4      	b.n	80018fe <__aeabi_dadd+0x37a>
 8001734:	1e48      	subs	r0, r1, #1
 8001736:	2901      	cmp	r1, #1
 8001738:	d100      	bne.n	800173c <__aeabi_dadd+0x1b8>
 800173a:	e19b      	b.n	8001a74 <__aeabi_dadd+0x4f0>
 800173c:	4f74      	ldr	r7, [pc, #464]	@ (8001910 <__aeabi_dadd+0x38c>)
 800173e:	42b9      	cmp	r1, r7
 8001740:	d100      	bne.n	8001744 <__aeabi_dadd+0x1c0>
 8001742:	e0eb      	b.n	800191c <__aeabi_dadd+0x398>
 8001744:	2701      	movs	r7, #1
 8001746:	0001      	movs	r1, r0
 8001748:	2838      	cmp	r0, #56	@ 0x38
 800174a:	dc11      	bgt.n	8001770 <__aeabi_dadd+0x1ec>
 800174c:	291f      	cmp	r1, #31
 800174e:	dd00      	ble.n	8001752 <__aeabi_dadd+0x1ce>
 8001750:	e1c7      	b.n	8001ae2 <__aeabi_dadd+0x55e>
 8001752:	2720      	movs	r7, #32
 8001754:	1a78      	subs	r0, r7, r1
 8001756:	001f      	movs	r7, r3
 8001758:	4684      	mov	ip, r0
 800175a:	4087      	lsls	r7, r0
 800175c:	0010      	movs	r0, r2
 800175e:	40c8      	lsrs	r0, r1
 8001760:	4307      	orrs	r7, r0
 8001762:	4660      	mov	r0, ip
 8001764:	4082      	lsls	r2, r0
 8001766:	40cb      	lsrs	r3, r1
 8001768:	1e50      	subs	r0, r2, #1
 800176a:	4182      	sbcs	r2, r0
 800176c:	18f6      	adds	r6, r6, r3
 800176e:	4317      	orrs	r7, r2
 8001770:	444f      	add	r7, r9
 8001772:	454f      	cmp	r7, r9
 8001774:	4180      	sbcs	r0, r0
 8001776:	4240      	negs	r0, r0
 8001778:	1836      	adds	r6, r6, r0
 800177a:	0233      	lsls	r3, r6, #8
 800177c:	d557      	bpl.n	800182e <__aeabi_dadd+0x2aa>
 800177e:	4b64      	ldr	r3, [pc, #400]	@ (8001910 <__aeabi_dadd+0x38c>)
 8001780:	3401      	adds	r4, #1
 8001782:	429c      	cmp	r4, r3
 8001784:	d045      	beq.n	8001812 <__aeabi_dadd+0x28e>
 8001786:	2101      	movs	r1, #1
 8001788:	4b62      	ldr	r3, [pc, #392]	@ (8001914 <__aeabi_dadd+0x390>)
 800178a:	087a      	lsrs	r2, r7, #1
 800178c:	401e      	ands	r6, r3
 800178e:	4039      	ands	r1, r7
 8001790:	430a      	orrs	r2, r1
 8001792:	07f7      	lsls	r7, r6, #31
 8001794:	4317      	orrs	r7, r2
 8001796:	0876      	lsrs	r6, r6, #1
 8001798:	e771      	b.n	800167e <__aeabi_dadd+0xfa>
 800179a:	001f      	movs	r7, r3
 800179c:	4317      	orrs	r7, r2
 800179e:	d100      	bne.n	80017a2 <__aeabi_dadd+0x21e>
 80017a0:	e0ad      	b.n	80018fe <__aeabi_dadd+0x37a>
 80017a2:	1e4f      	subs	r7, r1, #1
 80017a4:	46bc      	mov	ip, r7
 80017a6:	2901      	cmp	r1, #1
 80017a8:	d100      	bne.n	80017ac <__aeabi_dadd+0x228>
 80017aa:	e182      	b.n	8001ab2 <__aeabi_dadd+0x52e>
 80017ac:	4f58      	ldr	r7, [pc, #352]	@ (8001910 <__aeabi_dadd+0x38c>)
 80017ae:	42b9      	cmp	r1, r7
 80017b0:	d100      	bne.n	80017b4 <__aeabi_dadd+0x230>
 80017b2:	e190      	b.n	8001ad6 <__aeabi_dadd+0x552>
 80017b4:	4661      	mov	r1, ip
 80017b6:	2701      	movs	r7, #1
 80017b8:	2938      	cmp	r1, #56	@ 0x38
 80017ba:	dd00      	ble.n	80017be <__aeabi_dadd+0x23a>
 80017bc:	e72e      	b.n	800161c <__aeabi_dadd+0x98>
 80017be:	e718      	b.n	80015f2 <__aeabi_dadd+0x6e>
 80017c0:	4f55      	ldr	r7, [pc, #340]	@ (8001918 <__aeabi_dadd+0x394>)
 80017c2:	1c61      	adds	r1, r4, #1
 80017c4:	4239      	tst	r1, r7
 80017c6:	d000      	beq.n	80017ca <__aeabi_dadd+0x246>
 80017c8:	e0d0      	b.n	800196c <__aeabi_dadd+0x3e8>
 80017ca:	0031      	movs	r1, r6
 80017cc:	4648      	mov	r0, r9
 80017ce:	001f      	movs	r7, r3
 80017d0:	4301      	orrs	r1, r0
 80017d2:	4317      	orrs	r7, r2
 80017d4:	2c00      	cmp	r4, #0
 80017d6:	d000      	beq.n	80017da <__aeabi_dadd+0x256>
 80017d8:	e13d      	b.n	8001a56 <__aeabi_dadd+0x4d2>
 80017da:	2900      	cmp	r1, #0
 80017dc:	d100      	bne.n	80017e0 <__aeabi_dadd+0x25c>
 80017de:	e1bc      	b.n	8001b5a <__aeabi_dadd+0x5d6>
 80017e0:	2f00      	cmp	r7, #0
 80017e2:	d000      	beq.n	80017e6 <__aeabi_dadd+0x262>
 80017e4:	e1bf      	b.n	8001b66 <__aeabi_dadd+0x5e2>
 80017e6:	464b      	mov	r3, r9
 80017e8:	2100      	movs	r1, #0
 80017ea:	08d8      	lsrs	r0, r3, #3
 80017ec:	0777      	lsls	r7, r6, #29
 80017ee:	4307      	orrs	r7, r0
 80017f0:	08f0      	lsrs	r0, r6, #3
 80017f2:	0306      	lsls	r6, r0, #12
 80017f4:	054c      	lsls	r4, r1, #21
 80017f6:	0b36      	lsrs	r6, r6, #12
 80017f8:	0d64      	lsrs	r4, r4, #21
 80017fa:	e00c      	b.n	8001816 <__aeabi_dadd+0x292>
 80017fc:	4f44      	ldr	r7, [pc, #272]	@ (8001910 <__aeabi_dadd+0x38c>)
 80017fe:	42bc      	cmp	r4, r7
 8001800:	d100      	bne.n	8001804 <__aeabi_dadd+0x280>
 8001802:	e08b      	b.n	800191c <__aeabi_dadd+0x398>
 8001804:	2701      	movs	r7, #1
 8001806:	2938      	cmp	r1, #56	@ 0x38
 8001808:	dcb2      	bgt.n	8001770 <__aeabi_dadd+0x1ec>
 800180a:	2780      	movs	r7, #128	@ 0x80
 800180c:	043f      	lsls	r7, r7, #16
 800180e:	433b      	orrs	r3, r7
 8001810:	e79c      	b.n	800174c <__aeabi_dadd+0x1c8>
 8001812:	2600      	movs	r6, #0
 8001814:	2700      	movs	r7, #0
 8001816:	0524      	lsls	r4, r4, #20
 8001818:	4334      	orrs	r4, r6
 800181a:	07ed      	lsls	r5, r5, #31
 800181c:	432c      	orrs	r4, r5
 800181e:	0038      	movs	r0, r7
 8001820:	0021      	movs	r1, r4
 8001822:	b002      	add	sp, #8
 8001824:	bce0      	pop	{r5, r6, r7}
 8001826:	46ba      	mov	sl, r7
 8001828:	46b1      	mov	r9, r6
 800182a:	46a8      	mov	r8, r5
 800182c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800182e:	077b      	lsls	r3, r7, #29
 8001830:	d004      	beq.n	800183c <__aeabi_dadd+0x2b8>
 8001832:	230f      	movs	r3, #15
 8001834:	403b      	ands	r3, r7
 8001836:	2b04      	cmp	r3, #4
 8001838:	d000      	beq.n	800183c <__aeabi_dadd+0x2b8>
 800183a:	e728      	b.n	800168e <__aeabi_dadd+0x10a>
 800183c:	08f8      	lsrs	r0, r7, #3
 800183e:	4b34      	ldr	r3, [pc, #208]	@ (8001910 <__aeabi_dadd+0x38c>)
 8001840:	0777      	lsls	r7, r6, #29
 8001842:	4307      	orrs	r7, r0
 8001844:	08f0      	lsrs	r0, r6, #3
 8001846:	429c      	cmp	r4, r3
 8001848:	d000      	beq.n	800184c <__aeabi_dadd+0x2c8>
 800184a:	e24a      	b.n	8001ce2 <__aeabi_dadd+0x75e>
 800184c:	003b      	movs	r3, r7
 800184e:	4303      	orrs	r3, r0
 8001850:	d059      	beq.n	8001906 <__aeabi_dadd+0x382>
 8001852:	2680      	movs	r6, #128	@ 0x80
 8001854:	0336      	lsls	r6, r6, #12
 8001856:	4306      	orrs	r6, r0
 8001858:	0336      	lsls	r6, r6, #12
 800185a:	4c2d      	ldr	r4, [pc, #180]	@ (8001910 <__aeabi_dadd+0x38c>)
 800185c:	0b36      	lsrs	r6, r6, #12
 800185e:	e7da      	b.n	8001816 <__aeabi_dadd+0x292>
 8001860:	2900      	cmp	r1, #0
 8001862:	d061      	beq.n	8001928 <__aeabi_dadd+0x3a4>
 8001864:	4641      	mov	r1, r8
 8001866:	1b09      	subs	r1, r1, r4
 8001868:	2c00      	cmp	r4, #0
 800186a:	d100      	bne.n	800186e <__aeabi_dadd+0x2ea>
 800186c:	e0b9      	b.n	80019e2 <__aeabi_dadd+0x45e>
 800186e:	4c28      	ldr	r4, [pc, #160]	@ (8001910 <__aeabi_dadd+0x38c>)
 8001870:	45a0      	cmp	r8, r4
 8001872:	d100      	bne.n	8001876 <__aeabi_dadd+0x2f2>
 8001874:	e1a5      	b.n	8001bc2 <__aeabi_dadd+0x63e>
 8001876:	2701      	movs	r7, #1
 8001878:	2938      	cmp	r1, #56	@ 0x38
 800187a:	dc13      	bgt.n	80018a4 <__aeabi_dadd+0x320>
 800187c:	2480      	movs	r4, #128	@ 0x80
 800187e:	0424      	lsls	r4, r4, #16
 8001880:	4326      	orrs	r6, r4
 8001882:	291f      	cmp	r1, #31
 8001884:	dd00      	ble.n	8001888 <__aeabi_dadd+0x304>
 8001886:	e1c8      	b.n	8001c1a <__aeabi_dadd+0x696>
 8001888:	2420      	movs	r4, #32
 800188a:	0037      	movs	r7, r6
 800188c:	4648      	mov	r0, r9
 800188e:	1a64      	subs	r4, r4, r1
 8001890:	40a7      	lsls	r7, r4
 8001892:	40c8      	lsrs	r0, r1
 8001894:	4307      	orrs	r7, r0
 8001896:	4648      	mov	r0, r9
 8001898:	40a0      	lsls	r0, r4
 800189a:	40ce      	lsrs	r6, r1
 800189c:	1e44      	subs	r4, r0, #1
 800189e:	41a0      	sbcs	r0, r4
 80018a0:	199b      	adds	r3, r3, r6
 80018a2:	4307      	orrs	r7, r0
 80018a4:	18bf      	adds	r7, r7, r2
 80018a6:	4297      	cmp	r7, r2
 80018a8:	4192      	sbcs	r2, r2
 80018aa:	4252      	negs	r2, r2
 80018ac:	4644      	mov	r4, r8
 80018ae:	18d6      	adds	r6, r2, r3
 80018b0:	e763      	b.n	800177a <__aeabi_dadd+0x1f6>
 80018b2:	0038      	movs	r0, r7
 80018b4:	f001 fed0 	bl	8003658 <__clzsi2>
 80018b8:	0003      	movs	r3, r0
 80018ba:	3318      	adds	r3, #24
 80018bc:	2b1f      	cmp	r3, #31
 80018be:	dc00      	bgt.n	80018c2 <__aeabi_dadd+0x33e>
 80018c0:	e6bf      	b.n	8001642 <__aeabi_dadd+0xbe>
 80018c2:	003a      	movs	r2, r7
 80018c4:	3808      	subs	r0, #8
 80018c6:	4082      	lsls	r2, r0
 80018c8:	429c      	cmp	r4, r3
 80018ca:	dd00      	ble.n	80018ce <__aeabi_dadd+0x34a>
 80018cc:	e083      	b.n	80019d6 <__aeabi_dadd+0x452>
 80018ce:	1b1b      	subs	r3, r3, r4
 80018d0:	1c58      	adds	r0, r3, #1
 80018d2:	281f      	cmp	r0, #31
 80018d4:	dc00      	bgt.n	80018d8 <__aeabi_dadd+0x354>
 80018d6:	e1b4      	b.n	8001c42 <__aeabi_dadd+0x6be>
 80018d8:	0017      	movs	r7, r2
 80018da:	3b1f      	subs	r3, #31
 80018dc:	40df      	lsrs	r7, r3
 80018de:	2820      	cmp	r0, #32
 80018e0:	d005      	beq.n	80018ee <__aeabi_dadd+0x36a>
 80018e2:	2340      	movs	r3, #64	@ 0x40
 80018e4:	1a1b      	subs	r3, r3, r0
 80018e6:	409a      	lsls	r2, r3
 80018e8:	1e53      	subs	r3, r2, #1
 80018ea:	419a      	sbcs	r2, r3
 80018ec:	4317      	orrs	r7, r2
 80018ee:	2400      	movs	r4, #0
 80018f0:	2f00      	cmp	r7, #0
 80018f2:	d00a      	beq.n	800190a <__aeabi_dadd+0x386>
 80018f4:	077b      	lsls	r3, r7, #29
 80018f6:	d000      	beq.n	80018fa <__aeabi_dadd+0x376>
 80018f8:	e6c4      	b.n	8001684 <__aeabi_dadd+0x100>
 80018fa:	0026      	movs	r6, r4
 80018fc:	e79e      	b.n	800183c <__aeabi_dadd+0x2b8>
 80018fe:	464b      	mov	r3, r9
 8001900:	000c      	movs	r4, r1
 8001902:	08d8      	lsrs	r0, r3, #3
 8001904:	e79b      	b.n	800183e <__aeabi_dadd+0x2ba>
 8001906:	2700      	movs	r7, #0
 8001908:	4c01      	ldr	r4, [pc, #4]	@ (8001910 <__aeabi_dadd+0x38c>)
 800190a:	2600      	movs	r6, #0
 800190c:	e783      	b.n	8001816 <__aeabi_dadd+0x292>
 800190e:	46c0      	nop			@ (mov r8, r8)
 8001910:	000007ff 	.word	0x000007ff
 8001914:	ff7fffff 	.word	0xff7fffff
 8001918:	000007fe 	.word	0x000007fe
 800191c:	464b      	mov	r3, r9
 800191e:	0777      	lsls	r7, r6, #29
 8001920:	08d8      	lsrs	r0, r3, #3
 8001922:	4307      	orrs	r7, r0
 8001924:	08f0      	lsrs	r0, r6, #3
 8001926:	e791      	b.n	800184c <__aeabi_dadd+0x2c8>
 8001928:	4fcd      	ldr	r7, [pc, #820]	@ (8001c60 <__aeabi_dadd+0x6dc>)
 800192a:	1c61      	adds	r1, r4, #1
 800192c:	4239      	tst	r1, r7
 800192e:	d16b      	bne.n	8001a08 <__aeabi_dadd+0x484>
 8001930:	0031      	movs	r1, r6
 8001932:	4648      	mov	r0, r9
 8001934:	4301      	orrs	r1, r0
 8001936:	2c00      	cmp	r4, #0
 8001938:	d000      	beq.n	800193c <__aeabi_dadd+0x3b8>
 800193a:	e14b      	b.n	8001bd4 <__aeabi_dadd+0x650>
 800193c:	001f      	movs	r7, r3
 800193e:	4317      	orrs	r7, r2
 8001940:	2900      	cmp	r1, #0
 8001942:	d100      	bne.n	8001946 <__aeabi_dadd+0x3c2>
 8001944:	e181      	b.n	8001c4a <__aeabi_dadd+0x6c6>
 8001946:	2f00      	cmp	r7, #0
 8001948:	d100      	bne.n	800194c <__aeabi_dadd+0x3c8>
 800194a:	e74c      	b.n	80017e6 <__aeabi_dadd+0x262>
 800194c:	444a      	add	r2, r9
 800194e:	454a      	cmp	r2, r9
 8001950:	4180      	sbcs	r0, r0
 8001952:	18f6      	adds	r6, r6, r3
 8001954:	4240      	negs	r0, r0
 8001956:	1836      	adds	r6, r6, r0
 8001958:	0233      	lsls	r3, r6, #8
 800195a:	d500      	bpl.n	800195e <__aeabi_dadd+0x3da>
 800195c:	e1b0      	b.n	8001cc0 <__aeabi_dadd+0x73c>
 800195e:	0017      	movs	r7, r2
 8001960:	4691      	mov	r9, r2
 8001962:	4337      	orrs	r7, r6
 8001964:	d000      	beq.n	8001968 <__aeabi_dadd+0x3e4>
 8001966:	e73e      	b.n	80017e6 <__aeabi_dadd+0x262>
 8001968:	2600      	movs	r6, #0
 800196a:	e754      	b.n	8001816 <__aeabi_dadd+0x292>
 800196c:	4649      	mov	r1, r9
 800196e:	1a89      	subs	r1, r1, r2
 8001970:	4688      	mov	r8, r1
 8001972:	45c1      	cmp	r9, r8
 8001974:	41bf      	sbcs	r7, r7
 8001976:	1af1      	subs	r1, r6, r3
 8001978:	427f      	negs	r7, r7
 800197a:	1bc9      	subs	r1, r1, r7
 800197c:	020f      	lsls	r7, r1, #8
 800197e:	d461      	bmi.n	8001a44 <__aeabi_dadd+0x4c0>
 8001980:	4647      	mov	r7, r8
 8001982:	430f      	orrs	r7, r1
 8001984:	d100      	bne.n	8001988 <__aeabi_dadd+0x404>
 8001986:	e0bd      	b.n	8001b04 <__aeabi_dadd+0x580>
 8001988:	000e      	movs	r6, r1
 800198a:	4647      	mov	r7, r8
 800198c:	e651      	b.n	8001632 <__aeabi_dadd+0xae>
 800198e:	4cb5      	ldr	r4, [pc, #724]	@ (8001c64 <__aeabi_dadd+0x6e0>)
 8001990:	45a0      	cmp	r8, r4
 8001992:	d100      	bne.n	8001996 <__aeabi_dadd+0x412>
 8001994:	e100      	b.n	8001b98 <__aeabi_dadd+0x614>
 8001996:	2701      	movs	r7, #1
 8001998:	2938      	cmp	r1, #56	@ 0x38
 800199a:	dd00      	ble.n	800199e <__aeabi_dadd+0x41a>
 800199c:	e6b8      	b.n	8001710 <__aeabi_dadd+0x18c>
 800199e:	2480      	movs	r4, #128	@ 0x80
 80019a0:	0424      	lsls	r4, r4, #16
 80019a2:	4326      	orrs	r6, r4
 80019a4:	e6a3      	b.n	80016ee <__aeabi_dadd+0x16a>
 80019a6:	4eb0      	ldr	r6, [pc, #704]	@ (8001c68 <__aeabi_dadd+0x6e4>)
 80019a8:	1ae4      	subs	r4, r4, r3
 80019aa:	4016      	ands	r6, r2
 80019ac:	077b      	lsls	r3, r7, #29
 80019ae:	d000      	beq.n	80019b2 <__aeabi_dadd+0x42e>
 80019b0:	e73f      	b.n	8001832 <__aeabi_dadd+0x2ae>
 80019b2:	e743      	b.n	800183c <__aeabi_dadd+0x2b8>
 80019b4:	000f      	movs	r7, r1
 80019b6:	0018      	movs	r0, r3
 80019b8:	3f20      	subs	r7, #32
 80019ba:	40f8      	lsrs	r0, r7
 80019bc:	4684      	mov	ip, r0
 80019be:	2920      	cmp	r1, #32
 80019c0:	d003      	beq.n	80019ca <__aeabi_dadd+0x446>
 80019c2:	2740      	movs	r7, #64	@ 0x40
 80019c4:	1a79      	subs	r1, r7, r1
 80019c6:	408b      	lsls	r3, r1
 80019c8:	431a      	orrs	r2, r3
 80019ca:	1e53      	subs	r3, r2, #1
 80019cc:	419a      	sbcs	r2, r3
 80019ce:	4663      	mov	r3, ip
 80019d0:	0017      	movs	r7, r2
 80019d2:	431f      	orrs	r7, r3
 80019d4:	e622      	b.n	800161c <__aeabi_dadd+0x98>
 80019d6:	48a4      	ldr	r0, [pc, #656]	@ (8001c68 <__aeabi_dadd+0x6e4>)
 80019d8:	1ae1      	subs	r1, r4, r3
 80019da:	4010      	ands	r0, r2
 80019dc:	0747      	lsls	r7, r0, #29
 80019de:	08c0      	lsrs	r0, r0, #3
 80019e0:	e707      	b.n	80017f2 <__aeabi_dadd+0x26e>
 80019e2:	0034      	movs	r4, r6
 80019e4:	4648      	mov	r0, r9
 80019e6:	4304      	orrs	r4, r0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dadd+0x468>
 80019ea:	e0fa      	b.n	8001be2 <__aeabi_dadd+0x65e>
 80019ec:	1e4c      	subs	r4, r1, #1
 80019ee:	2901      	cmp	r1, #1
 80019f0:	d100      	bne.n	80019f4 <__aeabi_dadd+0x470>
 80019f2:	e0d7      	b.n	8001ba4 <__aeabi_dadd+0x620>
 80019f4:	4f9b      	ldr	r7, [pc, #620]	@ (8001c64 <__aeabi_dadd+0x6e0>)
 80019f6:	42b9      	cmp	r1, r7
 80019f8:	d100      	bne.n	80019fc <__aeabi_dadd+0x478>
 80019fa:	e0e2      	b.n	8001bc2 <__aeabi_dadd+0x63e>
 80019fc:	2701      	movs	r7, #1
 80019fe:	2c38      	cmp	r4, #56	@ 0x38
 8001a00:	dd00      	ble.n	8001a04 <__aeabi_dadd+0x480>
 8001a02:	e74f      	b.n	80018a4 <__aeabi_dadd+0x320>
 8001a04:	0021      	movs	r1, r4
 8001a06:	e73c      	b.n	8001882 <__aeabi_dadd+0x2fe>
 8001a08:	4c96      	ldr	r4, [pc, #600]	@ (8001c64 <__aeabi_dadd+0x6e0>)
 8001a0a:	42a1      	cmp	r1, r4
 8001a0c:	d100      	bne.n	8001a10 <__aeabi_dadd+0x48c>
 8001a0e:	e0dd      	b.n	8001bcc <__aeabi_dadd+0x648>
 8001a10:	444a      	add	r2, r9
 8001a12:	454a      	cmp	r2, r9
 8001a14:	4180      	sbcs	r0, r0
 8001a16:	18f3      	adds	r3, r6, r3
 8001a18:	4240      	negs	r0, r0
 8001a1a:	1818      	adds	r0, r3, r0
 8001a1c:	07c7      	lsls	r7, r0, #31
 8001a1e:	0852      	lsrs	r2, r2, #1
 8001a20:	4317      	orrs	r7, r2
 8001a22:	0846      	lsrs	r6, r0, #1
 8001a24:	0752      	lsls	r2, r2, #29
 8001a26:	d005      	beq.n	8001a34 <__aeabi_dadd+0x4b0>
 8001a28:	220f      	movs	r2, #15
 8001a2a:	000c      	movs	r4, r1
 8001a2c:	403a      	ands	r2, r7
 8001a2e:	2a04      	cmp	r2, #4
 8001a30:	d000      	beq.n	8001a34 <__aeabi_dadd+0x4b0>
 8001a32:	e62c      	b.n	800168e <__aeabi_dadd+0x10a>
 8001a34:	0776      	lsls	r6, r6, #29
 8001a36:	08ff      	lsrs	r7, r7, #3
 8001a38:	4337      	orrs	r7, r6
 8001a3a:	0900      	lsrs	r0, r0, #4
 8001a3c:	e6d9      	b.n	80017f2 <__aeabi_dadd+0x26e>
 8001a3e:	2700      	movs	r7, #0
 8001a40:	2600      	movs	r6, #0
 8001a42:	e6e8      	b.n	8001816 <__aeabi_dadd+0x292>
 8001a44:	4649      	mov	r1, r9
 8001a46:	1a57      	subs	r7, r2, r1
 8001a48:	42ba      	cmp	r2, r7
 8001a4a:	4192      	sbcs	r2, r2
 8001a4c:	1b9e      	subs	r6, r3, r6
 8001a4e:	4252      	negs	r2, r2
 8001a50:	4665      	mov	r5, ip
 8001a52:	1ab6      	subs	r6, r6, r2
 8001a54:	e5ed      	b.n	8001632 <__aeabi_dadd+0xae>
 8001a56:	2900      	cmp	r1, #0
 8001a58:	d000      	beq.n	8001a5c <__aeabi_dadd+0x4d8>
 8001a5a:	e0c6      	b.n	8001bea <__aeabi_dadd+0x666>
 8001a5c:	2f00      	cmp	r7, #0
 8001a5e:	d167      	bne.n	8001b30 <__aeabi_dadd+0x5ac>
 8001a60:	2680      	movs	r6, #128	@ 0x80
 8001a62:	2500      	movs	r5, #0
 8001a64:	4c7f      	ldr	r4, [pc, #508]	@ (8001c64 <__aeabi_dadd+0x6e0>)
 8001a66:	0336      	lsls	r6, r6, #12
 8001a68:	e6d5      	b.n	8001816 <__aeabi_dadd+0x292>
 8001a6a:	4665      	mov	r5, ip
 8001a6c:	000c      	movs	r4, r1
 8001a6e:	001e      	movs	r6, r3
 8001a70:	08d0      	lsrs	r0, r2, #3
 8001a72:	e6e4      	b.n	800183e <__aeabi_dadd+0x2ba>
 8001a74:	444a      	add	r2, r9
 8001a76:	454a      	cmp	r2, r9
 8001a78:	4180      	sbcs	r0, r0
 8001a7a:	18f3      	adds	r3, r6, r3
 8001a7c:	4240      	negs	r0, r0
 8001a7e:	1818      	adds	r0, r3, r0
 8001a80:	0011      	movs	r1, r2
 8001a82:	0203      	lsls	r3, r0, #8
 8001a84:	d400      	bmi.n	8001a88 <__aeabi_dadd+0x504>
 8001a86:	e096      	b.n	8001bb6 <__aeabi_dadd+0x632>
 8001a88:	4b77      	ldr	r3, [pc, #476]	@ (8001c68 <__aeabi_dadd+0x6e4>)
 8001a8a:	0849      	lsrs	r1, r1, #1
 8001a8c:	4018      	ands	r0, r3
 8001a8e:	07c3      	lsls	r3, r0, #31
 8001a90:	430b      	orrs	r3, r1
 8001a92:	0844      	lsrs	r4, r0, #1
 8001a94:	0749      	lsls	r1, r1, #29
 8001a96:	d100      	bne.n	8001a9a <__aeabi_dadd+0x516>
 8001a98:	e129      	b.n	8001cee <__aeabi_dadd+0x76a>
 8001a9a:	220f      	movs	r2, #15
 8001a9c:	401a      	ands	r2, r3
 8001a9e:	2a04      	cmp	r2, #4
 8001aa0:	d100      	bne.n	8001aa4 <__aeabi_dadd+0x520>
 8001aa2:	e0ea      	b.n	8001c7a <__aeabi_dadd+0x6f6>
 8001aa4:	1d1f      	adds	r7, r3, #4
 8001aa6:	429f      	cmp	r7, r3
 8001aa8:	41b6      	sbcs	r6, r6
 8001aaa:	4276      	negs	r6, r6
 8001aac:	1936      	adds	r6, r6, r4
 8001aae:	2402      	movs	r4, #2
 8001ab0:	e6c4      	b.n	800183c <__aeabi_dadd+0x2b8>
 8001ab2:	4649      	mov	r1, r9
 8001ab4:	1a8f      	subs	r7, r1, r2
 8001ab6:	45b9      	cmp	r9, r7
 8001ab8:	4180      	sbcs	r0, r0
 8001aba:	1af6      	subs	r6, r6, r3
 8001abc:	4240      	negs	r0, r0
 8001abe:	1a36      	subs	r6, r6, r0
 8001ac0:	0233      	lsls	r3, r6, #8
 8001ac2:	d406      	bmi.n	8001ad2 <__aeabi_dadd+0x54e>
 8001ac4:	0773      	lsls	r3, r6, #29
 8001ac6:	08ff      	lsrs	r7, r7, #3
 8001ac8:	2101      	movs	r1, #1
 8001aca:	431f      	orrs	r7, r3
 8001acc:	08f0      	lsrs	r0, r6, #3
 8001ace:	e690      	b.n	80017f2 <__aeabi_dadd+0x26e>
 8001ad0:	4665      	mov	r5, ip
 8001ad2:	2401      	movs	r4, #1
 8001ad4:	e5ab      	b.n	800162e <__aeabi_dadd+0xaa>
 8001ad6:	464b      	mov	r3, r9
 8001ad8:	0777      	lsls	r7, r6, #29
 8001ada:	08d8      	lsrs	r0, r3, #3
 8001adc:	4307      	orrs	r7, r0
 8001ade:	08f0      	lsrs	r0, r6, #3
 8001ae0:	e6b4      	b.n	800184c <__aeabi_dadd+0x2c8>
 8001ae2:	000f      	movs	r7, r1
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	3f20      	subs	r7, #32
 8001ae8:	40f8      	lsrs	r0, r7
 8001aea:	4684      	mov	ip, r0
 8001aec:	2920      	cmp	r1, #32
 8001aee:	d003      	beq.n	8001af8 <__aeabi_dadd+0x574>
 8001af0:	2740      	movs	r7, #64	@ 0x40
 8001af2:	1a79      	subs	r1, r7, r1
 8001af4:	408b      	lsls	r3, r1
 8001af6:	431a      	orrs	r2, r3
 8001af8:	1e53      	subs	r3, r2, #1
 8001afa:	419a      	sbcs	r2, r3
 8001afc:	4663      	mov	r3, ip
 8001afe:	0017      	movs	r7, r2
 8001b00:	431f      	orrs	r7, r3
 8001b02:	e635      	b.n	8001770 <__aeabi_dadd+0x1ec>
 8001b04:	2500      	movs	r5, #0
 8001b06:	2400      	movs	r4, #0
 8001b08:	2600      	movs	r6, #0
 8001b0a:	e684      	b.n	8001816 <__aeabi_dadd+0x292>
 8001b0c:	000c      	movs	r4, r1
 8001b0e:	0035      	movs	r5, r6
 8001b10:	3c20      	subs	r4, #32
 8001b12:	40e5      	lsrs	r5, r4
 8001b14:	2920      	cmp	r1, #32
 8001b16:	d005      	beq.n	8001b24 <__aeabi_dadd+0x5a0>
 8001b18:	2440      	movs	r4, #64	@ 0x40
 8001b1a:	1a61      	subs	r1, r4, r1
 8001b1c:	408e      	lsls	r6, r1
 8001b1e:	4649      	mov	r1, r9
 8001b20:	4331      	orrs	r1, r6
 8001b22:	4689      	mov	r9, r1
 8001b24:	4648      	mov	r0, r9
 8001b26:	1e41      	subs	r1, r0, #1
 8001b28:	4188      	sbcs	r0, r1
 8001b2a:	0007      	movs	r7, r0
 8001b2c:	432f      	orrs	r7, r5
 8001b2e:	e5ef      	b.n	8001710 <__aeabi_dadd+0x18c>
 8001b30:	08d2      	lsrs	r2, r2, #3
 8001b32:	075f      	lsls	r7, r3, #29
 8001b34:	4665      	mov	r5, ip
 8001b36:	4317      	orrs	r7, r2
 8001b38:	08d8      	lsrs	r0, r3, #3
 8001b3a:	e687      	b.n	800184c <__aeabi_dadd+0x2c8>
 8001b3c:	1a17      	subs	r7, r2, r0
 8001b3e:	42ba      	cmp	r2, r7
 8001b40:	4192      	sbcs	r2, r2
 8001b42:	1b9e      	subs	r6, r3, r6
 8001b44:	4252      	negs	r2, r2
 8001b46:	1ab6      	subs	r6, r6, r2
 8001b48:	0233      	lsls	r3, r6, #8
 8001b4a:	d4c1      	bmi.n	8001ad0 <__aeabi_dadd+0x54c>
 8001b4c:	0773      	lsls	r3, r6, #29
 8001b4e:	08ff      	lsrs	r7, r7, #3
 8001b50:	4665      	mov	r5, ip
 8001b52:	2101      	movs	r1, #1
 8001b54:	431f      	orrs	r7, r3
 8001b56:	08f0      	lsrs	r0, r6, #3
 8001b58:	e64b      	b.n	80017f2 <__aeabi_dadd+0x26e>
 8001b5a:	2f00      	cmp	r7, #0
 8001b5c:	d07b      	beq.n	8001c56 <__aeabi_dadd+0x6d2>
 8001b5e:	4665      	mov	r5, ip
 8001b60:	001e      	movs	r6, r3
 8001b62:	4691      	mov	r9, r2
 8001b64:	e63f      	b.n	80017e6 <__aeabi_dadd+0x262>
 8001b66:	1a81      	subs	r1, r0, r2
 8001b68:	4688      	mov	r8, r1
 8001b6a:	45c1      	cmp	r9, r8
 8001b6c:	41a4      	sbcs	r4, r4
 8001b6e:	1af1      	subs	r1, r6, r3
 8001b70:	4264      	negs	r4, r4
 8001b72:	1b09      	subs	r1, r1, r4
 8001b74:	2480      	movs	r4, #128	@ 0x80
 8001b76:	0424      	lsls	r4, r4, #16
 8001b78:	4221      	tst	r1, r4
 8001b7a:	d077      	beq.n	8001c6c <__aeabi_dadd+0x6e8>
 8001b7c:	1a10      	subs	r0, r2, r0
 8001b7e:	4282      	cmp	r2, r0
 8001b80:	4192      	sbcs	r2, r2
 8001b82:	0007      	movs	r7, r0
 8001b84:	1b9e      	subs	r6, r3, r6
 8001b86:	4252      	negs	r2, r2
 8001b88:	1ab6      	subs	r6, r6, r2
 8001b8a:	4337      	orrs	r7, r6
 8001b8c:	d000      	beq.n	8001b90 <__aeabi_dadd+0x60c>
 8001b8e:	e0a0      	b.n	8001cd2 <__aeabi_dadd+0x74e>
 8001b90:	4665      	mov	r5, ip
 8001b92:	2400      	movs	r4, #0
 8001b94:	2600      	movs	r6, #0
 8001b96:	e63e      	b.n	8001816 <__aeabi_dadd+0x292>
 8001b98:	075f      	lsls	r7, r3, #29
 8001b9a:	08d2      	lsrs	r2, r2, #3
 8001b9c:	4665      	mov	r5, ip
 8001b9e:	4317      	orrs	r7, r2
 8001ba0:	08d8      	lsrs	r0, r3, #3
 8001ba2:	e653      	b.n	800184c <__aeabi_dadd+0x2c8>
 8001ba4:	1881      	adds	r1, r0, r2
 8001ba6:	4291      	cmp	r1, r2
 8001ba8:	4192      	sbcs	r2, r2
 8001baa:	18f0      	adds	r0, r6, r3
 8001bac:	4252      	negs	r2, r2
 8001bae:	1880      	adds	r0, r0, r2
 8001bb0:	0203      	lsls	r3, r0, #8
 8001bb2:	d500      	bpl.n	8001bb6 <__aeabi_dadd+0x632>
 8001bb4:	e768      	b.n	8001a88 <__aeabi_dadd+0x504>
 8001bb6:	0747      	lsls	r7, r0, #29
 8001bb8:	08c9      	lsrs	r1, r1, #3
 8001bba:	430f      	orrs	r7, r1
 8001bbc:	08c0      	lsrs	r0, r0, #3
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	e617      	b.n	80017f2 <__aeabi_dadd+0x26e>
 8001bc2:	08d2      	lsrs	r2, r2, #3
 8001bc4:	075f      	lsls	r7, r3, #29
 8001bc6:	4317      	orrs	r7, r2
 8001bc8:	08d8      	lsrs	r0, r3, #3
 8001bca:	e63f      	b.n	800184c <__aeabi_dadd+0x2c8>
 8001bcc:	000c      	movs	r4, r1
 8001bce:	2600      	movs	r6, #0
 8001bd0:	2700      	movs	r7, #0
 8001bd2:	e620      	b.n	8001816 <__aeabi_dadd+0x292>
 8001bd4:	2900      	cmp	r1, #0
 8001bd6:	d156      	bne.n	8001c86 <__aeabi_dadd+0x702>
 8001bd8:	075f      	lsls	r7, r3, #29
 8001bda:	08d2      	lsrs	r2, r2, #3
 8001bdc:	4317      	orrs	r7, r2
 8001bde:	08d8      	lsrs	r0, r3, #3
 8001be0:	e634      	b.n	800184c <__aeabi_dadd+0x2c8>
 8001be2:	000c      	movs	r4, r1
 8001be4:	001e      	movs	r6, r3
 8001be6:	08d0      	lsrs	r0, r2, #3
 8001be8:	e629      	b.n	800183e <__aeabi_dadd+0x2ba>
 8001bea:	08c1      	lsrs	r1, r0, #3
 8001bec:	0770      	lsls	r0, r6, #29
 8001bee:	4301      	orrs	r1, r0
 8001bf0:	08f0      	lsrs	r0, r6, #3
 8001bf2:	2f00      	cmp	r7, #0
 8001bf4:	d062      	beq.n	8001cbc <__aeabi_dadd+0x738>
 8001bf6:	2480      	movs	r4, #128	@ 0x80
 8001bf8:	0324      	lsls	r4, r4, #12
 8001bfa:	4220      	tst	r0, r4
 8001bfc:	d007      	beq.n	8001c0e <__aeabi_dadd+0x68a>
 8001bfe:	08de      	lsrs	r6, r3, #3
 8001c00:	4226      	tst	r6, r4
 8001c02:	d104      	bne.n	8001c0e <__aeabi_dadd+0x68a>
 8001c04:	4665      	mov	r5, ip
 8001c06:	0030      	movs	r0, r6
 8001c08:	08d1      	lsrs	r1, r2, #3
 8001c0a:	075b      	lsls	r3, r3, #29
 8001c0c:	4319      	orrs	r1, r3
 8001c0e:	0f4f      	lsrs	r7, r1, #29
 8001c10:	00c9      	lsls	r1, r1, #3
 8001c12:	08c9      	lsrs	r1, r1, #3
 8001c14:	077f      	lsls	r7, r7, #29
 8001c16:	430f      	orrs	r7, r1
 8001c18:	e618      	b.n	800184c <__aeabi_dadd+0x2c8>
 8001c1a:	000c      	movs	r4, r1
 8001c1c:	0030      	movs	r0, r6
 8001c1e:	3c20      	subs	r4, #32
 8001c20:	40e0      	lsrs	r0, r4
 8001c22:	4684      	mov	ip, r0
 8001c24:	2920      	cmp	r1, #32
 8001c26:	d005      	beq.n	8001c34 <__aeabi_dadd+0x6b0>
 8001c28:	2440      	movs	r4, #64	@ 0x40
 8001c2a:	1a61      	subs	r1, r4, r1
 8001c2c:	408e      	lsls	r6, r1
 8001c2e:	4649      	mov	r1, r9
 8001c30:	4331      	orrs	r1, r6
 8001c32:	4689      	mov	r9, r1
 8001c34:	4648      	mov	r0, r9
 8001c36:	1e41      	subs	r1, r0, #1
 8001c38:	4188      	sbcs	r0, r1
 8001c3a:	4661      	mov	r1, ip
 8001c3c:	0007      	movs	r7, r0
 8001c3e:	430f      	orrs	r7, r1
 8001c40:	e630      	b.n	80018a4 <__aeabi_dadd+0x320>
 8001c42:	2120      	movs	r1, #32
 8001c44:	2700      	movs	r7, #0
 8001c46:	1a09      	subs	r1, r1, r0
 8001c48:	e50e      	b.n	8001668 <__aeabi_dadd+0xe4>
 8001c4a:	001e      	movs	r6, r3
 8001c4c:	2f00      	cmp	r7, #0
 8001c4e:	d000      	beq.n	8001c52 <__aeabi_dadd+0x6ce>
 8001c50:	e522      	b.n	8001698 <__aeabi_dadd+0x114>
 8001c52:	2400      	movs	r4, #0
 8001c54:	e758      	b.n	8001b08 <__aeabi_dadd+0x584>
 8001c56:	2500      	movs	r5, #0
 8001c58:	2400      	movs	r4, #0
 8001c5a:	2600      	movs	r6, #0
 8001c5c:	e5db      	b.n	8001816 <__aeabi_dadd+0x292>
 8001c5e:	46c0      	nop			@ (mov r8, r8)
 8001c60:	000007fe 	.word	0x000007fe
 8001c64:	000007ff 	.word	0x000007ff
 8001c68:	ff7fffff 	.word	0xff7fffff
 8001c6c:	4647      	mov	r7, r8
 8001c6e:	430f      	orrs	r7, r1
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dadd+0x6f0>
 8001c72:	e747      	b.n	8001b04 <__aeabi_dadd+0x580>
 8001c74:	000e      	movs	r6, r1
 8001c76:	46c1      	mov	r9, r8
 8001c78:	e5b5      	b.n	80017e6 <__aeabi_dadd+0x262>
 8001c7a:	08df      	lsrs	r7, r3, #3
 8001c7c:	0764      	lsls	r4, r4, #29
 8001c7e:	2102      	movs	r1, #2
 8001c80:	4327      	orrs	r7, r4
 8001c82:	0900      	lsrs	r0, r0, #4
 8001c84:	e5b5      	b.n	80017f2 <__aeabi_dadd+0x26e>
 8001c86:	0019      	movs	r1, r3
 8001c88:	08c0      	lsrs	r0, r0, #3
 8001c8a:	0777      	lsls	r7, r6, #29
 8001c8c:	4307      	orrs	r7, r0
 8001c8e:	4311      	orrs	r1, r2
 8001c90:	08f0      	lsrs	r0, r6, #3
 8001c92:	2900      	cmp	r1, #0
 8001c94:	d100      	bne.n	8001c98 <__aeabi_dadd+0x714>
 8001c96:	e5d9      	b.n	800184c <__aeabi_dadd+0x2c8>
 8001c98:	2180      	movs	r1, #128	@ 0x80
 8001c9a:	0309      	lsls	r1, r1, #12
 8001c9c:	4208      	tst	r0, r1
 8001c9e:	d007      	beq.n	8001cb0 <__aeabi_dadd+0x72c>
 8001ca0:	08dc      	lsrs	r4, r3, #3
 8001ca2:	420c      	tst	r4, r1
 8001ca4:	d104      	bne.n	8001cb0 <__aeabi_dadd+0x72c>
 8001ca6:	08d2      	lsrs	r2, r2, #3
 8001ca8:	075b      	lsls	r3, r3, #29
 8001caa:	431a      	orrs	r2, r3
 8001cac:	0017      	movs	r7, r2
 8001cae:	0020      	movs	r0, r4
 8001cb0:	0f7b      	lsrs	r3, r7, #29
 8001cb2:	00ff      	lsls	r7, r7, #3
 8001cb4:	08ff      	lsrs	r7, r7, #3
 8001cb6:	075b      	lsls	r3, r3, #29
 8001cb8:	431f      	orrs	r7, r3
 8001cba:	e5c7      	b.n	800184c <__aeabi_dadd+0x2c8>
 8001cbc:	000f      	movs	r7, r1
 8001cbe:	e5c5      	b.n	800184c <__aeabi_dadd+0x2c8>
 8001cc0:	4b12      	ldr	r3, [pc, #72]	@ (8001d0c <__aeabi_dadd+0x788>)
 8001cc2:	08d2      	lsrs	r2, r2, #3
 8001cc4:	4033      	ands	r3, r6
 8001cc6:	075f      	lsls	r7, r3, #29
 8001cc8:	025b      	lsls	r3, r3, #9
 8001cca:	2401      	movs	r4, #1
 8001ccc:	4317      	orrs	r7, r2
 8001cce:	0b1e      	lsrs	r6, r3, #12
 8001cd0:	e5a1      	b.n	8001816 <__aeabi_dadd+0x292>
 8001cd2:	4226      	tst	r6, r4
 8001cd4:	d012      	beq.n	8001cfc <__aeabi_dadd+0x778>
 8001cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8001d0c <__aeabi_dadd+0x788>)
 8001cd8:	4665      	mov	r5, ip
 8001cda:	0002      	movs	r2, r0
 8001cdc:	2401      	movs	r4, #1
 8001cde:	401e      	ands	r6, r3
 8001ce0:	e4e6      	b.n	80016b0 <__aeabi_dadd+0x12c>
 8001ce2:	0021      	movs	r1, r4
 8001ce4:	e585      	b.n	80017f2 <__aeabi_dadd+0x26e>
 8001ce6:	0017      	movs	r7, r2
 8001ce8:	e5a8      	b.n	800183c <__aeabi_dadd+0x2b8>
 8001cea:	003a      	movs	r2, r7
 8001cec:	e4d4      	b.n	8001698 <__aeabi_dadd+0x114>
 8001cee:	08db      	lsrs	r3, r3, #3
 8001cf0:	0764      	lsls	r4, r4, #29
 8001cf2:	431c      	orrs	r4, r3
 8001cf4:	0027      	movs	r7, r4
 8001cf6:	2102      	movs	r1, #2
 8001cf8:	0900      	lsrs	r0, r0, #4
 8001cfa:	e57a      	b.n	80017f2 <__aeabi_dadd+0x26e>
 8001cfc:	08c0      	lsrs	r0, r0, #3
 8001cfe:	0777      	lsls	r7, r6, #29
 8001d00:	4307      	orrs	r7, r0
 8001d02:	4665      	mov	r5, ip
 8001d04:	2100      	movs	r1, #0
 8001d06:	08f0      	lsrs	r0, r6, #3
 8001d08:	e573      	b.n	80017f2 <__aeabi_dadd+0x26e>
 8001d0a:	46c0      	nop			@ (mov r8, r8)
 8001d0c:	ff7fffff 	.word	0xff7fffff

08001d10 <__aeabi_ddiv>:
 8001d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d12:	46de      	mov	lr, fp
 8001d14:	4645      	mov	r5, r8
 8001d16:	4657      	mov	r7, sl
 8001d18:	464e      	mov	r6, r9
 8001d1a:	b5e0      	push	{r5, r6, r7, lr}
 8001d1c:	b087      	sub	sp, #28
 8001d1e:	9200      	str	r2, [sp, #0]
 8001d20:	9301      	str	r3, [sp, #4]
 8001d22:	030b      	lsls	r3, r1, #12
 8001d24:	0b1b      	lsrs	r3, r3, #12
 8001d26:	469b      	mov	fp, r3
 8001d28:	0fca      	lsrs	r2, r1, #31
 8001d2a:	004b      	lsls	r3, r1, #1
 8001d2c:	0004      	movs	r4, r0
 8001d2e:	4680      	mov	r8, r0
 8001d30:	0d5b      	lsrs	r3, r3, #21
 8001d32:	9202      	str	r2, [sp, #8]
 8001d34:	d100      	bne.n	8001d38 <__aeabi_ddiv+0x28>
 8001d36:	e098      	b.n	8001e6a <__aeabi_ddiv+0x15a>
 8001d38:	4a7c      	ldr	r2, [pc, #496]	@ (8001f2c <__aeabi_ddiv+0x21c>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d037      	beq.n	8001dae <__aeabi_ddiv+0x9e>
 8001d3e:	4659      	mov	r1, fp
 8001d40:	0f42      	lsrs	r2, r0, #29
 8001d42:	00c9      	lsls	r1, r1, #3
 8001d44:	430a      	orrs	r2, r1
 8001d46:	2180      	movs	r1, #128	@ 0x80
 8001d48:	0409      	lsls	r1, r1, #16
 8001d4a:	4311      	orrs	r1, r2
 8001d4c:	00c2      	lsls	r2, r0, #3
 8001d4e:	4690      	mov	r8, r2
 8001d50:	4a77      	ldr	r2, [pc, #476]	@ (8001f30 <__aeabi_ddiv+0x220>)
 8001d52:	4689      	mov	r9, r1
 8001d54:	4692      	mov	sl, r2
 8001d56:	449a      	add	sl, r3
 8001d58:	2300      	movs	r3, #0
 8001d5a:	2400      	movs	r4, #0
 8001d5c:	9303      	str	r3, [sp, #12]
 8001d5e:	9e00      	ldr	r6, [sp, #0]
 8001d60:	9f01      	ldr	r7, [sp, #4]
 8001d62:	033b      	lsls	r3, r7, #12
 8001d64:	0b1b      	lsrs	r3, r3, #12
 8001d66:	469b      	mov	fp, r3
 8001d68:	007b      	lsls	r3, r7, #1
 8001d6a:	0030      	movs	r0, r6
 8001d6c:	0d5b      	lsrs	r3, r3, #21
 8001d6e:	0ffd      	lsrs	r5, r7, #31
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d059      	beq.n	8001e28 <__aeabi_ddiv+0x118>
 8001d74:	4a6d      	ldr	r2, [pc, #436]	@ (8001f2c <__aeabi_ddiv+0x21c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d048      	beq.n	8001e0c <__aeabi_ddiv+0xfc>
 8001d7a:	4659      	mov	r1, fp
 8001d7c:	0f72      	lsrs	r2, r6, #29
 8001d7e:	00c9      	lsls	r1, r1, #3
 8001d80:	430a      	orrs	r2, r1
 8001d82:	2180      	movs	r1, #128	@ 0x80
 8001d84:	0409      	lsls	r1, r1, #16
 8001d86:	4311      	orrs	r1, r2
 8001d88:	468b      	mov	fp, r1
 8001d8a:	4969      	ldr	r1, [pc, #420]	@ (8001f30 <__aeabi_ddiv+0x220>)
 8001d8c:	00f2      	lsls	r2, r6, #3
 8001d8e:	468c      	mov	ip, r1
 8001d90:	4651      	mov	r1, sl
 8001d92:	4463      	add	r3, ip
 8001d94:	1acb      	subs	r3, r1, r3
 8001d96:	469a      	mov	sl, r3
 8001d98:	2100      	movs	r1, #0
 8001d9a:	9e02      	ldr	r6, [sp, #8]
 8001d9c:	406e      	eors	r6, r5
 8001d9e:	b2f6      	uxtb	r6, r6
 8001da0:	2c0f      	cmp	r4, #15
 8001da2:	d900      	bls.n	8001da6 <__aeabi_ddiv+0x96>
 8001da4:	e0ce      	b.n	8001f44 <__aeabi_ddiv+0x234>
 8001da6:	4b63      	ldr	r3, [pc, #396]	@ (8001f34 <__aeabi_ddiv+0x224>)
 8001da8:	00a4      	lsls	r4, r4, #2
 8001daa:	591b      	ldr	r3, [r3, r4]
 8001dac:	469f      	mov	pc, r3
 8001dae:	465a      	mov	r2, fp
 8001db0:	4302      	orrs	r2, r0
 8001db2:	4691      	mov	r9, r2
 8001db4:	d000      	beq.n	8001db8 <__aeabi_ddiv+0xa8>
 8001db6:	e090      	b.n	8001eda <__aeabi_ddiv+0x1ca>
 8001db8:	469a      	mov	sl, r3
 8001dba:	2302      	movs	r3, #2
 8001dbc:	4690      	mov	r8, r2
 8001dbe:	2408      	movs	r4, #8
 8001dc0:	9303      	str	r3, [sp, #12]
 8001dc2:	e7cc      	b.n	8001d5e <__aeabi_ddiv+0x4e>
 8001dc4:	46cb      	mov	fp, r9
 8001dc6:	4642      	mov	r2, r8
 8001dc8:	9d02      	ldr	r5, [sp, #8]
 8001dca:	9903      	ldr	r1, [sp, #12]
 8001dcc:	2902      	cmp	r1, #2
 8001dce:	d100      	bne.n	8001dd2 <__aeabi_ddiv+0xc2>
 8001dd0:	e1de      	b.n	8002190 <__aeabi_ddiv+0x480>
 8001dd2:	2903      	cmp	r1, #3
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_ddiv+0xc8>
 8001dd6:	e08d      	b.n	8001ef4 <__aeabi_ddiv+0x1e4>
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d000      	beq.n	8001dde <__aeabi_ddiv+0xce>
 8001ddc:	e179      	b.n	80020d2 <__aeabi_ddiv+0x3c2>
 8001dde:	002e      	movs	r6, r5
 8001de0:	2200      	movs	r2, #0
 8001de2:	2300      	movs	r3, #0
 8001de4:	2400      	movs	r4, #0
 8001de6:	4690      	mov	r8, r2
 8001de8:	051b      	lsls	r3, r3, #20
 8001dea:	4323      	orrs	r3, r4
 8001dec:	07f6      	lsls	r6, r6, #31
 8001dee:	4333      	orrs	r3, r6
 8001df0:	4640      	mov	r0, r8
 8001df2:	0019      	movs	r1, r3
 8001df4:	b007      	add	sp, #28
 8001df6:	bcf0      	pop	{r4, r5, r6, r7}
 8001df8:	46bb      	mov	fp, r7
 8001dfa:	46b2      	mov	sl, r6
 8001dfc:	46a9      	mov	r9, r5
 8001dfe:	46a0      	mov	r8, r4
 8001e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e02:	2200      	movs	r2, #0
 8001e04:	2400      	movs	r4, #0
 8001e06:	4690      	mov	r8, r2
 8001e08:	4b48      	ldr	r3, [pc, #288]	@ (8001f2c <__aeabi_ddiv+0x21c>)
 8001e0a:	e7ed      	b.n	8001de8 <__aeabi_ddiv+0xd8>
 8001e0c:	465a      	mov	r2, fp
 8001e0e:	9b00      	ldr	r3, [sp, #0]
 8001e10:	431a      	orrs	r2, r3
 8001e12:	4b49      	ldr	r3, [pc, #292]	@ (8001f38 <__aeabi_ddiv+0x228>)
 8001e14:	469c      	mov	ip, r3
 8001e16:	44e2      	add	sl, ip
 8001e18:	2a00      	cmp	r2, #0
 8001e1a:	d159      	bne.n	8001ed0 <__aeabi_ddiv+0x1c0>
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	431c      	orrs	r4, r3
 8001e20:	2300      	movs	r3, #0
 8001e22:	2102      	movs	r1, #2
 8001e24:	469b      	mov	fp, r3
 8001e26:	e7b8      	b.n	8001d9a <__aeabi_ddiv+0x8a>
 8001e28:	465a      	mov	r2, fp
 8001e2a:	9b00      	ldr	r3, [sp, #0]
 8001e2c:	431a      	orrs	r2, r3
 8001e2e:	d049      	beq.n	8001ec4 <__aeabi_ddiv+0x1b4>
 8001e30:	465b      	mov	r3, fp
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d100      	bne.n	8001e38 <__aeabi_ddiv+0x128>
 8001e36:	e19c      	b.n	8002172 <__aeabi_ddiv+0x462>
 8001e38:	4658      	mov	r0, fp
 8001e3a:	f001 fc0d 	bl	8003658 <__clzsi2>
 8001e3e:	0002      	movs	r2, r0
 8001e40:	0003      	movs	r3, r0
 8001e42:	3a0b      	subs	r2, #11
 8001e44:	271d      	movs	r7, #29
 8001e46:	9e00      	ldr	r6, [sp, #0]
 8001e48:	1aba      	subs	r2, r7, r2
 8001e4a:	0019      	movs	r1, r3
 8001e4c:	4658      	mov	r0, fp
 8001e4e:	40d6      	lsrs	r6, r2
 8001e50:	3908      	subs	r1, #8
 8001e52:	4088      	lsls	r0, r1
 8001e54:	0032      	movs	r2, r6
 8001e56:	4302      	orrs	r2, r0
 8001e58:	4693      	mov	fp, r2
 8001e5a:	9a00      	ldr	r2, [sp, #0]
 8001e5c:	408a      	lsls	r2, r1
 8001e5e:	4937      	ldr	r1, [pc, #220]	@ (8001f3c <__aeabi_ddiv+0x22c>)
 8001e60:	4453      	add	r3, sl
 8001e62:	468a      	mov	sl, r1
 8001e64:	2100      	movs	r1, #0
 8001e66:	449a      	add	sl, r3
 8001e68:	e797      	b.n	8001d9a <__aeabi_ddiv+0x8a>
 8001e6a:	465b      	mov	r3, fp
 8001e6c:	4303      	orrs	r3, r0
 8001e6e:	4699      	mov	r9, r3
 8001e70:	d021      	beq.n	8001eb6 <__aeabi_ddiv+0x1a6>
 8001e72:	465b      	mov	r3, fp
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d100      	bne.n	8001e7a <__aeabi_ddiv+0x16a>
 8001e78:	e169      	b.n	800214e <__aeabi_ddiv+0x43e>
 8001e7a:	4658      	mov	r0, fp
 8001e7c:	f001 fbec 	bl	8003658 <__clzsi2>
 8001e80:	230b      	movs	r3, #11
 8001e82:	425b      	negs	r3, r3
 8001e84:	469c      	mov	ip, r3
 8001e86:	0002      	movs	r2, r0
 8001e88:	4484      	add	ip, r0
 8001e8a:	4666      	mov	r6, ip
 8001e8c:	231d      	movs	r3, #29
 8001e8e:	1b9b      	subs	r3, r3, r6
 8001e90:	0026      	movs	r6, r4
 8001e92:	0011      	movs	r1, r2
 8001e94:	4658      	mov	r0, fp
 8001e96:	40de      	lsrs	r6, r3
 8001e98:	3908      	subs	r1, #8
 8001e9a:	4088      	lsls	r0, r1
 8001e9c:	0033      	movs	r3, r6
 8001e9e:	4303      	orrs	r3, r0
 8001ea0:	4699      	mov	r9, r3
 8001ea2:	0023      	movs	r3, r4
 8001ea4:	408b      	lsls	r3, r1
 8001ea6:	4698      	mov	r8, r3
 8001ea8:	4b25      	ldr	r3, [pc, #148]	@ (8001f40 <__aeabi_ddiv+0x230>)
 8001eaa:	2400      	movs	r4, #0
 8001eac:	1a9b      	subs	r3, r3, r2
 8001eae:	469a      	mov	sl, r3
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	9303      	str	r3, [sp, #12]
 8001eb4:	e753      	b.n	8001d5e <__aeabi_ddiv+0x4e>
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	4698      	mov	r8, r3
 8001eba:	469a      	mov	sl, r3
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	2404      	movs	r4, #4
 8001ec0:	9303      	str	r3, [sp, #12]
 8001ec2:	e74c      	b.n	8001d5e <__aeabi_ddiv+0x4e>
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	431c      	orrs	r4, r3
 8001ec8:	2300      	movs	r3, #0
 8001eca:	2101      	movs	r1, #1
 8001ecc:	469b      	mov	fp, r3
 8001ece:	e764      	b.n	8001d9a <__aeabi_ddiv+0x8a>
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	0032      	movs	r2, r6
 8001ed4:	2103      	movs	r1, #3
 8001ed6:	431c      	orrs	r4, r3
 8001ed8:	e75f      	b.n	8001d9a <__aeabi_ddiv+0x8a>
 8001eda:	469a      	mov	sl, r3
 8001edc:	2303      	movs	r3, #3
 8001ede:	46d9      	mov	r9, fp
 8001ee0:	240c      	movs	r4, #12
 8001ee2:	9303      	str	r3, [sp, #12]
 8001ee4:	e73b      	b.n	8001d5e <__aeabi_ddiv+0x4e>
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	2480      	movs	r4, #128	@ 0x80
 8001eea:	4698      	mov	r8, r3
 8001eec:	2600      	movs	r6, #0
 8001eee:	4b0f      	ldr	r3, [pc, #60]	@ (8001f2c <__aeabi_ddiv+0x21c>)
 8001ef0:	0324      	lsls	r4, r4, #12
 8001ef2:	e779      	b.n	8001de8 <__aeabi_ddiv+0xd8>
 8001ef4:	2480      	movs	r4, #128	@ 0x80
 8001ef6:	465b      	mov	r3, fp
 8001ef8:	0324      	lsls	r4, r4, #12
 8001efa:	431c      	orrs	r4, r3
 8001efc:	0324      	lsls	r4, r4, #12
 8001efe:	002e      	movs	r6, r5
 8001f00:	4690      	mov	r8, r2
 8001f02:	4b0a      	ldr	r3, [pc, #40]	@ (8001f2c <__aeabi_ddiv+0x21c>)
 8001f04:	0b24      	lsrs	r4, r4, #12
 8001f06:	e76f      	b.n	8001de8 <__aeabi_ddiv+0xd8>
 8001f08:	2480      	movs	r4, #128	@ 0x80
 8001f0a:	464b      	mov	r3, r9
 8001f0c:	0324      	lsls	r4, r4, #12
 8001f0e:	4223      	tst	r3, r4
 8001f10:	d002      	beq.n	8001f18 <__aeabi_ddiv+0x208>
 8001f12:	465b      	mov	r3, fp
 8001f14:	4223      	tst	r3, r4
 8001f16:	d0f0      	beq.n	8001efa <__aeabi_ddiv+0x1ea>
 8001f18:	2480      	movs	r4, #128	@ 0x80
 8001f1a:	464b      	mov	r3, r9
 8001f1c:	0324      	lsls	r4, r4, #12
 8001f1e:	431c      	orrs	r4, r3
 8001f20:	0324      	lsls	r4, r4, #12
 8001f22:	9e02      	ldr	r6, [sp, #8]
 8001f24:	4b01      	ldr	r3, [pc, #4]	@ (8001f2c <__aeabi_ddiv+0x21c>)
 8001f26:	0b24      	lsrs	r4, r4, #12
 8001f28:	e75e      	b.n	8001de8 <__aeabi_ddiv+0xd8>
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	000007ff 	.word	0x000007ff
 8001f30:	fffffc01 	.word	0xfffffc01
 8001f34:	0800983c 	.word	0x0800983c
 8001f38:	fffff801 	.word	0xfffff801
 8001f3c:	000003f3 	.word	0x000003f3
 8001f40:	fffffc0d 	.word	0xfffffc0d
 8001f44:	45cb      	cmp	fp, r9
 8001f46:	d200      	bcs.n	8001f4a <__aeabi_ddiv+0x23a>
 8001f48:	e0f8      	b.n	800213c <__aeabi_ddiv+0x42c>
 8001f4a:	d100      	bne.n	8001f4e <__aeabi_ddiv+0x23e>
 8001f4c:	e0f3      	b.n	8002136 <__aeabi_ddiv+0x426>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	425b      	negs	r3, r3
 8001f52:	469c      	mov	ip, r3
 8001f54:	4644      	mov	r4, r8
 8001f56:	4648      	mov	r0, r9
 8001f58:	2500      	movs	r5, #0
 8001f5a:	44e2      	add	sl, ip
 8001f5c:	465b      	mov	r3, fp
 8001f5e:	0e17      	lsrs	r7, r2, #24
 8001f60:	021b      	lsls	r3, r3, #8
 8001f62:	431f      	orrs	r7, r3
 8001f64:	0c19      	lsrs	r1, r3, #16
 8001f66:	043b      	lsls	r3, r7, #16
 8001f68:	0212      	lsls	r2, r2, #8
 8001f6a:	9700      	str	r7, [sp, #0]
 8001f6c:	0c1f      	lsrs	r7, r3, #16
 8001f6e:	4691      	mov	r9, r2
 8001f70:	9102      	str	r1, [sp, #8]
 8001f72:	9703      	str	r7, [sp, #12]
 8001f74:	f7fe f96a 	bl	800024c <__aeabi_uidivmod>
 8001f78:	0002      	movs	r2, r0
 8001f7a:	437a      	muls	r2, r7
 8001f7c:	040b      	lsls	r3, r1, #16
 8001f7e:	0c21      	lsrs	r1, r4, #16
 8001f80:	4680      	mov	r8, r0
 8001f82:	4319      	orrs	r1, r3
 8001f84:	428a      	cmp	r2, r1
 8001f86:	d909      	bls.n	8001f9c <__aeabi_ddiv+0x28c>
 8001f88:	9f00      	ldr	r7, [sp, #0]
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	46bc      	mov	ip, r7
 8001f8e:	425b      	negs	r3, r3
 8001f90:	4461      	add	r1, ip
 8001f92:	469c      	mov	ip, r3
 8001f94:	44e0      	add	r8, ip
 8001f96:	428f      	cmp	r7, r1
 8001f98:	d800      	bhi.n	8001f9c <__aeabi_ddiv+0x28c>
 8001f9a:	e15c      	b.n	8002256 <__aeabi_ddiv+0x546>
 8001f9c:	1a88      	subs	r0, r1, r2
 8001f9e:	9902      	ldr	r1, [sp, #8]
 8001fa0:	f7fe f954 	bl	800024c <__aeabi_uidivmod>
 8001fa4:	9a03      	ldr	r2, [sp, #12]
 8001fa6:	0424      	lsls	r4, r4, #16
 8001fa8:	4342      	muls	r2, r0
 8001faa:	0409      	lsls	r1, r1, #16
 8001fac:	0c24      	lsrs	r4, r4, #16
 8001fae:	0003      	movs	r3, r0
 8001fb0:	430c      	orrs	r4, r1
 8001fb2:	42a2      	cmp	r2, r4
 8001fb4:	d906      	bls.n	8001fc4 <__aeabi_ddiv+0x2b4>
 8001fb6:	9900      	ldr	r1, [sp, #0]
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	468c      	mov	ip, r1
 8001fbc:	4464      	add	r4, ip
 8001fbe:	42a1      	cmp	r1, r4
 8001fc0:	d800      	bhi.n	8001fc4 <__aeabi_ddiv+0x2b4>
 8001fc2:	e142      	b.n	800224a <__aeabi_ddiv+0x53a>
 8001fc4:	1aa0      	subs	r0, r4, r2
 8001fc6:	4642      	mov	r2, r8
 8001fc8:	0412      	lsls	r2, r2, #16
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	4693      	mov	fp, r2
 8001fce:	464b      	mov	r3, r9
 8001fd0:	4659      	mov	r1, fp
 8001fd2:	0c1b      	lsrs	r3, r3, #16
 8001fd4:	001f      	movs	r7, r3
 8001fd6:	9304      	str	r3, [sp, #16]
 8001fd8:	040b      	lsls	r3, r1, #16
 8001fda:	4649      	mov	r1, r9
 8001fdc:	0409      	lsls	r1, r1, #16
 8001fde:	0c09      	lsrs	r1, r1, #16
 8001fe0:	000c      	movs	r4, r1
 8001fe2:	0c1b      	lsrs	r3, r3, #16
 8001fe4:	435c      	muls	r4, r3
 8001fe6:	0c12      	lsrs	r2, r2, #16
 8001fe8:	437b      	muls	r3, r7
 8001fea:	4688      	mov	r8, r1
 8001fec:	4351      	muls	r1, r2
 8001fee:	437a      	muls	r2, r7
 8001ff0:	0c27      	lsrs	r7, r4, #16
 8001ff2:	46bc      	mov	ip, r7
 8001ff4:	185b      	adds	r3, r3, r1
 8001ff6:	4463      	add	r3, ip
 8001ff8:	4299      	cmp	r1, r3
 8001ffa:	d903      	bls.n	8002004 <__aeabi_ddiv+0x2f4>
 8001ffc:	2180      	movs	r1, #128	@ 0x80
 8001ffe:	0249      	lsls	r1, r1, #9
 8002000:	468c      	mov	ip, r1
 8002002:	4462      	add	r2, ip
 8002004:	0c19      	lsrs	r1, r3, #16
 8002006:	0424      	lsls	r4, r4, #16
 8002008:	041b      	lsls	r3, r3, #16
 800200a:	0c24      	lsrs	r4, r4, #16
 800200c:	188a      	adds	r2, r1, r2
 800200e:	191c      	adds	r4, r3, r4
 8002010:	4290      	cmp	r0, r2
 8002012:	d302      	bcc.n	800201a <__aeabi_ddiv+0x30a>
 8002014:	d116      	bne.n	8002044 <__aeabi_ddiv+0x334>
 8002016:	42a5      	cmp	r5, r4
 8002018:	d214      	bcs.n	8002044 <__aeabi_ddiv+0x334>
 800201a:	465b      	mov	r3, fp
 800201c:	9f00      	ldr	r7, [sp, #0]
 800201e:	3b01      	subs	r3, #1
 8002020:	444d      	add	r5, r9
 8002022:	9305      	str	r3, [sp, #20]
 8002024:	454d      	cmp	r5, r9
 8002026:	419b      	sbcs	r3, r3
 8002028:	46bc      	mov	ip, r7
 800202a:	425b      	negs	r3, r3
 800202c:	4463      	add	r3, ip
 800202e:	18c0      	adds	r0, r0, r3
 8002030:	4287      	cmp	r7, r0
 8002032:	d300      	bcc.n	8002036 <__aeabi_ddiv+0x326>
 8002034:	e102      	b.n	800223c <__aeabi_ddiv+0x52c>
 8002036:	4282      	cmp	r2, r0
 8002038:	d900      	bls.n	800203c <__aeabi_ddiv+0x32c>
 800203a:	e129      	b.n	8002290 <__aeabi_ddiv+0x580>
 800203c:	d100      	bne.n	8002040 <__aeabi_ddiv+0x330>
 800203e:	e124      	b.n	800228a <__aeabi_ddiv+0x57a>
 8002040:	9b05      	ldr	r3, [sp, #20]
 8002042:	469b      	mov	fp, r3
 8002044:	1b2c      	subs	r4, r5, r4
 8002046:	42a5      	cmp	r5, r4
 8002048:	41ad      	sbcs	r5, r5
 800204a:	9b00      	ldr	r3, [sp, #0]
 800204c:	1a80      	subs	r0, r0, r2
 800204e:	426d      	negs	r5, r5
 8002050:	1b40      	subs	r0, r0, r5
 8002052:	4283      	cmp	r3, r0
 8002054:	d100      	bne.n	8002058 <__aeabi_ddiv+0x348>
 8002056:	e10f      	b.n	8002278 <__aeabi_ddiv+0x568>
 8002058:	9902      	ldr	r1, [sp, #8]
 800205a:	f7fe f8f7 	bl	800024c <__aeabi_uidivmod>
 800205e:	9a03      	ldr	r2, [sp, #12]
 8002060:	040b      	lsls	r3, r1, #16
 8002062:	4342      	muls	r2, r0
 8002064:	0c21      	lsrs	r1, r4, #16
 8002066:	0005      	movs	r5, r0
 8002068:	4319      	orrs	r1, r3
 800206a:	428a      	cmp	r2, r1
 800206c:	d900      	bls.n	8002070 <__aeabi_ddiv+0x360>
 800206e:	e0cb      	b.n	8002208 <__aeabi_ddiv+0x4f8>
 8002070:	1a88      	subs	r0, r1, r2
 8002072:	9902      	ldr	r1, [sp, #8]
 8002074:	f7fe f8ea 	bl	800024c <__aeabi_uidivmod>
 8002078:	9a03      	ldr	r2, [sp, #12]
 800207a:	0424      	lsls	r4, r4, #16
 800207c:	4342      	muls	r2, r0
 800207e:	0409      	lsls	r1, r1, #16
 8002080:	0c24      	lsrs	r4, r4, #16
 8002082:	0003      	movs	r3, r0
 8002084:	430c      	orrs	r4, r1
 8002086:	42a2      	cmp	r2, r4
 8002088:	d900      	bls.n	800208c <__aeabi_ddiv+0x37c>
 800208a:	e0ca      	b.n	8002222 <__aeabi_ddiv+0x512>
 800208c:	4641      	mov	r1, r8
 800208e:	1aa4      	subs	r4, r4, r2
 8002090:	042a      	lsls	r2, r5, #16
 8002092:	431a      	orrs	r2, r3
 8002094:	9f04      	ldr	r7, [sp, #16]
 8002096:	0413      	lsls	r3, r2, #16
 8002098:	0c1b      	lsrs	r3, r3, #16
 800209a:	4359      	muls	r1, r3
 800209c:	4640      	mov	r0, r8
 800209e:	437b      	muls	r3, r7
 80020a0:	469c      	mov	ip, r3
 80020a2:	0c15      	lsrs	r5, r2, #16
 80020a4:	4368      	muls	r0, r5
 80020a6:	0c0b      	lsrs	r3, r1, #16
 80020a8:	4484      	add	ip, r0
 80020aa:	4463      	add	r3, ip
 80020ac:	437d      	muls	r5, r7
 80020ae:	4298      	cmp	r0, r3
 80020b0:	d903      	bls.n	80020ba <__aeabi_ddiv+0x3aa>
 80020b2:	2080      	movs	r0, #128	@ 0x80
 80020b4:	0240      	lsls	r0, r0, #9
 80020b6:	4684      	mov	ip, r0
 80020b8:	4465      	add	r5, ip
 80020ba:	0c18      	lsrs	r0, r3, #16
 80020bc:	0409      	lsls	r1, r1, #16
 80020be:	041b      	lsls	r3, r3, #16
 80020c0:	0c09      	lsrs	r1, r1, #16
 80020c2:	1940      	adds	r0, r0, r5
 80020c4:	185b      	adds	r3, r3, r1
 80020c6:	4284      	cmp	r4, r0
 80020c8:	d327      	bcc.n	800211a <__aeabi_ddiv+0x40a>
 80020ca:	d023      	beq.n	8002114 <__aeabi_ddiv+0x404>
 80020cc:	2301      	movs	r3, #1
 80020ce:	0035      	movs	r5, r6
 80020d0:	431a      	orrs	r2, r3
 80020d2:	4b94      	ldr	r3, [pc, #592]	@ (8002324 <__aeabi_ddiv+0x614>)
 80020d4:	4453      	add	r3, sl
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	dd60      	ble.n	800219c <__aeabi_ddiv+0x48c>
 80020da:	0751      	lsls	r1, r2, #29
 80020dc:	d000      	beq.n	80020e0 <__aeabi_ddiv+0x3d0>
 80020de:	e086      	b.n	80021ee <__aeabi_ddiv+0x4de>
 80020e0:	002e      	movs	r6, r5
 80020e2:	08d1      	lsrs	r1, r2, #3
 80020e4:	465a      	mov	r2, fp
 80020e6:	01d2      	lsls	r2, r2, #7
 80020e8:	d506      	bpl.n	80020f8 <__aeabi_ddiv+0x3e8>
 80020ea:	465a      	mov	r2, fp
 80020ec:	4b8e      	ldr	r3, [pc, #568]	@ (8002328 <__aeabi_ddiv+0x618>)
 80020ee:	401a      	ands	r2, r3
 80020f0:	2380      	movs	r3, #128	@ 0x80
 80020f2:	4693      	mov	fp, r2
 80020f4:	00db      	lsls	r3, r3, #3
 80020f6:	4453      	add	r3, sl
 80020f8:	4a8c      	ldr	r2, [pc, #560]	@ (800232c <__aeabi_ddiv+0x61c>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	dd00      	ble.n	8002100 <__aeabi_ddiv+0x3f0>
 80020fe:	e680      	b.n	8001e02 <__aeabi_ddiv+0xf2>
 8002100:	465a      	mov	r2, fp
 8002102:	0752      	lsls	r2, r2, #29
 8002104:	430a      	orrs	r2, r1
 8002106:	4690      	mov	r8, r2
 8002108:	465a      	mov	r2, fp
 800210a:	055b      	lsls	r3, r3, #21
 800210c:	0254      	lsls	r4, r2, #9
 800210e:	0b24      	lsrs	r4, r4, #12
 8002110:	0d5b      	lsrs	r3, r3, #21
 8002112:	e669      	b.n	8001de8 <__aeabi_ddiv+0xd8>
 8002114:	0035      	movs	r5, r6
 8002116:	2b00      	cmp	r3, #0
 8002118:	d0db      	beq.n	80020d2 <__aeabi_ddiv+0x3c2>
 800211a:	9d00      	ldr	r5, [sp, #0]
 800211c:	1e51      	subs	r1, r2, #1
 800211e:	46ac      	mov	ip, r5
 8002120:	4464      	add	r4, ip
 8002122:	42ac      	cmp	r4, r5
 8002124:	d200      	bcs.n	8002128 <__aeabi_ddiv+0x418>
 8002126:	e09e      	b.n	8002266 <__aeabi_ddiv+0x556>
 8002128:	4284      	cmp	r4, r0
 800212a:	d200      	bcs.n	800212e <__aeabi_ddiv+0x41e>
 800212c:	e0e1      	b.n	80022f2 <__aeabi_ddiv+0x5e2>
 800212e:	d100      	bne.n	8002132 <__aeabi_ddiv+0x422>
 8002130:	e0ee      	b.n	8002310 <__aeabi_ddiv+0x600>
 8002132:	000a      	movs	r2, r1
 8002134:	e7ca      	b.n	80020cc <__aeabi_ddiv+0x3bc>
 8002136:	4542      	cmp	r2, r8
 8002138:	d900      	bls.n	800213c <__aeabi_ddiv+0x42c>
 800213a:	e708      	b.n	8001f4e <__aeabi_ddiv+0x23e>
 800213c:	464b      	mov	r3, r9
 800213e:	07dc      	lsls	r4, r3, #31
 8002140:	0858      	lsrs	r0, r3, #1
 8002142:	4643      	mov	r3, r8
 8002144:	085b      	lsrs	r3, r3, #1
 8002146:	431c      	orrs	r4, r3
 8002148:	4643      	mov	r3, r8
 800214a:	07dd      	lsls	r5, r3, #31
 800214c:	e706      	b.n	8001f5c <__aeabi_ddiv+0x24c>
 800214e:	f001 fa83 	bl	8003658 <__clzsi2>
 8002152:	2315      	movs	r3, #21
 8002154:	469c      	mov	ip, r3
 8002156:	4484      	add	ip, r0
 8002158:	0002      	movs	r2, r0
 800215a:	4663      	mov	r3, ip
 800215c:	3220      	adds	r2, #32
 800215e:	2b1c      	cmp	r3, #28
 8002160:	dc00      	bgt.n	8002164 <__aeabi_ddiv+0x454>
 8002162:	e692      	b.n	8001e8a <__aeabi_ddiv+0x17a>
 8002164:	0023      	movs	r3, r4
 8002166:	3808      	subs	r0, #8
 8002168:	4083      	lsls	r3, r0
 800216a:	4699      	mov	r9, r3
 800216c:	2300      	movs	r3, #0
 800216e:	4698      	mov	r8, r3
 8002170:	e69a      	b.n	8001ea8 <__aeabi_ddiv+0x198>
 8002172:	f001 fa71 	bl	8003658 <__clzsi2>
 8002176:	0002      	movs	r2, r0
 8002178:	0003      	movs	r3, r0
 800217a:	3215      	adds	r2, #21
 800217c:	3320      	adds	r3, #32
 800217e:	2a1c      	cmp	r2, #28
 8002180:	dc00      	bgt.n	8002184 <__aeabi_ddiv+0x474>
 8002182:	e65f      	b.n	8001e44 <__aeabi_ddiv+0x134>
 8002184:	9900      	ldr	r1, [sp, #0]
 8002186:	3808      	subs	r0, #8
 8002188:	4081      	lsls	r1, r0
 800218a:	2200      	movs	r2, #0
 800218c:	468b      	mov	fp, r1
 800218e:	e666      	b.n	8001e5e <__aeabi_ddiv+0x14e>
 8002190:	2200      	movs	r2, #0
 8002192:	002e      	movs	r6, r5
 8002194:	2400      	movs	r4, #0
 8002196:	4690      	mov	r8, r2
 8002198:	4b65      	ldr	r3, [pc, #404]	@ (8002330 <__aeabi_ddiv+0x620>)
 800219a:	e625      	b.n	8001de8 <__aeabi_ddiv+0xd8>
 800219c:	002e      	movs	r6, r5
 800219e:	2101      	movs	r1, #1
 80021a0:	1ac9      	subs	r1, r1, r3
 80021a2:	2938      	cmp	r1, #56	@ 0x38
 80021a4:	dd00      	ble.n	80021a8 <__aeabi_ddiv+0x498>
 80021a6:	e61b      	b.n	8001de0 <__aeabi_ddiv+0xd0>
 80021a8:	291f      	cmp	r1, #31
 80021aa:	dc7e      	bgt.n	80022aa <__aeabi_ddiv+0x59a>
 80021ac:	4861      	ldr	r0, [pc, #388]	@ (8002334 <__aeabi_ddiv+0x624>)
 80021ae:	0014      	movs	r4, r2
 80021b0:	4450      	add	r0, sl
 80021b2:	465b      	mov	r3, fp
 80021b4:	4082      	lsls	r2, r0
 80021b6:	4083      	lsls	r3, r0
 80021b8:	40cc      	lsrs	r4, r1
 80021ba:	1e50      	subs	r0, r2, #1
 80021bc:	4182      	sbcs	r2, r0
 80021be:	4323      	orrs	r3, r4
 80021c0:	431a      	orrs	r2, r3
 80021c2:	465b      	mov	r3, fp
 80021c4:	40cb      	lsrs	r3, r1
 80021c6:	0751      	lsls	r1, r2, #29
 80021c8:	d009      	beq.n	80021de <__aeabi_ddiv+0x4ce>
 80021ca:	210f      	movs	r1, #15
 80021cc:	4011      	ands	r1, r2
 80021ce:	2904      	cmp	r1, #4
 80021d0:	d005      	beq.n	80021de <__aeabi_ddiv+0x4ce>
 80021d2:	1d11      	adds	r1, r2, #4
 80021d4:	4291      	cmp	r1, r2
 80021d6:	4192      	sbcs	r2, r2
 80021d8:	4252      	negs	r2, r2
 80021da:	189b      	adds	r3, r3, r2
 80021dc:	000a      	movs	r2, r1
 80021de:	0219      	lsls	r1, r3, #8
 80021e0:	d400      	bmi.n	80021e4 <__aeabi_ddiv+0x4d4>
 80021e2:	e09b      	b.n	800231c <__aeabi_ddiv+0x60c>
 80021e4:	2200      	movs	r2, #0
 80021e6:	2301      	movs	r3, #1
 80021e8:	2400      	movs	r4, #0
 80021ea:	4690      	mov	r8, r2
 80021ec:	e5fc      	b.n	8001de8 <__aeabi_ddiv+0xd8>
 80021ee:	210f      	movs	r1, #15
 80021f0:	4011      	ands	r1, r2
 80021f2:	2904      	cmp	r1, #4
 80021f4:	d100      	bne.n	80021f8 <__aeabi_ddiv+0x4e8>
 80021f6:	e773      	b.n	80020e0 <__aeabi_ddiv+0x3d0>
 80021f8:	1d11      	adds	r1, r2, #4
 80021fa:	4291      	cmp	r1, r2
 80021fc:	4192      	sbcs	r2, r2
 80021fe:	4252      	negs	r2, r2
 8002200:	002e      	movs	r6, r5
 8002202:	08c9      	lsrs	r1, r1, #3
 8002204:	4493      	add	fp, r2
 8002206:	e76d      	b.n	80020e4 <__aeabi_ddiv+0x3d4>
 8002208:	9b00      	ldr	r3, [sp, #0]
 800220a:	3d01      	subs	r5, #1
 800220c:	469c      	mov	ip, r3
 800220e:	4461      	add	r1, ip
 8002210:	428b      	cmp	r3, r1
 8002212:	d900      	bls.n	8002216 <__aeabi_ddiv+0x506>
 8002214:	e72c      	b.n	8002070 <__aeabi_ddiv+0x360>
 8002216:	428a      	cmp	r2, r1
 8002218:	d800      	bhi.n	800221c <__aeabi_ddiv+0x50c>
 800221a:	e729      	b.n	8002070 <__aeabi_ddiv+0x360>
 800221c:	1e85      	subs	r5, r0, #2
 800221e:	4461      	add	r1, ip
 8002220:	e726      	b.n	8002070 <__aeabi_ddiv+0x360>
 8002222:	9900      	ldr	r1, [sp, #0]
 8002224:	3b01      	subs	r3, #1
 8002226:	468c      	mov	ip, r1
 8002228:	4464      	add	r4, ip
 800222a:	42a1      	cmp	r1, r4
 800222c:	d900      	bls.n	8002230 <__aeabi_ddiv+0x520>
 800222e:	e72d      	b.n	800208c <__aeabi_ddiv+0x37c>
 8002230:	42a2      	cmp	r2, r4
 8002232:	d800      	bhi.n	8002236 <__aeabi_ddiv+0x526>
 8002234:	e72a      	b.n	800208c <__aeabi_ddiv+0x37c>
 8002236:	1e83      	subs	r3, r0, #2
 8002238:	4464      	add	r4, ip
 800223a:	e727      	b.n	800208c <__aeabi_ddiv+0x37c>
 800223c:	4287      	cmp	r7, r0
 800223e:	d000      	beq.n	8002242 <__aeabi_ddiv+0x532>
 8002240:	e6fe      	b.n	8002040 <__aeabi_ddiv+0x330>
 8002242:	45a9      	cmp	r9, r5
 8002244:	d900      	bls.n	8002248 <__aeabi_ddiv+0x538>
 8002246:	e6fb      	b.n	8002040 <__aeabi_ddiv+0x330>
 8002248:	e6f5      	b.n	8002036 <__aeabi_ddiv+0x326>
 800224a:	42a2      	cmp	r2, r4
 800224c:	d800      	bhi.n	8002250 <__aeabi_ddiv+0x540>
 800224e:	e6b9      	b.n	8001fc4 <__aeabi_ddiv+0x2b4>
 8002250:	1e83      	subs	r3, r0, #2
 8002252:	4464      	add	r4, ip
 8002254:	e6b6      	b.n	8001fc4 <__aeabi_ddiv+0x2b4>
 8002256:	428a      	cmp	r2, r1
 8002258:	d800      	bhi.n	800225c <__aeabi_ddiv+0x54c>
 800225a:	e69f      	b.n	8001f9c <__aeabi_ddiv+0x28c>
 800225c:	46bc      	mov	ip, r7
 800225e:	1e83      	subs	r3, r0, #2
 8002260:	4698      	mov	r8, r3
 8002262:	4461      	add	r1, ip
 8002264:	e69a      	b.n	8001f9c <__aeabi_ddiv+0x28c>
 8002266:	000a      	movs	r2, r1
 8002268:	4284      	cmp	r4, r0
 800226a:	d000      	beq.n	800226e <__aeabi_ddiv+0x55e>
 800226c:	e72e      	b.n	80020cc <__aeabi_ddiv+0x3bc>
 800226e:	454b      	cmp	r3, r9
 8002270:	d000      	beq.n	8002274 <__aeabi_ddiv+0x564>
 8002272:	e72b      	b.n	80020cc <__aeabi_ddiv+0x3bc>
 8002274:	0035      	movs	r5, r6
 8002276:	e72c      	b.n	80020d2 <__aeabi_ddiv+0x3c2>
 8002278:	4b2a      	ldr	r3, [pc, #168]	@ (8002324 <__aeabi_ddiv+0x614>)
 800227a:	4a2f      	ldr	r2, [pc, #188]	@ (8002338 <__aeabi_ddiv+0x628>)
 800227c:	4453      	add	r3, sl
 800227e:	4592      	cmp	sl, r2
 8002280:	db43      	blt.n	800230a <__aeabi_ddiv+0x5fa>
 8002282:	2201      	movs	r2, #1
 8002284:	2100      	movs	r1, #0
 8002286:	4493      	add	fp, r2
 8002288:	e72c      	b.n	80020e4 <__aeabi_ddiv+0x3d4>
 800228a:	42ac      	cmp	r4, r5
 800228c:	d800      	bhi.n	8002290 <__aeabi_ddiv+0x580>
 800228e:	e6d7      	b.n	8002040 <__aeabi_ddiv+0x330>
 8002290:	2302      	movs	r3, #2
 8002292:	425b      	negs	r3, r3
 8002294:	469c      	mov	ip, r3
 8002296:	9900      	ldr	r1, [sp, #0]
 8002298:	444d      	add	r5, r9
 800229a:	454d      	cmp	r5, r9
 800229c:	419b      	sbcs	r3, r3
 800229e:	44e3      	add	fp, ip
 80022a0:	468c      	mov	ip, r1
 80022a2:	425b      	negs	r3, r3
 80022a4:	4463      	add	r3, ip
 80022a6:	18c0      	adds	r0, r0, r3
 80022a8:	e6cc      	b.n	8002044 <__aeabi_ddiv+0x334>
 80022aa:	201f      	movs	r0, #31
 80022ac:	4240      	negs	r0, r0
 80022ae:	1ac3      	subs	r3, r0, r3
 80022b0:	4658      	mov	r0, fp
 80022b2:	40d8      	lsrs	r0, r3
 80022b4:	2920      	cmp	r1, #32
 80022b6:	d004      	beq.n	80022c2 <__aeabi_ddiv+0x5b2>
 80022b8:	4659      	mov	r1, fp
 80022ba:	4b20      	ldr	r3, [pc, #128]	@ (800233c <__aeabi_ddiv+0x62c>)
 80022bc:	4453      	add	r3, sl
 80022be:	4099      	lsls	r1, r3
 80022c0:	430a      	orrs	r2, r1
 80022c2:	1e53      	subs	r3, r2, #1
 80022c4:	419a      	sbcs	r2, r3
 80022c6:	2307      	movs	r3, #7
 80022c8:	0019      	movs	r1, r3
 80022ca:	4302      	orrs	r2, r0
 80022cc:	2400      	movs	r4, #0
 80022ce:	4011      	ands	r1, r2
 80022d0:	4213      	tst	r3, r2
 80022d2:	d009      	beq.n	80022e8 <__aeabi_ddiv+0x5d8>
 80022d4:	3308      	adds	r3, #8
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b04      	cmp	r3, #4
 80022da:	d01d      	beq.n	8002318 <__aeabi_ddiv+0x608>
 80022dc:	1d13      	adds	r3, r2, #4
 80022de:	4293      	cmp	r3, r2
 80022e0:	4189      	sbcs	r1, r1
 80022e2:	001a      	movs	r2, r3
 80022e4:	4249      	negs	r1, r1
 80022e6:	0749      	lsls	r1, r1, #29
 80022e8:	08d2      	lsrs	r2, r2, #3
 80022ea:	430a      	orrs	r2, r1
 80022ec:	4690      	mov	r8, r2
 80022ee:	2300      	movs	r3, #0
 80022f0:	e57a      	b.n	8001de8 <__aeabi_ddiv+0xd8>
 80022f2:	4649      	mov	r1, r9
 80022f4:	9f00      	ldr	r7, [sp, #0]
 80022f6:	004d      	lsls	r5, r1, #1
 80022f8:	454d      	cmp	r5, r9
 80022fa:	4189      	sbcs	r1, r1
 80022fc:	46bc      	mov	ip, r7
 80022fe:	4249      	negs	r1, r1
 8002300:	4461      	add	r1, ip
 8002302:	46a9      	mov	r9, r5
 8002304:	3a02      	subs	r2, #2
 8002306:	1864      	adds	r4, r4, r1
 8002308:	e7ae      	b.n	8002268 <__aeabi_ddiv+0x558>
 800230a:	2201      	movs	r2, #1
 800230c:	4252      	negs	r2, r2
 800230e:	e746      	b.n	800219e <__aeabi_ddiv+0x48e>
 8002310:	4599      	cmp	r9, r3
 8002312:	d3ee      	bcc.n	80022f2 <__aeabi_ddiv+0x5e2>
 8002314:	000a      	movs	r2, r1
 8002316:	e7aa      	b.n	800226e <__aeabi_ddiv+0x55e>
 8002318:	2100      	movs	r1, #0
 800231a:	e7e5      	b.n	80022e8 <__aeabi_ddiv+0x5d8>
 800231c:	0759      	lsls	r1, r3, #29
 800231e:	025b      	lsls	r3, r3, #9
 8002320:	0b1c      	lsrs	r4, r3, #12
 8002322:	e7e1      	b.n	80022e8 <__aeabi_ddiv+0x5d8>
 8002324:	000003ff 	.word	0x000003ff
 8002328:	feffffff 	.word	0xfeffffff
 800232c:	000007fe 	.word	0x000007fe
 8002330:	000007ff 	.word	0x000007ff
 8002334:	0000041e 	.word	0x0000041e
 8002338:	fffffc02 	.word	0xfffffc02
 800233c:	0000043e 	.word	0x0000043e

08002340 <__eqdf2>:
 8002340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002342:	4657      	mov	r7, sl
 8002344:	46de      	mov	lr, fp
 8002346:	464e      	mov	r6, r9
 8002348:	4645      	mov	r5, r8
 800234a:	b5e0      	push	{r5, r6, r7, lr}
 800234c:	000d      	movs	r5, r1
 800234e:	0004      	movs	r4, r0
 8002350:	0fe8      	lsrs	r0, r5, #31
 8002352:	4683      	mov	fp, r0
 8002354:	0309      	lsls	r1, r1, #12
 8002356:	0fd8      	lsrs	r0, r3, #31
 8002358:	0b09      	lsrs	r1, r1, #12
 800235a:	4682      	mov	sl, r0
 800235c:	4819      	ldr	r0, [pc, #100]	@ (80023c4 <__eqdf2+0x84>)
 800235e:	468c      	mov	ip, r1
 8002360:	031f      	lsls	r7, r3, #12
 8002362:	0069      	lsls	r1, r5, #1
 8002364:	005e      	lsls	r6, r3, #1
 8002366:	0d49      	lsrs	r1, r1, #21
 8002368:	0b3f      	lsrs	r7, r7, #12
 800236a:	0d76      	lsrs	r6, r6, #21
 800236c:	4281      	cmp	r1, r0
 800236e:	d018      	beq.n	80023a2 <__eqdf2+0x62>
 8002370:	4286      	cmp	r6, r0
 8002372:	d00f      	beq.n	8002394 <__eqdf2+0x54>
 8002374:	2001      	movs	r0, #1
 8002376:	42b1      	cmp	r1, r6
 8002378:	d10d      	bne.n	8002396 <__eqdf2+0x56>
 800237a:	45bc      	cmp	ip, r7
 800237c:	d10b      	bne.n	8002396 <__eqdf2+0x56>
 800237e:	4294      	cmp	r4, r2
 8002380:	d109      	bne.n	8002396 <__eqdf2+0x56>
 8002382:	45d3      	cmp	fp, sl
 8002384:	d01c      	beq.n	80023c0 <__eqdf2+0x80>
 8002386:	2900      	cmp	r1, #0
 8002388:	d105      	bne.n	8002396 <__eqdf2+0x56>
 800238a:	4660      	mov	r0, ip
 800238c:	4320      	orrs	r0, r4
 800238e:	1e43      	subs	r3, r0, #1
 8002390:	4198      	sbcs	r0, r3
 8002392:	e000      	b.n	8002396 <__eqdf2+0x56>
 8002394:	2001      	movs	r0, #1
 8002396:	bcf0      	pop	{r4, r5, r6, r7}
 8002398:	46bb      	mov	fp, r7
 800239a:	46b2      	mov	sl, r6
 800239c:	46a9      	mov	r9, r5
 800239e:	46a0      	mov	r8, r4
 80023a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023a2:	2001      	movs	r0, #1
 80023a4:	428e      	cmp	r6, r1
 80023a6:	d1f6      	bne.n	8002396 <__eqdf2+0x56>
 80023a8:	4661      	mov	r1, ip
 80023aa:	4339      	orrs	r1, r7
 80023ac:	000f      	movs	r7, r1
 80023ae:	4317      	orrs	r7, r2
 80023b0:	4327      	orrs	r7, r4
 80023b2:	d1f0      	bne.n	8002396 <__eqdf2+0x56>
 80023b4:	465b      	mov	r3, fp
 80023b6:	4652      	mov	r2, sl
 80023b8:	1a98      	subs	r0, r3, r2
 80023ba:	1e43      	subs	r3, r0, #1
 80023bc:	4198      	sbcs	r0, r3
 80023be:	e7ea      	b.n	8002396 <__eqdf2+0x56>
 80023c0:	2000      	movs	r0, #0
 80023c2:	e7e8      	b.n	8002396 <__eqdf2+0x56>
 80023c4:	000007ff 	.word	0x000007ff

080023c8 <__gedf2>:
 80023c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ca:	4657      	mov	r7, sl
 80023cc:	464e      	mov	r6, r9
 80023ce:	4645      	mov	r5, r8
 80023d0:	46de      	mov	lr, fp
 80023d2:	b5e0      	push	{r5, r6, r7, lr}
 80023d4:	000d      	movs	r5, r1
 80023d6:	030e      	lsls	r6, r1, #12
 80023d8:	0049      	lsls	r1, r1, #1
 80023da:	0d49      	lsrs	r1, r1, #21
 80023dc:	468a      	mov	sl, r1
 80023de:	0fdf      	lsrs	r7, r3, #31
 80023e0:	0fe9      	lsrs	r1, r5, #31
 80023e2:	46bc      	mov	ip, r7
 80023e4:	b083      	sub	sp, #12
 80023e6:	4f2f      	ldr	r7, [pc, #188]	@ (80024a4 <__gedf2+0xdc>)
 80023e8:	0004      	movs	r4, r0
 80023ea:	4680      	mov	r8, r0
 80023ec:	9101      	str	r1, [sp, #4]
 80023ee:	0058      	lsls	r0, r3, #1
 80023f0:	0319      	lsls	r1, r3, #12
 80023f2:	4691      	mov	r9, r2
 80023f4:	0b36      	lsrs	r6, r6, #12
 80023f6:	0b09      	lsrs	r1, r1, #12
 80023f8:	0d40      	lsrs	r0, r0, #21
 80023fa:	45ba      	cmp	sl, r7
 80023fc:	d01d      	beq.n	800243a <__gedf2+0x72>
 80023fe:	42b8      	cmp	r0, r7
 8002400:	d00d      	beq.n	800241e <__gedf2+0x56>
 8002402:	4657      	mov	r7, sl
 8002404:	2f00      	cmp	r7, #0
 8002406:	d12a      	bne.n	800245e <__gedf2+0x96>
 8002408:	4334      	orrs	r4, r6
 800240a:	2800      	cmp	r0, #0
 800240c:	d124      	bne.n	8002458 <__gedf2+0x90>
 800240e:	430a      	orrs	r2, r1
 8002410:	d036      	beq.n	8002480 <__gedf2+0xb8>
 8002412:	2c00      	cmp	r4, #0
 8002414:	d141      	bne.n	800249a <__gedf2+0xd2>
 8002416:	4663      	mov	r3, ip
 8002418:	0058      	lsls	r0, r3, #1
 800241a:	3801      	subs	r0, #1
 800241c:	e015      	b.n	800244a <__gedf2+0x82>
 800241e:	4311      	orrs	r1, r2
 8002420:	d138      	bne.n	8002494 <__gedf2+0xcc>
 8002422:	4653      	mov	r3, sl
 8002424:	2b00      	cmp	r3, #0
 8002426:	d101      	bne.n	800242c <__gedf2+0x64>
 8002428:	4326      	orrs	r6, r4
 800242a:	d0f4      	beq.n	8002416 <__gedf2+0x4e>
 800242c:	9b01      	ldr	r3, [sp, #4]
 800242e:	4563      	cmp	r3, ip
 8002430:	d107      	bne.n	8002442 <__gedf2+0x7a>
 8002432:	9b01      	ldr	r3, [sp, #4]
 8002434:	0058      	lsls	r0, r3, #1
 8002436:	3801      	subs	r0, #1
 8002438:	e007      	b.n	800244a <__gedf2+0x82>
 800243a:	4326      	orrs	r6, r4
 800243c:	d12a      	bne.n	8002494 <__gedf2+0xcc>
 800243e:	4550      	cmp	r0, sl
 8002440:	d021      	beq.n	8002486 <__gedf2+0xbe>
 8002442:	2001      	movs	r0, #1
 8002444:	9b01      	ldr	r3, [sp, #4]
 8002446:	425f      	negs	r7, r3
 8002448:	4338      	orrs	r0, r7
 800244a:	b003      	add	sp, #12
 800244c:	bcf0      	pop	{r4, r5, r6, r7}
 800244e:	46bb      	mov	fp, r7
 8002450:	46b2      	mov	sl, r6
 8002452:	46a9      	mov	r9, r5
 8002454:	46a0      	mov	r8, r4
 8002456:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002458:	2c00      	cmp	r4, #0
 800245a:	d0dc      	beq.n	8002416 <__gedf2+0x4e>
 800245c:	e7e6      	b.n	800242c <__gedf2+0x64>
 800245e:	2800      	cmp	r0, #0
 8002460:	d0ef      	beq.n	8002442 <__gedf2+0x7a>
 8002462:	9b01      	ldr	r3, [sp, #4]
 8002464:	4563      	cmp	r3, ip
 8002466:	d1ec      	bne.n	8002442 <__gedf2+0x7a>
 8002468:	4582      	cmp	sl, r0
 800246a:	dcea      	bgt.n	8002442 <__gedf2+0x7a>
 800246c:	dbe1      	blt.n	8002432 <__gedf2+0x6a>
 800246e:	428e      	cmp	r6, r1
 8002470:	d8e7      	bhi.n	8002442 <__gedf2+0x7a>
 8002472:	d1de      	bne.n	8002432 <__gedf2+0x6a>
 8002474:	45c8      	cmp	r8, r9
 8002476:	d8e4      	bhi.n	8002442 <__gedf2+0x7a>
 8002478:	2000      	movs	r0, #0
 800247a:	45c8      	cmp	r8, r9
 800247c:	d2e5      	bcs.n	800244a <__gedf2+0x82>
 800247e:	e7d8      	b.n	8002432 <__gedf2+0x6a>
 8002480:	2c00      	cmp	r4, #0
 8002482:	d0e2      	beq.n	800244a <__gedf2+0x82>
 8002484:	e7dd      	b.n	8002442 <__gedf2+0x7a>
 8002486:	4311      	orrs	r1, r2
 8002488:	d104      	bne.n	8002494 <__gedf2+0xcc>
 800248a:	9b01      	ldr	r3, [sp, #4]
 800248c:	4563      	cmp	r3, ip
 800248e:	d1d8      	bne.n	8002442 <__gedf2+0x7a>
 8002490:	2000      	movs	r0, #0
 8002492:	e7da      	b.n	800244a <__gedf2+0x82>
 8002494:	2002      	movs	r0, #2
 8002496:	4240      	negs	r0, r0
 8002498:	e7d7      	b.n	800244a <__gedf2+0x82>
 800249a:	9b01      	ldr	r3, [sp, #4]
 800249c:	4563      	cmp	r3, ip
 800249e:	d0e6      	beq.n	800246e <__gedf2+0xa6>
 80024a0:	e7cf      	b.n	8002442 <__gedf2+0x7a>
 80024a2:	46c0      	nop			@ (mov r8, r8)
 80024a4:	000007ff 	.word	0x000007ff

080024a8 <__ledf2>:
 80024a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024aa:	4657      	mov	r7, sl
 80024ac:	464e      	mov	r6, r9
 80024ae:	4645      	mov	r5, r8
 80024b0:	46de      	mov	lr, fp
 80024b2:	b5e0      	push	{r5, r6, r7, lr}
 80024b4:	000d      	movs	r5, r1
 80024b6:	030e      	lsls	r6, r1, #12
 80024b8:	0049      	lsls	r1, r1, #1
 80024ba:	0d49      	lsrs	r1, r1, #21
 80024bc:	468a      	mov	sl, r1
 80024be:	0fdf      	lsrs	r7, r3, #31
 80024c0:	0fe9      	lsrs	r1, r5, #31
 80024c2:	46bc      	mov	ip, r7
 80024c4:	b083      	sub	sp, #12
 80024c6:	4f2e      	ldr	r7, [pc, #184]	@ (8002580 <__ledf2+0xd8>)
 80024c8:	0004      	movs	r4, r0
 80024ca:	4680      	mov	r8, r0
 80024cc:	9101      	str	r1, [sp, #4]
 80024ce:	0058      	lsls	r0, r3, #1
 80024d0:	0319      	lsls	r1, r3, #12
 80024d2:	4691      	mov	r9, r2
 80024d4:	0b36      	lsrs	r6, r6, #12
 80024d6:	0b09      	lsrs	r1, r1, #12
 80024d8:	0d40      	lsrs	r0, r0, #21
 80024da:	45ba      	cmp	sl, r7
 80024dc:	d01e      	beq.n	800251c <__ledf2+0x74>
 80024de:	42b8      	cmp	r0, r7
 80024e0:	d00d      	beq.n	80024fe <__ledf2+0x56>
 80024e2:	4657      	mov	r7, sl
 80024e4:	2f00      	cmp	r7, #0
 80024e6:	d127      	bne.n	8002538 <__ledf2+0x90>
 80024e8:	4334      	orrs	r4, r6
 80024ea:	2800      	cmp	r0, #0
 80024ec:	d133      	bne.n	8002556 <__ledf2+0xae>
 80024ee:	430a      	orrs	r2, r1
 80024f0:	d034      	beq.n	800255c <__ledf2+0xb4>
 80024f2:	2c00      	cmp	r4, #0
 80024f4:	d140      	bne.n	8002578 <__ledf2+0xd0>
 80024f6:	4663      	mov	r3, ip
 80024f8:	0058      	lsls	r0, r3, #1
 80024fa:	3801      	subs	r0, #1
 80024fc:	e015      	b.n	800252a <__ledf2+0x82>
 80024fe:	4311      	orrs	r1, r2
 8002500:	d112      	bne.n	8002528 <__ledf2+0x80>
 8002502:	4653      	mov	r3, sl
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <__ledf2+0x64>
 8002508:	4326      	orrs	r6, r4
 800250a:	d0f4      	beq.n	80024f6 <__ledf2+0x4e>
 800250c:	9b01      	ldr	r3, [sp, #4]
 800250e:	4563      	cmp	r3, ip
 8002510:	d01d      	beq.n	800254e <__ledf2+0xa6>
 8002512:	2001      	movs	r0, #1
 8002514:	9b01      	ldr	r3, [sp, #4]
 8002516:	425f      	negs	r7, r3
 8002518:	4338      	orrs	r0, r7
 800251a:	e006      	b.n	800252a <__ledf2+0x82>
 800251c:	4326      	orrs	r6, r4
 800251e:	d103      	bne.n	8002528 <__ledf2+0x80>
 8002520:	4550      	cmp	r0, sl
 8002522:	d1f6      	bne.n	8002512 <__ledf2+0x6a>
 8002524:	4311      	orrs	r1, r2
 8002526:	d01c      	beq.n	8002562 <__ledf2+0xba>
 8002528:	2002      	movs	r0, #2
 800252a:	b003      	add	sp, #12
 800252c:	bcf0      	pop	{r4, r5, r6, r7}
 800252e:	46bb      	mov	fp, r7
 8002530:	46b2      	mov	sl, r6
 8002532:	46a9      	mov	r9, r5
 8002534:	46a0      	mov	r8, r4
 8002536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002538:	2800      	cmp	r0, #0
 800253a:	d0ea      	beq.n	8002512 <__ledf2+0x6a>
 800253c:	9b01      	ldr	r3, [sp, #4]
 800253e:	4563      	cmp	r3, ip
 8002540:	d1e7      	bne.n	8002512 <__ledf2+0x6a>
 8002542:	4582      	cmp	sl, r0
 8002544:	dce5      	bgt.n	8002512 <__ledf2+0x6a>
 8002546:	db02      	blt.n	800254e <__ledf2+0xa6>
 8002548:	428e      	cmp	r6, r1
 800254a:	d8e2      	bhi.n	8002512 <__ledf2+0x6a>
 800254c:	d00e      	beq.n	800256c <__ledf2+0xc4>
 800254e:	9b01      	ldr	r3, [sp, #4]
 8002550:	0058      	lsls	r0, r3, #1
 8002552:	3801      	subs	r0, #1
 8002554:	e7e9      	b.n	800252a <__ledf2+0x82>
 8002556:	2c00      	cmp	r4, #0
 8002558:	d0cd      	beq.n	80024f6 <__ledf2+0x4e>
 800255a:	e7d7      	b.n	800250c <__ledf2+0x64>
 800255c:	2c00      	cmp	r4, #0
 800255e:	d0e4      	beq.n	800252a <__ledf2+0x82>
 8002560:	e7d7      	b.n	8002512 <__ledf2+0x6a>
 8002562:	9b01      	ldr	r3, [sp, #4]
 8002564:	2000      	movs	r0, #0
 8002566:	4563      	cmp	r3, ip
 8002568:	d0df      	beq.n	800252a <__ledf2+0x82>
 800256a:	e7d2      	b.n	8002512 <__ledf2+0x6a>
 800256c:	45c8      	cmp	r8, r9
 800256e:	d8d0      	bhi.n	8002512 <__ledf2+0x6a>
 8002570:	2000      	movs	r0, #0
 8002572:	45c8      	cmp	r8, r9
 8002574:	d2d9      	bcs.n	800252a <__ledf2+0x82>
 8002576:	e7ea      	b.n	800254e <__ledf2+0xa6>
 8002578:	9b01      	ldr	r3, [sp, #4]
 800257a:	4563      	cmp	r3, ip
 800257c:	d0e4      	beq.n	8002548 <__ledf2+0xa0>
 800257e:	e7c8      	b.n	8002512 <__ledf2+0x6a>
 8002580:	000007ff 	.word	0x000007ff

08002584 <__aeabi_dmul>:
 8002584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002586:	4657      	mov	r7, sl
 8002588:	464e      	mov	r6, r9
 800258a:	46de      	mov	lr, fp
 800258c:	4645      	mov	r5, r8
 800258e:	b5e0      	push	{r5, r6, r7, lr}
 8002590:	001f      	movs	r7, r3
 8002592:	030b      	lsls	r3, r1, #12
 8002594:	0b1b      	lsrs	r3, r3, #12
 8002596:	0016      	movs	r6, r2
 8002598:	469a      	mov	sl, r3
 800259a:	0fca      	lsrs	r2, r1, #31
 800259c:	004b      	lsls	r3, r1, #1
 800259e:	0004      	movs	r4, r0
 80025a0:	4691      	mov	r9, r2
 80025a2:	b085      	sub	sp, #20
 80025a4:	0d5b      	lsrs	r3, r3, #21
 80025a6:	d100      	bne.n	80025aa <__aeabi_dmul+0x26>
 80025a8:	e1cf      	b.n	800294a <__aeabi_dmul+0x3c6>
 80025aa:	4acd      	ldr	r2, [pc, #820]	@ (80028e0 <__aeabi_dmul+0x35c>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d055      	beq.n	800265c <__aeabi_dmul+0xd8>
 80025b0:	4651      	mov	r1, sl
 80025b2:	0f42      	lsrs	r2, r0, #29
 80025b4:	00c9      	lsls	r1, r1, #3
 80025b6:	430a      	orrs	r2, r1
 80025b8:	2180      	movs	r1, #128	@ 0x80
 80025ba:	0409      	lsls	r1, r1, #16
 80025bc:	4311      	orrs	r1, r2
 80025be:	00c2      	lsls	r2, r0, #3
 80025c0:	4690      	mov	r8, r2
 80025c2:	4ac8      	ldr	r2, [pc, #800]	@ (80028e4 <__aeabi_dmul+0x360>)
 80025c4:	468a      	mov	sl, r1
 80025c6:	4693      	mov	fp, r2
 80025c8:	449b      	add	fp, r3
 80025ca:	2300      	movs	r3, #0
 80025cc:	2500      	movs	r5, #0
 80025ce:	9302      	str	r3, [sp, #8]
 80025d0:	033c      	lsls	r4, r7, #12
 80025d2:	007b      	lsls	r3, r7, #1
 80025d4:	0ffa      	lsrs	r2, r7, #31
 80025d6:	9601      	str	r6, [sp, #4]
 80025d8:	0b24      	lsrs	r4, r4, #12
 80025da:	0d5b      	lsrs	r3, r3, #21
 80025dc:	9200      	str	r2, [sp, #0]
 80025de:	d100      	bne.n	80025e2 <__aeabi_dmul+0x5e>
 80025e0:	e188      	b.n	80028f4 <__aeabi_dmul+0x370>
 80025e2:	4abf      	ldr	r2, [pc, #764]	@ (80028e0 <__aeabi_dmul+0x35c>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d100      	bne.n	80025ea <__aeabi_dmul+0x66>
 80025e8:	e092      	b.n	8002710 <__aeabi_dmul+0x18c>
 80025ea:	4abe      	ldr	r2, [pc, #760]	@ (80028e4 <__aeabi_dmul+0x360>)
 80025ec:	4694      	mov	ip, r2
 80025ee:	4463      	add	r3, ip
 80025f0:	449b      	add	fp, r3
 80025f2:	2d0a      	cmp	r5, #10
 80025f4:	dc42      	bgt.n	800267c <__aeabi_dmul+0xf8>
 80025f6:	00e4      	lsls	r4, r4, #3
 80025f8:	0f73      	lsrs	r3, r6, #29
 80025fa:	4323      	orrs	r3, r4
 80025fc:	2480      	movs	r4, #128	@ 0x80
 80025fe:	4649      	mov	r1, r9
 8002600:	0424      	lsls	r4, r4, #16
 8002602:	431c      	orrs	r4, r3
 8002604:	00f3      	lsls	r3, r6, #3
 8002606:	9301      	str	r3, [sp, #4]
 8002608:	9b00      	ldr	r3, [sp, #0]
 800260a:	2000      	movs	r0, #0
 800260c:	4059      	eors	r1, r3
 800260e:	b2cb      	uxtb	r3, r1
 8002610:	9303      	str	r3, [sp, #12]
 8002612:	2d02      	cmp	r5, #2
 8002614:	dc00      	bgt.n	8002618 <__aeabi_dmul+0x94>
 8002616:	e094      	b.n	8002742 <__aeabi_dmul+0x1be>
 8002618:	2301      	movs	r3, #1
 800261a:	40ab      	lsls	r3, r5
 800261c:	001d      	movs	r5, r3
 800261e:	23a6      	movs	r3, #166	@ 0xa6
 8002620:	002a      	movs	r2, r5
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	401a      	ands	r2, r3
 8002626:	421d      	tst	r5, r3
 8002628:	d000      	beq.n	800262c <__aeabi_dmul+0xa8>
 800262a:	e229      	b.n	8002a80 <__aeabi_dmul+0x4fc>
 800262c:	2390      	movs	r3, #144	@ 0x90
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	421d      	tst	r5, r3
 8002632:	d100      	bne.n	8002636 <__aeabi_dmul+0xb2>
 8002634:	e24d      	b.n	8002ad2 <__aeabi_dmul+0x54e>
 8002636:	2300      	movs	r3, #0
 8002638:	2480      	movs	r4, #128	@ 0x80
 800263a:	4699      	mov	r9, r3
 800263c:	0324      	lsls	r4, r4, #12
 800263e:	4ba8      	ldr	r3, [pc, #672]	@ (80028e0 <__aeabi_dmul+0x35c>)
 8002640:	0010      	movs	r0, r2
 8002642:	464a      	mov	r2, r9
 8002644:	051b      	lsls	r3, r3, #20
 8002646:	4323      	orrs	r3, r4
 8002648:	07d2      	lsls	r2, r2, #31
 800264a:	4313      	orrs	r3, r2
 800264c:	0019      	movs	r1, r3
 800264e:	b005      	add	sp, #20
 8002650:	bcf0      	pop	{r4, r5, r6, r7}
 8002652:	46bb      	mov	fp, r7
 8002654:	46b2      	mov	sl, r6
 8002656:	46a9      	mov	r9, r5
 8002658:	46a0      	mov	r8, r4
 800265a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800265c:	4652      	mov	r2, sl
 800265e:	4302      	orrs	r2, r0
 8002660:	4690      	mov	r8, r2
 8002662:	d000      	beq.n	8002666 <__aeabi_dmul+0xe2>
 8002664:	e1ac      	b.n	80029c0 <__aeabi_dmul+0x43c>
 8002666:	469b      	mov	fp, r3
 8002668:	2302      	movs	r3, #2
 800266a:	4692      	mov	sl, r2
 800266c:	2508      	movs	r5, #8
 800266e:	9302      	str	r3, [sp, #8]
 8002670:	e7ae      	b.n	80025d0 <__aeabi_dmul+0x4c>
 8002672:	9b00      	ldr	r3, [sp, #0]
 8002674:	46a2      	mov	sl, r4
 8002676:	4699      	mov	r9, r3
 8002678:	9b01      	ldr	r3, [sp, #4]
 800267a:	4698      	mov	r8, r3
 800267c:	9b02      	ldr	r3, [sp, #8]
 800267e:	2b02      	cmp	r3, #2
 8002680:	d100      	bne.n	8002684 <__aeabi_dmul+0x100>
 8002682:	e1ca      	b.n	8002a1a <__aeabi_dmul+0x496>
 8002684:	2b03      	cmp	r3, #3
 8002686:	d100      	bne.n	800268a <__aeabi_dmul+0x106>
 8002688:	e192      	b.n	80029b0 <__aeabi_dmul+0x42c>
 800268a:	2b01      	cmp	r3, #1
 800268c:	d110      	bne.n	80026b0 <__aeabi_dmul+0x12c>
 800268e:	2300      	movs	r3, #0
 8002690:	2400      	movs	r4, #0
 8002692:	2200      	movs	r2, #0
 8002694:	e7d4      	b.n	8002640 <__aeabi_dmul+0xbc>
 8002696:	2201      	movs	r2, #1
 8002698:	087b      	lsrs	r3, r7, #1
 800269a:	403a      	ands	r2, r7
 800269c:	4313      	orrs	r3, r2
 800269e:	4652      	mov	r2, sl
 80026a0:	07d2      	lsls	r2, r2, #31
 80026a2:	4313      	orrs	r3, r2
 80026a4:	4698      	mov	r8, r3
 80026a6:	4653      	mov	r3, sl
 80026a8:	085b      	lsrs	r3, r3, #1
 80026aa:	469a      	mov	sl, r3
 80026ac:	9b03      	ldr	r3, [sp, #12]
 80026ae:	4699      	mov	r9, r3
 80026b0:	465b      	mov	r3, fp
 80026b2:	1c58      	adds	r0, r3, #1
 80026b4:	2380      	movs	r3, #128	@ 0x80
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	445b      	add	r3, fp
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	dc00      	bgt.n	80026c0 <__aeabi_dmul+0x13c>
 80026be:	e1b1      	b.n	8002a24 <__aeabi_dmul+0x4a0>
 80026c0:	4642      	mov	r2, r8
 80026c2:	0752      	lsls	r2, r2, #29
 80026c4:	d00b      	beq.n	80026de <__aeabi_dmul+0x15a>
 80026c6:	220f      	movs	r2, #15
 80026c8:	4641      	mov	r1, r8
 80026ca:	400a      	ands	r2, r1
 80026cc:	2a04      	cmp	r2, #4
 80026ce:	d006      	beq.n	80026de <__aeabi_dmul+0x15a>
 80026d0:	4642      	mov	r2, r8
 80026d2:	1d11      	adds	r1, r2, #4
 80026d4:	4541      	cmp	r1, r8
 80026d6:	4192      	sbcs	r2, r2
 80026d8:	4688      	mov	r8, r1
 80026da:	4252      	negs	r2, r2
 80026dc:	4492      	add	sl, r2
 80026de:	4652      	mov	r2, sl
 80026e0:	01d2      	lsls	r2, r2, #7
 80026e2:	d506      	bpl.n	80026f2 <__aeabi_dmul+0x16e>
 80026e4:	4652      	mov	r2, sl
 80026e6:	4b80      	ldr	r3, [pc, #512]	@ (80028e8 <__aeabi_dmul+0x364>)
 80026e8:	401a      	ands	r2, r3
 80026ea:	2380      	movs	r3, #128	@ 0x80
 80026ec:	4692      	mov	sl, r2
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	18c3      	adds	r3, r0, r3
 80026f2:	4a7e      	ldr	r2, [pc, #504]	@ (80028ec <__aeabi_dmul+0x368>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	dd00      	ble.n	80026fa <__aeabi_dmul+0x176>
 80026f8:	e18f      	b.n	8002a1a <__aeabi_dmul+0x496>
 80026fa:	4642      	mov	r2, r8
 80026fc:	08d1      	lsrs	r1, r2, #3
 80026fe:	4652      	mov	r2, sl
 8002700:	0752      	lsls	r2, r2, #29
 8002702:	430a      	orrs	r2, r1
 8002704:	4651      	mov	r1, sl
 8002706:	055b      	lsls	r3, r3, #21
 8002708:	024c      	lsls	r4, r1, #9
 800270a:	0b24      	lsrs	r4, r4, #12
 800270c:	0d5b      	lsrs	r3, r3, #21
 800270e:	e797      	b.n	8002640 <__aeabi_dmul+0xbc>
 8002710:	4b73      	ldr	r3, [pc, #460]	@ (80028e0 <__aeabi_dmul+0x35c>)
 8002712:	4326      	orrs	r6, r4
 8002714:	469c      	mov	ip, r3
 8002716:	44e3      	add	fp, ip
 8002718:	2e00      	cmp	r6, #0
 800271a:	d100      	bne.n	800271e <__aeabi_dmul+0x19a>
 800271c:	e16f      	b.n	80029fe <__aeabi_dmul+0x47a>
 800271e:	2303      	movs	r3, #3
 8002720:	4649      	mov	r1, r9
 8002722:	431d      	orrs	r5, r3
 8002724:	9b00      	ldr	r3, [sp, #0]
 8002726:	4059      	eors	r1, r3
 8002728:	b2cb      	uxtb	r3, r1
 800272a:	9303      	str	r3, [sp, #12]
 800272c:	2d0a      	cmp	r5, #10
 800272e:	dd00      	ble.n	8002732 <__aeabi_dmul+0x1ae>
 8002730:	e133      	b.n	800299a <__aeabi_dmul+0x416>
 8002732:	2301      	movs	r3, #1
 8002734:	40ab      	lsls	r3, r5
 8002736:	001d      	movs	r5, r3
 8002738:	2303      	movs	r3, #3
 800273a:	9302      	str	r3, [sp, #8]
 800273c:	2288      	movs	r2, #136	@ 0x88
 800273e:	422a      	tst	r2, r5
 8002740:	d197      	bne.n	8002672 <__aeabi_dmul+0xee>
 8002742:	4642      	mov	r2, r8
 8002744:	4643      	mov	r3, r8
 8002746:	0412      	lsls	r2, r2, #16
 8002748:	0c12      	lsrs	r2, r2, #16
 800274a:	0016      	movs	r6, r2
 800274c:	9801      	ldr	r0, [sp, #4]
 800274e:	0c1d      	lsrs	r5, r3, #16
 8002750:	0c03      	lsrs	r3, r0, #16
 8002752:	0400      	lsls	r0, r0, #16
 8002754:	0c00      	lsrs	r0, r0, #16
 8002756:	4346      	muls	r6, r0
 8002758:	46b4      	mov	ip, r6
 800275a:	001e      	movs	r6, r3
 800275c:	436e      	muls	r6, r5
 800275e:	9600      	str	r6, [sp, #0]
 8002760:	0016      	movs	r6, r2
 8002762:	0007      	movs	r7, r0
 8002764:	435e      	muls	r6, r3
 8002766:	4661      	mov	r1, ip
 8002768:	46b0      	mov	r8, r6
 800276a:	436f      	muls	r7, r5
 800276c:	0c0e      	lsrs	r6, r1, #16
 800276e:	44b8      	add	r8, r7
 8002770:	4446      	add	r6, r8
 8002772:	42b7      	cmp	r7, r6
 8002774:	d905      	bls.n	8002782 <__aeabi_dmul+0x1fe>
 8002776:	2180      	movs	r1, #128	@ 0x80
 8002778:	0249      	lsls	r1, r1, #9
 800277a:	4688      	mov	r8, r1
 800277c:	9f00      	ldr	r7, [sp, #0]
 800277e:	4447      	add	r7, r8
 8002780:	9700      	str	r7, [sp, #0]
 8002782:	4661      	mov	r1, ip
 8002784:	0409      	lsls	r1, r1, #16
 8002786:	0c09      	lsrs	r1, r1, #16
 8002788:	0c37      	lsrs	r7, r6, #16
 800278a:	0436      	lsls	r6, r6, #16
 800278c:	468c      	mov	ip, r1
 800278e:	0031      	movs	r1, r6
 8002790:	4461      	add	r1, ip
 8002792:	9101      	str	r1, [sp, #4]
 8002794:	0011      	movs	r1, r2
 8002796:	0c26      	lsrs	r6, r4, #16
 8002798:	0424      	lsls	r4, r4, #16
 800279a:	0c24      	lsrs	r4, r4, #16
 800279c:	4361      	muls	r1, r4
 800279e:	468c      	mov	ip, r1
 80027a0:	0021      	movs	r1, r4
 80027a2:	4369      	muls	r1, r5
 80027a4:	4689      	mov	r9, r1
 80027a6:	4661      	mov	r1, ip
 80027a8:	0c09      	lsrs	r1, r1, #16
 80027aa:	4688      	mov	r8, r1
 80027ac:	4372      	muls	r2, r6
 80027ae:	444a      	add	r2, r9
 80027b0:	4442      	add	r2, r8
 80027b2:	4375      	muls	r5, r6
 80027b4:	4591      	cmp	r9, r2
 80027b6:	d903      	bls.n	80027c0 <__aeabi_dmul+0x23c>
 80027b8:	2180      	movs	r1, #128	@ 0x80
 80027ba:	0249      	lsls	r1, r1, #9
 80027bc:	4688      	mov	r8, r1
 80027be:	4445      	add	r5, r8
 80027c0:	0c11      	lsrs	r1, r2, #16
 80027c2:	4688      	mov	r8, r1
 80027c4:	4661      	mov	r1, ip
 80027c6:	0409      	lsls	r1, r1, #16
 80027c8:	0c09      	lsrs	r1, r1, #16
 80027ca:	468c      	mov	ip, r1
 80027cc:	0412      	lsls	r2, r2, #16
 80027ce:	4462      	add	r2, ip
 80027d0:	18b9      	adds	r1, r7, r2
 80027d2:	9102      	str	r1, [sp, #8]
 80027d4:	4651      	mov	r1, sl
 80027d6:	0c09      	lsrs	r1, r1, #16
 80027d8:	468c      	mov	ip, r1
 80027da:	4651      	mov	r1, sl
 80027dc:	040f      	lsls	r7, r1, #16
 80027de:	0c3f      	lsrs	r7, r7, #16
 80027e0:	0039      	movs	r1, r7
 80027e2:	4341      	muls	r1, r0
 80027e4:	4445      	add	r5, r8
 80027e6:	4688      	mov	r8, r1
 80027e8:	4661      	mov	r1, ip
 80027ea:	4341      	muls	r1, r0
 80027ec:	468a      	mov	sl, r1
 80027ee:	4641      	mov	r1, r8
 80027f0:	4660      	mov	r0, ip
 80027f2:	0c09      	lsrs	r1, r1, #16
 80027f4:	4689      	mov	r9, r1
 80027f6:	4358      	muls	r0, r3
 80027f8:	437b      	muls	r3, r7
 80027fa:	4453      	add	r3, sl
 80027fc:	444b      	add	r3, r9
 80027fe:	459a      	cmp	sl, r3
 8002800:	d903      	bls.n	800280a <__aeabi_dmul+0x286>
 8002802:	2180      	movs	r1, #128	@ 0x80
 8002804:	0249      	lsls	r1, r1, #9
 8002806:	4689      	mov	r9, r1
 8002808:	4448      	add	r0, r9
 800280a:	0c19      	lsrs	r1, r3, #16
 800280c:	4689      	mov	r9, r1
 800280e:	4641      	mov	r1, r8
 8002810:	0409      	lsls	r1, r1, #16
 8002812:	0c09      	lsrs	r1, r1, #16
 8002814:	4688      	mov	r8, r1
 8002816:	0039      	movs	r1, r7
 8002818:	4361      	muls	r1, r4
 800281a:	041b      	lsls	r3, r3, #16
 800281c:	4443      	add	r3, r8
 800281e:	4688      	mov	r8, r1
 8002820:	4661      	mov	r1, ip
 8002822:	434c      	muls	r4, r1
 8002824:	4371      	muls	r1, r6
 8002826:	468c      	mov	ip, r1
 8002828:	4641      	mov	r1, r8
 800282a:	4377      	muls	r7, r6
 800282c:	0c0e      	lsrs	r6, r1, #16
 800282e:	193f      	adds	r7, r7, r4
 8002830:	19f6      	adds	r6, r6, r7
 8002832:	4448      	add	r0, r9
 8002834:	42b4      	cmp	r4, r6
 8002836:	d903      	bls.n	8002840 <__aeabi_dmul+0x2bc>
 8002838:	2180      	movs	r1, #128	@ 0x80
 800283a:	0249      	lsls	r1, r1, #9
 800283c:	4689      	mov	r9, r1
 800283e:	44cc      	add	ip, r9
 8002840:	9902      	ldr	r1, [sp, #8]
 8002842:	9f00      	ldr	r7, [sp, #0]
 8002844:	4689      	mov	r9, r1
 8002846:	0431      	lsls	r1, r6, #16
 8002848:	444f      	add	r7, r9
 800284a:	4689      	mov	r9, r1
 800284c:	4641      	mov	r1, r8
 800284e:	4297      	cmp	r7, r2
 8002850:	4192      	sbcs	r2, r2
 8002852:	040c      	lsls	r4, r1, #16
 8002854:	0c24      	lsrs	r4, r4, #16
 8002856:	444c      	add	r4, r9
 8002858:	18ff      	adds	r7, r7, r3
 800285a:	4252      	negs	r2, r2
 800285c:	1964      	adds	r4, r4, r5
 800285e:	18a1      	adds	r1, r4, r2
 8002860:	429f      	cmp	r7, r3
 8002862:	419b      	sbcs	r3, r3
 8002864:	4688      	mov	r8, r1
 8002866:	4682      	mov	sl, r0
 8002868:	425b      	negs	r3, r3
 800286a:	4699      	mov	r9, r3
 800286c:	4590      	cmp	r8, r2
 800286e:	4192      	sbcs	r2, r2
 8002870:	42ac      	cmp	r4, r5
 8002872:	41a4      	sbcs	r4, r4
 8002874:	44c2      	add	sl, r8
 8002876:	44d1      	add	r9, sl
 8002878:	4252      	negs	r2, r2
 800287a:	4264      	negs	r4, r4
 800287c:	4314      	orrs	r4, r2
 800287e:	4599      	cmp	r9, r3
 8002880:	419b      	sbcs	r3, r3
 8002882:	4582      	cmp	sl, r0
 8002884:	4192      	sbcs	r2, r2
 8002886:	425b      	negs	r3, r3
 8002888:	4252      	negs	r2, r2
 800288a:	4313      	orrs	r3, r2
 800288c:	464a      	mov	r2, r9
 800288e:	0c36      	lsrs	r6, r6, #16
 8002890:	19a4      	adds	r4, r4, r6
 8002892:	18e3      	adds	r3, r4, r3
 8002894:	4463      	add	r3, ip
 8002896:	025b      	lsls	r3, r3, #9
 8002898:	0dd2      	lsrs	r2, r2, #23
 800289a:	431a      	orrs	r2, r3
 800289c:	9901      	ldr	r1, [sp, #4]
 800289e:	4692      	mov	sl, r2
 80028a0:	027a      	lsls	r2, r7, #9
 80028a2:	430a      	orrs	r2, r1
 80028a4:	1e50      	subs	r0, r2, #1
 80028a6:	4182      	sbcs	r2, r0
 80028a8:	0dff      	lsrs	r7, r7, #23
 80028aa:	4317      	orrs	r7, r2
 80028ac:	464a      	mov	r2, r9
 80028ae:	0252      	lsls	r2, r2, #9
 80028b0:	4317      	orrs	r7, r2
 80028b2:	46b8      	mov	r8, r7
 80028b4:	01db      	lsls	r3, r3, #7
 80028b6:	d500      	bpl.n	80028ba <__aeabi_dmul+0x336>
 80028b8:	e6ed      	b.n	8002696 <__aeabi_dmul+0x112>
 80028ba:	4b0d      	ldr	r3, [pc, #52]	@ (80028f0 <__aeabi_dmul+0x36c>)
 80028bc:	9a03      	ldr	r2, [sp, #12]
 80028be:	445b      	add	r3, fp
 80028c0:	4691      	mov	r9, r2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	dc00      	bgt.n	80028c8 <__aeabi_dmul+0x344>
 80028c6:	e0ac      	b.n	8002a22 <__aeabi_dmul+0x49e>
 80028c8:	003a      	movs	r2, r7
 80028ca:	0752      	lsls	r2, r2, #29
 80028cc:	d100      	bne.n	80028d0 <__aeabi_dmul+0x34c>
 80028ce:	e710      	b.n	80026f2 <__aeabi_dmul+0x16e>
 80028d0:	220f      	movs	r2, #15
 80028d2:	4658      	mov	r0, fp
 80028d4:	403a      	ands	r2, r7
 80028d6:	2a04      	cmp	r2, #4
 80028d8:	d000      	beq.n	80028dc <__aeabi_dmul+0x358>
 80028da:	e6f9      	b.n	80026d0 <__aeabi_dmul+0x14c>
 80028dc:	e709      	b.n	80026f2 <__aeabi_dmul+0x16e>
 80028de:	46c0      	nop			@ (mov r8, r8)
 80028e0:	000007ff 	.word	0x000007ff
 80028e4:	fffffc01 	.word	0xfffffc01
 80028e8:	feffffff 	.word	0xfeffffff
 80028ec:	000007fe 	.word	0x000007fe
 80028f0:	000003ff 	.word	0x000003ff
 80028f4:	0022      	movs	r2, r4
 80028f6:	4332      	orrs	r2, r6
 80028f8:	d06f      	beq.n	80029da <__aeabi_dmul+0x456>
 80028fa:	2c00      	cmp	r4, #0
 80028fc:	d100      	bne.n	8002900 <__aeabi_dmul+0x37c>
 80028fe:	e0c2      	b.n	8002a86 <__aeabi_dmul+0x502>
 8002900:	0020      	movs	r0, r4
 8002902:	f000 fea9 	bl	8003658 <__clzsi2>
 8002906:	0002      	movs	r2, r0
 8002908:	0003      	movs	r3, r0
 800290a:	3a0b      	subs	r2, #11
 800290c:	201d      	movs	r0, #29
 800290e:	1a82      	subs	r2, r0, r2
 8002910:	0030      	movs	r0, r6
 8002912:	0019      	movs	r1, r3
 8002914:	40d0      	lsrs	r0, r2
 8002916:	3908      	subs	r1, #8
 8002918:	408c      	lsls	r4, r1
 800291a:	0002      	movs	r2, r0
 800291c:	4322      	orrs	r2, r4
 800291e:	0034      	movs	r4, r6
 8002920:	408c      	lsls	r4, r1
 8002922:	4659      	mov	r1, fp
 8002924:	1acb      	subs	r3, r1, r3
 8002926:	4986      	ldr	r1, [pc, #536]	@ (8002b40 <__aeabi_dmul+0x5bc>)
 8002928:	468b      	mov	fp, r1
 800292a:	449b      	add	fp, r3
 800292c:	2d0a      	cmp	r5, #10
 800292e:	dd00      	ble.n	8002932 <__aeabi_dmul+0x3ae>
 8002930:	e6a4      	b.n	800267c <__aeabi_dmul+0xf8>
 8002932:	4649      	mov	r1, r9
 8002934:	9b00      	ldr	r3, [sp, #0]
 8002936:	9401      	str	r4, [sp, #4]
 8002938:	4059      	eors	r1, r3
 800293a:	b2cb      	uxtb	r3, r1
 800293c:	0014      	movs	r4, r2
 800293e:	2000      	movs	r0, #0
 8002940:	9303      	str	r3, [sp, #12]
 8002942:	2d02      	cmp	r5, #2
 8002944:	dd00      	ble.n	8002948 <__aeabi_dmul+0x3c4>
 8002946:	e667      	b.n	8002618 <__aeabi_dmul+0x94>
 8002948:	e6fb      	b.n	8002742 <__aeabi_dmul+0x1be>
 800294a:	4653      	mov	r3, sl
 800294c:	4303      	orrs	r3, r0
 800294e:	4698      	mov	r8, r3
 8002950:	d03c      	beq.n	80029cc <__aeabi_dmul+0x448>
 8002952:	4653      	mov	r3, sl
 8002954:	2b00      	cmp	r3, #0
 8002956:	d100      	bne.n	800295a <__aeabi_dmul+0x3d6>
 8002958:	e0a3      	b.n	8002aa2 <__aeabi_dmul+0x51e>
 800295a:	4650      	mov	r0, sl
 800295c:	f000 fe7c 	bl	8003658 <__clzsi2>
 8002960:	230b      	movs	r3, #11
 8002962:	425b      	negs	r3, r3
 8002964:	469c      	mov	ip, r3
 8002966:	0002      	movs	r2, r0
 8002968:	4484      	add	ip, r0
 800296a:	0011      	movs	r1, r2
 800296c:	4650      	mov	r0, sl
 800296e:	3908      	subs	r1, #8
 8002970:	4088      	lsls	r0, r1
 8002972:	231d      	movs	r3, #29
 8002974:	4680      	mov	r8, r0
 8002976:	4660      	mov	r0, ip
 8002978:	1a1b      	subs	r3, r3, r0
 800297a:	0020      	movs	r0, r4
 800297c:	40d8      	lsrs	r0, r3
 800297e:	0003      	movs	r3, r0
 8002980:	4640      	mov	r0, r8
 8002982:	4303      	orrs	r3, r0
 8002984:	469a      	mov	sl, r3
 8002986:	0023      	movs	r3, r4
 8002988:	408b      	lsls	r3, r1
 800298a:	4698      	mov	r8, r3
 800298c:	4b6c      	ldr	r3, [pc, #432]	@ (8002b40 <__aeabi_dmul+0x5bc>)
 800298e:	2500      	movs	r5, #0
 8002990:	1a9b      	subs	r3, r3, r2
 8002992:	469b      	mov	fp, r3
 8002994:	2300      	movs	r3, #0
 8002996:	9302      	str	r3, [sp, #8]
 8002998:	e61a      	b.n	80025d0 <__aeabi_dmul+0x4c>
 800299a:	2d0f      	cmp	r5, #15
 800299c:	d000      	beq.n	80029a0 <__aeabi_dmul+0x41c>
 800299e:	e0c9      	b.n	8002b34 <__aeabi_dmul+0x5b0>
 80029a0:	2380      	movs	r3, #128	@ 0x80
 80029a2:	4652      	mov	r2, sl
 80029a4:	031b      	lsls	r3, r3, #12
 80029a6:	421a      	tst	r2, r3
 80029a8:	d002      	beq.n	80029b0 <__aeabi_dmul+0x42c>
 80029aa:	421c      	tst	r4, r3
 80029ac:	d100      	bne.n	80029b0 <__aeabi_dmul+0x42c>
 80029ae:	e092      	b.n	8002ad6 <__aeabi_dmul+0x552>
 80029b0:	2480      	movs	r4, #128	@ 0x80
 80029b2:	4653      	mov	r3, sl
 80029b4:	0324      	lsls	r4, r4, #12
 80029b6:	431c      	orrs	r4, r3
 80029b8:	0324      	lsls	r4, r4, #12
 80029ba:	4642      	mov	r2, r8
 80029bc:	0b24      	lsrs	r4, r4, #12
 80029be:	e63e      	b.n	800263e <__aeabi_dmul+0xba>
 80029c0:	469b      	mov	fp, r3
 80029c2:	2303      	movs	r3, #3
 80029c4:	4680      	mov	r8, r0
 80029c6:	250c      	movs	r5, #12
 80029c8:	9302      	str	r3, [sp, #8]
 80029ca:	e601      	b.n	80025d0 <__aeabi_dmul+0x4c>
 80029cc:	2300      	movs	r3, #0
 80029ce:	469a      	mov	sl, r3
 80029d0:	469b      	mov	fp, r3
 80029d2:	3301      	adds	r3, #1
 80029d4:	2504      	movs	r5, #4
 80029d6:	9302      	str	r3, [sp, #8]
 80029d8:	e5fa      	b.n	80025d0 <__aeabi_dmul+0x4c>
 80029da:	2101      	movs	r1, #1
 80029dc:	430d      	orrs	r5, r1
 80029de:	2d0a      	cmp	r5, #10
 80029e0:	dd00      	ble.n	80029e4 <__aeabi_dmul+0x460>
 80029e2:	e64b      	b.n	800267c <__aeabi_dmul+0xf8>
 80029e4:	4649      	mov	r1, r9
 80029e6:	9800      	ldr	r0, [sp, #0]
 80029e8:	4041      	eors	r1, r0
 80029ea:	b2c9      	uxtb	r1, r1
 80029ec:	9103      	str	r1, [sp, #12]
 80029ee:	2d02      	cmp	r5, #2
 80029f0:	dc00      	bgt.n	80029f4 <__aeabi_dmul+0x470>
 80029f2:	e096      	b.n	8002b22 <__aeabi_dmul+0x59e>
 80029f4:	2300      	movs	r3, #0
 80029f6:	2400      	movs	r4, #0
 80029f8:	2001      	movs	r0, #1
 80029fa:	9301      	str	r3, [sp, #4]
 80029fc:	e60c      	b.n	8002618 <__aeabi_dmul+0x94>
 80029fe:	4649      	mov	r1, r9
 8002a00:	2302      	movs	r3, #2
 8002a02:	9a00      	ldr	r2, [sp, #0]
 8002a04:	432b      	orrs	r3, r5
 8002a06:	4051      	eors	r1, r2
 8002a08:	b2ca      	uxtb	r2, r1
 8002a0a:	9203      	str	r2, [sp, #12]
 8002a0c:	2b0a      	cmp	r3, #10
 8002a0e:	dd00      	ble.n	8002a12 <__aeabi_dmul+0x48e>
 8002a10:	e634      	b.n	800267c <__aeabi_dmul+0xf8>
 8002a12:	2d00      	cmp	r5, #0
 8002a14:	d157      	bne.n	8002ac6 <__aeabi_dmul+0x542>
 8002a16:	9b03      	ldr	r3, [sp, #12]
 8002a18:	4699      	mov	r9, r3
 8002a1a:	2400      	movs	r4, #0
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	4b49      	ldr	r3, [pc, #292]	@ (8002b44 <__aeabi_dmul+0x5c0>)
 8002a20:	e60e      	b.n	8002640 <__aeabi_dmul+0xbc>
 8002a22:	4658      	mov	r0, fp
 8002a24:	2101      	movs	r1, #1
 8002a26:	1ac9      	subs	r1, r1, r3
 8002a28:	2938      	cmp	r1, #56	@ 0x38
 8002a2a:	dd00      	ble.n	8002a2e <__aeabi_dmul+0x4aa>
 8002a2c:	e62f      	b.n	800268e <__aeabi_dmul+0x10a>
 8002a2e:	291f      	cmp	r1, #31
 8002a30:	dd56      	ble.n	8002ae0 <__aeabi_dmul+0x55c>
 8002a32:	221f      	movs	r2, #31
 8002a34:	4654      	mov	r4, sl
 8002a36:	4252      	negs	r2, r2
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	40dc      	lsrs	r4, r3
 8002a3c:	2920      	cmp	r1, #32
 8002a3e:	d007      	beq.n	8002a50 <__aeabi_dmul+0x4cc>
 8002a40:	4b41      	ldr	r3, [pc, #260]	@ (8002b48 <__aeabi_dmul+0x5c4>)
 8002a42:	4642      	mov	r2, r8
 8002a44:	469c      	mov	ip, r3
 8002a46:	4653      	mov	r3, sl
 8002a48:	4460      	add	r0, ip
 8002a4a:	4083      	lsls	r3, r0
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	4690      	mov	r8, r2
 8002a50:	4642      	mov	r2, r8
 8002a52:	2107      	movs	r1, #7
 8002a54:	1e53      	subs	r3, r2, #1
 8002a56:	419a      	sbcs	r2, r3
 8002a58:	000b      	movs	r3, r1
 8002a5a:	4322      	orrs	r2, r4
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	2400      	movs	r4, #0
 8002a60:	4211      	tst	r1, r2
 8002a62:	d009      	beq.n	8002a78 <__aeabi_dmul+0x4f4>
 8002a64:	230f      	movs	r3, #15
 8002a66:	4013      	ands	r3, r2
 8002a68:	2b04      	cmp	r3, #4
 8002a6a:	d05d      	beq.n	8002b28 <__aeabi_dmul+0x5a4>
 8002a6c:	1d11      	adds	r1, r2, #4
 8002a6e:	4291      	cmp	r1, r2
 8002a70:	419b      	sbcs	r3, r3
 8002a72:	000a      	movs	r2, r1
 8002a74:	425b      	negs	r3, r3
 8002a76:	075b      	lsls	r3, r3, #29
 8002a78:	08d2      	lsrs	r2, r2, #3
 8002a7a:	431a      	orrs	r2, r3
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	e5df      	b.n	8002640 <__aeabi_dmul+0xbc>
 8002a80:	9b03      	ldr	r3, [sp, #12]
 8002a82:	4699      	mov	r9, r3
 8002a84:	e5fa      	b.n	800267c <__aeabi_dmul+0xf8>
 8002a86:	9801      	ldr	r0, [sp, #4]
 8002a88:	f000 fde6 	bl	8003658 <__clzsi2>
 8002a8c:	0002      	movs	r2, r0
 8002a8e:	0003      	movs	r3, r0
 8002a90:	3215      	adds	r2, #21
 8002a92:	3320      	adds	r3, #32
 8002a94:	2a1c      	cmp	r2, #28
 8002a96:	dc00      	bgt.n	8002a9a <__aeabi_dmul+0x516>
 8002a98:	e738      	b.n	800290c <__aeabi_dmul+0x388>
 8002a9a:	9a01      	ldr	r2, [sp, #4]
 8002a9c:	3808      	subs	r0, #8
 8002a9e:	4082      	lsls	r2, r0
 8002aa0:	e73f      	b.n	8002922 <__aeabi_dmul+0x39e>
 8002aa2:	f000 fdd9 	bl	8003658 <__clzsi2>
 8002aa6:	2315      	movs	r3, #21
 8002aa8:	469c      	mov	ip, r3
 8002aaa:	4484      	add	ip, r0
 8002aac:	0002      	movs	r2, r0
 8002aae:	4663      	mov	r3, ip
 8002ab0:	3220      	adds	r2, #32
 8002ab2:	2b1c      	cmp	r3, #28
 8002ab4:	dc00      	bgt.n	8002ab8 <__aeabi_dmul+0x534>
 8002ab6:	e758      	b.n	800296a <__aeabi_dmul+0x3e6>
 8002ab8:	2300      	movs	r3, #0
 8002aba:	4698      	mov	r8, r3
 8002abc:	0023      	movs	r3, r4
 8002abe:	3808      	subs	r0, #8
 8002ac0:	4083      	lsls	r3, r0
 8002ac2:	469a      	mov	sl, r3
 8002ac4:	e762      	b.n	800298c <__aeabi_dmul+0x408>
 8002ac6:	001d      	movs	r5, r3
 8002ac8:	2300      	movs	r3, #0
 8002aca:	2400      	movs	r4, #0
 8002acc:	2002      	movs	r0, #2
 8002ace:	9301      	str	r3, [sp, #4]
 8002ad0:	e5a2      	b.n	8002618 <__aeabi_dmul+0x94>
 8002ad2:	9002      	str	r0, [sp, #8]
 8002ad4:	e632      	b.n	800273c <__aeabi_dmul+0x1b8>
 8002ad6:	431c      	orrs	r4, r3
 8002ad8:	9b00      	ldr	r3, [sp, #0]
 8002ada:	9a01      	ldr	r2, [sp, #4]
 8002adc:	4699      	mov	r9, r3
 8002ade:	e5ae      	b.n	800263e <__aeabi_dmul+0xba>
 8002ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b4c <__aeabi_dmul+0x5c8>)
 8002ae2:	4652      	mov	r2, sl
 8002ae4:	18c3      	adds	r3, r0, r3
 8002ae6:	4640      	mov	r0, r8
 8002ae8:	409a      	lsls	r2, r3
 8002aea:	40c8      	lsrs	r0, r1
 8002aec:	4302      	orrs	r2, r0
 8002aee:	4640      	mov	r0, r8
 8002af0:	4098      	lsls	r0, r3
 8002af2:	0003      	movs	r3, r0
 8002af4:	1e58      	subs	r0, r3, #1
 8002af6:	4183      	sbcs	r3, r0
 8002af8:	4654      	mov	r4, sl
 8002afa:	431a      	orrs	r2, r3
 8002afc:	40cc      	lsrs	r4, r1
 8002afe:	0753      	lsls	r3, r2, #29
 8002b00:	d009      	beq.n	8002b16 <__aeabi_dmul+0x592>
 8002b02:	230f      	movs	r3, #15
 8002b04:	4013      	ands	r3, r2
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d005      	beq.n	8002b16 <__aeabi_dmul+0x592>
 8002b0a:	1d13      	adds	r3, r2, #4
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	4192      	sbcs	r2, r2
 8002b10:	4252      	negs	r2, r2
 8002b12:	18a4      	adds	r4, r4, r2
 8002b14:	001a      	movs	r2, r3
 8002b16:	0223      	lsls	r3, r4, #8
 8002b18:	d508      	bpl.n	8002b2c <__aeabi_dmul+0x5a8>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	2400      	movs	r4, #0
 8002b1e:	2200      	movs	r2, #0
 8002b20:	e58e      	b.n	8002640 <__aeabi_dmul+0xbc>
 8002b22:	4689      	mov	r9, r1
 8002b24:	2400      	movs	r4, #0
 8002b26:	e58b      	b.n	8002640 <__aeabi_dmul+0xbc>
 8002b28:	2300      	movs	r3, #0
 8002b2a:	e7a5      	b.n	8002a78 <__aeabi_dmul+0x4f4>
 8002b2c:	0763      	lsls	r3, r4, #29
 8002b2e:	0264      	lsls	r4, r4, #9
 8002b30:	0b24      	lsrs	r4, r4, #12
 8002b32:	e7a1      	b.n	8002a78 <__aeabi_dmul+0x4f4>
 8002b34:	9b00      	ldr	r3, [sp, #0]
 8002b36:	46a2      	mov	sl, r4
 8002b38:	4699      	mov	r9, r3
 8002b3a:	9b01      	ldr	r3, [sp, #4]
 8002b3c:	4698      	mov	r8, r3
 8002b3e:	e737      	b.n	80029b0 <__aeabi_dmul+0x42c>
 8002b40:	fffffc0d 	.word	0xfffffc0d
 8002b44:	000007ff 	.word	0x000007ff
 8002b48:	0000043e 	.word	0x0000043e
 8002b4c:	0000041e 	.word	0x0000041e

08002b50 <__aeabi_dsub>:
 8002b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b52:	4657      	mov	r7, sl
 8002b54:	464e      	mov	r6, r9
 8002b56:	4645      	mov	r5, r8
 8002b58:	46de      	mov	lr, fp
 8002b5a:	b5e0      	push	{r5, r6, r7, lr}
 8002b5c:	b083      	sub	sp, #12
 8002b5e:	9000      	str	r0, [sp, #0]
 8002b60:	9101      	str	r1, [sp, #4]
 8002b62:	030c      	lsls	r4, r1, #12
 8002b64:	004d      	lsls	r5, r1, #1
 8002b66:	0fce      	lsrs	r6, r1, #31
 8002b68:	0a61      	lsrs	r1, r4, #9
 8002b6a:	9c00      	ldr	r4, [sp, #0]
 8002b6c:	005f      	lsls	r7, r3, #1
 8002b6e:	0f64      	lsrs	r4, r4, #29
 8002b70:	430c      	orrs	r4, r1
 8002b72:	9900      	ldr	r1, [sp, #0]
 8002b74:	9200      	str	r2, [sp, #0]
 8002b76:	9301      	str	r3, [sp, #4]
 8002b78:	00c8      	lsls	r0, r1, #3
 8002b7a:	0319      	lsls	r1, r3, #12
 8002b7c:	0d7b      	lsrs	r3, r7, #21
 8002b7e:	4699      	mov	r9, r3
 8002b80:	9b01      	ldr	r3, [sp, #4]
 8002b82:	4fcc      	ldr	r7, [pc, #816]	@ (8002eb4 <__aeabi_dsub+0x364>)
 8002b84:	0fdb      	lsrs	r3, r3, #31
 8002b86:	469c      	mov	ip, r3
 8002b88:	0a4b      	lsrs	r3, r1, #9
 8002b8a:	9900      	ldr	r1, [sp, #0]
 8002b8c:	4680      	mov	r8, r0
 8002b8e:	0f49      	lsrs	r1, r1, #29
 8002b90:	4319      	orrs	r1, r3
 8002b92:	9b00      	ldr	r3, [sp, #0]
 8002b94:	468b      	mov	fp, r1
 8002b96:	00da      	lsls	r2, r3, #3
 8002b98:	4692      	mov	sl, r2
 8002b9a:	0d6d      	lsrs	r5, r5, #21
 8002b9c:	45b9      	cmp	r9, r7
 8002b9e:	d100      	bne.n	8002ba2 <__aeabi_dsub+0x52>
 8002ba0:	e0bf      	b.n	8002d22 <__aeabi_dsub+0x1d2>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	4661      	mov	r1, ip
 8002ba6:	4059      	eors	r1, r3
 8002ba8:	464b      	mov	r3, r9
 8002baa:	468c      	mov	ip, r1
 8002bac:	1aeb      	subs	r3, r5, r3
 8002bae:	428e      	cmp	r6, r1
 8002bb0:	d075      	beq.n	8002c9e <__aeabi_dsub+0x14e>
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	dc00      	bgt.n	8002bb8 <__aeabi_dsub+0x68>
 8002bb6:	e2a3      	b.n	8003100 <__aeabi_dsub+0x5b0>
 8002bb8:	4649      	mov	r1, r9
 8002bba:	2900      	cmp	r1, #0
 8002bbc:	d100      	bne.n	8002bc0 <__aeabi_dsub+0x70>
 8002bbe:	e0ce      	b.n	8002d5e <__aeabi_dsub+0x20e>
 8002bc0:	42bd      	cmp	r5, r7
 8002bc2:	d100      	bne.n	8002bc6 <__aeabi_dsub+0x76>
 8002bc4:	e200      	b.n	8002fc8 <__aeabi_dsub+0x478>
 8002bc6:	2701      	movs	r7, #1
 8002bc8:	2b38      	cmp	r3, #56	@ 0x38
 8002bca:	dc19      	bgt.n	8002c00 <__aeabi_dsub+0xb0>
 8002bcc:	2780      	movs	r7, #128	@ 0x80
 8002bce:	4659      	mov	r1, fp
 8002bd0:	043f      	lsls	r7, r7, #16
 8002bd2:	4339      	orrs	r1, r7
 8002bd4:	468b      	mov	fp, r1
 8002bd6:	2b1f      	cmp	r3, #31
 8002bd8:	dd00      	ble.n	8002bdc <__aeabi_dsub+0x8c>
 8002bda:	e1fa      	b.n	8002fd2 <__aeabi_dsub+0x482>
 8002bdc:	2720      	movs	r7, #32
 8002bde:	1af9      	subs	r1, r7, r3
 8002be0:	468c      	mov	ip, r1
 8002be2:	4659      	mov	r1, fp
 8002be4:	4667      	mov	r7, ip
 8002be6:	40b9      	lsls	r1, r7
 8002be8:	000f      	movs	r7, r1
 8002bea:	0011      	movs	r1, r2
 8002bec:	40d9      	lsrs	r1, r3
 8002bee:	430f      	orrs	r7, r1
 8002bf0:	4661      	mov	r1, ip
 8002bf2:	408a      	lsls	r2, r1
 8002bf4:	1e51      	subs	r1, r2, #1
 8002bf6:	418a      	sbcs	r2, r1
 8002bf8:	4659      	mov	r1, fp
 8002bfa:	40d9      	lsrs	r1, r3
 8002bfc:	4317      	orrs	r7, r2
 8002bfe:	1a64      	subs	r4, r4, r1
 8002c00:	1bc7      	subs	r7, r0, r7
 8002c02:	42b8      	cmp	r0, r7
 8002c04:	4180      	sbcs	r0, r0
 8002c06:	4240      	negs	r0, r0
 8002c08:	1a24      	subs	r4, r4, r0
 8002c0a:	0223      	lsls	r3, r4, #8
 8002c0c:	d400      	bmi.n	8002c10 <__aeabi_dsub+0xc0>
 8002c0e:	e140      	b.n	8002e92 <__aeabi_dsub+0x342>
 8002c10:	0264      	lsls	r4, r4, #9
 8002c12:	0a64      	lsrs	r4, r4, #9
 8002c14:	2c00      	cmp	r4, #0
 8002c16:	d100      	bne.n	8002c1a <__aeabi_dsub+0xca>
 8002c18:	e154      	b.n	8002ec4 <__aeabi_dsub+0x374>
 8002c1a:	0020      	movs	r0, r4
 8002c1c:	f000 fd1c 	bl	8003658 <__clzsi2>
 8002c20:	0003      	movs	r3, r0
 8002c22:	3b08      	subs	r3, #8
 8002c24:	2120      	movs	r1, #32
 8002c26:	0038      	movs	r0, r7
 8002c28:	1aca      	subs	r2, r1, r3
 8002c2a:	40d0      	lsrs	r0, r2
 8002c2c:	409c      	lsls	r4, r3
 8002c2e:	0002      	movs	r2, r0
 8002c30:	409f      	lsls	r7, r3
 8002c32:	4322      	orrs	r2, r4
 8002c34:	429d      	cmp	r5, r3
 8002c36:	dd00      	ble.n	8002c3a <__aeabi_dsub+0xea>
 8002c38:	e1a6      	b.n	8002f88 <__aeabi_dsub+0x438>
 8002c3a:	1b58      	subs	r0, r3, r5
 8002c3c:	3001      	adds	r0, #1
 8002c3e:	1a09      	subs	r1, r1, r0
 8002c40:	003c      	movs	r4, r7
 8002c42:	408f      	lsls	r7, r1
 8002c44:	40c4      	lsrs	r4, r0
 8002c46:	1e7b      	subs	r3, r7, #1
 8002c48:	419f      	sbcs	r7, r3
 8002c4a:	0013      	movs	r3, r2
 8002c4c:	408b      	lsls	r3, r1
 8002c4e:	4327      	orrs	r7, r4
 8002c50:	431f      	orrs	r7, r3
 8002c52:	40c2      	lsrs	r2, r0
 8002c54:	003b      	movs	r3, r7
 8002c56:	0014      	movs	r4, r2
 8002c58:	2500      	movs	r5, #0
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	d100      	bne.n	8002c60 <__aeabi_dsub+0x110>
 8002c5e:	e1f7      	b.n	8003050 <__aeabi_dsub+0x500>
 8002c60:	077b      	lsls	r3, r7, #29
 8002c62:	d100      	bne.n	8002c66 <__aeabi_dsub+0x116>
 8002c64:	e377      	b.n	8003356 <__aeabi_dsub+0x806>
 8002c66:	230f      	movs	r3, #15
 8002c68:	0038      	movs	r0, r7
 8002c6a:	403b      	ands	r3, r7
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	d004      	beq.n	8002c7a <__aeabi_dsub+0x12a>
 8002c70:	1d38      	adds	r0, r7, #4
 8002c72:	42b8      	cmp	r0, r7
 8002c74:	41bf      	sbcs	r7, r7
 8002c76:	427f      	negs	r7, r7
 8002c78:	19e4      	adds	r4, r4, r7
 8002c7a:	0223      	lsls	r3, r4, #8
 8002c7c:	d400      	bmi.n	8002c80 <__aeabi_dsub+0x130>
 8002c7e:	e368      	b.n	8003352 <__aeabi_dsub+0x802>
 8002c80:	4b8c      	ldr	r3, [pc, #560]	@ (8002eb4 <__aeabi_dsub+0x364>)
 8002c82:	3501      	adds	r5, #1
 8002c84:	429d      	cmp	r5, r3
 8002c86:	d100      	bne.n	8002c8a <__aeabi_dsub+0x13a>
 8002c88:	e0f4      	b.n	8002e74 <__aeabi_dsub+0x324>
 8002c8a:	4b8b      	ldr	r3, [pc, #556]	@ (8002eb8 <__aeabi_dsub+0x368>)
 8002c8c:	056d      	lsls	r5, r5, #21
 8002c8e:	401c      	ands	r4, r3
 8002c90:	0d6d      	lsrs	r5, r5, #21
 8002c92:	0767      	lsls	r7, r4, #29
 8002c94:	08c0      	lsrs	r0, r0, #3
 8002c96:	0264      	lsls	r4, r4, #9
 8002c98:	4307      	orrs	r7, r0
 8002c9a:	0b24      	lsrs	r4, r4, #12
 8002c9c:	e0ec      	b.n	8002e78 <__aeabi_dsub+0x328>
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	dc00      	bgt.n	8002ca4 <__aeabi_dsub+0x154>
 8002ca2:	e329      	b.n	80032f8 <__aeabi_dsub+0x7a8>
 8002ca4:	4649      	mov	r1, r9
 8002ca6:	2900      	cmp	r1, #0
 8002ca8:	d000      	beq.n	8002cac <__aeabi_dsub+0x15c>
 8002caa:	e0d6      	b.n	8002e5a <__aeabi_dsub+0x30a>
 8002cac:	4659      	mov	r1, fp
 8002cae:	4311      	orrs	r1, r2
 8002cb0:	d100      	bne.n	8002cb4 <__aeabi_dsub+0x164>
 8002cb2:	e12e      	b.n	8002f12 <__aeabi_dsub+0x3c2>
 8002cb4:	1e59      	subs	r1, r3, #1
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d100      	bne.n	8002cbc <__aeabi_dsub+0x16c>
 8002cba:	e1e6      	b.n	800308a <__aeabi_dsub+0x53a>
 8002cbc:	42bb      	cmp	r3, r7
 8002cbe:	d100      	bne.n	8002cc2 <__aeabi_dsub+0x172>
 8002cc0:	e182      	b.n	8002fc8 <__aeabi_dsub+0x478>
 8002cc2:	2701      	movs	r7, #1
 8002cc4:	000b      	movs	r3, r1
 8002cc6:	2938      	cmp	r1, #56	@ 0x38
 8002cc8:	dc14      	bgt.n	8002cf4 <__aeabi_dsub+0x1a4>
 8002cca:	2b1f      	cmp	r3, #31
 8002ccc:	dd00      	ble.n	8002cd0 <__aeabi_dsub+0x180>
 8002cce:	e23c      	b.n	800314a <__aeabi_dsub+0x5fa>
 8002cd0:	2720      	movs	r7, #32
 8002cd2:	1af9      	subs	r1, r7, r3
 8002cd4:	468c      	mov	ip, r1
 8002cd6:	4659      	mov	r1, fp
 8002cd8:	4667      	mov	r7, ip
 8002cda:	40b9      	lsls	r1, r7
 8002cdc:	000f      	movs	r7, r1
 8002cde:	0011      	movs	r1, r2
 8002ce0:	40d9      	lsrs	r1, r3
 8002ce2:	430f      	orrs	r7, r1
 8002ce4:	4661      	mov	r1, ip
 8002ce6:	408a      	lsls	r2, r1
 8002ce8:	1e51      	subs	r1, r2, #1
 8002cea:	418a      	sbcs	r2, r1
 8002cec:	4659      	mov	r1, fp
 8002cee:	40d9      	lsrs	r1, r3
 8002cf0:	4317      	orrs	r7, r2
 8002cf2:	1864      	adds	r4, r4, r1
 8002cf4:	183f      	adds	r7, r7, r0
 8002cf6:	4287      	cmp	r7, r0
 8002cf8:	4180      	sbcs	r0, r0
 8002cfa:	4240      	negs	r0, r0
 8002cfc:	1824      	adds	r4, r4, r0
 8002cfe:	0223      	lsls	r3, r4, #8
 8002d00:	d400      	bmi.n	8002d04 <__aeabi_dsub+0x1b4>
 8002d02:	e0c6      	b.n	8002e92 <__aeabi_dsub+0x342>
 8002d04:	4b6b      	ldr	r3, [pc, #428]	@ (8002eb4 <__aeabi_dsub+0x364>)
 8002d06:	3501      	adds	r5, #1
 8002d08:	429d      	cmp	r5, r3
 8002d0a:	d100      	bne.n	8002d0e <__aeabi_dsub+0x1be>
 8002d0c:	e0b2      	b.n	8002e74 <__aeabi_dsub+0x324>
 8002d0e:	2101      	movs	r1, #1
 8002d10:	4b69      	ldr	r3, [pc, #420]	@ (8002eb8 <__aeabi_dsub+0x368>)
 8002d12:	087a      	lsrs	r2, r7, #1
 8002d14:	401c      	ands	r4, r3
 8002d16:	4039      	ands	r1, r7
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	07e7      	lsls	r7, r4, #31
 8002d1c:	4317      	orrs	r7, r2
 8002d1e:	0864      	lsrs	r4, r4, #1
 8002d20:	e79e      	b.n	8002c60 <__aeabi_dsub+0x110>
 8002d22:	4b66      	ldr	r3, [pc, #408]	@ (8002ebc <__aeabi_dsub+0x36c>)
 8002d24:	4311      	orrs	r1, r2
 8002d26:	468a      	mov	sl, r1
 8002d28:	18eb      	adds	r3, r5, r3
 8002d2a:	2900      	cmp	r1, #0
 8002d2c:	d028      	beq.n	8002d80 <__aeabi_dsub+0x230>
 8002d2e:	4566      	cmp	r6, ip
 8002d30:	d02c      	beq.n	8002d8c <__aeabi_dsub+0x23c>
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d05b      	beq.n	8002dee <__aeabi_dsub+0x29e>
 8002d36:	2d00      	cmp	r5, #0
 8002d38:	d100      	bne.n	8002d3c <__aeabi_dsub+0x1ec>
 8002d3a:	e12c      	b.n	8002f96 <__aeabi_dsub+0x446>
 8002d3c:	465b      	mov	r3, fp
 8002d3e:	4666      	mov	r6, ip
 8002d40:	075f      	lsls	r7, r3, #29
 8002d42:	08d2      	lsrs	r2, r2, #3
 8002d44:	4317      	orrs	r7, r2
 8002d46:	08dd      	lsrs	r5, r3, #3
 8002d48:	003b      	movs	r3, r7
 8002d4a:	432b      	orrs	r3, r5
 8002d4c:	d100      	bne.n	8002d50 <__aeabi_dsub+0x200>
 8002d4e:	e0e2      	b.n	8002f16 <__aeabi_dsub+0x3c6>
 8002d50:	2480      	movs	r4, #128	@ 0x80
 8002d52:	0324      	lsls	r4, r4, #12
 8002d54:	432c      	orrs	r4, r5
 8002d56:	0324      	lsls	r4, r4, #12
 8002d58:	4d56      	ldr	r5, [pc, #344]	@ (8002eb4 <__aeabi_dsub+0x364>)
 8002d5a:	0b24      	lsrs	r4, r4, #12
 8002d5c:	e08c      	b.n	8002e78 <__aeabi_dsub+0x328>
 8002d5e:	4659      	mov	r1, fp
 8002d60:	4311      	orrs	r1, r2
 8002d62:	d100      	bne.n	8002d66 <__aeabi_dsub+0x216>
 8002d64:	e0d5      	b.n	8002f12 <__aeabi_dsub+0x3c2>
 8002d66:	1e59      	subs	r1, r3, #1
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d100      	bne.n	8002d6e <__aeabi_dsub+0x21e>
 8002d6c:	e1b9      	b.n	80030e2 <__aeabi_dsub+0x592>
 8002d6e:	42bb      	cmp	r3, r7
 8002d70:	d100      	bne.n	8002d74 <__aeabi_dsub+0x224>
 8002d72:	e1b1      	b.n	80030d8 <__aeabi_dsub+0x588>
 8002d74:	2701      	movs	r7, #1
 8002d76:	000b      	movs	r3, r1
 8002d78:	2938      	cmp	r1, #56	@ 0x38
 8002d7a:	dd00      	ble.n	8002d7e <__aeabi_dsub+0x22e>
 8002d7c:	e740      	b.n	8002c00 <__aeabi_dsub+0xb0>
 8002d7e:	e72a      	b.n	8002bd6 <__aeabi_dsub+0x86>
 8002d80:	4661      	mov	r1, ip
 8002d82:	2701      	movs	r7, #1
 8002d84:	4079      	eors	r1, r7
 8002d86:	468c      	mov	ip, r1
 8002d88:	4566      	cmp	r6, ip
 8002d8a:	d1d2      	bne.n	8002d32 <__aeabi_dsub+0x1e2>
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d100      	bne.n	8002d92 <__aeabi_dsub+0x242>
 8002d90:	e0c5      	b.n	8002f1e <__aeabi_dsub+0x3ce>
 8002d92:	2d00      	cmp	r5, #0
 8002d94:	d000      	beq.n	8002d98 <__aeabi_dsub+0x248>
 8002d96:	e155      	b.n	8003044 <__aeabi_dsub+0x4f4>
 8002d98:	464b      	mov	r3, r9
 8002d9a:	0025      	movs	r5, r4
 8002d9c:	4305      	orrs	r5, r0
 8002d9e:	d100      	bne.n	8002da2 <__aeabi_dsub+0x252>
 8002da0:	e212      	b.n	80031c8 <__aeabi_dsub+0x678>
 8002da2:	1e59      	subs	r1, r3, #1
 8002da4:	468c      	mov	ip, r1
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d100      	bne.n	8002dac <__aeabi_dsub+0x25c>
 8002daa:	e249      	b.n	8003240 <__aeabi_dsub+0x6f0>
 8002dac:	4d41      	ldr	r5, [pc, #260]	@ (8002eb4 <__aeabi_dsub+0x364>)
 8002dae:	42ab      	cmp	r3, r5
 8002db0:	d100      	bne.n	8002db4 <__aeabi_dsub+0x264>
 8002db2:	e28f      	b.n	80032d4 <__aeabi_dsub+0x784>
 8002db4:	2701      	movs	r7, #1
 8002db6:	2938      	cmp	r1, #56	@ 0x38
 8002db8:	dc11      	bgt.n	8002dde <__aeabi_dsub+0x28e>
 8002dba:	4663      	mov	r3, ip
 8002dbc:	2b1f      	cmp	r3, #31
 8002dbe:	dd00      	ble.n	8002dc2 <__aeabi_dsub+0x272>
 8002dc0:	e25b      	b.n	800327a <__aeabi_dsub+0x72a>
 8002dc2:	4661      	mov	r1, ip
 8002dc4:	2320      	movs	r3, #32
 8002dc6:	0027      	movs	r7, r4
 8002dc8:	1a5b      	subs	r3, r3, r1
 8002dca:	0005      	movs	r5, r0
 8002dcc:	4098      	lsls	r0, r3
 8002dce:	409f      	lsls	r7, r3
 8002dd0:	40cd      	lsrs	r5, r1
 8002dd2:	1e43      	subs	r3, r0, #1
 8002dd4:	4198      	sbcs	r0, r3
 8002dd6:	40cc      	lsrs	r4, r1
 8002dd8:	432f      	orrs	r7, r5
 8002dda:	4307      	orrs	r7, r0
 8002ddc:	44a3      	add	fp, r4
 8002dde:	18bf      	adds	r7, r7, r2
 8002de0:	4297      	cmp	r7, r2
 8002de2:	4192      	sbcs	r2, r2
 8002de4:	4252      	negs	r2, r2
 8002de6:	445a      	add	r2, fp
 8002de8:	0014      	movs	r4, r2
 8002dea:	464d      	mov	r5, r9
 8002dec:	e787      	b.n	8002cfe <__aeabi_dsub+0x1ae>
 8002dee:	4f34      	ldr	r7, [pc, #208]	@ (8002ec0 <__aeabi_dsub+0x370>)
 8002df0:	1c6b      	adds	r3, r5, #1
 8002df2:	423b      	tst	r3, r7
 8002df4:	d000      	beq.n	8002df8 <__aeabi_dsub+0x2a8>
 8002df6:	e0b6      	b.n	8002f66 <__aeabi_dsub+0x416>
 8002df8:	4659      	mov	r1, fp
 8002dfa:	0023      	movs	r3, r4
 8002dfc:	4311      	orrs	r1, r2
 8002dfe:	000f      	movs	r7, r1
 8002e00:	4303      	orrs	r3, r0
 8002e02:	2d00      	cmp	r5, #0
 8002e04:	d000      	beq.n	8002e08 <__aeabi_dsub+0x2b8>
 8002e06:	e126      	b.n	8003056 <__aeabi_dsub+0x506>
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d100      	bne.n	8002e0e <__aeabi_dsub+0x2be>
 8002e0c:	e1c0      	b.n	8003190 <__aeabi_dsub+0x640>
 8002e0e:	2900      	cmp	r1, #0
 8002e10:	d100      	bne.n	8002e14 <__aeabi_dsub+0x2c4>
 8002e12:	e0a1      	b.n	8002f58 <__aeabi_dsub+0x408>
 8002e14:	1a83      	subs	r3, r0, r2
 8002e16:	4698      	mov	r8, r3
 8002e18:	465b      	mov	r3, fp
 8002e1a:	4540      	cmp	r0, r8
 8002e1c:	41ad      	sbcs	r5, r5
 8002e1e:	1ae3      	subs	r3, r4, r3
 8002e20:	426d      	negs	r5, r5
 8002e22:	1b5b      	subs	r3, r3, r5
 8002e24:	2580      	movs	r5, #128	@ 0x80
 8002e26:	042d      	lsls	r5, r5, #16
 8002e28:	422b      	tst	r3, r5
 8002e2a:	d100      	bne.n	8002e2e <__aeabi_dsub+0x2de>
 8002e2c:	e14b      	b.n	80030c6 <__aeabi_dsub+0x576>
 8002e2e:	465b      	mov	r3, fp
 8002e30:	1a10      	subs	r0, r2, r0
 8002e32:	4282      	cmp	r2, r0
 8002e34:	4192      	sbcs	r2, r2
 8002e36:	1b1c      	subs	r4, r3, r4
 8002e38:	0007      	movs	r7, r0
 8002e3a:	2601      	movs	r6, #1
 8002e3c:	4663      	mov	r3, ip
 8002e3e:	4252      	negs	r2, r2
 8002e40:	1aa4      	subs	r4, r4, r2
 8002e42:	4327      	orrs	r7, r4
 8002e44:	401e      	ands	r6, r3
 8002e46:	2f00      	cmp	r7, #0
 8002e48:	d100      	bne.n	8002e4c <__aeabi_dsub+0x2fc>
 8002e4a:	e142      	b.n	80030d2 <__aeabi_dsub+0x582>
 8002e4c:	422c      	tst	r4, r5
 8002e4e:	d100      	bne.n	8002e52 <__aeabi_dsub+0x302>
 8002e50:	e26d      	b.n	800332e <__aeabi_dsub+0x7de>
 8002e52:	4b19      	ldr	r3, [pc, #100]	@ (8002eb8 <__aeabi_dsub+0x368>)
 8002e54:	2501      	movs	r5, #1
 8002e56:	401c      	ands	r4, r3
 8002e58:	e71b      	b.n	8002c92 <__aeabi_dsub+0x142>
 8002e5a:	42bd      	cmp	r5, r7
 8002e5c:	d100      	bne.n	8002e60 <__aeabi_dsub+0x310>
 8002e5e:	e13b      	b.n	80030d8 <__aeabi_dsub+0x588>
 8002e60:	2701      	movs	r7, #1
 8002e62:	2b38      	cmp	r3, #56	@ 0x38
 8002e64:	dd00      	ble.n	8002e68 <__aeabi_dsub+0x318>
 8002e66:	e745      	b.n	8002cf4 <__aeabi_dsub+0x1a4>
 8002e68:	2780      	movs	r7, #128	@ 0x80
 8002e6a:	4659      	mov	r1, fp
 8002e6c:	043f      	lsls	r7, r7, #16
 8002e6e:	4339      	orrs	r1, r7
 8002e70:	468b      	mov	fp, r1
 8002e72:	e72a      	b.n	8002cca <__aeabi_dsub+0x17a>
 8002e74:	2400      	movs	r4, #0
 8002e76:	2700      	movs	r7, #0
 8002e78:	052d      	lsls	r5, r5, #20
 8002e7a:	4325      	orrs	r5, r4
 8002e7c:	07f6      	lsls	r6, r6, #31
 8002e7e:	4335      	orrs	r5, r6
 8002e80:	0038      	movs	r0, r7
 8002e82:	0029      	movs	r1, r5
 8002e84:	b003      	add	sp, #12
 8002e86:	bcf0      	pop	{r4, r5, r6, r7}
 8002e88:	46bb      	mov	fp, r7
 8002e8a:	46b2      	mov	sl, r6
 8002e8c:	46a9      	mov	r9, r5
 8002e8e:	46a0      	mov	r8, r4
 8002e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e92:	077b      	lsls	r3, r7, #29
 8002e94:	d004      	beq.n	8002ea0 <__aeabi_dsub+0x350>
 8002e96:	230f      	movs	r3, #15
 8002e98:	403b      	ands	r3, r7
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d000      	beq.n	8002ea0 <__aeabi_dsub+0x350>
 8002e9e:	e6e7      	b.n	8002c70 <__aeabi_dsub+0x120>
 8002ea0:	002b      	movs	r3, r5
 8002ea2:	08f8      	lsrs	r0, r7, #3
 8002ea4:	4a03      	ldr	r2, [pc, #12]	@ (8002eb4 <__aeabi_dsub+0x364>)
 8002ea6:	0767      	lsls	r7, r4, #29
 8002ea8:	4307      	orrs	r7, r0
 8002eaa:	08e5      	lsrs	r5, r4, #3
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d100      	bne.n	8002eb2 <__aeabi_dsub+0x362>
 8002eb0:	e74a      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 8002eb2:	e0a5      	b.n	8003000 <__aeabi_dsub+0x4b0>
 8002eb4:	000007ff 	.word	0x000007ff
 8002eb8:	ff7fffff 	.word	0xff7fffff
 8002ebc:	fffff801 	.word	0xfffff801
 8002ec0:	000007fe 	.word	0x000007fe
 8002ec4:	0038      	movs	r0, r7
 8002ec6:	f000 fbc7 	bl	8003658 <__clzsi2>
 8002eca:	0003      	movs	r3, r0
 8002ecc:	3318      	adds	r3, #24
 8002ece:	2b1f      	cmp	r3, #31
 8002ed0:	dc00      	bgt.n	8002ed4 <__aeabi_dsub+0x384>
 8002ed2:	e6a7      	b.n	8002c24 <__aeabi_dsub+0xd4>
 8002ed4:	003a      	movs	r2, r7
 8002ed6:	3808      	subs	r0, #8
 8002ed8:	4082      	lsls	r2, r0
 8002eda:	429d      	cmp	r5, r3
 8002edc:	dd00      	ble.n	8002ee0 <__aeabi_dsub+0x390>
 8002ede:	e08a      	b.n	8002ff6 <__aeabi_dsub+0x4a6>
 8002ee0:	1b5b      	subs	r3, r3, r5
 8002ee2:	1c58      	adds	r0, r3, #1
 8002ee4:	281f      	cmp	r0, #31
 8002ee6:	dc00      	bgt.n	8002eea <__aeabi_dsub+0x39a>
 8002ee8:	e1d8      	b.n	800329c <__aeabi_dsub+0x74c>
 8002eea:	0017      	movs	r7, r2
 8002eec:	3b1f      	subs	r3, #31
 8002eee:	40df      	lsrs	r7, r3
 8002ef0:	2820      	cmp	r0, #32
 8002ef2:	d005      	beq.n	8002f00 <__aeabi_dsub+0x3b0>
 8002ef4:	2340      	movs	r3, #64	@ 0x40
 8002ef6:	1a1b      	subs	r3, r3, r0
 8002ef8:	409a      	lsls	r2, r3
 8002efa:	1e53      	subs	r3, r2, #1
 8002efc:	419a      	sbcs	r2, r3
 8002efe:	4317      	orrs	r7, r2
 8002f00:	2500      	movs	r5, #0
 8002f02:	2f00      	cmp	r7, #0
 8002f04:	d100      	bne.n	8002f08 <__aeabi_dsub+0x3b8>
 8002f06:	e0e5      	b.n	80030d4 <__aeabi_dsub+0x584>
 8002f08:	077b      	lsls	r3, r7, #29
 8002f0a:	d000      	beq.n	8002f0e <__aeabi_dsub+0x3be>
 8002f0c:	e6ab      	b.n	8002c66 <__aeabi_dsub+0x116>
 8002f0e:	002c      	movs	r4, r5
 8002f10:	e7c6      	b.n	8002ea0 <__aeabi_dsub+0x350>
 8002f12:	08c0      	lsrs	r0, r0, #3
 8002f14:	e7c6      	b.n	8002ea4 <__aeabi_dsub+0x354>
 8002f16:	2700      	movs	r7, #0
 8002f18:	2400      	movs	r4, #0
 8002f1a:	4dd1      	ldr	r5, [pc, #836]	@ (8003260 <__aeabi_dsub+0x710>)
 8002f1c:	e7ac      	b.n	8002e78 <__aeabi_dsub+0x328>
 8002f1e:	4fd1      	ldr	r7, [pc, #836]	@ (8003264 <__aeabi_dsub+0x714>)
 8002f20:	1c6b      	adds	r3, r5, #1
 8002f22:	423b      	tst	r3, r7
 8002f24:	d171      	bne.n	800300a <__aeabi_dsub+0x4ba>
 8002f26:	0023      	movs	r3, r4
 8002f28:	4303      	orrs	r3, r0
 8002f2a:	2d00      	cmp	r5, #0
 8002f2c:	d000      	beq.n	8002f30 <__aeabi_dsub+0x3e0>
 8002f2e:	e14e      	b.n	80031ce <__aeabi_dsub+0x67e>
 8002f30:	4657      	mov	r7, sl
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d100      	bne.n	8002f38 <__aeabi_dsub+0x3e8>
 8002f36:	e1b5      	b.n	80032a4 <__aeabi_dsub+0x754>
 8002f38:	2f00      	cmp	r7, #0
 8002f3a:	d00d      	beq.n	8002f58 <__aeabi_dsub+0x408>
 8002f3c:	1883      	adds	r3, r0, r2
 8002f3e:	4283      	cmp	r3, r0
 8002f40:	4180      	sbcs	r0, r0
 8002f42:	445c      	add	r4, fp
 8002f44:	4240      	negs	r0, r0
 8002f46:	1824      	adds	r4, r4, r0
 8002f48:	0222      	lsls	r2, r4, #8
 8002f4a:	d500      	bpl.n	8002f4e <__aeabi_dsub+0x3fe>
 8002f4c:	e1c8      	b.n	80032e0 <__aeabi_dsub+0x790>
 8002f4e:	001f      	movs	r7, r3
 8002f50:	4698      	mov	r8, r3
 8002f52:	4327      	orrs	r7, r4
 8002f54:	d100      	bne.n	8002f58 <__aeabi_dsub+0x408>
 8002f56:	e0bc      	b.n	80030d2 <__aeabi_dsub+0x582>
 8002f58:	4643      	mov	r3, r8
 8002f5a:	0767      	lsls	r7, r4, #29
 8002f5c:	08db      	lsrs	r3, r3, #3
 8002f5e:	431f      	orrs	r7, r3
 8002f60:	08e5      	lsrs	r5, r4, #3
 8002f62:	2300      	movs	r3, #0
 8002f64:	e04c      	b.n	8003000 <__aeabi_dsub+0x4b0>
 8002f66:	1a83      	subs	r3, r0, r2
 8002f68:	4698      	mov	r8, r3
 8002f6a:	465b      	mov	r3, fp
 8002f6c:	4540      	cmp	r0, r8
 8002f6e:	41bf      	sbcs	r7, r7
 8002f70:	1ae3      	subs	r3, r4, r3
 8002f72:	427f      	negs	r7, r7
 8002f74:	1bdb      	subs	r3, r3, r7
 8002f76:	021f      	lsls	r7, r3, #8
 8002f78:	d47c      	bmi.n	8003074 <__aeabi_dsub+0x524>
 8002f7a:	4647      	mov	r7, r8
 8002f7c:	431f      	orrs	r7, r3
 8002f7e:	d100      	bne.n	8002f82 <__aeabi_dsub+0x432>
 8002f80:	e0a6      	b.n	80030d0 <__aeabi_dsub+0x580>
 8002f82:	001c      	movs	r4, r3
 8002f84:	4647      	mov	r7, r8
 8002f86:	e645      	b.n	8002c14 <__aeabi_dsub+0xc4>
 8002f88:	4cb7      	ldr	r4, [pc, #732]	@ (8003268 <__aeabi_dsub+0x718>)
 8002f8a:	1aed      	subs	r5, r5, r3
 8002f8c:	4014      	ands	r4, r2
 8002f8e:	077b      	lsls	r3, r7, #29
 8002f90:	d000      	beq.n	8002f94 <__aeabi_dsub+0x444>
 8002f92:	e780      	b.n	8002e96 <__aeabi_dsub+0x346>
 8002f94:	e784      	b.n	8002ea0 <__aeabi_dsub+0x350>
 8002f96:	464b      	mov	r3, r9
 8002f98:	0025      	movs	r5, r4
 8002f9a:	4305      	orrs	r5, r0
 8002f9c:	d066      	beq.n	800306c <__aeabi_dsub+0x51c>
 8002f9e:	1e5f      	subs	r7, r3, #1
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d100      	bne.n	8002fa6 <__aeabi_dsub+0x456>
 8002fa4:	e0fc      	b.n	80031a0 <__aeabi_dsub+0x650>
 8002fa6:	4dae      	ldr	r5, [pc, #696]	@ (8003260 <__aeabi_dsub+0x710>)
 8002fa8:	42ab      	cmp	r3, r5
 8002faa:	d100      	bne.n	8002fae <__aeabi_dsub+0x45e>
 8002fac:	e15e      	b.n	800326c <__aeabi_dsub+0x71c>
 8002fae:	4666      	mov	r6, ip
 8002fb0:	2f38      	cmp	r7, #56	@ 0x38
 8002fb2:	dc00      	bgt.n	8002fb6 <__aeabi_dsub+0x466>
 8002fb4:	e0b4      	b.n	8003120 <__aeabi_dsub+0x5d0>
 8002fb6:	2001      	movs	r0, #1
 8002fb8:	1a17      	subs	r7, r2, r0
 8002fba:	42ba      	cmp	r2, r7
 8002fbc:	4192      	sbcs	r2, r2
 8002fbe:	465b      	mov	r3, fp
 8002fc0:	4252      	negs	r2, r2
 8002fc2:	464d      	mov	r5, r9
 8002fc4:	1a9c      	subs	r4, r3, r2
 8002fc6:	e620      	b.n	8002c0a <__aeabi_dsub+0xba>
 8002fc8:	0767      	lsls	r7, r4, #29
 8002fca:	08c0      	lsrs	r0, r0, #3
 8002fcc:	4307      	orrs	r7, r0
 8002fce:	08e5      	lsrs	r5, r4, #3
 8002fd0:	e6ba      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 8002fd2:	001f      	movs	r7, r3
 8002fd4:	4659      	mov	r1, fp
 8002fd6:	3f20      	subs	r7, #32
 8002fd8:	40f9      	lsrs	r1, r7
 8002fda:	000f      	movs	r7, r1
 8002fdc:	2b20      	cmp	r3, #32
 8002fde:	d005      	beq.n	8002fec <__aeabi_dsub+0x49c>
 8002fe0:	2140      	movs	r1, #64	@ 0x40
 8002fe2:	1acb      	subs	r3, r1, r3
 8002fe4:	4659      	mov	r1, fp
 8002fe6:	4099      	lsls	r1, r3
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	4692      	mov	sl, r2
 8002fec:	4653      	mov	r3, sl
 8002fee:	1e5a      	subs	r2, r3, #1
 8002ff0:	4193      	sbcs	r3, r2
 8002ff2:	431f      	orrs	r7, r3
 8002ff4:	e604      	b.n	8002c00 <__aeabi_dsub+0xb0>
 8002ff6:	1aeb      	subs	r3, r5, r3
 8002ff8:	4d9b      	ldr	r5, [pc, #620]	@ (8003268 <__aeabi_dsub+0x718>)
 8002ffa:	4015      	ands	r5, r2
 8002ffc:	076f      	lsls	r7, r5, #29
 8002ffe:	08ed      	lsrs	r5, r5, #3
 8003000:	032c      	lsls	r4, r5, #12
 8003002:	055d      	lsls	r5, r3, #21
 8003004:	0b24      	lsrs	r4, r4, #12
 8003006:	0d6d      	lsrs	r5, r5, #21
 8003008:	e736      	b.n	8002e78 <__aeabi_dsub+0x328>
 800300a:	4d95      	ldr	r5, [pc, #596]	@ (8003260 <__aeabi_dsub+0x710>)
 800300c:	42ab      	cmp	r3, r5
 800300e:	d100      	bne.n	8003012 <__aeabi_dsub+0x4c2>
 8003010:	e0d6      	b.n	80031c0 <__aeabi_dsub+0x670>
 8003012:	1882      	adds	r2, r0, r2
 8003014:	0021      	movs	r1, r4
 8003016:	4282      	cmp	r2, r0
 8003018:	4180      	sbcs	r0, r0
 800301a:	4459      	add	r1, fp
 800301c:	4240      	negs	r0, r0
 800301e:	1808      	adds	r0, r1, r0
 8003020:	07c7      	lsls	r7, r0, #31
 8003022:	0852      	lsrs	r2, r2, #1
 8003024:	4317      	orrs	r7, r2
 8003026:	0844      	lsrs	r4, r0, #1
 8003028:	0752      	lsls	r2, r2, #29
 800302a:	d400      	bmi.n	800302e <__aeabi_dsub+0x4de>
 800302c:	e185      	b.n	800333a <__aeabi_dsub+0x7ea>
 800302e:	220f      	movs	r2, #15
 8003030:	001d      	movs	r5, r3
 8003032:	403a      	ands	r2, r7
 8003034:	2a04      	cmp	r2, #4
 8003036:	d000      	beq.n	800303a <__aeabi_dsub+0x4ea>
 8003038:	e61a      	b.n	8002c70 <__aeabi_dsub+0x120>
 800303a:	08ff      	lsrs	r7, r7, #3
 800303c:	0764      	lsls	r4, r4, #29
 800303e:	4327      	orrs	r7, r4
 8003040:	0905      	lsrs	r5, r0, #4
 8003042:	e7dd      	b.n	8003000 <__aeabi_dsub+0x4b0>
 8003044:	465b      	mov	r3, fp
 8003046:	08d2      	lsrs	r2, r2, #3
 8003048:	075f      	lsls	r7, r3, #29
 800304a:	4317      	orrs	r7, r2
 800304c:	08dd      	lsrs	r5, r3, #3
 800304e:	e67b      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 8003050:	2700      	movs	r7, #0
 8003052:	2400      	movs	r4, #0
 8003054:	e710      	b.n	8002e78 <__aeabi_dsub+0x328>
 8003056:	2b00      	cmp	r3, #0
 8003058:	d000      	beq.n	800305c <__aeabi_dsub+0x50c>
 800305a:	e0d6      	b.n	800320a <__aeabi_dsub+0x6ba>
 800305c:	2900      	cmp	r1, #0
 800305e:	d000      	beq.n	8003062 <__aeabi_dsub+0x512>
 8003060:	e12f      	b.n	80032c2 <__aeabi_dsub+0x772>
 8003062:	2480      	movs	r4, #128	@ 0x80
 8003064:	2600      	movs	r6, #0
 8003066:	4d7e      	ldr	r5, [pc, #504]	@ (8003260 <__aeabi_dsub+0x710>)
 8003068:	0324      	lsls	r4, r4, #12
 800306a:	e705      	b.n	8002e78 <__aeabi_dsub+0x328>
 800306c:	4666      	mov	r6, ip
 800306e:	465c      	mov	r4, fp
 8003070:	08d0      	lsrs	r0, r2, #3
 8003072:	e717      	b.n	8002ea4 <__aeabi_dsub+0x354>
 8003074:	465b      	mov	r3, fp
 8003076:	1a17      	subs	r7, r2, r0
 8003078:	42ba      	cmp	r2, r7
 800307a:	4192      	sbcs	r2, r2
 800307c:	1b1c      	subs	r4, r3, r4
 800307e:	2601      	movs	r6, #1
 8003080:	4663      	mov	r3, ip
 8003082:	4252      	negs	r2, r2
 8003084:	1aa4      	subs	r4, r4, r2
 8003086:	401e      	ands	r6, r3
 8003088:	e5c4      	b.n	8002c14 <__aeabi_dsub+0xc4>
 800308a:	1883      	adds	r3, r0, r2
 800308c:	4283      	cmp	r3, r0
 800308e:	4180      	sbcs	r0, r0
 8003090:	445c      	add	r4, fp
 8003092:	4240      	negs	r0, r0
 8003094:	1825      	adds	r5, r4, r0
 8003096:	022a      	lsls	r2, r5, #8
 8003098:	d400      	bmi.n	800309c <__aeabi_dsub+0x54c>
 800309a:	e0da      	b.n	8003252 <__aeabi_dsub+0x702>
 800309c:	4a72      	ldr	r2, [pc, #456]	@ (8003268 <__aeabi_dsub+0x718>)
 800309e:	085b      	lsrs	r3, r3, #1
 80030a0:	4015      	ands	r5, r2
 80030a2:	07ea      	lsls	r2, r5, #31
 80030a4:	431a      	orrs	r2, r3
 80030a6:	0869      	lsrs	r1, r5, #1
 80030a8:	075b      	lsls	r3, r3, #29
 80030aa:	d400      	bmi.n	80030ae <__aeabi_dsub+0x55e>
 80030ac:	e14a      	b.n	8003344 <__aeabi_dsub+0x7f4>
 80030ae:	230f      	movs	r3, #15
 80030b0:	4013      	ands	r3, r2
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	d100      	bne.n	80030b8 <__aeabi_dsub+0x568>
 80030b6:	e0fc      	b.n	80032b2 <__aeabi_dsub+0x762>
 80030b8:	1d17      	adds	r7, r2, #4
 80030ba:	4297      	cmp	r7, r2
 80030bc:	41a4      	sbcs	r4, r4
 80030be:	4264      	negs	r4, r4
 80030c0:	2502      	movs	r5, #2
 80030c2:	1864      	adds	r4, r4, r1
 80030c4:	e6ec      	b.n	8002ea0 <__aeabi_dsub+0x350>
 80030c6:	4647      	mov	r7, r8
 80030c8:	001c      	movs	r4, r3
 80030ca:	431f      	orrs	r7, r3
 80030cc:	d000      	beq.n	80030d0 <__aeabi_dsub+0x580>
 80030ce:	e743      	b.n	8002f58 <__aeabi_dsub+0x408>
 80030d0:	2600      	movs	r6, #0
 80030d2:	2500      	movs	r5, #0
 80030d4:	2400      	movs	r4, #0
 80030d6:	e6cf      	b.n	8002e78 <__aeabi_dsub+0x328>
 80030d8:	08c0      	lsrs	r0, r0, #3
 80030da:	0767      	lsls	r7, r4, #29
 80030dc:	4307      	orrs	r7, r0
 80030de:	08e5      	lsrs	r5, r4, #3
 80030e0:	e632      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 80030e2:	1a87      	subs	r7, r0, r2
 80030e4:	465b      	mov	r3, fp
 80030e6:	42b8      	cmp	r0, r7
 80030e8:	4180      	sbcs	r0, r0
 80030ea:	1ae4      	subs	r4, r4, r3
 80030ec:	4240      	negs	r0, r0
 80030ee:	1a24      	subs	r4, r4, r0
 80030f0:	0223      	lsls	r3, r4, #8
 80030f2:	d428      	bmi.n	8003146 <__aeabi_dsub+0x5f6>
 80030f4:	0763      	lsls	r3, r4, #29
 80030f6:	08ff      	lsrs	r7, r7, #3
 80030f8:	431f      	orrs	r7, r3
 80030fa:	08e5      	lsrs	r5, r4, #3
 80030fc:	2301      	movs	r3, #1
 80030fe:	e77f      	b.n	8003000 <__aeabi_dsub+0x4b0>
 8003100:	2b00      	cmp	r3, #0
 8003102:	d100      	bne.n	8003106 <__aeabi_dsub+0x5b6>
 8003104:	e673      	b.n	8002dee <__aeabi_dsub+0x29e>
 8003106:	464b      	mov	r3, r9
 8003108:	1b5f      	subs	r7, r3, r5
 800310a:	003b      	movs	r3, r7
 800310c:	2d00      	cmp	r5, #0
 800310e:	d100      	bne.n	8003112 <__aeabi_dsub+0x5c2>
 8003110:	e742      	b.n	8002f98 <__aeabi_dsub+0x448>
 8003112:	2f38      	cmp	r7, #56	@ 0x38
 8003114:	dd00      	ble.n	8003118 <__aeabi_dsub+0x5c8>
 8003116:	e0ec      	b.n	80032f2 <__aeabi_dsub+0x7a2>
 8003118:	2380      	movs	r3, #128	@ 0x80
 800311a:	000e      	movs	r6, r1
 800311c:	041b      	lsls	r3, r3, #16
 800311e:	431c      	orrs	r4, r3
 8003120:	2f1f      	cmp	r7, #31
 8003122:	dc25      	bgt.n	8003170 <__aeabi_dsub+0x620>
 8003124:	2520      	movs	r5, #32
 8003126:	0023      	movs	r3, r4
 8003128:	1bed      	subs	r5, r5, r7
 800312a:	0001      	movs	r1, r0
 800312c:	40a8      	lsls	r0, r5
 800312e:	40ab      	lsls	r3, r5
 8003130:	40f9      	lsrs	r1, r7
 8003132:	1e45      	subs	r5, r0, #1
 8003134:	41a8      	sbcs	r0, r5
 8003136:	430b      	orrs	r3, r1
 8003138:	40fc      	lsrs	r4, r7
 800313a:	4318      	orrs	r0, r3
 800313c:	465b      	mov	r3, fp
 800313e:	1b1b      	subs	r3, r3, r4
 8003140:	469b      	mov	fp, r3
 8003142:	e739      	b.n	8002fb8 <__aeabi_dsub+0x468>
 8003144:	4666      	mov	r6, ip
 8003146:	2501      	movs	r5, #1
 8003148:	e562      	b.n	8002c10 <__aeabi_dsub+0xc0>
 800314a:	001f      	movs	r7, r3
 800314c:	4659      	mov	r1, fp
 800314e:	3f20      	subs	r7, #32
 8003150:	40f9      	lsrs	r1, r7
 8003152:	468c      	mov	ip, r1
 8003154:	2b20      	cmp	r3, #32
 8003156:	d005      	beq.n	8003164 <__aeabi_dsub+0x614>
 8003158:	2740      	movs	r7, #64	@ 0x40
 800315a:	4659      	mov	r1, fp
 800315c:	1afb      	subs	r3, r7, r3
 800315e:	4099      	lsls	r1, r3
 8003160:	430a      	orrs	r2, r1
 8003162:	4692      	mov	sl, r2
 8003164:	4657      	mov	r7, sl
 8003166:	1e7b      	subs	r3, r7, #1
 8003168:	419f      	sbcs	r7, r3
 800316a:	4663      	mov	r3, ip
 800316c:	431f      	orrs	r7, r3
 800316e:	e5c1      	b.n	8002cf4 <__aeabi_dsub+0x1a4>
 8003170:	003b      	movs	r3, r7
 8003172:	0025      	movs	r5, r4
 8003174:	3b20      	subs	r3, #32
 8003176:	40dd      	lsrs	r5, r3
 8003178:	2f20      	cmp	r7, #32
 800317a:	d004      	beq.n	8003186 <__aeabi_dsub+0x636>
 800317c:	2340      	movs	r3, #64	@ 0x40
 800317e:	1bdb      	subs	r3, r3, r7
 8003180:	409c      	lsls	r4, r3
 8003182:	4320      	orrs	r0, r4
 8003184:	4680      	mov	r8, r0
 8003186:	4640      	mov	r0, r8
 8003188:	1e43      	subs	r3, r0, #1
 800318a:	4198      	sbcs	r0, r3
 800318c:	4328      	orrs	r0, r5
 800318e:	e713      	b.n	8002fb8 <__aeabi_dsub+0x468>
 8003190:	2900      	cmp	r1, #0
 8003192:	d09d      	beq.n	80030d0 <__aeabi_dsub+0x580>
 8003194:	2601      	movs	r6, #1
 8003196:	4663      	mov	r3, ip
 8003198:	465c      	mov	r4, fp
 800319a:	4690      	mov	r8, r2
 800319c:	401e      	ands	r6, r3
 800319e:	e6db      	b.n	8002f58 <__aeabi_dsub+0x408>
 80031a0:	1a17      	subs	r7, r2, r0
 80031a2:	465b      	mov	r3, fp
 80031a4:	42ba      	cmp	r2, r7
 80031a6:	4192      	sbcs	r2, r2
 80031a8:	1b1c      	subs	r4, r3, r4
 80031aa:	4252      	negs	r2, r2
 80031ac:	1aa4      	subs	r4, r4, r2
 80031ae:	0223      	lsls	r3, r4, #8
 80031b0:	d4c8      	bmi.n	8003144 <__aeabi_dsub+0x5f4>
 80031b2:	0763      	lsls	r3, r4, #29
 80031b4:	08ff      	lsrs	r7, r7, #3
 80031b6:	431f      	orrs	r7, r3
 80031b8:	4666      	mov	r6, ip
 80031ba:	2301      	movs	r3, #1
 80031bc:	08e5      	lsrs	r5, r4, #3
 80031be:	e71f      	b.n	8003000 <__aeabi_dsub+0x4b0>
 80031c0:	001d      	movs	r5, r3
 80031c2:	2400      	movs	r4, #0
 80031c4:	2700      	movs	r7, #0
 80031c6:	e657      	b.n	8002e78 <__aeabi_dsub+0x328>
 80031c8:	465c      	mov	r4, fp
 80031ca:	08d0      	lsrs	r0, r2, #3
 80031cc:	e66a      	b.n	8002ea4 <__aeabi_dsub+0x354>
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d100      	bne.n	80031d4 <__aeabi_dsub+0x684>
 80031d2:	e737      	b.n	8003044 <__aeabi_dsub+0x4f4>
 80031d4:	4653      	mov	r3, sl
 80031d6:	08c0      	lsrs	r0, r0, #3
 80031d8:	0767      	lsls	r7, r4, #29
 80031da:	4307      	orrs	r7, r0
 80031dc:	08e5      	lsrs	r5, r4, #3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d100      	bne.n	80031e4 <__aeabi_dsub+0x694>
 80031e2:	e5b1      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 80031e4:	2380      	movs	r3, #128	@ 0x80
 80031e6:	031b      	lsls	r3, r3, #12
 80031e8:	421d      	tst	r5, r3
 80031ea:	d008      	beq.n	80031fe <__aeabi_dsub+0x6ae>
 80031ec:	4659      	mov	r1, fp
 80031ee:	08c8      	lsrs	r0, r1, #3
 80031f0:	4218      	tst	r0, r3
 80031f2:	d104      	bne.n	80031fe <__aeabi_dsub+0x6ae>
 80031f4:	08d2      	lsrs	r2, r2, #3
 80031f6:	0749      	lsls	r1, r1, #29
 80031f8:	430a      	orrs	r2, r1
 80031fa:	0017      	movs	r7, r2
 80031fc:	0005      	movs	r5, r0
 80031fe:	0f7b      	lsrs	r3, r7, #29
 8003200:	00ff      	lsls	r7, r7, #3
 8003202:	08ff      	lsrs	r7, r7, #3
 8003204:	075b      	lsls	r3, r3, #29
 8003206:	431f      	orrs	r7, r3
 8003208:	e59e      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 800320a:	08c0      	lsrs	r0, r0, #3
 800320c:	0763      	lsls	r3, r4, #29
 800320e:	4318      	orrs	r0, r3
 8003210:	08e5      	lsrs	r5, r4, #3
 8003212:	2900      	cmp	r1, #0
 8003214:	d053      	beq.n	80032be <__aeabi_dsub+0x76e>
 8003216:	2380      	movs	r3, #128	@ 0x80
 8003218:	031b      	lsls	r3, r3, #12
 800321a:	421d      	tst	r5, r3
 800321c:	d00a      	beq.n	8003234 <__aeabi_dsub+0x6e4>
 800321e:	4659      	mov	r1, fp
 8003220:	08cc      	lsrs	r4, r1, #3
 8003222:	421c      	tst	r4, r3
 8003224:	d106      	bne.n	8003234 <__aeabi_dsub+0x6e4>
 8003226:	2601      	movs	r6, #1
 8003228:	4663      	mov	r3, ip
 800322a:	0025      	movs	r5, r4
 800322c:	08d0      	lsrs	r0, r2, #3
 800322e:	0749      	lsls	r1, r1, #29
 8003230:	4308      	orrs	r0, r1
 8003232:	401e      	ands	r6, r3
 8003234:	0f47      	lsrs	r7, r0, #29
 8003236:	00c0      	lsls	r0, r0, #3
 8003238:	08c0      	lsrs	r0, r0, #3
 800323a:	077f      	lsls	r7, r7, #29
 800323c:	4307      	orrs	r7, r0
 800323e:	e583      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 8003240:	1883      	adds	r3, r0, r2
 8003242:	4293      	cmp	r3, r2
 8003244:	4192      	sbcs	r2, r2
 8003246:	445c      	add	r4, fp
 8003248:	4252      	negs	r2, r2
 800324a:	18a5      	adds	r5, r4, r2
 800324c:	022a      	lsls	r2, r5, #8
 800324e:	d500      	bpl.n	8003252 <__aeabi_dsub+0x702>
 8003250:	e724      	b.n	800309c <__aeabi_dsub+0x54c>
 8003252:	076f      	lsls	r7, r5, #29
 8003254:	08db      	lsrs	r3, r3, #3
 8003256:	431f      	orrs	r7, r3
 8003258:	08ed      	lsrs	r5, r5, #3
 800325a:	2301      	movs	r3, #1
 800325c:	e6d0      	b.n	8003000 <__aeabi_dsub+0x4b0>
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	000007ff 	.word	0x000007ff
 8003264:	000007fe 	.word	0x000007fe
 8003268:	ff7fffff 	.word	0xff7fffff
 800326c:	465b      	mov	r3, fp
 800326e:	08d2      	lsrs	r2, r2, #3
 8003270:	075f      	lsls	r7, r3, #29
 8003272:	4666      	mov	r6, ip
 8003274:	4317      	orrs	r7, r2
 8003276:	08dd      	lsrs	r5, r3, #3
 8003278:	e566      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 800327a:	0025      	movs	r5, r4
 800327c:	3b20      	subs	r3, #32
 800327e:	40dd      	lsrs	r5, r3
 8003280:	4663      	mov	r3, ip
 8003282:	2b20      	cmp	r3, #32
 8003284:	d005      	beq.n	8003292 <__aeabi_dsub+0x742>
 8003286:	2340      	movs	r3, #64	@ 0x40
 8003288:	4661      	mov	r1, ip
 800328a:	1a5b      	subs	r3, r3, r1
 800328c:	409c      	lsls	r4, r3
 800328e:	4320      	orrs	r0, r4
 8003290:	4680      	mov	r8, r0
 8003292:	4647      	mov	r7, r8
 8003294:	1e7b      	subs	r3, r7, #1
 8003296:	419f      	sbcs	r7, r3
 8003298:	432f      	orrs	r7, r5
 800329a:	e5a0      	b.n	8002dde <__aeabi_dsub+0x28e>
 800329c:	2120      	movs	r1, #32
 800329e:	2700      	movs	r7, #0
 80032a0:	1a09      	subs	r1, r1, r0
 80032a2:	e4d2      	b.n	8002c4a <__aeabi_dsub+0xfa>
 80032a4:	2f00      	cmp	r7, #0
 80032a6:	d100      	bne.n	80032aa <__aeabi_dsub+0x75a>
 80032a8:	e713      	b.n	80030d2 <__aeabi_dsub+0x582>
 80032aa:	465c      	mov	r4, fp
 80032ac:	0017      	movs	r7, r2
 80032ae:	2500      	movs	r5, #0
 80032b0:	e5f6      	b.n	8002ea0 <__aeabi_dsub+0x350>
 80032b2:	08d7      	lsrs	r7, r2, #3
 80032b4:	0749      	lsls	r1, r1, #29
 80032b6:	2302      	movs	r3, #2
 80032b8:	430f      	orrs	r7, r1
 80032ba:	092d      	lsrs	r5, r5, #4
 80032bc:	e6a0      	b.n	8003000 <__aeabi_dsub+0x4b0>
 80032be:	0007      	movs	r7, r0
 80032c0:	e542      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 80032c2:	465b      	mov	r3, fp
 80032c4:	2601      	movs	r6, #1
 80032c6:	075f      	lsls	r7, r3, #29
 80032c8:	08dd      	lsrs	r5, r3, #3
 80032ca:	4663      	mov	r3, ip
 80032cc:	08d2      	lsrs	r2, r2, #3
 80032ce:	4317      	orrs	r7, r2
 80032d0:	401e      	ands	r6, r3
 80032d2:	e539      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 80032d4:	465b      	mov	r3, fp
 80032d6:	08d2      	lsrs	r2, r2, #3
 80032d8:	075f      	lsls	r7, r3, #29
 80032da:	4317      	orrs	r7, r2
 80032dc:	08dd      	lsrs	r5, r3, #3
 80032de:	e533      	b.n	8002d48 <__aeabi_dsub+0x1f8>
 80032e0:	4a1e      	ldr	r2, [pc, #120]	@ (800335c <__aeabi_dsub+0x80c>)
 80032e2:	08db      	lsrs	r3, r3, #3
 80032e4:	4022      	ands	r2, r4
 80032e6:	0757      	lsls	r7, r2, #29
 80032e8:	0252      	lsls	r2, r2, #9
 80032ea:	2501      	movs	r5, #1
 80032ec:	431f      	orrs	r7, r3
 80032ee:	0b14      	lsrs	r4, r2, #12
 80032f0:	e5c2      	b.n	8002e78 <__aeabi_dsub+0x328>
 80032f2:	000e      	movs	r6, r1
 80032f4:	2001      	movs	r0, #1
 80032f6:	e65f      	b.n	8002fb8 <__aeabi_dsub+0x468>
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d00d      	beq.n	8003318 <__aeabi_dsub+0x7c8>
 80032fc:	464b      	mov	r3, r9
 80032fe:	1b5b      	subs	r3, r3, r5
 8003300:	469c      	mov	ip, r3
 8003302:	2d00      	cmp	r5, #0
 8003304:	d100      	bne.n	8003308 <__aeabi_dsub+0x7b8>
 8003306:	e548      	b.n	8002d9a <__aeabi_dsub+0x24a>
 8003308:	2701      	movs	r7, #1
 800330a:	2b38      	cmp	r3, #56	@ 0x38
 800330c:	dd00      	ble.n	8003310 <__aeabi_dsub+0x7c0>
 800330e:	e566      	b.n	8002dde <__aeabi_dsub+0x28e>
 8003310:	2380      	movs	r3, #128	@ 0x80
 8003312:	041b      	lsls	r3, r3, #16
 8003314:	431c      	orrs	r4, r3
 8003316:	e550      	b.n	8002dba <__aeabi_dsub+0x26a>
 8003318:	1c6b      	adds	r3, r5, #1
 800331a:	4d11      	ldr	r5, [pc, #68]	@ (8003360 <__aeabi_dsub+0x810>)
 800331c:	422b      	tst	r3, r5
 800331e:	d000      	beq.n	8003322 <__aeabi_dsub+0x7d2>
 8003320:	e673      	b.n	800300a <__aeabi_dsub+0x4ba>
 8003322:	4659      	mov	r1, fp
 8003324:	0023      	movs	r3, r4
 8003326:	4311      	orrs	r1, r2
 8003328:	468a      	mov	sl, r1
 800332a:	4303      	orrs	r3, r0
 800332c:	e600      	b.n	8002f30 <__aeabi_dsub+0x3e0>
 800332e:	0767      	lsls	r7, r4, #29
 8003330:	08c0      	lsrs	r0, r0, #3
 8003332:	2300      	movs	r3, #0
 8003334:	4307      	orrs	r7, r0
 8003336:	08e5      	lsrs	r5, r4, #3
 8003338:	e662      	b.n	8003000 <__aeabi_dsub+0x4b0>
 800333a:	0764      	lsls	r4, r4, #29
 800333c:	08ff      	lsrs	r7, r7, #3
 800333e:	4327      	orrs	r7, r4
 8003340:	0905      	lsrs	r5, r0, #4
 8003342:	e65d      	b.n	8003000 <__aeabi_dsub+0x4b0>
 8003344:	08d2      	lsrs	r2, r2, #3
 8003346:	0749      	lsls	r1, r1, #29
 8003348:	4311      	orrs	r1, r2
 800334a:	000f      	movs	r7, r1
 800334c:	2302      	movs	r3, #2
 800334e:	092d      	lsrs	r5, r5, #4
 8003350:	e656      	b.n	8003000 <__aeabi_dsub+0x4b0>
 8003352:	0007      	movs	r7, r0
 8003354:	e5a4      	b.n	8002ea0 <__aeabi_dsub+0x350>
 8003356:	0038      	movs	r0, r7
 8003358:	e48f      	b.n	8002c7a <__aeabi_dsub+0x12a>
 800335a:	46c0      	nop			@ (mov r8, r8)
 800335c:	ff7fffff 	.word	0xff7fffff
 8003360:	000007fe 	.word	0x000007fe

08003364 <__aeabi_dcmpun>:
 8003364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003366:	46c6      	mov	lr, r8
 8003368:	031e      	lsls	r6, r3, #12
 800336a:	0b36      	lsrs	r6, r6, #12
 800336c:	46b0      	mov	r8, r6
 800336e:	4e0d      	ldr	r6, [pc, #52]	@ (80033a4 <__aeabi_dcmpun+0x40>)
 8003370:	030c      	lsls	r4, r1, #12
 8003372:	004d      	lsls	r5, r1, #1
 8003374:	005f      	lsls	r7, r3, #1
 8003376:	b500      	push	{lr}
 8003378:	0b24      	lsrs	r4, r4, #12
 800337a:	0d6d      	lsrs	r5, r5, #21
 800337c:	0d7f      	lsrs	r7, r7, #21
 800337e:	42b5      	cmp	r5, r6
 8003380:	d00b      	beq.n	800339a <__aeabi_dcmpun+0x36>
 8003382:	4908      	ldr	r1, [pc, #32]	@ (80033a4 <__aeabi_dcmpun+0x40>)
 8003384:	2000      	movs	r0, #0
 8003386:	428f      	cmp	r7, r1
 8003388:	d104      	bne.n	8003394 <__aeabi_dcmpun+0x30>
 800338a:	4646      	mov	r6, r8
 800338c:	4316      	orrs	r6, r2
 800338e:	0030      	movs	r0, r6
 8003390:	1e43      	subs	r3, r0, #1
 8003392:	4198      	sbcs	r0, r3
 8003394:	bc80      	pop	{r7}
 8003396:	46b8      	mov	r8, r7
 8003398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800339a:	4304      	orrs	r4, r0
 800339c:	2001      	movs	r0, #1
 800339e:	2c00      	cmp	r4, #0
 80033a0:	d1f8      	bne.n	8003394 <__aeabi_dcmpun+0x30>
 80033a2:	e7ee      	b.n	8003382 <__aeabi_dcmpun+0x1e>
 80033a4:	000007ff 	.word	0x000007ff

080033a8 <__aeabi_d2iz>:
 80033a8:	000b      	movs	r3, r1
 80033aa:	0002      	movs	r2, r0
 80033ac:	b570      	push	{r4, r5, r6, lr}
 80033ae:	4d16      	ldr	r5, [pc, #88]	@ (8003408 <__aeabi_d2iz+0x60>)
 80033b0:	030c      	lsls	r4, r1, #12
 80033b2:	b082      	sub	sp, #8
 80033b4:	0049      	lsls	r1, r1, #1
 80033b6:	2000      	movs	r0, #0
 80033b8:	9200      	str	r2, [sp, #0]
 80033ba:	9301      	str	r3, [sp, #4]
 80033bc:	0b24      	lsrs	r4, r4, #12
 80033be:	0d49      	lsrs	r1, r1, #21
 80033c0:	0fde      	lsrs	r6, r3, #31
 80033c2:	42a9      	cmp	r1, r5
 80033c4:	dd04      	ble.n	80033d0 <__aeabi_d2iz+0x28>
 80033c6:	4811      	ldr	r0, [pc, #68]	@ (800340c <__aeabi_d2iz+0x64>)
 80033c8:	4281      	cmp	r1, r0
 80033ca:	dd03      	ble.n	80033d4 <__aeabi_d2iz+0x2c>
 80033cc:	4b10      	ldr	r3, [pc, #64]	@ (8003410 <__aeabi_d2iz+0x68>)
 80033ce:	18f0      	adds	r0, r6, r3
 80033d0:	b002      	add	sp, #8
 80033d2:	bd70      	pop	{r4, r5, r6, pc}
 80033d4:	2080      	movs	r0, #128	@ 0x80
 80033d6:	0340      	lsls	r0, r0, #13
 80033d8:	4320      	orrs	r0, r4
 80033da:	4c0e      	ldr	r4, [pc, #56]	@ (8003414 <__aeabi_d2iz+0x6c>)
 80033dc:	1a64      	subs	r4, r4, r1
 80033de:	2c1f      	cmp	r4, #31
 80033e0:	dd08      	ble.n	80033f4 <__aeabi_d2iz+0x4c>
 80033e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003418 <__aeabi_d2iz+0x70>)
 80033e4:	1a5b      	subs	r3, r3, r1
 80033e6:	40d8      	lsrs	r0, r3
 80033e8:	0003      	movs	r3, r0
 80033ea:	4258      	negs	r0, r3
 80033ec:	2e00      	cmp	r6, #0
 80033ee:	d1ef      	bne.n	80033d0 <__aeabi_d2iz+0x28>
 80033f0:	0018      	movs	r0, r3
 80033f2:	e7ed      	b.n	80033d0 <__aeabi_d2iz+0x28>
 80033f4:	4b09      	ldr	r3, [pc, #36]	@ (800341c <__aeabi_d2iz+0x74>)
 80033f6:	9a00      	ldr	r2, [sp, #0]
 80033f8:	469c      	mov	ip, r3
 80033fa:	0003      	movs	r3, r0
 80033fc:	4461      	add	r1, ip
 80033fe:	408b      	lsls	r3, r1
 8003400:	40e2      	lsrs	r2, r4
 8003402:	4313      	orrs	r3, r2
 8003404:	e7f1      	b.n	80033ea <__aeabi_d2iz+0x42>
 8003406:	46c0      	nop			@ (mov r8, r8)
 8003408:	000003fe 	.word	0x000003fe
 800340c:	0000041d 	.word	0x0000041d
 8003410:	7fffffff 	.word	0x7fffffff
 8003414:	00000433 	.word	0x00000433
 8003418:	00000413 	.word	0x00000413
 800341c:	fffffbed 	.word	0xfffffbed

08003420 <__aeabi_i2d>:
 8003420:	b570      	push	{r4, r5, r6, lr}
 8003422:	2800      	cmp	r0, #0
 8003424:	d016      	beq.n	8003454 <__aeabi_i2d+0x34>
 8003426:	17c3      	asrs	r3, r0, #31
 8003428:	18c5      	adds	r5, r0, r3
 800342a:	405d      	eors	r5, r3
 800342c:	0fc4      	lsrs	r4, r0, #31
 800342e:	0028      	movs	r0, r5
 8003430:	f000 f912 	bl	8003658 <__clzsi2>
 8003434:	4b10      	ldr	r3, [pc, #64]	@ (8003478 <__aeabi_i2d+0x58>)
 8003436:	1a1b      	subs	r3, r3, r0
 8003438:	055b      	lsls	r3, r3, #21
 800343a:	0d5b      	lsrs	r3, r3, #21
 800343c:	280a      	cmp	r0, #10
 800343e:	dc14      	bgt.n	800346a <__aeabi_i2d+0x4a>
 8003440:	0002      	movs	r2, r0
 8003442:	002e      	movs	r6, r5
 8003444:	3215      	adds	r2, #21
 8003446:	4096      	lsls	r6, r2
 8003448:	220b      	movs	r2, #11
 800344a:	1a12      	subs	r2, r2, r0
 800344c:	40d5      	lsrs	r5, r2
 800344e:	032d      	lsls	r5, r5, #12
 8003450:	0b2d      	lsrs	r5, r5, #12
 8003452:	e003      	b.n	800345c <__aeabi_i2d+0x3c>
 8003454:	2400      	movs	r4, #0
 8003456:	2300      	movs	r3, #0
 8003458:	2500      	movs	r5, #0
 800345a:	2600      	movs	r6, #0
 800345c:	051b      	lsls	r3, r3, #20
 800345e:	432b      	orrs	r3, r5
 8003460:	07e4      	lsls	r4, r4, #31
 8003462:	4323      	orrs	r3, r4
 8003464:	0030      	movs	r0, r6
 8003466:	0019      	movs	r1, r3
 8003468:	bd70      	pop	{r4, r5, r6, pc}
 800346a:	380b      	subs	r0, #11
 800346c:	4085      	lsls	r5, r0
 800346e:	032d      	lsls	r5, r5, #12
 8003470:	2600      	movs	r6, #0
 8003472:	0b2d      	lsrs	r5, r5, #12
 8003474:	e7f2      	b.n	800345c <__aeabi_i2d+0x3c>
 8003476:	46c0      	nop			@ (mov r8, r8)
 8003478:	0000041e 	.word	0x0000041e

0800347c <__aeabi_ui2d>:
 800347c:	b510      	push	{r4, lr}
 800347e:	1e04      	subs	r4, r0, #0
 8003480:	d010      	beq.n	80034a4 <__aeabi_ui2d+0x28>
 8003482:	f000 f8e9 	bl	8003658 <__clzsi2>
 8003486:	4b0e      	ldr	r3, [pc, #56]	@ (80034c0 <__aeabi_ui2d+0x44>)
 8003488:	1a1b      	subs	r3, r3, r0
 800348a:	055b      	lsls	r3, r3, #21
 800348c:	0d5b      	lsrs	r3, r3, #21
 800348e:	280a      	cmp	r0, #10
 8003490:	dc0f      	bgt.n	80034b2 <__aeabi_ui2d+0x36>
 8003492:	220b      	movs	r2, #11
 8003494:	0021      	movs	r1, r4
 8003496:	1a12      	subs	r2, r2, r0
 8003498:	40d1      	lsrs	r1, r2
 800349a:	3015      	adds	r0, #21
 800349c:	030a      	lsls	r2, r1, #12
 800349e:	4084      	lsls	r4, r0
 80034a0:	0b12      	lsrs	r2, r2, #12
 80034a2:	e001      	b.n	80034a8 <__aeabi_ui2d+0x2c>
 80034a4:	2300      	movs	r3, #0
 80034a6:	2200      	movs	r2, #0
 80034a8:	051b      	lsls	r3, r3, #20
 80034aa:	4313      	orrs	r3, r2
 80034ac:	0020      	movs	r0, r4
 80034ae:	0019      	movs	r1, r3
 80034b0:	bd10      	pop	{r4, pc}
 80034b2:	0022      	movs	r2, r4
 80034b4:	380b      	subs	r0, #11
 80034b6:	4082      	lsls	r2, r0
 80034b8:	0312      	lsls	r2, r2, #12
 80034ba:	2400      	movs	r4, #0
 80034bc:	0b12      	lsrs	r2, r2, #12
 80034be:	e7f3      	b.n	80034a8 <__aeabi_ui2d+0x2c>
 80034c0:	0000041e 	.word	0x0000041e

080034c4 <__aeabi_f2d>:
 80034c4:	b570      	push	{r4, r5, r6, lr}
 80034c6:	0242      	lsls	r2, r0, #9
 80034c8:	0043      	lsls	r3, r0, #1
 80034ca:	0fc4      	lsrs	r4, r0, #31
 80034cc:	20fe      	movs	r0, #254	@ 0xfe
 80034ce:	0e1b      	lsrs	r3, r3, #24
 80034d0:	1c59      	adds	r1, r3, #1
 80034d2:	0a55      	lsrs	r5, r2, #9
 80034d4:	4208      	tst	r0, r1
 80034d6:	d00c      	beq.n	80034f2 <__aeabi_f2d+0x2e>
 80034d8:	21e0      	movs	r1, #224	@ 0xe0
 80034da:	0089      	lsls	r1, r1, #2
 80034dc:	468c      	mov	ip, r1
 80034de:	076d      	lsls	r5, r5, #29
 80034e0:	0b12      	lsrs	r2, r2, #12
 80034e2:	4463      	add	r3, ip
 80034e4:	051b      	lsls	r3, r3, #20
 80034e6:	4313      	orrs	r3, r2
 80034e8:	07e4      	lsls	r4, r4, #31
 80034ea:	4323      	orrs	r3, r4
 80034ec:	0028      	movs	r0, r5
 80034ee:	0019      	movs	r1, r3
 80034f0:	bd70      	pop	{r4, r5, r6, pc}
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d114      	bne.n	8003520 <__aeabi_f2d+0x5c>
 80034f6:	2d00      	cmp	r5, #0
 80034f8:	d01b      	beq.n	8003532 <__aeabi_f2d+0x6e>
 80034fa:	0028      	movs	r0, r5
 80034fc:	f000 f8ac 	bl	8003658 <__clzsi2>
 8003500:	280a      	cmp	r0, #10
 8003502:	dc1c      	bgt.n	800353e <__aeabi_f2d+0x7a>
 8003504:	230b      	movs	r3, #11
 8003506:	002a      	movs	r2, r5
 8003508:	1a1b      	subs	r3, r3, r0
 800350a:	40da      	lsrs	r2, r3
 800350c:	0003      	movs	r3, r0
 800350e:	3315      	adds	r3, #21
 8003510:	409d      	lsls	r5, r3
 8003512:	4b0e      	ldr	r3, [pc, #56]	@ (800354c <__aeabi_f2d+0x88>)
 8003514:	0312      	lsls	r2, r2, #12
 8003516:	1a1b      	subs	r3, r3, r0
 8003518:	055b      	lsls	r3, r3, #21
 800351a:	0b12      	lsrs	r2, r2, #12
 800351c:	0d5b      	lsrs	r3, r3, #21
 800351e:	e7e1      	b.n	80034e4 <__aeabi_f2d+0x20>
 8003520:	2d00      	cmp	r5, #0
 8003522:	d009      	beq.n	8003538 <__aeabi_f2d+0x74>
 8003524:	0b13      	lsrs	r3, r2, #12
 8003526:	2280      	movs	r2, #128	@ 0x80
 8003528:	0312      	lsls	r2, r2, #12
 800352a:	431a      	orrs	r2, r3
 800352c:	076d      	lsls	r5, r5, #29
 800352e:	4b08      	ldr	r3, [pc, #32]	@ (8003550 <__aeabi_f2d+0x8c>)
 8003530:	e7d8      	b.n	80034e4 <__aeabi_f2d+0x20>
 8003532:	2300      	movs	r3, #0
 8003534:	2200      	movs	r2, #0
 8003536:	e7d5      	b.n	80034e4 <__aeabi_f2d+0x20>
 8003538:	2200      	movs	r2, #0
 800353a:	4b05      	ldr	r3, [pc, #20]	@ (8003550 <__aeabi_f2d+0x8c>)
 800353c:	e7d2      	b.n	80034e4 <__aeabi_f2d+0x20>
 800353e:	0003      	movs	r3, r0
 8003540:	002a      	movs	r2, r5
 8003542:	3b0b      	subs	r3, #11
 8003544:	409a      	lsls	r2, r3
 8003546:	2500      	movs	r5, #0
 8003548:	e7e3      	b.n	8003512 <__aeabi_f2d+0x4e>
 800354a:	46c0      	nop			@ (mov r8, r8)
 800354c:	00000389 	.word	0x00000389
 8003550:	000007ff 	.word	0x000007ff

08003554 <__aeabi_d2f>:
 8003554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003556:	004b      	lsls	r3, r1, #1
 8003558:	030f      	lsls	r7, r1, #12
 800355a:	0d5b      	lsrs	r3, r3, #21
 800355c:	4c3a      	ldr	r4, [pc, #232]	@ (8003648 <__aeabi_d2f+0xf4>)
 800355e:	0f45      	lsrs	r5, r0, #29
 8003560:	b083      	sub	sp, #12
 8003562:	0a7f      	lsrs	r7, r7, #9
 8003564:	1c5e      	adds	r6, r3, #1
 8003566:	432f      	orrs	r7, r5
 8003568:	9000      	str	r0, [sp, #0]
 800356a:	9101      	str	r1, [sp, #4]
 800356c:	0fca      	lsrs	r2, r1, #31
 800356e:	00c5      	lsls	r5, r0, #3
 8003570:	4226      	tst	r6, r4
 8003572:	d00b      	beq.n	800358c <__aeabi_d2f+0x38>
 8003574:	4935      	ldr	r1, [pc, #212]	@ (800364c <__aeabi_d2f+0xf8>)
 8003576:	185c      	adds	r4, r3, r1
 8003578:	2cfe      	cmp	r4, #254	@ 0xfe
 800357a:	dd13      	ble.n	80035a4 <__aeabi_d2f+0x50>
 800357c:	20ff      	movs	r0, #255	@ 0xff
 800357e:	2300      	movs	r3, #0
 8003580:	05c0      	lsls	r0, r0, #23
 8003582:	4318      	orrs	r0, r3
 8003584:	07d2      	lsls	r2, r2, #31
 8003586:	4310      	orrs	r0, r2
 8003588:	b003      	add	sp, #12
 800358a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800358c:	433d      	orrs	r5, r7
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <__aeabi_d2f+0x42>
 8003592:	2000      	movs	r0, #0
 8003594:	e7f4      	b.n	8003580 <__aeabi_d2f+0x2c>
 8003596:	2d00      	cmp	r5, #0
 8003598:	d0f0      	beq.n	800357c <__aeabi_d2f+0x28>
 800359a:	2380      	movs	r3, #128	@ 0x80
 800359c:	03db      	lsls	r3, r3, #15
 800359e:	20ff      	movs	r0, #255	@ 0xff
 80035a0:	433b      	orrs	r3, r7
 80035a2:	e7ed      	b.n	8003580 <__aeabi_d2f+0x2c>
 80035a4:	2c00      	cmp	r4, #0
 80035a6:	dd0c      	ble.n	80035c2 <__aeabi_d2f+0x6e>
 80035a8:	9b00      	ldr	r3, [sp, #0]
 80035aa:	00ff      	lsls	r7, r7, #3
 80035ac:	019b      	lsls	r3, r3, #6
 80035ae:	1e58      	subs	r0, r3, #1
 80035b0:	4183      	sbcs	r3, r0
 80035b2:	0f69      	lsrs	r1, r5, #29
 80035b4:	433b      	orrs	r3, r7
 80035b6:	430b      	orrs	r3, r1
 80035b8:	0759      	lsls	r1, r3, #29
 80035ba:	d127      	bne.n	800360c <__aeabi_d2f+0xb8>
 80035bc:	08db      	lsrs	r3, r3, #3
 80035be:	b2e0      	uxtb	r0, r4
 80035c0:	e7de      	b.n	8003580 <__aeabi_d2f+0x2c>
 80035c2:	0021      	movs	r1, r4
 80035c4:	3117      	adds	r1, #23
 80035c6:	db31      	blt.n	800362c <__aeabi_d2f+0xd8>
 80035c8:	2180      	movs	r1, #128	@ 0x80
 80035ca:	201e      	movs	r0, #30
 80035cc:	0409      	lsls	r1, r1, #16
 80035ce:	4339      	orrs	r1, r7
 80035d0:	1b00      	subs	r0, r0, r4
 80035d2:	281f      	cmp	r0, #31
 80035d4:	dd2d      	ble.n	8003632 <__aeabi_d2f+0xde>
 80035d6:	2602      	movs	r6, #2
 80035d8:	4276      	negs	r6, r6
 80035da:	1b34      	subs	r4, r6, r4
 80035dc:	000e      	movs	r6, r1
 80035de:	40e6      	lsrs	r6, r4
 80035e0:	0034      	movs	r4, r6
 80035e2:	2820      	cmp	r0, #32
 80035e4:	d004      	beq.n	80035f0 <__aeabi_d2f+0x9c>
 80035e6:	481a      	ldr	r0, [pc, #104]	@ (8003650 <__aeabi_d2f+0xfc>)
 80035e8:	4684      	mov	ip, r0
 80035ea:	4463      	add	r3, ip
 80035ec:	4099      	lsls	r1, r3
 80035ee:	430d      	orrs	r5, r1
 80035f0:	002b      	movs	r3, r5
 80035f2:	1e59      	subs	r1, r3, #1
 80035f4:	418b      	sbcs	r3, r1
 80035f6:	4323      	orrs	r3, r4
 80035f8:	0759      	lsls	r1, r3, #29
 80035fa:	d003      	beq.n	8003604 <__aeabi_d2f+0xb0>
 80035fc:	210f      	movs	r1, #15
 80035fe:	4019      	ands	r1, r3
 8003600:	2904      	cmp	r1, #4
 8003602:	d10b      	bne.n	800361c <__aeabi_d2f+0xc8>
 8003604:	019b      	lsls	r3, r3, #6
 8003606:	2000      	movs	r0, #0
 8003608:	0a5b      	lsrs	r3, r3, #9
 800360a:	e7b9      	b.n	8003580 <__aeabi_d2f+0x2c>
 800360c:	210f      	movs	r1, #15
 800360e:	4019      	ands	r1, r3
 8003610:	2904      	cmp	r1, #4
 8003612:	d104      	bne.n	800361e <__aeabi_d2f+0xca>
 8003614:	019b      	lsls	r3, r3, #6
 8003616:	0a5b      	lsrs	r3, r3, #9
 8003618:	b2e0      	uxtb	r0, r4
 800361a:	e7b1      	b.n	8003580 <__aeabi_d2f+0x2c>
 800361c:	2400      	movs	r4, #0
 800361e:	3304      	adds	r3, #4
 8003620:	0159      	lsls	r1, r3, #5
 8003622:	d5f7      	bpl.n	8003614 <__aeabi_d2f+0xc0>
 8003624:	3401      	adds	r4, #1
 8003626:	2300      	movs	r3, #0
 8003628:	b2e0      	uxtb	r0, r4
 800362a:	e7a9      	b.n	8003580 <__aeabi_d2f+0x2c>
 800362c:	2000      	movs	r0, #0
 800362e:	2300      	movs	r3, #0
 8003630:	e7a6      	b.n	8003580 <__aeabi_d2f+0x2c>
 8003632:	4c08      	ldr	r4, [pc, #32]	@ (8003654 <__aeabi_d2f+0x100>)
 8003634:	191c      	adds	r4, r3, r4
 8003636:	002b      	movs	r3, r5
 8003638:	40a5      	lsls	r5, r4
 800363a:	40c3      	lsrs	r3, r0
 800363c:	40a1      	lsls	r1, r4
 800363e:	1e68      	subs	r0, r5, #1
 8003640:	4185      	sbcs	r5, r0
 8003642:	4329      	orrs	r1, r5
 8003644:	430b      	orrs	r3, r1
 8003646:	e7d7      	b.n	80035f8 <__aeabi_d2f+0xa4>
 8003648:	000007fe 	.word	0x000007fe
 800364c:	fffffc80 	.word	0xfffffc80
 8003650:	fffffca2 	.word	0xfffffca2
 8003654:	fffffc82 	.word	0xfffffc82

08003658 <__clzsi2>:
 8003658:	211c      	movs	r1, #28
 800365a:	2301      	movs	r3, #1
 800365c:	041b      	lsls	r3, r3, #16
 800365e:	4298      	cmp	r0, r3
 8003660:	d301      	bcc.n	8003666 <__clzsi2+0xe>
 8003662:	0c00      	lsrs	r0, r0, #16
 8003664:	3910      	subs	r1, #16
 8003666:	0a1b      	lsrs	r3, r3, #8
 8003668:	4298      	cmp	r0, r3
 800366a:	d301      	bcc.n	8003670 <__clzsi2+0x18>
 800366c:	0a00      	lsrs	r0, r0, #8
 800366e:	3908      	subs	r1, #8
 8003670:	091b      	lsrs	r3, r3, #4
 8003672:	4298      	cmp	r0, r3
 8003674:	d301      	bcc.n	800367a <__clzsi2+0x22>
 8003676:	0900      	lsrs	r0, r0, #4
 8003678:	3904      	subs	r1, #4
 800367a:	a202      	add	r2, pc, #8	@ (adr r2, 8003684 <__clzsi2+0x2c>)
 800367c:	5c10      	ldrb	r0, [r2, r0]
 800367e:	1840      	adds	r0, r0, r1
 8003680:	4770      	bx	lr
 8003682:	46c0      	nop			@ (mov r8, r8)
 8003684:	02020304 	.word	0x02020304
 8003688:	01010101 	.word	0x01010101
	...

08003694 <Max31855_Read_Temp>:

uint8_t Error=0;                                      // Thermocouple Connection acknowledge Flag
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
// ------------------- Functions ----------------
float Max31855_Read_Temp(int sensor){
 8003694:	b570      	push	{r4, r5, r6, lr}
 8003696:	0005      	movs	r5, r0
 8003698:	4c25      	ldr	r4, [pc, #148]	@ (8003730 <Max31855_Read_Temp+0x9c>)
int Temp=0;                                           // Temperature Variable
if(sensor == 1 )
 800369a:	2801      	cmp	r0, #1
 800369c:	d121      	bne.n	80036e2 <Max31855_Read_Temp+0x4e>
{
	HAL_GPIO_WritePin(SSPORT1,SSPIN1,GPIO_PIN_RESET);// Low State for SPI Communication
 800369e:	2090      	movs	r0, #144	@ 0x90
 80036a0:	2200      	movs	r2, #0
 80036a2:	2110      	movs	r1, #16
 80036a4:	05c0      	lsls	r0, r0, #23
 80036a6:	f001 fc0b 	bl	8004ec0 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1,DATARX,4,1000);                // DATA Transfer
 80036aa:	23fa      	movs	r3, #250	@ 0xfa
 80036ac:	2204      	movs	r2, #4
 80036ae:	0021      	movs	r1, r4
 80036b0:	4820      	ldr	r0, [pc, #128]	@ (8003734 <Max31855_Read_Temp+0xa0>)
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	f002 fcb8 	bl	8006028 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT1,SSPIN1,GPIO_PIN_SET);		  // High State for SPI Communication
 80036b8:	002a      	movs	r2, r5
 80036ba:	2110      	movs	r1, #16
}
else if(sensor==2 ){
	HAL_GPIO_WritePin(SSPORT2,SSPIN2,GPIO_PIN_RESET);// Low State for SPI Communication
	HAL_SPI_Receive(&hspi1,DATARX,4,1000);                // DATA Transfer
	HAL_GPIO_WritePin(SSPORT2,SSPIN2,GPIO_PIN_SET);
 80036bc:	2090      	movs	r0, #144	@ 0x90
 80036be:	05c0      	lsls	r0, r0, #23
 80036c0:	f001 fbfe 	bl	8004ec0 <HAL_GPIO_WritePin>
}
Error=DATARX[3]&0x07;								  // Error Detection
 80036c4:	2307      	movs	r3, #7
 80036c6:	78e0      	ldrb	r0, [r4, #3]
sign=(DATARX[0]&(0x80))>>7;							  // Sign Bit calculation
 80036c8:	491b      	ldr	r1, [pc, #108]	@ (8003738 <Max31855_Read_Temp+0xa4>)
Error=DATARX[3]&0x07;								  // Error Detection
 80036ca:	4018      	ands	r0, r3
 80036cc:	4b1b      	ldr	r3, [pc, #108]	@ (800373c <Max31855_Read_Temp+0xa8>)
 80036ce:	7018      	strb	r0, [r3, #0]
sign=(DATARX[0]&(0x80))>>7;							  // Sign Bit calculation
 80036d0:	7823      	ldrb	r3, [r4, #0]
 80036d2:	09da      	lsrs	r2, r3, #7
 80036d4:	600a      	str	r2, [r1, #0]

if(DATARX[3] & 0x07)								  // Returns Error Number
 80036d6:	2800      	cmp	r0, #0
 80036d8:	d017      	beq.n	800370a <Max31855_Read_Temp+0x76>
return(-1*(DATARX[3] & 0x07));
 80036da:	4240      	negs	r0, r0
 80036dc:	f7fd febc 	bl	8001458 <__aeabi_i2f>
else												  // Positive Temperature
{
		Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
		return((double)Temp / 4);
}
}
 80036e0:	bd70      	pop	{r4, r5, r6, pc}
else if(sensor==2 ){
 80036e2:	2802      	cmp	r0, #2
 80036e4:	d1ee      	bne.n	80036c4 <Max31855_Read_Temp+0x30>
	HAL_GPIO_WritePin(SSPORT2,SSPIN2,GPIO_PIN_RESET);// Low State for SPI Communication
 80036e6:	2180      	movs	r1, #128	@ 0x80
 80036e8:	2090      	movs	r0, #144	@ 0x90
 80036ea:	2200      	movs	r2, #0
 80036ec:	0209      	lsls	r1, r1, #8
 80036ee:	05c0      	lsls	r0, r0, #23
 80036f0:	f001 fbe6 	bl	8004ec0 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1,DATARX,4,1000);                // DATA Transfer
 80036f4:	23fa      	movs	r3, #250	@ 0xfa
 80036f6:	2204      	movs	r2, #4
 80036f8:	0021      	movs	r1, r4
 80036fa:	480e      	ldr	r0, [pc, #56]	@ (8003734 <Max31855_Read_Temp+0xa0>)
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	f002 fc93 	bl	8006028 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT2,SSPIN2,GPIO_PIN_SET);
 8003702:	2180      	movs	r1, #128	@ 0x80
 8003704:	2201      	movs	r2, #1
 8003706:	0209      	lsls	r1, r1, #8
 8003708:	e7d8      	b.n	80036bc <Max31855_Read_Temp+0x28>
Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 800370a:	7860      	ldrb	r0, [r4, #1]
 800370c:	019b      	lsls	r3, r3, #6
 800370e:	0880      	lsrs	r0, r0, #2
 8003710:	4318      	orrs	r0, r3
else if(sign==1){									  // Negative Temperature
 8003712:	2a01      	cmp	r2, #1
 8003714:	d103      	bne.n	800371e <Max31855_Read_Temp+0x8a>
Temp^=0b01111111111111;
 8003716:	43c0      	mvns	r0, r0
 8003718:	04c0      	lsls	r0, r0, #19
 800371a:	0cc0      	lsrs	r0, r0, #19
return((double)-Temp/4);
 800371c:	4240      	negs	r0, r0
		return((double)Temp / 4);
 800371e:	f7ff fe7f 	bl	8003420 <__aeabi_i2d>
 8003722:	2200      	movs	r2, #0
 8003724:	4b06      	ldr	r3, [pc, #24]	@ (8003740 <Max31855_Read_Temp+0xac>)
 8003726:	f7fe ff2d 	bl	8002584 <__aeabi_dmul>
 800372a:	f7ff ff13 	bl	8003554 <__aeabi_d2f>
 800372e:	e7d7      	b.n	80036e0 <Max31855_Read_Temp+0x4c>
 8003730:	20000208 	.word	0x20000208
 8003734:	20000404 	.word	0x20000404
 8003738:	2000020c 	.word	0x2000020c
 800373c:	20000210 	.word	0x20000210
 8003740:	3fd00000 	.word	0x3fd00000

08003744 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void){
 8003744:	b530      	push	{r4, r5, lr}
 8003746:	b095      	sub	sp, #84	@ 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003748:	2228      	movs	r2, #40	@ 0x28
 800374a:	2100      	movs	r1, #0
 800374c:	a80a      	add	r0, sp, #40	@ 0x28
 800374e:	f003 fecd 	bl	80074ec <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003752:	2210      	movs	r2, #16
 8003754:	2100      	movs	r1, #0
 8003756:	4668      	mov	r0, sp
 8003758:	f003 fec8 	bl	80074ec <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 800375c:	2210      	movs	r2, #16
 800375e:	2100      	movs	r1, #0
 8003760:	a804      	add	r0, sp, #16
 8003762:	f003 fec3 	bl	80074ec <memset>
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003766:	2380      	movs	r3, #128	@ 0x80
 8003768:	025b      	lsls	r3, r3, #9
 800376a:	9311      	str	r3, [sp, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 800376c:	2380      	movs	r3, #128	@ 0x80
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800376e:	2401      	movs	r4, #1
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003770:	2502      	movs	r5, #2
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8003772:	02db      	lsls	r3, r3, #11
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 8003774:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003776:	9408      	str	r4, [sp, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003778:	9409      	str	r4, [sp, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800377a:	9510      	str	r5, [sp, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 800377c:	9312      	str	r3, [sp, #72]	@ 0x48
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 800377e:	f001 fe65 	bl	800544c <HAL_RCC_OscConfig>
 8003782:	2800      	cmp	r0, #0
 8003784:	d001      	beq.n	800378a <SystemClock_Config+0x46>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003786:	b672      	cpsid	i
 */
void Error_Handler(void){
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while(1){
 8003788:	e7fe      	b.n	8003788 <SystemClock_Config+0x44>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 800378a:	2307      	movs	r3, #7
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800378c:	9002      	str	r0, [sp, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800378e:	9003      	str	r0, [sp, #12]
	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct,FLASH_LATENCY_1) != HAL_OK){
 8003790:	0021      	movs	r1, r4
 8003792:	4668      	mov	r0, sp
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8003794:	9300      	str	r3, [sp, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003796:	9501      	str	r5, [sp, #4]
	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct,FLASH_LATENCY_1) != HAL_OK){
 8003798:	f002 f882 	bl	80058a0 <HAL_RCC_ClockConfig>
 800379c:	2800      	cmp	r0, #0
 800379e:	d001      	beq.n	80037a4 <SystemClock_Config+0x60>
 80037a0:	b672      	cpsid	i
	while(1){
 80037a2:	e7fe      	b.n	80037a2 <SystemClock_Config+0x5e>
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80037a4:	9006      	str	r0, [sp, #24]
	if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK){
 80037a6:	a804      	add	r0, sp, #16
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80037a8:	9404      	str	r4, [sp, #16]
	if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK){
 80037aa:	f002 f90d 	bl	80059c8 <HAL_RCCEx_PeriphCLKConfig>
 80037ae:	2800      	cmp	r0, #0
 80037b0:	d001      	beq.n	80037b6 <SystemClock_Config+0x72>
 80037b2:	b672      	cpsid	i
	while(1){
 80037b4:	e7fe      	b.n	80037b4 <SystemClock_Config+0x70>
}
 80037b6:	b015      	add	sp, #84	@ 0x54
 80037b8:	bd30      	pop	{r4, r5, pc}
	...

080037bc <main>:
int main(void){
 80037bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037be:	b091      	sub	sp, #68	@ 0x44
	HAL_Init();
 80037c0:	f001 f9a0 	bl	8004b04 <HAL_Init>
	SystemClock_Config();
 80037c4:	f7ff ffbe 	bl	8003744 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80037c8:	2214      	movs	r2, #20
 80037ca:	2100      	movs	r1, #0
 80037cc:	a80b      	add	r0, sp, #44	@ 0x2c
 80037ce:	f003 fe8d 	bl	80074ec <memset>
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80037d2:	2280      	movs	r2, #128	@ 0x80
 80037d4:	4d84      	ldr	r5, [pc, #528]	@ (80039e8 <main+0x22c>)
 80037d6:	03d2      	lsls	r2, r2, #15
 80037d8:	696b      	ldr	r3, [r5, #20]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_15,GPIO_PIN_RESET);
 80037da:	2090      	movs	r0, #144	@ 0x90
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80037dc:	4313      	orrs	r3, r2
 80037de:	616b      	str	r3, [r5, #20]
 80037e0:	696b      	ldr	r3, [r5, #20]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_15,GPIO_PIN_RESET);
 80037e2:	4e82      	ldr	r6, [pc, #520]	@ (80039ec <main+0x230>)
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80037e4:	4013      	ands	r3, r2
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80037e6:	2280      	movs	r2, #128	@ 0x80
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80037e8:	9306      	str	r3, [sp, #24]
 80037ea:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80037ec:	696b      	ldr	r3, [r5, #20]
 80037ee:	0292      	lsls	r2, r2, #10
 80037f0:	4313      	orrs	r3, r2
 80037f2:	616b      	str	r3, [r5, #20]
 80037f4:	696b      	ldr	r3, [r5, #20]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_15,GPIO_PIN_RESET);
 80037f6:	0031      	movs	r1, r6
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80037f8:	4013      	ands	r3, r2
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80037fa:	2280      	movs	r2, #128	@ 0x80
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80037fc:	9307      	str	r3, [sp, #28]
 80037fe:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003800:	696b      	ldr	r3, [r5, #20]
 8003802:	02d2      	lsls	r2, r2, #11
 8003804:	4313      	orrs	r3, r2
 8003806:	616b      	str	r3, [r5, #20]
 8003808:	696b      	ldr	r3, [r5, #20]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_15,GPIO_PIN_RESET);
 800380a:	05c0      	lsls	r0, r0, #23
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800380c:	4013      	ands	r3, r2
 800380e:	9308      	str	r3, [sp, #32]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_15,GPIO_PIN_RESET);
 8003810:	2200      	movs	r2, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003812:	9b08      	ldr	r3, [sp, #32]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_15,GPIO_PIN_RESET);
 8003814:	f001 fb54 	bl	8004ec0 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003818:	2384      	movs	r3, #132	@ 0x84
	HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 800381a:	2090      	movs	r0, #144	@ 0x90
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800381c:	2400      	movs	r4, #0
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2;
 800381e:	2705      	movs	r7, #5
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003820:	039b      	lsls	r3, r3, #14
	HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 8003822:	a90b      	add	r1, sp, #44	@ 0x2c
 8003824:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003826:	930c      	str	r3, [sp, #48]	@ 0x30
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2;
 8003828:	970b      	str	r7, [sp, #44]	@ 0x2c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800382a:	940d      	str	r4, [sp, #52]	@ 0x34
	HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 800382c:	f001 fa8a 	bl	8004d44 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 8003830:	2090      	movs	r0, #144	@ 0x90
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_15;
 8003832:	960b      	str	r6, [sp, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003834:	2601      	movs	r6, #1
	HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 8003836:	a90b      	add	r1, sp, #44	@ 0x2c
 8003838:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800383a:	960c      	str	r6, [sp, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383c:	940d      	str	r4, [sp, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800383e:	940e      	str	r4, [sp, #56]	@ 0x38
	HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 8003840:	f001 fa80 	bl	8004d44 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8003844:	23c0      	movs	r3, #192	@ 0xc0
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	930b      	str	r3, [sp, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800384a:	2384      	movs	r3, #132	@ 0x84
	HAL_GPIO_Init(GPIOB,&GPIO_InitStruct);
 800384c:	4868      	ldr	r0, [pc, #416]	@ (80039f0 <main+0x234>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800384e:	039b      	lsls	r3, r3, #14
	HAL_GPIO_Init(GPIOB,&GPIO_InitStruct);
 8003850:	a90b      	add	r1, sp, #44	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003852:	930c      	str	r3, [sp, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003854:	940d      	str	r4, [sp, #52]	@ 0x34
	HAL_GPIO_Init(GPIOB,&GPIO_InitStruct);
 8003856:	f001 fa75 	bl	8004d44 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI0_1_IRQn,0,0);
 800385a:	0022      	movs	r2, r4
 800385c:	0021      	movs	r1, r4
 800385e:	0038      	movs	r0, r7
 8003860:	f001 f984 	bl	8004b6c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8003864:	0038      	movs	r0, r7
 8003866:	f001 f9ab 	bl	8004bc0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI2_3_IRQn,3,0);
 800386a:	0022      	movs	r2, r4
 800386c:	2103      	movs	r1, #3
 800386e:	2006      	movs	r0, #6
 8003870:	f001 f97c 	bl	8004b6c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003874:	2006      	movs	r0, #6
 8003876:	f001 f9a3 	bl	8004bc0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI4_15_IRQn,3,0);
 800387a:	0022      	movs	r2, r4
 800387c:	2103      	movs	r1, #3
 800387e:	2007      	movs	r0, #7
 8003880:	f001 f974 	bl	8004b6c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003884:	2007      	movs	r0, #7
 8003886:	f001 f99b 	bl	8004bc0 <HAL_NVIC_EnableIRQ>
	__HAL_RCC_DMA1_CLK_ENABLE();
 800388a:	696b      	ldr	r3, [r5, #20]
	HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn,0,0);
 800388c:	0021      	movs	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 800388e:	4333      	orrs	r3, r6
 8003890:	616b      	str	r3, [r5, #20]
 8003892:	696b      	ldr	r3, [r5, #20]
	HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn,0,0);
 8003894:	0022      	movs	r2, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003896:	4033      	ands	r3, r6
	HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn,0,0);
 8003898:	200b      	movs	r0, #11
	__HAL_RCC_DMA1_CLK_ENABLE();
 800389a:	9305      	str	r3, [sp, #20]
 800389c:	9b05      	ldr	r3, [sp, #20]
	HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn,0,0);
 800389e:	f001 f965 	bl	8004b6c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80038a2:	200b      	movs	r0, #11
 80038a4:	f001 f98c 	bl	8004bc0 <HAL_NVIC_EnableIRQ>
	hi2c2.Instance = I2C2;
 80038a8:	4d52      	ldr	r5, [pc, #328]	@ (80039f4 <main+0x238>)
 80038aa:	4b53      	ldr	r3, [pc, #332]	@ (80039f8 <main+0x23c>)
	if(HAL_I2C_Init(&hi2c2) != HAL_OK){
 80038ac:	0028      	movs	r0, r5
	hi2c2.Instance = I2C2;
 80038ae:	602b      	str	r3, [r5, #0]
	hi2c2.Init.Timing = 0x0090194B;
 80038b0:	4b52      	ldr	r3, [pc, #328]	@ (80039fc <main+0x240>)
	hi2c2.Init.OwnAddress1 = 0;
 80038b2:	60ac      	str	r4, [r5, #8]
	hi2c2.Init.Timing = 0x0090194B;
 80038b4:	606b      	str	r3, [r5, #4]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038b6:	60ee      	str	r6, [r5, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038b8:	612c      	str	r4, [r5, #16]
	hi2c2.Init.OwnAddress2 = 0;
 80038ba:	616c      	str	r4, [r5, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80038bc:	61ac      	str	r4, [r5, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038be:	61ec      	str	r4, [r5, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80038c0:	622c      	str	r4, [r5, #32]
	if(HAL_I2C_Init(&hi2c2) != HAL_OK){
 80038c2:	f001 fc41 	bl	8005148 <HAL_I2C_Init>
 80038c6:	0001      	movs	r1, r0
 80038c8:	42a0      	cmp	r0, r4
 80038ca:	d001      	beq.n	80038d0 <main+0x114>
 80038cc:	b672      	cpsid	i
	while(1){
 80038ce:	e7fe      	b.n	80038ce <main+0x112>
	if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2,I2C_ANALOGFILTER_ENABLE) != HAL_OK){
 80038d0:	0028      	movs	r0, r5
 80038d2:	f001 fd71 	bl	80053b8 <HAL_I2CEx_ConfigAnalogFilter>
 80038d6:	1e01      	subs	r1, r0, #0
 80038d8:	d001      	beq.n	80038de <main+0x122>
 80038da:	b672      	cpsid	i
	while(1){
 80038dc:	e7fe      	b.n	80038dc <main+0x120>
	if(HAL_I2CEx_ConfigDigitalFilter(&hi2c2,0) != HAL_OK){
 80038de:	0028      	movs	r0, r5
 80038e0:	f001 fd90 	bl	8005404 <HAL_I2CEx_ConfigDigitalFilter>
 80038e4:	1e03      	subs	r3, r0, #0
 80038e6:	d001      	beq.n	80038ec <main+0x130>
 80038e8:	b672      	cpsid	i
	while(1){
 80038ea:	e7fe      	b.n	80038ea <main+0x12e>
	hspi1.Instance = SPI1;
 80038ec:	4844      	ldr	r0, [pc, #272]	@ (8003a00 <main+0x244>)
 80038ee:	4a45      	ldr	r2, [pc, #276]	@ (8003a04 <main+0x248>)
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80038f0:	27e0      	movs	r7, #224	@ 0xe0
	hspi1.Instance = SPI1;
 80038f2:	6002      	str	r2, [r0, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80038f4:	2282      	movs	r2, #130	@ 0x82
 80038f6:	0052      	lsls	r2, r2, #1
 80038f8:	6042      	str	r2, [r0, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80038fa:	2280      	movs	r2, #128	@ 0x80
 80038fc:	00d2      	lsls	r2, r2, #3
 80038fe:	6082      	str	r2, [r0, #8]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8003900:	2280      	movs	r2, #128	@ 0x80
	hspi1.Init.CRCPolynomial = 7;
 8003902:	2507      	movs	r5, #7
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003904:	2408      	movs	r4, #8
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8003906:	0092      	lsls	r2, r2, #2
 8003908:	6182      	str	r2, [r0, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800390a:	3ae9      	subs	r2, #233	@ 0xe9
 800390c:	3aff      	subs	r2, #255	@ 0xff
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800390e:	00ff      	lsls	r7, r7, #3
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003910:	6103      	str	r3, [r0, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003912:	6143      	str	r3, [r0, #20]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003914:	6203      	str	r3, [r0, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003916:	6243      	str	r3, [r0, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003918:	6283      	str	r3, [r0, #40]	@ 0x28
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800391a:	6303      	str	r3, [r0, #48]	@ 0x30
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800391c:	60c7      	str	r7, [r0, #12]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800391e:	61c2      	str	r2, [r0, #28]
	hspi1.Init.CRCPolynomial = 7;
 8003920:	62c5      	str	r5, [r0, #44]	@ 0x2c
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003922:	6344      	str	r4, [r0, #52]	@ 0x34
	if(HAL_SPI_Init(&hspi1) != HAL_OK){
 8003924:	f002 f9fe 	bl	8005d24 <HAL_SPI_Init>
 8003928:	1e03      	subs	r3, r0, #0
 800392a:	d001      	beq.n	8003930 <main+0x174>
 800392c:	b672      	cpsid	i
	while(1){
 800392e:	e7fe      	b.n	800392e <main+0x172>
	hspi2.Instance = SPI2;
 8003930:	4835      	ldr	r0, [pc, #212]	@ (8003a08 <main+0x24c>)
 8003932:	4a36      	ldr	r2, [pc, #216]	@ (8003a0c <main+0x250>)
	hspi2.Init.Mode = SPI_MODE_SLAVE;
 8003934:	6043      	str	r3, [r0, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003936:	6083      	str	r3, [r0, #8]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003938:	6103      	str	r3, [r0, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800393a:	6143      	str	r3, [r0, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800393c:	6183      	str	r3, [r0, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800393e:	6203      	str	r3, [r0, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003940:	6243      	str	r3, [r0, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003942:	6283      	str	r3, [r0, #40]	@ 0x28
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003944:	6303      	str	r3, [r0, #48]	@ 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003946:	6343      	str	r3, [r0, #52]	@ 0x34
	hspi2.Instance = SPI2;
 8003948:	6002      	str	r2, [r0, #0]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800394a:	60c7      	str	r7, [r0, #12]
	hspi2.Init.CRCPolynomial = 7;
 800394c:	62c5      	str	r5, [r0, #44]	@ 0x2c
	if(HAL_SPI_Init(&hspi2) != HAL_OK){
 800394e:	f002 f9e9 	bl	8005d24 <HAL_SPI_Init>
 8003952:	1e03      	subs	r3, r0, #0
 8003954:	d001      	beq.n	800395a <main+0x19e>
 8003956:	b672      	cpsid	i
	while(1){
 8003958:	e7fe      	b.n	8003958 <main+0x19c>
	huart1.Instance = USART1;
 800395a:	482d      	ldr	r0, [pc, #180]	@ (8003a10 <main+0x254>)
 800395c:	4a2d      	ldr	r2, [pc, #180]	@ (8003a14 <main+0x258>)
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800395e:	6083      	str	r3, [r0, #8]
	huart1.Instance = USART1;
 8003960:	6002      	str	r2, [r0, #0]
	huart1.Init.BaudRate = 9600;
 8003962:	2296      	movs	r2, #150	@ 0x96
 8003964:	0192      	lsls	r2, r2, #6
 8003966:	6042      	str	r2, [r0, #4]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8003968:	220c      	movs	r2, #12
	huart1.Init.StopBits = UART_STOPBITS_1;
 800396a:	60c3      	str	r3, [r0, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800396c:	6103      	str	r3, [r0, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800396e:	6142      	str	r2, [r0, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003970:	6183      	str	r3, [r0, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003972:	61c3      	str	r3, [r0, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003974:	6203      	str	r3, [r0, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003976:	6243      	str	r3, [r0, #36]	@ 0x24
	if(HAL_UART_Init(&huart1) != HAL_OK){
 8003978:	f002 fff4 	bl	8006964 <HAL_UART_Init>
 800397c:	1e05      	subs	r5, r0, #0
 800397e:	d001      	beq.n	8003984 <main+0x1c8>
 8003980:	b672      	cpsid	i
	while(1){
 8003982:	e7fe      	b.n	8003982 <main+0x1c6>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003984:	0001      	movs	r1, r0
 8003986:	2210      	movs	r2, #16
 8003988:	a80b      	add	r0, sp, #44	@ 0x2c
 800398a:	f003 fdaf 	bl	80074ec <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800398e:	0022      	movs	r2, r4
 8003990:	0029      	movs	r1, r5
 8003992:	a809      	add	r0, sp, #36	@ 0x24
 8003994:	f003 fdaa 	bl	80074ec <memset>
	htim1.Instance = TIM1;
 8003998:	4c1f      	ldr	r4, [pc, #124]	@ (8003a18 <main+0x25c>)
 800399a:	4b20      	ldr	r3, [pc, #128]	@ (8003a1c <main+0x260>)
	if(HAL_TIM_Base_Init(&htim1) != HAL_OK){
 800399c:	0020      	movs	r0, r4
	htim1.Instance = TIM1;
 800399e:	6023      	str	r3, [r4, #0]
	htim1.Init.Period = 65535;
 80039a0:	4b1f      	ldr	r3, [pc, #124]	@ (8003a20 <main+0x264>)
	htim1.Init.Prescaler = 0;
 80039a2:	6065      	str	r5, [r4, #4]
	htim1.Init.Period = 65535;
 80039a4:	60e3      	str	r3, [r4, #12]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80039a6:	2380      	movs	r3, #128	@ 0x80
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039a8:	60a5      	str	r5, [r4, #8]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039aa:	6125      	str	r5, [r4, #16]
	htim1.Init.RepetitionCounter = 0;
 80039ac:	6165      	str	r5, [r4, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80039ae:	61a3      	str	r3, [r4, #24]
	if(HAL_TIM_Base_Init(&htim1) != HAL_OK){
 80039b0:	f002 fd0a 	bl	80063c8 <HAL_TIM_Base_Init>
 80039b4:	2800      	cmp	r0, #0
 80039b6:	d001      	beq.n	80039bc <main+0x200>
 80039b8:	b672      	cpsid	i
	while(1){
 80039ba:	e7fe      	b.n	80039ba <main+0x1fe>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039bc:	2380      	movs	r3, #128	@ 0x80
	if(HAL_TIM_ConfigClockSource(&htim1,&sClockSourceConfig) != HAL_OK){
 80039be:	0020      	movs	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039c0:	015b      	lsls	r3, r3, #5
	if(HAL_TIM_ConfigClockSource(&htim1,&sClockSourceConfig) != HAL_OK){
 80039c2:	a90b      	add	r1, sp, #44	@ 0x2c
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039c4:	930b      	str	r3, [sp, #44]	@ 0x2c
	if(HAL_TIM_ConfigClockSource(&htim1,&sClockSourceConfig) != HAL_OK){
 80039c6:	f002 fd33 	bl	8006430 <HAL_TIM_ConfigClockSource>
 80039ca:	2800      	cmp	r0, #0
 80039cc:	d001      	beq.n	80039d2 <main+0x216>
 80039ce:	b672      	cpsid	i
	while(1){
 80039d0:	e7fe      	b.n	80039d0 <main+0x214>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039d2:	9009      	str	r0, [sp, #36]	@ 0x24
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039d4:	900a      	str	r0, [sp, #40]	@ 0x28
	if(HAL_TIMEx_MasterConfigSynchronization(&htim1,&sMasterConfig) != HAL_OK){
 80039d6:	a909      	add	r1, sp, #36	@ 0x24
 80039d8:	0020      	movs	r0, r4
 80039da:	f002 fdbf 	bl	800655c <HAL_TIMEx_MasterConfigSynchronization>
 80039de:	1e05      	subs	r5, r0, #0
 80039e0:	d020      	beq.n	8003a24 <main+0x268>
 80039e2:	b672      	cpsid	i
	while(1){
 80039e4:	e7fe      	b.n	80039e4 <main+0x228>
 80039e6:	46c0      	nop			@ (mov r8, r8)
 80039e8:	40021000 	.word	0x40021000
 80039ec:	00008012 	.word	0x00008012
 80039f0:	48000400 	.word	0x48000400
 80039f4:	20000468 	.word	0x20000468
 80039f8:	40005800 	.word	0x40005800
 80039fc:	0090194b 	.word	0x0090194b
 8003a00:	20000404 	.word	0x20000404
 8003a04:	40013000 	.word	0x40013000
 8003a08:	200003a0 	.word	0x200003a0
 8003a0c:	40003800 	.word	0x40003800
 8003a10:	2000028c 	.word	0x2000028c
 8003a14:	40013800 	.word	0x40013800
 8003a18:	20000314 	.word	0x20000314
 8003a1c:	40012c00 	.word	0x40012c00
 8003a20:	0000ffff 	.word	0x0000ffff
	ssd1306_Init();
 8003a24:	f000 fe2a 	bl	800467c <ssd1306_Init>
	ssd1306_SetCursor(30,20);
 8003a28:	2114      	movs	r1, #20
 8003a2a:	201e      	movs	r0, #30
 8003a2c:	f000 fdda 	bl	80045e4 <ssd1306_SetCursor>
	ssd1306_WriteString("LOGO",Font_16x26,White);
 8003a30:	4bde      	ldr	r3, [pc, #888]	@ (8003dac <main+0x5f0>)
 8003a32:	48df      	ldr	r0, [pc, #892]	@ (8003db0 <main+0x5f4>)
 8003a34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a36:	9600      	str	r6, [sp, #0]
 8003a38:	f000 fdba 	bl	80045b0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003a3c:	f000 fd30 	bl	80044a0 <ssd1306_UpdateScreen>
	HAL_Delay(1000);
 8003a40:	20fa      	movs	r0, #250	@ 0xfa
 8003a42:	0080      	lsls	r0, r0, #2
 8003a44:	f001 f880 	bl	8004b48 <HAL_Delay>
	ssd1306_Fill(Black);
 8003a48:	0028      	movs	r0, r5
 8003a4a:	f000 fd1b 	bl	8004484 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 8003a4e:	f000 fd27 	bl	80044a0 <ssd1306_UpdateScreen>
	HAL_TIM_Base_Start_IT(&htim1);
 8003a52:	0020      	movs	r0, r4
 8003a54:	f002 fc40 	bl	80062d8 <HAL_TIM_Base_Start_IT>
		sens_error = 0;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	4dd6      	ldr	r5, [pc, #856]	@ (8003db4 <main+0x5f8>)
		real_temperature_heater = Max31855_Read_Temp(1);
 8003a5c:	2001      	movs	r0, #1
		sens_error = 0;
 8003a5e:	602b      	str	r3, [r5, #0]
		real_temperature_heater = Max31855_Read_Temp(1);
 8003a60:	f7ff fe18 	bl	8003694 <Max31855_Read_Temp>
 8003a64:	4bd4      	ldr	r3, [pc, #848]	@ (8003db8 <main+0x5fc>)
		if(Error != 0){
 8003a66:	4cd5      	ldr	r4, [pc, #852]	@ (8003dbc <main+0x600>)
 8003a68:	4ed5      	ldr	r6, [pc, #852]	@ (8003dc0 <main+0x604>)
		real_temperature_heater = Max31855_Read_Temp(1);
 8003a6a:	6018      	str	r0, [r3, #0]
 8003a6c:	9303      	str	r3, [sp, #12]
			sens_error_HT = Error;
 8003a6e:	7823      	ldrb	r3, [r4, #0]
		real_temperature_element = Max31855_Read_Temp(2); //TODO dodac lepsza obsluge bledu
 8003a70:	2002      	movs	r0, #2
			sens_error_HT = Error;
 8003a72:	6033      	str	r3, [r6, #0]
		real_temperature_element = Max31855_Read_Temp(2); //TODO dodac lepsza obsluge bledu
 8003a74:	f7ff fe0e 	bl	8003694 <Max31855_Read_Temp>
 8003a78:	4ad2      	ldr	r2, [pc, #840]	@ (8003dc4 <main+0x608>)
			sens_error_IC = Error;
 8003a7a:	7823      	ldrb	r3, [r4, #0]
		real_temperature_element = Max31855_Read_Temp(2); //TODO dodac lepsza obsluge bledu
 8003a7c:	4fd2      	ldr	r7, [pc, #840]	@ (8003dc8 <main+0x60c>)
 8003a7e:	6013      	str	r3, [r2, #0]
		if(sens_error_HT != 0){
 8003a80:	6832      	ldr	r2, [r6, #0]
		real_temperature_element = Max31855_Read_Temp(2); //TODO dodac lepsza obsluge bledu
 8003a82:	6038      	str	r0, [r7, #0]
		if(sens_error_HT != 0){
 8003a84:	2a00      	cmp	r2, #0
 8003a86:	d100      	bne.n	8003a8a <main+0x2ce>
 8003a88:	e124      	b.n	8003cd4 <main+0x518>
			sens_error = sens_error_HT;
 8003a8a:	602a      	str	r2, [r5, #0]
		if(last_Error != sens_error){
 8003a8c:	4bcf      	ldr	r3, [pc, #828]	@ (8003dcc <main+0x610>)
 8003a8e:	682c      	ldr	r4, [r5, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	42a3      	cmp	r3, r4
 8003a94:	d035      	beq.n	8003b02 <main+0x346>
			switch(sens_error){
 8003a96:	2c02      	cmp	r4, #2
 8003a98:	d100      	bne.n	8003a9c <main+0x2e0>
 8003a9a:	e127      	b.n	8003cec <main+0x530>
 8003a9c:	2c04      	cmp	r4, #4
 8003a9e:	d100      	bne.n	8003aa2 <main+0x2e6>
 8003aa0:	e14f      	b.n	8003d42 <main+0x586>
 8003aa2:	2c01      	cmp	r4, #1
 8003aa4:	d12a      	bne.n	8003afc <main+0x340>
					ssd1306_Fill(Black);
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	f000 fcec 	bl	8004484 <ssd1306_Fill>
					ssd1306_UpdateScreen();
 8003aac:	f000 fcf8 	bl	80044a0 <ssd1306_UpdateScreen>
					ssd1306_SetCursor(20,5);
 8003ab0:	2105      	movs	r1, #5
 8003ab2:	2014      	movs	r0, #20
 8003ab4:	f000 fd96 	bl	80045e4 <ssd1306_SetCursor>
					ssd1306_WriteString("Error",Font_16x26,White);
 8003ab8:	4bbc      	ldr	r3, [pc, #752]	@ (8003dac <main+0x5f0>)
 8003aba:	48c5      	ldr	r0, [pc, #788]	@ (8003dd0 <main+0x614>)
 8003abc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003abe:	9400      	str	r4, [sp, #0]
 8003ac0:	f000 fd76 	bl	80045b0 <ssd1306_WriteString>
					ssd1306_SetCursor(5,28);
 8003ac4:	211c      	movs	r1, #28
 8003ac6:	2005      	movs	r0, #5
 8003ac8:	f000 fd8c 	bl	80045e4 <ssd1306_SetCursor>
					if(sens_error_IC != 0){
 8003acc:	4bbd      	ldr	r3, [pc, #756]	@ (8003dc4 <main+0x608>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d100      	bne.n	8003ad6 <main+0x31a>
 8003ad4:	e103      	b.n	8003cde <main+0x522>
						ssd1306_WriteString("Sensor IC",Font_11x18,White);
 8003ad6:	4bbf      	ldr	r3, [pc, #764]	@ (8003dd4 <main+0x618>)
 8003ad8:	48bf      	ldr	r0, [pc, #764]	@ (8003dd8 <main+0x61c>)
						ssd1306_WriteString("Sensor HEAT",Font_11x18,White);
 8003ada:	9400      	str	r4, [sp, #0]
 8003adc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ade:	f000 fd67 	bl	80045b0 <ssd1306_WriteString>
					ssd1306_SetCursor(15,48);
 8003ae2:	200f      	movs	r0, #15
 8003ae4:	2130      	movs	r1, #48	@ 0x30
 8003ae6:	f000 fd7d 	bl	80045e4 <ssd1306_SetCursor>
					ssd1306_WriteString("NOT CONNECTED",Font_7x10,White);
 8003aea:	4bbc      	ldr	r3, [pc, #752]	@ (8003ddc <main+0x620>)
 8003aec:	48bc      	ldr	r0, [pc, #752]	@ (8003de0 <main+0x624>)
					ssd1306_WriteString("SHORT TO VCC",Font_7x10,White);
 8003aee:	2201      	movs	r2, #1
 8003af0:	9200      	str	r2, [sp, #0]
 8003af2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003af4:	f000 fd5c 	bl	80045b0 <ssd1306_WriteString>
					ssd1306_UpdateScreen();
 8003af8:	f000 fcd2 	bl	80044a0 <ssd1306_UpdateScreen>
			last_Error = sens_error;
 8003afc:	4bb3      	ldr	r3, [pc, #716]	@ (8003dcc <main+0x610>)
 8003afe:	682a      	ldr	r2, [r5, #0]
 8003b00:	601a      	str	r2, [r3, #0]
		if(sens_error == 0){ //TODO dodac wywietlanie ktra termopara jest aktualnie uywana
 8003b02:	682b      	ldr	r3, [r5, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d000      	beq.n	8003b0a <main+0x34e>
 8003b08:	e284      	b.n	8004014 <main+0x858>
			if(real_temperature_element_last != real_temperature_element || real_temperature_heater_last != real_temperature_heater){
 8003b0a:	4bb6      	ldr	r3, [pc, #728]	@ (8003de4 <main+0x628>)
 8003b0c:	6839      	ldr	r1, [r7, #0]
 8003b0e:	6818      	ldr	r0, [r3, #0]
 8003b10:	f7fc fcd6 	bl	80004c0 <__aeabi_fcmpeq>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d007      	beq.n	8003b28 <main+0x36c>
 8003b18:	4bb3      	ldr	r3, [pc, #716]	@ (8003de8 <main+0x62c>)
 8003b1a:	9a03      	ldr	r2, [sp, #12]
 8003b1c:	6818      	ldr	r0, [r3, #0]
 8003b1e:	6811      	ldr	r1, [r2, #0]
 8003b20:	f7fc fcce 	bl	80004c0 <__aeabi_fcmpeq>
 8003b24:	2800      	cmp	r0, #0
 8003b26:	d16f      	bne.n	8003c08 <main+0x44c>
				ssd1306_SetCursor(5,5);
 8003b28:	2105      	movs	r1, #5
 8003b2a:	0008      	movs	r0, r1
 8003b2c:	f000 fd5a 	bl	80045e4 <ssd1306_SetCursor>
				ssd1306_WriteString("IC:",Font_7x10,White);
 8003b30:	2301      	movs	r3, #1
					temp[i] = 0;
 8003b32:	2600      	movs	r6, #0
				ssd1306_WriteString("IC:",Font_7x10,White);
 8003b34:	4ca9      	ldr	r4, [pc, #676]	@ (8003ddc <main+0x620>)
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	6862      	ldr	r2, [r4, #4]
 8003b3a:	68a3      	ldr	r3, [r4, #8]
 8003b3c:	6821      	ldr	r1, [r4, #0]
 8003b3e:	48ab      	ldr	r0, [pc, #684]	@ (8003dec <main+0x630>)
 8003b40:	f000 fd36 	bl	80045b0 <ssd1306_WriteString>
					temp[i] = 0;
 8003b44:	4daa      	ldr	r5, [pc, #680]	@ (8003df0 <main+0x634>)
				sprintf(temp,"%.0f",real_temperature_element);
 8003b46:	4fa0      	ldr	r7, [pc, #640]	@ (8003dc8 <main+0x60c>)
					temp[i] = 0;
 8003b48:	702e      	strb	r6, [r5, #0]
				sprintf(temp,"%.0f",real_temperature_element);
 8003b4a:	6838      	ldr	r0, [r7, #0]
					temp[i] = 0;
 8003b4c:	706e      	strb	r6, [r5, #1]
 8003b4e:	70ae      	strb	r6, [r5, #2]
				sprintf(temp,"%.0f",real_temperature_element);
 8003b50:	f7ff fcb8 	bl	80034c4 <__aeabi_f2d>
 8003b54:	0002      	movs	r2, r0
 8003b56:	000b      	movs	r3, r1
 8003b58:	0028      	movs	r0, r5
 8003b5a:	49a6      	ldr	r1, [pc, #664]	@ (8003df4 <main+0x638>)
 8003b5c:	f003 fc58 	bl	8007410 <siprintf>
				ssd1306_SetCursor(27,5);
 8003b60:	2105      	movs	r1, #5
 8003b62:	201b      	movs	r0, #27
 8003b64:	f000 fd3e 	bl	80045e4 <ssd1306_SetCursor>
				ssd1306_WriteString(temp,Font_7x10,White);
 8003b68:	2301      	movs	r3, #1
 8003b6a:	6821      	ldr	r1, [r4, #0]
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	0028      	movs	r0, r5
 8003b70:	6862      	ldr	r2, [r4, #4]
 8003b72:	68a3      	ldr	r3, [r4, #8]
 8003b74:	f000 fd1c 	bl	80045b0 <ssd1306_WriteString>
				if(real_temperature_element < 100){
 8003b78:	499f      	ldr	r1, [pc, #636]	@ (8003df8 <main+0x63c>)
 8003b7a:	6838      	ldr	r0, [r7, #0]
 8003b7c:	f7fc fca6 	bl	80004cc <__aeabi_fcmplt>
 8003b80:	42b0      	cmp	r0, r6
 8003b82:	d006      	beq.n	8003b92 <main+0x3d6>
					ssd1306_FillRectangle(40,5,54,15,Black);
 8003b84:	230f      	movs	r3, #15
 8003b86:	2236      	movs	r2, #54	@ 0x36
 8003b88:	2105      	movs	r1, #5
 8003b8a:	2028      	movs	r0, #40	@ 0x28
 8003b8c:	9600      	str	r6, [sp, #0]
 8003b8e:	f000 fd2f 	bl	80045f0 <ssd1306_FillRectangle>
				ssd1306_SetCursor(70,5);
 8003b92:	2105      	movs	r1, #5
 8003b94:	2046      	movs	r0, #70	@ 0x46
 8003b96:	f000 fd25 	bl	80045e4 <ssd1306_SetCursor>
				ssd1306_WriteString("HT:",Font_7x10,White);
 8003b9a:	2301      	movs	r3, #1
					temp[i] = 0;
 8003b9c:	2600      	movs	r6, #0
				ssd1306_WriteString("HT:",Font_7x10,White);
 8003b9e:	6862      	ldr	r2, [r4, #4]
 8003ba0:	6821      	ldr	r1, [r4, #0]
 8003ba2:	9300      	str	r3, [sp, #0]
 8003ba4:	4895      	ldr	r0, [pc, #596]	@ (8003dfc <main+0x640>)
 8003ba6:	68a3      	ldr	r3, [r4, #8]
 8003ba8:	f000 fd02 	bl	80045b0 <ssd1306_WriteString>
					temp[i] = 0;
 8003bac:	4d90      	ldr	r5, [pc, #576]	@ (8003df0 <main+0x634>)
				sprintf(temp,"%.0f",real_temperature_heater);
 8003bae:	4f82      	ldr	r7, [pc, #520]	@ (8003db8 <main+0x5fc>)
					temp[i] = 0;
 8003bb0:	702e      	strb	r6, [r5, #0]
				sprintf(temp,"%.0f",real_temperature_heater);
 8003bb2:	6838      	ldr	r0, [r7, #0]
					temp[i] = 0;
 8003bb4:	706e      	strb	r6, [r5, #1]
 8003bb6:	70ae      	strb	r6, [r5, #2]
				sprintf(temp,"%.0f",real_temperature_heater);
 8003bb8:	f7ff fc84 	bl	80034c4 <__aeabi_f2d>
 8003bbc:	0002      	movs	r2, r0
 8003bbe:	000b      	movs	r3, r1
 8003bc0:	0028      	movs	r0, r5
 8003bc2:	498c      	ldr	r1, [pc, #560]	@ (8003df4 <main+0x638>)
 8003bc4:	f003 fc24 	bl	8007410 <siprintf>
				ssd1306_SetCursor(92,5);
 8003bc8:	2105      	movs	r1, #5
 8003bca:	205c      	movs	r0, #92	@ 0x5c
 8003bcc:	f000 fd0a 	bl	80045e4 <ssd1306_SetCursor>
				ssd1306_WriteString(temp,Font_7x10,White);
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	0028      	movs	r0, r5
 8003bd4:	9300      	str	r3, [sp, #0]
 8003bd6:	cc0e      	ldmia	r4!, {r1, r2, r3}
 8003bd8:	f000 fcea 	bl	80045b0 <ssd1306_WriteString>
				if(real_temperature_heater < 100){
 8003bdc:	4986      	ldr	r1, [pc, #536]	@ (8003df8 <main+0x63c>)
 8003bde:	6838      	ldr	r0, [r7, #0]
 8003be0:	f7fc fc74 	bl	80004cc <__aeabi_fcmplt>
 8003be4:	42b0      	cmp	r0, r6
 8003be6:	d006      	beq.n	8003bf6 <main+0x43a>
					ssd1306_FillRectangle(105,5,119,15,Black);
 8003be8:	230f      	movs	r3, #15
 8003bea:	2277      	movs	r2, #119	@ 0x77
 8003bec:	2105      	movs	r1, #5
 8003bee:	2069      	movs	r0, #105	@ 0x69
 8003bf0:	9600      	str	r6, [sp, #0]
 8003bf2:	f000 fcfd 	bl	80045f0 <ssd1306_FillRectangle>
				ssd1306_UpdateScreen();
 8003bf6:	f000 fc53 	bl	80044a0 <ssd1306_UpdateScreen>
				real_temperature_element_last = real_temperature_element;
 8003bfa:	4a73      	ldr	r2, [pc, #460]	@ (8003dc8 <main+0x60c>)
 8003bfc:	4b79      	ldr	r3, [pc, #484]	@ (8003de4 <main+0x628>)
 8003bfe:	6812      	ldr	r2, [r2, #0]
 8003c00:	601a      	str	r2, [r3, #0]
				real_temperature_heater_last = real_temperature_heater;
 8003c02:	4b79      	ldr	r3, [pc, #484]	@ (8003de8 <main+0x62c>)
 8003c04:	683a      	ldr	r2, [r7, #0]
 8003c06:	601a      	str	r2, [r3, #0]
			if(set_temperature != 0 && temp_set){
 8003c08:	4f7d      	ldr	r7, [pc, #500]	@ (8003e00 <main+0x644>)
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	683c      	ldr	r4, [r7, #0]
 8003c0e:	1c20      	adds	r0, r4, #0
 8003c10:	f7fc fc56 	bl	80004c0 <__aeabi_fcmpeq>
 8003c14:	2800      	cmp	r0, #0
 8003c16:	d000      	beq.n	8003c1a <main+0x45e>
 8003c18:	e0be      	b.n	8003d98 <main+0x5dc>
 8003c1a:	4b7a      	ldr	r3, [pc, #488]	@ (8003e04 <main+0x648>)
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d045      	beq.n	8003cae <main+0x4f2>
				if(set_temperature != set_temperature_last){
 8003c22:	4b79      	ldr	r3, [pc, #484]	@ (8003e08 <main+0x64c>)
 8003c24:	6818      	ldr	r0, [r3, #0]
 8003c26:	f7fd fc17 	bl	8001458 <__aeabi_i2f>
 8003c2a:	1c01      	adds	r1, r0, #0
 8003c2c:	1c20      	adds	r0, r4, #0
 8003c2e:	f7fc fc47 	bl	80004c0 <__aeabi_fcmpeq>
 8003c32:	1e04      	subs	r4, r0, #0
 8003c34:	d13b      	bne.n	8003cae <main+0x4f2>
					ssd1306_FillRectangle(54,15,75,25,Black);
 8003c36:	2319      	movs	r3, #25
 8003c38:	224b      	movs	r2, #75	@ 0x4b
 8003c3a:	210f      	movs	r1, #15
 8003c3c:	9000      	str	r0, [sp, #0]
 8003c3e:	2036      	movs	r0, #54	@ 0x36
 8003c40:	f000 fcd6 	bl	80045f0 <ssd1306_FillRectangle>
					ssd1306_UpdateScreen();
 8003c44:	f000 fc2c 	bl	80044a0 <ssd1306_UpdateScreen>
					ssd1306_SetCursor(5,15);
 8003c48:	210f      	movs	r1, #15
 8003c4a:	2005      	movs	r0, #5
 8003c4c:	f000 fcca 	bl	80045e4 <ssd1306_SetCursor>
					ssd1306_WriteString("Set:",Font_7x10,White);
 8003c50:	2301      	movs	r3, #1
 8003c52:	4d62      	ldr	r5, [pc, #392]	@ (8003ddc <main+0x620>)
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	686a      	ldr	r2, [r5, #4]
 8003c58:	68ab      	ldr	r3, [r5, #8]
 8003c5a:	6829      	ldr	r1, [r5, #0]
 8003c5c:	486b      	ldr	r0, [pc, #428]	@ (8003e0c <main+0x650>)
 8003c5e:	f000 fca7 	bl	80045b0 <ssd1306_WriteString>
						temp[i] = 0;
 8003c62:	4e63      	ldr	r6, [pc, #396]	@ (8003df0 <main+0x634>)
					sprintf(temp,"%.0f",set_temperature);
 8003c64:	6838      	ldr	r0, [r7, #0]
						temp[i] = 0;
 8003c66:	7034      	strb	r4, [r6, #0]
 8003c68:	7074      	strb	r4, [r6, #1]
 8003c6a:	70b4      	strb	r4, [r6, #2]
					sprintf(temp,"%.0f",set_temperature);
 8003c6c:	f7ff fc2a 	bl	80034c4 <__aeabi_f2d>
 8003c70:	0002      	movs	r2, r0
 8003c72:	000b      	movs	r3, r1
 8003c74:	0030      	movs	r0, r6
 8003c76:	495f      	ldr	r1, [pc, #380]	@ (8003df4 <main+0x638>)
 8003c78:	f003 fbca 	bl	8007410 <siprintf>
					if(set_temperature < 100){
 8003c7c:	495e      	ldr	r1, [pc, #376]	@ (8003df8 <main+0x63c>)
 8003c7e:	6838      	ldr	r0, [r7, #0]
 8003c80:	f7fc fc24 	bl	80004cc <__aeabi_fcmplt>
 8003c84:	2800      	cmp	r0, #0
 8003c86:	d006      	beq.n	8003c96 <main+0x4da>
						ssd1306_FillRectangle(40,15,54,25,Black);
 8003c88:	2319      	movs	r3, #25
 8003c8a:	2236      	movs	r2, #54	@ 0x36
 8003c8c:	210f      	movs	r1, #15
 8003c8e:	2028      	movs	r0, #40	@ 0x28
 8003c90:	9400      	str	r4, [sp, #0]
 8003c92:	f000 fcad 	bl	80045f0 <ssd1306_FillRectangle>
					ssd1306_SetCursor(34,15);
 8003c96:	210f      	movs	r1, #15
 8003c98:	2022      	movs	r0, #34	@ 0x22
 8003c9a:	f000 fca3 	bl	80045e4 <ssd1306_SetCursor>
					ssd1306_WriteString(temp,Font_7x10,White);
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	0030      	movs	r0, r6
 8003ca2:	9300      	str	r3, [sp, #0]
 8003ca4:	cd0e      	ldmia	r5!, {r1, r2, r3}
				ssd1306_WriteString("Heater OFF",Font_7x10,White);
 8003ca6:	f000 fc83 	bl	80045b0 <ssd1306_WriteString>
				ssd1306_UpdateScreen();
 8003caa:	f000 fbf9 	bl	80044a0 <ssd1306_UpdateScreen>
			if(!sub_menu){
 8003cae:	4b58      	ldr	r3, [pc, #352]	@ (8003e10 <main+0x654>)
 8003cb0:	4c58      	ldr	r4, [pc, #352]	@ (8003e14 <main+0x658>)
 8003cb2:	7818      	ldrb	r0, [r3, #0]
 8003cb4:	9303      	str	r3, [sp, #12]
 8003cb6:	2800      	cmp	r0, #0
 8003cb8:	d000      	beq.n	8003cbc <main+0x500>
 8003cba:	e118      	b.n	8003eee <main+0x732>
				if(turn_CW_CCW == 2){
 8003cbc:	4a56      	ldr	r2, [pc, #344]	@ (8003e18 <main+0x65c>)
					menu++;
 8003cbe:	6823      	ldr	r3, [r4, #0]
				if(turn_CW_CCW == 2){
 8003cc0:	6811      	ldr	r1, [r2, #0]
 8003cc2:	2902      	cmp	r1, #2
 8003cc4:	d000      	beq.n	8003cc8 <main+0x50c>
 8003cc6:	e0dd      	b.n	8003e84 <main+0x6c8>
					menu++;
 8003cc8:	3301      	adds	r3, #1
					if(menu > 2){
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	dd00      	ble.n	8003cd0 <main+0x514>
 8003cce:	e0ad      	b.n	8003e2c <main+0x670>
						menu = 2;
 8003cd0:	6023      	str	r3, [r4, #0]
 8003cd2:	e0ac      	b.n	8003e2e <main+0x672>
		else if(sens_error_IC != 0){
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d100      	bne.n	8003cda <main+0x51e>
 8003cd8:	e6d8      	b.n	8003a8c <main+0x2d0>
			sens_error = sens_error_IC;
 8003cda:	602b      	str	r3, [r5, #0]
 8003cdc:	e6d6      	b.n	8003a8c <main+0x2d0>
					else if(sens_error_HT != 0){
 8003cde:	6833      	ldr	r3, [r6, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d100      	bne.n	8003ce6 <main+0x52a>
 8003ce4:	e6fd      	b.n	8003ae2 <main+0x326>
						ssd1306_WriteString("Sensor HEAT",Font_11x18,White);
 8003ce6:	4b3b      	ldr	r3, [pc, #236]	@ (8003dd4 <main+0x618>)
 8003ce8:	484c      	ldr	r0, [pc, #304]	@ (8003e1c <main+0x660>)
 8003cea:	e6f6      	b.n	8003ada <main+0x31e>
					ssd1306_WriteString("Error",Font_16x26,White);
 8003cec:	2401      	movs	r4, #1
					ssd1306_Fill(Black);
 8003cee:	2000      	movs	r0, #0
 8003cf0:	f000 fbc8 	bl	8004484 <ssd1306_Fill>
					ssd1306_UpdateScreen();
 8003cf4:	f000 fbd4 	bl	80044a0 <ssd1306_UpdateScreen>
					ssd1306_SetCursor(20,5);
 8003cf8:	2105      	movs	r1, #5
 8003cfa:	2014      	movs	r0, #20
 8003cfc:	f000 fc72 	bl	80045e4 <ssd1306_SetCursor>
					ssd1306_WriteString("Error",Font_16x26,White);
 8003d00:	4b2a      	ldr	r3, [pc, #168]	@ (8003dac <main+0x5f0>)
 8003d02:	4833      	ldr	r0, [pc, #204]	@ (8003dd0 <main+0x614>)
 8003d04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d06:	9400      	str	r4, [sp, #0]
 8003d08:	f000 fc52 	bl	80045b0 <ssd1306_WriteString>
					ssd1306_SetCursor(5,28);
 8003d0c:	211c      	movs	r1, #28
 8003d0e:	2005      	movs	r0, #5
 8003d10:	f000 fc68 	bl	80045e4 <ssd1306_SetCursor>
					if(sens_error_IC != 0){
 8003d14:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc4 <main+0x608>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00c      	beq.n	8003d36 <main+0x57a>
						ssd1306_WriteString("Sensor IC",Font_11x18,White);
 8003d1c:	4b2d      	ldr	r3, [pc, #180]	@ (8003dd4 <main+0x618>)
 8003d1e:	482e      	ldr	r0, [pc, #184]	@ (8003dd8 <main+0x61c>)
						ssd1306_WriteString("Sensor HEAT",Font_11x18,White);
 8003d20:	9400      	str	r4, [sp, #0]
 8003d22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d24:	f000 fc44 	bl	80045b0 <ssd1306_WriteString>
					ssd1306_SetCursor(15,48);
 8003d28:	200f      	movs	r0, #15
 8003d2a:	2130      	movs	r1, #48	@ 0x30
 8003d2c:	f000 fc5a 	bl	80045e4 <ssd1306_SetCursor>
					ssd1306_WriteString("SHORT TO GND",Font_7x10,White);
 8003d30:	4b2a      	ldr	r3, [pc, #168]	@ (8003ddc <main+0x620>)
 8003d32:	483b      	ldr	r0, [pc, #236]	@ (8003e20 <main+0x664>)
 8003d34:	e6db      	b.n	8003aee <main+0x332>
					else if(sens_error_HT != 0){
 8003d36:	6833      	ldr	r3, [r6, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d0f5      	beq.n	8003d28 <main+0x56c>
						ssd1306_WriteString("Sensor HEAT",Font_11x18,White);
 8003d3c:	4b25      	ldr	r3, [pc, #148]	@ (8003dd4 <main+0x618>)
 8003d3e:	4837      	ldr	r0, [pc, #220]	@ (8003e1c <main+0x660>)
 8003d40:	e7ee      	b.n	8003d20 <main+0x564>
					ssd1306_WriteString("Error",Font_16x26,White);
 8003d42:	2401      	movs	r4, #1
					ssd1306_Fill(Black);
 8003d44:	2000      	movs	r0, #0
 8003d46:	f000 fb9d 	bl	8004484 <ssd1306_Fill>
					ssd1306_UpdateScreen();
 8003d4a:	f000 fba9 	bl	80044a0 <ssd1306_UpdateScreen>
					ssd1306_SetCursor(20,5);
 8003d4e:	2105      	movs	r1, #5
 8003d50:	2014      	movs	r0, #20
 8003d52:	f000 fc47 	bl	80045e4 <ssd1306_SetCursor>
					ssd1306_WriteString("Error",Font_16x26,White);
 8003d56:	4b15      	ldr	r3, [pc, #84]	@ (8003dac <main+0x5f0>)
 8003d58:	481d      	ldr	r0, [pc, #116]	@ (8003dd0 <main+0x614>)
 8003d5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d5c:	9400      	str	r4, [sp, #0]
 8003d5e:	f000 fc27 	bl	80045b0 <ssd1306_WriteString>
					ssd1306_SetCursor(15,28);
 8003d62:	211c      	movs	r1, #28
 8003d64:	200f      	movs	r0, #15
 8003d66:	f000 fc3d 	bl	80045e4 <ssd1306_SetCursor>
					if(sens_error_IC != 0){
 8003d6a:	4b16      	ldr	r3, [pc, #88]	@ (8003dc4 <main+0x608>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00c      	beq.n	8003d8c <main+0x5d0>
						ssd1306_WriteString("Sensor IC",Font_11x18,White);
 8003d72:	4b18      	ldr	r3, [pc, #96]	@ (8003dd4 <main+0x618>)
 8003d74:	4818      	ldr	r0, [pc, #96]	@ (8003dd8 <main+0x61c>)
						ssd1306_WriteString("Sensor HEAT",Font_11x18,White);
 8003d76:	9400      	str	r4, [sp, #0]
 8003d78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d7a:	f000 fc19 	bl	80045b0 <ssd1306_WriteString>
					ssd1306_SetCursor(15,48);
 8003d7e:	200f      	movs	r0, #15
 8003d80:	2130      	movs	r1, #48	@ 0x30
 8003d82:	f000 fc2f 	bl	80045e4 <ssd1306_SetCursor>
					ssd1306_WriteString("SHORT TO VCC",Font_7x10,White);
 8003d86:	4b15      	ldr	r3, [pc, #84]	@ (8003ddc <main+0x620>)
 8003d88:	4826      	ldr	r0, [pc, #152]	@ (8003e24 <main+0x668>)
 8003d8a:	e6b0      	b.n	8003aee <main+0x332>
					else if(sens_error_HT != 0){
 8003d8c:	6833      	ldr	r3, [r6, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d0f5      	beq.n	8003d7e <main+0x5c2>
						ssd1306_WriteString("Sensor HEAT",Font_11x18,White);
 8003d92:	4b10      	ldr	r3, [pc, #64]	@ (8003dd4 <main+0x618>)
 8003d94:	4821      	ldr	r0, [pc, #132]	@ (8003e1c <main+0x660>)
 8003d96:	e7ee      	b.n	8003d76 <main+0x5ba>
				ssd1306_SetCursor(5,15);
 8003d98:	210f      	movs	r1, #15
 8003d9a:	2005      	movs	r0, #5
 8003d9c:	f000 fc22 	bl	80045e4 <ssd1306_SetCursor>
				ssd1306_WriteString("Heater OFF",Font_7x10,White);
 8003da0:	2201      	movs	r2, #1
 8003da2:	4b0e      	ldr	r3, [pc, #56]	@ (8003ddc <main+0x620>)
 8003da4:	9200      	str	r2, [sp, #0]
 8003da6:	4820      	ldr	r0, [pc, #128]	@ (8003e28 <main+0x66c>)
 8003da8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003daa:	e77c      	b.n	8003ca6 <main+0x4ea>
 8003dac:	08009a80 	.word	0x08009a80
 8003db0:	0800987c 	.word	0x0800987c
 8003db4:	20000250 	.word	0x20000250
 8003db8:	20000280 	.word	0x20000280
 8003dbc:	20000210 	.word	0x20000210
 8003dc0:	20000258 	.word	0x20000258
 8003dc4:	20000254 	.word	0x20000254
 8003dc8:	2000027c 	.word	0x2000027c
 8003dcc:	20000288 	.word	0x20000288
 8003dd0:	08009881 	.word	0x08009881
 8003dd4:	08009a8c 	.word	0x08009a8c
 8003dd8:	08009887 	.word	0x08009887
 8003ddc:	08009a98 	.word	0x08009a98
 8003de0:	0800989d 	.word	0x0800989d
 8003de4:	20000274 	.word	0x20000274
 8003de8:	20000278 	.word	0x20000278
 8003dec:	080098c5 	.word	0x080098c5
 8003df0:	2000025c 	.word	0x2000025c
 8003df4:	080098c9 	.word	0x080098c9
 8003df8:	42c80000 	.word	0x42c80000
 8003dfc:	080098ce 	.word	0x080098ce
 8003e00:	20000270 	.word	0x20000270
 8003e04:	20000240 	.word	0x20000240
 8003e08:	20000004 	.word	0x20000004
 8003e0c:	080098d2 	.word	0x080098d2
 8003e10:	20000248 	.word	0x20000248
 8003e14:	20000268 	.word	0x20000268
 8003e18:	2000024c 	.word	0x2000024c
 8003e1c:	08009891 	.word	0x08009891
 8003e20:	080098ab 	.word	0x080098ab
 8003e24:	080098b8 	.word	0x080098b8
 8003e28:	080098d7 	.word	0x080098d7
						menu = 0;
 8003e2c:	6020      	str	r0, [r4, #0]
				turn_CW_CCW = 0;
 8003e2e:	2500      	movs	r5, #0
				if(menu_last != menu){
 8003e30:	4bde      	ldr	r3, [pc, #888]	@ (80041ac <main+0x9f0>)
 8003e32:	6826      	ldr	r6, [r4, #0]
 8003e34:	681b      	ldr	r3, [r3, #0]
				turn_CW_CCW = 0;
 8003e36:	6015      	str	r5, [r2, #0]
				if(menu_last != menu){
 8003e38:	42b3      	cmp	r3, r6
 8003e3a:	d04e      	beq.n	8003eda <main+0x71e>
					switch(menu){
 8003e3c:	2e01      	cmp	r6, #1
 8003e3e:	d028      	beq.n	8003e92 <main+0x6d6>
 8003e40:	2e02      	cmp	r6, #2
 8003e42:	d100      	bne.n	8003e46 <main+0x68a>
 8003e44:	e0c5      	b.n	8003fd2 <main+0x816>
 8003e46:	42ae      	cmp	r6, r5
 8003e48:	d144      	bne.n	8003ed4 <main+0x718>
							ssd1306_FillRectangle(5,25,128,64,Black);
 8003e4a:	2340      	movs	r3, #64	@ 0x40
 8003e4c:	2280      	movs	r2, #128	@ 0x80
 8003e4e:	2119      	movs	r1, #25
 8003e50:	2005      	movs	r0, #5
 8003e52:	9600      	str	r6, [sp, #0]
 8003e54:	f000 fbcc 	bl	80045f0 <ssd1306_FillRectangle>
							ssd1306_UpdateScreen();
 8003e58:	f000 fb22 	bl	80044a0 <ssd1306_UpdateScreen>
							ssd1306_SetCursor(5,25);
 8003e5c:	2119      	movs	r1, #25
 8003e5e:	2005      	movs	r0, #5
 8003e60:	f000 fbc0 	bl	80045e4 <ssd1306_SetCursor>
							ssd1306_WriteString("Source",Font_11x18,Black);
 8003e64:	4dd2      	ldr	r5, [pc, #840]	@ (80041b0 <main+0x9f4>)
 8003e66:	48d3      	ldr	r0, [pc, #844]	@ (80041b4 <main+0x9f8>)
 8003e68:	6829      	ldr	r1, [r5, #0]
 8003e6a:	686a      	ldr	r2, [r5, #4]
 8003e6c:	68ab      	ldr	r3, [r5, #8]
 8003e6e:	9600      	str	r6, [sp, #0]
 8003e70:	f000 fb9e 	bl	80045b0 <ssd1306_WriteString>
							ssd1306_SetCursor(5,45);
 8003e74:	2005      	movs	r0, #5
 8003e76:	212d      	movs	r1, #45	@ 0x2d
 8003e78:	f000 fbb4 	bl	80045e4 <ssd1306_SetCursor>
							ssd1306_WriteString("Temp",Font_11x18,White);
 8003e7c:	48ce      	ldr	r0, [pc, #824]	@ (80041b8 <main+0x9fc>)
							ssd1306_WriteString("Source",Font_11x18,White);
 8003e7e:	2301      	movs	r3, #1
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	e022      	b.n	8003eca <main+0x70e>
				else if(turn_CW_CCW == 1){
 8003e84:	2901      	cmp	r1, #1
 8003e86:	d1d2      	bne.n	8003e2e <main+0x672>
					if(menu < 0){
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	d400      	bmi.n	8003e8e <main+0x6d2>
 8003e8c:	e720      	b.n	8003cd0 <main+0x514>
						menu = 2;
 8003e8e:	2302      	movs	r3, #2
 8003e90:	e71e      	b.n	8003cd0 <main+0x514>
							ssd1306_FillRectangle(5,25,128,64,Black);
 8003e92:	2340      	movs	r3, #64	@ 0x40
 8003e94:	2280      	movs	r2, #128	@ 0x80
 8003e96:	2119      	movs	r1, #25
 8003e98:	2005      	movs	r0, #5
 8003e9a:	9500      	str	r5, [sp, #0]
 8003e9c:	f000 fba8 	bl	80045f0 <ssd1306_FillRectangle>
							ssd1306_UpdateScreen();
 8003ea0:	f000 fafe 	bl	80044a0 <ssd1306_UpdateScreen>
							ssd1306_SetCursor(5,25);
 8003ea4:	2119      	movs	r1, #25
 8003ea6:	2005      	movs	r0, #5
 8003ea8:	f000 fb9c 	bl	80045e4 <ssd1306_SetCursor>
							ssd1306_WriteString("Temp",Font_11x18,Black);
 8003eac:	4bc0      	ldr	r3, [pc, #768]	@ (80041b0 <main+0x9f4>)
 8003eae:	9500      	str	r5, [sp, #0]
 8003eb0:	6819      	ldr	r1, [r3, #0]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	001d      	movs	r5, r3
 8003eb6:	48c0      	ldr	r0, [pc, #768]	@ (80041b8 <main+0x9fc>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	f000 fb79 	bl	80045b0 <ssd1306_WriteString>
							ssd1306_SetCursor(5,45);
 8003ebe:	2005      	movs	r0, #5
 8003ec0:	212d      	movs	r1, #45	@ 0x2d
 8003ec2:	f000 fb8f 	bl	80045e4 <ssd1306_SetCursor>
							ssd1306_WriteString("Heater OFF",Font_11x18,White);
 8003ec6:	48bd      	ldr	r0, [pc, #756]	@ (80041bc <main+0xa00>)
 8003ec8:	9600      	str	r6, [sp, #0]
							ssd1306_WriteString("Source",Font_11x18,White);
 8003eca:	cd0e      	ldmia	r5!, {r1, r2, r3}
 8003ecc:	f000 fb70 	bl	80045b0 <ssd1306_WriteString>
							ssd1306_UpdateScreen();
 8003ed0:	f000 fae6 	bl	80044a0 <ssd1306_UpdateScreen>
					menu_last = menu;
 8003ed4:	4bb5      	ldr	r3, [pc, #724]	@ (80041ac <main+0x9f0>)
 8003ed6:	6822      	ldr	r2, [r4, #0]
 8003ed8:	601a      	str	r2, [r3, #0]
				if(button == true){
 8003eda:	4bb9      	ldr	r3, [pc, #740]	@ (80041c0 <main+0xa04>)
 8003edc:	781a      	ldrb	r2, [r3, #0]
 8003ede:	2a00      	cmp	r2, #0
 8003ee0:	d100      	bne.n	8003ee4 <main+0x728>
 8003ee2:	e092      	b.n	800400a <main+0x84e>
					sub_menu = true;
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	9903      	ldr	r1, [sp, #12]
 8003ee8:	700a      	strb	r2, [r1, #0]
					button = false;
 8003eea:	2200      	movs	r2, #0
 8003eec:	701a      	strb	r2, [r3, #0]
						sub_menu_pos++;
 8003eee:	4ab5      	ldr	r2, [pc, #724]	@ (80041c4 <main+0xa08>)
				if(menu != 1){
 8003ef0:	6825      	ldr	r5, [r4, #0]
						sub_menu_pos++;
 8003ef2:	6813      	ldr	r3, [r2, #0]
				if(menu != 1){
 8003ef4:	2d01      	cmp	r5, #1
 8003ef6:	d00b      	beq.n	8003f10 <main+0x754>
					if(turn_CW_CCW == 2){
 8003ef8:	49b3      	ldr	r1, [pc, #716]	@ (80041c8 <main+0xa0c>)
 8003efa:	6808      	ldr	r0, [r1, #0]
 8003efc:	2802      	cmp	r0, #2
 8003efe:	d000      	beq.n	8003f02 <main+0x746>
 8003f00:	e10f      	b.n	8004122 <main+0x966>
						sub_menu_pos++;
 8003f02:	3301      	adds	r3, #1
						if(sub_menu_pos > 1){
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	dd00      	ble.n	8003f0a <main+0x74e>
 8003f08:	e109      	b.n	800411e <main+0x962>
							sub_menu_pos = 0;
 8003f0a:	6013      	str	r3, [r2, #0]
					turn_CW_CCW = 0;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	600b      	str	r3, [r1, #0]
				if(sub_menu_pos_last != sub_menu_pos || set_temperature != set_temperature_last){
 8003f10:	4bac      	ldr	r3, [pc, #688]	@ (80041c4 <main+0xa08>)
 8003f12:	681c      	ldr	r4, [r3, #0]
 8003f14:	4bad      	ldr	r3, [pc, #692]	@ (80041cc <main+0xa10>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	42a3      	cmp	r3, r4
 8003f1a:	d108      	bne.n	8003f2e <main+0x772>
 8003f1c:	4bac      	ldr	r3, [pc, #688]	@ (80041d0 <main+0xa14>)
 8003f1e:	6818      	ldr	r0, [r3, #0]
 8003f20:	f7fd fa9a 	bl	8001458 <__aeabi_i2f>
 8003f24:	6839      	ldr	r1, [r7, #0]
 8003f26:	f7fc facb 	bl	80004c0 <__aeabi_fcmpeq>
 8003f2a:	2800      	cmp	r0, #0
 8003f2c:	d117      	bne.n	8003f5e <main+0x7a2>
					switch(menu){
 8003f2e:	2600      	movs	r6, #0
 8003f30:	2d01      	cmp	r5, #1
 8003f32:	d100      	bne.n	8003f36 <main+0x77a>
 8003f34:	e184      	b.n	8004240 <main+0xa84>
 8003f36:	2d02      	cmp	r5, #2
 8003f38:	d100      	bne.n	8003f3c <main+0x780>
 8003f3a:	e1b0      	b.n	800429e <main+0xae2>
 8003f3c:	42b5      	cmp	r5, r6
 8003f3e:	d105      	bne.n	8003f4c <main+0x790>
							switch(sub_menu_pos){
 8003f40:	42b4      	cmp	r4, r6
 8003f42:	d100      	bne.n	8003f46 <main+0x78a>
 8003f44:	e0f5      	b.n	8004132 <main+0x976>
 8003f46:	2c01      	cmp	r4, #1
 8003f48:	d100      	bne.n	8003f4c <main+0x790>
 8003f4a:	e111      	b.n	8004170 <main+0x9b4>
					sub_menu_pos_last = sub_menu_pos;
 8003f4c:	4a9d      	ldr	r2, [pc, #628]	@ (80041c4 <main+0xa08>)
 8003f4e:	4b9f      	ldr	r3, [pc, #636]	@ (80041cc <main+0xa10>)
 8003f50:	6812      	ldr	r2, [r2, #0]
					set_temperature_last = set_temperature;
 8003f52:	6838      	ldr	r0, [r7, #0]
					sub_menu_pos_last = sub_menu_pos;
 8003f54:	601a      	str	r2, [r3, #0]
					set_temperature_last = set_temperature;
 8003f56:	f7fd fa5f 	bl	8001418 <__aeabi_f2iz>
 8003f5a:	4c9d      	ldr	r4, [pc, #628]	@ (80041d0 <main+0xa14>)
 8003f5c:	6020      	str	r0, [r4, #0]
				if(menu == 1){
 8003f5e:	4b9d      	ldr	r3, [pc, #628]	@ (80041d4 <main+0xa18>)
 8003f60:	681c      	ldr	r4, [r3, #0]
 8003f62:	2c01      	cmp	r4, #1
 8003f64:	d113      	bne.n	8003f8e <main+0x7d2>
					if(turn_CW_CCW == 2){
 8003f66:	4e98      	ldr	r6, [pc, #608]	@ (80041c8 <main+0xa0c>)
 8003f68:	6833      	ldr	r3, [r6, #0]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d000      	beq.n	8003f70 <main+0x7b4>
 8003f6e:	e1d7      	b.n	8004320 <main+0xb64>
						set_temperature++;
 8003f70:	21fe      	movs	r1, #254	@ 0xfe
 8003f72:	6838      	ldr	r0, [r7, #0]
 8003f74:	0589      	lsls	r1, r1, #22
 8003f76:	f7fc fad1 	bl	800051c <__aeabi_fadd>
						if(set_temperature >= 400){
 8003f7a:	4997      	ldr	r1, [pc, #604]	@ (80041d8 <main+0xa1c>)
						set_temperature++;
 8003f7c:	1c05      	adds	r5, r0, #0
						if(set_temperature >= 400){
 8003f7e:	f7fc fac3 	bl	8000508 <__aeabi_fcmpge>
 8003f82:	2800      	cmp	r0, #0
 8003f84:	d000      	beq.n	8003f88 <main+0x7cc>
 8003f86:	e1c8      	b.n	800431a <main+0xb5e>
						set_temperature--;
 8003f88:	603d      	str	r5, [r7, #0]
					turn_CW_CCW = 0;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	6033      	str	r3, [r6, #0]
				if(button == true){
 8003f8e:	4b8c      	ldr	r3, [pc, #560]	@ (80041c0 <main+0xa04>)
 8003f90:	781a      	ldrb	r2, [r3, #0]
 8003f92:	2a00      	cmp	r2, #0
 8003f94:	d03e      	beq.n	8004014 <main+0x858>
					sub_menu = false;
 8003f96:	2200      	movs	r2, #0
 8003f98:	9903      	ldr	r1, [sp, #12]
 8003f9a:	4e90      	ldr	r6, [pc, #576]	@ (80041dc <main+0xa20>)
 8003f9c:	700a      	strb	r2, [r1, #0]
					button = false;
 8003f9e:	701a      	strb	r2, [r3, #0]
					switch(menu){
 8003fa0:	2c01      	cmp	r4, #1
 8003fa2:	d100      	bne.n	8003fa6 <main+0x7ea>
 8003fa4:	e1d0      	b.n	8004348 <main+0xb8c>
 8003fa6:	2c02      	cmp	r4, #2
 8003fa8:	d100      	bne.n	8003fac <main+0x7f0>
 8003faa:	e1e7      	b.n	800437c <main+0xbc0>
 8003fac:	4294      	cmp	r4, r2
 8003fae:	d108      	bne.n	8003fc2 <main+0x806>
							switch(sub_menu_pos){
 8003fb0:	4b84      	ldr	r3, [pc, #528]	@ (80041c4 <main+0xa08>)
 8003fb2:	4a8b      	ldr	r2, [pc, #556]	@ (80041e0 <main+0xa24>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d100      	bne.n	8003fbc <main+0x800>
 8003fba:	e1c2      	b.n	8004342 <main+0xb86>
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d100      	bne.n	8003fc2 <main+0x806>
 8003fc0:	e1c0      	b.n	8004344 <main+0xb88>
					menu_last = 100;
 8003fc2:	2264      	movs	r2, #100	@ 0x64
 8003fc4:	4b79      	ldr	r3, [pc, #484]	@ (80041ac <main+0x9f0>)
 8003fc6:	601a      	str	r2, [r3, #0]
					sub_menu_pos_last = 100;
 8003fc8:	4b80      	ldr	r3, [pc, #512]	@ (80041cc <main+0xa10>)
 8003fca:	601a      	str	r2, [r3, #0]
					set_temperature_last = 100;
 8003fcc:	4b80      	ldr	r3, [pc, #512]	@ (80041d0 <main+0xa14>)
 8003fce:	601a      	str	r2, [r3, #0]
 8003fd0:	e020      	b.n	8004014 <main+0x858>
							ssd1306_FillRectangle(5,25,128,64,Black);
 8003fd2:	2340      	movs	r3, #64	@ 0x40
 8003fd4:	2280      	movs	r2, #128	@ 0x80
 8003fd6:	2119      	movs	r1, #25
 8003fd8:	2005      	movs	r0, #5
 8003fda:	9500      	str	r5, [sp, #0]
 8003fdc:	f000 fb08 	bl	80045f0 <ssd1306_FillRectangle>
							ssd1306_UpdateScreen();
 8003fe0:	f000 fa5e 	bl	80044a0 <ssd1306_UpdateScreen>
							ssd1306_SetCursor(5,25);
 8003fe4:	2119      	movs	r1, #25
 8003fe6:	2005      	movs	r0, #5
 8003fe8:	f000 fafc 	bl	80045e4 <ssd1306_SetCursor>
							ssd1306_WriteString("Heater OFF",Font_11x18,Black);
 8003fec:	4b70      	ldr	r3, [pc, #448]	@ (80041b0 <main+0x9f4>)
 8003fee:	9500      	str	r5, [sp, #0]
 8003ff0:	6819      	ldr	r1, [r3, #0]
 8003ff2:	685a      	ldr	r2, [r3, #4]
 8003ff4:	001d      	movs	r5, r3
 8003ff6:	4871      	ldr	r0, [pc, #452]	@ (80041bc <main+0xa00>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f000 fad9 	bl	80045b0 <ssd1306_WriteString>
							ssd1306_SetCursor(5,45);
 8003ffe:	2005      	movs	r0, #5
 8004000:	212d      	movs	r1, #45	@ 0x2d
 8004002:	f000 faef 	bl	80045e4 <ssd1306_SetCursor>
							ssd1306_WriteString("Source",Font_11x18,White);
 8004006:	486b      	ldr	r0, [pc, #428]	@ (80041b4 <main+0x9f8>)
 8004008:	e739      	b.n	8003e7e <main+0x6c2>
			if(sub_menu){
 800400a:	9b03      	ldr	r3, [sp, #12]
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d000      	beq.n	8004014 <main+0x858>
 8004012:	e76c      	b.n	8003eee <main+0x732>
		if(temp_select == 1){
 8004014:	4b72      	ldr	r3, [pc, #456]	@ (80041e0 <main+0xa24>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d000      	beq.n	800401e <main+0x862>
 800401c:	e1ba      	b.n	8004394 <main+0xbd8>
			selected_temperature = real_temperature_heater;
 800401e:	4b71      	ldr	r3, [pc, #452]	@ (80041e4 <main+0xa28>)
 8004020:	4a71      	ldr	r2, [pc, #452]	@ (80041e8 <main+0xa2c>)
			selected_temperature = real_temperature_element;
 8004022:	6812      	ldr	r2, [r2, #0]
 8004024:	601a      	str	r2, [r3, #0]
		if(temp_set){
 8004026:	4b6d      	ldr	r3, [pc, #436]	@ (80041dc <main+0xa20>)
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d100      	bne.n	8004030 <main+0x874>
 800402e:	e513      	b.n	8003a58 <main+0x29c>
			PID_error = set_temperature - selected_temperature;
 8004030:	4b6e      	ldr	r3, [pc, #440]	@ (80041ec <main+0xa30>)
 8004032:	4a6c      	ldr	r2, [pc, #432]	@ (80041e4 <main+0xa28>)
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	6811      	ldr	r1, [r2, #0]
 8004038:	f7fc ff8a 	bl	8000f50 <__aeabi_fsub>
 800403c:	4b6c      	ldr	r3, [pc, #432]	@ (80041f0 <main+0xa34>)
			if(PID_error > 30){ //integral constant will only affect errors below 30C
 800403e:	496d      	ldr	r1, [pc, #436]	@ (80041f4 <main+0xa38>)
			PID_error = set_temperature - selected_temperature;
 8004040:	6018      	str	r0, [r3, #0]
 8004042:	1c05      	adds	r5, r0, #0
			if(PID_error > 30){ //integral constant will only affect errors below 30C
 8004044:	f7fc fa56 	bl	80004f4 <__aeabi_fcmpgt>
 8004048:	4e6b      	ldr	r6, [pc, #428]	@ (80041f8 <main+0xa3c>)
 800404a:	2800      	cmp	r0, #0
 800404c:	d001      	beq.n	8004052 <main+0x896>
				PID_i = 0;
 800404e:	2300      	movs	r3, #0
 8004050:	6033      	str	r3, [r6, #0]
			PID_p = kp * PID_error;                      //Calculate the P value
 8004052:	4b6a      	ldr	r3, [pc, #424]	@ (80041fc <main+0xa40>)
 8004054:	1c28      	adds	r0, r5, #0
 8004056:	6819      	ldr	r1, [r3, #0]
 8004058:	f7fc fe20 	bl	8000c9c <__aeabi_fmul>
 800405c:	f7fd f9dc 	bl	8001418 <__aeabi_f2iz>
 8004060:	4b67      	ldr	r3, [pc, #412]	@ (8004200 <main+0xa44>)
 8004062:	0004      	movs	r4, r0
 8004064:	6018      	str	r0, [r3, #0]
			PID_i = PID_i + (ki * PID_error);            //Calculate the I value
 8004066:	6830      	ldr	r0, [r6, #0]
 8004068:	f7fd f9f6 	bl	8001458 <__aeabi_i2f>
 800406c:	4b65      	ldr	r3, [pc, #404]	@ (8004204 <main+0xa48>)
 800406e:	1c07      	adds	r7, r0, #0
 8004070:	6819      	ldr	r1, [r3, #0]
 8004072:	1c28      	adds	r0, r5, #0
 8004074:	f7fc fe12 	bl	8000c9c <__aeabi_fmul>
 8004078:	1c01      	adds	r1, r0, #0
 800407a:	1c38      	adds	r0, r7, #0
 800407c:	f7fc fa4e 	bl	800051c <__aeabi_fadd>
 8004080:	f7fd f9ca 	bl	8001418 <__aeabi_f2iz>
 8004084:	6030      	str	r0, [r6, #0]
			timePrev = Time; // the previous time is stored before the actual time read
 8004086:	4e60      	ldr	r6, [pc, #384]	@ (8004208 <main+0xa4c>)
 8004088:	4b60      	ldr	r3, [pc, #384]	@ (800420c <main+0xa50>)
 800408a:	6837      	ldr	r7, [r6, #0]
			PID_i = PID_i + (ki * PID_error);            //Calculate the I value
 800408c:	9003      	str	r0, [sp, #12]
			timePrev = Time; // the previous time is stored before the actual time read
 800408e:	601f      	str	r7, [r3, #0]
			Time = __HAL_TIM_GET_COUNTER(&htim1);            // actual time read
 8004090:	4b5f      	ldr	r3, [pc, #380]	@ (8004210 <main+0xa54>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004096:	f7fd fa2f 	bl	80014f8 <__aeabi_ui2f>
			elapsedTime = (Time - timePrev) / 1000;
 800409a:	1c39      	adds	r1, r7, #0
			Time = __HAL_TIM_GET_COUNTER(&htim1);            // actual time read
 800409c:	6030      	str	r0, [r6, #0]
			elapsedTime = (Time - timePrev) / 1000;
 800409e:	f7fc ff57 	bl	8000f50 <__aeabi_fsub>
 80040a2:	495c      	ldr	r1, [pc, #368]	@ (8004214 <main+0xa58>)
 80040a4:	f7fc fc2c 	bl	8000900 <__aeabi_fdiv>
 80040a8:	4b5b      	ldr	r3, [pc, #364]	@ (8004218 <main+0xa5c>)
			PID_d = kd * ((PID_error - previous_error) / elapsedTime); //Calculate the D value
 80040aa:	4f5c      	ldr	r7, [pc, #368]	@ (800421c <main+0xa60>)
			elapsedTime = (Time - timePrev) / 1000;
 80040ac:	6018      	str	r0, [r3, #0]
			PID_d = kd * ((PID_error - previous_error) / elapsedTime); //Calculate the D value
 80040ae:	6839      	ldr	r1, [r7, #0]
			elapsedTime = (Time - timePrev) / 1000;
 80040b0:	1c06      	adds	r6, r0, #0
			PID_d = kd * ((PID_error - previous_error) / elapsedTime); //Calculate the D value
 80040b2:	1c28      	adds	r0, r5, #0
 80040b4:	f7fc ff4c 	bl	8000f50 <__aeabi_fsub>
 80040b8:	1c31      	adds	r1, r6, #0
 80040ba:	f7fc fc21 	bl	8000900 <__aeabi_fdiv>
 80040be:	4b58      	ldr	r3, [pc, #352]	@ (8004220 <main+0xa64>)
 80040c0:	6819      	ldr	r1, [r3, #0]
 80040c2:	f7fc fdeb 	bl	8000c9c <__aeabi_fmul>
 80040c6:	f7fd f9a7 	bl	8001418 <__aeabi_f2iz>
 80040ca:	4b56      	ldr	r3, [pc, #344]	@ (8004224 <main+0xa68>)
 80040cc:	6018      	str	r0, [r3, #0]
			PID_value = PID_p + PID_i + PID_d;
 80040ce:	4b56      	ldr	r3, [pc, #344]	@ (8004228 <main+0xa6c>)
 80040d0:	9a03      	ldr	r2, [sp, #12]
 80040d2:	18a4      	adds	r4, r4, r2
			if(PID_value > 7400){
 80040d4:	4a55      	ldr	r2, [pc, #340]	@ (800422c <main+0xa70>)
			PID_value = PID_p + PID_i + PID_d;
 80040d6:	1824      	adds	r4, r4, r0
			if(PID_value > 7400){
 80040d8:	4294      	cmp	r4, r2
 80040da:	dc02      	bgt.n	80040e2 <main+0x926>
			PID_value = PID_p + PID_i + PID_d;
 80040dc:	43e2      	mvns	r2, r4
 80040de:	17d2      	asrs	r2, r2, #31
 80040e0:	4022      	ands	r2, r4
			previous_error = PID_error; //Remember to store the previous error.
 80040e2:	603d      	str	r5, [r7, #0]
			if(zero_cross_detected && temp_set){
 80040e4:	4d52      	ldr	r5, [pc, #328]	@ (8004230 <main+0xa74>)
			PID_value = PID_p + PID_i + PID_d;
 80040e6:	601a      	str	r2, [r3, #0]
			if(zero_cross_detected && temp_set){
 80040e8:	782b      	ldrb	r3, [r5, #0]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d100      	bne.n	80040f0 <main+0x934>
 80040ee:	e4b3      	b.n	8003a58 <main+0x29c>
				HAL_Delay(maximum_firing_delay - PID_value);
 80040f0:	4b50      	ldr	r3, [pc, #320]	@ (8004234 <main+0xa78>)
 80040f2:	6818      	ldr	r0, [r3, #0]
 80040f4:	1a80      	subs	r0, r0, r2
 80040f6:	f000 fd27 	bl	8004b48 <HAL_Delay>
				HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 80040fa:	2090      	movs	r0, #144	@ 0x90
 80040fc:	2201      	movs	r2, #1
 80040fe:	2102      	movs	r1, #2
 8004100:	05c0      	lsls	r0, r0, #23
 8004102:	f000 fedd 	bl	8004ec0 <HAL_GPIO_WritePin>
				HAL_Delay(100);
 8004106:	2064      	movs	r0, #100	@ 0x64
 8004108:	f000 fd1e 	bl	8004b48 <HAL_Delay>
				HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 800410c:	2090      	movs	r0, #144	@ 0x90
 800410e:	2200      	movs	r2, #0
 8004110:	2102      	movs	r1, #2
 8004112:	05c0      	lsls	r0, r0, #23
 8004114:	f000 fed4 	bl	8004ec0 <HAL_GPIO_WritePin>
				zero_cross_detected = false;
 8004118:	2300      	movs	r3, #0
 800411a:	702b      	strb	r3, [r5, #0]
 800411c:	e49c      	b.n	8003a58 <main+0x29c>
							sub_menu_pos = 0;
 800411e:	2300      	movs	r3, #0
 8004120:	e6f3      	b.n	8003f0a <main+0x74e>
					else if(turn_CW_CCW == 1){
 8004122:	2801      	cmp	r0, #1
 8004124:	d000      	beq.n	8004128 <main+0x96c>
 8004126:	e6f1      	b.n	8003f0c <main+0x750>
						if(sub_menu_pos < 0){
 8004128:	3b01      	subs	r3, #1
 800412a:	d400      	bmi.n	800412e <main+0x972>
 800412c:	e6ed      	b.n	8003f0a <main+0x74e>
							sub_menu_pos = 1;
 800412e:	6010      	str	r0, [r2, #0]
 8004130:	e6ec      	b.n	8003f0c <main+0x750>
									ssd1306_FillRectangle(5,25,128,64,Black);
 8004132:	2340      	movs	r3, #64	@ 0x40
 8004134:	2280      	movs	r2, #128	@ 0x80
 8004136:	2119      	movs	r1, #25
 8004138:	2005      	movs	r0, #5
 800413a:	9400      	str	r4, [sp, #0]
 800413c:	f000 fa58 	bl	80045f0 <ssd1306_FillRectangle>
									ssd1306_UpdateScreen();
 8004140:	f000 f9ae 	bl	80044a0 <ssd1306_UpdateScreen>
									ssd1306_SetCursor(5,25);
 8004144:	2119      	movs	r1, #25
 8004146:	2005      	movs	r0, #5
 8004148:	f000 fa4c 	bl	80045e4 <ssd1306_SetCursor>
									ssd1306_WriteString("Element",Font_11x18,Black);
 800414c:	4b18      	ldr	r3, [pc, #96]	@ (80041b0 <main+0x9f4>)
 800414e:	9400      	str	r4, [sp, #0]
 8004150:	6819      	ldr	r1, [r3, #0]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	001c      	movs	r4, r3
 8004156:	4838      	ldr	r0, [pc, #224]	@ (8004238 <main+0xa7c>)
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f000 fa29 	bl	80045b0 <ssd1306_WriteString>
									ssd1306_SetCursor(5,45);
 800415e:	2005      	movs	r0, #5
 8004160:	212d      	movs	r1, #45	@ 0x2d
 8004162:	f000 fa3f 	bl	80045e4 <ssd1306_SetCursor>
									ssd1306_WriteString("Heater",Font_11x18,White);
 8004166:	2301      	movs	r3, #1
 8004168:	4834      	ldr	r0, [pc, #208]	@ (800423c <main+0xa80>)
 800416a:	9300      	str	r3, [sp, #0]
									ssd1306_WriteString("No",Font_11x18,Black);
 800416c:	cc0e      	ldmia	r4!, {r1, r2, r3}
 800416e:	e091      	b.n	8004294 <main+0xad8>
									ssd1306_FillRectangle(5,25,128,64,Black);
 8004170:	2340      	movs	r3, #64	@ 0x40
 8004172:	2280      	movs	r2, #128	@ 0x80
 8004174:	2119      	movs	r1, #25
 8004176:	2005      	movs	r0, #5
 8004178:	9500      	str	r5, [sp, #0]
 800417a:	f000 fa39 	bl	80045f0 <ssd1306_FillRectangle>
									ssd1306_UpdateScreen();
 800417e:	f000 f98f 	bl	80044a0 <ssd1306_UpdateScreen>
									ssd1306_SetCursor(5,25);
 8004182:	2119      	movs	r1, #25
 8004184:	2005      	movs	r0, #5
 8004186:	f000 fa2d 	bl	80045e4 <ssd1306_SetCursor>
									ssd1306_WriteString("Heater",Font_11x18,Black);
 800418a:	4b09      	ldr	r3, [pc, #36]	@ (80041b0 <main+0x9f4>)
 800418c:	9500      	str	r5, [sp, #0]
 800418e:	6819      	ldr	r1, [r3, #0]
 8004190:	685a      	ldr	r2, [r3, #4]
 8004192:	001d      	movs	r5, r3
 8004194:	4829      	ldr	r0, [pc, #164]	@ (800423c <main+0xa80>)
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	f000 fa0a 	bl	80045b0 <ssd1306_WriteString>
									ssd1306_SetCursor(5,45);
 800419c:	2005      	movs	r0, #5
 800419e:	212d      	movs	r1, #45	@ 0x2d
 80041a0:	f000 fa20 	bl	80045e4 <ssd1306_SetCursor>
									ssd1306_WriteString("Element",Font_11x18,White);
 80041a4:	4824      	ldr	r0, [pc, #144]	@ (8004238 <main+0xa7c>)
									ssd1306_WriteString("Yes",Font_11x18,Black);
 80041a6:	9400      	str	r4, [sp, #0]
 80041a8:	cd0e      	ldmia	r5!, {r1, r2, r3}
 80041aa:	e073      	b.n	8004294 <main+0xad8>
 80041ac:	2000000c 	.word	0x2000000c
 80041b0:	08009a8c 	.word	0x08009a8c
 80041b4:	080098e2 	.word	0x080098e2
 80041b8:	080098e9 	.word	0x080098e9
 80041bc:	080098d7 	.word	0x080098d7
 80041c0:	20000266 	.word	0x20000266
 80041c4:	20000244 	.word	0x20000244
 80041c8:	2000024c 	.word	0x2000024c
 80041cc:	20000008 	.word	0x20000008
 80041d0:	20000004 	.word	0x20000004
 80041d4:	20000268 	.word	0x20000268
 80041d8:	43c80000 	.word	0x43c80000
 80041dc:	20000240 	.word	0x20000240
 80041e0:	20000010 	.word	0x20000010
 80041e4:	2000026c 	.word	0x2000026c
 80041e8:	20000280 	.word	0x20000280
 80041ec:	20000270 	.word	0x20000270
 80041f0:	2000023c 	.word	0x2000023c
 80041f4:	41f00000 	.word	0x41f00000
 80041f8:	20000218 	.word	0x20000218
 80041fc:	20000000 	.word	0x20000000
 8004200:	2000021c 	.word	0x2000021c
 8004204:	20000224 	.word	0x20000224
 8004208:	20000230 	.word	0x20000230
 800420c:	2000022c 	.word	0x2000022c
 8004210:	20000314 	.word	0x20000314
 8004214:	447a0000 	.word	0x447a0000
 8004218:	20000234 	.word	0x20000234
 800421c:	20000238 	.word	0x20000238
 8004220:	20000220 	.word	0x20000220
 8004224:	20000214 	.word	0x20000214
 8004228:	20000228 	.word	0x20000228
 800422c:	00001ce8 	.word	0x00001ce8
 8004230:	20000284 	.word	0x20000284
 8004234:	20000014 	.word	0x20000014
 8004238:	080098ee 	.word	0x080098ee
 800423c:	080098f6 	.word	0x080098f6
							ssd1306_FillRectangle(5,25,128,64,Black);
 8004240:	2340      	movs	r3, #64	@ 0x40
 8004242:	2280      	movs	r2, #128	@ 0x80
 8004244:	2119      	movs	r1, #25
 8004246:	2005      	movs	r0, #5
 8004248:	9600      	str	r6, [sp, #0]
 800424a:	f000 f9d1 	bl	80045f0 <ssd1306_FillRectangle>
							ssd1306_UpdateScreen();
 800424e:	f000 f927 	bl	80044a0 <ssd1306_UpdateScreen>
								temp[i] = 0;
 8004252:	4c53      	ldr	r4, [pc, #332]	@ (80043a0 <main+0xbe4>)
							sprintf(temp,"%.0f",set_temperature);
 8004254:	6838      	ldr	r0, [r7, #0]
								temp[i] = 0;
 8004256:	7026      	strb	r6, [r4, #0]
 8004258:	7066      	strb	r6, [r4, #1]
 800425a:	70a6      	strb	r6, [r4, #2]
							sprintf(temp,"%.0f",set_temperature);
 800425c:	f7ff f932 	bl	80034c4 <__aeabi_f2d>
 8004260:	0002      	movs	r2, r0
 8004262:	000b      	movs	r3, r1
 8004264:	0020      	movs	r0, r4
 8004266:	494f      	ldr	r1, [pc, #316]	@ (80043a4 <main+0xbe8>)
 8004268:	f003 f8d2 	bl	8007410 <siprintf>
							ssd1306_SetCursor(5,25);
 800426c:	2119      	movs	r1, #25
 800426e:	2005      	movs	r0, #5
 8004270:	f000 f9b8 	bl	80045e4 <ssd1306_SetCursor>
							ssd1306_WriteString("Temp",Font_11x18,White);
 8004274:	4b4c      	ldr	r3, [pc, #304]	@ (80043a8 <main+0xbec>)
 8004276:	9500      	str	r5, [sp, #0]
 8004278:	685a      	ldr	r2, [r3, #4]
 800427a:	6819      	ldr	r1, [r3, #0]
 800427c:	001d      	movs	r5, r3
 800427e:	484b      	ldr	r0, [pc, #300]	@ (80043ac <main+0xbf0>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f000 f995 	bl	80045b0 <ssd1306_WriteString>
							ssd1306_SetCursor(5,45);
 8004286:	212d      	movs	r1, #45	@ 0x2d
 8004288:	2005      	movs	r0, #5
 800428a:	f000 f9ab 	bl	80045e4 <ssd1306_SetCursor>
							ssd1306_WriteString(temp,Font_11x18,Black);
 800428e:	cd0e      	ldmia	r5!, {r1, r2, r3}
 8004290:	0020      	movs	r0, r4
 8004292:	9600      	str	r6, [sp, #0]
									ssd1306_WriteString("No",Font_11x18,Black);
 8004294:	f000 f98c 	bl	80045b0 <ssd1306_WriteString>
									ssd1306_UpdateScreen();
 8004298:	f000 f902 	bl	80044a0 <ssd1306_UpdateScreen>
								break;
 800429c:	e656      	b.n	8003f4c <main+0x790>
							switch(sub_menu_pos){
 800429e:	2c00      	cmp	r4, #0
 80042a0:	d01f      	beq.n	80042e2 <main+0xb26>
 80042a2:	2c01      	cmp	r4, #1
 80042a4:	d000      	beq.n	80042a8 <main+0xaec>
 80042a6:	e651      	b.n	8003f4c <main+0x790>
									ssd1306_FillRectangle(5,25,128,64,Black);
 80042a8:	2340      	movs	r3, #64	@ 0x40
 80042aa:	2280      	movs	r2, #128	@ 0x80
 80042ac:	2119      	movs	r1, #25
 80042ae:	2005      	movs	r0, #5
 80042b0:	9600      	str	r6, [sp, #0]
 80042b2:	f000 f99d 	bl	80045f0 <ssd1306_FillRectangle>
									ssd1306_UpdateScreen();
 80042b6:	f000 f8f3 	bl	80044a0 <ssd1306_UpdateScreen>
									ssd1306_SetCursor(5,25);
 80042ba:	2119      	movs	r1, #25
 80042bc:	2005      	movs	r0, #5
 80042be:	f000 f991 	bl	80045e4 <ssd1306_SetCursor>
									ssd1306_WriteString("Turn off?",Font_11x18,White);
 80042c2:	4b39      	ldr	r3, [pc, #228]	@ (80043a8 <main+0xbec>)
 80042c4:	9400      	str	r4, [sp, #0]
 80042c6:	6819      	ldr	r1, [r3, #0]
 80042c8:	685a      	ldr	r2, [r3, #4]
 80042ca:	001c      	movs	r4, r3
 80042cc:	4838      	ldr	r0, [pc, #224]	@ (80043b0 <main+0xbf4>)
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f000 f96e 	bl	80045b0 <ssd1306_WriteString>
									ssd1306_SetCursor(5,45);
 80042d4:	2005      	movs	r0, #5
 80042d6:	212d      	movs	r1, #45	@ 0x2d
 80042d8:	f000 f984 	bl	80045e4 <ssd1306_SetCursor>
									ssd1306_WriteString("No",Font_11x18,Black);
 80042dc:	4835      	ldr	r0, [pc, #212]	@ (80043b4 <main+0xbf8>)
 80042de:	9600      	str	r6, [sp, #0]
 80042e0:	e744      	b.n	800416c <main+0x9b0>
									ssd1306_FillRectangle(5,25,128,64,Black);
 80042e2:	2340      	movs	r3, #64	@ 0x40
 80042e4:	2280      	movs	r2, #128	@ 0x80
 80042e6:	2119      	movs	r1, #25
 80042e8:	2005      	movs	r0, #5
 80042ea:	9400      	str	r4, [sp, #0]
 80042ec:	f000 f980 	bl	80045f0 <ssd1306_FillRectangle>
									ssd1306_UpdateScreen();
 80042f0:	f000 f8d6 	bl	80044a0 <ssd1306_UpdateScreen>
									ssd1306_SetCursor(5,25);
 80042f4:	2119      	movs	r1, #25
 80042f6:	2005      	movs	r0, #5
 80042f8:	f000 f974 	bl	80045e4 <ssd1306_SetCursor>
									ssd1306_WriteString("Turn off?",Font_11x18,White);
 80042fc:	2301      	movs	r3, #1
 80042fe:	4d2a      	ldr	r5, [pc, #168]	@ (80043a8 <main+0xbec>)
 8004300:	9300      	str	r3, [sp, #0]
 8004302:	6829      	ldr	r1, [r5, #0]
 8004304:	686a      	ldr	r2, [r5, #4]
 8004306:	68ab      	ldr	r3, [r5, #8]
 8004308:	4829      	ldr	r0, [pc, #164]	@ (80043b0 <main+0xbf4>)
 800430a:	f000 f951 	bl	80045b0 <ssd1306_WriteString>
									ssd1306_SetCursor(5,45);
 800430e:	2005      	movs	r0, #5
 8004310:	212d      	movs	r1, #45	@ 0x2d
 8004312:	f000 f967 	bl	80045e4 <ssd1306_SetCursor>
									ssd1306_WriteString("Yes",Font_11x18,Black);
 8004316:	4828      	ldr	r0, [pc, #160]	@ (80043b8 <main+0xbfc>)
 8004318:	e745      	b.n	80041a6 <main+0x9ea>
							set_temperature = 400;
 800431a:	4b28      	ldr	r3, [pc, #160]	@ (80043bc <main+0xc00>)
							set_temperature = 0;
 800431c:	603b      	str	r3, [r7, #0]
 800431e:	e634      	b.n	8003f8a <main+0x7ce>
					else if(turn_CW_CCW == 1){
 8004320:	2b01      	cmp	r3, #1
 8004322:	d000      	beq.n	8004326 <main+0xb6a>
 8004324:	e631      	b.n	8003f8a <main+0x7ce>
						set_temperature--;
 8004326:	21fe      	movs	r1, #254	@ 0xfe
 8004328:	6838      	ldr	r0, [r7, #0]
 800432a:	0589      	lsls	r1, r1, #22
 800432c:	f7fc fe10 	bl	8000f50 <__aeabi_fsub>
						if(set_temperature <= 0){
 8004330:	2100      	movs	r1, #0
						set_temperature--;
 8004332:	1c05      	adds	r5, r0, #0
						if(set_temperature <= 0){
 8004334:	f7fc f8d4 	bl	80004e0 <__aeabi_fcmple>
 8004338:	2800      	cmp	r0, #0
 800433a:	d100      	bne.n	800433e <main+0xb82>
 800433c:	e624      	b.n	8003f88 <main+0x7cc>
							set_temperature = 0;
 800433e:	2300      	movs	r3, #0
 8004340:	e7ec      	b.n	800431c <main+0xb60>
									temp_select = 2;
 8004342:	2302      	movs	r3, #2
									temp_select = 1;
 8004344:	6013      	str	r3, [r2, #0]
								break;
 8004346:	e63c      	b.n	8003fc2 <main+0x806>
							if(set_temperature > 0){
 8004348:	683f      	ldr	r7, [r7, #0]
 800434a:	2100      	movs	r1, #0
 800434c:	1c38      	adds	r0, r7, #0
 800434e:	f7fc f8d1 	bl	80004f4 <__aeabi_fcmpgt>
 8004352:	1e05      	subs	r5, r0, #0
 8004354:	d001      	beq.n	800435a <main+0xb9e>
								temp_set = true;
 8004356:	7034      	strb	r4, [r6, #0]
 8004358:	e633      	b.n	8003fc2 <main+0x806>
							else if(set_temperature <= 0){
 800435a:	2100      	movs	r1, #0
 800435c:	1c38      	adds	r0, r7, #0
 800435e:	f7fc f8bf 	bl	80004e0 <__aeabi_fcmple>
 8004362:	2800      	cmp	r0, #0
 8004364:	d100      	bne.n	8004368 <main+0xbac>
 8004366:	e62c      	b.n	8003fc2 <main+0x806>
								HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 8004368:	002a      	movs	r2, r5
 800436a:	2102      	movs	r1, #2
								PID_value = 0;
 800436c:	4b14      	ldr	r3, [pc, #80]	@ (80043c0 <main+0xc04>)
								temp_set = false;
 800436e:	7035      	strb	r5, [r6, #0]
								PID_value = 0;
 8004370:	601d      	str	r5, [r3, #0]
									HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 8004372:	2090      	movs	r0, #144	@ 0x90
 8004374:	05c0      	lsls	r0, r0, #23
 8004376:	f000 fda3 	bl	8004ec0 <HAL_GPIO_WritePin>
								break;
 800437a:	e622      	b.n	8003fc2 <main+0x806>
							switch(sub_menu_pos){
 800437c:	4b11      	ldr	r3, [pc, #68]	@ (80043c4 <main+0xc08>)
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	2a00      	cmp	r2, #0
 8004382:	d000      	beq.n	8004386 <main+0xbca>
 8004384:	e61d      	b.n	8003fc2 <main+0x806>
									set_temperature = 0;
 8004386:	2300      	movs	r3, #0
 8004388:	603b      	str	r3, [r7, #0]
									PID_value = 0;
 800438a:	4b0d      	ldr	r3, [pc, #52]	@ (80043c0 <main+0xc04>)
									HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 800438c:	0021      	movs	r1, r4
									temp_set = false;
 800438e:	7032      	strb	r2, [r6, #0]
									PID_value = 0;
 8004390:	601a      	str	r2, [r3, #0]
									HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 8004392:	e7ee      	b.n	8004372 <main+0xbb6>
		else if(temp_select == 2){
 8004394:	2b02      	cmp	r3, #2
 8004396:	d000      	beq.n	800439a <main+0xbde>
 8004398:	e645      	b.n	8004026 <main+0x86a>
			selected_temperature = real_temperature_element;
 800439a:	4b0b      	ldr	r3, [pc, #44]	@ (80043c8 <main+0xc0c>)
 800439c:	4a0b      	ldr	r2, [pc, #44]	@ (80043cc <main+0xc10>)
 800439e:	e640      	b.n	8004022 <main+0x866>
 80043a0:	2000025c 	.word	0x2000025c
 80043a4:	080098c9 	.word	0x080098c9
 80043a8:	08009a8c 	.word	0x08009a8c
 80043ac:	080098e9 	.word	0x080098e9
 80043b0:	080098fd 	.word	0x080098fd
 80043b4:	0800990b 	.word	0x0800990b
 80043b8:	08009907 	.word	0x08009907
 80043bc:	43c80000 	.word	0x43c80000
 80043c0:	20000228 	.word	0x20000228
 80043c4:	20000244 	.word	0x20000244
 80043c8:	2000026c 	.word	0x2000026c
 80043cc:	2000027c 	.word	0x2000027c

080043d0 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80043d0:	b510      	push	{r4, lr}
	if(GPIO_Pin == GPIO_PIN_0){
 80043d2:	2801      	cmp	r0, #1
 80043d4:	d102      	bne.n	80043dc <HAL_GPIO_EXTI_Callback+0xc>
		zero_cross_detected = true;
 80043d6:	4b13      	ldr	r3, [pc, #76]	@ (8004424 <HAL_GPIO_EXTI_Callback+0x54>)
 80043d8:	7018      	strb	r0, [r3, #0]
}
 80043da:	bd10      	pop	{r4, pc}
	else if(GPIO_Pin == GPIO_PIN_2){
 80043dc:	2804      	cmp	r0, #4
 80043de:	d106      	bne.n	80043ee <HAL_GPIO_EXTI_Callback+0x1e>
		button = true;
 80043e0:	2201      	movs	r2, #1
 80043e2:	4b11      	ldr	r3, [pc, #68]	@ (8004428 <HAL_GPIO_EXTI_Callback+0x58>)
		HAL_Delay(10);
 80043e4:	3006      	adds	r0, #6
		button = true;
 80043e6:	701a      	strb	r2, [r3, #0]
		HAL_Delay(10);
 80043e8:	f000 fbae 	bl	8004b48 <HAL_Delay>
 80043ec:	e7f5      	b.n	80043da <HAL_GPIO_EXTI_Callback+0xa>
	else if(GPIO_Pin == GPIO_PIN_8){
 80043ee:	2180      	movs	r1, #128	@ 0x80
 80043f0:	0049      	lsls	r1, r1, #1
 80043f2:	4288      	cmp	r0, r1
 80043f4:	d109      	bne.n	800440a <HAL_GPIO_EXTI_Callback+0x3a>
		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_9)){
 80043f6:	480d      	ldr	r0, [pc, #52]	@ (800442c <HAL_GPIO_EXTI_Callback+0x5c>)
 80043f8:	1849      	adds	r1, r1, r1
 80043fa:	f000 fd5b 	bl	8004eb4 <HAL_GPIO_ReadPin>
 80043fe:	2800      	cmp	r0, #0
 8004400:	d0eb      	beq.n	80043da <HAL_GPIO_EXTI_Callback+0xa>
			turn_CW_CCW = 1;
 8004402:	2201      	movs	r2, #1
 8004404:	4b0a      	ldr	r3, [pc, #40]	@ (8004430 <HAL_GPIO_EXTI_Callback+0x60>)
			turn_CW_CCW = 2;
 8004406:	601a      	str	r2, [r3, #0]
}
 8004408:	e7e7      	b.n	80043da <HAL_GPIO_EXTI_Callback+0xa>
	else if(GPIO_Pin == GPIO_PIN_9){
 800440a:	2380      	movs	r3, #128	@ 0x80
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	4298      	cmp	r0, r3
 8004410:	d1e3      	bne.n	80043da <HAL_GPIO_EXTI_Callback+0xa>
		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_8)){
 8004412:	4806      	ldr	r0, [pc, #24]	@ (800442c <HAL_GPIO_EXTI_Callback+0x5c>)
 8004414:	f000 fd4e 	bl	8004eb4 <HAL_GPIO_ReadPin>
 8004418:	2800      	cmp	r0, #0
 800441a:	d0de      	beq.n	80043da <HAL_GPIO_EXTI_Callback+0xa>
			turn_CW_CCW = 2;
 800441c:	2202      	movs	r2, #2
 800441e:	4b04      	ldr	r3, [pc, #16]	@ (8004430 <HAL_GPIO_EXTI_Callback+0x60>)
 8004420:	e7f1      	b.n	8004406 <HAL_GPIO_EXTI_Callback+0x36>
 8004422:	46c0      	nop			@ (mov r8, r8)
 8004424:	20000284 	.word	0x20000284
 8004428:	20000266 	.word	0x20000266
 800442c:	48000400 	.word	0x48000400
 8004430:	2000024c 	.word	0x2000024c

08004434 <Error_Handler>:
 8004434:	b672      	cpsid	i
	while(1){
 8004436:	e7fe      	b.n	8004436 <Error_Handler+0x2>

08004438 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8004438:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800443a:	2217      	movs	r2, #23
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800443c:	2301      	movs	r3, #1
void ssd1306_WriteCommand(uint8_t byte) {
 800443e:	446a      	add	r2, sp
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8004440:	425b      	negs	r3, r3
void ssd1306_WriteCommand(uint8_t byte) {
 8004442:	7010      	strb	r0, [r2, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8004444:	9302      	str	r3, [sp, #8]
 8004446:	3302      	adds	r3, #2
 8004448:	9200      	str	r2, [sp, #0]
 800444a:	2178      	movs	r1, #120	@ 0x78
 800444c:	2200      	movs	r2, #0
 800444e:	9301      	str	r3, [sp, #4]
 8004450:	4802      	ldr	r0, [pc, #8]	@ (800445c <ssd1306_WriteCommand+0x24>)
 8004452:	f000 fed7 	bl	8005204 <HAL_I2C_Mem_Write>
}
 8004456:	b007      	add	sp, #28
 8004458:	bd00      	pop	{pc}
 800445a:	46c0      	nop			@ (mov r8, r8)
 800445c:	20000468 	.word	0x20000468

08004460 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8004460:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size,HAL_MAX_DELAY);
 8004462:	2301      	movs	r3, #1
 8004464:	4c06      	ldr	r4, [pc, #24]	@ (8004480 <ssd1306_WriteData+0x20>)
 8004466:	425b      	negs	r3, r3
 8004468:	b289      	uxth	r1, r1
 800446a:	9302      	str	r3, [sp, #8]
 800446c:	9101      	str	r1, [sp, #4]
 800446e:	9000      	str	r0, [sp, #0]
 8004470:	2240      	movs	r2, #64	@ 0x40
 8004472:	2178      	movs	r1, #120	@ 0x78
 8004474:	0020      	movs	r0, r4
 8004476:	3302      	adds	r3, #2
 8004478:	f000 fec4 	bl	8005204 <HAL_I2C_Mem_Write>
}
 800447c:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 800447e:	46c0      	nop			@ (mov r8, r8)
 8004480:	20000468 	.word	0x20000468

08004484 <ssd1306_Fill>:
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8004484:	1e43      	subs	r3, r0, #1
 8004486:	4198      	sbcs	r0, r3
 8004488:	2280      	movs	r2, #128	@ 0x80
void ssd1306_Fill(SSD1306_COLOR color) {
 800448a:	b510      	push	{r4, lr}
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800448c:	4241      	negs	r1, r0
 800448e:	b2c9      	uxtb	r1, r1
 8004490:	4802      	ldr	r0, [pc, #8]	@ (800449c <ssd1306_Fill+0x18>)
 8004492:	00d2      	lsls	r2, r2, #3
 8004494:	f003 f82a 	bl	80074ec <memset>
}
 8004498:	bd10      	pop	{r4, pc}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	200004c2 	.word	0x200004c2

080044a0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80044a0:	b570      	push	{r4, r5, r6, lr}
 80044a2:	24b0      	movs	r4, #176	@ 0xb0
 80044a4:	4d09      	ldr	r5, [pc, #36]	@ (80044cc <ssd1306_UpdateScreen+0x2c>)
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80044a6:	0020      	movs	r0, r4
 80044a8:	f7ff ffc6 	bl	8004438 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80044ac:	2000      	movs	r0, #0
 80044ae:	f7ff ffc3 	bl	8004438 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80044b2:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80044b4:	2010      	movs	r0, #16
 80044b6:	f7ff ffbf 	bl	8004438 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80044ba:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80044bc:	0028      	movs	r0, r5
 80044be:	2180      	movs	r1, #128	@ 0x80
 80044c0:	f7ff ffce 	bl	8004460 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80044c4:	3580      	adds	r5, #128	@ 0x80
 80044c6:	2cb8      	cmp	r4, #184	@ 0xb8
 80044c8:	d1ed      	bne.n	80044a6 <ssd1306_UpdateScreen+0x6>
    }
}
 80044ca:	bd70      	pop	{r4, r5, r6, pc}
 80044cc:	200004c2 	.word	0x200004c2

080044d0 <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80044d0:	b243      	sxtb	r3, r0
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80044d2:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	db0e      	blt.n	80044f6 <ssd1306_DrawPixel+0x26>
 80044d8:	293f      	cmp	r1, #63	@ 0x3f
 80044da:	d80c      	bhi.n	80044f6 <ssd1306_DrawPixel+0x26>
        return;
    }
   
    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80044dc:	2407      	movs	r4, #7
 80044de:	08cb      	lsrs	r3, r1, #3
 80044e0:	01db      	lsls	r3, r3, #7
 80044e2:	4d06      	ldr	r5, [pc, #24]	@ (80044fc <ssd1306_DrawPixel+0x2c>)
 80044e4:	4021      	ands	r1, r4
 80044e6:	1818      	adds	r0, r3, r0
 80044e8:	3c06      	subs	r4, #6
 80044ea:	408c      	lsls	r4, r1
 80044ec:	5c2b      	ldrb	r3, [r5, r0]
    if(color == White) {
 80044ee:	2a01      	cmp	r2, #1
 80044f0:	d102      	bne.n	80044f8 <ssd1306_DrawPixel+0x28>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80044f2:	4323      	orrs	r3, r4
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80044f4:	542b      	strb	r3, [r5, r0]
    }
}
 80044f6:	bd30      	pop	{r4, r5, pc}
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80044f8:	43a3      	bics	r3, r4
 80044fa:	e7fb      	b.n	80044f4 <ssd1306_DrawPixel+0x24>
 80044fc:	200004c2 	.word	0x200004c2

08004500 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004502:	0004      	movs	r4, r0
 8004504:	b08b      	sub	sp, #44	@ 0x2c
 8004506:	9208      	str	r2, [sp, #32]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8004508:	0022      	movs	r2, r4
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800450a:	9309      	str	r3, [sp, #36]	@ 0x24
 800450c:	ab10      	add	r3, sp, #64	@ 0x40
 800450e:	781b      	ldrb	r3, [r3, #0]
    if (ch < 32 || ch > 126)
 8004510:	3a20      	subs	r2, #32
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004512:	9305      	str	r3, [sp, #20]
    if (ch < 32 || ch > 126)
 8004514:	b2d3      	uxtb	r3, r2
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004516:	a807      	add	r0, sp, #28
 8004518:	9107      	str	r1, [sp, #28]
    if (ch < 32 || ch > 126)
 800451a:	2b5e      	cmp	r3, #94	@ 0x5e
 800451c:	d844      	bhi.n	80045a8 <ssd1306_WriteChar+0xa8>
 800451e:	6883      	ldr	r3, [r0, #8]
        return 0;
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8004520:	2b00      	cmp	r3, #0
 8004522:	d01d      	beq.n	8004560 <ssd1306_WriteChar+0x60>
 8004524:	191b      	adds	r3, r3, r4
 8004526:	3b20      	subs	r3, #32
 8004528:	781d      	ldrb	r5, [r3, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800452a:	4b20      	ldr	r3, [pc, #128]	@ (80045ac <ssd1306_WriteChar+0xac>)
 800452c:	8819      	ldrh	r1, [r3, #0]
 800452e:	9101      	str	r1, [sp, #4]
 8004530:	1949      	adds	r1, r1, r5
 8004532:	2980      	cmp	r1, #128	@ 0x80
 8004534:	dc38      	bgt.n	80045a8 <ssd1306_WriteChar+0xa8>
 8004536:	7841      	ldrb	r1, [r0, #1]
 8004538:	9103      	str	r1, [sp, #12]
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800453a:	885b      	ldrh	r3, [r3, #2]
 800453c:	9304      	str	r3, [sp, #16]
 800453e:	185b      	adds	r3, r3, r1
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8004540:	2b40      	cmp	r3, #64	@ 0x40
 8004542:	dc31      	bgt.n	80045a8 <ssd1306_WriteChar+0xa8>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8004544:	2700      	movs	r7, #0
 8004546:	434a      	muls	r2, r1
 8004548:	0053      	lsls	r3, r2, #1
 800454a:	9302      	str	r3, [sp, #8]
 800454c:	9b03      	ldr	r3, [sp, #12]
 800454e:	42bb      	cmp	r3, r7
 8004550:	d808      	bhi.n	8004564 <ssd1306_WriteChar+0x64>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8004552:	9a01      	ldr	r2, [sp, #4]
 8004554:	4b15      	ldr	r3, [pc, #84]	@ (80045ac <ssd1306_WriteChar+0xac>)
 8004556:	18ad      	adds	r5, r5, r2
 8004558:	801d      	strh	r5, [r3, #0]
    
    // Return written char for validation
    return ch;
}
 800455a:	0020      	movs	r0, r4
 800455c:	b00b      	add	sp, #44	@ 0x2c
 800455e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8004560:	7805      	ldrb	r5, [r0, #0]
 8004562:	e7e2      	b.n	800452a <ssd1306_WriteChar+0x2a>
        for(j = 0; j < char_width; j++) {
 8004564:	2600      	movs	r6, #0
        b = Font.data[(ch - 32) * Font.height + i];
 8004566:	9b08      	ldr	r3, [sp, #32]
 8004568:	9a02      	ldr	r2, [sp, #8]
 800456a:	5a9b      	ldrh	r3, [r3, r2]
 800456c:	9306      	str	r3, [sp, #24]
        for(j = 0; j < char_width; j++) {
 800456e:	42b5      	cmp	r5, r6
 8004570:	d804      	bhi.n	800457c <ssd1306_WriteChar+0x7c>
    for(i = 0; i < Font.height; i++) {
 8004572:	9b02      	ldr	r3, [sp, #8]
 8004574:	3701      	adds	r7, #1
 8004576:	3302      	adds	r3, #2
 8004578:	9302      	str	r3, [sp, #8]
 800457a:	e7e7      	b.n	800454c <ssd1306_WriteChar+0x4c>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800457c:	9b01      	ldr	r3, [sp, #4]
            if((b << j) & 0x8000)  {
 800457e:	2280      	movs	r2, #128	@ 0x80
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004580:	18f0      	adds	r0, r6, r3
 8004582:	9b04      	ldr	r3, [sp, #16]
            if((b << j) & 0x8000)  {
 8004584:	0212      	lsls	r2, r2, #8
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004586:	18f9      	adds	r1, r7, r3
            if((b << j) & 0x8000)  {
 8004588:	9b06      	ldr	r3, [sp, #24]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800458a:	b2c0      	uxtb	r0, r0
            if((b << j) & 0x8000)  {
 800458c:	40b3      	lsls	r3, r6
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800458e:	b2c9      	uxtb	r1, r1
            if((b << j) & 0x8000)  {
 8004590:	4213      	tst	r3, r2
 8004592:	d004      	beq.n	800459e <ssd1306_WriteChar+0x9e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004594:	9a05      	ldr	r2, [sp, #20]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004596:	f7ff ff9b 	bl	80044d0 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800459a:	3601      	adds	r6, #1
 800459c:	e7e7      	b.n	800456e <ssd1306_WriteChar+0x6e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800459e:	9b05      	ldr	r3, [sp, #20]
 80045a0:	425a      	negs	r2, r3
 80045a2:	415a      	adcs	r2, r3
 80045a4:	b2d2      	uxtb	r2, r2
 80045a6:	e7f6      	b.n	8004596 <ssd1306_WriteChar+0x96>
        return 0;
 80045a8:	2400      	movs	r4, #0
 80045aa:	e7d6      	b.n	800455a <ssd1306_WriteChar+0x5a>
 80045ac:	200004bc 	.word	0x200004bc

080045b0 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80045b0:	b530      	push	{r4, r5, lr}
 80045b2:	0004      	movs	r4, r0
 80045b4:	b087      	sub	sp, #28
 80045b6:	9305      	str	r3, [sp, #20]
 80045b8:	ab0a      	add	r3, sp, #40	@ 0x28
 80045ba:	781d      	ldrb	r5, [r3, #0]
 80045bc:	9103      	str	r1, [sp, #12]
 80045be:	9204      	str	r2, [sp, #16]
    while (*str) {
 80045c0:	7820      	ldrb	r0, [r4, #0]
 80045c2:	2800      	cmp	r0, #0
 80045c4:	d101      	bne.n	80045ca <ssd1306_WriteString+0x1a>
        str++;
    }
    
    // Everything ok
    return *str;
}
 80045c6:	b007      	add	sp, #28
 80045c8:	bd30      	pop	{r4, r5, pc}
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80045ca:	9b05      	ldr	r3, [sp, #20]
 80045cc:	9903      	ldr	r1, [sp, #12]
 80045ce:	9a04      	ldr	r2, [sp, #16]
 80045d0:	9500      	str	r5, [sp, #0]
 80045d2:	f7ff ff95 	bl	8004500 <ssd1306_WriteChar>
 80045d6:	0003      	movs	r3, r0
 80045d8:	7820      	ldrb	r0, [r4, #0]
 80045da:	4283      	cmp	r3, r0
 80045dc:	d1f3      	bne.n	80045c6 <ssd1306_WriteString+0x16>
        str++;
 80045de:	3401      	adds	r4, #1
 80045e0:	e7ee      	b.n	80045c0 <ssd1306_WriteString+0x10>
	...

080045e4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 80045e4:	4b01      	ldr	r3, [pc, #4]	@ (80045ec <ssd1306_SetCursor+0x8>)
 80045e6:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 80045e8:	8059      	strh	r1, [r3, #2]
}
 80045ea:	4770      	bx	lr
 80045ec:	200004bc 	.word	0x200004bc

080045f0 <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80045f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045f2:	ac08      	add	r4, sp, #32
 80045f4:	7824      	ldrb	r4, [r4, #0]
 80045f6:	9401      	str	r4, [sp, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 80045f8:	1c04      	adds	r4, r0, #0
 80045fa:	4290      	cmp	r0, r2
 80045fc:	d900      	bls.n	8004600 <ssd1306_FillRectangle+0x10>
 80045fe:	1c14      	adds	r4, r2, #0
 8004600:	b2e4      	uxtb	r4, r4
 8004602:	9400      	str	r4, [sp, #0]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8004604:	1c06      	adds	r6, r0, #0
 8004606:	4290      	cmp	r0, r2
 8004608:	d200      	bcs.n	800460c <ssd1306_FillRectangle+0x1c>
 800460a:	1c16      	adds	r6, r2, #0
 800460c:	b2f6      	uxtb	r6, r6
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 800460e:	1c0c      	adds	r4, r1, #0
 8004610:	4299      	cmp	r1, r3
 8004612:	d900      	bls.n	8004616 <ssd1306_FillRectangle+0x26>
 8004614:	1c1c      	adds	r4, r3, #0
 8004616:	b2e4      	uxtb	r4, r4
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8004618:	1c0f      	adds	r7, r1, #0
 800461a:	4299      	cmp	r1, r3
 800461c:	d200      	bcs.n	8004620 <ssd1306_FillRectangle+0x30>
 800461e:	1c1f      	adds	r7, r3, #0
 8004620:	b2ff      	uxtb	r7, r7

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8004622:	42bc      	cmp	r4, r7
 8004624:	d801      	bhi.n	800462a <ssd1306_FillRectangle+0x3a>
 8004626:	2c3f      	cmp	r4, #63	@ 0x3f
 8004628:	d900      	bls.n	800462c <ssd1306_FillRectangle+0x3c>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
            ssd1306_DrawPixel(x, y, color);
        }
    }
    return;
}
 800462a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 800462c:	9d00      	ldr	r5, [sp, #0]
 800462e:	e009      	b.n	8004644 <ssd1306_FillRectangle+0x54>
 8004630:	b26b      	sxtb	r3, r5
 8004632:	2b00      	cmp	r3, #0
 8004634:	db08      	blt.n	8004648 <ssd1306_FillRectangle+0x58>
            ssd1306_DrawPixel(x, y, color);
 8004636:	0028      	movs	r0, r5
 8004638:	0021      	movs	r1, r4
 800463a:	9a01      	ldr	r2, [sp, #4]
 800463c:	f7ff ff48 	bl	80044d0 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004640:	3501      	adds	r5, #1
 8004642:	b2ed      	uxtb	r5, r5
 8004644:	42b5      	cmp	r5, r6
 8004646:	d9f3      	bls.n	8004630 <ssd1306_FillRectangle+0x40>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8004648:	3401      	adds	r4, #1
 800464a:	b2e4      	uxtb	r4, r4
 800464c:	e7e9      	b.n	8004622 <ssd1306_FillRectangle+0x32>

0800464e <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800464e:	b510      	push	{r4, lr}
 8004650:	0004      	movs	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8004652:	2081      	movs	r0, #129	@ 0x81
 8004654:	f7ff fef0 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8004658:	0020      	movs	r0, r4
 800465a:	f7ff feed 	bl	8004438 <ssd1306_WriteCommand>
}
 800465e:	bd10      	pop	{r4, pc}

08004660 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004660:	0003      	movs	r3, r0
 8004662:	b510      	push	{r4, lr}
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
    } else {
        value = 0xAE;   // Display off
 8004664:	20ae      	movs	r0, #174	@ 0xae
    if (on) {
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <ssd1306_SetDisplayOn+0xe>
        SSD1306.DisplayOn = 1;
 800466a:	2301      	movs	r3, #1
        value = 0xAF;   // Display on
 800466c:	18c0      	adds	r0, r0, r3
 800466e:	4a02      	ldr	r2, [pc, #8]	@ (8004678 <ssd1306_SetDisplayOn+0x18>)
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
}
 8004670:	7153      	strb	r3, [r2, #5]
    ssd1306_WriteCommand(value);
 8004672:	f7ff fee1 	bl	8004438 <ssd1306_WriteCommand>
}
 8004676:	bd10      	pop	{r4, pc}
 8004678:	200004bc 	.word	0x200004bc

0800467c <ssd1306_Init>:
void ssd1306_Init(void) {
 800467c:	b510      	push	{r4, lr}
    HAL_Delay(100);
 800467e:	2064      	movs	r0, #100	@ 0x64
 8004680:	f000 fa62 	bl	8004b48 <HAL_Delay>
    ssd1306_SetDisplayOn(0); //display off
 8004684:	2000      	movs	r0, #0
 8004686:	f7ff ffeb 	bl	8004660 <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800468a:	2020      	movs	r0, #32
 800468c:	f7ff fed4 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8004690:	2000      	movs	r0, #0
 8004692:	f7ff fed1 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004696:	20b0      	movs	r0, #176	@ 0xb0
 8004698:	f7ff fece 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800469c:	20c8      	movs	r0, #200	@ 0xc8
 800469e:	f7ff fecb 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 80046a2:	2000      	movs	r0, #0
 80046a4:	f7ff fec8 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80046a8:	2010      	movs	r0, #16
 80046aa:	f7ff fec5 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80046ae:	2040      	movs	r0, #64	@ 0x40
 80046b0:	f7ff fec2 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 80046b4:	20ff      	movs	r0, #255	@ 0xff
 80046b6:	f7ff ffca 	bl	800464e <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80046ba:	20a1      	movs	r0, #161	@ 0xa1
 80046bc:	f7ff febc 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 80046c0:	20a6      	movs	r0, #166	@ 0xa6
 80046c2:	f7ff feb9 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80046c6:	20a8      	movs	r0, #168	@ 0xa8
 80046c8:	f7ff feb6 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 80046cc:	203f      	movs	r0, #63	@ 0x3f
 80046ce:	f7ff feb3 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80046d2:	20a4      	movs	r0, #164	@ 0xa4
 80046d4:	f7ff feb0 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80046d8:	20d3      	movs	r0, #211	@ 0xd3
 80046da:	f7ff fead 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80046de:	2000      	movs	r0, #0
 80046e0:	f7ff feaa 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80046e4:	20d5      	movs	r0, #213	@ 0xd5
 80046e6:	f7ff fea7 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80046ea:	20f0      	movs	r0, #240	@ 0xf0
 80046ec:	f7ff fea4 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80046f0:	20d9      	movs	r0, #217	@ 0xd9
 80046f2:	f7ff fea1 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80046f6:	2022      	movs	r0, #34	@ 0x22
 80046f8:	f7ff fe9e 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80046fc:	20da      	movs	r0, #218	@ 0xda
 80046fe:	f7ff fe9b 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 8004702:	2012      	movs	r0, #18
 8004704:	f7ff fe98 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 8004708:	20db      	movs	r0, #219	@ 0xdb
 800470a:	f7ff fe95 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800470e:	2020      	movs	r0, #32
 8004710:	f7ff fe92 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8004714:	208d      	movs	r0, #141	@ 0x8d
 8004716:	f7ff fe8f 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800471a:	2014      	movs	r0, #20
 800471c:	f7ff fe8c 	bl	8004438 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8004720:	2001      	movs	r0, #1
 8004722:	f7ff ff9d 	bl	8004660 <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 8004726:	2000      	movs	r0, #0
 8004728:	f7ff feac 	bl	8004484 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 800472c:	f7ff feb8 	bl	80044a0 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 8004730:	2200      	movs	r2, #0
 8004732:	4b03      	ldr	r3, [pc, #12]	@ (8004740 <ssd1306_Init+0xc4>)
 8004734:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8004736:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8004738:	3201      	adds	r2, #1
 800473a:	711a      	strb	r2, [r3, #4]
}
 800473c:	bd10      	pop	{r4, pc}
 800473e:	46c0      	nop			@ (mov r8, r8)
 8004740:	200004bc 	.word	0x200004bc

08004744 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004744:	2101      	movs	r1, #1
 8004746:	4b0a      	ldr	r3, [pc, #40]	@ (8004770 <HAL_MspInit+0x2c>)
{
 8004748:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800474a:	699a      	ldr	r2, [r3, #24]
 800474c:	430a      	orrs	r2, r1
 800474e:	619a      	str	r2, [r3, #24]
 8004750:	699a      	ldr	r2, [r3, #24]
 8004752:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8004754:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004756:	9200      	str	r2, [sp, #0]
 8004758:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800475a:	69da      	ldr	r2, [r3, #28]
 800475c:	0549      	lsls	r1, r1, #21
 800475e:	430a      	orrs	r2, r1
 8004760:	61da      	str	r2, [r3, #28]
 8004762:	69db      	ldr	r3, [r3, #28]
 8004764:	400b      	ands	r3, r1
 8004766:	9301      	str	r3, [sp, #4]
 8004768:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800476a:	b002      	add	sp, #8
 800476c:	4770      	bx	lr
 800476e:	46c0      	nop			@ (mov r8, r8)
 8004770:	40021000 	.word	0x40021000

08004774 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004774:	b510      	push	{r4, lr}
 8004776:	0004      	movs	r4, r0
 8004778:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800477a:	2214      	movs	r2, #20
 800477c:	2100      	movs	r1, #0
 800477e:	a803      	add	r0, sp, #12
 8004780:	f002 feb4 	bl	80074ec <memset>
  if(hi2c->Instance==I2C2)
 8004784:	4b12      	ldr	r3, [pc, #72]	@ (80047d0 <HAL_I2C_MspInit+0x5c>)
 8004786:	6822      	ldr	r2, [r4, #0]
 8004788:	429a      	cmp	r2, r3
 800478a:	d11f      	bne.n	80047cc <HAL_I2C_MspInit+0x58>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800478c:	2280      	movs	r2, #128	@ 0x80
 800478e:	4c11      	ldr	r4, [pc, #68]	@ (80047d4 <HAL_I2C_MspInit+0x60>)
 8004790:	02d2      	lsls	r2, r2, #11
 8004792:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004794:	4810      	ldr	r0, [pc, #64]	@ (80047d8 <HAL_I2C_MspInit+0x64>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004796:	4313      	orrs	r3, r2
 8004798:	6163      	str	r3, [r4, #20]
 800479a:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800479c:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800479e:	4013      	ands	r3, r2
 80047a0:	9301      	str	r3, [sp, #4]
 80047a2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80047a4:	23c0      	movs	r3, #192	@ 0xc0
 80047a6:	011b      	lsls	r3, r3, #4
 80047a8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047aa:	2312      	movs	r3, #18
 80047ac:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047ae:	3b0f      	subs	r3, #15
 80047b0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 80047b2:	3b02      	subs	r3, #2
 80047b4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047b6:	f000 fac5 	bl	8004d44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80047ba:	2280      	movs	r2, #128	@ 0x80
 80047bc:	69e3      	ldr	r3, [r4, #28]
 80047be:	03d2      	lsls	r2, r2, #15
 80047c0:	4313      	orrs	r3, r2
 80047c2:	61e3      	str	r3, [r4, #28]
 80047c4:	69e3      	ldr	r3, [r4, #28]
 80047c6:	4013      	ands	r3, r2
 80047c8:	9302      	str	r3, [sp, #8]
 80047ca:	9b02      	ldr	r3, [sp, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80047cc:	b008      	add	sp, #32
 80047ce:	bd10      	pop	{r4, pc}
 80047d0:	40005800 	.word	0x40005800
 80047d4:	40021000 	.word	0x40021000
 80047d8:	48000400 	.word	0x48000400

080047dc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80047dc:	b530      	push	{r4, r5, lr}
 80047de:	0005      	movs	r5, r0
 80047e0:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047e2:	2214      	movs	r2, #20
 80047e4:	2100      	movs	r1, #0
 80047e6:	a805      	add	r0, sp, #20
 80047e8:	f002 fe80 	bl	80074ec <memset>
  if(hspi->Instance==SPI1)
 80047ec:	682b      	ldr	r3, [r5, #0]
 80047ee:	4a31      	ldr	r2, [pc, #196]	@ (80048b4 <HAL_SPI_MspInit+0xd8>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d11f      	bne.n	8004834 <HAL_SPI_MspInit+0x58>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80047f4:	2180      	movs	r1, #128	@ 0x80
 80047f6:	4b30      	ldr	r3, [pc, #192]	@ (80048b8 <HAL_SPI_MspInit+0xdc>)
 80047f8:	0149      	lsls	r1, r1, #5
 80047fa:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047fc:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_SPI1_CLK_ENABLE();
 80047fe:	430a      	orrs	r2, r1
 8004800:	619a      	str	r2, [r3, #24]
 8004802:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004804:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004806:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004808:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_SPI1_CLK_ENABLE();
 800480a:	9201      	str	r2, [sp, #4]
 800480c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800480e:	695a      	ldr	r2, [r3, #20]
 8004810:	0289      	lsls	r1, r1, #10
 8004812:	430a      	orrs	r2, r1
 8004814:	615a      	str	r2, [r3, #20]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	400b      	ands	r3, r1
 800481a:	9302      	str	r3, [sp, #8]
 800481c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800481e:	2360      	movs	r3, #96	@ 0x60
 8004820:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004822:	3b5e      	subs	r3, #94	@ 0x5e
 8004824:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004826:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004828:	3301      	adds	r3, #1
 800482a:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800482c:	f000 fa8a 	bl	8004d44 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004830:	b00b      	add	sp, #44	@ 0x2c
 8004832:	bd30      	pop	{r4, r5, pc}
  else if(hspi->Instance==SPI2)
 8004834:	4a21      	ldr	r2, [pc, #132]	@ (80048bc <HAL_SPI_MspInit+0xe0>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d1fa      	bne.n	8004830 <HAL_SPI_MspInit+0x54>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800483a:	2180      	movs	r1, #128	@ 0x80
 800483c:	4b1e      	ldr	r3, [pc, #120]	@ (80048b8 <HAL_SPI_MspInit+0xdc>)
 800483e:	01c9      	lsls	r1, r1, #7
 8004840:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004842:	481f      	ldr	r0, [pc, #124]	@ (80048c0 <HAL_SPI_MspInit+0xe4>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004844:	430a      	orrs	r2, r1
 8004846:	61da      	str	r2, [r3, #28]
 8004848:	69da      	ldr	r2, [r3, #28]
 800484a:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800484c:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_SPI2_CLK_ENABLE();
 800484e:	9203      	str	r2, [sp, #12]
 8004850:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004852:	695a      	ldr	r2, [r3, #20]
 8004854:	02c9      	lsls	r1, r1, #11
 8004856:	430a      	orrs	r2, r1
 8004858:	615a      	str	r2, [r3, #20]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	400b      	ands	r3, r1
 800485e:	9304      	str	r3, [sp, #16]
 8004860:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004862:	23f0      	movs	r3, #240	@ 0xf0
 8004864:	021b      	lsls	r3, r3, #8
 8004866:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004868:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800486a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800486c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800486e:	3301      	adds	r3, #1
 8004870:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004872:	f000 fa67 	bl	8004d44 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8004876:	4c13      	ldr	r4, [pc, #76]	@ (80048c4 <HAL_SPI_MspInit+0xe8>)
 8004878:	4b13      	ldr	r3, [pc, #76]	@ (80048c8 <HAL_SPI_MspInit+0xec>)
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800487a:	2280      	movs	r2, #128	@ 0x80
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800487c:	6023      	str	r3, [r4, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800487e:	2310      	movs	r3, #16
 8004880:	6063      	str	r3, [r4, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004882:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004884:	0020      	movs	r0, r4
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004886:	60a3      	str	r3, [r4, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004888:	60e2      	str	r2, [r4, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800488a:	6123      	str	r3, [r4, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800488c:	6163      	str	r3, [r4, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800488e:	61a3      	str	r3, [r4, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004890:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004892:	f000 f9bb 	bl	8004c0c <HAL_DMA_Init>
 8004896:	2800      	cmp	r0, #0
 8004898:	d001      	beq.n	800489e <HAL_SPI_MspInit+0xc2>
      Error_Handler();
 800489a:	f7ff fdcb 	bl	8004434 <Error_Handler>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800489e:	2200      	movs	r2, #0
 80048a0:	201a      	movs	r0, #26
 80048a2:	0011      	movs	r1, r2
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80048a4:	656c      	str	r4, [r5, #84]	@ 0x54
 80048a6:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80048a8:	f000 f960 	bl	8004b6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80048ac:	201a      	movs	r0, #26
 80048ae:	f000 f987 	bl	8004bc0 <HAL_NVIC_EnableIRQ>
}
 80048b2:	e7bd      	b.n	8004830 <HAL_SPI_MspInit+0x54>
 80048b4:	40013000 	.word	0x40013000
 80048b8:	40021000 	.word	0x40021000
 80048bc:	40003800 	.word	0x40003800
 80048c0:	48000400 	.word	0x48000400
 80048c4:	2000035c 	.word	0x2000035c
 80048c8:	40020058 	.word	0x40020058

080048cc <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 80048cc:	4b08      	ldr	r3, [pc, #32]	@ (80048f0 <HAL_TIM_Base_MspInit+0x24>)
 80048ce:	6802      	ldr	r2, [r0, #0]
{
 80048d0:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d109      	bne.n	80048ea <HAL_TIM_Base_MspInit+0x1e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80048d6:	2180      	movs	r1, #128	@ 0x80
 80048d8:	4b06      	ldr	r3, [pc, #24]	@ (80048f4 <HAL_TIM_Base_MspInit+0x28>)
 80048da:	0109      	lsls	r1, r1, #4
 80048dc:	699a      	ldr	r2, [r3, #24]
 80048de:	430a      	orrs	r2, r1
 80048e0:	619a      	str	r2, [r3, #24]
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	400b      	ands	r3, r1
 80048e6:	9301      	str	r3, [sp, #4]
 80048e8:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80048ea:	b002      	add	sp, #8
 80048ec:	4770      	bx	lr
 80048ee:	46c0      	nop			@ (mov r8, r8)
 80048f0:	40012c00 	.word	0x40012c00
 80048f4:	40021000 	.word	0x40021000

080048f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80048f8:	b510      	push	{r4, lr}
 80048fa:	0004      	movs	r4, r0
 80048fc:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048fe:	2214      	movs	r2, #20
 8004900:	2100      	movs	r1, #0
 8004902:	a803      	add	r0, sp, #12
 8004904:	f002 fdf2 	bl	80074ec <memset>
  if(huart->Instance==USART1)
 8004908:	4b13      	ldr	r3, [pc, #76]	@ (8004958 <HAL_UART_MspInit+0x60>)
 800490a:	6822      	ldr	r2, [r4, #0]
 800490c:	429a      	cmp	r2, r3
 800490e:	d120      	bne.n	8004952 <HAL_UART_MspInit+0x5a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004910:	2180      	movs	r1, #128	@ 0x80
 8004912:	4b12      	ldr	r3, [pc, #72]	@ (800495c <HAL_UART_MspInit+0x64>)
 8004914:	01c9      	lsls	r1, r1, #7
 8004916:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004918:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_USART1_CLK_ENABLE();
 800491a:	430a      	orrs	r2, r1
 800491c:	619a      	str	r2, [r3, #24]
 800491e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004920:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART1_CLK_ENABLE();
 8004922:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004924:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8004926:	9201      	str	r2, [sp, #4]
 8004928:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800492a:	695a      	ldr	r2, [r3, #20]
 800492c:	0289      	lsls	r1, r1, #10
 800492e:	430a      	orrs	r2, r1
 8004930:	615a      	str	r2, [r3, #20]
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	400b      	ands	r3, r1
 8004936:	9302      	str	r3, [sp, #8]
 8004938:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800493a:	23c0      	movs	r3, #192	@ 0xc0
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004940:	2302      	movs	r3, #2
 8004942:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004944:	3301      	adds	r3, #1
 8004946:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004948:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800494a:	3b02      	subs	r3, #2
 800494c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800494e:	f000 f9f9 	bl	8004d44 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004952:	b008      	add	sp, #32
 8004954:	bd10      	pop	{r4, pc}
 8004956:	46c0      	nop			@ (mov r8, r8)
 8004958:	40013800 	.word	0x40013800
 800495c:	40021000 	.word	0x40021000

08004960 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004960:	e7fe      	b.n	8004960 <NMI_Handler>

08004962 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004962:	e7fe      	b.n	8004962 <HardFault_Handler>

08004964 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004964:	4770      	bx	lr

08004966 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8004966:	4770      	bx	lr

08004968 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004968:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800496a:	f000 f8db 	bl	8004b24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800496e:	bd10      	pop	{r4, pc}

08004970 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8004970:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004972:	2001      	movs	r0, #1
 8004974:	f000 faaa 	bl	8004ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8004978:	bd10      	pop	{r4, pc}

0800497a <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 800497a:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800497c:	2004      	movs	r0, #4
 800497e:	f000 faa5 	bl	8004ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8004982:	bd10      	pop	{r4, pc}

08004984 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004984:	2080      	movs	r0, #128	@ 0x80
{
 8004986:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004988:	0040      	lsls	r0, r0, #1
 800498a:	f000 fa9f 	bl	8004ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 800498e:	2080      	movs	r0, #128	@ 0x80
 8004990:	0080      	lsls	r0, r0, #2
 8004992:	f000 fa9b 	bl	8004ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004996:	bd10      	pop	{r4, pc}

08004998 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8004998:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800499a:	4802      	ldr	r0, [pc, #8]	@ (80049a4 <DMA1_Channel4_5_IRQHandler+0xc>)
 800499c:	f000 f989 	bl	8004cb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80049a0:	bd10      	pop	{r4, pc}
 80049a2:	46c0      	nop			@ (mov r8, r8)
 80049a4:	2000035c 	.word	0x2000035c

080049a8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80049a8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80049aa:	4802      	ldr	r0, [pc, #8]	@ (80049b4 <SPI2_IRQHandler+0xc>)
 80049ac:	f001 fbfe 	bl	80061ac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80049b0:	bd10      	pop	{r4, pc}
 80049b2:	46c0      	nop			@ (mov r8, r8)
 80049b4:	200003a0 	.word	0x200003a0

080049b8 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80049b8:	2001      	movs	r0, #1
 80049ba:	4770      	bx	lr

080049bc <_kill>:

int _kill(int pid, int sig)
{
 80049bc:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80049be:	f002 fdef 	bl	80075a0 <__errno>
 80049c2:	2316      	movs	r3, #22
 80049c4:	6003      	str	r3, [r0, #0]
  return -1;
 80049c6:	2001      	movs	r0, #1
}
 80049c8:	4240      	negs	r0, r0
 80049ca:	bd10      	pop	{r4, pc}

080049cc <_exit>:

void _exit (int status)
{
 80049cc:	b510      	push	{r4, lr}
  errno = EINVAL;
 80049ce:	f002 fde7 	bl	80075a0 <__errno>
 80049d2:	2316      	movs	r3, #22
 80049d4:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80049d6:	e7fe      	b.n	80049d6 <_exit+0xa>

080049d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80049d8:	b570      	push	{r4, r5, r6, lr}
 80049da:	000e      	movs	r6, r1
 80049dc:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049de:	2500      	movs	r5, #0
 80049e0:	42a5      	cmp	r5, r4
 80049e2:	db01      	blt.n	80049e8 <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 80049e4:	0020      	movs	r0, r4
 80049e6:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 80049e8:	e000      	b.n	80049ec <_read+0x14>
 80049ea:	bf00      	nop
 80049ec:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049ee:	3501      	adds	r5, #1
 80049f0:	e7f6      	b.n	80049e0 <_read+0x8>

080049f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80049f2:	b570      	push	{r4, r5, r6, lr}
 80049f4:	000e      	movs	r6, r1
 80049f6:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049f8:	2500      	movs	r5, #0
 80049fa:	42a5      	cmp	r5, r4
 80049fc:	db01      	blt.n	8004a02 <_write+0x10>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 80049fe:	0020      	movs	r0, r4
 8004a00:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8004a02:	5d70      	ldrb	r0, [r6, r5]
 8004a04:	e000      	b.n	8004a08 <_write+0x16>
 8004a06:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a08:	3501      	adds	r5, #1
 8004a0a:	e7f6      	b.n	80049fa <_write+0x8>

08004a0c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8004a0c:	2001      	movs	r0, #1
}
 8004a0e:	4240      	negs	r0, r0
 8004a10:	4770      	bx	lr

08004a12 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8004a12:	2380      	movs	r3, #128	@ 0x80
 8004a14:	019b      	lsls	r3, r3, #6
  return 0;
}
 8004a16:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8004a18:	604b      	str	r3, [r1, #4]
}
 8004a1a:	4770      	bx	lr

08004a1c <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8004a1c:	2001      	movs	r0, #1
 8004a1e:	4770      	bx	lr

08004a20 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8004a20:	2000      	movs	r0, #0
 8004a22:	4770      	bx	lr

08004a24 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004a24:	490b      	ldr	r1, [pc, #44]	@ (8004a54 <_sbrk+0x30>)
 8004a26:	4a0c      	ldr	r2, [pc, #48]	@ (8004a58 <_sbrk+0x34>)
{
 8004a28:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004a2a:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004a2c:	490b      	ldr	r1, [pc, #44]	@ (8004a5c <_sbrk+0x38>)
{
 8004a2e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8004a30:	6808      	ldr	r0, [r1, #0]
 8004a32:	2800      	cmp	r0, #0
 8004a34:	d101      	bne.n	8004a3a <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8004a36:	480a      	ldr	r0, [pc, #40]	@ (8004a60 <_sbrk+0x3c>)
 8004a38:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004a3a:	6808      	ldr	r0, [r1, #0]
 8004a3c:	18c3      	adds	r3, r0, r3
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d906      	bls.n	8004a50 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8004a42:	f002 fdad 	bl	80075a0 <__errno>
 8004a46:	230c      	movs	r3, #12
 8004a48:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004a4a:	2001      	movs	r0, #1
 8004a4c:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8004a4e:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8004a50:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8004a52:	e7fc      	b.n	8004a4e <_sbrk+0x2a>
 8004a54:	00000400 	.word	0x00000400
 8004a58:	20002000 	.word	0x20002000
 8004a5c:	200008c4 	.word	0x200008c4
 8004a60:	20000a18 	.word	0x20000a18

08004a64 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004a64:	4770      	bx	lr
	...

08004a68 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004a68:	480d      	ldr	r0, [pc, #52]	@ (8004aa0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004a6a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004a6c:	f7ff fffa 	bl	8004a64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004a70:	480c      	ldr	r0, [pc, #48]	@ (8004aa4 <LoopForever+0x6>)
  ldr r1, =_edata
 8004a72:	490d      	ldr	r1, [pc, #52]	@ (8004aa8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004a74:	4a0d      	ldr	r2, [pc, #52]	@ (8004aac <LoopForever+0xe>)
  movs r3, #0
 8004a76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004a78:	e002      	b.n	8004a80 <LoopCopyDataInit>

08004a7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004a7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004a7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004a7e:	3304      	adds	r3, #4

08004a80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004a80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004a82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004a84:	d3f9      	bcc.n	8004a7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004a86:	4a0a      	ldr	r2, [pc, #40]	@ (8004ab0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004a88:	4c0a      	ldr	r4, [pc, #40]	@ (8004ab4 <LoopForever+0x16>)
  movs r3, #0
 8004a8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004a8c:	e001      	b.n	8004a92 <LoopFillZerobss>

08004a8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004a8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004a90:	3204      	adds	r2, #4

08004a92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004a92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004a94:	d3fb      	bcc.n	8004a8e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004a96:	f002 fd89 	bl	80075ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004a9a:	f7fe fe8f 	bl	80037bc <main>

08004a9e <LoopForever>:

LoopForever:
    b LoopForever
 8004a9e:	e7fe      	b.n	8004a9e <LoopForever>
  ldr   r0, =_estack
 8004aa0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004aa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004aa8:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8004aac:	0800c4fc 	.word	0x0800c4fc
  ldr r2, =_sbss
 8004ab0:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8004ab4:	20000a18 	.word	0x20000a18

08004ab8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004ab8:	e7fe      	b.n	8004ab8 <ADC1_IRQHandler>
	...

08004abc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004abc:	b570      	push	{r4, r5, r6, lr}
 8004abe:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ac0:	20fa      	movs	r0, #250	@ 0xfa
 8004ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8004af8 <HAL_InitTick+0x3c>)
 8004ac4:	0080      	lsls	r0, r0, #2
 8004ac6:	7819      	ldrb	r1, [r3, #0]
 8004ac8:	f7fb fb3a 	bl	8000140 <__udivsi3>
 8004acc:	4c0b      	ldr	r4, [pc, #44]	@ (8004afc <HAL_InitTick+0x40>)
 8004ace:	0001      	movs	r1, r0
 8004ad0:	6820      	ldr	r0, [r4, #0]
 8004ad2:	f7fb fb35 	bl	8000140 <__udivsi3>
 8004ad6:	f000 f87f 	bl	8004bd8 <HAL_SYSTICK_Config>
 8004ada:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8004adc:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ade:	2c00      	cmp	r4, #0
 8004ae0:	d109      	bne.n	8004af6 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ae2:	2d03      	cmp	r5, #3
 8004ae4:	d807      	bhi.n	8004af6 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ae6:	3802      	subs	r0, #2
 8004ae8:	0022      	movs	r2, r4
 8004aea:	0029      	movs	r1, r5
 8004aec:	f000 f83e 	bl	8004b6c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004af0:	0020      	movs	r0, r4
 8004af2:	4b03      	ldr	r3, [pc, #12]	@ (8004b00 <HAL_InitTick+0x44>)
 8004af4:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8004af6:	bd70      	pop	{r4, r5, r6, pc}
 8004af8:	2000001c 	.word	0x2000001c
 8004afc:	20000018 	.word	0x20000018
 8004b00:	20000020 	.word	0x20000020

08004b04 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b04:	2310      	movs	r3, #16
 8004b06:	4a06      	ldr	r2, [pc, #24]	@ (8004b20 <HAL_Init+0x1c>)
{
 8004b08:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b0a:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8004b0c:	2002      	movs	r0, #2
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b0e:	430b      	orrs	r3, r1
 8004b10:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8004b12:	f7ff ffd3 	bl	8004abc <HAL_InitTick>
  HAL_MspInit();
 8004b16:	f7ff fe15 	bl	8004744 <HAL_MspInit>
}
 8004b1a:	2000      	movs	r0, #0
 8004b1c:	bd10      	pop	{r4, pc}
 8004b1e:	46c0      	nop			@ (mov r8, r8)
 8004b20:	40022000 	.word	0x40022000

08004b24 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004b24:	4a03      	ldr	r2, [pc, #12]	@ (8004b34 <HAL_IncTick+0x10>)
 8004b26:	4b04      	ldr	r3, [pc, #16]	@ (8004b38 <HAL_IncTick+0x14>)
 8004b28:	6811      	ldr	r1, [r2, #0]
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	185b      	adds	r3, r3, r1
 8004b2e:	6013      	str	r3, [r2, #0]
}
 8004b30:	4770      	bx	lr
 8004b32:	46c0      	nop			@ (mov r8, r8)
 8004b34:	200008c8 	.word	0x200008c8
 8004b38:	2000001c 	.word	0x2000001c

08004b3c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004b3c:	4b01      	ldr	r3, [pc, #4]	@ (8004b44 <HAL_GetTick+0x8>)
 8004b3e:	6818      	ldr	r0, [r3, #0]
}
 8004b40:	4770      	bx	lr
 8004b42:	46c0      	nop			@ (mov r8, r8)
 8004b44:	200008c8 	.word	0x200008c8

08004b48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b48:	b570      	push	{r4, r5, r6, lr}
 8004b4a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004b4c:	f7ff fff6 	bl	8004b3c <HAL_GetTick>
 8004b50:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b52:	1c63      	adds	r3, r4, #1
 8004b54:	d002      	beq.n	8004b5c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b56:	4b04      	ldr	r3, [pc, #16]	@ (8004b68 <HAL_Delay+0x20>)
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004b5c:	f7ff ffee 	bl	8004b3c <HAL_GetTick>
 8004b60:	1b40      	subs	r0, r0, r5
 8004b62:	42a0      	cmp	r0, r4
 8004b64:	d3fa      	bcc.n	8004b5c <HAL_Delay+0x14>
  {
  }
}
 8004b66:	bd70      	pop	{r4, r5, r6, pc}
 8004b68:	2000001c 	.word	0x2000001c

08004b6c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b6c:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b6e:	24ff      	movs	r4, #255	@ 0xff
 8004b70:	2203      	movs	r2, #3
 8004b72:	000b      	movs	r3, r1
 8004b74:	0021      	movs	r1, r4
 8004b76:	4002      	ands	r2, r0
 8004b78:	00d2      	lsls	r2, r2, #3
 8004b7a:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b7c:	019b      	lsls	r3, r3, #6
 8004b7e:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b80:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b82:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8004b84:	2800      	cmp	r0, #0
 8004b86:	db0a      	blt.n	8004b9e <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b88:	24c0      	movs	r4, #192	@ 0xc0
 8004b8a:	4a0b      	ldr	r2, [pc, #44]	@ (8004bb8 <HAL_NVIC_SetPriority+0x4c>)
 8004b8c:	0880      	lsrs	r0, r0, #2
 8004b8e:	0080      	lsls	r0, r0, #2
 8004b90:	1880      	adds	r0, r0, r2
 8004b92:	00a4      	lsls	r4, r4, #2
 8004b94:	5902      	ldr	r2, [r0, r4]
 8004b96:	400a      	ands	r2, r1
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8004b9c:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b9e:	220f      	movs	r2, #15
 8004ba0:	4010      	ands	r0, r2
 8004ba2:	3808      	subs	r0, #8
 8004ba4:	4a05      	ldr	r2, [pc, #20]	@ (8004bbc <HAL_NVIC_SetPriority+0x50>)
 8004ba6:	0880      	lsrs	r0, r0, #2
 8004ba8:	0080      	lsls	r0, r0, #2
 8004baa:	1880      	adds	r0, r0, r2
 8004bac:	69c2      	ldr	r2, [r0, #28]
 8004bae:	4011      	ands	r1, r2
 8004bb0:	4319      	orrs	r1, r3
 8004bb2:	61c1      	str	r1, [r0, #28]
 8004bb4:	e7f2      	b.n	8004b9c <HAL_NVIC_SetPriority+0x30>
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	e000e100 	.word	0xe000e100
 8004bbc:	e000ed00 	.word	0xe000ed00

08004bc0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004bc0:	2800      	cmp	r0, #0
 8004bc2:	db05      	blt.n	8004bd0 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bc4:	231f      	movs	r3, #31
 8004bc6:	4018      	ands	r0, r3
 8004bc8:	3b1e      	subs	r3, #30
 8004bca:	4083      	lsls	r3, r0
 8004bcc:	4a01      	ldr	r2, [pc, #4]	@ (8004bd4 <HAL_NVIC_EnableIRQ+0x14>)
 8004bce:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004bd0:	4770      	bx	lr
 8004bd2:	46c0      	nop			@ (mov r8, r8)
 8004bd4:	e000e100 	.word	0xe000e100

08004bd8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004bd8:	2280      	movs	r2, #128	@ 0x80
 8004bda:	1e43      	subs	r3, r0, #1
 8004bdc:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bde:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d20d      	bcs.n	8004c00 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004be4:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004be6:	4a07      	ldr	r2, [pc, #28]	@ (8004c04 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004be8:	4807      	ldr	r0, [pc, #28]	@ (8004c08 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bea:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004bec:	6a03      	ldr	r3, [r0, #32]
 8004bee:	0609      	lsls	r1, r1, #24
 8004bf0:	021b      	lsls	r3, r3, #8
 8004bf2:	0a1b      	lsrs	r3, r3, #8
 8004bf4:	430b      	orrs	r3, r1
 8004bf6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bf8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bfa:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bfc:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bfe:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004c00:	4770      	bx	lr
 8004c02:	46c0      	nop			@ (mov r8, r8)
 8004c04:	e000e010 	.word	0xe000e010
 8004c08:	e000ed00 	.word	0xe000ed00

08004c0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c0c:	b570      	push	{r4, r5, r6, lr}
 8004c0e:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 8004c10:	2001      	movs	r0, #1
  if (NULL == hdma)
 8004c12:	2c00      	cmp	r4, #0
 8004c14:	d024      	beq.n	8004c60 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c16:	2302      	movs	r3, #2
 8004c18:	1ca5      	adds	r5, r4, #2
 8004c1a:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004c1c:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004c1e:	4b11      	ldr	r3, [pc, #68]	@ (8004c64 <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8004c20:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004c22:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004c24:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8004c26:	6863      	ldr	r3, [r4, #4]
 8004c28:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c2a:	68e1      	ldr	r1, [r4, #12]
 8004c2c:	430b      	orrs	r3, r1
 8004c2e:	6921      	ldr	r1, [r4, #16]
 8004c30:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c32:	6961      	ldr	r1, [r4, #20]
 8004c34:	430b      	orrs	r3, r1
 8004c36:	69a1      	ldr	r1, [r4, #24]
 8004c38:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c3a:	69e1      	ldr	r1, [r4, #28]
 8004c3c:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8004c3e:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004c40:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004c42:	4b09      	ldr	r3, [pc, #36]	@ (8004c68 <HAL_DMA_Init+0x5c>)
 8004c44:	2114      	movs	r1, #20
 8004c46:	18c0      	adds	r0, r0, r3
 8004c48:	f7fb fa7a 	bl	8000140 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8004c4c:	4b07      	ldr	r3, [pc, #28]	@ (8004c6c <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004c4e:	0080      	lsls	r0, r0, #2
 8004c50:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8004c52:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c54:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8004c56:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c58:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 8004c5a:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8004c5c:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8004c5e:	77e0      	strb	r0, [r4, #31]
}
 8004c60:	bd70      	pop	{r4, r5, r6, pc}
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	ffffc00f 	.word	0xffffc00f
 8004c68:	bffdfff8 	.word	0xbffdfff8
 8004c6c:	40020000 	.word	0x40020000

08004c70 <HAL_DMA_Abort_IT>:
{
 8004c70:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004c72:	1c84      	adds	r4, r0, #2
 8004c74:	7fe3      	ldrb	r3, [r4, #31]
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d003      	beq.n	8004c82 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c7a:	2304      	movs	r3, #4
 8004c7c:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8004c7e:	2001      	movs	r0, #1
}
 8004c80:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004c82:	210e      	movs	r1, #14
 8004c84:	6803      	ldr	r3, [r0, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	438a      	bics	r2, r1
 8004c8a:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004c8c:	2201      	movs	r2, #1
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004c8e:	0015      	movs	r5, r2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004c90:	6819      	ldr	r1, [r3, #0]
 8004c92:	4391      	bics	r1, r2
 8004c94:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004c96:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004c98:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8004c9a:	408d      	lsls	r5, r1
 8004c9c:	605d      	str	r5, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004c9e:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8004ca0:	1883      	adds	r3, r0, r2
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 8004ca6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d000      	beq.n	8004cae <HAL_DMA_Abort_IT+0x3e>
      hdma->XferAbortCallback(hdma);
 8004cac:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8004cae:	2000      	movs	r0, #0
 8004cb0:	e7e6      	b.n	8004c80 <HAL_DMA_Abort_IT+0x10>

08004cb2 <HAL_DMA_IRQHandler>:
{
 8004cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004cb4:	2704      	movs	r7, #4
 8004cb6:	003e      	movs	r6, r7
 8004cb8:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004cba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004cbc:	408e      	lsls	r6, r1
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004cbe:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8004cc0:	6803      	ldr	r3, [r0, #0]
 8004cc2:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004cc4:	4235      	tst	r5, r6
 8004cc6:	d00d      	beq.n	8004ce4 <HAL_DMA_IRQHandler+0x32>
 8004cc8:	423c      	tst	r4, r7
 8004cca:	d00b      	beq.n	8004ce4 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ccc:	6819      	ldr	r1, [r3, #0]
 8004cce:	0689      	lsls	r1, r1, #26
 8004cd0:	d402      	bmi.n	8004cd8 <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8004cd2:	6819      	ldr	r1, [r3, #0]
 8004cd4:	43b9      	bics	r1, r7
 8004cd6:	6019      	str	r1, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8004cd8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004cda:	6056      	str	r6, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d019      	beq.n	8004d14 <HAL_DMA_IRQHandler+0x62>
      hdma->XferErrorCallback(hdma);
 8004ce0:	4798      	blx	r3
}
 8004ce2:	e017      	b.n	8004d14 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004ce4:	2702      	movs	r7, #2
 8004ce6:	003e      	movs	r6, r7
 8004ce8:	408e      	lsls	r6, r1
 8004cea:	4235      	tst	r5, r6
 8004cec:	d013      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x64>
 8004cee:	423c      	tst	r4, r7
 8004cf0:	d011      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004cf2:	6819      	ldr	r1, [r3, #0]
 8004cf4:	0689      	lsls	r1, r1, #26
 8004cf6:	d406      	bmi.n	8004d06 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004cf8:	240a      	movs	r4, #10
 8004cfa:	6819      	ldr	r1, [r3, #0]
 8004cfc:	43a1      	bics	r1, r4
 8004cfe:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004d00:	2101      	movs	r1, #1
 8004d02:	19c3      	adds	r3, r0, r7
 8004d04:	77d9      	strb	r1, [r3, #31]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004d06:	6056      	str	r6, [r2, #4]
    __HAL_UNLOCK(hdma);
 8004d08:	2200      	movs	r2, #0
 8004d0a:	1c43      	adds	r3, r0, #1
 8004d0c:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 8004d0e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if (hdma->XferErrorCallback != NULL)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d1e5      	bne.n	8004ce0 <HAL_DMA_IRQHandler+0x2e>
}
 8004d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004d16:	2608      	movs	r6, #8
 8004d18:	0037      	movs	r7, r6
 8004d1a:	408f      	lsls	r7, r1
 8004d1c:	423d      	tst	r5, r7
 8004d1e:	d0f9      	beq.n	8004d14 <HAL_DMA_IRQHandler+0x62>
 8004d20:	4234      	tst	r4, r6
 8004d22:	d0f7      	beq.n	8004d14 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004d24:	250e      	movs	r5, #14
 8004d26:	681c      	ldr	r4, [r3, #0]
 8004d28:	43ac      	bics	r4, r5
 8004d2a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	001c      	movs	r4, r3
 8004d30:	408c      	lsls	r4, r1
 8004d32:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004d34:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004d36:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8004d38:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	18c3      	adds	r3, r0, r3
 8004d3e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8004d40:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004d42:	e7e5      	b.n	8004d10 <HAL_DMA_IRQHandler+0x5e>

08004d44 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8004d44:	2300      	movs	r3, #0
{
 8004d46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d48:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d4a:	680a      	ldr	r2, [r1, #0]
 8004d4c:	0014      	movs	r4, r2
 8004d4e:	40dc      	lsrs	r4, r3
 8004d50:	d101      	bne.n	8004d56 <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8004d52:	b007      	add	sp, #28
 8004d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004d56:	2501      	movs	r5, #1
 8004d58:	0014      	movs	r4, r2
 8004d5a:	409d      	lsls	r5, r3
 8004d5c:	402c      	ands	r4, r5
 8004d5e:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8004d60:	422a      	tst	r2, r5
 8004d62:	d100      	bne.n	8004d66 <HAL_GPIO_Init+0x22>
 8004d64:	e098      	b.n	8004e98 <HAL_GPIO_Init+0x154>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004d66:	684a      	ldr	r2, [r1, #4]
 8004d68:	005f      	lsls	r7, r3, #1
 8004d6a:	4694      	mov	ip, r2
 8004d6c:	2203      	movs	r2, #3
 8004d6e:	4664      	mov	r4, ip
 8004d70:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004d72:	2403      	movs	r4, #3
 8004d74:	40bc      	lsls	r4, r7
 8004d76:	43e4      	mvns	r4, r4
 8004d78:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004d7a:	1e54      	subs	r4, r2, #1
 8004d7c:	2c01      	cmp	r4, #1
 8004d7e:	d82e      	bhi.n	8004dde <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8004d80:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004d82:	9c01      	ldr	r4, [sp, #4]
 8004d84:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004d86:	68cc      	ldr	r4, [r1, #12]
 8004d88:	40bc      	lsls	r4, r7
 8004d8a:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8004d8c:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8004d8e:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d90:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d92:	43ac      	bics	r4, r5
 8004d94:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d96:	4664      	mov	r4, ip
 8004d98:	0924      	lsrs	r4, r4, #4
 8004d9a:	4034      	ands	r4, r6
 8004d9c:	409c      	lsls	r4, r3
 8004d9e:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8004da0:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8004da2:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004da4:	9c01      	ldr	r4, [sp, #4]
 8004da6:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004da8:	688c      	ldr	r4, [r1, #8]
 8004daa:	40bc      	lsls	r4, r7
 8004dac:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8004dae:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004db0:	2a02      	cmp	r2, #2
 8004db2:	d116      	bne.n	8004de2 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004db4:	2507      	movs	r5, #7
 8004db6:	260f      	movs	r6, #15
 8004db8:	401d      	ands	r5, r3
 8004dba:	00ad      	lsls	r5, r5, #2
 8004dbc:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8004dbe:	08dc      	lsrs	r4, r3, #3
 8004dc0:	00a4      	lsls	r4, r4, #2
 8004dc2:	1904      	adds	r4, r0, r4
 8004dc4:	9402      	str	r4, [sp, #8]
 8004dc6:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004dc8:	9603      	str	r6, [sp, #12]
 8004dca:	0026      	movs	r6, r4
 8004dcc:	9c03      	ldr	r4, [sp, #12]
 8004dce:	43a6      	bics	r6, r4
 8004dd0:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004dd2:	690e      	ldr	r6, [r1, #16]
 8004dd4:	40ae      	lsls	r6, r5
 8004dd6:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8004dd8:	9c02      	ldr	r4, [sp, #8]
 8004dda:	6226      	str	r6, [r4, #32]
 8004ddc:	e001      	b.n	8004de2 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004dde:	2a03      	cmp	r2, #3
 8004de0:	d1df      	bne.n	8004da2 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004de2:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8004de4:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004de6:	9d01      	ldr	r5, [sp, #4]
 8004de8:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004dea:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004dec:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8004dee:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004df0:	4662      	mov	r2, ip
 8004df2:	02a4      	lsls	r4, r4, #10
 8004df4:	4222      	tst	r2, r4
 8004df6:	d04f      	beq.n	8004e98 <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004df8:	2501      	movs	r5, #1
 8004dfa:	4a28      	ldr	r2, [pc, #160]	@ (8004e9c <HAL_GPIO_Init+0x158>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004dfc:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dfe:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004e00:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e02:	432c      	orrs	r4, r5
 8004e04:	6194      	str	r4, [r2, #24]
 8004e06:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8004e08:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e0a:	402a      	ands	r2, r5
 8004e0c:	9205      	str	r2, [sp, #20]
 8004e0e:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8004e10:	4a23      	ldr	r2, [pc, #140]	@ (8004ea0 <HAL_GPIO_Init+0x15c>)
 8004e12:	00a4      	lsls	r4, r4, #2
 8004e14:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004e16:	220f      	movs	r2, #15
 8004e18:	3502      	adds	r5, #2
 8004e1a:	401d      	ands	r5, r3
 8004e1c:	00ad      	lsls	r5, r5, #2
 8004e1e:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8004e20:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004e22:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004e24:	2200      	movs	r2, #0
 8004e26:	42b8      	cmp	r0, r7
 8004e28:	d00c      	beq.n	8004e44 <HAL_GPIO_Init+0x100>
 8004e2a:	4f1e      	ldr	r7, [pc, #120]	@ (8004ea4 <HAL_GPIO_Init+0x160>)
 8004e2c:	3201      	adds	r2, #1
 8004e2e:	42b8      	cmp	r0, r7
 8004e30:	d008      	beq.n	8004e44 <HAL_GPIO_Init+0x100>
 8004e32:	4f1d      	ldr	r7, [pc, #116]	@ (8004ea8 <HAL_GPIO_Init+0x164>)
 8004e34:	3201      	adds	r2, #1
 8004e36:	42b8      	cmp	r0, r7
 8004e38:	d004      	beq.n	8004e44 <HAL_GPIO_Init+0x100>
 8004e3a:	4f1c      	ldr	r7, [pc, #112]	@ (8004eac <HAL_GPIO_Init+0x168>)
 8004e3c:	3203      	adds	r2, #3
 8004e3e:	42b8      	cmp	r0, r7
 8004e40:	d100      	bne.n	8004e44 <HAL_GPIO_Init+0x100>
 8004e42:	3a02      	subs	r2, #2
 8004e44:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e46:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004e48:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e4a:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8004e4c:	4a18      	ldr	r2, [pc, #96]	@ (8004eb0 <HAL_GPIO_Init+0x16c>)
        temp &= ~(iocurrent);
 8004e4e:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8004e50:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8004e52:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8004e54:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8004e56:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e58:	02ff      	lsls	r7, r7, #11
 8004e5a:	d401      	bmi.n	8004e60 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8004e5c:	0035      	movs	r5, r6
 8004e5e:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e60:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8004e62:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8004e64:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8004e66:	9d00      	ldr	r5, [sp, #0]
 8004e68:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e6a:	02bf      	lsls	r7, r7, #10
 8004e6c:	d401      	bmi.n	8004e72 <HAL_GPIO_Init+0x12e>
        temp &= ~(iocurrent);
 8004e6e:	0035      	movs	r5, r6
 8004e70:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e72:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8004e74:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8004e76:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8004e78:	9d00      	ldr	r5, [sp, #0]
 8004e7a:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e7c:	03bf      	lsls	r7, r7, #14
 8004e7e:	d401      	bmi.n	8004e84 <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 8004e80:	0035      	movs	r5, r6
 8004e82:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e84:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8004e86:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8004e88:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8004e8a:	9e00      	ldr	r6, [sp, #0]
 8004e8c:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e8e:	03ff      	lsls	r7, r7, #15
 8004e90:	d401      	bmi.n	8004e96 <HAL_GPIO_Init+0x152>
        temp &= ~(iocurrent);
 8004e92:	4025      	ands	r5, r4
 8004e94:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8004e96:	6016      	str	r6, [r2, #0]
    position++;
 8004e98:	3301      	adds	r3, #1
 8004e9a:	e756      	b.n	8004d4a <HAL_GPIO_Init+0x6>
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	40010000 	.word	0x40010000
 8004ea4:	48000400 	.word	0x48000400
 8004ea8:	48000800 	.word	0x48000800
 8004eac:	48000c00 	.word	0x48000c00
 8004eb0:	40010400 	.word	0x40010400

08004eb4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004eb4:	6900      	ldr	r0, [r0, #16]
 8004eb6:	4008      	ands	r0, r1
 8004eb8:	1e43      	subs	r3, r0, #1
 8004eba:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8004ebc:	b2c0      	uxtb	r0, r0
  }
 8004ebe:	4770      	bx	lr

08004ec0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ec0:	2a00      	cmp	r2, #0
 8004ec2:	d001      	beq.n	8004ec8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ec4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ec6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004ec8:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8004eca:	e7fc      	b.n	8004ec6 <HAL_GPIO_WritePin+0x6>

08004ecc <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004ecc:	4b04      	ldr	r3, [pc, #16]	@ (8004ee0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8004ece:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004ed0:	695a      	ldr	r2, [r3, #20]
 8004ed2:	4210      	tst	r0, r2
 8004ed4:	d002      	beq.n	8004edc <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ed6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004ed8:	f7ff fa7a 	bl	80043d0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004edc:	bd10      	pop	{r4, pc}
 8004ede:	46c0      	nop			@ (mov r8, r8)
 8004ee0:	40010400 	.word	0x40010400

08004ee4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004ee4:	6803      	ldr	r3, [r0, #0]
 8004ee6:	699a      	ldr	r2, [r3, #24]
 8004ee8:	0792      	lsls	r2, r2, #30
 8004eea:	d501      	bpl.n	8004ef0 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004eec:	2200      	movs	r2, #0
 8004eee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	6999      	ldr	r1, [r3, #24]
 8004ef4:	4211      	tst	r1, r2
 8004ef6:	d102      	bne.n	8004efe <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004ef8:	6999      	ldr	r1, [r3, #24]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	619a      	str	r2, [r3, #24]
  }
}
 8004efe:	4770      	bx	lr

08004f00 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004f00:	b530      	push	{r4, r5, lr}
 8004f02:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f04:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f06:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f08:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f0a:	0589      	lsls	r1, r1, #22
 8004f0c:	431a      	orrs	r2, r3
 8004f0e:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f10:	4b05      	ldr	r3, [pc, #20]	@ (8004f28 <I2C_TransferConfig+0x28>)
 8004f12:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f14:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f16:	0d64      	lsrs	r4, r4, #21
 8004f18:	4323      	orrs	r3, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f1a:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f1c:	439d      	bics	r5, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f1e:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f20:	432a      	orrs	r2, r5
 8004f22:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004f24:	bd30      	pop	{r4, r5, pc}
 8004f26:	46c0      	nop			@ (mov r8, r8)
 8004f28:	03ff63ff 	.word	0x03ff63ff

08004f2c <I2C_IsErrorOccurred>:
{
 8004f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f2e:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8004f30:	6802      	ldr	r2, [r0, #0]
{
 8004f32:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8004f34:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f36:	2310      	movs	r3, #16
 8004f38:	000f      	movs	r7, r1
{
 8004f3a:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f3c:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8004f3e:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f40:	4219      	tst	r1, r3
 8004f42:	d00d      	beq.n	8004f60 <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8004f44:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f46:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8004f48:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f4a:	6823      	ldr	r3, [r4, #0]
 8004f4c:	2120      	movs	r1, #32
 8004f4e:	699a      	ldr	r2, [r3, #24]
 8004f50:	420a      	tst	r2, r1
 8004f52:	d15f      	bne.n	8005014 <I2C_IsErrorOccurred+0xe8>
 8004f54:	2f00      	cmp	r7, #0
 8004f56:	d031      	beq.n	8004fbc <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8004f58:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8004f5a:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8004f5c:	9b01      	ldr	r3, [sp, #4]
 8004f5e:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f60:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8004f62:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f64:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8004f66:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f68:	4213      	tst	r3, r2
 8004f6a:	d002      	beq.n	8004f72 <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8004f6c:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004f6e:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8004f70:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004f72:	2280      	movs	r2, #128	@ 0x80
 8004f74:	00d2      	lsls	r2, r2, #3
 8004f76:	4213      	tst	r3, r2
 8004f78:	d003      	beq.n	8004f82 <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8004f7a:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8004f7c:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8004f7e:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f80:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004f82:	2280      	movs	r2, #128	@ 0x80
 8004f84:	0092      	lsls	r2, r2, #2
 8004f86:	4213      	tst	r3, r2
 8004f88:	d049      	beq.n	800501e <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8004f8a:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f8c:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8004f8e:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8004f90:	0020      	movs	r0, r4
 8004f92:	f7ff ffa7 	bl	8004ee4 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8004f96:	686b      	ldr	r3, [r5, #4]
 8004f98:	4a22      	ldr	r2, [pc, #136]	@ (8005024 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8004f9a:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8004fa0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004fa2:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8004fa4:	433b      	orrs	r3, r7
 8004fa6:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004fa8:	0023      	movs	r3, r4
 8004faa:	3341      	adds	r3, #65	@ 0x41
 8004fac:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fae:	0022      	movs	r2, r4
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 8004fb4:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fb6:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8004fb8:	7023      	strb	r3, [r4, #0]
 8004fba:	e032      	b.n	8005022 <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8004fbc:	1c72      	adds	r2, r6, #1
 8004fbe:	d0c5      	beq.n	8004f4c <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004fc0:	f7ff fdbc 	bl	8004b3c <HAL_GetTick>
 8004fc4:	1b40      	subs	r0, r0, r5
 8004fc6:	42b0      	cmp	r0, r6
 8004fc8:	d801      	bhi.n	8004fce <I2C_IsErrorOccurred+0xa2>
 8004fca:	2e00      	cmp	r6, #0
 8004fcc:	d1bd      	bne.n	8004f4a <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8004fce:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004fd0:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8004fd2:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004fd4:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8004fd6:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004fd8:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8004fda:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004fdc:	0412      	lsls	r2, r2, #16
 8004fde:	d50b      	bpl.n	8004ff8 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004fe0:	2280      	movs	r2, #128	@ 0x80
 8004fe2:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004fe4:	4210      	tst	r0, r2
 8004fe6:	d107      	bne.n	8004ff8 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8004fe8:	2920      	cmp	r1, #32
 8004fea:	d005      	beq.n	8004ff8 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004fec:	6859      	ldr	r1, [r3, #4]
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8004ff2:	f7ff fda3 	bl	8004b3c <HAL_GetTick>
 8004ff6:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ff8:	2220      	movs	r2, #32
 8004ffa:	6823      	ldr	r3, [r4, #0]
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	4213      	tst	r3, r2
 8005000:	d1a3      	bne.n	8004f4a <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005002:	f7ff fd9b 	bl	8004b3c <HAL_GetTick>
 8005006:	1b40      	subs	r0, r0, r5
 8005008:	2819      	cmp	r0, #25
 800500a:	d9f5      	bls.n	8004ff8 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800500c:	2320      	movs	r3, #32
              status = HAL_ERROR;
 800500e:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005010:	9301      	str	r3, [sp, #4]
 8005012:	e79a      	b.n	8004f4a <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8005014:	2f00      	cmp	r7, #0
 8005016:	d19f      	bne.n	8004f58 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005018:	2220      	movs	r2, #32
 800501a:	61da      	str	r2, [r3, #28]
 800501c:	e79c      	b.n	8004f58 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 800501e:	2800      	cmp	r0, #0
 8005020:	d1b6      	bne.n	8004f90 <I2C_IsErrorOccurred+0x64>
}
 8005022:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005024:	fe00e800 	.word	0xfe00e800

08005028 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8005028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502a:	0004      	movs	r4, r0
 800502c:	000d      	movs	r5, r1
 800502e:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005030:	2702      	movs	r7, #2
 8005032:	6823      	ldr	r3, [r4, #0]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	423b      	tst	r3, r7
 8005038:	d001      	beq.n	800503e <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 800503a:	2000      	movs	r0, #0
 800503c:	e021      	b.n	8005082 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800503e:	0032      	movs	r2, r6
 8005040:	0029      	movs	r1, r5
 8005042:	0020      	movs	r0, r4
 8005044:	f7ff ff72 	bl	8004f2c <I2C_IsErrorOccurred>
 8005048:	2800      	cmp	r0, #0
 800504a:	d119      	bne.n	8005080 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 800504c:	1c6b      	adds	r3, r5, #1
 800504e:	d0f0      	beq.n	8005032 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005050:	f7ff fd74 	bl	8004b3c <HAL_GetTick>
 8005054:	1b80      	subs	r0, r0, r6
 8005056:	42a8      	cmp	r0, r5
 8005058:	d801      	bhi.n	800505e <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 800505a:	2d00      	cmp	r5, #0
 800505c:	d1e9      	bne.n	8005032 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800505e:	6823      	ldr	r3, [r4, #0]
 8005060:	6999      	ldr	r1, [r3, #24]
 8005062:	2302      	movs	r3, #2
 8005064:	000a      	movs	r2, r1
 8005066:	401a      	ands	r2, r3
 8005068:	4219      	tst	r1, r3
 800506a:	d1e2      	bne.n	8005032 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800506c:	2120      	movs	r1, #32
 800506e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005070:	430b      	orrs	r3, r1
 8005072:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005074:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8005076:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8005078:	3341      	adds	r3, #65	@ 0x41
 800507a:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800507c:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 800507e:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8005080:	2001      	movs	r0, #1
}
 8005082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005084 <I2C_WaitOnFlagUntilTimeout>:
{
 8005084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005086:	0004      	movs	r4, r0
 8005088:	000d      	movs	r5, r1
 800508a:	0017      	movs	r7, r2
 800508c:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800508e:	6823      	ldr	r3, [r4, #0]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	402b      	ands	r3, r5
 8005094:	1b5b      	subs	r3, r3, r5
 8005096:	425a      	negs	r2, r3
 8005098:	4153      	adcs	r3, r2
 800509a:	42bb      	cmp	r3, r7
 800509c:	d001      	beq.n	80050a2 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800509e:	2000      	movs	r0, #0
 80050a0:	e026      	b.n	80050f0 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80050a2:	0031      	movs	r1, r6
 80050a4:	0020      	movs	r0, r4
 80050a6:	9a06      	ldr	r2, [sp, #24]
 80050a8:	f7ff ff40 	bl	8004f2c <I2C_IsErrorOccurred>
 80050ac:	2800      	cmp	r0, #0
 80050ae:	d11e      	bne.n	80050ee <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 80050b0:	1c73      	adds	r3, r6, #1
 80050b2:	d0ec      	beq.n	800508e <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050b4:	f7ff fd42 	bl	8004b3c <HAL_GetTick>
 80050b8:	9b06      	ldr	r3, [sp, #24]
 80050ba:	1ac0      	subs	r0, r0, r3
 80050bc:	42b0      	cmp	r0, r6
 80050be:	d801      	bhi.n	80050c4 <I2C_WaitOnFlagUntilTimeout+0x40>
 80050c0:	2e00      	cmp	r6, #0
 80050c2:	d1e4      	bne.n	800508e <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80050c4:	6823      	ldr	r3, [r4, #0]
 80050c6:	699b      	ldr	r3, [r3, #24]
 80050c8:	402b      	ands	r3, r5
 80050ca:	1b5b      	subs	r3, r3, r5
 80050cc:	425a      	negs	r2, r3
 80050ce:	4153      	adcs	r3, r2
 80050d0:	42bb      	cmp	r3, r7
 80050d2:	d1dc      	bne.n	800508e <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050d4:	2220      	movs	r2, #32
 80050d6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80050d8:	4313      	orrs	r3, r2
 80050da:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80050dc:	0023      	movs	r3, r4
 80050de:	3341      	adds	r3, #65	@ 0x41
 80050e0:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050e2:	0022      	movs	r2, r4
 80050e4:	2300      	movs	r3, #0
 80050e6:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 80050e8:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050ea:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 80050ec:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80050ee:	2001      	movs	r0, #1
}
 80050f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080050f2 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80050f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050f4:	0004      	movs	r4, r0
 80050f6:	000e      	movs	r6, r1
 80050f8:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050fa:	2520      	movs	r5, #32
 80050fc:	6823      	ldr	r3, [r4, #0]
 80050fe:	699b      	ldr	r3, [r3, #24]
 8005100:	422b      	tst	r3, r5
 8005102:	d001      	beq.n	8005108 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8005104:	2000      	movs	r0, #0
 8005106:	e01d      	b.n	8005144 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005108:	003a      	movs	r2, r7
 800510a:	0031      	movs	r1, r6
 800510c:	0020      	movs	r0, r4
 800510e:	f7ff ff0d 	bl	8004f2c <I2C_IsErrorOccurred>
 8005112:	2800      	cmp	r0, #0
 8005114:	d115      	bne.n	8005142 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005116:	f7ff fd11 	bl	8004b3c <HAL_GetTick>
 800511a:	1bc0      	subs	r0, r0, r7
 800511c:	42b0      	cmp	r0, r6
 800511e:	d801      	bhi.n	8005124 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8005120:	2e00      	cmp	r6, #0
 8005122:	d1eb      	bne.n	80050fc <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	001a      	movs	r2, r3
 800512a:	402a      	ands	r2, r5
 800512c:	422b      	tst	r3, r5
 800512e:	d1e5      	bne.n	80050fc <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005130:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005132:	432b      	orrs	r3, r5
 8005134:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005136:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8005138:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 800513a:	3341      	adds	r3, #65	@ 0x41
 800513c:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800513e:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8005140:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8005142:	2001      	movs	r0, #1
}
 8005144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005148 <HAL_I2C_Init>:
{
 8005148:	b570      	push	{r4, r5, r6, lr}
 800514a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800514c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 800514e:	2c00      	cmp	r4, #0
 8005150:	d04e      	beq.n	80051f0 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005152:	0025      	movs	r5, r4
 8005154:	3541      	adds	r5, #65	@ 0x41
 8005156:	782b      	ldrb	r3, [r5, #0]
 8005158:	b2da      	uxtb	r2, r3
 800515a:	2b00      	cmp	r3, #0
 800515c:	d105      	bne.n	800516a <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 800515e:	0023      	movs	r3, r4
 8005160:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8005162:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8005164:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8005166:	f7ff fb05 	bl	8004774 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800516a:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 800516c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800516e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8005170:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005172:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8005174:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005176:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8005178:	438a      	bics	r2, r1
 800517a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800517c:	491d      	ldr	r1, [pc, #116]	@ (80051f4 <HAL_I2C_Init+0xac>)
 800517e:	6862      	ldr	r2, [r4, #4]
 8005180:	400a      	ands	r2, r1
 8005182:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005184:	689a      	ldr	r2, [r3, #8]
 8005186:	491c      	ldr	r1, [pc, #112]	@ (80051f8 <HAL_I2C_Init+0xb0>)
 8005188:	400a      	ands	r2, r1
 800518a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800518c:	2801      	cmp	r0, #1
 800518e:	d107      	bne.n	80051a0 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005190:	2280      	movs	r2, #128	@ 0x80
 8005192:	0212      	lsls	r2, r2, #8
 8005194:	4332      	orrs	r2, r6
 8005196:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005198:	685a      	ldr	r2, [r3, #4]
 800519a:	4818      	ldr	r0, [pc, #96]	@ (80051fc <HAL_I2C_Init+0xb4>)
 800519c:	4002      	ands	r2, r0
 800519e:	e009      	b.n	80051b4 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051a0:	2284      	movs	r2, #132	@ 0x84
 80051a2:	0212      	lsls	r2, r2, #8
 80051a4:	4332      	orrs	r2, r6
 80051a6:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80051a8:	2802      	cmp	r0, #2
 80051aa:	d1f5      	bne.n	8005198 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80051ac:	2280      	movs	r2, #128	@ 0x80
 80051ae:	6858      	ldr	r0, [r3, #4]
 80051b0:	0112      	lsls	r2, r2, #4
 80051b2:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80051b4:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80051b6:	6858      	ldr	r0, [r3, #4]
 80051b8:	4a11      	ldr	r2, [pc, #68]	@ (8005200 <HAL_I2C_Init+0xb8>)
 80051ba:	4302      	orrs	r2, r0
 80051bc:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80051be:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051c0:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80051c2:	400a      	ands	r2, r1
 80051c4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80051c6:	6961      	ldr	r1, [r4, #20]
 80051c8:	6922      	ldr	r2, [r4, #16]
 80051ca:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80051cc:	69a1      	ldr	r1, [r4, #24]
 80051ce:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80051d0:	430a      	orrs	r2, r1
 80051d2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80051d4:	6a21      	ldr	r1, [r4, #32]
 80051d6:	69e2      	ldr	r2, [r4, #28]
 80051d8:	430a      	orrs	r2, r1
 80051da:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80051dc:	2201      	movs	r2, #1
 80051de:	6819      	ldr	r1, [r3, #0]
 80051e0:	430a      	orrs	r2, r1
 80051e2:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80051e4:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051e6:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80051e8:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80051ea:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ec:	3442      	adds	r4, #66	@ 0x42
 80051ee:	7020      	strb	r0, [r4, #0]
}
 80051f0:	bd70      	pop	{r4, r5, r6, pc}
 80051f2:	46c0      	nop			@ (mov r8, r8)
 80051f4:	f0ffffff 	.word	0xf0ffffff
 80051f8:	ffff7fff 	.word	0xffff7fff
 80051fc:	fffff7ff 	.word	0xfffff7ff
 8005200:	02008000 	.word	0x02008000

08005204 <HAL_I2C_Mem_Write>:
{
 8005204:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005206:	0007      	movs	r7, r0
{
 8005208:	b087      	sub	sp, #28
 800520a:	9303      	str	r3, [sp, #12]
 800520c:	ab0c      	add	r3, sp, #48	@ 0x30
 800520e:	9202      	str	r2, [sp, #8]
 8005210:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005212:	3741      	adds	r7, #65	@ 0x41
{
 8005214:	881b      	ldrh	r3, [r3, #0]
 8005216:	9204      	str	r2, [sp, #16]
 8005218:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800521a:	783b      	ldrb	r3, [r7, #0]
{
 800521c:	0004      	movs	r4, r0
 800521e:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 8005220:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005222:	2b20      	cmp	r3, #32
 8005224:	d108      	bne.n	8005238 <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 8005226:	2a00      	cmp	r2, #0
 8005228:	d002      	beq.n	8005230 <HAL_I2C_Mem_Write+0x2c>
 800522a:	9b05      	ldr	r3, [sp, #20]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d105      	bne.n	800523c <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005230:	2380      	movs	r3, #128	@ 0x80
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8005236:	2001      	movs	r0, #1
}
 8005238:	b007      	add	sp, #28
 800523a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 800523c:	0023      	movs	r3, r4
 800523e:	3340      	adds	r3, #64	@ 0x40
 8005240:	781a      	ldrb	r2, [r3, #0]
 8005242:	2002      	movs	r0, #2
 8005244:	2a01      	cmp	r2, #1
 8005246:	d0f7      	beq.n	8005238 <HAL_I2C_Mem_Write+0x34>
 8005248:	2201      	movs	r2, #1
 800524a:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800524c:	f7ff fc76 	bl	8004b3c <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005250:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8005252:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005254:	9000      	str	r0, [sp, #0]
 8005256:	2319      	movs	r3, #25
 8005258:	2201      	movs	r2, #1
 800525a:	0020      	movs	r0, r4
 800525c:	0209      	lsls	r1, r1, #8
 800525e:	f7ff ff11 	bl	8005084 <I2C_WaitOnFlagUntilTimeout>
 8005262:	2800      	cmp	r0, #0
 8005264:	d1e7      	bne.n	8005236 <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005266:	2321      	movs	r3, #33	@ 0x21
 8005268:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800526a:	0027      	movs	r7, r4
 800526c:	331f      	adds	r3, #31
 800526e:	3742      	adds	r7, #66	@ 0x42
 8005270:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8005272:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005274:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8005276:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005278:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 800527a:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 800527c:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800527e:	466b      	mov	r3, sp
 8005280:	7b1a      	ldrb	r2, [r3, #12]
 8005282:	4b4b      	ldr	r3, [pc, #300]	@ (80053b0 <HAL_I2C_Mem_Write+0x1ac>)
 8005284:	0031      	movs	r1, r6
 8005286:	9300      	str	r3, [sp, #0]
 8005288:	2380      	movs	r3, #128	@ 0x80
 800528a:	0020      	movs	r0, r4
 800528c:	045b      	lsls	r3, r3, #17
 800528e:	f7ff fe37 	bl	8004f00 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005292:	002a      	movs	r2, r5
 8005294:	0020      	movs	r0, r4
 8005296:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005298:	f7ff fec6 	bl	8005028 <I2C_WaitOnTXISFlagUntilTimeout>
 800529c:	2800      	cmp	r0, #0
 800529e:	d129      	bne.n	80052f4 <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052a0:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052a2:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052a4:	2a01      	cmp	r2, #1
 80052a6:	d116      	bne.n	80052d6 <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052a8:	466a      	mov	r2, sp
 80052aa:	7a12      	ldrb	r2, [r2, #8]
 80052ac:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80052ae:	2200      	movs	r2, #0
 80052b0:	2180      	movs	r1, #128	@ 0x80
 80052b2:	0020      	movs	r0, r4
 80052b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80052b6:	9500      	str	r5, [sp, #0]
 80052b8:	f7ff fee4 	bl	8005084 <I2C_WaitOnFlagUntilTimeout>
 80052bc:	2800      	cmp	r0, #0
 80052be:	d119      	bne.n	80052f4 <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80052c0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80052c2:	2bff      	cmp	r3, #255	@ 0xff
 80052c4:	d81a      	bhi.n	80052fc <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80052c6:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 80052c8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80052ca:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 80052cc:	b292      	uxth	r2, r2
 80052ce:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80052d0:	b2d2      	uxtb	r2, r2
 80052d2:	9000      	str	r0, [sp, #0]
 80052d4:	e017      	b.n	8005306 <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80052d6:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052d8:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80052da:	0a12      	lsrs	r2, r2, #8
 80052dc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052de:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80052e0:	002a      	movs	r2, r5
 80052e2:	f7ff fea1 	bl	8005028 <I2C_WaitOnTXISFlagUntilTimeout>
 80052e6:	2800      	cmp	r0, #0
 80052e8:	d104      	bne.n	80052f4 <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052ea:	466b      	mov	r3, sp
 80052ec:	6822      	ldr	r2, [r4, #0]
 80052ee:	7a1b      	ldrb	r3, [r3, #8]
 80052f0:	6293      	str	r3, [r2, #40]	@ 0x28
 80052f2:	e7dc      	b.n	80052ae <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 80052f4:	2300      	movs	r3, #0
 80052f6:	3440      	adds	r4, #64	@ 0x40
 80052f8:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80052fa:	e79c      	b.n	8005236 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80052fc:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80052fe:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005300:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005302:	045b      	lsls	r3, r3, #17
 8005304:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005306:	0031      	movs	r1, r6
 8005308:	0020      	movs	r0, r4
 800530a:	f7ff fdf9 	bl	8004f00 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800530e:	002a      	movs	r2, r5
 8005310:	0020      	movs	r0, r4
 8005312:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005314:	f7ff fe88 	bl	8005028 <I2C_WaitOnTXISFlagUntilTimeout>
 8005318:	2800      	cmp	r0, #0
 800531a:	d000      	beq.n	800531e <HAL_I2C_Mem_Write+0x11a>
 800531c:	e78b      	b.n	8005236 <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800531e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005320:	6822      	ldr	r2, [r4, #0]
 8005322:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8005324:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005326:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8005328:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800532a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800532c:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 800532e:	3b01      	subs	r3, #1
 8005330:	b29b      	uxth	r3, r3
 8005332:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005334:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005336:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005338:	b292      	uxth	r2, r2
 800533a:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800533c:	2b00      	cmp	r3, #0
 800533e:	d016      	beq.n	800536e <HAL_I2C_Mem_Write+0x16a>
 8005340:	2a00      	cmp	r2, #0
 8005342:	d114      	bne.n	800536e <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005344:	2180      	movs	r1, #128	@ 0x80
 8005346:	0020      	movs	r0, r4
 8005348:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800534a:	9500      	str	r5, [sp, #0]
 800534c:	f7ff fe9a 	bl	8005084 <I2C_WaitOnFlagUntilTimeout>
 8005350:	2800      	cmp	r0, #0
 8005352:	d000      	beq.n	8005356 <HAL_I2C_Mem_Write+0x152>
 8005354:	e76f      	b.n	8005236 <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005356:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005358:	2bff      	cmp	r3, #255	@ 0xff
 800535a:	d921      	bls.n	80053a0 <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800535c:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800535e:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005360:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005362:	045b      	lsls	r3, r3, #17
 8005364:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005366:	0031      	movs	r1, r6
 8005368:	0020      	movs	r0, r4
 800536a:	f7ff fdc9 	bl	8004f00 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 800536e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005370:	2b00      	cmp	r3, #0
 8005372:	d1cc      	bne.n	800530e <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005374:	002a      	movs	r2, r5
 8005376:	0020      	movs	r0, r4
 8005378:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800537a:	f7ff feba 	bl	80050f2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800537e:	2800      	cmp	r0, #0
 8005380:	d000      	beq.n	8005384 <HAL_I2C_Mem_Write+0x180>
 8005382:	e758      	b.n	8005236 <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005384:	2120      	movs	r1, #32
 8005386:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8005388:	4d0a      	ldr	r5, [pc, #40]	@ (80053b4 <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800538a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800538c:	685a      	ldr	r2, [r3, #4]
 800538e:	402a      	ands	r2, r5
 8005390:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005392:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8005394:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8005396:	3341      	adds	r3, #65	@ 0x41
 8005398:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800539a:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 800539c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800539e:	e74b      	b.n	8005238 <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80053a0:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 80053a2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80053a4:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 80053a6:	b292      	uxth	r2, r2
 80053a8:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80053aa:	b2d2      	uxtb	r2, r2
 80053ac:	9000      	str	r0, [sp, #0]
 80053ae:	e7da      	b.n	8005366 <HAL_I2C_Mem_Write+0x162>
 80053b0:	80002000 	.word	0x80002000
 80053b4:	fe00e800 	.word	0xfe00e800

080053b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80053b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053ba:	0004      	movs	r4, r0
 80053bc:	3441      	adds	r4, #65	@ 0x41
 80053be:	7822      	ldrb	r2, [r4, #0]
{
 80053c0:	0003      	movs	r3, r0
 80053c2:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053c4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80053c6:	b2d6      	uxtb	r6, r2
 80053c8:	2a20      	cmp	r2, #32
 80053ca:	d118      	bne.n	80053fe <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 80053cc:	001d      	movs	r5, r3
 80053ce:	3540      	adds	r5, #64	@ 0x40
 80053d0:	782a      	ldrb	r2, [r5, #0]
 80053d2:	2a01      	cmp	r2, #1
 80053d4:	d013      	beq.n	80053fe <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053d6:	2224      	movs	r2, #36	@ 0x24
 80053d8:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	3a23      	subs	r2, #35	@ 0x23
 80053de:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80053e0:	4807      	ldr	r0, [pc, #28]	@ (8005400 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 80053e2:	4391      	bics	r1, r2
 80053e4:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80053e6:	6819      	ldr	r1, [r3, #0]
 80053e8:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053ea:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80053ec:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80053ee:	6819      	ldr	r1, [r3, #0]
 80053f0:	4339      	orrs	r1, r7
 80053f2:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80053f4:	6819      	ldr	r1, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80053fa:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80053fc:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 80053fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005400:	ffffefff 	.word	0xffffefff

08005404 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005404:	0002      	movs	r2, r0
{
 8005406:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005408:	3241      	adds	r2, #65	@ 0x41
 800540a:	7814      	ldrb	r4, [r2, #0]
{
 800540c:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800540e:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005410:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005412:	2c20      	cmp	r4, #32
 8005414:	d117      	bne.n	8005446 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8005416:	001c      	movs	r4, r3
 8005418:	3440      	adds	r4, #64	@ 0x40
 800541a:	7826      	ldrb	r6, [r4, #0]
 800541c:	2e01      	cmp	r6, #1
 800541e:	d012      	beq.n	8005446 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005420:	3022      	adds	r0, #34	@ 0x22
 8005422:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3823      	subs	r0, #35	@ 0x23
 8005428:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800542a:	4f07      	ldr	r7, [pc, #28]	@ (8005448 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 800542c:	4386      	bics	r6, r0
 800542e:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8005430:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005432:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8005434:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8005436:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005438:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800543a:	6819      	ldr	r1, [r3, #0]
 800543c:	4308      	orrs	r0, r1
 800543e:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005440:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8005442:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8005444:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005448:	fffff0ff 	.word	0xfffff0ff

0800544c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800544c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800544e:	0004      	movs	r4, r0
 8005450:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005452:	2800      	cmp	r0, #0
 8005454:	d045      	beq.n	80054e2 <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005456:	6803      	ldr	r3, [r0, #0]
 8005458:	07db      	lsls	r3, r3, #31
 800545a:	d42f      	bmi.n	80054bc <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800545c:	6823      	ldr	r3, [r4, #0]
 800545e:	079b      	lsls	r3, r3, #30
 8005460:	d500      	bpl.n	8005464 <HAL_RCC_OscConfig+0x18>
 8005462:	e081      	b.n	8005568 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005464:	6823      	ldr	r3, [r4, #0]
 8005466:	071b      	lsls	r3, r3, #28
 8005468:	d500      	bpl.n	800546c <HAL_RCC_OscConfig+0x20>
 800546a:	e0bc      	b.n	80055e6 <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800546c:	6823      	ldr	r3, [r4, #0]
 800546e:	075b      	lsls	r3, r3, #29
 8005470:	d500      	bpl.n	8005474 <HAL_RCC_OscConfig+0x28>
 8005472:	e0df      	b.n	8005634 <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005474:	6823      	ldr	r3, [r4, #0]
 8005476:	06db      	lsls	r3, r3, #27
 8005478:	d51a      	bpl.n	80054b0 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800547a:	6962      	ldr	r2, [r4, #20]
 800547c:	2304      	movs	r3, #4
 800547e:	4db4      	ldr	r5, [pc, #720]	@ (8005750 <HAL_RCC_OscConfig+0x304>)
 8005480:	2a01      	cmp	r2, #1
 8005482:	d000      	beq.n	8005486 <HAL_RCC_OscConfig+0x3a>
 8005484:	e148      	b.n	8005718 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005486:	6b69      	ldr	r1, [r5, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005488:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800548a:	430b      	orrs	r3, r1
 800548c:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 800548e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8005490:	431a      	orrs	r2, r3
 8005492:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8005494:	f7ff fb52 	bl	8004b3c <HAL_GetTick>
 8005498:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800549a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800549c:	423b      	tst	r3, r7
 800549e:	d100      	bne.n	80054a2 <HAL_RCC_OscConfig+0x56>
 80054a0:	e133      	b.n	800570a <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80054a2:	21f8      	movs	r1, #248	@ 0xf8
 80054a4:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80054a6:	69a3      	ldr	r3, [r4, #24]
 80054a8:	438a      	bics	r2, r1
 80054aa:	00db      	lsls	r3, r3, #3
 80054ac:	4313      	orrs	r3, r2
 80054ae:	636b      	str	r3, [r5, #52]	@ 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054b0:	6a23      	ldr	r3, [r4, #32]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d000      	beq.n	80054b8 <HAL_RCC_OscConfig+0x6c>
 80054b6:	e157      	b.n	8005768 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 80054b8:	2000      	movs	r0, #0
 80054ba:	e02a      	b.n	8005512 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80054bc:	220c      	movs	r2, #12
 80054be:	4da4      	ldr	r5, [pc, #656]	@ (8005750 <HAL_RCC_OscConfig+0x304>)
 80054c0:	686b      	ldr	r3, [r5, #4]
 80054c2:	4013      	ands	r3, r2
 80054c4:	2b04      	cmp	r3, #4
 80054c6:	d006      	beq.n	80054d6 <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80054c8:	686b      	ldr	r3, [r5, #4]
 80054ca:	4013      	ands	r3, r2
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	d10a      	bne.n	80054e6 <HAL_RCC_OscConfig+0x9a>
 80054d0:	686b      	ldr	r3, [r5, #4]
 80054d2:	03db      	lsls	r3, r3, #15
 80054d4:	d507      	bpl.n	80054e6 <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054d6:	682b      	ldr	r3, [r5, #0]
 80054d8:	039b      	lsls	r3, r3, #14
 80054da:	d5bf      	bpl.n	800545c <HAL_RCC_OscConfig+0x10>
 80054dc:	6863      	ldr	r3, [r4, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1bc      	bne.n	800545c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 80054e2:	2001      	movs	r0, #1
 80054e4:	e015      	b.n	8005512 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054e6:	6863      	ldr	r3, [r4, #4]
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d114      	bne.n	8005516 <HAL_RCC_OscConfig+0xca>
 80054ec:	2380      	movs	r3, #128	@ 0x80
 80054ee:	682a      	ldr	r2, [r5, #0]
 80054f0:	025b      	lsls	r3, r3, #9
 80054f2:	4313      	orrs	r3, r2
 80054f4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80054f6:	f7ff fb21 	bl	8004b3c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054fa:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80054fc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054fe:	02bf      	lsls	r7, r7, #10
 8005500:	682b      	ldr	r3, [r5, #0]
 8005502:	423b      	tst	r3, r7
 8005504:	d1aa      	bne.n	800545c <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005506:	f7ff fb19 	bl	8004b3c <HAL_GetTick>
 800550a:	1b80      	subs	r0, r0, r6
 800550c:	2864      	cmp	r0, #100	@ 0x64
 800550e:	d9f7      	bls.n	8005500 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 8005510:	2003      	movs	r0, #3
}
 8005512:	b005      	add	sp, #20
 8005514:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005516:	2b00      	cmp	r3, #0
 8005518:	d116      	bne.n	8005548 <HAL_RCC_OscConfig+0xfc>
 800551a:	682b      	ldr	r3, [r5, #0]
 800551c:	4a8d      	ldr	r2, [pc, #564]	@ (8005754 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800551e:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005520:	4013      	ands	r3, r2
 8005522:	602b      	str	r3, [r5, #0]
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	4a8c      	ldr	r2, [pc, #560]	@ (8005758 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005528:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800552a:	4013      	ands	r3, r2
 800552c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800552e:	f7ff fb05 	bl	8004b3c <HAL_GetTick>
 8005532:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005534:	682b      	ldr	r3, [r5, #0]
 8005536:	423b      	tst	r3, r7
 8005538:	d100      	bne.n	800553c <HAL_RCC_OscConfig+0xf0>
 800553a:	e78f      	b.n	800545c <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800553c:	f7ff fafe 	bl	8004b3c <HAL_GetTick>
 8005540:	1b80      	subs	r0, r0, r6
 8005542:	2864      	cmp	r0, #100	@ 0x64
 8005544:	d9f6      	bls.n	8005534 <HAL_RCC_OscConfig+0xe8>
 8005546:	e7e3      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005548:	2b05      	cmp	r3, #5
 800554a:	d105      	bne.n	8005558 <HAL_RCC_OscConfig+0x10c>
 800554c:	2380      	movs	r3, #128	@ 0x80
 800554e:	682a      	ldr	r2, [r5, #0]
 8005550:	02db      	lsls	r3, r3, #11
 8005552:	4313      	orrs	r3, r2
 8005554:	602b      	str	r3, [r5, #0]
 8005556:	e7c9      	b.n	80054ec <HAL_RCC_OscConfig+0xa0>
 8005558:	682b      	ldr	r3, [r5, #0]
 800555a:	4a7e      	ldr	r2, [pc, #504]	@ (8005754 <HAL_RCC_OscConfig+0x308>)
 800555c:	4013      	ands	r3, r2
 800555e:	602b      	str	r3, [r5, #0]
 8005560:	682b      	ldr	r3, [r5, #0]
 8005562:	4a7d      	ldr	r2, [pc, #500]	@ (8005758 <HAL_RCC_OscConfig+0x30c>)
 8005564:	4013      	ands	r3, r2
 8005566:	e7c5      	b.n	80054f4 <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005568:	220c      	movs	r2, #12
 800556a:	4d79      	ldr	r5, [pc, #484]	@ (8005750 <HAL_RCC_OscConfig+0x304>)
 800556c:	686b      	ldr	r3, [r5, #4]
 800556e:	4213      	tst	r3, r2
 8005570:	d006      	beq.n	8005580 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005572:	686b      	ldr	r3, [r5, #4]
 8005574:	4013      	ands	r3, r2
 8005576:	2b08      	cmp	r3, #8
 8005578:	d110      	bne.n	800559c <HAL_RCC_OscConfig+0x150>
 800557a:	686b      	ldr	r3, [r5, #4]
 800557c:	03db      	lsls	r3, r3, #15
 800557e:	d40d      	bmi.n	800559c <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005580:	682b      	ldr	r3, [r5, #0]
 8005582:	079b      	lsls	r3, r3, #30
 8005584:	d502      	bpl.n	800558c <HAL_RCC_OscConfig+0x140>
 8005586:	68e3      	ldr	r3, [r4, #12]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d1aa      	bne.n	80054e2 <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800558c:	21f8      	movs	r1, #248	@ 0xf8
 800558e:	682a      	ldr	r2, [r5, #0]
 8005590:	6923      	ldr	r3, [r4, #16]
 8005592:	438a      	bics	r2, r1
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	4313      	orrs	r3, r2
 8005598:	602b      	str	r3, [r5, #0]
 800559a:	e763      	b.n	8005464 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800559c:	68e2      	ldr	r2, [r4, #12]
 800559e:	2301      	movs	r3, #1
 80055a0:	2a00      	cmp	r2, #0
 80055a2:	d00f      	beq.n	80055c4 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 80055a4:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055a6:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 80055a8:	4313      	orrs	r3, r2
 80055aa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80055ac:	f7ff fac6 	bl	8004b3c <HAL_GetTick>
 80055b0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055b2:	682b      	ldr	r3, [r5, #0]
 80055b4:	423b      	tst	r3, r7
 80055b6:	d1e9      	bne.n	800558c <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055b8:	f7ff fac0 	bl	8004b3c <HAL_GetTick>
 80055bc:	1b80      	subs	r0, r0, r6
 80055be:	2802      	cmp	r0, #2
 80055c0:	d9f7      	bls.n	80055b2 <HAL_RCC_OscConfig+0x166>
 80055c2:	e7a5      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 80055c4:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055c6:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80055c8:	439a      	bics	r2, r3
 80055ca:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 80055cc:	f7ff fab6 	bl	8004b3c <HAL_GetTick>
 80055d0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055d2:	682b      	ldr	r3, [r5, #0]
 80055d4:	423b      	tst	r3, r7
 80055d6:	d100      	bne.n	80055da <HAL_RCC_OscConfig+0x18e>
 80055d8:	e744      	b.n	8005464 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055da:	f7ff faaf 	bl	8004b3c <HAL_GetTick>
 80055de:	1b80      	subs	r0, r0, r6
 80055e0:	2802      	cmp	r0, #2
 80055e2:	d9f6      	bls.n	80055d2 <HAL_RCC_OscConfig+0x186>
 80055e4:	e794      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80055e6:	69e2      	ldr	r2, [r4, #28]
 80055e8:	2301      	movs	r3, #1
 80055ea:	4d59      	ldr	r5, [pc, #356]	@ (8005750 <HAL_RCC_OscConfig+0x304>)
 80055ec:	2a00      	cmp	r2, #0
 80055ee:	d010      	beq.n	8005612 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 80055f0:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055f2:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 80055f4:	4313      	orrs	r3, r2
 80055f6:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 80055f8:	f7ff faa0 	bl	8004b3c <HAL_GetTick>
 80055fc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055fe:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8005600:	423b      	tst	r3, r7
 8005602:	d000      	beq.n	8005606 <HAL_RCC_OscConfig+0x1ba>
 8005604:	e732      	b.n	800546c <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005606:	f7ff fa99 	bl	8004b3c <HAL_GetTick>
 800560a:	1b80      	subs	r0, r0, r6
 800560c:	2802      	cmp	r0, #2
 800560e:	d9f6      	bls.n	80055fe <HAL_RCC_OscConfig+0x1b2>
 8005610:	e77e      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 8005612:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005614:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8005616:	439a      	bics	r2, r3
 8005618:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 800561a:	f7ff fa8f 	bl	8004b3c <HAL_GetTick>
 800561e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005620:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8005622:	423b      	tst	r3, r7
 8005624:	d100      	bne.n	8005628 <HAL_RCC_OscConfig+0x1dc>
 8005626:	e721      	b.n	800546c <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005628:	f7ff fa88 	bl	8004b3c <HAL_GetTick>
 800562c:	1b80      	subs	r0, r0, r6
 800562e:	2802      	cmp	r0, #2
 8005630:	d9f6      	bls.n	8005620 <HAL_RCC_OscConfig+0x1d4>
 8005632:	e76d      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005634:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8005636:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005638:	4d45      	ldr	r5, [pc, #276]	@ (8005750 <HAL_RCC_OscConfig+0x304>)
 800563a:	0552      	lsls	r2, r2, #21
 800563c:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 800563e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005640:	4213      	tst	r3, r2
 8005642:	d108      	bne.n	8005656 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005644:	69eb      	ldr	r3, [r5, #28]
 8005646:	4313      	orrs	r3, r2
 8005648:	61eb      	str	r3, [r5, #28]
 800564a:	69eb      	ldr	r3, [r5, #28]
 800564c:	4013      	ands	r3, r2
 800564e:	9303      	str	r3, [sp, #12]
 8005650:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8005652:	2301      	movs	r3, #1
 8005654:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005656:	2780      	movs	r7, #128	@ 0x80
 8005658:	4e40      	ldr	r6, [pc, #256]	@ (800575c <HAL_RCC_OscConfig+0x310>)
 800565a:	007f      	lsls	r7, r7, #1
 800565c:	6833      	ldr	r3, [r6, #0]
 800565e:	423b      	tst	r3, r7
 8005660:	d015      	beq.n	800568e <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005662:	68a3      	ldr	r3, [r4, #8]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d122      	bne.n	80056ae <HAL_RCC_OscConfig+0x262>
 8005668:	6a2a      	ldr	r2, [r5, #32]
 800566a:	4313      	orrs	r3, r2
 800566c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800566e:	f7ff fa65 	bl	8004b3c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005672:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8005674:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005676:	6a2b      	ldr	r3, [r5, #32]
 8005678:	423b      	tst	r3, r7
 800567a:	d03f      	beq.n	80056fc <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 800567c:	9b00      	ldr	r3, [sp, #0]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d000      	beq.n	8005684 <HAL_RCC_OscConfig+0x238>
 8005682:	e6f7      	b.n	8005474 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005684:	69eb      	ldr	r3, [r5, #28]
 8005686:	4a36      	ldr	r2, [pc, #216]	@ (8005760 <HAL_RCC_OscConfig+0x314>)
 8005688:	4013      	ands	r3, r2
 800568a:	61eb      	str	r3, [r5, #28]
 800568c:	e6f2      	b.n	8005474 <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800568e:	6833      	ldr	r3, [r6, #0]
 8005690:	433b      	orrs	r3, r7
 8005692:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005694:	f7ff fa52 	bl	8004b3c <HAL_GetTick>
 8005698:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800569a:	6833      	ldr	r3, [r6, #0]
 800569c:	423b      	tst	r3, r7
 800569e:	d1e0      	bne.n	8005662 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056a0:	f7ff fa4c 	bl	8004b3c <HAL_GetTick>
 80056a4:	9b01      	ldr	r3, [sp, #4]
 80056a6:	1ac0      	subs	r0, r0, r3
 80056a8:	2864      	cmp	r0, #100	@ 0x64
 80056aa:	d9f6      	bls.n	800569a <HAL_RCC_OscConfig+0x24e>
 80056ac:	e730      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056ae:	2201      	movs	r2, #1
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d114      	bne.n	80056de <HAL_RCC_OscConfig+0x292>
 80056b4:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056b6:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056b8:	4393      	bics	r3, r2
 80056ba:	622b      	str	r3, [r5, #32]
 80056bc:	6a2b      	ldr	r3, [r5, #32]
 80056be:	3203      	adds	r2, #3
 80056c0:	4393      	bics	r3, r2
 80056c2:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80056c4:	f7ff fa3a 	bl	8004b3c <HAL_GetTick>
 80056c8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056ca:	6a2b      	ldr	r3, [r5, #32]
 80056cc:	423b      	tst	r3, r7
 80056ce:	d0d5      	beq.n	800567c <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056d0:	f7ff fa34 	bl	8004b3c <HAL_GetTick>
 80056d4:	4b23      	ldr	r3, [pc, #140]	@ (8005764 <HAL_RCC_OscConfig+0x318>)
 80056d6:	1b80      	subs	r0, r0, r6
 80056d8:	4298      	cmp	r0, r3
 80056da:	d9f6      	bls.n	80056ca <HAL_RCC_OscConfig+0x27e>
 80056dc:	e718      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056de:	2b05      	cmp	r3, #5
 80056e0:	d105      	bne.n	80056ee <HAL_RCC_OscConfig+0x2a2>
 80056e2:	6a29      	ldr	r1, [r5, #32]
 80056e4:	3b01      	subs	r3, #1
 80056e6:	430b      	orrs	r3, r1
 80056e8:	622b      	str	r3, [r5, #32]
 80056ea:	6a2b      	ldr	r3, [r5, #32]
 80056ec:	e7bd      	b.n	800566a <HAL_RCC_OscConfig+0x21e>
 80056ee:	6a2b      	ldr	r3, [r5, #32]
 80056f0:	4393      	bics	r3, r2
 80056f2:	2204      	movs	r2, #4
 80056f4:	622b      	str	r3, [r5, #32]
 80056f6:	6a2b      	ldr	r3, [r5, #32]
 80056f8:	4393      	bics	r3, r2
 80056fa:	e7b7      	b.n	800566c <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056fc:	f7ff fa1e 	bl	8004b3c <HAL_GetTick>
 8005700:	4b18      	ldr	r3, [pc, #96]	@ (8005764 <HAL_RCC_OscConfig+0x318>)
 8005702:	1b80      	subs	r0, r0, r6
 8005704:	4298      	cmp	r0, r3
 8005706:	d9b6      	bls.n	8005676 <HAL_RCC_OscConfig+0x22a>
 8005708:	e702      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800570a:	f7ff fa17 	bl	8004b3c <HAL_GetTick>
 800570e:	1b80      	subs	r0, r0, r6
 8005710:	2802      	cmp	r0, #2
 8005712:	d800      	bhi.n	8005716 <HAL_RCC_OscConfig+0x2ca>
 8005714:	e6c1      	b.n	800549a <HAL_RCC_OscConfig+0x4e>
 8005716:	e6fb      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005718:	3205      	adds	r2, #5
 800571a:	d103      	bne.n	8005724 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 800571c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800571e:	439a      	bics	r2, r3
 8005720:	636a      	str	r2, [r5, #52]	@ 0x34
 8005722:	e6be      	b.n	80054a2 <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8005724:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005726:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8005728:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 800572a:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 800572c:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 800572e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8005730:	4393      	bics	r3, r2
 8005732:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8005734:	f7ff fa02 	bl	8004b3c <HAL_GetTick>
 8005738:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800573a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800573c:	423b      	tst	r3, r7
 800573e:	d100      	bne.n	8005742 <HAL_RCC_OscConfig+0x2f6>
 8005740:	e6b6      	b.n	80054b0 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005742:	f7ff f9fb 	bl	8004b3c <HAL_GetTick>
 8005746:	1b80      	subs	r0, r0, r6
 8005748:	2802      	cmp	r0, #2
 800574a:	d9f6      	bls.n	800573a <HAL_RCC_OscConfig+0x2ee>
 800574c:	e6e0      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
 800574e:	46c0      	nop			@ (mov r8, r8)
 8005750:	40021000 	.word	0x40021000
 8005754:	fffeffff 	.word	0xfffeffff
 8005758:	fffbffff 	.word	0xfffbffff
 800575c:	40007000 	.word	0x40007000
 8005760:	efffffff 	.word	0xefffffff
 8005764:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005768:	210c      	movs	r1, #12
 800576a:	4d34      	ldr	r5, [pc, #208]	@ (800583c <HAL_RCC_OscConfig+0x3f0>)
 800576c:	686a      	ldr	r2, [r5, #4]
 800576e:	400a      	ands	r2, r1
 8005770:	2a08      	cmp	r2, #8
 8005772:	d047      	beq.n	8005804 <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005774:	4a32      	ldr	r2, [pc, #200]	@ (8005840 <HAL_RCC_OscConfig+0x3f4>)
 8005776:	2b02      	cmp	r3, #2
 8005778:	d132      	bne.n	80057e0 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 800577a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800577c:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 800577e:	4013      	ands	r3, r2
 8005780:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005782:	f7ff f9db 	bl	8004b3c <HAL_GetTick>
 8005786:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005788:	04bf      	lsls	r7, r7, #18
 800578a:	682b      	ldr	r3, [r5, #0]
 800578c:	423b      	tst	r3, r7
 800578e:	d121      	bne.n	80057d4 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005790:	220f      	movs	r2, #15
 8005792:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005794:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005796:	4393      	bics	r3, r2
 8005798:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800579a:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800579c:	4313      	orrs	r3, r2
 800579e:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80057a0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80057a2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80057a4:	686a      	ldr	r2, [r5, #4]
 80057a6:	430b      	orrs	r3, r1
 80057a8:	4926      	ldr	r1, [pc, #152]	@ (8005844 <HAL_RCC_OscConfig+0x3f8>)
 80057aa:	400a      	ands	r2, r1
 80057ac:	4313      	orrs	r3, r2
 80057ae:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80057b0:	2380      	movs	r3, #128	@ 0x80
 80057b2:	682a      	ldr	r2, [r5, #0]
 80057b4:	045b      	lsls	r3, r3, #17
 80057b6:	4313      	orrs	r3, r2
 80057b8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80057ba:	f7ff f9bf 	bl	8004b3c <HAL_GetTick>
 80057be:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80057c0:	682b      	ldr	r3, [r5, #0]
 80057c2:	4233      	tst	r3, r6
 80057c4:	d000      	beq.n	80057c8 <HAL_RCC_OscConfig+0x37c>
 80057c6:	e677      	b.n	80054b8 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057c8:	f7ff f9b8 	bl	8004b3c <HAL_GetTick>
 80057cc:	1b00      	subs	r0, r0, r4
 80057ce:	2802      	cmp	r0, #2
 80057d0:	d9f6      	bls.n	80057c0 <HAL_RCC_OscConfig+0x374>
 80057d2:	e69d      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057d4:	f7ff f9b2 	bl	8004b3c <HAL_GetTick>
 80057d8:	1b80      	subs	r0, r0, r6
 80057da:	2802      	cmp	r0, #2
 80057dc:	d9d5      	bls.n	800578a <HAL_RCC_OscConfig+0x33e>
 80057de:	e697      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 80057e0:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057e2:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80057e4:	4013      	ands	r3, r2
 80057e6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80057e8:	f7ff f9a8 	bl	8004b3c <HAL_GetTick>
 80057ec:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057ee:	04b6      	lsls	r6, r6, #18
 80057f0:	682b      	ldr	r3, [r5, #0]
 80057f2:	4233      	tst	r3, r6
 80057f4:	d100      	bne.n	80057f8 <HAL_RCC_OscConfig+0x3ac>
 80057f6:	e65f      	b.n	80054b8 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057f8:	f7ff f9a0 	bl	8004b3c <HAL_GetTick>
 80057fc:	1b00      	subs	r0, r0, r4
 80057fe:	2802      	cmp	r0, #2
 8005800:	d9f6      	bls.n	80057f0 <HAL_RCC_OscConfig+0x3a4>
 8005802:	e685      	b.n	8005510 <HAL_RCC_OscConfig+0xc4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005804:	2b01      	cmp	r3, #1
 8005806:	d100      	bne.n	800580a <HAL_RCC_OscConfig+0x3be>
 8005808:	e66b      	b.n	80054e2 <HAL_RCC_OscConfig+0x96>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800580a:	2280      	movs	r2, #128	@ 0x80
        pll_config  = RCC->CFGR;
 800580c:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800580e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005810:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 8005812:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005814:	4002      	ands	r2, r0
 8005816:	428a      	cmp	r2, r1
 8005818:	d000      	beq.n	800581c <HAL_RCC_OscConfig+0x3d0>
 800581a:	e662      	b.n	80054e2 <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800581c:	220f      	movs	r2, #15
 800581e:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005820:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005822:	4293      	cmp	r3, r2
 8005824:	d000      	beq.n	8005828 <HAL_RCC_OscConfig+0x3dc>
 8005826:	e65c      	b.n	80054e2 <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005828:	23f0      	movs	r3, #240	@ 0xf0
 800582a:	039b      	lsls	r3, r3, #14
 800582c:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800582e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005830:	1ac0      	subs	r0, r0, r3
 8005832:	1e43      	subs	r3, r0, #1
 8005834:	4198      	sbcs	r0, r3
 8005836:	b2c0      	uxtb	r0, r0
 8005838:	e66b      	b.n	8005512 <HAL_RCC_OscConfig+0xc6>
 800583a:	46c0      	nop			@ (mov r8, r8)
 800583c:	40021000 	.word	0x40021000
 8005840:	feffffff 	.word	0xfeffffff
 8005844:	ffc2ffff 	.word	0xffc2ffff

08005848 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005848:	220c      	movs	r2, #12
{
 800584a:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 800584c:	4d0e      	ldr	r5, [pc, #56]	@ (8005888 <HAL_RCC_GetSysClockFreq+0x40>)
 800584e:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8005850:	401a      	ands	r2, r3
 8005852:	2a04      	cmp	r2, #4
 8005854:	d013      	beq.n	800587e <HAL_RCC_GetSysClockFreq+0x36>
 8005856:	2a08      	cmp	r2, #8
 8005858:	d113      	bne.n	8005882 <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800585a:	200f      	movs	r0, #15
 800585c:	490b      	ldr	r1, [pc, #44]	@ (800588c <HAL_RCC_GetSysClockFreq+0x44>)
 800585e:	0c9a      	lsrs	r2, r3, #18
 8005860:	4002      	ands	r2, r0
 8005862:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005864:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005866:	03db      	lsls	r3, r3, #15
 8005868:	d507      	bpl.n	800587a <HAL_RCC_GetSysClockFreq+0x32>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800586a:	4909      	ldr	r1, [pc, #36]	@ (8005890 <HAL_RCC_GetSysClockFreq+0x48>)
 800586c:	4002      	ands	r2, r0
 800586e:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005870:	4808      	ldr	r0, [pc, #32]	@ (8005894 <HAL_RCC_GetSysClockFreq+0x4c>)
 8005872:	f7fa fc65 	bl	8000140 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005876:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8005878:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800587a:	4807      	ldr	r0, [pc, #28]	@ (8005898 <HAL_RCC_GetSysClockFreq+0x50>)
 800587c:	e7fb      	b.n	8005876 <HAL_RCC_GetSysClockFreq+0x2e>
      sysclockfreq = HSE_VALUE;
 800587e:	4805      	ldr	r0, [pc, #20]	@ (8005894 <HAL_RCC_GetSysClockFreq+0x4c>)
 8005880:	e7fa      	b.n	8005878 <HAL_RCC_GetSysClockFreq+0x30>
  switch (tmpreg & RCC_CFGR_SWS)
 8005882:	4806      	ldr	r0, [pc, #24]	@ (800589c <HAL_RCC_GetSysClockFreq+0x54>)
  return sysclockfreq;
 8005884:	e7f8      	b.n	8005878 <HAL_RCC_GetSysClockFreq+0x30>
 8005886:	46c0      	nop			@ (mov r8, r8)
 8005888:	40021000 	.word	0x40021000
 800588c:	0800c2e0 	.word	0x0800c2e0
 8005890:	0800c2d0 	.word	0x0800c2d0
 8005894:	00f42400 	.word	0x00f42400
 8005898:	003d0900 	.word	0x003d0900
 800589c:	007a1200 	.word	0x007a1200

080058a0 <HAL_RCC_ClockConfig>:
{
 80058a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058a2:	0004      	movs	r4, r0
 80058a4:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80058a6:	2800      	cmp	r0, #0
 80058a8:	d101      	bne.n	80058ae <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80058aa:	2001      	movs	r0, #1
}
 80058ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058ae:	2201      	movs	r2, #1
 80058b0:	4d37      	ldr	r5, [pc, #220]	@ (8005990 <HAL_RCC_ClockConfig+0xf0>)
 80058b2:	682b      	ldr	r3, [r5, #0]
 80058b4:	4013      	ands	r3, r2
 80058b6:	428b      	cmp	r3, r1
 80058b8:	d31c      	bcc.n	80058f4 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058ba:	6822      	ldr	r2, [r4, #0]
 80058bc:	0793      	lsls	r3, r2, #30
 80058be:	d422      	bmi.n	8005906 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058c0:	07d2      	lsls	r2, r2, #31
 80058c2:	d42f      	bmi.n	8005924 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058c4:	2301      	movs	r3, #1
 80058c6:	682a      	ldr	r2, [r5, #0]
 80058c8:	401a      	ands	r2, r3
 80058ca:	42b2      	cmp	r2, r6
 80058cc:	d851      	bhi.n	8005972 <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058ce:	6823      	ldr	r3, [r4, #0]
 80058d0:	4d30      	ldr	r5, [pc, #192]	@ (8005994 <HAL_RCC_ClockConfig+0xf4>)
 80058d2:	075b      	lsls	r3, r3, #29
 80058d4:	d454      	bmi.n	8005980 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80058d6:	f7ff ffb7 	bl	8005848 <HAL_RCC_GetSysClockFreq>
 80058da:	686b      	ldr	r3, [r5, #4]
 80058dc:	4a2e      	ldr	r2, [pc, #184]	@ (8005998 <HAL_RCC_ClockConfig+0xf8>)
 80058de:	061b      	lsls	r3, r3, #24
 80058e0:	0f1b      	lsrs	r3, r3, #28
 80058e2:	5cd3      	ldrb	r3, [r2, r3]
 80058e4:	492d      	ldr	r1, [pc, #180]	@ (800599c <HAL_RCC_ClockConfig+0xfc>)
 80058e6:	40d8      	lsrs	r0, r3
 80058e8:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80058ea:	2002      	movs	r0, #2
 80058ec:	f7ff f8e6 	bl	8004abc <HAL_InitTick>
  return HAL_OK;
 80058f0:	2000      	movs	r0, #0
 80058f2:	e7db      	b.n	80058ac <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058f4:	682b      	ldr	r3, [r5, #0]
 80058f6:	4393      	bics	r3, r2
 80058f8:	430b      	orrs	r3, r1
 80058fa:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058fc:	682b      	ldr	r3, [r5, #0]
 80058fe:	4013      	ands	r3, r2
 8005900:	428b      	cmp	r3, r1
 8005902:	d1d2      	bne.n	80058aa <HAL_RCC_ClockConfig+0xa>
 8005904:	e7d9      	b.n	80058ba <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005906:	4923      	ldr	r1, [pc, #140]	@ (8005994 <HAL_RCC_ClockConfig+0xf4>)
 8005908:	0753      	lsls	r3, r2, #29
 800590a:	d504      	bpl.n	8005916 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800590c:	23e0      	movs	r3, #224	@ 0xe0
 800590e:	6848      	ldr	r0, [r1, #4]
 8005910:	00db      	lsls	r3, r3, #3
 8005912:	4303      	orrs	r3, r0
 8005914:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005916:	20f0      	movs	r0, #240	@ 0xf0
 8005918:	684b      	ldr	r3, [r1, #4]
 800591a:	4383      	bics	r3, r0
 800591c:	68a0      	ldr	r0, [r4, #8]
 800591e:	4303      	orrs	r3, r0
 8005920:	604b      	str	r3, [r1, #4]
 8005922:	e7cd      	b.n	80058c0 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005924:	4f1b      	ldr	r7, [pc, #108]	@ (8005994 <HAL_RCC_ClockConfig+0xf4>)
 8005926:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005928:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800592a:	2a01      	cmp	r2, #1
 800592c:	d119      	bne.n	8005962 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800592e:	039b      	lsls	r3, r3, #14
 8005930:	d5bb      	bpl.n	80058aa <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005932:	2103      	movs	r1, #3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	438b      	bics	r3, r1
 8005938:	4313      	orrs	r3, r2
 800593a:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 800593c:	f7ff f8fe 	bl	8004b3c <HAL_GetTick>
 8005940:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005942:	230c      	movs	r3, #12
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	401a      	ands	r2, r3
 8005948:	6863      	ldr	r3, [r4, #4]
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	429a      	cmp	r2, r3
 800594e:	d0b9      	beq.n	80058c4 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005950:	f7ff f8f4 	bl	8004b3c <HAL_GetTick>
 8005954:	9b01      	ldr	r3, [sp, #4]
 8005956:	1ac0      	subs	r0, r0, r3
 8005958:	4b11      	ldr	r3, [pc, #68]	@ (80059a0 <HAL_RCC_ClockConfig+0x100>)
 800595a:	4298      	cmp	r0, r3
 800595c:	d9f1      	bls.n	8005942 <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 800595e:	2003      	movs	r0, #3
 8005960:	e7a4      	b.n	80058ac <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005962:	2a02      	cmp	r2, #2
 8005964:	d102      	bne.n	800596c <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005966:	019b      	lsls	r3, r3, #6
 8005968:	d4e3      	bmi.n	8005932 <HAL_RCC_ClockConfig+0x92>
 800596a:	e79e      	b.n	80058aa <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800596c:	079b      	lsls	r3, r3, #30
 800596e:	d4e0      	bmi.n	8005932 <HAL_RCC_ClockConfig+0x92>
 8005970:	e79b      	b.n	80058aa <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005972:	682a      	ldr	r2, [r5, #0]
 8005974:	439a      	bics	r2, r3
 8005976:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005978:	682a      	ldr	r2, [r5, #0]
 800597a:	421a      	tst	r2, r3
 800597c:	d0a7      	beq.n	80058ce <HAL_RCC_ClockConfig+0x2e>
 800597e:	e794      	b.n	80058aa <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005980:	686b      	ldr	r3, [r5, #4]
 8005982:	4a08      	ldr	r2, [pc, #32]	@ (80059a4 <HAL_RCC_ClockConfig+0x104>)
 8005984:	4013      	ands	r3, r2
 8005986:	68e2      	ldr	r2, [r4, #12]
 8005988:	4313      	orrs	r3, r2
 800598a:	606b      	str	r3, [r5, #4]
 800598c:	e7a3      	b.n	80058d6 <HAL_RCC_ClockConfig+0x36>
 800598e:	46c0      	nop			@ (mov r8, r8)
 8005990:	40022000 	.word	0x40022000
 8005994:	40021000 	.word	0x40021000
 8005998:	0800c2c0 	.word	0x0800c2c0
 800599c:	20000018 	.word	0x20000018
 80059a0:	00001388 	.word	0x00001388
 80059a4:	fffff8ff 	.word	0xfffff8ff

080059a8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80059a8:	4b04      	ldr	r3, [pc, #16]	@ (80059bc <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80059aa:	4a05      	ldr	r2, [pc, #20]	@ (80059c0 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	4905      	ldr	r1, [pc, #20]	@ (80059c4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80059b0:	055b      	lsls	r3, r3, #21
 80059b2:	0f5b      	lsrs	r3, r3, #29
 80059b4:	5ccb      	ldrb	r3, [r1, r3]
 80059b6:	6810      	ldr	r0, [r2, #0]
 80059b8:	40d8      	lsrs	r0, r3
}    
 80059ba:	4770      	bx	lr
 80059bc:	40021000 	.word	0x40021000
 80059c0:	20000018 	.word	0x20000018
 80059c4:	0800c2b8 	.word	0x0800c2b8

080059c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059c8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059ca:	6803      	ldr	r3, [r0, #0]
{
 80059cc:	0005      	movs	r5, r0
 80059ce:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059d0:	03db      	lsls	r3, r3, #15
 80059d2:	d52b      	bpl.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059d4:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80059d6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059d8:	4c38      	ldr	r4, [pc, #224]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 80059da:	0552      	lsls	r2, r2, #21
 80059dc:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80059de:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059e0:	4213      	tst	r3, r2
 80059e2:	d108      	bne.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80059e4:	69e3      	ldr	r3, [r4, #28]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	61e3      	str	r3, [r4, #28]
 80059ea:	69e3      	ldr	r3, [r4, #28]
 80059ec:	4013      	ands	r3, r2
 80059ee:	9303      	str	r3, [sp, #12]
 80059f0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80059f2:	2301      	movs	r3, #1
 80059f4:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059f6:	2780      	movs	r7, #128	@ 0x80
 80059f8:	4e31      	ldr	r6, [pc, #196]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80059fa:	007f      	lsls	r7, r7, #1
 80059fc:	6833      	ldr	r3, [r6, #0]
 80059fe:	423b      	tst	r3, r7
 8005a00:	d022      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x80>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a02:	6a21      	ldr	r1, [r4, #32]
 8005a04:	22c0      	movs	r2, #192	@ 0xc0
 8005a06:	0008      	movs	r0, r1
 8005a08:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a0a:	686b      	ldr	r3, [r5, #4]
 8005a0c:	4e2d      	ldr	r6, [pc, #180]	@ (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a0e:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a10:	4211      	tst	r1, r2
 8005a12:	d12b      	bne.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a14:	6a23      	ldr	r3, [r4, #32]
 8005a16:	686a      	ldr	r2, [r5, #4]
 8005a18:	4033      	ands	r3, r6
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005a1e:	9b00      	ldr	r3, [sp, #0]
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d103      	bne.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a24:	69e3      	ldr	r3, [r4, #28]
 8005a26:	4a28      	ldr	r2, [pc, #160]	@ (8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8005a28:	4013      	ands	r3, r2
 8005a2a:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a2c:	682a      	ldr	r2, [r5, #0]
 8005a2e:	07d3      	lsls	r3, r2, #31
 8005a30:	d506      	bpl.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a32:	2003      	movs	r0, #3
 8005a34:	4921      	ldr	r1, [pc, #132]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8005a36:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8005a38:	4383      	bics	r3, r0
 8005a3a:	68a8      	ldr	r0, [r5, #8]
 8005a3c:	4303      	orrs	r3, r0
 8005a3e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a40:	0692      	lsls	r2, r2, #26
 8005a42:	d433      	bmi.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0xe4>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005a44:	2000      	movs	r0, #0
 8005a46:	e00f      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a48:	6833      	ldr	r3, [r6, #0]
 8005a4a:	433b      	orrs	r3, r7
 8005a4c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005a4e:	f7ff f875 	bl	8004b3c <HAL_GetTick>
 8005a52:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a54:	6833      	ldr	r3, [r6, #0]
 8005a56:	423b      	tst	r3, r7
 8005a58:	d1d3      	bne.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a5a:	f7ff f86f 	bl	8004b3c <HAL_GetTick>
 8005a5e:	9b01      	ldr	r3, [sp, #4]
 8005a60:	1ac0      	subs	r0, r0, r3
 8005a62:	2864      	cmp	r0, #100	@ 0x64
 8005a64:	d9f6      	bls.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8005a66:	2003      	movs	r0, #3
}
 8005a68:	b005      	add	sp, #20
 8005a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	4283      	cmp	r3, r0
 8005a70:	d0d0      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a72:	2280      	movs	r2, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a74:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a76:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a78:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a7a:	0252      	lsls	r2, r2, #9
 8005a7c:	4302      	orrs	r2, r0
 8005a7e:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a80:	6a22      	ldr	r2, [r4, #32]
 8005a82:	4812      	ldr	r0, [pc, #72]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0x104>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a84:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a86:	4002      	ands	r2, r0
 8005a88:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 8005a8a:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005a8c:	07db      	lsls	r3, r3, #31
 8005a8e:	d5c1      	bpl.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 8005a90:	f7ff f854 	bl	8004b3c <HAL_GetTick>
 8005a94:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a96:	2202      	movs	r2, #2
 8005a98:	6a23      	ldr	r3, [r4, #32]
 8005a9a:	4213      	tst	r3, r2
 8005a9c:	d1ba      	bne.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a9e:	f7ff f84d 	bl	8004b3c <HAL_GetTick>
 8005aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8005aa4:	1bc0      	subs	r0, r0, r7
 8005aa6:	4298      	cmp	r0, r3
 8005aa8:	d9f5      	bls.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8005aaa:	e7dc      	b.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005aac:	2110      	movs	r1, #16
 8005aae:	4a03      	ldr	r2, [pc, #12]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8005ab0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005ab2:	438b      	bics	r3, r1
 8005ab4:	68e9      	ldr	r1, [r5, #12]
 8005ab6:	430b      	orrs	r3, r1
 8005ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8005aba:	e7c3      	b.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005abc:	40021000 	.word	0x40021000
 8005ac0:	40007000 	.word	0x40007000
 8005ac4:	fffffcff 	.word	0xfffffcff
 8005ac8:	efffffff 	.word	0xefffffff
 8005acc:	fffeffff 	.word	0xfffeffff
 8005ad0:	00001388 	.word	0x00001388

08005ad4 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8005ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ad6:	000e      	movs	r6, r1
 8005ad8:	b085      	sub	sp, #20
 8005ada:	0015      	movs	r5, r2
 8005adc:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ade:	f7ff f82d 	bl	8004b3c <HAL_GetTick>
 8005ae2:	19ad      	adds	r5, r5, r6
 8005ae4:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8005ae6:	f7ff f829 	bl	8004b3c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005aea:	2780      	movs	r7, #128	@ 0x80
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aec:	4b25      	ldr	r3, [pc, #148]	@ (8005b84 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 8005aee:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	015b      	lsls	r3, r3, #5
 8005af4:	0d1b      	lsrs	r3, r3, #20
 8005af6:	436b      	muls	r3, r5
 8005af8:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005afa:	6822      	ldr	r2, [r4, #0]
 8005afc:	6893      	ldr	r3, [r2, #8]
 8005afe:	0018      	movs	r0, r3
 8005b00:	4038      	ands	r0, r7
 8005b02:	423b      	tst	r3, r7
 8005b04:	d032      	beq.n	8005b6c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b06:	1c73      	adds	r3, r6, #1
 8005b08:	d0f8      	beq.n	8005afc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b0a:	f7ff f817 	bl	8004b3c <HAL_GetTick>
 8005b0e:	9b01      	ldr	r3, [sp, #4]
 8005b10:	1ac0      	subs	r0, r0, r3
 8005b12:	42a8      	cmp	r0, r5
 8005b14:	d32c      	bcc.n	8005b70 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b16:	21e0      	movs	r1, #224	@ 0xe0
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	685a      	ldr	r2, [r3, #4]
 8005b1c:	438a      	bics	r2, r1
 8005b1e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b20:	2282      	movs	r2, #130	@ 0x82
 8005b22:	6861      	ldr	r1, [r4, #4]
 8005b24:	0052      	lsls	r2, r2, #1
 8005b26:	4291      	cmp	r1, r2
 8005b28:	d10c      	bne.n	8005b44 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x70>
 8005b2a:	2180      	movs	r1, #128	@ 0x80
 8005b2c:	68a2      	ldr	r2, [r4, #8]
 8005b2e:	0209      	lsls	r1, r1, #8
 8005b30:	428a      	cmp	r2, r1
 8005b32:	d003      	beq.n	8005b3c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b34:	2180      	movs	r1, #128	@ 0x80
 8005b36:	00c9      	lsls	r1, r1, #3
 8005b38:	428a      	cmp	r2, r1
 8005b3a:	d103      	bne.n	8005b44 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x70>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b3c:	2140      	movs	r1, #64	@ 0x40
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	438a      	bics	r2, r1
 8005b42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b44:	2180      	movs	r1, #128	@ 0x80
 8005b46:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8005b48:	0189      	lsls	r1, r1, #6
 8005b4a:	428a      	cmp	r2, r1
 8005b4c:	d106      	bne.n	8005b5c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
        {
          SPI_RESET_CRC(hspi);
 8005b4e:	6819      	ldr	r1, [r3, #0]
 8005b50:	480d      	ldr	r0, [pc, #52]	@ (8005b88 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 8005b52:	4001      	ands	r1, r0
 8005b54:	6019      	str	r1, [r3, #0]
 8005b56:	6819      	ldr	r1, [r3, #0]
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b5c:	0023      	movs	r3, r4
 8005b5e:	2201      	movs	r2, #1
 8005b60:	335d      	adds	r3, #93	@ 0x5d
 8005b62:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b64:	2300      	movs	r3, #0

        return HAL_TIMEOUT;
 8005b66:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8005b68:	345c      	adds	r4, #92	@ 0x5c
 8005b6a:	7023      	strb	r3, [r4, #0]
      count--;
    }
  }

  return HAL_OK;
}
 8005b6c:	b005      	add	sp, #20
 8005b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8005b70:	9b03      	ldr	r3, [sp, #12]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d000      	beq.n	8005b78 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
 8005b76:	002b      	movs	r3, r5
      count--;
 8005b78:	9a03      	ldr	r2, [sp, #12]
 8005b7a:	001d      	movs	r5, r3
 8005b7c:	3a01      	subs	r2, #1
 8005b7e:	9203      	str	r2, [sp, #12]
 8005b80:	e7bb      	b.n	8005afa <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
 8005b82:	46c0      	nop			@ (mov r8, r8)
 8005b84:	20000018 	.word	0x20000018
 8005b88:	ffffdfff 	.word	0xffffdfff

08005b8c <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b8e:	0017      	movs	r7, r2
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005b90:	2200      	movs	r2, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005b92:	b085      	sub	sp, #20
 8005b94:	001d      	movs	r5, r3
  __IO uint8_t  tmpreg8 = 0;
 8005b96:	ab02      	add	r3, sp, #8
 8005b98:	70da      	strb	r2, [r3, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005b9a:	0004      	movs	r4, r0
 8005b9c:	000e      	movs	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005b9e:	f7fe ffcd 	bl	8004b3c <HAL_GetTick>
 8005ba2:	19ed      	adds	r5, r5, r7
 8005ba4:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8005ba6:	f7fe ffc9 	bl	8004b3c <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005baa:	2223      	movs	r2, #35	@ 0x23
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005bac:	6823      	ldr	r3, [r4, #0]
  tmp_tickstart = HAL_GetTick();
 8005bae:	9000      	str	r0, [sp, #0]
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005bb0:	9301      	str	r3, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8005c5c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd0>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4353      	muls	r3, r2
 8005bb8:	0d1b      	lsrs	r3, r3, #20
 8005bba:	436b      	muls	r3, r5
 8005bbc:	9303      	str	r3, [sp, #12]
  while ((hspi->Instance->SR & Fifo) != State)
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005bbe:	ab02      	add	r3, sp, #8
  while ((hspi->Instance->SR & Fifo) != State)
 8005bc0:	6821      	ldr	r1, [r4, #0]
      tmpreg8 = *ptmpreg8;
 8005bc2:	1cda      	adds	r2, r3, #3
  while ((hspi->Instance->SR & Fifo) != State)
 8005bc4:	688b      	ldr	r3, [r1, #8]
 8005bc6:	0018      	movs	r0, r3
 8005bc8:	4030      	ands	r0, r6
 8005bca:	4233      	tst	r3, r6
 8005bcc:	d03b      	beq.n	8005c46 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xba>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005bce:	23c0      	movs	r3, #192	@ 0xc0
 8005bd0:	00db      	lsls	r3, r3, #3
 8005bd2:	429e      	cmp	r6, r3
 8005bd4:	d104      	bne.n	8005be0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
      tmpreg8 = *ptmpreg8;
 8005bd6:	9b01      	ldr	r3, [sp, #4]
 8005bd8:	7b1b      	ldrb	r3, [r3, #12]
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	7013      	strb	r3, [r2, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005bde:	7813      	ldrb	r3, [r2, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005be0:	1c7b      	adds	r3, r7, #1
 8005be2:	d0ef      	beq.n	8005bc4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005be4:	f7fe ffaa 	bl	8004b3c <HAL_GetTick>
 8005be8:	9b00      	ldr	r3, [sp, #0]
 8005bea:	1ac0      	subs	r0, r0, r3
 8005bec:	42a8      	cmp	r0, r5
 8005bee:	d32c      	bcc.n	8005c4a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bf0:	21e0      	movs	r1, #224	@ 0xe0
 8005bf2:	6823      	ldr	r3, [r4, #0]
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	438a      	bics	r2, r1
 8005bf8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bfa:	2282      	movs	r2, #130	@ 0x82
 8005bfc:	6861      	ldr	r1, [r4, #4]
 8005bfe:	0052      	lsls	r2, r2, #1
 8005c00:	4291      	cmp	r1, r2
 8005c02:	d10c      	bne.n	8005c1e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
 8005c04:	2180      	movs	r1, #128	@ 0x80
 8005c06:	68a2      	ldr	r2, [r4, #8]
 8005c08:	0209      	lsls	r1, r1, #8
 8005c0a:	428a      	cmp	r2, r1
 8005c0c:	d003      	beq.n	8005c16 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c0e:	2180      	movs	r1, #128	@ 0x80
 8005c10:	00c9      	lsls	r1, r1, #3
 8005c12:	428a      	cmp	r2, r1
 8005c14:	d103      	bne.n	8005c1e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c16:	2140      	movs	r1, #64	@ 0x40
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	438a      	bics	r2, r1
 8005c1c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c1e:	2180      	movs	r1, #128	@ 0x80
 8005c20:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8005c22:	0189      	lsls	r1, r1, #6
 8005c24:	428a      	cmp	r2, r1
 8005c26:	d106      	bne.n	8005c36 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xaa>
        {
          SPI_RESET_CRC(hspi);
 8005c28:	6819      	ldr	r1, [r3, #0]
 8005c2a:	480d      	ldr	r0, [pc, #52]	@ (8005c60 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd4>)
 8005c2c:	4001      	ands	r1, r0
 8005c2e:	6019      	str	r1, [r3, #0]
 8005c30:	6819      	ldr	r1, [r3, #0]
 8005c32:	430a      	orrs	r2, r1
 8005c34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c36:	0023      	movs	r3, r4
 8005c38:	2201      	movs	r2, #1
 8005c3a:	335d      	adds	r3, #93	@ 0x5d
 8005c3c:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c3e:	2300      	movs	r3, #0

        return HAL_TIMEOUT;
 8005c40:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8005c42:	345c      	adds	r4, #92	@ 0x5c
 8005c44:	7023      	strb	r3, [r4, #0]
      count--;
    }
  }

  return HAL_OK;
}
 8005c46:	b005      	add	sp, #20
 8005c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8005c4a:	9b03      	ldr	r3, [sp, #12]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d000      	beq.n	8005c52 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc6>
 8005c50:	002b      	movs	r3, r5
      count--;
 8005c52:	9a03      	ldr	r2, [sp, #12]
 8005c54:	001d      	movs	r5, r3
 8005c56:	3a01      	subs	r2, #1
 8005c58:	9203      	str	r2, [sp, #12]
 8005c5a:	e7b0      	b.n	8005bbe <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 8005c5c:	20000018 	.word	0x20000018
 8005c60:	ffffdfff 	.word	0xffffdfff

08005c64 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c66:	2382      	movs	r3, #130	@ 0x82
{
 8005c68:	0017      	movs	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c6a:	6842      	ldr	r2, [r0, #4]
{
 8005c6c:	0004      	movs	r4, r0
 8005c6e:	000e      	movs	r6, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c70:	005b      	lsls	r3, r3, #1
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d10d      	bne.n	8005c92 <SPI_EndRxTransaction+0x2e>
 8005c76:	2280      	movs	r2, #128	@ 0x80
 8005c78:	6883      	ldr	r3, [r0, #8]
 8005c7a:	0212      	lsls	r2, r2, #8
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d003      	beq.n	8005c88 <SPI_EndRxTransaction+0x24>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c80:	2280      	movs	r2, #128	@ 0x80
 8005c82:	00d2      	lsls	r2, r2, #3
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d104      	bne.n	8005c92 <SPI_EndRxTransaction+0x2e>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005c88:	2140      	movs	r1, #64	@ 0x40
 8005c8a:	6822      	ldr	r2, [r4, #0]
 8005c8c:	6813      	ldr	r3, [r2, #0]
 8005c8e:	438b      	bics	r3, r1
 8005c90:	6013      	str	r3, [r2, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c92:	003a      	movs	r2, r7
 8005c94:	0031      	movs	r1, r6
 8005c96:	0020      	movs	r0, r4
 8005c98:	f7ff ff1c 	bl	8005ad4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8005c9c:	1e05      	subs	r5, r0, #0
 8005c9e:	d005      	beq.n	8005cac <SPI_EndRxTransaction+0x48>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ca0:	2320      	movs	r3, #32
 8005ca2:	6e22      	ldr	r2, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005ca4:	2503      	movs	r5, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005caa:	e016      	b.n	8005cda <SPI_EndRxTransaction+0x76>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cac:	2382      	movs	r3, #130	@ 0x82
 8005cae:	6862      	ldr	r2, [r4, #4]
 8005cb0:	005b      	lsls	r3, r3, #1
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d111      	bne.n	8005cda <SPI_EndRxTransaction+0x76>
 8005cb6:	2280      	movs	r2, #128	@ 0x80
 8005cb8:	68a3      	ldr	r3, [r4, #8]
 8005cba:	0212      	lsls	r2, r2, #8
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d003      	beq.n	8005cc8 <SPI_EndRxTransaction+0x64>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cc0:	2280      	movs	r2, #128	@ 0x80
 8005cc2:	00d2      	lsls	r2, r2, #3
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d108      	bne.n	8005cda <SPI_EndRxTransaction+0x76>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005cc8:	21c0      	movs	r1, #192	@ 0xc0
 8005cca:	003b      	movs	r3, r7
 8005ccc:	0032      	movs	r2, r6
 8005cce:	0020      	movs	r0, r4
 8005cd0:	00c9      	lsls	r1, r1, #3
 8005cd2:	f7ff ff5b 	bl	8005b8c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	d1e2      	bne.n	8005ca0 <SPI_EndRxTransaction+0x3c>
    }
  }
  return HAL_OK;
}
 8005cda:	0028      	movs	r0, r5
 8005cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005cde <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005cde:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ce0:	0013      	movs	r3, r2
{
 8005ce2:	000d      	movs	r5, r1
 8005ce4:	0016      	movs	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ce6:	000a      	movs	r2, r1
 8005ce8:	21c0      	movs	r1, #192	@ 0xc0
 8005cea:	0149      	lsls	r1, r1, #5
{
 8005cec:	0004      	movs	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005cee:	f7ff ff4d 	bl	8005b8c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	d005      	beq.n	8005d02 <SPI_EndRxTxTransaction+0x24>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cf6:	2320      	movs	r3, #32
    return HAL_TIMEOUT;
 8005cf8:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cfa:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	6623      	str	r3, [r4, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8005d00:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d02:	0032      	movs	r2, r6
 8005d04:	0029      	movs	r1, r5
 8005d06:	0020      	movs	r0, r4
 8005d08:	f7ff fee4 	bl	8005ad4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8005d0c:	2800      	cmp	r0, #0
 8005d0e:	d1f2      	bne.n	8005cf6 <SPI_EndRxTxTransaction+0x18>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d10:	21c0      	movs	r1, #192	@ 0xc0
 8005d12:	0033      	movs	r3, r6
 8005d14:	002a      	movs	r2, r5
 8005d16:	0020      	movs	r0, r4
 8005d18:	00c9      	lsls	r1, r1, #3
 8005d1a:	f7ff ff37 	bl	8005b8c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	d0ee      	beq.n	8005d00 <SPI_EndRxTxTransaction+0x22>
 8005d22:	e7e8      	b.n	8005cf6 <SPI_EndRxTxTransaction+0x18>

08005d24 <HAL_SPI_Init>:
{
 8005d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d26:	0004      	movs	r4, r0
    return HAL_ERROR;
 8005d28:	2001      	movs	r0, #1
  if (hspi == NULL)
 8005d2a:	2c00      	cmp	r4, #0
 8005d2c:	d067      	beq.n	8005dfe <HAL_SPI_Init+0xda>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005d2e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d165      	bne.n	8005e00 <HAL_SPI_Init+0xdc>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d34:	2282      	movs	r2, #130	@ 0x82
 8005d36:	6861      	ldr	r1, [r4, #4]
 8005d38:	0052      	lsls	r2, r2, #1
 8005d3a:	4291      	cmp	r1, r2
 8005d3c:	d000      	beq.n	8005d40 <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d3e:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d40:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d42:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d44:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d46:	355d      	adds	r5, #93	@ 0x5d
 8005d48:	782b      	ldrb	r3, [r5, #0]
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d105      	bne.n	8005d5c <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 8005d50:	0023      	movs	r3, r4
 8005d52:	335c      	adds	r3, #92	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8005d54:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8005d56:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 8005d58:	f7fe fd40 	bl	80047dc <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8005d5c:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8005d5e:	2240      	movs	r2, #64	@ 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8005d60:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8005d62:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d64:	68e6      	ldr	r6, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8005d66:	680b      	ldr	r3, [r1, #0]
 8005d68:	4393      	bics	r3, r2
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d6a:	22e0      	movs	r2, #224	@ 0xe0
  __HAL_SPI_DISABLE(hspi);
 8005d6c:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d6e:	00d2      	lsls	r2, r2, #3
 8005d70:	2300      	movs	r3, #0
 8005d72:	4296      	cmp	r6, r2
 8005d74:	d948      	bls.n	8005e08 <HAL_SPI_Init+0xe4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d76:	22f0      	movs	r2, #240	@ 0xf0
 8005d78:	0018      	movs	r0, r3
 8005d7a:	0112      	lsls	r2, r2, #4
 8005d7c:	4296      	cmp	r6, r2
 8005d7e:	d000      	beq.n	8005d82 <HAL_SPI_Init+0x5e>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d80:	62a3      	str	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d82:	2282      	movs	r2, #130	@ 0x82
 8005d84:	2784      	movs	r7, #132	@ 0x84
 8005d86:	6863      	ldr	r3, [r4, #4]
 8005d88:	0052      	lsls	r2, r2, #1
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	68a2      	ldr	r2, [r4, #8]
 8005d8e:	023f      	lsls	r7, r7, #8
 8005d90:	403a      	ands	r2, r7
 8005d92:	2702      	movs	r7, #2
 8005d94:	4313      	orrs	r3, r2
 8005d96:	6922      	ldr	r2, [r4, #16]
 8005d98:	69a5      	ldr	r5, [r4, #24]
 8005d9a:	403a      	ands	r2, r7
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	2201      	movs	r2, #1
 8005da0:	6967      	ldr	r7, [r4, #20]
 8005da2:	4017      	ands	r7, r2
 8005da4:	433b      	orrs	r3, r7
 8005da6:	2780      	movs	r7, #128	@ 0x80
 8005da8:	00bf      	lsls	r7, r7, #2
 8005daa:	402f      	ands	r7, r5
 8005dac:	433b      	orrs	r3, r7
 8005dae:	69e7      	ldr	r7, [r4, #28]
 8005db0:	3237      	adds	r2, #55	@ 0x37
 8005db2:	4017      	ands	r7, r2
 8005db4:	433b      	orrs	r3, r7
 8005db6:	6a27      	ldr	r7, [r4, #32]
 8005db8:	3248      	adds	r2, #72	@ 0x48
 8005dba:	4017      	ands	r7, r2
 8005dbc:	2280      	movs	r2, #128	@ 0x80
 8005dbe:	433b      	orrs	r3, r7
 8005dc0:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
 8005dc2:	0192      	lsls	r2, r2, #6
 8005dc4:	4017      	ands	r7, r2
 8005dc6:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005dc8:	2710      	movs	r7, #16
 8005dca:	2208      	movs	r2, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005dcc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005dce:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005dd0:	0c2d      	lsrs	r5, r5, #16
 8005dd2:	403b      	ands	r3, r7
 8005dd4:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 8005dd6:	4017      	ands	r7, r2
 8005dd8:	433b      	orrs	r3, r7
 8005dda:	27f0      	movs	r7, #240	@ 0xf0
 8005ddc:	013f      	lsls	r7, r7, #4
 8005dde:	403e      	ands	r6, r7
 8005de0:	4333      	orrs	r3, r6
 8005de2:	2604      	movs	r6, #4
 8005de4:	4035      	ands	r5, r6
 8005de6:	432b      	orrs	r3, r5
 8005de8:	4303      	orrs	r3, r0
 8005dea:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005dec:	69cb      	ldr	r3, [r1, #28]
 8005dee:	4808      	ldr	r0, [pc, #32]	@ (8005e10 <HAL_SPI_Init+0xec>)
 8005df0:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005df2:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005df4:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8005df6:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005df8:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005dfa:	345d      	adds	r4, #93	@ 0x5d
 8005dfc:	7023      	strb	r3, [r4, #0]
}
 8005dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e00:	2300      	movs	r3, #0
 8005e02:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e04:	6163      	str	r3, [r4, #20]
 8005e06:	e79b      	b.n	8005d40 <HAL_SPI_Init+0x1c>
 8005e08:	2080      	movs	r0, #128	@ 0x80
 8005e0a:	0140      	lsls	r0, r0, #5
 8005e0c:	e7b6      	b.n	8005d7c <HAL_SPI_Init+0x58>
 8005e0e:	46c0      	nop			@ (mov r8, r8)
 8005e10:	fffff7ff 	.word	0xfffff7ff

08005e14 <HAL_SPI_TransmitReceive>:
{
 8005e14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e16:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 8005e18:	0003      	movs	r3, r0
 8005e1a:	335c      	adds	r3, #92	@ 0x5c
{
 8005e1c:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 8005e1e:	781a      	ldrb	r2, [r3, #0]
{
 8005e20:	0004      	movs	r4, r0
 8005e22:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8005e24:	2002      	movs	r0, #2
 8005e26:	2a01      	cmp	r2, #1
 8005e28:	d01b      	beq.n	8005e62 <HAL_SPI_TransmitReceive+0x4e>
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8005e2e:	f7fe fe85 	bl	8004b3c <HAL_GetTick>
  tmp_state           = hspi->State;
 8005e32:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8005e34:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 8005e36:	335d      	adds	r3, #93	@ 0x5d
 8005e38:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8005e3a:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8005e3c:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d009      	beq.n	8005e56 <HAL_SPI_TransmitReceive+0x42>
 8005e42:	2382      	movs	r3, #130	@ 0x82
    errorcode = HAL_BUSY;
 8005e44:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e46:	005b      	lsls	r3, r3, #1
 8005e48:	4299      	cmp	r1, r3
 8005e4a:	d107      	bne.n	8005e5c <HAL_SPI_TransmitReceive+0x48>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005e4c:	68a3      	ldr	r3, [r4, #8]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d104      	bne.n	8005e5c <HAL_SPI_TransmitReceive+0x48>
 8005e52:	2a04      	cmp	r2, #4
 8005e54:	d102      	bne.n	8005e5c <HAL_SPI_TransmitReceive+0x48>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e56:	2d00      	cmp	r5, #0
 8005e58:	d104      	bne.n	8005e64 <HAL_SPI_TransmitReceive+0x50>
    errorcode = HAL_ERROR;
 8005e5a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	345c      	adds	r4, #92	@ 0x5c
 8005e60:	7023      	strb	r3, [r4, #0]
}
 8005e62:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e64:	2f00      	cmp	r7, #0
 8005e66:	d0f8      	beq.n	8005e5a <HAL_SPI_TransmitReceive+0x46>
 8005e68:	2e00      	cmp	r6, #0
 8005e6a:	d0f6      	beq.n	8005e5a <HAL_SPI_TransmitReceive+0x46>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e6c:	0023      	movs	r3, r4
 8005e6e:	335d      	adds	r3, #93	@ 0x5d
 8005e70:	781a      	ldrb	r2, [r3, #0]
 8005e72:	2a04      	cmp	r2, #4
 8005e74:	d001      	beq.n	8005e7a <HAL_SPI_TransmitReceive+0x66>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e76:	2205      	movs	r2, #5
 8005e78:	701a      	strb	r2, [r3, #0]
  hspi->RxXferCount = Size;
 8005e7a:	0022      	movs	r2, r4
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e7c:	2300      	movs	r3, #0
  hspi->RxXferCount = Size;
 8005e7e:	3208      	adds	r2, #8
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e80:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e82:	6427      	str	r7, [r4, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005e84:	87d6      	strh	r6, [r2, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005e86:	1da2      	adds	r2, r4, #6
 8005e88:	87d6      	strh	r6, [r2, #62]	@ 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e8a:	22e0      	movs	r2, #224	@ 0xe0
 8005e8c:	68e0      	ldr	r0, [r4, #12]
  hspi->RxISR       = NULL;
 8005e8e:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005e90:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005e92:	63a5      	str	r5, [r4, #56]	@ 0x38
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e94:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferCount = Size;
 8005e96:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005e98:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e9a:	00d2      	lsls	r2, r2, #3
 8005e9c:	4290      	cmp	r0, r2
 8005e9e:	d935      	bls.n	8005f0c <HAL_SPI_TransmitReceive+0xf8>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ea0:	685a      	ldr	r2, [r3, #4]
 8005ea2:	4f60      	ldr	r7, [pc, #384]	@ (8006024 <HAL_SPI_TransmitReceive+0x210>)
 8005ea4:	403a      	ands	r2, r7
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ea6:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ea8:	2240      	movs	r2, #64	@ 0x40
 8005eaa:	681f      	ldr	r7, [r3, #0]
 8005eac:	4217      	tst	r7, r2
 8005eae:	d102      	bne.n	8005eb6 <HAL_SPI_TransmitReceive+0xa2>
    __HAL_SPI_ENABLE(hspi);
 8005eb0:	681f      	ldr	r7, [r3, #0]
 8005eb2:	433a      	orrs	r2, r7
 8005eb4:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005eb6:	22e0      	movs	r2, #224	@ 0xe0
 8005eb8:	00d2      	lsls	r2, r2, #3
 8005eba:	4290      	cmp	r0, r2
 8005ebc:	d961      	bls.n	8005f82 <HAL_SPI_TransmitReceive+0x16e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ebe:	2900      	cmp	r1, #0
 8005ec0:	d001      	beq.n	8005ec6 <HAL_SPI_TransmitReceive+0xb2>
 8005ec2:	2e01      	cmp	r6, #1
 8005ec4:	d107      	bne.n	8005ed6 <HAL_SPI_TransmitReceive+0xc2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ec6:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ec8:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005eca:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8005ecc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ece:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8005ed0:	3b01      	subs	r3, #1
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005ed6:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ed8:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005eda:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005edc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d119      	bne.n	8005f16 <HAL_SPI_TransmitReceive+0x102>
 8005ee2:	0023      	movs	r3, r4
 8005ee4:	3308      	adds	r3, #8
 8005ee6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d114      	bne.n	8005f16 <HAL_SPI_TransmitReceive+0x102>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005eec:	0020      	movs	r0, r4
 8005eee:	9a01      	ldr	r2, [sp, #4]
 8005ef0:	9908      	ldr	r1, [sp, #32]
 8005ef2:	f7ff fef4 	bl	8005cde <SPI_EndRxTxTransaction>
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	d000      	beq.n	8005efc <HAL_SPI_TransmitReceive+0xe8>
 8005efa:	e08e      	b.n	800601a <HAL_SPI_TransmitReceive+0x206>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005efc:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1ab      	bne.n	8005e5a <HAL_SPI_TransmitReceive+0x46>
    hspi->State = HAL_SPI_STATE_READY;
 8005f02:	0023      	movs	r3, r4
 8005f04:	2201      	movs	r2, #1
 8005f06:	335d      	adds	r3, #93	@ 0x5d
 8005f08:	701a      	strb	r2, [r3, #0]
 8005f0a:	e7a7      	b.n	8005e5c <HAL_SPI_TransmitReceive+0x48>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f0c:	2280      	movs	r2, #128	@ 0x80
 8005f0e:	685f      	ldr	r7, [r3, #4]
 8005f10:	0152      	lsls	r2, r2, #5
 8005f12:	433a      	orrs	r2, r7
 8005f14:	e7c7      	b.n	8005ea6 <HAL_SPI_TransmitReceive+0x92>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f16:	6820      	ldr	r0, [r4, #0]
 8005f18:	6883      	ldr	r3, [r0, #8]
 8005f1a:	423b      	tst	r3, r7
 8005f1c:	d00e      	beq.n	8005f3c <HAL_SPI_TransmitReceive+0x128>
 8005f1e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00b      	beq.n	8005f3c <HAL_SPI_TransmitReceive+0x128>
 8005f24:	2d01      	cmp	r5, #1
 8005f26:	d108      	bne.n	8005f3a <HAL_SPI_TransmitReceive+0x126>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f28:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005f2a:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f2c:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f2e:	60c2      	str	r2, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f30:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f32:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005f34:	3b01      	subs	r3, #1
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	87e3      	strh	r3, [r4, #62]	@ 0x3e
{
 8005f3a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f3c:	6883      	ldr	r3, [r0, #8]
 8005f3e:	0019      	movs	r1, r3
 8005f40:	4031      	ands	r1, r6
 8005f42:	4233      	tst	r3, r6
 8005f44:	d00e      	beq.n	8005f64 <HAL_SPI_TransmitReceive+0x150>
 8005f46:	0022      	movs	r2, r4
 8005f48:	3208      	adds	r2, #8
 8005f4a:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d009      	beq.n	8005f64 <HAL_SPI_TransmitReceive+0x150>
        txallowed = 1U;
 8005f50:	000d      	movs	r5, r1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f52:	68c0      	ldr	r0, [r0, #12]
 8005f54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f56:	8018      	strh	r0, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f58:	3302      	adds	r3, #2
 8005f5a:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8005f5c:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005f64:	f7fe fdea 	bl	8004b3c <HAL_GetTick>
 8005f68:	9b01      	ldr	r3, [sp, #4]
 8005f6a:	1ac0      	subs	r0, r0, r3
 8005f6c:	9b08      	ldr	r3, [sp, #32]
 8005f6e:	4298      	cmp	r0, r3
 8005f70:	d3b4      	bcc.n	8005edc <HAL_SPI_TransmitReceive+0xc8>
 8005f72:	3301      	adds	r3, #1
 8005f74:	d0b2      	beq.n	8005edc <HAL_SPI_TransmitReceive+0xc8>
        hspi->State = HAL_SPI_STATE_READY;
 8005f76:	0023      	movs	r3, r4
 8005f78:	2201      	movs	r2, #1
 8005f7a:	335d      	adds	r3, #93	@ 0x5d
        errorcode = HAL_TIMEOUT;
 8005f7c:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 8005f7e:	701a      	strb	r2, [r3, #0]
        goto error;
 8005f80:	e76c      	b.n	8005e5c <HAL_SPI_TransmitReceive+0x48>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f82:	2900      	cmp	r1, #0
 8005f84:	d001      	beq.n	8005f8a <HAL_SPI_TransmitReceive+0x176>
 8005f86:	2e01      	cmp	r6, #1
 8005f88:	d108      	bne.n	8005f9c <HAL_SPI_TransmitReceive+0x188>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f8a:	782a      	ldrb	r2, [r5, #0]
 8005f8c:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f8e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005f90:	3301      	adds	r3, #1
 8005f92:	63a3      	str	r3, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8005f94:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005f96:	3b01      	subs	r3, #1
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005f9c:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f9e:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fa0:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fa2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d104      	bne.n	8005fb2 <HAL_SPI_TransmitReceive+0x19e>
 8005fa8:	0023      	movs	r3, r4
 8005faa:	3308      	adds	r3, #8
 8005fac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d09c      	beq.n	8005eec <HAL_SPI_TransmitReceive+0xd8>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005fb2:	6823      	ldr	r3, [r4, #0]
 8005fb4:	689a      	ldr	r2, [r3, #8]
 8005fb6:	423a      	tst	r2, r7
 8005fb8:	d00f      	beq.n	8005fda <HAL_SPI_TransmitReceive+0x1c6>
 8005fba:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005fbc:	2a00      	cmp	r2, #0
 8005fbe:	d00c      	beq.n	8005fda <HAL_SPI_TransmitReceive+0x1c6>
 8005fc0:	2d01      	cmp	r5, #1
 8005fc2:	d109      	bne.n	8005fd8 <HAL_SPI_TransmitReceive+0x1c4>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005fc4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005fc6:	7812      	ldrb	r2, [r2, #0]
 8005fc8:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8005fca:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005fcc:	3301      	adds	r3, #1
 8005fce:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005fd0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005fd8:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fda:	6823      	ldr	r3, [r4, #0]
 8005fdc:	689a      	ldr	r2, [r3, #8]
 8005fde:	0011      	movs	r1, r2
 8005fe0:	4031      	ands	r1, r6
 8005fe2:	4232      	tst	r2, r6
 8005fe4:	d00f      	beq.n	8006006 <HAL_SPI_TransmitReceive+0x1f2>
 8005fe6:	0022      	movs	r2, r4
 8005fe8:	3208      	adds	r2, #8
 8005fea:	8fd0      	ldrh	r0, [r2, #62]	@ 0x3e
 8005fec:	2800      	cmp	r0, #0
 8005fee:	d00a      	beq.n	8006006 <HAL_SPI_TransmitReceive+0x1f2>
        txallowed = 1U;
 8005ff0:	000d      	movs	r5, r1
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005ff2:	7b1b      	ldrb	r3, [r3, #12]
 8005ff4:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8005ff6:	7003      	strb	r3, [r0, #0]
        hspi->pRxBuffPtr++;
 8005ff8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8005ffe:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 8006000:	3b01      	subs	r3, #1
 8006002:	b29b      	uxth	r3, r3
 8006004:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006006:	f7fe fd99 	bl	8004b3c <HAL_GetTick>
 800600a:	9b01      	ldr	r3, [sp, #4]
 800600c:	1ac0      	subs	r0, r0, r3
 800600e:	9b08      	ldr	r3, [sp, #32]
 8006010:	4298      	cmp	r0, r3
 8006012:	d3c6      	bcc.n	8005fa2 <HAL_SPI_TransmitReceive+0x18e>
 8006014:	3301      	adds	r3, #1
 8006016:	d0c4      	beq.n	8005fa2 <HAL_SPI_TransmitReceive+0x18e>
 8006018:	e7ad      	b.n	8005f76 <HAL_SPI_TransmitReceive+0x162>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800601a:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 800601c:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800601e:	6623      	str	r3, [r4, #96]	@ 0x60
 8006020:	e76c      	b.n	8005efc <HAL_SPI_TransmitReceive+0xe8>
 8006022:	46c0      	nop			@ (mov r8, r8)
 8006024:	ffffefff 	.word	0xffffefff

08006028 <HAL_SPI_Receive>:
{
 8006028:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 800602a:	0006      	movs	r6, r0
{
 800602c:	b087      	sub	sp, #28
 800602e:	9104      	str	r1, [sp, #16]
 8006030:	9303      	str	r3, [sp, #12]
  if (hspi->State != HAL_SPI_STATE_READY)
 8006032:	365d      	adds	r6, #93	@ 0x5d
 8006034:	7833      	ldrb	r3, [r6, #0]
{
 8006036:	0004      	movs	r4, r0
 8006038:	0017      	movs	r7, r2
  if (hspi->State != HAL_SPI_STATE_READY)
 800603a:	b2dd      	uxtb	r5, r3
 800603c:	2b01      	cmp	r3, #1
 800603e:	d000      	beq.n	8006042 <HAL_SPI_Receive+0x1a>
 8006040:	e0aa      	b.n	8006198 <HAL_SPI_Receive+0x170>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006042:	3304      	adds	r3, #4
 8006044:	6842      	ldr	r2, [r0, #4]
 8006046:	33ff      	adds	r3, #255	@ 0xff
 8006048:	429a      	cmp	r2, r3
 800604a:	d10e      	bne.n	800606a <HAL_SPI_Receive+0x42>
 800604c:	6883      	ldr	r3, [r0, #8]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10b      	bne.n	800606a <HAL_SPI_Receive+0x42>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006052:	3304      	adds	r3, #4
 8006054:	7033      	strb	r3, [r6, #0]
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006056:	9b03      	ldr	r3, [sp, #12]
 8006058:	000a      	movs	r2, r1
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	003b      	movs	r3, r7
 800605e:	f7ff fed9 	bl	8005e14 <HAL_SPI_TransmitReceive>
 8006062:	0005      	movs	r5, r0
}
 8006064:	0028      	movs	r0, r5
 8006066:	b007      	add	sp, #28
 8006068:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 800606a:	0023      	movs	r3, r4
 800606c:	335c      	adds	r3, #92	@ 0x5c
 800606e:	781a      	ldrb	r2, [r3, #0]
 8006070:	2a01      	cmp	r2, #1
 8006072:	d100      	bne.n	8006076 <HAL_SPI_Receive+0x4e>
 8006074:	e092      	b.n	800619c <HAL_SPI_Receive+0x174>
 8006076:	2201      	movs	r2, #1
 8006078:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800607a:	f7fe fd5f 	bl	8004b3c <HAL_GetTick>
  if ((pData == NULL) || (Size == 0U))
 800607e:	9b04      	ldr	r3, [sp, #16]
  tickstart = HAL_GetTick();
 8006080:	9005      	str	r0, [sp, #20]
  if ((pData == NULL) || (Size == 0U))
 8006082:	2b00      	cmp	r3, #0
 8006084:	d077      	beq.n	8006176 <HAL_SPI_Receive+0x14e>
 8006086:	2f00      	cmp	r7, #0
 8006088:	d075      	beq.n	8006176 <HAL_SPI_Receive+0x14e>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800608a:	2304      	movs	r3, #4
 800608c:	7033      	strb	r3, [r6, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800608e:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006090:	9a04      	ldr	r2, [sp, #16]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006092:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006094:	6422      	str	r2, [r4, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006096:	1da2      	adds	r2, r4, #6
 8006098:	87d7      	strh	r7, [r2, #62]	@ 0x3e
  hspi->RxXferCount = Size;
 800609a:	3202      	adds	r2, #2
 800609c:	87d7      	strh	r7, [r2, #62]	@ 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800609e:	22e0      	movs	r2, #224	@ 0xe0
 80060a0:	68e1      	ldr	r1, [r4, #12]
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80060a2:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80060a4:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80060a6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80060a8:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80060aa:	6523      	str	r3, [r4, #80]	@ 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060ac:	00d2      	lsls	r2, r2, #3
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060ae:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060b0:	4291      	cmp	r1, r2
 80060b2:	d92f      	bls.n	8006114 <HAL_SPI_Receive+0xec>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	483a      	ldr	r0, [pc, #232]	@ (80061a0 <HAL_SPI_Receive+0x178>)
 80060b8:	4002      	ands	r2, r0
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060ba:	605a      	str	r2, [r3, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060bc:	2280      	movs	r2, #128	@ 0x80
 80060be:	68a0      	ldr	r0, [r4, #8]
 80060c0:	0212      	lsls	r2, r2, #8
 80060c2:	4290      	cmp	r0, r2
 80060c4:	d107      	bne.n	80060d6 <HAL_SPI_Receive+0xae>
    __HAL_SPI_DISABLE(hspi);
 80060c6:	2040      	movs	r0, #64	@ 0x40
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	4382      	bics	r2, r0
 80060cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	4834      	ldr	r0, [pc, #208]	@ (80061a4 <HAL_SPI_Receive+0x17c>)
 80060d2:	4002      	ands	r2, r0
 80060d4:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060d6:	2240      	movs	r2, #64	@ 0x40
 80060d8:	6818      	ldr	r0, [r3, #0]
 80060da:	4210      	tst	r0, r2
 80060dc:	d102      	bne.n	80060e4 <HAL_SPI_Receive+0xbc>
    __HAL_SPI_ENABLE(hspi);
 80060de:	6818      	ldr	r0, [r3, #0]
 80060e0:	4302      	orrs	r2, r0
 80060e2:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80060e4:	23e0      	movs	r3, #224	@ 0xe0
 80060e6:	0027      	movs	r7, r4
 80060e8:	00db      	lsls	r3, r3, #3
 80060ea:	3708      	adds	r7, #8
 80060ec:	4299      	cmp	r1, r3
 80060ee:	d925      	bls.n	800613c <HAL_SPI_Receive+0x114>
    while (hspi->RxXferCount > 0U)
 80060f0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d025      	beq.n	8006142 <HAL_SPI_Receive+0x11a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80060f6:	2101      	movs	r1, #1
 80060f8:	6823      	ldr	r3, [r4, #0]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	420a      	tst	r2, r1
 80060fe:	d03e      	beq.n	800617e <HAL_SPI_Receive+0x156>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006100:	68da      	ldr	r2, [r3, #12]
 8006102:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006104:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006106:	3302      	adds	r3, #2
 8006108:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 800610a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800610c:	3b01      	subs	r3, #1
 800610e:	b29b      	uxth	r3, r3
 8006110:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006112:	e7ed      	b.n	80060f0 <HAL_SPI_Receive+0xc8>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006114:	2280      	movs	r2, #128	@ 0x80
 8006116:	6858      	ldr	r0, [r3, #4]
 8006118:	0152      	lsls	r2, r2, #5
 800611a:	4302      	orrs	r2, r0
 800611c:	e7cd      	b.n	80060ba <HAL_SPI_Receive+0x92>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800611e:	2101      	movs	r1, #1
 8006120:	6823      	ldr	r3, [r4, #0]
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	420a      	tst	r2, r1
 8006126:	d01a      	beq.n	800615e <HAL_SPI_Receive+0x136>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006128:	7b1b      	ldrb	r3, [r3, #12]
 800612a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800612c:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800612e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006130:	185b      	adds	r3, r3, r1
 8006132:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8006134:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006136:	3b01      	subs	r3, #1
 8006138:	b29b      	uxth	r3, r3
 800613a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    while (hspi->RxXferCount > 0U)
 800613c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800613e:	2b00      	cmp	r3, #0
 8006140:	d1ed      	bne.n	800611e <HAL_SPI_Receive+0xf6>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006142:	0020      	movs	r0, r4
 8006144:	9a05      	ldr	r2, [sp, #20]
 8006146:	9903      	ldr	r1, [sp, #12]
 8006148:	f7ff fd8c 	bl	8005c64 <SPI_EndRxTransaction>
 800614c:	2800      	cmp	r0, #0
 800614e:	d120      	bne.n	8006192 <HAL_SPI_Receive+0x16a>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006150:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10f      	bne.n	8006176 <HAL_SPI_Receive+0x14e>
    hspi->State = HAL_SPI_STATE_READY;
 8006156:	2201      	movs	r2, #1
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006158:	001d      	movs	r5, r3
    hspi->State = HAL_SPI_STATE_READY;
 800615a:	7032      	strb	r2, [r6, #0]
 800615c:	e00b      	b.n	8006176 <HAL_SPI_Receive+0x14e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800615e:	f7fe fced 	bl	8004b3c <HAL_GetTick>
 8006162:	9b05      	ldr	r3, [sp, #20]
 8006164:	1ac0      	subs	r0, r0, r3
 8006166:	9b03      	ldr	r3, [sp, #12]
 8006168:	4298      	cmp	r0, r3
 800616a:	d3e7      	bcc.n	800613c <HAL_SPI_Receive+0x114>
 800616c:	3301      	adds	r3, #1
 800616e:	d0e5      	beq.n	800613c <HAL_SPI_Receive+0x114>
          hspi->State = HAL_SPI_STATE_READY;
 8006170:	2301      	movs	r3, #1
          errorcode = HAL_TIMEOUT;
 8006172:	2503      	movs	r5, #3
          hspi->State = HAL_SPI_STATE_READY;
 8006174:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(hspi);
 8006176:	2300      	movs	r3, #0
 8006178:	345c      	adds	r4, #92	@ 0x5c
 800617a:	7023      	strb	r3, [r4, #0]
  return errorcode;
 800617c:	e772      	b.n	8006064 <HAL_SPI_Receive+0x3c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800617e:	f7fe fcdd 	bl	8004b3c <HAL_GetTick>
 8006182:	9b05      	ldr	r3, [sp, #20]
 8006184:	1ac0      	subs	r0, r0, r3
 8006186:	9b03      	ldr	r3, [sp, #12]
 8006188:	4298      	cmp	r0, r3
 800618a:	d3b1      	bcc.n	80060f0 <HAL_SPI_Receive+0xc8>
 800618c:	3301      	adds	r3, #1
 800618e:	d0af      	beq.n	80060f0 <HAL_SPI_Receive+0xc8>
 8006190:	e7ee      	b.n	8006170 <HAL_SPI_Receive+0x148>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006192:	2320      	movs	r3, #32
 8006194:	6623      	str	r3, [r4, #96]	@ 0x60
 8006196:	e7db      	b.n	8006150 <HAL_SPI_Receive+0x128>
    errorcode = HAL_BUSY;
 8006198:	2502      	movs	r5, #2
 800619a:	e7ec      	b.n	8006176 <HAL_SPI_Receive+0x14e>
  __HAL_LOCK(hspi);
 800619c:	2502      	movs	r5, #2
 800619e:	e761      	b.n	8006064 <HAL_SPI_Receive+0x3c>
 80061a0:	ffffefff 	.word	0xffffefff
 80061a4:	ffffbfff 	.word	0xffffbfff

080061a8 <HAL_SPI_ErrorCallback>:
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
 80061a8:	4770      	bx	lr
	...

080061ac <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 80061ac:	6803      	ldr	r3, [r0, #0]
{
 80061ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061b0:	0004      	movs	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 80061b2:	6858      	ldr	r0, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 80061b4:	6899      	ldr	r1, [r3, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80061b6:	2501      	movs	r5, #1
 80061b8:	098a      	lsrs	r2, r1, #6
 80061ba:	0016      	movs	r6, r2
{
 80061bc:	b085      	sub	sp, #20
 80061be:	402e      	ands	r6, r5
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80061c0:	422a      	tst	r2, r5
 80061c2:	d108      	bne.n	80061d6 <HAL_SPI_IRQHandler+0x2a>
 80061c4:	4229      	tst	r1, r5
 80061c6:	d006      	beq.n	80061d6 <HAL_SPI_IRQHandler+0x2a>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80061c8:	0645      	lsls	r5, r0, #25
 80061ca:	d504      	bpl.n	80061d6 <HAL_SPI_IRQHandler+0x2a>
    hspi->RxISR(hspi);
 80061cc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
    hspi->TxISR(hspi);
 80061ce:	0020      	movs	r0, r4
 80061d0:	4798      	blx	r3
}
 80061d2:	b005      	add	sp, #20
 80061d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80061d6:	078d      	lsls	r5, r1, #30
 80061d8:	d503      	bpl.n	80061e2 <HAL_SPI_IRQHandler+0x36>
 80061da:	0605      	lsls	r5, r0, #24
 80061dc:	d501      	bpl.n	80061e2 <HAL_SPI_IRQHandler+0x36>
    hspi->TxISR(hspi);
 80061de:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80061e0:	e7f5      	b.n	80061ce <HAL_SPI_IRQHandler+0x22>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80061e2:	2780      	movs	r7, #128	@ 0x80
 80061e4:	094d      	lsrs	r5, r1, #5
 80061e6:	007f      	lsls	r7, r7, #1
 80061e8:	4039      	ands	r1, r7
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80061ea:	432a      	orrs	r2, r5
 80061ec:	3fff      	subs	r7, #255	@ 0xff
 80061ee:	403a      	ands	r2, r7
 80061f0:	430a      	orrs	r2, r1
 80061f2:	d0ee      	beq.n	80061d2 <HAL_SPI_IRQHandler+0x26>
 80061f4:	0682      	lsls	r2, r0, #26
 80061f6:	d5ec      	bpl.n	80061d2 <HAL_SPI_IRQHandler+0x26>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80061f8:	2e00      	cmp	r6, #0
 80061fa:	d00f      	beq.n	800621c <HAL_SPI_IRQHandler+0x70>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80061fc:	0022      	movs	r2, r4
 80061fe:	325d      	adds	r2, #93	@ 0x5d
 8006200:	7812      	ldrb	r2, [r2, #0]
 8006202:	2a03      	cmp	r2, #3
 8006204:	d050      	beq.n	80062a8 <HAL_SPI_IRQHandler+0xfc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006206:	2204      	movs	r2, #4
 8006208:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 800620a:	4332      	orrs	r2, r6
 800620c:	6622      	str	r2, [r4, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800620e:	2200      	movs	r2, #0
 8006210:	9200      	str	r2, [sp, #0]
 8006212:	68da      	ldr	r2, [r3, #12]
 8006214:	9200      	str	r2, [sp, #0]
 8006216:	689a      	ldr	r2, [r3, #8]
 8006218:	9200      	str	r2, [sp, #0]
 800621a:	9a00      	ldr	r2, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800621c:	2201      	movs	r2, #1
 800621e:	4215      	tst	r5, r2
 8006220:	d00b      	beq.n	800623a <HAL_SPI_IRQHandler+0x8e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006222:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8006224:	432a      	orrs	r2, r5
 8006226:	6622      	str	r2, [r4, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006228:	2200      	movs	r2, #0
 800622a:	2540      	movs	r5, #64	@ 0x40
 800622c:	9202      	str	r2, [sp, #8]
 800622e:	689a      	ldr	r2, [r3, #8]
 8006230:	9202      	str	r2, [sp, #8]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	43aa      	bics	r2, r5
 8006236:	601a      	str	r2, [r3, #0]
 8006238:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800623a:	2900      	cmp	r1, #0
 800623c:	d008      	beq.n	8006250 <HAL_SPI_IRQHandler+0xa4>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800623e:	2208      	movs	r2, #8
 8006240:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8006242:	430a      	orrs	r2, r1
 8006244:	6622      	str	r2, [r4, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006246:	2200      	movs	r2, #0
 8006248:	9203      	str	r2, [sp, #12]
 800624a:	689a      	ldr	r2, [r3, #8]
 800624c:	9203      	str	r2, [sp, #12]
 800624e:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006250:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8006252:	2a00      	cmp	r2, #0
 8006254:	d0bd      	beq.n	80061d2 <HAL_SPI_IRQHandler+0x26>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006256:	21e0      	movs	r1, #224	@ 0xe0
 8006258:	685a      	ldr	r2, [r3, #4]
 800625a:	438a      	bics	r2, r1
 800625c:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 800625e:	0022      	movs	r2, r4
 8006260:	39df      	subs	r1, #223	@ 0xdf
 8006262:	325d      	adds	r2, #93	@ 0x5d
 8006264:	7011      	strb	r1, [r2, #0]
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006266:	3102      	adds	r1, #2
 8006268:	4208      	tst	r0, r1
 800626a:	d025      	beq.n	80062b8 <HAL_SPI_IRQHandler+0x10c>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800626c:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 800626e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006270:	438a      	bics	r2, r1
 8006272:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8006274:	2800      	cmp	r0, #0
 8006276:	d009      	beq.n	800628c <HAL_SPI_IRQHandler+0xe0>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006278:	4b11      	ldr	r3, [pc, #68]	@ (80062c0 <HAL_SPI_IRQHandler+0x114>)
 800627a:	6343      	str	r3, [r0, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800627c:	f7fe fcf8 	bl	8004c70 <HAL_DMA_Abort_IT>
 8006280:	2800      	cmp	r0, #0
 8006282:	d003      	beq.n	800628c <HAL_SPI_IRQHandler+0xe0>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006284:	2340      	movs	r3, #64	@ 0x40
 8006286:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8006288:	4313      	orrs	r3, r2
 800628a:	6623      	str	r3, [r4, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800628c:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 800628e:	2800      	cmp	r0, #0
 8006290:	d09f      	beq.n	80061d2 <HAL_SPI_IRQHandler+0x26>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006292:	4b0b      	ldr	r3, [pc, #44]	@ (80062c0 <HAL_SPI_IRQHandler+0x114>)
 8006294:	6343      	str	r3, [r0, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006296:	f7fe fceb 	bl	8004c70 <HAL_DMA_Abort_IT>
 800629a:	2800      	cmp	r0, #0
 800629c:	d099      	beq.n	80061d2 <HAL_SPI_IRQHandler+0x26>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800629e:	2340      	movs	r3, #64	@ 0x40
 80062a0:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80062a2:	4313      	orrs	r3, r2
 80062a4:	6623      	str	r3, [r4, #96]	@ 0x60
 80062a6:	e794      	b.n	80061d2 <HAL_SPI_IRQHandler+0x26>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062a8:	2200      	movs	r2, #0
 80062aa:	9201      	str	r2, [sp, #4]
 80062ac:	68da      	ldr	r2, [r3, #12]
 80062ae:	9201      	str	r2, [sp, #4]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	9301      	str	r3, [sp, #4]
 80062b4:	9b01      	ldr	r3, [sp, #4]
        return;
 80062b6:	e78c      	b.n	80061d2 <HAL_SPI_IRQHandler+0x26>
        HAL_SPI_ErrorCallback(hspi);
 80062b8:	0020      	movs	r0, r4
 80062ba:	f7ff ff75 	bl	80061a8 <HAL_SPI_ErrorCallback>
 80062be:	e788      	b.n	80061d2 <HAL_SPI_IRQHandler+0x26>
 80062c0:	080062c5 	.word	0x080062c5

080062c4 <SPI_DMAAbortOnError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80062c4:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  hspi->RxXferCount = 0U;
 80062c6:	2300      	movs	r3, #0
 80062c8:	0002      	movs	r2, r0
{
 80062ca:	b510      	push	{r4, lr}
  hspi->RxXferCount = 0U;
 80062cc:	3208      	adds	r2, #8
 80062ce:	87d3      	strh	r3, [r2, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80062d0:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  HAL_SPI_ErrorCallback(hspi);
 80062d2:	f7ff ff69 	bl	80061a8 <HAL_SPI_ErrorCallback>
}
 80062d6:	bd10      	pop	{r4, pc}

080062d8 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062d8:	0001      	movs	r1, r0
{
 80062da:	0003      	movs	r3, r0
  {
    return HAL_ERROR;
 80062dc:	2001      	movs	r0, #1
{
 80062de:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 80062e0:	313d      	adds	r1, #61	@ 0x3d
 80062e2:	780c      	ldrb	r4, [r1, #0]
 80062e4:	b2e2      	uxtb	r2, r4
 80062e6:	4284      	cmp	r4, r0
 80062e8:	d118      	bne.n	800631c <HAL_TIM_Base_Start_IT+0x44>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062ea:	1800      	adds	r0, r0, r0
 80062ec:	7008      	strb	r0, [r1, #0]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68d9      	ldr	r1, [r3, #12]
 80062f2:	4311      	orrs	r1, r2
 80062f4:	60d9      	str	r1, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062f6:	490b      	ldr	r1, [pc, #44]	@ (8006324 <HAL_TIM_Base_Start_IT+0x4c>)
 80062f8:	428b      	cmp	r3, r1
 80062fa:	d005      	beq.n	8006308 <HAL_TIM_Base_Start_IT+0x30>
 80062fc:	490a      	ldr	r1, [pc, #40]	@ (8006328 <HAL_TIM_Base_Start_IT+0x50>)
 80062fe:	428b      	cmp	r3, r1
 8006300:	d002      	beq.n	8006308 <HAL_TIM_Base_Start_IT+0x30>
 8006302:	490a      	ldr	r1, [pc, #40]	@ (800632c <HAL_TIM_Base_Start_IT+0x54>)
 8006304:	428b      	cmp	r3, r1
 8006306:	d10a      	bne.n	800631e <HAL_TIM_Base_Start_IT+0x46>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006308:	2107      	movs	r1, #7
 800630a:	689a      	ldr	r2, [r3, #8]
 800630c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800630e:	2a06      	cmp	r2, #6
 8006310:	d003      	beq.n	800631a <HAL_TIM_Base_Start_IT+0x42>
    {
      __HAL_TIM_ENABLE(htim);
 8006312:	2201      	movs	r2, #1
 8006314:	6819      	ldr	r1, [r3, #0]
 8006316:	430a      	orrs	r2, r1
 8006318:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 800631a:	2000      	movs	r0, #0
}
 800631c:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 800631e:	6819      	ldr	r1, [r3, #0]
 8006320:	e7f9      	b.n	8006316 <HAL_TIM_Base_Start_IT+0x3e>
 8006322:	46c0      	nop			@ (mov r8, r8)
 8006324:	40012c00 	.word	0x40012c00
 8006328:	40000400 	.word	0x40000400
 800632c:	40014000 	.word	0x40014000

08006330 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006330:	b510      	push	{r4, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006332:	4c1e      	ldr	r4, [pc, #120]	@ (80063ac <TIM_Base_SetConfig+0x7c>)
  tmpcr1 = TIMx->CR1;
 8006334:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006336:	42a0      	cmp	r0, r4
 8006338:	d00a      	beq.n	8006350 <TIM_Base_SetConfig+0x20>
 800633a:	4a1d      	ldr	r2, [pc, #116]	@ (80063b0 <TIM_Base_SetConfig+0x80>)
 800633c:	4290      	cmp	r0, r2
 800633e:	d007      	beq.n	8006350 <TIM_Base_SetConfig+0x20>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006340:	4a1c      	ldr	r2, [pc, #112]	@ (80063b4 <TIM_Base_SetConfig+0x84>)
 8006342:	4290      	cmp	r0, r2
 8006344:	d109      	bne.n	800635a <TIM_Base_SetConfig+0x2a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006346:	4a1c      	ldr	r2, [pc, #112]	@ (80063b8 <TIM_Base_SetConfig+0x88>)
 8006348:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800634a:	68cb      	ldr	r3, [r1, #12]
 800634c:	4313      	orrs	r3, r2
 800634e:	e00d      	b.n	800636c <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006350:	2270      	movs	r2, #112	@ 0x70
 8006352:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8006354:	684a      	ldr	r2, [r1, #4]
 8006356:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006358:	e7f5      	b.n	8006346 <TIM_Base_SetConfig+0x16>
 800635a:	4a18      	ldr	r2, [pc, #96]	@ (80063bc <TIM_Base_SetConfig+0x8c>)
 800635c:	4290      	cmp	r0, r2
 800635e:	d0f2      	beq.n	8006346 <TIM_Base_SetConfig+0x16>
 8006360:	4a17      	ldr	r2, [pc, #92]	@ (80063c0 <TIM_Base_SetConfig+0x90>)
 8006362:	4290      	cmp	r0, r2
 8006364:	d0ef      	beq.n	8006346 <TIM_Base_SetConfig+0x16>
 8006366:	4a17      	ldr	r2, [pc, #92]	@ (80063c4 <TIM_Base_SetConfig+0x94>)
 8006368:	4290      	cmp	r0, r2
 800636a:	d0ec      	beq.n	8006346 <TIM_Base_SetConfig+0x16>
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800636c:	2280      	movs	r2, #128	@ 0x80
 800636e:	4393      	bics	r3, r2
 8006370:	694a      	ldr	r2, [r1, #20]
 8006372:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8006374:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006376:	688b      	ldr	r3, [r1, #8]
 8006378:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800637a:	680b      	ldr	r3, [r1, #0]
 800637c:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800637e:	42a0      	cmp	r0, r4
 8006380:	d008      	beq.n	8006394 <TIM_Base_SetConfig+0x64>
 8006382:	4b0e      	ldr	r3, [pc, #56]	@ (80063bc <TIM_Base_SetConfig+0x8c>)
 8006384:	4298      	cmp	r0, r3
 8006386:	d005      	beq.n	8006394 <TIM_Base_SetConfig+0x64>
 8006388:	4b0d      	ldr	r3, [pc, #52]	@ (80063c0 <TIM_Base_SetConfig+0x90>)
 800638a:	4298      	cmp	r0, r3
 800638c:	d002      	beq.n	8006394 <TIM_Base_SetConfig+0x64>
 800638e:	4b0d      	ldr	r3, [pc, #52]	@ (80063c4 <TIM_Base_SetConfig+0x94>)
 8006390:	4298      	cmp	r0, r3
 8006392:	d101      	bne.n	8006398 <TIM_Base_SetConfig+0x68>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006394:	690b      	ldr	r3, [r1, #16]
 8006396:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006398:	2201      	movs	r2, #1
 800639a:	6142      	str	r2, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800639c:	6903      	ldr	r3, [r0, #16]
 800639e:	4213      	tst	r3, r2
 80063a0:	d002      	beq.n	80063a8 <TIM_Base_SetConfig+0x78>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80063a2:	6903      	ldr	r3, [r0, #16]
 80063a4:	4393      	bics	r3, r2
 80063a6:	6103      	str	r3, [r0, #16]
  }
}
 80063a8:	bd10      	pop	{r4, pc}
 80063aa:	46c0      	nop			@ (mov r8, r8)
 80063ac:	40012c00 	.word	0x40012c00
 80063b0:	40000400 	.word	0x40000400
 80063b4:	40002000 	.word	0x40002000
 80063b8:	fffffcff 	.word	0xfffffcff
 80063bc:	40014000 	.word	0x40014000
 80063c0:	40014400 	.word	0x40014400
 80063c4:	40014800 	.word	0x40014800

080063c8 <HAL_TIM_Base_Init>:
{
 80063c8:	b570      	push	{r4, r5, r6, lr}
 80063ca:	0004      	movs	r4, r0
    return HAL_ERROR;
 80063cc:	2001      	movs	r0, #1
  if (htim == NULL)
 80063ce:	2c00      	cmp	r4, #0
 80063d0:	d021      	beq.n	8006416 <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 80063d2:	0025      	movs	r5, r4
 80063d4:	353d      	adds	r5, #61	@ 0x3d
 80063d6:	782b      	ldrb	r3, [r5, #0]
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d105      	bne.n	80063ea <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80063de:	0023      	movs	r3, r4
 80063e0:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80063e2:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80063e4:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 80063e6:	f7fe fa71 	bl	80048cc <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80063ea:	2302      	movs	r3, #2
 80063ec:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063ee:	6820      	ldr	r0, [r4, #0]
 80063f0:	1d21      	adds	r1, r4, #4
 80063f2:	f7ff ff9d 	bl	8006330 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063f6:	0022      	movs	r2, r4
 80063f8:	2301      	movs	r3, #1
  return HAL_OK;
 80063fa:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063fc:	3246      	adds	r2, #70	@ 0x46
 80063fe:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006400:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006402:	3a08      	subs	r2, #8
 8006404:	7013      	strb	r3, [r2, #0]
 8006406:	7053      	strb	r3, [r2, #1]
 8006408:	7093      	strb	r3, [r2, #2]
 800640a:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800640c:	7113      	strb	r3, [r2, #4]
 800640e:	7153      	strb	r3, [r2, #5]
 8006410:	7193      	strb	r3, [r2, #6]
 8006412:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8006414:	702b      	strb	r3, [r5, #0]
}
 8006416:	bd70      	pop	{r4, r5, r6, pc}

08006418 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006418:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800641a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800641c:	4d03      	ldr	r5, [pc, #12]	@ (800642c <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800641e:	430a      	orrs	r2, r1
 8006420:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006422:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006424:	4313      	orrs	r3, r2
 8006426:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006428:	6083      	str	r3, [r0, #8]
}
 800642a:	bd30      	pop	{r4, r5, pc}
 800642c:	ffff00ff 	.word	0xffff00ff

08006430 <HAL_TIM_ConfigClockSource>:
{
 8006430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8006432:	0005      	movs	r5, r0
 8006434:	2202      	movs	r2, #2
 8006436:	353c      	adds	r5, #60	@ 0x3c
 8006438:	782c      	ldrb	r4, [r5, #0]
{
 800643a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800643c:	0010      	movs	r0, r2
 800643e:	2c01      	cmp	r4, #1
 8006440:	d01b      	beq.n	800647a <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8006442:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8006444:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8006446:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8006448:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800644a:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 800644c:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800644e:	4a41      	ldr	r2, [pc, #260]	@ (8006554 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8006450:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006452:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8006454:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8006456:	680b      	ldr	r3, [r1, #0]
 8006458:	2b60      	cmp	r3, #96	@ 0x60
 800645a:	d04e      	beq.n	80064fa <HAL_TIM_ConfigClockSource+0xca>
 800645c:	d82d      	bhi.n	80064ba <HAL_TIM_ConfigClockSource+0x8a>
 800645e:	2b40      	cmp	r3, #64	@ 0x40
 8006460:	d062      	beq.n	8006528 <HAL_TIM_ConfigClockSource+0xf8>
 8006462:	d813      	bhi.n	800648c <HAL_TIM_ConfigClockSource+0x5c>
 8006464:	2b20      	cmp	r3, #32
 8006466:	d00b      	beq.n	8006480 <HAL_TIM_ConfigClockSource+0x50>
 8006468:	d808      	bhi.n	800647c <HAL_TIM_ConfigClockSource+0x4c>
 800646a:	2210      	movs	r2, #16
 800646c:	0019      	movs	r1, r3
 800646e:	4391      	bics	r1, r2
 8006470:	d006      	beq.n	8006480 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 8006472:	2301      	movs	r3, #1
 8006474:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8006476:	2300      	movs	r3, #0
 8006478:	702b      	strb	r3, [r5, #0]
}
 800647a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800647c:	2b30      	cmp	r3, #48	@ 0x30
 800647e:	d1f8      	bne.n	8006472 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr &= ~TIM_SMCR_TS;
 8006480:	2170      	movs	r1, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8006482:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006484:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006486:	4313      	orrs	r3, r2
 8006488:	2207      	movs	r2, #7
 800648a:	e028      	b.n	80064de <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 800648c:	2b50      	cmp	r3, #80	@ 0x50
 800648e:	d1f0      	bne.n	8006472 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8006490:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006492:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8006494:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006496:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006498:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800649a:	4387      	bics	r7, r0
 800649c:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800649e:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80064a0:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064a2:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064a4:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064a6:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 80064a8:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 80064aa:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064ac:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80064ae:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 80064b0:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80064b2:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80064b4:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80064b6:	3b19      	subs	r3, #25
 80064b8:	e011      	b.n	80064de <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 80064ba:	2280      	movs	r2, #128	@ 0x80
 80064bc:	0152      	lsls	r2, r2, #5
 80064be:	4293      	cmp	r3, r2
 80064c0:	d00f      	beq.n	80064e2 <HAL_TIM_ConfigClockSource+0xb2>
 80064c2:	2280      	movs	r2, #128	@ 0x80
 80064c4:	0192      	lsls	r2, r2, #6
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d00d      	beq.n	80064e6 <HAL_TIM_ConfigClockSource+0xb6>
 80064ca:	2b70      	cmp	r3, #112	@ 0x70
 80064cc:	d1d1      	bne.n	8006472 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 80064ce:	68cb      	ldr	r3, [r1, #12]
 80064d0:	684a      	ldr	r2, [r1, #4]
 80064d2:	0020      	movs	r0, r4
 80064d4:	6889      	ldr	r1, [r1, #8]
 80064d6:	f7ff ff9f 	bl	8006418 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064da:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 80064dc:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064de:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 80064e0:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80064e2:	2000      	movs	r0, #0
 80064e4:	e7c5      	b.n	8006472 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 80064e6:	68cb      	ldr	r3, [r1, #12]
 80064e8:	684a      	ldr	r2, [r1, #4]
 80064ea:	0020      	movs	r0, r4
 80064ec:	6889      	ldr	r1, [r1, #8]
 80064ee:	f7ff ff93 	bl	8006418 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80064f2:	2380      	movs	r3, #128	@ 0x80
 80064f4:	68a2      	ldr	r2, [r4, #8]
 80064f6:	01db      	lsls	r3, r3, #7
 80064f8:	e7f1      	b.n	80064de <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064fa:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 80064fc:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80064fe:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8006500:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006502:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006504:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006506:	43b8      	bics	r0, r7
 8006508:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800650a:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800650c:	4f12      	ldr	r7, [pc, #72]	@ (8006558 <HAL_TIM_ConfigClockSource+0x128>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800650e:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006510:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006512:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006514:	20a0      	movs	r0, #160	@ 0xa0
 8006516:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006518:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800651a:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 800651c:	6223      	str	r3, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 800651e:	2370      	movs	r3, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8006520:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006522:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006524:	3b09      	subs	r3, #9
 8006526:	e7da      	b.n	80064de <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8006528:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800652a:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 800652c:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800652e:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006530:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006532:	4387      	bics	r7, r0
 8006534:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006536:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8006538:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800653a:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800653c:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800653e:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8006540:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006542:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006544:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8006546:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 8006548:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800654a:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800654c:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800654e:	3b29      	subs	r3, #41	@ 0x29
 8006550:	e7c5      	b.n	80064de <HAL_TIM_ConfigClockSource+0xae>
 8006552:	46c0      	nop			@ (mov r8, r8)
 8006554:	ffff0088 	.word	0xffff0088
 8006558:	ffff0fff 	.word	0xffff0fff

0800655c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800655c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800655e:	0004      	movs	r4, r0
 8006560:	2202      	movs	r2, #2
 8006562:	343c      	adds	r4, #60	@ 0x3c
 8006564:	7825      	ldrb	r5, [r4, #0]
{
 8006566:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8006568:	0010      	movs	r0, r2
 800656a:	2d01      	cmp	r5, #1
 800656c:	d01c      	beq.n	80065a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800656e:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006570:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8006572:	353d      	adds	r5, #61	@ 0x3d
 8006574:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800657a:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800657c:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800657e:	680e      	ldr	r6, [r1, #0]
 8006580:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006582:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006584:	4809      	ldr	r0, [pc, #36]	@ (80065ac <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 8006586:	4283      	cmp	r3, r0
 8006588:	d005      	beq.n	8006596 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 800658a:	4809      	ldr	r0, [pc, #36]	@ (80065b0 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 800658c:	4283      	cmp	r3, r0
 800658e:	d002      	beq.n	8006596 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8006590:	4808      	ldr	r0, [pc, #32]	@ (80065b4 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8006592:	4283      	cmp	r3, r0
 8006594:	d104      	bne.n	80065a0 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006596:	2080      	movs	r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006598:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800659a:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800659c:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800659e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065a0:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80065a2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80065a4:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80065a6:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80065a8:	bd70      	pop	{r4, r5, r6, pc}
 80065aa:	46c0      	nop			@ (mov r8, r8)
 80065ac:	40012c00 	.word	0x40012c00
 80065b0:	40000400 	.word	0x40000400
 80065b4:	40014000 	.word	0x40014000

080065b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065b8:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065ba:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065be:	2201      	movs	r2, #1
 80065c0:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065c4:	6801      	ldr	r1, [r0, #0]
 80065c6:	4d12      	ldr	r5, [pc, #72]	@ (8006610 <UART_EndRxTransfer+0x58>)
 80065c8:	680b      	ldr	r3, [r1, #0]
 80065ca:	402b      	ands	r3, r5
 80065cc:	600b      	str	r3, [r1, #0]
 80065ce:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065d2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065d6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065da:	6801      	ldr	r1, [r0, #0]
 80065dc:	688b      	ldr	r3, [r1, #8]
 80065de:	4393      	bics	r3, r2
 80065e0:	608b      	str	r3, [r1, #8]
 80065e2:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065e6:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d10a      	bne.n	8006602 <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065ec:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065f0:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065f4:	2410      	movs	r4, #16
 80065f6:	6802      	ldr	r2, [r0, #0]
 80065f8:	6813      	ldr	r3, [r2, #0]
 80065fa:	43a3      	bics	r3, r4
 80065fc:	6013      	str	r3, [r2, #0]
 80065fe:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006602:	2220      	movs	r2, #32
 8006604:	1d03      	adds	r3, r0, #4
 8006606:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006608:	2300      	movs	r3, #0
 800660a:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800660c:	6683      	str	r3, [r0, #104]	@ 0x68
}
 800660e:	bd30      	pop	{r4, r5, pc}
 8006610:	fffffedf 	.word	0xfffffedf

08006614 <UART_SetConfig>:
{
 8006614:	b570      	push	{r4, r5, r6, lr}
 8006616:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006618:	6925      	ldr	r5, [r4, #16]
 800661a:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800661c:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800661e:	4329      	orrs	r1, r5
 8006620:	6965      	ldr	r5, [r4, #20]
 8006622:	69c2      	ldr	r2, [r0, #28]
 8006624:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006626:	6818      	ldr	r0, [r3, #0]
 8006628:	4d3d      	ldr	r5, [pc, #244]	@ (8006720 <UART_SetConfig+0x10c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800662a:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800662c:	4028      	ands	r0, r5
 800662e:	4301      	orrs	r1, r0
 8006630:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006632:	6859      	ldr	r1, [r3, #4]
 8006634:	483b      	ldr	r0, [pc, #236]	@ (8006724 <UART_SetConfig+0x110>)
  tmpreg |= huart->Init.OneBitSampling;
 8006636:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006638:	4001      	ands	r1, r0
 800663a:	68e0      	ldr	r0, [r4, #12]
 800663c:	4301      	orrs	r1, r0
 800663e:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006640:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006642:	6898      	ldr	r0, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8006644:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006646:	4d38      	ldr	r5, [pc, #224]	@ (8006728 <UART_SetConfig+0x114>)
 8006648:	4028      	ands	r0, r5
 800664a:	4301      	orrs	r1, r0
 800664c:	6099      	str	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800664e:	4937      	ldr	r1, [pc, #220]	@ (800672c <UART_SetConfig+0x118>)
 8006650:	428b      	cmp	r3, r1
 8006652:	d115      	bne.n	8006680 <UART_SetConfig+0x6c>
 8006654:	2103      	movs	r1, #3
 8006656:	4b36      	ldr	r3, [pc, #216]	@ (8006730 <UART_SetConfig+0x11c>)
 8006658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800665a:	400b      	ands	r3, r1
 800665c:	3b01      	subs	r3, #1
 800665e:	2b02      	cmp	r3, #2
 8006660:	d851      	bhi.n	8006706 <UART_SetConfig+0xf2>
 8006662:	4934      	ldr	r1, [pc, #208]	@ (8006734 <UART_SetConfig+0x120>)
 8006664:	5cc8      	ldrb	r0, [r1, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006666:	2380      	movs	r3, #128	@ 0x80
 8006668:	021b      	lsls	r3, r3, #8
 800666a:	429a      	cmp	r2, r3
 800666c:	d127      	bne.n	80066be <UART_SetConfig+0xaa>
    switch (clocksource)
 800666e:	2808      	cmp	r0, #8
 8006670:	d847      	bhi.n	8006702 <UART_SetConfig+0xee>
 8006672:	f7f9 fd51 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006676:	464c      	.short	0x464c
 8006678:	460b460e 	.word	0x460b460e
 800667c:	4646      	.short	0x4646
 800667e:	0f          	.byte	0x0f
 800667f:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006680:	492d      	ldr	r1, [pc, #180]	@ (8006738 <UART_SetConfig+0x124>)
 8006682:	185b      	adds	r3, r3, r1
 8006684:	1e59      	subs	r1, r3, #1
 8006686:	418b      	sbcs	r3, r1
 8006688:	0118      	lsls	r0, r3, #4
 800668a:	e7ec      	b.n	8006666 <UART_SetConfig+0x52>
        pclk = HAL_RCC_GetSysClockFreq();
 800668c:	f7ff f8dc 	bl	8005848 <HAL_RCC_GetSysClockFreq>
 8006690:	e03f      	b.n	8006712 <UART_SetConfig+0xfe>
    switch (clocksource)
 8006692:	4a2a      	ldr	r2, [pc, #168]	@ (800673c <UART_SetConfig+0x128>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006694:	6861      	ldr	r1, [r4, #4]
 8006696:	0052      	lsls	r2, r2, #1
 8006698:	0848      	lsrs	r0, r1, #1
 800669a:	1810      	adds	r0, r2, r0
 800669c:	f7f9 fd50 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066a0:	0002      	movs	r2, r0
 80066a2:	4b27      	ldr	r3, [pc, #156]	@ (8006740 <UART_SetConfig+0x12c>)
 80066a4:	3a10      	subs	r2, #16
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d82b      	bhi.n	8006702 <UART_SetConfig+0xee>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066aa:	230f      	movs	r3, #15
 80066ac:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066ae:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066b0:	439a      	bics	r2, r3
 80066b2:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066b4:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80066b6:	6822      	ldr	r2, [r4, #0]
 80066b8:	4303      	orrs	r3, r0
 80066ba:	60d3      	str	r3, [r2, #12]
 80066bc:	e02b      	b.n	8006716 <UART_SetConfig+0x102>
    switch (clocksource)
 80066be:	2808      	cmp	r0, #8
 80066c0:	d81f      	bhi.n	8006702 <UART_SetConfig+0xee>
 80066c2:	f7f9 fd29 	bl	8000118 <__gnu_thumb1_case_uqi>
 80066c6:	1e13      	.short	0x1e13
 80066c8:	1e181e05 	.word	0x1e181e05
 80066cc:	1e1e      	.short	0x1e1e
 80066ce:	1b          	.byte	0x1b
 80066cf:	00          	.byte	0x00
        pclk = (uint32_t) HSI_VALUE;
 80066d0:	481a      	ldr	r0, [pc, #104]	@ (800673c <UART_SetConfig+0x128>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80066d2:	6861      	ldr	r1, [r4, #4]
 80066d4:	084b      	lsrs	r3, r1, #1
 80066d6:	1818      	adds	r0, r3, r0
 80066d8:	f7f9 fd32 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066dc:	0002      	movs	r2, r0
 80066de:	4b18      	ldr	r3, [pc, #96]	@ (8006740 <UART_SetConfig+0x12c>)
 80066e0:	3a10      	subs	r2, #16
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d80d      	bhi.n	8006702 <UART_SetConfig+0xee>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066e6:	6823      	ldr	r3, [r4, #0]
 80066e8:	60d8      	str	r0, [r3, #12]
 80066ea:	e014      	b.n	8006716 <UART_SetConfig+0x102>
        pclk = HAL_RCC_GetPCLK1Freq();
 80066ec:	f7ff f95c 	bl	80059a8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80066f0:	2800      	cmp	r0, #0
 80066f2:	d010      	beq.n	8006716 <UART_SetConfig+0x102>
 80066f4:	e7ed      	b.n	80066d2 <UART_SetConfig+0xbe>
        pclk = HAL_RCC_GetSysClockFreq();
 80066f6:	f7ff f8a7 	bl	8005848 <HAL_RCC_GetSysClockFreq>
        break;
 80066fa:	e7f9      	b.n	80066f0 <UART_SetConfig+0xdc>
    switch (clocksource)
 80066fc:	2080      	movs	r0, #128	@ 0x80
 80066fe:	0200      	lsls	r0, r0, #8
 8006700:	e7e7      	b.n	80066d2 <UART_SetConfig+0xbe>
        ret = HAL_ERROR;
 8006702:	2001      	movs	r0, #1
 8006704:	e008      	b.n	8006718 <UART_SetConfig+0x104>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006706:	2380      	movs	r3, #128	@ 0x80
 8006708:	021b      	lsls	r3, r3, #8
 800670a:	429a      	cmp	r2, r3
 800670c:	d1ee      	bne.n	80066ec <UART_SetConfig+0xd8>
        pclk = HAL_RCC_GetPCLK1Freq();
 800670e:	f7ff f94b 	bl	80059a8 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8006712:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 8006714:	d1be      	bne.n	8006694 <UART_SetConfig+0x80>
        pclk = (uint32_t) HSI_VALUE;
 8006716:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8006718:	2300      	movs	r3, #0
 800671a:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 800671c:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 800671e:	bd70      	pop	{r4, r5, r6, pc}
 8006720:	ffff69f3 	.word	0xffff69f3
 8006724:	ffffcfff 	.word	0xffffcfff
 8006728:	fffff4ff 	.word	0xfffff4ff
 800672c:	40013800 	.word	0x40013800
 8006730:	40021000 	.word	0x40021000
 8006734:	0800c2f0 	.word	0x0800c2f0
 8006738:	bfffbc00 	.word	0xbfffbc00
 800673c:	007a1200 	.word	0x007a1200
 8006740:	0000ffef 	.word	0x0000ffef

08006744 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006744:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8006746:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006748:	071a      	lsls	r2, r3, #28
 800674a:	d506      	bpl.n	800675a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800674c:	6801      	ldr	r1, [r0, #0]
 800674e:	4c28      	ldr	r4, [pc, #160]	@ (80067f0 <UART_AdvFeatureConfig+0xac>)
 8006750:	684a      	ldr	r2, [r1, #4]
 8006752:	4022      	ands	r2, r4
 8006754:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8006756:	4322      	orrs	r2, r4
 8006758:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800675a:	07da      	lsls	r2, r3, #31
 800675c:	d506      	bpl.n	800676c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800675e:	6801      	ldr	r1, [r0, #0]
 8006760:	4c24      	ldr	r4, [pc, #144]	@ (80067f4 <UART_AdvFeatureConfig+0xb0>)
 8006762:	684a      	ldr	r2, [r1, #4]
 8006764:	4022      	ands	r2, r4
 8006766:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8006768:	4322      	orrs	r2, r4
 800676a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800676c:	079a      	lsls	r2, r3, #30
 800676e:	d506      	bpl.n	800677e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006770:	6801      	ldr	r1, [r0, #0]
 8006772:	4c21      	ldr	r4, [pc, #132]	@ (80067f8 <UART_AdvFeatureConfig+0xb4>)
 8006774:	684a      	ldr	r2, [r1, #4]
 8006776:	4022      	ands	r2, r4
 8006778:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800677a:	4322      	orrs	r2, r4
 800677c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800677e:	075a      	lsls	r2, r3, #29
 8006780:	d506      	bpl.n	8006790 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006782:	6801      	ldr	r1, [r0, #0]
 8006784:	4c1d      	ldr	r4, [pc, #116]	@ (80067fc <UART_AdvFeatureConfig+0xb8>)
 8006786:	684a      	ldr	r2, [r1, #4]
 8006788:	4022      	ands	r2, r4
 800678a:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800678c:	4322      	orrs	r2, r4
 800678e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006790:	06da      	lsls	r2, r3, #27
 8006792:	d506      	bpl.n	80067a2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006794:	6801      	ldr	r1, [r0, #0]
 8006796:	4c1a      	ldr	r4, [pc, #104]	@ (8006800 <UART_AdvFeatureConfig+0xbc>)
 8006798:	688a      	ldr	r2, [r1, #8]
 800679a:	4022      	ands	r2, r4
 800679c:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800679e:	4322      	orrs	r2, r4
 80067a0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067a2:	069a      	lsls	r2, r3, #26
 80067a4:	d506      	bpl.n	80067b4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067a6:	6801      	ldr	r1, [r0, #0]
 80067a8:	4c16      	ldr	r4, [pc, #88]	@ (8006804 <UART_AdvFeatureConfig+0xc0>)
 80067aa:	688a      	ldr	r2, [r1, #8]
 80067ac:	4022      	ands	r2, r4
 80067ae:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80067b0:	4322      	orrs	r2, r4
 80067b2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067b4:	065a      	lsls	r2, r3, #25
 80067b6:	d510      	bpl.n	80067da <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067b8:	6801      	ldr	r1, [r0, #0]
 80067ba:	4d13      	ldr	r5, [pc, #76]	@ (8006808 <UART_AdvFeatureConfig+0xc4>)
 80067bc:	684a      	ldr	r2, [r1, #4]
 80067be:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80067c0:	402a      	ands	r2, r5
 80067c2:	4322      	orrs	r2, r4
 80067c4:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067c6:	2280      	movs	r2, #128	@ 0x80
 80067c8:	0352      	lsls	r2, r2, #13
 80067ca:	4294      	cmp	r4, r2
 80067cc:	d105      	bne.n	80067da <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067ce:	684a      	ldr	r2, [r1, #4]
 80067d0:	4c0e      	ldr	r4, [pc, #56]	@ (800680c <UART_AdvFeatureConfig+0xc8>)
 80067d2:	4022      	ands	r2, r4
 80067d4:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80067d6:	4322      	orrs	r2, r4
 80067d8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067da:	061b      	lsls	r3, r3, #24
 80067dc:	d506      	bpl.n	80067ec <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067de:	6802      	ldr	r2, [r0, #0]
 80067e0:	490b      	ldr	r1, [pc, #44]	@ (8006810 <UART_AdvFeatureConfig+0xcc>)
 80067e2:	6853      	ldr	r3, [r2, #4]
 80067e4:	400b      	ands	r3, r1
 80067e6:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80067e8:	430b      	orrs	r3, r1
 80067ea:	6053      	str	r3, [r2, #4]
}
 80067ec:	bd30      	pop	{r4, r5, pc}
 80067ee:	46c0      	nop			@ (mov r8, r8)
 80067f0:	ffff7fff 	.word	0xffff7fff
 80067f4:	fffdffff 	.word	0xfffdffff
 80067f8:	fffeffff 	.word	0xfffeffff
 80067fc:	fffbffff 	.word	0xfffbffff
 8006800:	ffffefff 	.word	0xffffefff
 8006804:	ffffdfff 	.word	0xffffdfff
 8006808:	ffefffff 	.word	0xffefffff
 800680c:	ff9fffff 	.word	0xff9fffff
 8006810:	fff7ffff 	.word	0xfff7ffff

08006814 <UART_WaitOnFlagUntilTimeout>:
{
 8006814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006816:	0004      	movs	r4, r0
 8006818:	000d      	movs	r5, r1
 800681a:	0017      	movs	r7, r2
 800681c:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800681e:	6822      	ldr	r2, [r4, #0]
 8006820:	69d3      	ldr	r3, [r2, #28]
 8006822:	402b      	ands	r3, r5
 8006824:	1b5b      	subs	r3, r3, r5
 8006826:	4259      	negs	r1, r3
 8006828:	414b      	adcs	r3, r1
 800682a:	42bb      	cmp	r3, r7
 800682c:	d001      	beq.n	8006832 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800682e:	2000      	movs	r0, #0
 8006830:	e025      	b.n	800687e <UART_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8006832:	9b08      	ldr	r3, [sp, #32]
 8006834:	3301      	adds	r3, #1
 8006836:	d0f3      	beq.n	8006820 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006838:	f7fe f980 	bl	8004b3c <HAL_GetTick>
 800683c:	9b00      	ldr	r3, [sp, #0]
 800683e:	1ac0      	subs	r0, r0, r3
 8006840:	9b08      	ldr	r3, [sp, #32]
 8006842:	4298      	cmp	r0, r3
 8006844:	d82c      	bhi.n	80068a0 <UART_WaitOnFlagUntilTimeout+0x8c>
 8006846:	2b00      	cmp	r3, #0
 8006848:	d02a      	beq.n	80068a0 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800684a:	6823      	ldr	r3, [r4, #0]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	0752      	lsls	r2, r2, #29
 8006850:	d5e5      	bpl.n	800681e <UART_WaitOnFlagUntilTimeout+0xa>
 8006852:	002a      	movs	r2, r5
 8006854:	2140      	movs	r1, #64	@ 0x40
 8006856:	3a40      	subs	r2, #64	@ 0x40
 8006858:	438a      	bics	r2, r1
 800685a:	d0e0      	beq.n	800681e <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800685c:	69da      	ldr	r2, [r3, #28]
 800685e:	2608      	movs	r6, #8
 8006860:	0011      	movs	r1, r2
 8006862:	4031      	ands	r1, r6
 8006864:	9101      	str	r1, [sp, #4]
 8006866:	4232      	tst	r2, r6
 8006868:	d00a      	beq.n	8006880 <UART_WaitOnFlagUntilTimeout+0x6c>
          UART_EndRxTransfer(huart);
 800686a:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800686c:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 800686e:	f7ff fea3 	bl	80065b8 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006872:	19a3      	adds	r3, r4, r6
 8006874:	67de      	str	r6, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 8006876:	2300      	movs	r3, #0
          return HAL_ERROR;
 8006878:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 800687a:	3478      	adds	r4, #120	@ 0x78
 800687c:	7023      	strb	r3, [r4, #0]
}
 800687e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006880:	2280      	movs	r2, #128	@ 0x80
 8006882:	69d9      	ldr	r1, [r3, #28]
 8006884:	0112      	lsls	r2, r2, #4
 8006886:	4211      	tst	r1, r2
 8006888:	d0c9      	beq.n	800681e <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800688a:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800688c:	0020      	movs	r0, r4
 800688e:	f7ff fe93 	bl	80065b8 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006892:	0023      	movs	r3, r4
 8006894:	2220      	movs	r2, #32
 8006896:	3308      	adds	r3, #8
 8006898:	67da      	str	r2, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 800689a:	9b01      	ldr	r3, [sp, #4]
 800689c:	3478      	adds	r4, #120	@ 0x78
 800689e:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80068a0:	2003      	movs	r0, #3
 80068a2:	e7ec      	b.n	800687e <UART_WaitOnFlagUntilTimeout+0x6a>

080068a4 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068a4:	0003      	movs	r3, r0
{
 80068a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068a8:	2500      	movs	r5, #0
{
 80068aa:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ac:	3308      	adds	r3, #8
 80068ae:	67dd      	str	r5, [r3, #124]	@ 0x7c
  tickstart = HAL_GetTick();
 80068b0:	f7fe f944 	bl	8004b3c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068b4:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80068b6:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	071b      	lsls	r3, r3, #28
 80068bc:	d51d      	bpl.n	80068fa <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068be:	2180      	movs	r1, #128	@ 0x80
 80068c0:	4b26      	ldr	r3, [pc, #152]	@ (800695c <UART_CheckIdleState+0xb8>)
 80068c2:	002a      	movs	r2, r5
 80068c4:	9300      	str	r3, [sp, #0]
 80068c6:	0389      	lsls	r1, r1, #14
 80068c8:	0003      	movs	r3, r0
 80068ca:	0020      	movs	r0, r4
 80068cc:	f7ff ffa2 	bl	8006814 <UART_WaitOnFlagUntilTimeout>
 80068d0:	42a8      	cmp	r0, r5
 80068d2:	d012      	beq.n	80068fa <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068d8:	2301      	movs	r3, #1
 80068da:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80068de:	2080      	movs	r0, #128	@ 0x80
 80068e0:	6822      	ldr	r2, [r4, #0]
 80068e2:	6813      	ldr	r3, [r2, #0]
 80068e4:	4383      	bics	r3, r0
 80068e6:	6013      	str	r3, [r2, #0]
 80068e8:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80068ec:	2320      	movs	r3, #32
 80068ee:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 80068f0:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 80068f2:	2300      	movs	r3, #0
 80068f4:	3478      	adds	r4, #120	@ 0x78
 80068f6:	7023      	strb	r3, [r4, #0]
}
 80068f8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068fa:	0025      	movs	r5, r4
 80068fc:	cd08      	ldmia	r5!, {r3}
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	075b      	lsls	r3, r3, #29
 8006902:	d523      	bpl.n	800694c <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006904:	2180      	movs	r1, #128	@ 0x80
 8006906:	4b15      	ldr	r3, [pc, #84]	@ (800695c <UART_CheckIdleState+0xb8>)
 8006908:	2200      	movs	r2, #0
 800690a:	9300      	str	r3, [sp, #0]
 800690c:	0020      	movs	r0, r4
 800690e:	0033      	movs	r3, r6
 8006910:	03c9      	lsls	r1, r1, #15
 8006912:	f7ff ff7f 	bl	8006814 <UART_WaitOnFlagUntilTimeout>
 8006916:	2800      	cmp	r0, #0
 8006918:	d018      	beq.n	800694c <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800691a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800691e:	2201      	movs	r2, #1
 8006920:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006924:	6821      	ldr	r1, [r4, #0]
 8006926:	4e0e      	ldr	r6, [pc, #56]	@ (8006960 <UART_CheckIdleState+0xbc>)
 8006928:	680b      	ldr	r3, [r1, #0]
 800692a:	4033      	ands	r3, r6
 800692c:	600b      	str	r3, [r1, #0]
 800692e:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006932:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006936:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800693a:	6821      	ldr	r1, [r4, #0]
 800693c:	688b      	ldr	r3, [r1, #8]
 800693e:	4393      	bics	r3, r2
 8006940:	608b      	str	r3, [r1, #8]
 8006942:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8006946:	2320      	movs	r3, #32
 8006948:	67eb      	str	r3, [r5, #124]	@ 0x7c
      return HAL_TIMEOUT;
 800694a:	e7d1      	b.n	80068f0 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 800694c:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800694e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8006950:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006952:	67eb      	str	r3, [r5, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006954:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006956:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8006958:	e7cb      	b.n	80068f2 <UART_CheckIdleState+0x4e>
 800695a:	46c0      	nop			@ (mov r8, r8)
 800695c:	01ffffff 	.word	0x01ffffff
 8006960:	fffffedf 	.word	0xfffffedf

08006964 <HAL_UART_Init>:
{
 8006964:	b510      	push	{r4, lr}
 8006966:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8006968:	d101      	bne.n	800696e <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800696a:	2001      	movs	r0, #1
}
 800696c:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 800696e:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8006970:	2b00      	cmp	r3, #0
 8006972:	d104      	bne.n	800697e <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8006974:	0002      	movs	r2, r0
 8006976:	3278      	adds	r2, #120	@ 0x78
 8006978:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800697a:	f7fd ffbd 	bl	80048f8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800697e:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8006980:	2101      	movs	r1, #1
 8006982:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006984:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8006986:	6813      	ldr	r3, [r2, #0]
 8006988:	438b      	bics	r3, r1
 800698a:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800698c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800698e:	2b00      	cmp	r3, #0
 8006990:	d002      	beq.n	8006998 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8006992:	0020      	movs	r0, r4
 8006994:	f7ff fed6 	bl	8006744 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006998:	0020      	movs	r0, r4
 800699a:	f7ff fe3b 	bl	8006614 <UART_SetConfig>
 800699e:	2801      	cmp	r0, #1
 80069a0:	d0e3      	beq.n	800696a <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80069a2:	6823      	ldr	r3, [r4, #0]
 80069a4:	4907      	ldr	r1, [pc, #28]	@ (80069c4 <HAL_UART_Init+0x60>)
 80069a6:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80069a8:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80069aa:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80069ac:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80069ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80069b0:	689a      	ldr	r2, [r3, #8]
 80069b2:	438a      	bics	r2, r1
 80069b4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80069b6:	2201      	movs	r2, #1
 80069b8:	6819      	ldr	r1, [r3, #0]
 80069ba:	430a      	orrs	r2, r1
 80069bc:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80069be:	f7ff ff71 	bl	80068a4 <UART_CheckIdleState>
 80069c2:	e7d3      	b.n	800696c <HAL_UART_Init+0x8>
 80069c4:	fffff7ff 	.word	0xfffff7ff

080069c8 <__cvt>:
 80069c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069ca:	001f      	movs	r7, r3
 80069cc:	2300      	movs	r3, #0
 80069ce:	0016      	movs	r6, r2
 80069d0:	b08b      	sub	sp, #44	@ 0x2c
 80069d2:	429f      	cmp	r7, r3
 80069d4:	da04      	bge.n	80069e0 <__cvt+0x18>
 80069d6:	2180      	movs	r1, #128	@ 0x80
 80069d8:	0609      	lsls	r1, r1, #24
 80069da:	187b      	adds	r3, r7, r1
 80069dc:	001f      	movs	r7, r3
 80069de:	232d      	movs	r3, #45	@ 0x2d
 80069e0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80069e2:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80069e4:	7013      	strb	r3, [r2, #0]
 80069e6:	2320      	movs	r3, #32
 80069e8:	2203      	movs	r2, #3
 80069ea:	439d      	bics	r5, r3
 80069ec:	2d46      	cmp	r5, #70	@ 0x46
 80069ee:	d007      	beq.n	8006a00 <__cvt+0x38>
 80069f0:	002b      	movs	r3, r5
 80069f2:	3b45      	subs	r3, #69	@ 0x45
 80069f4:	4259      	negs	r1, r3
 80069f6:	414b      	adcs	r3, r1
 80069f8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80069fa:	3a01      	subs	r2, #1
 80069fc:	18cb      	adds	r3, r1, r3
 80069fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a00:	ab09      	add	r3, sp, #36	@ 0x24
 8006a02:	9304      	str	r3, [sp, #16]
 8006a04:	ab08      	add	r3, sp, #32
 8006a06:	9303      	str	r3, [sp, #12]
 8006a08:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006a0a:	9200      	str	r2, [sp, #0]
 8006a0c:	9302      	str	r3, [sp, #8]
 8006a0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a10:	0032      	movs	r2, r6
 8006a12:	9301      	str	r3, [sp, #4]
 8006a14:	003b      	movs	r3, r7
 8006a16:	f000 fe89 	bl	800772c <_dtoa_r>
 8006a1a:	0004      	movs	r4, r0
 8006a1c:	2d47      	cmp	r5, #71	@ 0x47
 8006a1e:	d11b      	bne.n	8006a58 <__cvt+0x90>
 8006a20:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006a22:	07db      	lsls	r3, r3, #31
 8006a24:	d511      	bpl.n	8006a4a <__cvt+0x82>
 8006a26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a28:	18c3      	adds	r3, r0, r3
 8006a2a:	9307      	str	r3, [sp, #28]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	2300      	movs	r3, #0
 8006a30:	0030      	movs	r0, r6
 8006a32:	0039      	movs	r1, r7
 8006a34:	f7f9 fd0a 	bl	800044c <__aeabi_dcmpeq>
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	d001      	beq.n	8006a40 <__cvt+0x78>
 8006a3c:	9b07      	ldr	r3, [sp, #28]
 8006a3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a40:	2230      	movs	r2, #48	@ 0x30
 8006a42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a44:	9907      	ldr	r1, [sp, #28]
 8006a46:	428b      	cmp	r3, r1
 8006a48:	d320      	bcc.n	8006a8c <__cvt+0xc4>
 8006a4a:	0020      	movs	r0, r4
 8006a4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a4e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006a50:	1b1b      	subs	r3, r3, r4
 8006a52:	6013      	str	r3, [r2, #0]
 8006a54:	b00b      	add	sp, #44	@ 0x2c
 8006a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a5a:	18c3      	adds	r3, r0, r3
 8006a5c:	9307      	str	r3, [sp, #28]
 8006a5e:	2d46      	cmp	r5, #70	@ 0x46
 8006a60:	d1e4      	bne.n	8006a2c <__cvt+0x64>
 8006a62:	7803      	ldrb	r3, [r0, #0]
 8006a64:	2b30      	cmp	r3, #48	@ 0x30
 8006a66:	d10c      	bne.n	8006a82 <__cvt+0xba>
 8006a68:	2200      	movs	r2, #0
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	0030      	movs	r0, r6
 8006a6e:	0039      	movs	r1, r7
 8006a70:	f7f9 fcec 	bl	800044c <__aeabi_dcmpeq>
 8006a74:	2800      	cmp	r0, #0
 8006a76:	d104      	bne.n	8006a82 <__cvt+0xba>
 8006a78:	2301      	movs	r3, #1
 8006a7a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006a7c:	1a9b      	subs	r3, r3, r2
 8006a7e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006a80:	6013      	str	r3, [r2, #0]
 8006a82:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006a84:	9a07      	ldr	r2, [sp, #28]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	18d3      	adds	r3, r2, r3
 8006a8a:	e7ce      	b.n	8006a2a <__cvt+0x62>
 8006a8c:	1c59      	adds	r1, r3, #1
 8006a8e:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a90:	701a      	strb	r2, [r3, #0]
 8006a92:	e7d6      	b.n	8006a42 <__cvt+0x7a>

08006a94 <__exponent>:
 8006a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a96:	232b      	movs	r3, #43	@ 0x2b
 8006a98:	b085      	sub	sp, #20
 8006a9a:	0005      	movs	r5, r0
 8006a9c:	1e0c      	subs	r4, r1, #0
 8006a9e:	7002      	strb	r2, [r0, #0]
 8006aa0:	da01      	bge.n	8006aa6 <__exponent+0x12>
 8006aa2:	424c      	negs	r4, r1
 8006aa4:	3302      	adds	r3, #2
 8006aa6:	706b      	strb	r3, [r5, #1]
 8006aa8:	2c09      	cmp	r4, #9
 8006aaa:	dd2c      	ble.n	8006b06 <__exponent+0x72>
 8006aac:	ab02      	add	r3, sp, #8
 8006aae:	1dde      	adds	r6, r3, #7
 8006ab0:	0020      	movs	r0, r4
 8006ab2:	210a      	movs	r1, #10
 8006ab4:	f7f9 fcb4 	bl	8000420 <__aeabi_idivmod>
 8006ab8:	0037      	movs	r7, r6
 8006aba:	3130      	adds	r1, #48	@ 0x30
 8006abc:	3e01      	subs	r6, #1
 8006abe:	0020      	movs	r0, r4
 8006ac0:	7031      	strb	r1, [r6, #0]
 8006ac2:	210a      	movs	r1, #10
 8006ac4:	9401      	str	r4, [sp, #4]
 8006ac6:	f7f9 fbc5 	bl	8000254 <__divsi3>
 8006aca:	9b01      	ldr	r3, [sp, #4]
 8006acc:	0004      	movs	r4, r0
 8006ace:	2b63      	cmp	r3, #99	@ 0x63
 8006ad0:	dcee      	bgt.n	8006ab0 <__exponent+0x1c>
 8006ad2:	1eba      	subs	r2, r7, #2
 8006ad4:	1ca8      	adds	r0, r5, #2
 8006ad6:	0001      	movs	r1, r0
 8006ad8:	0013      	movs	r3, r2
 8006ada:	3430      	adds	r4, #48	@ 0x30
 8006adc:	7014      	strb	r4, [r2, #0]
 8006ade:	ac02      	add	r4, sp, #8
 8006ae0:	3407      	adds	r4, #7
 8006ae2:	429c      	cmp	r4, r3
 8006ae4:	d80a      	bhi.n	8006afc <__exponent+0x68>
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	4294      	cmp	r4, r2
 8006aea:	d303      	bcc.n	8006af4 <__exponent+0x60>
 8006aec:	3309      	adds	r3, #9
 8006aee:	aa02      	add	r2, sp, #8
 8006af0:	189b      	adds	r3, r3, r2
 8006af2:	1bdb      	subs	r3, r3, r7
 8006af4:	18c0      	adds	r0, r0, r3
 8006af6:	1b40      	subs	r0, r0, r5
 8006af8:	b005      	add	sp, #20
 8006afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006afc:	781c      	ldrb	r4, [r3, #0]
 8006afe:	3301      	adds	r3, #1
 8006b00:	700c      	strb	r4, [r1, #0]
 8006b02:	3101      	adds	r1, #1
 8006b04:	e7eb      	b.n	8006ade <__exponent+0x4a>
 8006b06:	2330      	movs	r3, #48	@ 0x30
 8006b08:	18e4      	adds	r4, r4, r3
 8006b0a:	70ab      	strb	r3, [r5, #2]
 8006b0c:	1d28      	adds	r0, r5, #4
 8006b0e:	70ec      	strb	r4, [r5, #3]
 8006b10:	e7f1      	b.n	8006af6 <__exponent+0x62>
	...

08006b14 <_printf_float>:
 8006b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b16:	b097      	sub	sp, #92	@ 0x5c
 8006b18:	000d      	movs	r5, r1
 8006b1a:	920a      	str	r2, [sp, #40]	@ 0x28
 8006b1c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8006b1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b20:	9009      	str	r0, [sp, #36]	@ 0x24
 8006b22:	f000 fceb 	bl	80074fc <_localeconv_r>
 8006b26:	6803      	ldr	r3, [r0, #0]
 8006b28:	0018      	movs	r0, r3
 8006b2a:	930d      	str	r3, [sp, #52]	@ 0x34
 8006b2c:	f7f9 faec 	bl	8000108 <strlen>
 8006b30:	2300      	movs	r3, #0
 8006b32:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006b34:	9314      	str	r3, [sp, #80]	@ 0x50
 8006b36:	7e2b      	ldrb	r3, [r5, #24]
 8006b38:	2207      	movs	r2, #7
 8006b3a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b3c:	682b      	ldr	r3, [r5, #0]
 8006b3e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006b40:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006b42:	6823      	ldr	r3, [r4, #0]
 8006b44:	05c9      	lsls	r1, r1, #23
 8006b46:	d545      	bpl.n	8006bd4 <_printf_float+0xc0>
 8006b48:	189b      	adds	r3, r3, r2
 8006b4a:	4393      	bics	r3, r2
 8006b4c:	001a      	movs	r2, r3
 8006b4e:	3208      	adds	r2, #8
 8006b50:	6022      	str	r2, [r4, #0]
 8006b52:	2201      	movs	r2, #1
 8006b54:	681e      	ldr	r6, [r3, #0]
 8006b56:	685f      	ldr	r7, [r3, #4]
 8006b58:	007b      	lsls	r3, r7, #1
 8006b5a:	085b      	lsrs	r3, r3, #1
 8006b5c:	9311      	str	r3, [sp, #68]	@ 0x44
 8006b5e:	9610      	str	r6, [sp, #64]	@ 0x40
 8006b60:	64ae      	str	r6, [r5, #72]	@ 0x48
 8006b62:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8006b64:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006b66:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006b68:	4ba7      	ldr	r3, [pc, #668]	@ (8006e08 <_printf_float+0x2f4>)
 8006b6a:	4252      	negs	r2, r2
 8006b6c:	f7fc fbfa 	bl	8003364 <__aeabi_dcmpun>
 8006b70:	2800      	cmp	r0, #0
 8006b72:	d131      	bne.n	8006bd8 <_printf_float+0xc4>
 8006b74:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006b76:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006b78:	2201      	movs	r2, #1
 8006b7a:	4ba3      	ldr	r3, [pc, #652]	@ (8006e08 <_printf_float+0x2f4>)
 8006b7c:	4252      	negs	r2, r2
 8006b7e:	f7f9 fc75 	bl	800046c <__aeabi_dcmple>
 8006b82:	2800      	cmp	r0, #0
 8006b84:	d128      	bne.n	8006bd8 <_printf_float+0xc4>
 8006b86:	2200      	movs	r2, #0
 8006b88:	2300      	movs	r3, #0
 8006b8a:	0030      	movs	r0, r6
 8006b8c:	0039      	movs	r1, r7
 8006b8e:	f7f9 fc63 	bl	8000458 <__aeabi_dcmplt>
 8006b92:	2800      	cmp	r0, #0
 8006b94:	d003      	beq.n	8006b9e <_printf_float+0x8a>
 8006b96:	002b      	movs	r3, r5
 8006b98:	222d      	movs	r2, #45	@ 0x2d
 8006b9a:	3343      	adds	r3, #67	@ 0x43
 8006b9c:	701a      	strb	r2, [r3, #0]
 8006b9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ba0:	4f9a      	ldr	r7, [pc, #616]	@ (8006e0c <_printf_float+0x2f8>)
 8006ba2:	2b47      	cmp	r3, #71	@ 0x47
 8006ba4:	d800      	bhi.n	8006ba8 <_printf_float+0x94>
 8006ba6:	4f9a      	ldr	r7, [pc, #616]	@ (8006e10 <_printf_float+0x2fc>)
 8006ba8:	2303      	movs	r3, #3
 8006baa:	2400      	movs	r4, #0
 8006bac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006bae:	612b      	str	r3, [r5, #16]
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	439a      	bics	r2, r3
 8006bb4:	602a      	str	r2, [r5, #0]
 8006bb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bb8:	0029      	movs	r1, r5
 8006bba:	9300      	str	r3, [sp, #0]
 8006bbc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bc0:	aa15      	add	r2, sp, #84	@ 0x54
 8006bc2:	f000 f9e5 	bl	8006f90 <_printf_common>
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	d000      	beq.n	8006bcc <_printf_float+0xb8>
 8006bca:	e09e      	b.n	8006d0a <_printf_float+0x1f6>
 8006bcc:	2001      	movs	r0, #1
 8006bce:	4240      	negs	r0, r0
 8006bd0:	b017      	add	sp, #92	@ 0x5c
 8006bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bd4:	3307      	adds	r3, #7
 8006bd6:	e7b8      	b.n	8006b4a <_printf_float+0x36>
 8006bd8:	0032      	movs	r2, r6
 8006bda:	003b      	movs	r3, r7
 8006bdc:	0030      	movs	r0, r6
 8006bde:	0039      	movs	r1, r7
 8006be0:	f7fc fbc0 	bl	8003364 <__aeabi_dcmpun>
 8006be4:	2800      	cmp	r0, #0
 8006be6:	d00b      	beq.n	8006c00 <_printf_float+0xec>
 8006be8:	2f00      	cmp	r7, #0
 8006bea:	da03      	bge.n	8006bf4 <_printf_float+0xe0>
 8006bec:	002b      	movs	r3, r5
 8006bee:	222d      	movs	r2, #45	@ 0x2d
 8006bf0:	3343      	adds	r3, #67	@ 0x43
 8006bf2:	701a      	strb	r2, [r3, #0]
 8006bf4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bf6:	4f87      	ldr	r7, [pc, #540]	@ (8006e14 <_printf_float+0x300>)
 8006bf8:	2b47      	cmp	r3, #71	@ 0x47
 8006bfa:	d8d5      	bhi.n	8006ba8 <_printf_float+0x94>
 8006bfc:	4f86      	ldr	r7, [pc, #536]	@ (8006e18 <_printf_float+0x304>)
 8006bfe:	e7d3      	b.n	8006ba8 <_printf_float+0x94>
 8006c00:	2220      	movs	r2, #32
 8006c02:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006c04:	686b      	ldr	r3, [r5, #4]
 8006c06:	4394      	bics	r4, r2
 8006c08:	1c5a      	adds	r2, r3, #1
 8006c0a:	d146      	bne.n	8006c9a <_printf_float+0x186>
 8006c0c:	3307      	adds	r3, #7
 8006c0e:	606b      	str	r3, [r5, #4]
 8006c10:	2380      	movs	r3, #128	@ 0x80
 8006c12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c14:	00db      	lsls	r3, r3, #3
 8006c16:	4313      	orrs	r3, r2
 8006c18:	2200      	movs	r2, #0
 8006c1a:	602b      	str	r3, [r5, #0]
 8006c1c:	9206      	str	r2, [sp, #24]
 8006c1e:	aa14      	add	r2, sp, #80	@ 0x50
 8006c20:	9205      	str	r2, [sp, #20]
 8006c22:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006c24:	a90a      	add	r1, sp, #40	@ 0x28
 8006c26:	9204      	str	r2, [sp, #16]
 8006c28:	aa13      	add	r2, sp, #76	@ 0x4c
 8006c2a:	9203      	str	r2, [sp, #12]
 8006c2c:	2223      	movs	r2, #35	@ 0x23
 8006c2e:	1852      	adds	r2, r2, r1
 8006c30:	9202      	str	r2, [sp, #8]
 8006c32:	9301      	str	r3, [sp, #4]
 8006c34:	686b      	ldr	r3, [r5, #4]
 8006c36:	0032      	movs	r2, r6
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c3c:	003b      	movs	r3, r7
 8006c3e:	f7ff fec3 	bl	80069c8 <__cvt>
 8006c42:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006c44:	0007      	movs	r7, r0
 8006c46:	2c47      	cmp	r4, #71	@ 0x47
 8006c48:	d12d      	bne.n	8006ca6 <_printf_float+0x192>
 8006c4a:	1cd3      	adds	r3, r2, #3
 8006c4c:	db02      	blt.n	8006c54 <_printf_float+0x140>
 8006c4e:	686b      	ldr	r3, [r5, #4]
 8006c50:	429a      	cmp	r2, r3
 8006c52:	dd47      	ble.n	8006ce4 <_printf_float+0x1d0>
 8006c54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c56:	3b02      	subs	r3, #2
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c5c:	0028      	movs	r0, r5
 8006c5e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006c60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006c62:	3901      	subs	r1, #1
 8006c64:	3050      	adds	r0, #80	@ 0x50
 8006c66:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006c68:	f7ff ff14 	bl	8006a94 <__exponent>
 8006c6c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006c6e:	0004      	movs	r4, r0
 8006c70:	1813      	adds	r3, r2, r0
 8006c72:	612b      	str	r3, [r5, #16]
 8006c74:	2a01      	cmp	r2, #1
 8006c76:	dc02      	bgt.n	8006c7e <_printf_float+0x16a>
 8006c78:	682a      	ldr	r2, [r5, #0]
 8006c7a:	07d2      	lsls	r2, r2, #31
 8006c7c:	d501      	bpl.n	8006c82 <_printf_float+0x16e>
 8006c7e:	3301      	adds	r3, #1
 8006c80:	612b      	str	r3, [r5, #16]
 8006c82:	2323      	movs	r3, #35	@ 0x23
 8006c84:	aa0a      	add	r2, sp, #40	@ 0x28
 8006c86:	189b      	adds	r3, r3, r2
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d100      	bne.n	8006c90 <_printf_float+0x17c>
 8006c8e:	e792      	b.n	8006bb6 <_printf_float+0xa2>
 8006c90:	002b      	movs	r3, r5
 8006c92:	222d      	movs	r2, #45	@ 0x2d
 8006c94:	3343      	adds	r3, #67	@ 0x43
 8006c96:	701a      	strb	r2, [r3, #0]
 8006c98:	e78d      	b.n	8006bb6 <_printf_float+0xa2>
 8006c9a:	2c47      	cmp	r4, #71	@ 0x47
 8006c9c:	d1b8      	bne.n	8006c10 <_printf_float+0xfc>
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1b6      	bne.n	8006c10 <_printf_float+0xfc>
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	e7b3      	b.n	8006c0e <_printf_float+0xfa>
 8006ca6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ca8:	2b65      	cmp	r3, #101	@ 0x65
 8006caa:	d9d7      	bls.n	8006c5c <_printf_float+0x148>
 8006cac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006cae:	2b66      	cmp	r3, #102	@ 0x66
 8006cb0:	d11a      	bne.n	8006ce8 <_printf_float+0x1d4>
 8006cb2:	686b      	ldr	r3, [r5, #4]
 8006cb4:	2a00      	cmp	r2, #0
 8006cb6:	dd09      	ble.n	8006ccc <_printf_float+0x1b8>
 8006cb8:	612a      	str	r2, [r5, #16]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d102      	bne.n	8006cc4 <_printf_float+0x1b0>
 8006cbe:	6829      	ldr	r1, [r5, #0]
 8006cc0:	07c9      	lsls	r1, r1, #31
 8006cc2:	d50b      	bpl.n	8006cdc <_printf_float+0x1c8>
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	189b      	adds	r3, r3, r2
 8006cc8:	612b      	str	r3, [r5, #16]
 8006cca:	e007      	b.n	8006cdc <_printf_float+0x1c8>
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d103      	bne.n	8006cd8 <_printf_float+0x1c4>
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	6829      	ldr	r1, [r5, #0]
 8006cd4:	4211      	tst	r1, r2
 8006cd6:	d000      	beq.n	8006cda <_printf_float+0x1c6>
 8006cd8:	1c9a      	adds	r2, r3, #2
 8006cda:	612a      	str	r2, [r5, #16]
 8006cdc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006cde:	2400      	movs	r4, #0
 8006ce0:	65ab      	str	r3, [r5, #88]	@ 0x58
 8006ce2:	e7ce      	b.n	8006c82 <_printf_float+0x16e>
 8006ce4:	2367      	movs	r3, #103	@ 0x67
 8006ce6:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ce8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006cea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006cec:	4299      	cmp	r1, r3
 8006cee:	db06      	blt.n	8006cfe <_printf_float+0x1ea>
 8006cf0:	682b      	ldr	r3, [r5, #0]
 8006cf2:	6129      	str	r1, [r5, #16]
 8006cf4:	07db      	lsls	r3, r3, #31
 8006cf6:	d5f1      	bpl.n	8006cdc <_printf_float+0x1c8>
 8006cf8:	3101      	adds	r1, #1
 8006cfa:	6129      	str	r1, [r5, #16]
 8006cfc:	e7ee      	b.n	8006cdc <_printf_float+0x1c8>
 8006cfe:	2201      	movs	r2, #1
 8006d00:	2900      	cmp	r1, #0
 8006d02:	dce0      	bgt.n	8006cc6 <_printf_float+0x1b2>
 8006d04:	1892      	adds	r2, r2, r2
 8006d06:	1a52      	subs	r2, r2, r1
 8006d08:	e7dd      	b.n	8006cc6 <_printf_float+0x1b2>
 8006d0a:	682a      	ldr	r2, [r5, #0]
 8006d0c:	0553      	lsls	r3, r2, #21
 8006d0e:	d408      	bmi.n	8006d22 <_printf_float+0x20e>
 8006d10:	692b      	ldr	r3, [r5, #16]
 8006d12:	003a      	movs	r2, r7
 8006d14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d18:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006d1a:	47a0      	blx	r4
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	d129      	bne.n	8006d74 <_printf_float+0x260>
 8006d20:	e754      	b.n	8006bcc <_printf_float+0xb8>
 8006d22:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d24:	2b65      	cmp	r3, #101	@ 0x65
 8006d26:	d800      	bhi.n	8006d2a <_printf_float+0x216>
 8006d28:	e0db      	b.n	8006ee2 <_printf_float+0x3ce>
 8006d2a:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8006d2c:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8006d2e:	2200      	movs	r2, #0
 8006d30:	2300      	movs	r3, #0
 8006d32:	f7f9 fb8b 	bl	800044c <__aeabi_dcmpeq>
 8006d36:	2800      	cmp	r0, #0
 8006d38:	d033      	beq.n	8006da2 <_printf_float+0x28e>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	4a37      	ldr	r2, [pc, #220]	@ (8006e1c <_printf_float+0x308>)
 8006d3e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d40:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d42:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006d44:	47a0      	blx	r4
 8006d46:	3001      	adds	r0, #1
 8006d48:	d100      	bne.n	8006d4c <_printf_float+0x238>
 8006d4a:	e73f      	b.n	8006bcc <_printf_float+0xb8>
 8006d4c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006d4e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d50:	42b3      	cmp	r3, r6
 8006d52:	db02      	blt.n	8006d5a <_printf_float+0x246>
 8006d54:	682b      	ldr	r3, [r5, #0]
 8006d56:	07db      	lsls	r3, r3, #31
 8006d58:	d50c      	bpl.n	8006d74 <_printf_float+0x260>
 8006d5a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006d5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d5e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d60:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d64:	47a0      	blx	r4
 8006d66:	2400      	movs	r4, #0
 8006d68:	3001      	adds	r0, #1
 8006d6a:	d100      	bne.n	8006d6e <_printf_float+0x25a>
 8006d6c:	e72e      	b.n	8006bcc <_printf_float+0xb8>
 8006d6e:	1e73      	subs	r3, r6, #1
 8006d70:	42a3      	cmp	r3, r4
 8006d72:	dc0a      	bgt.n	8006d8a <_printf_float+0x276>
 8006d74:	682b      	ldr	r3, [r5, #0]
 8006d76:	079b      	lsls	r3, r3, #30
 8006d78:	d500      	bpl.n	8006d7c <_printf_float+0x268>
 8006d7a:	e106      	b.n	8006f8a <_printf_float+0x476>
 8006d7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006d7e:	68e8      	ldr	r0, [r5, #12]
 8006d80:	4298      	cmp	r0, r3
 8006d82:	db00      	blt.n	8006d86 <_printf_float+0x272>
 8006d84:	e724      	b.n	8006bd0 <_printf_float+0xbc>
 8006d86:	0018      	movs	r0, r3
 8006d88:	e722      	b.n	8006bd0 <_printf_float+0xbc>
 8006d8a:	002a      	movs	r2, r5
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d90:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d92:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006d94:	321a      	adds	r2, #26
 8006d96:	47b8      	blx	r7
 8006d98:	3001      	adds	r0, #1
 8006d9a:	d100      	bne.n	8006d9e <_printf_float+0x28a>
 8006d9c:	e716      	b.n	8006bcc <_printf_float+0xb8>
 8006d9e:	3401      	adds	r4, #1
 8006da0:	e7e5      	b.n	8006d6e <_printf_float+0x25a>
 8006da2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	dc3b      	bgt.n	8006e20 <_printf_float+0x30c>
 8006da8:	2301      	movs	r3, #1
 8006daa:	4a1c      	ldr	r2, [pc, #112]	@ (8006e1c <_printf_float+0x308>)
 8006dac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006dae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006db0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006db2:	47a0      	blx	r4
 8006db4:	3001      	adds	r0, #1
 8006db6:	d100      	bne.n	8006dba <_printf_float+0x2a6>
 8006db8:	e708      	b.n	8006bcc <_printf_float+0xb8>
 8006dba:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006dbc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006dbe:	4333      	orrs	r3, r6
 8006dc0:	d102      	bne.n	8006dc8 <_printf_float+0x2b4>
 8006dc2:	682b      	ldr	r3, [r5, #0]
 8006dc4:	07db      	lsls	r3, r3, #31
 8006dc6:	d5d5      	bpl.n	8006d74 <_printf_float+0x260>
 8006dc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006dcc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006dce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006dd0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006dd2:	47a0      	blx	r4
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	3001      	adds	r0, #1
 8006dd8:	d100      	bne.n	8006ddc <_printf_float+0x2c8>
 8006dda:	e6f7      	b.n	8006bcc <_printf_float+0xb8>
 8006ddc:	930c      	str	r3, [sp, #48]	@ 0x30
 8006dde:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006de0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006de2:	425b      	negs	r3, r3
 8006de4:	4293      	cmp	r3, r2
 8006de6:	dc01      	bgt.n	8006dec <_printf_float+0x2d8>
 8006de8:	0033      	movs	r3, r6
 8006dea:	e792      	b.n	8006d12 <_printf_float+0x1fe>
 8006dec:	002a      	movs	r2, r5
 8006dee:	2301      	movs	r3, #1
 8006df0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006df2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006df4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006df6:	321a      	adds	r2, #26
 8006df8:	47a0      	blx	r4
 8006dfa:	3001      	adds	r0, #1
 8006dfc:	d100      	bne.n	8006e00 <_printf_float+0x2ec>
 8006dfe:	e6e5      	b.n	8006bcc <_printf_float+0xb8>
 8006e00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e02:	3301      	adds	r3, #1
 8006e04:	e7ea      	b.n	8006ddc <_printf_float+0x2c8>
 8006e06:	46c0      	nop			@ (mov r8, r8)
 8006e08:	7fefffff 	.word	0x7fefffff
 8006e0c:	08009912 	.word	0x08009912
 8006e10:	0800990e 	.word	0x0800990e
 8006e14:	0800991a 	.word	0x0800991a
 8006e18:	08009916 	.word	0x08009916
 8006e1c:	0800991e 	.word	0x0800991e
 8006e20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e22:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006e24:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e26:	429e      	cmp	r6, r3
 8006e28:	dd00      	ble.n	8006e2c <_printf_float+0x318>
 8006e2a:	001e      	movs	r6, r3
 8006e2c:	2e00      	cmp	r6, #0
 8006e2e:	dc31      	bgt.n	8006e94 <_printf_float+0x380>
 8006e30:	43f3      	mvns	r3, r6
 8006e32:	2400      	movs	r4, #0
 8006e34:	17db      	asrs	r3, r3, #31
 8006e36:	4033      	ands	r3, r6
 8006e38:	930e      	str	r3, [sp, #56]	@ 0x38
 8006e3a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006e3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e3e:	1af3      	subs	r3, r6, r3
 8006e40:	42a3      	cmp	r3, r4
 8006e42:	dc30      	bgt.n	8006ea6 <_printf_float+0x392>
 8006e44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e46:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	dc38      	bgt.n	8006ebe <_printf_float+0x3aa>
 8006e4c:	682b      	ldr	r3, [r5, #0]
 8006e4e:	07db      	lsls	r3, r3, #31
 8006e50:	d435      	bmi.n	8006ebe <_printf_float+0x3aa>
 8006e52:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006e54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e56:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e58:	1b9b      	subs	r3, r3, r6
 8006e5a:	1b14      	subs	r4, r2, r4
 8006e5c:	429c      	cmp	r4, r3
 8006e5e:	dd00      	ble.n	8006e62 <_printf_float+0x34e>
 8006e60:	001c      	movs	r4, r3
 8006e62:	2c00      	cmp	r4, #0
 8006e64:	dc34      	bgt.n	8006ed0 <_printf_float+0x3bc>
 8006e66:	43e3      	mvns	r3, r4
 8006e68:	2600      	movs	r6, #0
 8006e6a:	17db      	asrs	r3, r3, #31
 8006e6c:	401c      	ands	r4, r3
 8006e6e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	1b1b      	subs	r3, r3, r4
 8006e76:	42b3      	cmp	r3, r6
 8006e78:	dc00      	bgt.n	8006e7c <_printf_float+0x368>
 8006e7a:	e77b      	b.n	8006d74 <_printf_float+0x260>
 8006e7c:	002a      	movs	r2, r5
 8006e7e:	2301      	movs	r3, #1
 8006e80:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e84:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006e86:	321a      	adds	r2, #26
 8006e88:	47b8      	blx	r7
 8006e8a:	3001      	adds	r0, #1
 8006e8c:	d100      	bne.n	8006e90 <_printf_float+0x37c>
 8006e8e:	e69d      	b.n	8006bcc <_printf_float+0xb8>
 8006e90:	3601      	adds	r6, #1
 8006e92:	e7ec      	b.n	8006e6e <_printf_float+0x35a>
 8006e94:	0033      	movs	r3, r6
 8006e96:	003a      	movs	r2, r7
 8006e98:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e9c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006e9e:	47a0      	blx	r4
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	d1c5      	bne.n	8006e30 <_printf_float+0x31c>
 8006ea4:	e692      	b.n	8006bcc <_printf_float+0xb8>
 8006ea6:	002a      	movs	r2, r5
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006eac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006eae:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006eb0:	321a      	adds	r2, #26
 8006eb2:	47b0      	blx	r6
 8006eb4:	3001      	adds	r0, #1
 8006eb6:	d100      	bne.n	8006eba <_printf_float+0x3a6>
 8006eb8:	e688      	b.n	8006bcc <_printf_float+0xb8>
 8006eba:	3401      	adds	r4, #1
 8006ebc:	e7bd      	b.n	8006e3a <_printf_float+0x326>
 8006ebe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ec0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006ec2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ec4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ec6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006ec8:	47a0      	blx	r4
 8006eca:	3001      	adds	r0, #1
 8006ecc:	d1c1      	bne.n	8006e52 <_printf_float+0x33e>
 8006ece:	e67d      	b.n	8006bcc <_printf_float+0xb8>
 8006ed0:	19ba      	adds	r2, r7, r6
 8006ed2:	0023      	movs	r3, r4
 8006ed4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ed6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ed8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006eda:	47b0      	blx	r6
 8006edc:	3001      	adds	r0, #1
 8006ede:	d1c2      	bne.n	8006e66 <_printf_float+0x352>
 8006ee0:	e674      	b.n	8006bcc <_printf_float+0xb8>
 8006ee2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ee4:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	dc02      	bgt.n	8006ef0 <_printf_float+0x3dc>
 8006eea:	2301      	movs	r3, #1
 8006eec:	421a      	tst	r2, r3
 8006eee:	d039      	beq.n	8006f64 <_printf_float+0x450>
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	003a      	movs	r2, r7
 8006ef4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ef6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ef8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006efa:	47b0      	blx	r6
 8006efc:	3001      	adds	r0, #1
 8006efe:	d100      	bne.n	8006f02 <_printf_float+0x3ee>
 8006f00:	e664      	b.n	8006bcc <_printf_float+0xb8>
 8006f02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f04:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f06:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f08:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f0a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006f0c:	47b0      	blx	r6
 8006f0e:	3001      	adds	r0, #1
 8006f10:	d100      	bne.n	8006f14 <_printf_float+0x400>
 8006f12:	e65b      	b.n	8006bcc <_printf_float+0xb8>
 8006f14:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8006f16:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8006f18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	3b01      	subs	r3, #1
 8006f1e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f20:	2300      	movs	r3, #0
 8006f22:	f7f9 fa93 	bl	800044c <__aeabi_dcmpeq>
 8006f26:	2800      	cmp	r0, #0
 8006f28:	d11a      	bne.n	8006f60 <_printf_float+0x44c>
 8006f2a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f2c:	1c7a      	adds	r2, r7, #1
 8006f2e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f30:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f32:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006f34:	47b0      	blx	r6
 8006f36:	3001      	adds	r0, #1
 8006f38:	d10e      	bne.n	8006f58 <_printf_float+0x444>
 8006f3a:	e647      	b.n	8006bcc <_printf_float+0xb8>
 8006f3c:	002a      	movs	r2, r5
 8006f3e:	2301      	movs	r3, #1
 8006f40:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f44:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006f46:	321a      	adds	r2, #26
 8006f48:	47b8      	blx	r7
 8006f4a:	3001      	adds	r0, #1
 8006f4c:	d100      	bne.n	8006f50 <_printf_float+0x43c>
 8006f4e:	e63d      	b.n	8006bcc <_printf_float+0xb8>
 8006f50:	3601      	adds	r6, #1
 8006f52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f54:	429e      	cmp	r6, r3
 8006f56:	dbf1      	blt.n	8006f3c <_printf_float+0x428>
 8006f58:	002a      	movs	r2, r5
 8006f5a:	0023      	movs	r3, r4
 8006f5c:	3250      	adds	r2, #80	@ 0x50
 8006f5e:	e6d9      	b.n	8006d14 <_printf_float+0x200>
 8006f60:	2600      	movs	r6, #0
 8006f62:	e7f6      	b.n	8006f52 <_printf_float+0x43e>
 8006f64:	003a      	movs	r2, r7
 8006f66:	e7e2      	b.n	8006f2e <_printf_float+0x41a>
 8006f68:	002a      	movs	r2, r5
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f70:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006f72:	3219      	adds	r2, #25
 8006f74:	47b0      	blx	r6
 8006f76:	3001      	adds	r0, #1
 8006f78:	d100      	bne.n	8006f7c <_printf_float+0x468>
 8006f7a:	e627      	b.n	8006bcc <_printf_float+0xb8>
 8006f7c:	3401      	adds	r4, #1
 8006f7e:	68eb      	ldr	r3, [r5, #12]
 8006f80:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006f82:	1a9b      	subs	r3, r3, r2
 8006f84:	42a3      	cmp	r3, r4
 8006f86:	dcef      	bgt.n	8006f68 <_printf_float+0x454>
 8006f88:	e6f8      	b.n	8006d7c <_printf_float+0x268>
 8006f8a:	2400      	movs	r4, #0
 8006f8c:	e7f7      	b.n	8006f7e <_printf_float+0x46a>
 8006f8e:	46c0      	nop			@ (mov r8, r8)

08006f90 <_printf_common>:
 8006f90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f92:	0016      	movs	r6, r2
 8006f94:	9301      	str	r3, [sp, #4]
 8006f96:	688a      	ldr	r2, [r1, #8]
 8006f98:	690b      	ldr	r3, [r1, #16]
 8006f9a:	000c      	movs	r4, r1
 8006f9c:	9000      	str	r0, [sp, #0]
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	da00      	bge.n	8006fa4 <_printf_common+0x14>
 8006fa2:	0013      	movs	r3, r2
 8006fa4:	0022      	movs	r2, r4
 8006fa6:	6033      	str	r3, [r6, #0]
 8006fa8:	3243      	adds	r2, #67	@ 0x43
 8006faa:	7812      	ldrb	r2, [r2, #0]
 8006fac:	2a00      	cmp	r2, #0
 8006fae:	d001      	beq.n	8006fb4 <_printf_common+0x24>
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	6033      	str	r3, [r6, #0]
 8006fb4:	6823      	ldr	r3, [r4, #0]
 8006fb6:	069b      	lsls	r3, r3, #26
 8006fb8:	d502      	bpl.n	8006fc0 <_printf_common+0x30>
 8006fba:	6833      	ldr	r3, [r6, #0]
 8006fbc:	3302      	adds	r3, #2
 8006fbe:	6033      	str	r3, [r6, #0]
 8006fc0:	6822      	ldr	r2, [r4, #0]
 8006fc2:	2306      	movs	r3, #6
 8006fc4:	0015      	movs	r5, r2
 8006fc6:	401d      	ands	r5, r3
 8006fc8:	421a      	tst	r2, r3
 8006fca:	d027      	beq.n	800701c <_printf_common+0x8c>
 8006fcc:	0023      	movs	r3, r4
 8006fce:	3343      	adds	r3, #67	@ 0x43
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	1e5a      	subs	r2, r3, #1
 8006fd4:	4193      	sbcs	r3, r2
 8006fd6:	6822      	ldr	r2, [r4, #0]
 8006fd8:	0692      	lsls	r2, r2, #26
 8006fda:	d430      	bmi.n	800703e <_printf_common+0xae>
 8006fdc:	0022      	movs	r2, r4
 8006fde:	9901      	ldr	r1, [sp, #4]
 8006fe0:	9800      	ldr	r0, [sp, #0]
 8006fe2:	9d08      	ldr	r5, [sp, #32]
 8006fe4:	3243      	adds	r2, #67	@ 0x43
 8006fe6:	47a8      	blx	r5
 8006fe8:	3001      	adds	r0, #1
 8006fea:	d025      	beq.n	8007038 <_printf_common+0xa8>
 8006fec:	2206      	movs	r2, #6
 8006fee:	6823      	ldr	r3, [r4, #0]
 8006ff0:	2500      	movs	r5, #0
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	2b04      	cmp	r3, #4
 8006ff6:	d105      	bne.n	8007004 <_printf_common+0x74>
 8006ff8:	6833      	ldr	r3, [r6, #0]
 8006ffa:	68e5      	ldr	r5, [r4, #12]
 8006ffc:	1aed      	subs	r5, r5, r3
 8006ffe:	43eb      	mvns	r3, r5
 8007000:	17db      	asrs	r3, r3, #31
 8007002:	401d      	ands	r5, r3
 8007004:	68a3      	ldr	r3, [r4, #8]
 8007006:	6922      	ldr	r2, [r4, #16]
 8007008:	4293      	cmp	r3, r2
 800700a:	dd01      	ble.n	8007010 <_printf_common+0x80>
 800700c:	1a9b      	subs	r3, r3, r2
 800700e:	18ed      	adds	r5, r5, r3
 8007010:	2600      	movs	r6, #0
 8007012:	42b5      	cmp	r5, r6
 8007014:	d120      	bne.n	8007058 <_printf_common+0xc8>
 8007016:	2000      	movs	r0, #0
 8007018:	e010      	b.n	800703c <_printf_common+0xac>
 800701a:	3501      	adds	r5, #1
 800701c:	68e3      	ldr	r3, [r4, #12]
 800701e:	6832      	ldr	r2, [r6, #0]
 8007020:	1a9b      	subs	r3, r3, r2
 8007022:	42ab      	cmp	r3, r5
 8007024:	ddd2      	ble.n	8006fcc <_printf_common+0x3c>
 8007026:	0022      	movs	r2, r4
 8007028:	2301      	movs	r3, #1
 800702a:	9901      	ldr	r1, [sp, #4]
 800702c:	9800      	ldr	r0, [sp, #0]
 800702e:	9f08      	ldr	r7, [sp, #32]
 8007030:	3219      	adds	r2, #25
 8007032:	47b8      	blx	r7
 8007034:	3001      	adds	r0, #1
 8007036:	d1f0      	bne.n	800701a <_printf_common+0x8a>
 8007038:	2001      	movs	r0, #1
 800703a:	4240      	negs	r0, r0
 800703c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800703e:	2030      	movs	r0, #48	@ 0x30
 8007040:	18e1      	adds	r1, r4, r3
 8007042:	3143      	adds	r1, #67	@ 0x43
 8007044:	7008      	strb	r0, [r1, #0]
 8007046:	0021      	movs	r1, r4
 8007048:	1c5a      	adds	r2, r3, #1
 800704a:	3145      	adds	r1, #69	@ 0x45
 800704c:	7809      	ldrb	r1, [r1, #0]
 800704e:	18a2      	adds	r2, r4, r2
 8007050:	3243      	adds	r2, #67	@ 0x43
 8007052:	3302      	adds	r3, #2
 8007054:	7011      	strb	r1, [r2, #0]
 8007056:	e7c1      	b.n	8006fdc <_printf_common+0x4c>
 8007058:	0022      	movs	r2, r4
 800705a:	2301      	movs	r3, #1
 800705c:	9901      	ldr	r1, [sp, #4]
 800705e:	9800      	ldr	r0, [sp, #0]
 8007060:	9f08      	ldr	r7, [sp, #32]
 8007062:	321a      	adds	r2, #26
 8007064:	47b8      	blx	r7
 8007066:	3001      	adds	r0, #1
 8007068:	d0e6      	beq.n	8007038 <_printf_common+0xa8>
 800706a:	3601      	adds	r6, #1
 800706c:	e7d1      	b.n	8007012 <_printf_common+0x82>
	...

08007070 <_printf_i>:
 8007070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007072:	b08b      	sub	sp, #44	@ 0x2c
 8007074:	9206      	str	r2, [sp, #24]
 8007076:	000a      	movs	r2, r1
 8007078:	3243      	adds	r2, #67	@ 0x43
 800707a:	9307      	str	r3, [sp, #28]
 800707c:	9005      	str	r0, [sp, #20]
 800707e:	9203      	str	r2, [sp, #12]
 8007080:	7e0a      	ldrb	r2, [r1, #24]
 8007082:	000c      	movs	r4, r1
 8007084:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007086:	2a78      	cmp	r2, #120	@ 0x78
 8007088:	d809      	bhi.n	800709e <_printf_i+0x2e>
 800708a:	2a62      	cmp	r2, #98	@ 0x62
 800708c:	d80b      	bhi.n	80070a6 <_printf_i+0x36>
 800708e:	2a00      	cmp	r2, #0
 8007090:	d100      	bne.n	8007094 <_printf_i+0x24>
 8007092:	e0ba      	b.n	800720a <_printf_i+0x19a>
 8007094:	497a      	ldr	r1, [pc, #488]	@ (8007280 <_printf_i+0x210>)
 8007096:	9104      	str	r1, [sp, #16]
 8007098:	2a58      	cmp	r2, #88	@ 0x58
 800709a:	d100      	bne.n	800709e <_printf_i+0x2e>
 800709c:	e08e      	b.n	80071bc <_printf_i+0x14c>
 800709e:	0025      	movs	r5, r4
 80070a0:	3542      	adds	r5, #66	@ 0x42
 80070a2:	702a      	strb	r2, [r5, #0]
 80070a4:	e022      	b.n	80070ec <_printf_i+0x7c>
 80070a6:	0010      	movs	r0, r2
 80070a8:	3863      	subs	r0, #99	@ 0x63
 80070aa:	2815      	cmp	r0, #21
 80070ac:	d8f7      	bhi.n	800709e <_printf_i+0x2e>
 80070ae:	f7f9 f83d 	bl	800012c <__gnu_thumb1_case_shi>
 80070b2:	0016      	.short	0x0016
 80070b4:	fff6001f 	.word	0xfff6001f
 80070b8:	fff6fff6 	.word	0xfff6fff6
 80070bc:	001ffff6 	.word	0x001ffff6
 80070c0:	fff6fff6 	.word	0xfff6fff6
 80070c4:	fff6fff6 	.word	0xfff6fff6
 80070c8:	0036009f 	.word	0x0036009f
 80070cc:	fff6007e 	.word	0xfff6007e
 80070d0:	00b0fff6 	.word	0x00b0fff6
 80070d4:	0036fff6 	.word	0x0036fff6
 80070d8:	fff6fff6 	.word	0xfff6fff6
 80070dc:	0082      	.short	0x0082
 80070de:	0025      	movs	r5, r4
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	3542      	adds	r5, #66	@ 0x42
 80070e4:	1d11      	adds	r1, r2, #4
 80070e6:	6019      	str	r1, [r3, #0]
 80070e8:	6813      	ldr	r3, [r2, #0]
 80070ea:	702b      	strb	r3, [r5, #0]
 80070ec:	2301      	movs	r3, #1
 80070ee:	e09e      	b.n	800722e <_printf_i+0x1be>
 80070f0:	6818      	ldr	r0, [r3, #0]
 80070f2:	6809      	ldr	r1, [r1, #0]
 80070f4:	1d02      	adds	r2, r0, #4
 80070f6:	060d      	lsls	r5, r1, #24
 80070f8:	d50b      	bpl.n	8007112 <_printf_i+0xa2>
 80070fa:	6806      	ldr	r6, [r0, #0]
 80070fc:	601a      	str	r2, [r3, #0]
 80070fe:	2e00      	cmp	r6, #0
 8007100:	da03      	bge.n	800710a <_printf_i+0x9a>
 8007102:	232d      	movs	r3, #45	@ 0x2d
 8007104:	9a03      	ldr	r2, [sp, #12]
 8007106:	4276      	negs	r6, r6
 8007108:	7013      	strb	r3, [r2, #0]
 800710a:	4b5d      	ldr	r3, [pc, #372]	@ (8007280 <_printf_i+0x210>)
 800710c:	270a      	movs	r7, #10
 800710e:	9304      	str	r3, [sp, #16]
 8007110:	e018      	b.n	8007144 <_printf_i+0xd4>
 8007112:	6806      	ldr	r6, [r0, #0]
 8007114:	601a      	str	r2, [r3, #0]
 8007116:	0649      	lsls	r1, r1, #25
 8007118:	d5f1      	bpl.n	80070fe <_printf_i+0x8e>
 800711a:	b236      	sxth	r6, r6
 800711c:	e7ef      	b.n	80070fe <_printf_i+0x8e>
 800711e:	6808      	ldr	r0, [r1, #0]
 8007120:	6819      	ldr	r1, [r3, #0]
 8007122:	c940      	ldmia	r1!, {r6}
 8007124:	0605      	lsls	r5, r0, #24
 8007126:	d402      	bmi.n	800712e <_printf_i+0xbe>
 8007128:	0640      	lsls	r0, r0, #25
 800712a:	d500      	bpl.n	800712e <_printf_i+0xbe>
 800712c:	b2b6      	uxth	r6, r6
 800712e:	6019      	str	r1, [r3, #0]
 8007130:	4b53      	ldr	r3, [pc, #332]	@ (8007280 <_printf_i+0x210>)
 8007132:	270a      	movs	r7, #10
 8007134:	9304      	str	r3, [sp, #16]
 8007136:	2a6f      	cmp	r2, #111	@ 0x6f
 8007138:	d100      	bne.n	800713c <_printf_i+0xcc>
 800713a:	3f02      	subs	r7, #2
 800713c:	0023      	movs	r3, r4
 800713e:	2200      	movs	r2, #0
 8007140:	3343      	adds	r3, #67	@ 0x43
 8007142:	701a      	strb	r2, [r3, #0]
 8007144:	6863      	ldr	r3, [r4, #4]
 8007146:	60a3      	str	r3, [r4, #8]
 8007148:	2b00      	cmp	r3, #0
 800714a:	db06      	blt.n	800715a <_printf_i+0xea>
 800714c:	2104      	movs	r1, #4
 800714e:	6822      	ldr	r2, [r4, #0]
 8007150:	9d03      	ldr	r5, [sp, #12]
 8007152:	438a      	bics	r2, r1
 8007154:	6022      	str	r2, [r4, #0]
 8007156:	4333      	orrs	r3, r6
 8007158:	d00c      	beq.n	8007174 <_printf_i+0x104>
 800715a:	9d03      	ldr	r5, [sp, #12]
 800715c:	0030      	movs	r0, r6
 800715e:	0039      	movs	r1, r7
 8007160:	f7f9 f874 	bl	800024c <__aeabi_uidivmod>
 8007164:	9b04      	ldr	r3, [sp, #16]
 8007166:	3d01      	subs	r5, #1
 8007168:	5c5b      	ldrb	r3, [r3, r1]
 800716a:	702b      	strb	r3, [r5, #0]
 800716c:	0033      	movs	r3, r6
 800716e:	0006      	movs	r6, r0
 8007170:	429f      	cmp	r7, r3
 8007172:	d9f3      	bls.n	800715c <_printf_i+0xec>
 8007174:	2f08      	cmp	r7, #8
 8007176:	d109      	bne.n	800718c <_printf_i+0x11c>
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	07db      	lsls	r3, r3, #31
 800717c:	d506      	bpl.n	800718c <_printf_i+0x11c>
 800717e:	6862      	ldr	r2, [r4, #4]
 8007180:	6923      	ldr	r3, [r4, #16]
 8007182:	429a      	cmp	r2, r3
 8007184:	dc02      	bgt.n	800718c <_printf_i+0x11c>
 8007186:	2330      	movs	r3, #48	@ 0x30
 8007188:	3d01      	subs	r5, #1
 800718a:	702b      	strb	r3, [r5, #0]
 800718c:	9b03      	ldr	r3, [sp, #12]
 800718e:	1b5b      	subs	r3, r3, r5
 8007190:	6123      	str	r3, [r4, #16]
 8007192:	9b07      	ldr	r3, [sp, #28]
 8007194:	0021      	movs	r1, r4
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	9805      	ldr	r0, [sp, #20]
 800719a:	9b06      	ldr	r3, [sp, #24]
 800719c:	aa09      	add	r2, sp, #36	@ 0x24
 800719e:	f7ff fef7 	bl	8006f90 <_printf_common>
 80071a2:	3001      	adds	r0, #1
 80071a4:	d148      	bne.n	8007238 <_printf_i+0x1c8>
 80071a6:	2001      	movs	r0, #1
 80071a8:	4240      	negs	r0, r0
 80071aa:	b00b      	add	sp, #44	@ 0x2c
 80071ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071ae:	2220      	movs	r2, #32
 80071b0:	6809      	ldr	r1, [r1, #0]
 80071b2:	430a      	orrs	r2, r1
 80071b4:	6022      	str	r2, [r4, #0]
 80071b6:	2278      	movs	r2, #120	@ 0x78
 80071b8:	4932      	ldr	r1, [pc, #200]	@ (8007284 <_printf_i+0x214>)
 80071ba:	9104      	str	r1, [sp, #16]
 80071bc:	0021      	movs	r1, r4
 80071be:	3145      	adds	r1, #69	@ 0x45
 80071c0:	700a      	strb	r2, [r1, #0]
 80071c2:	6819      	ldr	r1, [r3, #0]
 80071c4:	6822      	ldr	r2, [r4, #0]
 80071c6:	c940      	ldmia	r1!, {r6}
 80071c8:	0610      	lsls	r0, r2, #24
 80071ca:	d402      	bmi.n	80071d2 <_printf_i+0x162>
 80071cc:	0650      	lsls	r0, r2, #25
 80071ce:	d500      	bpl.n	80071d2 <_printf_i+0x162>
 80071d0:	b2b6      	uxth	r6, r6
 80071d2:	6019      	str	r1, [r3, #0]
 80071d4:	07d3      	lsls	r3, r2, #31
 80071d6:	d502      	bpl.n	80071de <_printf_i+0x16e>
 80071d8:	2320      	movs	r3, #32
 80071da:	4313      	orrs	r3, r2
 80071dc:	6023      	str	r3, [r4, #0]
 80071de:	2e00      	cmp	r6, #0
 80071e0:	d001      	beq.n	80071e6 <_printf_i+0x176>
 80071e2:	2710      	movs	r7, #16
 80071e4:	e7aa      	b.n	800713c <_printf_i+0xcc>
 80071e6:	2220      	movs	r2, #32
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	4393      	bics	r3, r2
 80071ec:	6023      	str	r3, [r4, #0]
 80071ee:	e7f8      	b.n	80071e2 <_printf_i+0x172>
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	680d      	ldr	r5, [r1, #0]
 80071f4:	1d10      	adds	r0, r2, #4
 80071f6:	6949      	ldr	r1, [r1, #20]
 80071f8:	6018      	str	r0, [r3, #0]
 80071fa:	6813      	ldr	r3, [r2, #0]
 80071fc:	062e      	lsls	r6, r5, #24
 80071fe:	d501      	bpl.n	8007204 <_printf_i+0x194>
 8007200:	6019      	str	r1, [r3, #0]
 8007202:	e002      	b.n	800720a <_printf_i+0x19a>
 8007204:	066d      	lsls	r5, r5, #25
 8007206:	d5fb      	bpl.n	8007200 <_printf_i+0x190>
 8007208:	8019      	strh	r1, [r3, #0]
 800720a:	2300      	movs	r3, #0
 800720c:	9d03      	ldr	r5, [sp, #12]
 800720e:	6123      	str	r3, [r4, #16]
 8007210:	e7bf      	b.n	8007192 <_printf_i+0x122>
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	1d11      	adds	r1, r2, #4
 8007216:	6019      	str	r1, [r3, #0]
 8007218:	6815      	ldr	r5, [r2, #0]
 800721a:	2100      	movs	r1, #0
 800721c:	0028      	movs	r0, r5
 800721e:	6862      	ldr	r2, [r4, #4]
 8007220:	f000 f9eb 	bl	80075fa <memchr>
 8007224:	2800      	cmp	r0, #0
 8007226:	d001      	beq.n	800722c <_printf_i+0x1bc>
 8007228:	1b40      	subs	r0, r0, r5
 800722a:	6060      	str	r0, [r4, #4]
 800722c:	6863      	ldr	r3, [r4, #4]
 800722e:	6123      	str	r3, [r4, #16]
 8007230:	2300      	movs	r3, #0
 8007232:	9a03      	ldr	r2, [sp, #12]
 8007234:	7013      	strb	r3, [r2, #0]
 8007236:	e7ac      	b.n	8007192 <_printf_i+0x122>
 8007238:	002a      	movs	r2, r5
 800723a:	6923      	ldr	r3, [r4, #16]
 800723c:	9906      	ldr	r1, [sp, #24]
 800723e:	9805      	ldr	r0, [sp, #20]
 8007240:	9d07      	ldr	r5, [sp, #28]
 8007242:	47a8      	blx	r5
 8007244:	3001      	adds	r0, #1
 8007246:	d0ae      	beq.n	80071a6 <_printf_i+0x136>
 8007248:	6823      	ldr	r3, [r4, #0]
 800724a:	079b      	lsls	r3, r3, #30
 800724c:	d415      	bmi.n	800727a <_printf_i+0x20a>
 800724e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007250:	68e0      	ldr	r0, [r4, #12]
 8007252:	4298      	cmp	r0, r3
 8007254:	daa9      	bge.n	80071aa <_printf_i+0x13a>
 8007256:	0018      	movs	r0, r3
 8007258:	e7a7      	b.n	80071aa <_printf_i+0x13a>
 800725a:	0022      	movs	r2, r4
 800725c:	2301      	movs	r3, #1
 800725e:	9906      	ldr	r1, [sp, #24]
 8007260:	9805      	ldr	r0, [sp, #20]
 8007262:	9e07      	ldr	r6, [sp, #28]
 8007264:	3219      	adds	r2, #25
 8007266:	47b0      	blx	r6
 8007268:	3001      	adds	r0, #1
 800726a:	d09c      	beq.n	80071a6 <_printf_i+0x136>
 800726c:	3501      	adds	r5, #1
 800726e:	68e3      	ldr	r3, [r4, #12]
 8007270:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007272:	1a9b      	subs	r3, r3, r2
 8007274:	42ab      	cmp	r3, r5
 8007276:	dcf0      	bgt.n	800725a <_printf_i+0x1ea>
 8007278:	e7e9      	b.n	800724e <_printf_i+0x1de>
 800727a:	2500      	movs	r5, #0
 800727c:	e7f7      	b.n	800726e <_printf_i+0x1fe>
 800727e:	46c0      	nop			@ (mov r8, r8)
 8007280:	08009920 	.word	0x08009920
 8007284:	08009931 	.word	0x08009931

08007288 <std>:
 8007288:	2300      	movs	r3, #0
 800728a:	b510      	push	{r4, lr}
 800728c:	0004      	movs	r4, r0
 800728e:	6003      	str	r3, [r0, #0]
 8007290:	6043      	str	r3, [r0, #4]
 8007292:	6083      	str	r3, [r0, #8]
 8007294:	8181      	strh	r1, [r0, #12]
 8007296:	6643      	str	r3, [r0, #100]	@ 0x64
 8007298:	81c2      	strh	r2, [r0, #14]
 800729a:	6103      	str	r3, [r0, #16]
 800729c:	6143      	str	r3, [r0, #20]
 800729e:	6183      	str	r3, [r0, #24]
 80072a0:	0019      	movs	r1, r3
 80072a2:	2208      	movs	r2, #8
 80072a4:	305c      	adds	r0, #92	@ 0x5c
 80072a6:	f000 f921 	bl	80074ec <memset>
 80072aa:	4b0b      	ldr	r3, [pc, #44]	@ (80072d8 <std+0x50>)
 80072ac:	6224      	str	r4, [r4, #32]
 80072ae:	6263      	str	r3, [r4, #36]	@ 0x24
 80072b0:	4b0a      	ldr	r3, [pc, #40]	@ (80072dc <std+0x54>)
 80072b2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072b4:	4b0a      	ldr	r3, [pc, #40]	@ (80072e0 <std+0x58>)
 80072b6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80072b8:	4b0a      	ldr	r3, [pc, #40]	@ (80072e4 <std+0x5c>)
 80072ba:	6323      	str	r3, [r4, #48]	@ 0x30
 80072bc:	4b0a      	ldr	r3, [pc, #40]	@ (80072e8 <std+0x60>)
 80072be:	429c      	cmp	r4, r3
 80072c0:	d005      	beq.n	80072ce <std+0x46>
 80072c2:	4b0a      	ldr	r3, [pc, #40]	@ (80072ec <std+0x64>)
 80072c4:	429c      	cmp	r4, r3
 80072c6:	d002      	beq.n	80072ce <std+0x46>
 80072c8:	4b09      	ldr	r3, [pc, #36]	@ (80072f0 <std+0x68>)
 80072ca:	429c      	cmp	r4, r3
 80072cc:	d103      	bne.n	80072d6 <std+0x4e>
 80072ce:	0020      	movs	r0, r4
 80072d0:	3058      	adds	r0, #88	@ 0x58
 80072d2:	f000 f98f 	bl	80075f4 <__retarget_lock_init_recursive>
 80072d6:	bd10      	pop	{r4, pc}
 80072d8:	08007455 	.word	0x08007455
 80072dc:	0800747d 	.word	0x0800747d
 80072e0:	080074b5 	.word	0x080074b5
 80072e4:	080074e1 	.word	0x080074e1
 80072e8:	200008cc 	.word	0x200008cc
 80072ec:	20000934 	.word	0x20000934
 80072f0:	2000099c 	.word	0x2000099c

080072f4 <stdio_exit_handler>:
 80072f4:	b510      	push	{r4, lr}
 80072f6:	4a03      	ldr	r2, [pc, #12]	@ (8007304 <stdio_exit_handler+0x10>)
 80072f8:	4903      	ldr	r1, [pc, #12]	@ (8007308 <stdio_exit_handler+0x14>)
 80072fa:	4804      	ldr	r0, [pc, #16]	@ (800730c <stdio_exit_handler+0x18>)
 80072fc:	f000 f86c 	bl	80073d8 <_fwalk_sglue>
 8007300:	bd10      	pop	{r4, pc}
 8007302:	46c0      	nop			@ (mov r8, r8)
 8007304:	20000024 	.word	0x20000024
 8007308:	08009019 	.word	0x08009019
 800730c:	20000034 	.word	0x20000034

08007310 <cleanup_stdio>:
 8007310:	6841      	ldr	r1, [r0, #4]
 8007312:	4b0b      	ldr	r3, [pc, #44]	@ (8007340 <cleanup_stdio+0x30>)
 8007314:	b510      	push	{r4, lr}
 8007316:	0004      	movs	r4, r0
 8007318:	4299      	cmp	r1, r3
 800731a:	d001      	beq.n	8007320 <cleanup_stdio+0x10>
 800731c:	f001 fe7c 	bl	8009018 <_fflush_r>
 8007320:	68a1      	ldr	r1, [r4, #8]
 8007322:	4b08      	ldr	r3, [pc, #32]	@ (8007344 <cleanup_stdio+0x34>)
 8007324:	4299      	cmp	r1, r3
 8007326:	d002      	beq.n	800732e <cleanup_stdio+0x1e>
 8007328:	0020      	movs	r0, r4
 800732a:	f001 fe75 	bl	8009018 <_fflush_r>
 800732e:	68e1      	ldr	r1, [r4, #12]
 8007330:	4b05      	ldr	r3, [pc, #20]	@ (8007348 <cleanup_stdio+0x38>)
 8007332:	4299      	cmp	r1, r3
 8007334:	d002      	beq.n	800733c <cleanup_stdio+0x2c>
 8007336:	0020      	movs	r0, r4
 8007338:	f001 fe6e 	bl	8009018 <_fflush_r>
 800733c:	bd10      	pop	{r4, pc}
 800733e:	46c0      	nop			@ (mov r8, r8)
 8007340:	200008cc 	.word	0x200008cc
 8007344:	20000934 	.word	0x20000934
 8007348:	2000099c 	.word	0x2000099c

0800734c <global_stdio_init.part.0>:
 800734c:	b510      	push	{r4, lr}
 800734e:	4b09      	ldr	r3, [pc, #36]	@ (8007374 <global_stdio_init.part.0+0x28>)
 8007350:	4a09      	ldr	r2, [pc, #36]	@ (8007378 <global_stdio_init.part.0+0x2c>)
 8007352:	2104      	movs	r1, #4
 8007354:	601a      	str	r2, [r3, #0]
 8007356:	4809      	ldr	r0, [pc, #36]	@ (800737c <global_stdio_init.part.0+0x30>)
 8007358:	2200      	movs	r2, #0
 800735a:	f7ff ff95 	bl	8007288 <std>
 800735e:	2201      	movs	r2, #1
 8007360:	2109      	movs	r1, #9
 8007362:	4807      	ldr	r0, [pc, #28]	@ (8007380 <global_stdio_init.part.0+0x34>)
 8007364:	f7ff ff90 	bl	8007288 <std>
 8007368:	2202      	movs	r2, #2
 800736a:	2112      	movs	r1, #18
 800736c:	4805      	ldr	r0, [pc, #20]	@ (8007384 <global_stdio_init.part.0+0x38>)
 800736e:	f7ff ff8b 	bl	8007288 <std>
 8007372:	bd10      	pop	{r4, pc}
 8007374:	20000a04 	.word	0x20000a04
 8007378:	080072f5 	.word	0x080072f5
 800737c:	200008cc 	.word	0x200008cc
 8007380:	20000934 	.word	0x20000934
 8007384:	2000099c 	.word	0x2000099c

08007388 <__sfp_lock_acquire>:
 8007388:	b510      	push	{r4, lr}
 800738a:	4802      	ldr	r0, [pc, #8]	@ (8007394 <__sfp_lock_acquire+0xc>)
 800738c:	f000 f933 	bl	80075f6 <__retarget_lock_acquire_recursive>
 8007390:	bd10      	pop	{r4, pc}
 8007392:	46c0      	nop			@ (mov r8, r8)
 8007394:	20000a0d 	.word	0x20000a0d

08007398 <__sfp_lock_release>:
 8007398:	b510      	push	{r4, lr}
 800739a:	4802      	ldr	r0, [pc, #8]	@ (80073a4 <__sfp_lock_release+0xc>)
 800739c:	f000 f92c 	bl	80075f8 <__retarget_lock_release_recursive>
 80073a0:	bd10      	pop	{r4, pc}
 80073a2:	46c0      	nop			@ (mov r8, r8)
 80073a4:	20000a0d 	.word	0x20000a0d

080073a8 <__sinit>:
 80073a8:	b510      	push	{r4, lr}
 80073aa:	0004      	movs	r4, r0
 80073ac:	f7ff ffec 	bl	8007388 <__sfp_lock_acquire>
 80073b0:	6a23      	ldr	r3, [r4, #32]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d002      	beq.n	80073bc <__sinit+0x14>
 80073b6:	f7ff ffef 	bl	8007398 <__sfp_lock_release>
 80073ba:	bd10      	pop	{r4, pc}
 80073bc:	4b04      	ldr	r3, [pc, #16]	@ (80073d0 <__sinit+0x28>)
 80073be:	6223      	str	r3, [r4, #32]
 80073c0:	4b04      	ldr	r3, [pc, #16]	@ (80073d4 <__sinit+0x2c>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d1f6      	bne.n	80073b6 <__sinit+0xe>
 80073c8:	f7ff ffc0 	bl	800734c <global_stdio_init.part.0>
 80073cc:	e7f3      	b.n	80073b6 <__sinit+0xe>
 80073ce:	46c0      	nop			@ (mov r8, r8)
 80073d0:	08007311 	.word	0x08007311
 80073d4:	20000a04 	.word	0x20000a04

080073d8 <_fwalk_sglue>:
 80073d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073da:	0014      	movs	r4, r2
 80073dc:	2600      	movs	r6, #0
 80073de:	9000      	str	r0, [sp, #0]
 80073e0:	9101      	str	r1, [sp, #4]
 80073e2:	68a5      	ldr	r5, [r4, #8]
 80073e4:	6867      	ldr	r7, [r4, #4]
 80073e6:	3f01      	subs	r7, #1
 80073e8:	d504      	bpl.n	80073f4 <_fwalk_sglue+0x1c>
 80073ea:	6824      	ldr	r4, [r4, #0]
 80073ec:	2c00      	cmp	r4, #0
 80073ee:	d1f8      	bne.n	80073e2 <_fwalk_sglue+0xa>
 80073f0:	0030      	movs	r0, r6
 80073f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80073f4:	89ab      	ldrh	r3, [r5, #12]
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d908      	bls.n	800740c <_fwalk_sglue+0x34>
 80073fa:	220e      	movs	r2, #14
 80073fc:	5eab      	ldrsh	r3, [r5, r2]
 80073fe:	3301      	adds	r3, #1
 8007400:	d004      	beq.n	800740c <_fwalk_sglue+0x34>
 8007402:	0029      	movs	r1, r5
 8007404:	9800      	ldr	r0, [sp, #0]
 8007406:	9b01      	ldr	r3, [sp, #4]
 8007408:	4798      	blx	r3
 800740a:	4306      	orrs	r6, r0
 800740c:	3568      	adds	r5, #104	@ 0x68
 800740e:	e7ea      	b.n	80073e6 <_fwalk_sglue+0xe>

08007410 <siprintf>:
 8007410:	b40e      	push	{r1, r2, r3}
 8007412:	b510      	push	{r4, lr}
 8007414:	2400      	movs	r4, #0
 8007416:	490c      	ldr	r1, [pc, #48]	@ (8007448 <siprintf+0x38>)
 8007418:	b09d      	sub	sp, #116	@ 0x74
 800741a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800741c:	9002      	str	r0, [sp, #8]
 800741e:	9006      	str	r0, [sp, #24]
 8007420:	9107      	str	r1, [sp, #28]
 8007422:	9104      	str	r1, [sp, #16]
 8007424:	4809      	ldr	r0, [pc, #36]	@ (800744c <siprintf+0x3c>)
 8007426:	490a      	ldr	r1, [pc, #40]	@ (8007450 <siprintf+0x40>)
 8007428:	cb04      	ldmia	r3!, {r2}
 800742a:	9105      	str	r1, [sp, #20]
 800742c:	6800      	ldr	r0, [r0, #0]
 800742e:	a902      	add	r1, sp, #8
 8007430:	9301      	str	r3, [sp, #4]
 8007432:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007434:	f001 fc6c 	bl	8008d10 <_svfiprintf_r>
 8007438:	9b02      	ldr	r3, [sp, #8]
 800743a:	701c      	strb	r4, [r3, #0]
 800743c:	b01d      	add	sp, #116	@ 0x74
 800743e:	bc10      	pop	{r4}
 8007440:	bc08      	pop	{r3}
 8007442:	b003      	add	sp, #12
 8007444:	4718      	bx	r3
 8007446:	46c0      	nop			@ (mov r8, r8)
 8007448:	7fffffff 	.word	0x7fffffff
 800744c:	20000030 	.word	0x20000030
 8007450:	ffff0208 	.word	0xffff0208

08007454 <__sread>:
 8007454:	b570      	push	{r4, r5, r6, lr}
 8007456:	000c      	movs	r4, r1
 8007458:	250e      	movs	r5, #14
 800745a:	5f49      	ldrsh	r1, [r1, r5]
 800745c:	f000 f878 	bl	8007550 <_read_r>
 8007460:	2800      	cmp	r0, #0
 8007462:	db03      	blt.n	800746c <__sread+0x18>
 8007464:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007466:	181b      	adds	r3, r3, r0
 8007468:	6563      	str	r3, [r4, #84]	@ 0x54
 800746a:	bd70      	pop	{r4, r5, r6, pc}
 800746c:	89a3      	ldrh	r3, [r4, #12]
 800746e:	4a02      	ldr	r2, [pc, #8]	@ (8007478 <__sread+0x24>)
 8007470:	4013      	ands	r3, r2
 8007472:	81a3      	strh	r3, [r4, #12]
 8007474:	e7f9      	b.n	800746a <__sread+0x16>
 8007476:	46c0      	nop			@ (mov r8, r8)
 8007478:	ffffefff 	.word	0xffffefff

0800747c <__swrite>:
 800747c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800747e:	001f      	movs	r7, r3
 8007480:	898b      	ldrh	r3, [r1, #12]
 8007482:	0005      	movs	r5, r0
 8007484:	000c      	movs	r4, r1
 8007486:	0016      	movs	r6, r2
 8007488:	05db      	lsls	r3, r3, #23
 800748a:	d505      	bpl.n	8007498 <__swrite+0x1c>
 800748c:	230e      	movs	r3, #14
 800748e:	5ec9      	ldrsh	r1, [r1, r3]
 8007490:	2200      	movs	r2, #0
 8007492:	2302      	movs	r3, #2
 8007494:	f000 f848 	bl	8007528 <_lseek_r>
 8007498:	89a3      	ldrh	r3, [r4, #12]
 800749a:	4a05      	ldr	r2, [pc, #20]	@ (80074b0 <__swrite+0x34>)
 800749c:	0028      	movs	r0, r5
 800749e:	4013      	ands	r3, r2
 80074a0:	81a3      	strh	r3, [r4, #12]
 80074a2:	0032      	movs	r2, r6
 80074a4:	230e      	movs	r3, #14
 80074a6:	5ee1      	ldrsh	r1, [r4, r3]
 80074a8:	003b      	movs	r3, r7
 80074aa:	f000 f865 	bl	8007578 <_write_r>
 80074ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074b0:	ffffefff 	.word	0xffffefff

080074b4 <__sseek>:
 80074b4:	b570      	push	{r4, r5, r6, lr}
 80074b6:	000c      	movs	r4, r1
 80074b8:	250e      	movs	r5, #14
 80074ba:	5f49      	ldrsh	r1, [r1, r5]
 80074bc:	f000 f834 	bl	8007528 <_lseek_r>
 80074c0:	89a3      	ldrh	r3, [r4, #12]
 80074c2:	1c42      	adds	r2, r0, #1
 80074c4:	d103      	bne.n	80074ce <__sseek+0x1a>
 80074c6:	4a05      	ldr	r2, [pc, #20]	@ (80074dc <__sseek+0x28>)
 80074c8:	4013      	ands	r3, r2
 80074ca:	81a3      	strh	r3, [r4, #12]
 80074cc:	bd70      	pop	{r4, r5, r6, pc}
 80074ce:	2280      	movs	r2, #128	@ 0x80
 80074d0:	0152      	lsls	r2, r2, #5
 80074d2:	4313      	orrs	r3, r2
 80074d4:	81a3      	strh	r3, [r4, #12]
 80074d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80074d8:	e7f8      	b.n	80074cc <__sseek+0x18>
 80074da:	46c0      	nop			@ (mov r8, r8)
 80074dc:	ffffefff 	.word	0xffffefff

080074e0 <__sclose>:
 80074e0:	b510      	push	{r4, lr}
 80074e2:	230e      	movs	r3, #14
 80074e4:	5ec9      	ldrsh	r1, [r1, r3]
 80074e6:	f000 f80d 	bl	8007504 <_close_r>
 80074ea:	bd10      	pop	{r4, pc}

080074ec <memset>:
 80074ec:	0003      	movs	r3, r0
 80074ee:	1882      	adds	r2, r0, r2
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d100      	bne.n	80074f6 <memset+0xa>
 80074f4:	4770      	bx	lr
 80074f6:	7019      	strb	r1, [r3, #0]
 80074f8:	3301      	adds	r3, #1
 80074fa:	e7f9      	b.n	80074f0 <memset+0x4>

080074fc <_localeconv_r>:
 80074fc:	4800      	ldr	r0, [pc, #0]	@ (8007500 <_localeconv_r+0x4>)
 80074fe:	4770      	bx	lr
 8007500:	20000170 	.word	0x20000170

08007504 <_close_r>:
 8007504:	2300      	movs	r3, #0
 8007506:	b570      	push	{r4, r5, r6, lr}
 8007508:	4d06      	ldr	r5, [pc, #24]	@ (8007524 <_close_r+0x20>)
 800750a:	0004      	movs	r4, r0
 800750c:	0008      	movs	r0, r1
 800750e:	602b      	str	r3, [r5, #0]
 8007510:	f7fd fa7c 	bl	8004a0c <_close>
 8007514:	1c43      	adds	r3, r0, #1
 8007516:	d103      	bne.n	8007520 <_close_r+0x1c>
 8007518:	682b      	ldr	r3, [r5, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d000      	beq.n	8007520 <_close_r+0x1c>
 800751e:	6023      	str	r3, [r4, #0]
 8007520:	bd70      	pop	{r4, r5, r6, pc}
 8007522:	46c0      	nop			@ (mov r8, r8)
 8007524:	20000a08 	.word	0x20000a08

08007528 <_lseek_r>:
 8007528:	b570      	push	{r4, r5, r6, lr}
 800752a:	0004      	movs	r4, r0
 800752c:	0008      	movs	r0, r1
 800752e:	0011      	movs	r1, r2
 8007530:	001a      	movs	r2, r3
 8007532:	2300      	movs	r3, #0
 8007534:	4d05      	ldr	r5, [pc, #20]	@ (800754c <_lseek_r+0x24>)
 8007536:	602b      	str	r3, [r5, #0]
 8007538:	f7fd fa72 	bl	8004a20 <_lseek>
 800753c:	1c43      	adds	r3, r0, #1
 800753e:	d103      	bne.n	8007548 <_lseek_r+0x20>
 8007540:	682b      	ldr	r3, [r5, #0]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d000      	beq.n	8007548 <_lseek_r+0x20>
 8007546:	6023      	str	r3, [r4, #0]
 8007548:	bd70      	pop	{r4, r5, r6, pc}
 800754a:	46c0      	nop			@ (mov r8, r8)
 800754c:	20000a08 	.word	0x20000a08

08007550 <_read_r>:
 8007550:	b570      	push	{r4, r5, r6, lr}
 8007552:	0004      	movs	r4, r0
 8007554:	0008      	movs	r0, r1
 8007556:	0011      	movs	r1, r2
 8007558:	001a      	movs	r2, r3
 800755a:	2300      	movs	r3, #0
 800755c:	4d05      	ldr	r5, [pc, #20]	@ (8007574 <_read_r+0x24>)
 800755e:	602b      	str	r3, [r5, #0]
 8007560:	f7fd fa3a 	bl	80049d8 <_read>
 8007564:	1c43      	adds	r3, r0, #1
 8007566:	d103      	bne.n	8007570 <_read_r+0x20>
 8007568:	682b      	ldr	r3, [r5, #0]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d000      	beq.n	8007570 <_read_r+0x20>
 800756e:	6023      	str	r3, [r4, #0]
 8007570:	bd70      	pop	{r4, r5, r6, pc}
 8007572:	46c0      	nop			@ (mov r8, r8)
 8007574:	20000a08 	.word	0x20000a08

08007578 <_write_r>:
 8007578:	b570      	push	{r4, r5, r6, lr}
 800757a:	0004      	movs	r4, r0
 800757c:	0008      	movs	r0, r1
 800757e:	0011      	movs	r1, r2
 8007580:	001a      	movs	r2, r3
 8007582:	2300      	movs	r3, #0
 8007584:	4d05      	ldr	r5, [pc, #20]	@ (800759c <_write_r+0x24>)
 8007586:	602b      	str	r3, [r5, #0]
 8007588:	f7fd fa33 	bl	80049f2 <_write>
 800758c:	1c43      	adds	r3, r0, #1
 800758e:	d103      	bne.n	8007598 <_write_r+0x20>
 8007590:	682b      	ldr	r3, [r5, #0]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d000      	beq.n	8007598 <_write_r+0x20>
 8007596:	6023      	str	r3, [r4, #0]
 8007598:	bd70      	pop	{r4, r5, r6, pc}
 800759a:	46c0      	nop			@ (mov r8, r8)
 800759c:	20000a08 	.word	0x20000a08

080075a0 <__errno>:
 80075a0:	4b01      	ldr	r3, [pc, #4]	@ (80075a8 <__errno+0x8>)
 80075a2:	6818      	ldr	r0, [r3, #0]
 80075a4:	4770      	bx	lr
 80075a6:	46c0      	nop			@ (mov r8, r8)
 80075a8:	20000030 	.word	0x20000030

080075ac <__libc_init_array>:
 80075ac:	b570      	push	{r4, r5, r6, lr}
 80075ae:	2600      	movs	r6, #0
 80075b0:	4c0c      	ldr	r4, [pc, #48]	@ (80075e4 <__libc_init_array+0x38>)
 80075b2:	4d0d      	ldr	r5, [pc, #52]	@ (80075e8 <__libc_init_array+0x3c>)
 80075b4:	1b64      	subs	r4, r4, r5
 80075b6:	10a4      	asrs	r4, r4, #2
 80075b8:	42a6      	cmp	r6, r4
 80075ba:	d109      	bne.n	80075d0 <__libc_init_array+0x24>
 80075bc:	2600      	movs	r6, #0
 80075be:	f002 f8f1 	bl	80097a4 <_init>
 80075c2:	4c0a      	ldr	r4, [pc, #40]	@ (80075ec <__libc_init_array+0x40>)
 80075c4:	4d0a      	ldr	r5, [pc, #40]	@ (80075f0 <__libc_init_array+0x44>)
 80075c6:	1b64      	subs	r4, r4, r5
 80075c8:	10a4      	asrs	r4, r4, #2
 80075ca:	42a6      	cmp	r6, r4
 80075cc:	d105      	bne.n	80075da <__libc_init_array+0x2e>
 80075ce:	bd70      	pop	{r4, r5, r6, pc}
 80075d0:	00b3      	lsls	r3, r6, #2
 80075d2:	58eb      	ldr	r3, [r5, r3]
 80075d4:	4798      	blx	r3
 80075d6:	3601      	adds	r6, #1
 80075d8:	e7ee      	b.n	80075b8 <__libc_init_array+0xc>
 80075da:	00b3      	lsls	r3, r6, #2
 80075dc:	58eb      	ldr	r3, [r5, r3]
 80075de:	4798      	blx	r3
 80075e0:	3601      	adds	r6, #1
 80075e2:	e7f2      	b.n	80075ca <__libc_init_array+0x1e>
 80075e4:	0800c4f4 	.word	0x0800c4f4
 80075e8:	0800c4f4 	.word	0x0800c4f4
 80075ec:	0800c4f8 	.word	0x0800c4f8
 80075f0:	0800c4f4 	.word	0x0800c4f4

080075f4 <__retarget_lock_init_recursive>:
 80075f4:	4770      	bx	lr

080075f6 <__retarget_lock_acquire_recursive>:
 80075f6:	4770      	bx	lr

080075f8 <__retarget_lock_release_recursive>:
 80075f8:	4770      	bx	lr

080075fa <memchr>:
 80075fa:	b2c9      	uxtb	r1, r1
 80075fc:	1882      	adds	r2, r0, r2
 80075fe:	4290      	cmp	r0, r2
 8007600:	d101      	bne.n	8007606 <memchr+0xc>
 8007602:	2000      	movs	r0, #0
 8007604:	4770      	bx	lr
 8007606:	7803      	ldrb	r3, [r0, #0]
 8007608:	428b      	cmp	r3, r1
 800760a:	d0fb      	beq.n	8007604 <memchr+0xa>
 800760c:	3001      	adds	r0, #1
 800760e:	e7f6      	b.n	80075fe <memchr+0x4>

08007610 <memcpy>:
 8007610:	2300      	movs	r3, #0
 8007612:	b510      	push	{r4, lr}
 8007614:	429a      	cmp	r2, r3
 8007616:	d100      	bne.n	800761a <memcpy+0xa>
 8007618:	bd10      	pop	{r4, pc}
 800761a:	5ccc      	ldrb	r4, [r1, r3]
 800761c:	54c4      	strb	r4, [r0, r3]
 800761e:	3301      	adds	r3, #1
 8007620:	e7f8      	b.n	8007614 <memcpy+0x4>

08007622 <quorem>:
 8007622:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007624:	6903      	ldr	r3, [r0, #16]
 8007626:	690c      	ldr	r4, [r1, #16]
 8007628:	b089      	sub	sp, #36	@ 0x24
 800762a:	9003      	str	r0, [sp, #12]
 800762c:	9106      	str	r1, [sp, #24]
 800762e:	2000      	movs	r0, #0
 8007630:	42a3      	cmp	r3, r4
 8007632:	db63      	blt.n	80076fc <quorem+0xda>
 8007634:	000b      	movs	r3, r1
 8007636:	3c01      	subs	r4, #1
 8007638:	3314      	adds	r3, #20
 800763a:	00a5      	lsls	r5, r4, #2
 800763c:	9304      	str	r3, [sp, #16]
 800763e:	195b      	adds	r3, r3, r5
 8007640:	9305      	str	r3, [sp, #20]
 8007642:	9b03      	ldr	r3, [sp, #12]
 8007644:	3314      	adds	r3, #20
 8007646:	9301      	str	r3, [sp, #4]
 8007648:	195d      	adds	r5, r3, r5
 800764a:	9b05      	ldr	r3, [sp, #20]
 800764c:	682f      	ldr	r7, [r5, #0]
 800764e:	681e      	ldr	r6, [r3, #0]
 8007650:	0038      	movs	r0, r7
 8007652:	3601      	adds	r6, #1
 8007654:	0031      	movs	r1, r6
 8007656:	f7f8 fd73 	bl	8000140 <__udivsi3>
 800765a:	9002      	str	r0, [sp, #8]
 800765c:	42b7      	cmp	r7, r6
 800765e:	d327      	bcc.n	80076b0 <quorem+0x8e>
 8007660:	9b04      	ldr	r3, [sp, #16]
 8007662:	2700      	movs	r7, #0
 8007664:	469c      	mov	ip, r3
 8007666:	9e01      	ldr	r6, [sp, #4]
 8007668:	9707      	str	r7, [sp, #28]
 800766a:	4662      	mov	r2, ip
 800766c:	ca08      	ldmia	r2!, {r3}
 800766e:	6830      	ldr	r0, [r6, #0]
 8007670:	4694      	mov	ip, r2
 8007672:	9a02      	ldr	r2, [sp, #8]
 8007674:	b299      	uxth	r1, r3
 8007676:	4351      	muls	r1, r2
 8007678:	0c1b      	lsrs	r3, r3, #16
 800767a:	4353      	muls	r3, r2
 800767c:	19c9      	adds	r1, r1, r7
 800767e:	0c0a      	lsrs	r2, r1, #16
 8007680:	189b      	adds	r3, r3, r2
 8007682:	b289      	uxth	r1, r1
 8007684:	b282      	uxth	r2, r0
 8007686:	1a52      	subs	r2, r2, r1
 8007688:	9907      	ldr	r1, [sp, #28]
 800768a:	0c1f      	lsrs	r7, r3, #16
 800768c:	1852      	adds	r2, r2, r1
 800768e:	0c00      	lsrs	r0, r0, #16
 8007690:	b29b      	uxth	r3, r3
 8007692:	1411      	asrs	r1, r2, #16
 8007694:	1ac3      	subs	r3, r0, r3
 8007696:	185b      	adds	r3, r3, r1
 8007698:	1419      	asrs	r1, r3, #16
 800769a:	b292      	uxth	r2, r2
 800769c:	041b      	lsls	r3, r3, #16
 800769e:	431a      	orrs	r2, r3
 80076a0:	9b05      	ldr	r3, [sp, #20]
 80076a2:	9107      	str	r1, [sp, #28]
 80076a4:	c604      	stmia	r6!, {r2}
 80076a6:	4563      	cmp	r3, ip
 80076a8:	d2df      	bcs.n	800766a <quorem+0x48>
 80076aa:	682b      	ldr	r3, [r5, #0]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d02b      	beq.n	8007708 <quorem+0xe6>
 80076b0:	9906      	ldr	r1, [sp, #24]
 80076b2:	9803      	ldr	r0, [sp, #12]
 80076b4:	f001 f9b6 	bl	8008a24 <__mcmp>
 80076b8:	2800      	cmp	r0, #0
 80076ba:	db1e      	blt.n	80076fa <quorem+0xd8>
 80076bc:	2600      	movs	r6, #0
 80076be:	9d01      	ldr	r5, [sp, #4]
 80076c0:	9904      	ldr	r1, [sp, #16]
 80076c2:	c901      	ldmia	r1!, {r0}
 80076c4:	682b      	ldr	r3, [r5, #0]
 80076c6:	b287      	uxth	r7, r0
 80076c8:	b29a      	uxth	r2, r3
 80076ca:	1bd2      	subs	r2, r2, r7
 80076cc:	1992      	adds	r2, r2, r6
 80076ce:	0c00      	lsrs	r0, r0, #16
 80076d0:	0c1b      	lsrs	r3, r3, #16
 80076d2:	1a1b      	subs	r3, r3, r0
 80076d4:	1410      	asrs	r0, r2, #16
 80076d6:	181b      	adds	r3, r3, r0
 80076d8:	141e      	asrs	r6, r3, #16
 80076da:	b292      	uxth	r2, r2
 80076dc:	041b      	lsls	r3, r3, #16
 80076de:	431a      	orrs	r2, r3
 80076e0:	9b05      	ldr	r3, [sp, #20]
 80076e2:	c504      	stmia	r5!, {r2}
 80076e4:	428b      	cmp	r3, r1
 80076e6:	d2ec      	bcs.n	80076c2 <quorem+0xa0>
 80076e8:	9a01      	ldr	r2, [sp, #4]
 80076ea:	00a3      	lsls	r3, r4, #2
 80076ec:	18d3      	adds	r3, r2, r3
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	2a00      	cmp	r2, #0
 80076f2:	d014      	beq.n	800771e <quorem+0xfc>
 80076f4:	9b02      	ldr	r3, [sp, #8]
 80076f6:	3301      	adds	r3, #1
 80076f8:	9302      	str	r3, [sp, #8]
 80076fa:	9802      	ldr	r0, [sp, #8]
 80076fc:	b009      	add	sp, #36	@ 0x24
 80076fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007700:	682b      	ldr	r3, [r5, #0]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d104      	bne.n	8007710 <quorem+0xee>
 8007706:	3c01      	subs	r4, #1
 8007708:	9b01      	ldr	r3, [sp, #4]
 800770a:	3d04      	subs	r5, #4
 800770c:	42ab      	cmp	r3, r5
 800770e:	d3f7      	bcc.n	8007700 <quorem+0xde>
 8007710:	9b03      	ldr	r3, [sp, #12]
 8007712:	611c      	str	r4, [r3, #16]
 8007714:	e7cc      	b.n	80076b0 <quorem+0x8e>
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	2a00      	cmp	r2, #0
 800771a:	d104      	bne.n	8007726 <quorem+0x104>
 800771c:	3c01      	subs	r4, #1
 800771e:	9a01      	ldr	r2, [sp, #4]
 8007720:	3b04      	subs	r3, #4
 8007722:	429a      	cmp	r2, r3
 8007724:	d3f7      	bcc.n	8007716 <quorem+0xf4>
 8007726:	9b03      	ldr	r3, [sp, #12]
 8007728:	611c      	str	r4, [r3, #16]
 800772a:	e7e3      	b.n	80076f4 <quorem+0xd2>

0800772c <_dtoa_r>:
 800772c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800772e:	0014      	movs	r4, r2
 8007730:	001d      	movs	r5, r3
 8007732:	69c6      	ldr	r6, [r0, #28]
 8007734:	b09d      	sub	sp, #116	@ 0x74
 8007736:	940a      	str	r4, [sp, #40]	@ 0x28
 8007738:	950b      	str	r5, [sp, #44]	@ 0x2c
 800773a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800773c:	9003      	str	r0, [sp, #12]
 800773e:	2e00      	cmp	r6, #0
 8007740:	d10f      	bne.n	8007762 <_dtoa_r+0x36>
 8007742:	2010      	movs	r0, #16
 8007744:	f000 fe2c 	bl	80083a0 <malloc>
 8007748:	9b03      	ldr	r3, [sp, #12]
 800774a:	1e02      	subs	r2, r0, #0
 800774c:	61d8      	str	r0, [r3, #28]
 800774e:	d104      	bne.n	800775a <_dtoa_r+0x2e>
 8007750:	21ef      	movs	r1, #239	@ 0xef
 8007752:	4bc7      	ldr	r3, [pc, #796]	@ (8007a70 <_dtoa_r+0x344>)
 8007754:	48c7      	ldr	r0, [pc, #796]	@ (8007a74 <_dtoa_r+0x348>)
 8007756:	f001 fcaf 	bl	80090b8 <__assert_func>
 800775a:	6046      	str	r6, [r0, #4]
 800775c:	6086      	str	r6, [r0, #8]
 800775e:	6006      	str	r6, [r0, #0]
 8007760:	60c6      	str	r6, [r0, #12]
 8007762:	9b03      	ldr	r3, [sp, #12]
 8007764:	69db      	ldr	r3, [r3, #28]
 8007766:	6819      	ldr	r1, [r3, #0]
 8007768:	2900      	cmp	r1, #0
 800776a:	d00b      	beq.n	8007784 <_dtoa_r+0x58>
 800776c:	685a      	ldr	r2, [r3, #4]
 800776e:	2301      	movs	r3, #1
 8007770:	4093      	lsls	r3, r2
 8007772:	604a      	str	r2, [r1, #4]
 8007774:	608b      	str	r3, [r1, #8]
 8007776:	9803      	ldr	r0, [sp, #12]
 8007778:	f000 ff12 	bl	80085a0 <_Bfree>
 800777c:	2200      	movs	r2, #0
 800777e:	9b03      	ldr	r3, [sp, #12]
 8007780:	69db      	ldr	r3, [r3, #28]
 8007782:	601a      	str	r2, [r3, #0]
 8007784:	2d00      	cmp	r5, #0
 8007786:	da1e      	bge.n	80077c6 <_dtoa_r+0x9a>
 8007788:	2301      	movs	r3, #1
 800778a:	603b      	str	r3, [r7, #0]
 800778c:	006b      	lsls	r3, r5, #1
 800778e:	085b      	lsrs	r3, r3, #1
 8007790:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007792:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007794:	4bb8      	ldr	r3, [pc, #736]	@ (8007a78 <_dtoa_r+0x34c>)
 8007796:	4ab8      	ldr	r2, [pc, #736]	@ (8007a78 <_dtoa_r+0x34c>)
 8007798:	403b      	ands	r3, r7
 800779a:	4293      	cmp	r3, r2
 800779c:	d116      	bne.n	80077cc <_dtoa_r+0xa0>
 800779e:	4bb7      	ldr	r3, [pc, #732]	@ (8007a7c <_dtoa_r+0x350>)
 80077a0:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80077a2:	6013      	str	r3, [r2, #0]
 80077a4:	033b      	lsls	r3, r7, #12
 80077a6:	0b1b      	lsrs	r3, r3, #12
 80077a8:	4323      	orrs	r3, r4
 80077aa:	d101      	bne.n	80077b0 <_dtoa_r+0x84>
 80077ac:	f000 fd80 	bl	80082b0 <_dtoa_r+0xb84>
 80077b0:	4bb3      	ldr	r3, [pc, #716]	@ (8007a80 <_dtoa_r+0x354>)
 80077b2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80077b4:	9308      	str	r3, [sp, #32]
 80077b6:	2a00      	cmp	r2, #0
 80077b8:	d002      	beq.n	80077c0 <_dtoa_r+0x94>
 80077ba:	4bb2      	ldr	r3, [pc, #712]	@ (8007a84 <_dtoa_r+0x358>)
 80077bc:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80077be:	6013      	str	r3, [r2, #0]
 80077c0:	9808      	ldr	r0, [sp, #32]
 80077c2:	b01d      	add	sp, #116	@ 0x74
 80077c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077c6:	2300      	movs	r3, #0
 80077c8:	603b      	str	r3, [r7, #0]
 80077ca:	e7e2      	b.n	8007792 <_dtoa_r+0x66>
 80077cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80077ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077d0:	9212      	str	r2, [sp, #72]	@ 0x48
 80077d2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80077d4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80077d6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80077d8:	2200      	movs	r2, #0
 80077da:	2300      	movs	r3, #0
 80077dc:	f7f8 fe36 	bl	800044c <__aeabi_dcmpeq>
 80077e0:	1e06      	subs	r6, r0, #0
 80077e2:	d00b      	beq.n	80077fc <_dtoa_r+0xd0>
 80077e4:	2301      	movs	r3, #1
 80077e6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80077e8:	6013      	str	r3, [r2, #0]
 80077ea:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d002      	beq.n	80077f6 <_dtoa_r+0xca>
 80077f0:	4ba5      	ldr	r3, [pc, #660]	@ (8007a88 <_dtoa_r+0x35c>)
 80077f2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80077f4:	6013      	str	r3, [r2, #0]
 80077f6:	4ba5      	ldr	r3, [pc, #660]	@ (8007a8c <_dtoa_r+0x360>)
 80077f8:	9308      	str	r3, [sp, #32]
 80077fa:	e7e1      	b.n	80077c0 <_dtoa_r+0x94>
 80077fc:	ab1a      	add	r3, sp, #104	@ 0x68
 80077fe:	9301      	str	r3, [sp, #4]
 8007800:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007802:	9300      	str	r3, [sp, #0]
 8007804:	9803      	ldr	r0, [sp, #12]
 8007806:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007808:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800780a:	f001 f9c1 	bl	8008b90 <__d2b>
 800780e:	007a      	lsls	r2, r7, #1
 8007810:	9005      	str	r0, [sp, #20]
 8007812:	0d52      	lsrs	r2, r2, #21
 8007814:	d100      	bne.n	8007818 <_dtoa_r+0xec>
 8007816:	e07b      	b.n	8007910 <_dtoa_r+0x1e4>
 8007818:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800781a:	9618      	str	r6, [sp, #96]	@ 0x60
 800781c:	0319      	lsls	r1, r3, #12
 800781e:	4b9c      	ldr	r3, [pc, #624]	@ (8007a90 <_dtoa_r+0x364>)
 8007820:	0b09      	lsrs	r1, r1, #12
 8007822:	430b      	orrs	r3, r1
 8007824:	499b      	ldr	r1, [pc, #620]	@ (8007a94 <_dtoa_r+0x368>)
 8007826:	1857      	adds	r7, r2, r1
 8007828:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800782a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800782c:	0019      	movs	r1, r3
 800782e:	2200      	movs	r2, #0
 8007830:	4b99      	ldr	r3, [pc, #612]	@ (8007a98 <_dtoa_r+0x36c>)
 8007832:	f7fb f98d 	bl	8002b50 <__aeabi_dsub>
 8007836:	4a99      	ldr	r2, [pc, #612]	@ (8007a9c <_dtoa_r+0x370>)
 8007838:	4b99      	ldr	r3, [pc, #612]	@ (8007aa0 <_dtoa_r+0x374>)
 800783a:	f7fa fea3 	bl	8002584 <__aeabi_dmul>
 800783e:	4a99      	ldr	r2, [pc, #612]	@ (8007aa4 <_dtoa_r+0x378>)
 8007840:	4b99      	ldr	r3, [pc, #612]	@ (8007aa8 <_dtoa_r+0x37c>)
 8007842:	f7f9 fe9f 	bl	8001584 <__aeabi_dadd>
 8007846:	0004      	movs	r4, r0
 8007848:	0038      	movs	r0, r7
 800784a:	000d      	movs	r5, r1
 800784c:	f7fb fde8 	bl	8003420 <__aeabi_i2d>
 8007850:	4a96      	ldr	r2, [pc, #600]	@ (8007aac <_dtoa_r+0x380>)
 8007852:	4b97      	ldr	r3, [pc, #604]	@ (8007ab0 <_dtoa_r+0x384>)
 8007854:	f7fa fe96 	bl	8002584 <__aeabi_dmul>
 8007858:	0002      	movs	r2, r0
 800785a:	000b      	movs	r3, r1
 800785c:	0020      	movs	r0, r4
 800785e:	0029      	movs	r1, r5
 8007860:	f7f9 fe90 	bl	8001584 <__aeabi_dadd>
 8007864:	0004      	movs	r4, r0
 8007866:	000d      	movs	r5, r1
 8007868:	f7fb fd9e 	bl	80033a8 <__aeabi_d2iz>
 800786c:	2200      	movs	r2, #0
 800786e:	9004      	str	r0, [sp, #16]
 8007870:	2300      	movs	r3, #0
 8007872:	0020      	movs	r0, r4
 8007874:	0029      	movs	r1, r5
 8007876:	f7f8 fdef 	bl	8000458 <__aeabi_dcmplt>
 800787a:	2800      	cmp	r0, #0
 800787c:	d00b      	beq.n	8007896 <_dtoa_r+0x16a>
 800787e:	9804      	ldr	r0, [sp, #16]
 8007880:	f7fb fdce 	bl	8003420 <__aeabi_i2d>
 8007884:	002b      	movs	r3, r5
 8007886:	0022      	movs	r2, r4
 8007888:	f7f8 fde0 	bl	800044c <__aeabi_dcmpeq>
 800788c:	4243      	negs	r3, r0
 800788e:	4158      	adcs	r0, r3
 8007890:	9b04      	ldr	r3, [sp, #16]
 8007892:	1a1b      	subs	r3, r3, r0
 8007894:	9304      	str	r3, [sp, #16]
 8007896:	2301      	movs	r3, #1
 8007898:	9315      	str	r3, [sp, #84]	@ 0x54
 800789a:	9b04      	ldr	r3, [sp, #16]
 800789c:	2b16      	cmp	r3, #22
 800789e:	d810      	bhi.n	80078c2 <_dtoa_r+0x196>
 80078a0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80078a2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80078a4:	9a04      	ldr	r2, [sp, #16]
 80078a6:	4b83      	ldr	r3, [pc, #524]	@ (8007ab4 <_dtoa_r+0x388>)
 80078a8:	00d2      	lsls	r2, r2, #3
 80078aa:	189b      	adds	r3, r3, r2
 80078ac:	681a      	ldr	r2, [r3, #0]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	f7f8 fdd2 	bl	8000458 <__aeabi_dcmplt>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	d047      	beq.n	8007948 <_dtoa_r+0x21c>
 80078b8:	9b04      	ldr	r3, [sp, #16]
 80078ba:	3b01      	subs	r3, #1
 80078bc:	9304      	str	r3, [sp, #16]
 80078be:	2300      	movs	r3, #0
 80078c0:	9315      	str	r3, [sp, #84]	@ 0x54
 80078c2:	2200      	movs	r2, #0
 80078c4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80078c6:	9206      	str	r2, [sp, #24]
 80078c8:	1bdb      	subs	r3, r3, r7
 80078ca:	1e5a      	subs	r2, r3, #1
 80078cc:	d53e      	bpl.n	800794c <_dtoa_r+0x220>
 80078ce:	2201      	movs	r2, #1
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	9306      	str	r3, [sp, #24]
 80078d4:	2300      	movs	r3, #0
 80078d6:	930d      	str	r3, [sp, #52]	@ 0x34
 80078d8:	9b04      	ldr	r3, [sp, #16]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	db38      	blt.n	8007950 <_dtoa_r+0x224>
 80078de:	9a04      	ldr	r2, [sp, #16]
 80078e0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80078e2:	4694      	mov	ip, r2
 80078e4:	4463      	add	r3, ip
 80078e6:	930d      	str	r3, [sp, #52]	@ 0x34
 80078e8:	2300      	movs	r3, #0
 80078ea:	9214      	str	r2, [sp, #80]	@ 0x50
 80078ec:	930f      	str	r3, [sp, #60]	@ 0x3c
 80078ee:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80078f0:	2401      	movs	r4, #1
 80078f2:	2b09      	cmp	r3, #9
 80078f4:	d862      	bhi.n	80079bc <_dtoa_r+0x290>
 80078f6:	2b05      	cmp	r3, #5
 80078f8:	dd02      	ble.n	8007900 <_dtoa_r+0x1d4>
 80078fa:	2400      	movs	r4, #0
 80078fc:	3b04      	subs	r3, #4
 80078fe:	9322      	str	r3, [sp, #136]	@ 0x88
 8007900:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007902:	1e98      	subs	r0, r3, #2
 8007904:	2803      	cmp	r0, #3
 8007906:	d863      	bhi.n	80079d0 <_dtoa_r+0x2a4>
 8007908:	f7f8 fc06 	bl	8000118 <__gnu_thumb1_case_uqi>
 800790c:	2b385654 	.word	0x2b385654
 8007910:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007912:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8007914:	18f6      	adds	r6, r6, r3
 8007916:	4b68      	ldr	r3, [pc, #416]	@ (8007ab8 <_dtoa_r+0x38c>)
 8007918:	18f2      	adds	r2, r6, r3
 800791a:	2a20      	cmp	r2, #32
 800791c:	dd0f      	ble.n	800793e <_dtoa_r+0x212>
 800791e:	2340      	movs	r3, #64	@ 0x40
 8007920:	1a9b      	subs	r3, r3, r2
 8007922:	409f      	lsls	r7, r3
 8007924:	4b65      	ldr	r3, [pc, #404]	@ (8007abc <_dtoa_r+0x390>)
 8007926:	0038      	movs	r0, r7
 8007928:	18f3      	adds	r3, r6, r3
 800792a:	40dc      	lsrs	r4, r3
 800792c:	4320      	orrs	r0, r4
 800792e:	f7fb fda5 	bl	800347c <__aeabi_ui2d>
 8007932:	2201      	movs	r2, #1
 8007934:	4b62      	ldr	r3, [pc, #392]	@ (8007ac0 <_dtoa_r+0x394>)
 8007936:	1e77      	subs	r7, r6, #1
 8007938:	18cb      	adds	r3, r1, r3
 800793a:	9218      	str	r2, [sp, #96]	@ 0x60
 800793c:	e776      	b.n	800782c <_dtoa_r+0x100>
 800793e:	2320      	movs	r3, #32
 8007940:	0020      	movs	r0, r4
 8007942:	1a9b      	subs	r3, r3, r2
 8007944:	4098      	lsls	r0, r3
 8007946:	e7f2      	b.n	800792e <_dtoa_r+0x202>
 8007948:	9015      	str	r0, [sp, #84]	@ 0x54
 800794a:	e7ba      	b.n	80078c2 <_dtoa_r+0x196>
 800794c:	920d      	str	r2, [sp, #52]	@ 0x34
 800794e:	e7c3      	b.n	80078d8 <_dtoa_r+0x1ac>
 8007950:	9b06      	ldr	r3, [sp, #24]
 8007952:	9a04      	ldr	r2, [sp, #16]
 8007954:	1a9b      	subs	r3, r3, r2
 8007956:	9306      	str	r3, [sp, #24]
 8007958:	4253      	negs	r3, r2
 800795a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800795c:	2300      	movs	r3, #0
 800795e:	9314      	str	r3, [sp, #80]	@ 0x50
 8007960:	e7c5      	b.n	80078ee <_dtoa_r+0x1c2>
 8007962:	2301      	movs	r3, #1
 8007964:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007966:	9310      	str	r3, [sp, #64]	@ 0x40
 8007968:	4694      	mov	ip, r2
 800796a:	9b04      	ldr	r3, [sp, #16]
 800796c:	4463      	add	r3, ip
 800796e:	930e      	str	r3, [sp, #56]	@ 0x38
 8007970:	3301      	adds	r3, #1
 8007972:	9309      	str	r3, [sp, #36]	@ 0x24
 8007974:	2b00      	cmp	r3, #0
 8007976:	dc08      	bgt.n	800798a <_dtoa_r+0x25e>
 8007978:	2301      	movs	r3, #1
 800797a:	e006      	b.n	800798a <_dtoa_r+0x25e>
 800797c:	2301      	movs	r3, #1
 800797e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007980:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007982:	2b00      	cmp	r3, #0
 8007984:	dd28      	ble.n	80079d8 <_dtoa_r+0x2ac>
 8007986:	930e      	str	r3, [sp, #56]	@ 0x38
 8007988:	9309      	str	r3, [sp, #36]	@ 0x24
 800798a:	9a03      	ldr	r2, [sp, #12]
 800798c:	2100      	movs	r1, #0
 800798e:	69d0      	ldr	r0, [r2, #28]
 8007990:	2204      	movs	r2, #4
 8007992:	0015      	movs	r5, r2
 8007994:	3514      	adds	r5, #20
 8007996:	429d      	cmp	r5, r3
 8007998:	d923      	bls.n	80079e2 <_dtoa_r+0x2b6>
 800799a:	6041      	str	r1, [r0, #4]
 800799c:	9803      	ldr	r0, [sp, #12]
 800799e:	f000 fdbb 	bl	8008518 <_Balloc>
 80079a2:	9008      	str	r0, [sp, #32]
 80079a4:	2800      	cmp	r0, #0
 80079a6:	d11f      	bne.n	80079e8 <_dtoa_r+0x2bc>
 80079a8:	21b0      	movs	r1, #176	@ 0xb0
 80079aa:	4b46      	ldr	r3, [pc, #280]	@ (8007ac4 <_dtoa_r+0x398>)
 80079ac:	4831      	ldr	r0, [pc, #196]	@ (8007a74 <_dtoa_r+0x348>)
 80079ae:	9a08      	ldr	r2, [sp, #32]
 80079b0:	31ff      	adds	r1, #255	@ 0xff
 80079b2:	e6d0      	b.n	8007756 <_dtoa_r+0x2a>
 80079b4:	2300      	movs	r3, #0
 80079b6:	e7e2      	b.n	800797e <_dtoa_r+0x252>
 80079b8:	2300      	movs	r3, #0
 80079ba:	e7d3      	b.n	8007964 <_dtoa_r+0x238>
 80079bc:	2300      	movs	r3, #0
 80079be:	9410      	str	r4, [sp, #64]	@ 0x40
 80079c0:	9322      	str	r3, [sp, #136]	@ 0x88
 80079c2:	3b01      	subs	r3, #1
 80079c4:	2200      	movs	r2, #0
 80079c6:	930e      	str	r3, [sp, #56]	@ 0x38
 80079c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80079ca:	3313      	adds	r3, #19
 80079cc:	9223      	str	r2, [sp, #140]	@ 0x8c
 80079ce:	e7dc      	b.n	800798a <_dtoa_r+0x25e>
 80079d0:	2301      	movs	r3, #1
 80079d2:	9310      	str	r3, [sp, #64]	@ 0x40
 80079d4:	3b02      	subs	r3, #2
 80079d6:	e7f5      	b.n	80079c4 <_dtoa_r+0x298>
 80079d8:	2301      	movs	r3, #1
 80079da:	001a      	movs	r2, r3
 80079dc:	930e      	str	r3, [sp, #56]	@ 0x38
 80079de:	9309      	str	r3, [sp, #36]	@ 0x24
 80079e0:	e7f4      	b.n	80079cc <_dtoa_r+0x2a0>
 80079e2:	3101      	adds	r1, #1
 80079e4:	0052      	lsls	r2, r2, #1
 80079e6:	e7d4      	b.n	8007992 <_dtoa_r+0x266>
 80079e8:	9b03      	ldr	r3, [sp, #12]
 80079ea:	9a08      	ldr	r2, [sp, #32]
 80079ec:	69db      	ldr	r3, [r3, #28]
 80079ee:	601a      	str	r2, [r3, #0]
 80079f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079f2:	2b0e      	cmp	r3, #14
 80079f4:	d900      	bls.n	80079f8 <_dtoa_r+0x2cc>
 80079f6:	e0d6      	b.n	8007ba6 <_dtoa_r+0x47a>
 80079f8:	2c00      	cmp	r4, #0
 80079fa:	d100      	bne.n	80079fe <_dtoa_r+0x2d2>
 80079fc:	e0d3      	b.n	8007ba6 <_dtoa_r+0x47a>
 80079fe:	9b04      	ldr	r3, [sp, #16]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	dd63      	ble.n	8007acc <_dtoa_r+0x3a0>
 8007a04:	210f      	movs	r1, #15
 8007a06:	9a04      	ldr	r2, [sp, #16]
 8007a08:	4b2a      	ldr	r3, [pc, #168]	@ (8007ab4 <_dtoa_r+0x388>)
 8007a0a:	400a      	ands	r2, r1
 8007a0c:	00d2      	lsls	r2, r2, #3
 8007a0e:	189b      	adds	r3, r3, r2
 8007a10:	681e      	ldr	r6, [r3, #0]
 8007a12:	685f      	ldr	r7, [r3, #4]
 8007a14:	9b04      	ldr	r3, [sp, #16]
 8007a16:	2402      	movs	r4, #2
 8007a18:	111d      	asrs	r5, r3, #4
 8007a1a:	05db      	lsls	r3, r3, #23
 8007a1c:	d50a      	bpl.n	8007a34 <_dtoa_r+0x308>
 8007a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8007ac8 <_dtoa_r+0x39c>)
 8007a20:	400d      	ands	r5, r1
 8007a22:	6a1a      	ldr	r2, [r3, #32]
 8007a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a26:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007a28:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007a2a:	f7fa f971 	bl	8001d10 <__aeabi_ddiv>
 8007a2e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007a30:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007a32:	3401      	adds	r4, #1
 8007a34:	4b24      	ldr	r3, [pc, #144]	@ (8007ac8 <_dtoa_r+0x39c>)
 8007a36:	930c      	str	r3, [sp, #48]	@ 0x30
 8007a38:	2d00      	cmp	r5, #0
 8007a3a:	d108      	bne.n	8007a4e <_dtoa_r+0x322>
 8007a3c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007a3e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a40:	0032      	movs	r2, r6
 8007a42:	003b      	movs	r3, r7
 8007a44:	f7fa f964 	bl	8001d10 <__aeabi_ddiv>
 8007a48:	900a      	str	r0, [sp, #40]	@ 0x28
 8007a4a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007a4c:	e059      	b.n	8007b02 <_dtoa_r+0x3d6>
 8007a4e:	2301      	movs	r3, #1
 8007a50:	421d      	tst	r5, r3
 8007a52:	d009      	beq.n	8007a68 <_dtoa_r+0x33c>
 8007a54:	18e4      	adds	r4, r4, r3
 8007a56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a58:	0030      	movs	r0, r6
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	0039      	movs	r1, r7
 8007a60:	f7fa fd90 	bl	8002584 <__aeabi_dmul>
 8007a64:	0006      	movs	r6, r0
 8007a66:	000f      	movs	r7, r1
 8007a68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a6a:	106d      	asrs	r5, r5, #1
 8007a6c:	3308      	adds	r3, #8
 8007a6e:	e7e2      	b.n	8007a36 <_dtoa_r+0x30a>
 8007a70:	0800994f 	.word	0x0800994f
 8007a74:	08009966 	.word	0x08009966
 8007a78:	7ff00000 	.word	0x7ff00000
 8007a7c:	0000270f 	.word	0x0000270f
 8007a80:	0800994b 	.word	0x0800994b
 8007a84:	0800994e 	.word	0x0800994e
 8007a88:	0800991f 	.word	0x0800991f
 8007a8c:	0800991e 	.word	0x0800991e
 8007a90:	3ff00000 	.word	0x3ff00000
 8007a94:	fffffc01 	.word	0xfffffc01
 8007a98:	3ff80000 	.word	0x3ff80000
 8007a9c:	636f4361 	.word	0x636f4361
 8007aa0:	3fd287a7 	.word	0x3fd287a7
 8007aa4:	8b60c8b3 	.word	0x8b60c8b3
 8007aa8:	3fc68a28 	.word	0x3fc68a28
 8007aac:	509f79fb 	.word	0x509f79fb
 8007ab0:	3fd34413 	.word	0x3fd34413
 8007ab4:	0800c328 	.word	0x0800c328
 8007ab8:	00000432 	.word	0x00000432
 8007abc:	00000412 	.word	0x00000412
 8007ac0:	fe100000 	.word	0xfe100000
 8007ac4:	080099be 	.word	0x080099be
 8007ac8:	0800c300 	.word	0x0800c300
 8007acc:	9b04      	ldr	r3, [sp, #16]
 8007ace:	2402      	movs	r4, #2
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d016      	beq.n	8007b02 <_dtoa_r+0x3d6>
 8007ad4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007ad6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007ad8:	220f      	movs	r2, #15
 8007ada:	425d      	negs	r5, r3
 8007adc:	402a      	ands	r2, r5
 8007ade:	4bd5      	ldr	r3, [pc, #852]	@ (8007e34 <_dtoa_r+0x708>)
 8007ae0:	00d2      	lsls	r2, r2, #3
 8007ae2:	189b      	adds	r3, r3, r2
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	f7fa fd4c 	bl	8002584 <__aeabi_dmul>
 8007aec:	2701      	movs	r7, #1
 8007aee:	2300      	movs	r3, #0
 8007af0:	900a      	str	r0, [sp, #40]	@ 0x28
 8007af2:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007af4:	4ed0      	ldr	r6, [pc, #832]	@ (8007e38 <_dtoa_r+0x70c>)
 8007af6:	112d      	asrs	r5, r5, #4
 8007af8:	2d00      	cmp	r5, #0
 8007afa:	d000      	beq.n	8007afe <_dtoa_r+0x3d2>
 8007afc:	e095      	b.n	8007c2a <_dtoa_r+0x4fe>
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d1a2      	bne.n	8007a48 <_dtoa_r+0x31c>
 8007b02:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007b04:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007b06:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d100      	bne.n	8007b0e <_dtoa_r+0x3e2>
 8007b0c:	e098      	b.n	8007c40 <_dtoa_r+0x514>
 8007b0e:	2200      	movs	r2, #0
 8007b10:	0030      	movs	r0, r6
 8007b12:	0039      	movs	r1, r7
 8007b14:	4bc9      	ldr	r3, [pc, #804]	@ (8007e3c <_dtoa_r+0x710>)
 8007b16:	f7f8 fc9f 	bl	8000458 <__aeabi_dcmplt>
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	d100      	bne.n	8007b20 <_dtoa_r+0x3f4>
 8007b1e:	e08f      	b.n	8007c40 <_dtoa_r+0x514>
 8007b20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d100      	bne.n	8007b28 <_dtoa_r+0x3fc>
 8007b26:	e08b      	b.n	8007c40 <_dtoa_r+0x514>
 8007b28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	dd37      	ble.n	8007b9e <_dtoa_r+0x472>
 8007b2e:	9b04      	ldr	r3, [sp, #16]
 8007b30:	2200      	movs	r2, #0
 8007b32:	3b01      	subs	r3, #1
 8007b34:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b36:	0030      	movs	r0, r6
 8007b38:	4bc1      	ldr	r3, [pc, #772]	@ (8007e40 <_dtoa_r+0x714>)
 8007b3a:	0039      	movs	r1, r7
 8007b3c:	f7fa fd22 	bl	8002584 <__aeabi_dmul>
 8007b40:	900a      	str	r0, [sp, #40]	@ 0x28
 8007b42:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007b44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b46:	3401      	adds	r4, #1
 8007b48:	0020      	movs	r0, r4
 8007b4a:	9311      	str	r3, [sp, #68]	@ 0x44
 8007b4c:	f7fb fc68 	bl	8003420 <__aeabi_i2d>
 8007b50:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b54:	f7fa fd16 	bl	8002584 <__aeabi_dmul>
 8007b58:	4bba      	ldr	r3, [pc, #744]	@ (8007e44 <_dtoa_r+0x718>)
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f7f9 fd12 	bl	8001584 <__aeabi_dadd>
 8007b60:	4bb9      	ldr	r3, [pc, #740]	@ (8007e48 <_dtoa_r+0x71c>)
 8007b62:	0006      	movs	r6, r0
 8007b64:	18cf      	adds	r7, r1, r3
 8007b66:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d16d      	bne.n	8007c48 <_dtoa_r+0x51c>
 8007b6c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007b6e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b70:	2200      	movs	r2, #0
 8007b72:	4bb6      	ldr	r3, [pc, #728]	@ (8007e4c <_dtoa_r+0x720>)
 8007b74:	f7fa ffec 	bl	8002b50 <__aeabi_dsub>
 8007b78:	0032      	movs	r2, r6
 8007b7a:	003b      	movs	r3, r7
 8007b7c:	0004      	movs	r4, r0
 8007b7e:	000d      	movs	r5, r1
 8007b80:	f7f8 fc7e 	bl	8000480 <__aeabi_dcmpgt>
 8007b84:	2800      	cmp	r0, #0
 8007b86:	d000      	beq.n	8007b8a <_dtoa_r+0x45e>
 8007b88:	e2b6      	b.n	80080f8 <_dtoa_r+0x9cc>
 8007b8a:	2180      	movs	r1, #128	@ 0x80
 8007b8c:	0609      	lsls	r1, r1, #24
 8007b8e:	187b      	adds	r3, r7, r1
 8007b90:	0032      	movs	r2, r6
 8007b92:	0020      	movs	r0, r4
 8007b94:	0029      	movs	r1, r5
 8007b96:	f7f8 fc5f 	bl	8000458 <__aeabi_dcmplt>
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	d128      	bne.n	8007bf0 <_dtoa_r+0x4c4>
 8007b9e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007ba0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007ba2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ba4:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007ba6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	da00      	bge.n	8007bae <_dtoa_r+0x482>
 8007bac:	e174      	b.n	8007e98 <_dtoa_r+0x76c>
 8007bae:	9a04      	ldr	r2, [sp, #16]
 8007bb0:	2a0e      	cmp	r2, #14
 8007bb2:	dd00      	ble.n	8007bb6 <_dtoa_r+0x48a>
 8007bb4:	e170      	b.n	8007e98 <_dtoa_r+0x76c>
 8007bb6:	4b9f      	ldr	r3, [pc, #636]	@ (8007e34 <_dtoa_r+0x708>)
 8007bb8:	00d2      	lsls	r2, r2, #3
 8007bba:	189b      	adds	r3, r3, r2
 8007bbc:	685c      	ldr	r4, [r3, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	9306      	str	r3, [sp, #24]
 8007bc2:	9407      	str	r4, [sp, #28]
 8007bc4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	db00      	blt.n	8007bcc <_dtoa_r+0x4a0>
 8007bca:	e0e7      	b.n	8007d9c <_dtoa_r+0x670>
 8007bcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	dd00      	ble.n	8007bd4 <_dtoa_r+0x4a8>
 8007bd2:	e0e3      	b.n	8007d9c <_dtoa_r+0x670>
 8007bd4:	d10c      	bne.n	8007bf0 <_dtoa_r+0x4c4>
 8007bd6:	9806      	ldr	r0, [sp, #24]
 8007bd8:	9907      	ldr	r1, [sp, #28]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	4b9b      	ldr	r3, [pc, #620]	@ (8007e4c <_dtoa_r+0x720>)
 8007bde:	f7fa fcd1 	bl	8002584 <__aeabi_dmul>
 8007be2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007be4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007be6:	f7f8 fc55 	bl	8000494 <__aeabi_dcmpge>
 8007bea:	2800      	cmp	r0, #0
 8007bec:	d100      	bne.n	8007bf0 <_dtoa_r+0x4c4>
 8007bee:	e286      	b.n	80080fe <_dtoa_r+0x9d2>
 8007bf0:	2600      	movs	r6, #0
 8007bf2:	0037      	movs	r7, r6
 8007bf4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007bf6:	9c08      	ldr	r4, [sp, #32]
 8007bf8:	43db      	mvns	r3, r3
 8007bfa:	930c      	str	r3, [sp, #48]	@ 0x30
 8007bfc:	9704      	str	r7, [sp, #16]
 8007bfe:	2700      	movs	r7, #0
 8007c00:	0031      	movs	r1, r6
 8007c02:	9803      	ldr	r0, [sp, #12]
 8007c04:	f000 fccc 	bl	80085a0 <_Bfree>
 8007c08:	9b04      	ldr	r3, [sp, #16]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d100      	bne.n	8007c10 <_dtoa_r+0x4e4>
 8007c0e:	e0bb      	b.n	8007d88 <_dtoa_r+0x65c>
 8007c10:	2f00      	cmp	r7, #0
 8007c12:	d005      	beq.n	8007c20 <_dtoa_r+0x4f4>
 8007c14:	429f      	cmp	r7, r3
 8007c16:	d003      	beq.n	8007c20 <_dtoa_r+0x4f4>
 8007c18:	0039      	movs	r1, r7
 8007c1a:	9803      	ldr	r0, [sp, #12]
 8007c1c:	f000 fcc0 	bl	80085a0 <_Bfree>
 8007c20:	9904      	ldr	r1, [sp, #16]
 8007c22:	9803      	ldr	r0, [sp, #12]
 8007c24:	f000 fcbc 	bl	80085a0 <_Bfree>
 8007c28:	e0ae      	b.n	8007d88 <_dtoa_r+0x65c>
 8007c2a:	423d      	tst	r5, r7
 8007c2c:	d005      	beq.n	8007c3a <_dtoa_r+0x50e>
 8007c2e:	6832      	ldr	r2, [r6, #0]
 8007c30:	6873      	ldr	r3, [r6, #4]
 8007c32:	f7fa fca7 	bl	8002584 <__aeabi_dmul>
 8007c36:	003b      	movs	r3, r7
 8007c38:	3401      	adds	r4, #1
 8007c3a:	106d      	asrs	r5, r5, #1
 8007c3c:	3608      	adds	r6, #8
 8007c3e:	e75b      	b.n	8007af8 <_dtoa_r+0x3cc>
 8007c40:	9b04      	ldr	r3, [sp, #16]
 8007c42:	930c      	str	r3, [sp, #48]	@ 0x30
 8007c44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c46:	e77f      	b.n	8007b48 <_dtoa_r+0x41c>
 8007c48:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007c4a:	4b7a      	ldr	r3, [pc, #488]	@ (8007e34 <_dtoa_r+0x708>)
 8007c4c:	3a01      	subs	r2, #1
 8007c4e:	00d2      	lsls	r2, r2, #3
 8007c50:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8007c52:	189b      	adds	r3, r3, r2
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	2900      	cmp	r1, #0
 8007c5a:	d04c      	beq.n	8007cf6 <_dtoa_r+0x5ca>
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	497c      	ldr	r1, [pc, #496]	@ (8007e50 <_dtoa_r+0x724>)
 8007c60:	f7fa f856 	bl	8001d10 <__aeabi_ddiv>
 8007c64:	0032      	movs	r2, r6
 8007c66:	003b      	movs	r3, r7
 8007c68:	f7fa ff72 	bl	8002b50 <__aeabi_dsub>
 8007c6c:	9a08      	ldr	r2, [sp, #32]
 8007c6e:	0006      	movs	r6, r0
 8007c70:	4694      	mov	ip, r2
 8007c72:	000f      	movs	r7, r1
 8007c74:	9b08      	ldr	r3, [sp, #32]
 8007c76:	9316      	str	r3, [sp, #88]	@ 0x58
 8007c78:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c7a:	4463      	add	r3, ip
 8007c7c:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c7e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007c80:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c82:	f7fb fb91 	bl	80033a8 <__aeabi_d2iz>
 8007c86:	0005      	movs	r5, r0
 8007c88:	f7fb fbca 	bl	8003420 <__aeabi_i2d>
 8007c8c:	0002      	movs	r2, r0
 8007c8e:	000b      	movs	r3, r1
 8007c90:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007c92:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c94:	f7fa ff5c 	bl	8002b50 <__aeabi_dsub>
 8007c98:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007c9a:	3530      	adds	r5, #48	@ 0x30
 8007c9c:	1c5c      	adds	r4, r3, #1
 8007c9e:	701d      	strb	r5, [r3, #0]
 8007ca0:	0032      	movs	r2, r6
 8007ca2:	003b      	movs	r3, r7
 8007ca4:	900a      	str	r0, [sp, #40]	@ 0x28
 8007ca6:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007ca8:	f7f8 fbd6 	bl	8000458 <__aeabi_dcmplt>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d16b      	bne.n	8007d88 <_dtoa_r+0x65c>
 8007cb0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007cb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007cb4:	2000      	movs	r0, #0
 8007cb6:	4961      	ldr	r1, [pc, #388]	@ (8007e3c <_dtoa_r+0x710>)
 8007cb8:	f7fa ff4a 	bl	8002b50 <__aeabi_dsub>
 8007cbc:	0032      	movs	r2, r6
 8007cbe:	003b      	movs	r3, r7
 8007cc0:	f7f8 fbca 	bl	8000458 <__aeabi_dcmplt>
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	d000      	beq.n	8007cca <_dtoa_r+0x59e>
 8007cc8:	e0c6      	b.n	8007e58 <_dtoa_r+0x72c>
 8007cca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ccc:	42a3      	cmp	r3, r4
 8007cce:	d100      	bne.n	8007cd2 <_dtoa_r+0x5a6>
 8007cd0:	e765      	b.n	8007b9e <_dtoa_r+0x472>
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	0030      	movs	r0, r6
 8007cd6:	0039      	movs	r1, r7
 8007cd8:	4b59      	ldr	r3, [pc, #356]	@ (8007e40 <_dtoa_r+0x714>)
 8007cda:	f7fa fc53 	bl	8002584 <__aeabi_dmul>
 8007cde:	2200      	movs	r2, #0
 8007ce0:	0006      	movs	r6, r0
 8007ce2:	000f      	movs	r7, r1
 8007ce4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007ce6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007ce8:	4b55      	ldr	r3, [pc, #340]	@ (8007e40 <_dtoa_r+0x714>)
 8007cea:	f7fa fc4b 	bl	8002584 <__aeabi_dmul>
 8007cee:	9416      	str	r4, [sp, #88]	@ 0x58
 8007cf0:	900a      	str	r0, [sp, #40]	@ 0x28
 8007cf2:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007cf4:	e7c3      	b.n	8007c7e <_dtoa_r+0x552>
 8007cf6:	0030      	movs	r0, r6
 8007cf8:	0039      	movs	r1, r7
 8007cfa:	f7fa fc43 	bl	8002584 <__aeabi_dmul>
 8007cfe:	9d08      	ldr	r5, [sp, #32]
 8007d00:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d02:	002b      	movs	r3, r5
 8007d04:	4694      	mov	ip, r2
 8007d06:	9016      	str	r0, [sp, #88]	@ 0x58
 8007d08:	9117      	str	r1, [sp, #92]	@ 0x5c
 8007d0a:	4463      	add	r3, ip
 8007d0c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007d0e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d12:	f7fb fb49 	bl	80033a8 <__aeabi_d2iz>
 8007d16:	0004      	movs	r4, r0
 8007d18:	f7fb fb82 	bl	8003420 <__aeabi_i2d>
 8007d1c:	000b      	movs	r3, r1
 8007d1e:	0002      	movs	r2, r0
 8007d20:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d22:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d24:	f7fa ff14 	bl	8002b50 <__aeabi_dsub>
 8007d28:	3430      	adds	r4, #48	@ 0x30
 8007d2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d2c:	702c      	strb	r4, [r5, #0]
 8007d2e:	3501      	adds	r5, #1
 8007d30:	0006      	movs	r6, r0
 8007d32:	000f      	movs	r7, r1
 8007d34:	42ab      	cmp	r3, r5
 8007d36:	d12a      	bne.n	8007d8e <_dtoa_r+0x662>
 8007d38:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8007d3a:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8007d3c:	9b08      	ldr	r3, [sp, #32]
 8007d3e:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8007d40:	469c      	mov	ip, r3
 8007d42:	2200      	movs	r2, #0
 8007d44:	4b42      	ldr	r3, [pc, #264]	@ (8007e50 <_dtoa_r+0x724>)
 8007d46:	4464      	add	r4, ip
 8007d48:	f7f9 fc1c 	bl	8001584 <__aeabi_dadd>
 8007d4c:	0002      	movs	r2, r0
 8007d4e:	000b      	movs	r3, r1
 8007d50:	0030      	movs	r0, r6
 8007d52:	0039      	movs	r1, r7
 8007d54:	f7f8 fb94 	bl	8000480 <__aeabi_dcmpgt>
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	d000      	beq.n	8007d5e <_dtoa_r+0x632>
 8007d5c:	e07c      	b.n	8007e58 <_dtoa_r+0x72c>
 8007d5e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007d60:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007d62:	2000      	movs	r0, #0
 8007d64:	493a      	ldr	r1, [pc, #232]	@ (8007e50 <_dtoa_r+0x724>)
 8007d66:	f7fa fef3 	bl	8002b50 <__aeabi_dsub>
 8007d6a:	0002      	movs	r2, r0
 8007d6c:	000b      	movs	r3, r1
 8007d6e:	0030      	movs	r0, r6
 8007d70:	0039      	movs	r1, r7
 8007d72:	f7f8 fb71 	bl	8000458 <__aeabi_dcmplt>
 8007d76:	2800      	cmp	r0, #0
 8007d78:	d100      	bne.n	8007d7c <_dtoa_r+0x650>
 8007d7a:	e710      	b.n	8007b9e <_dtoa_r+0x472>
 8007d7c:	0023      	movs	r3, r4
 8007d7e:	3c01      	subs	r4, #1
 8007d80:	7822      	ldrb	r2, [r4, #0]
 8007d82:	2a30      	cmp	r2, #48	@ 0x30
 8007d84:	d0fa      	beq.n	8007d7c <_dtoa_r+0x650>
 8007d86:	001c      	movs	r4, r3
 8007d88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d8a:	9304      	str	r3, [sp, #16]
 8007d8c:	e042      	b.n	8007e14 <_dtoa_r+0x6e8>
 8007d8e:	2200      	movs	r2, #0
 8007d90:	4b2b      	ldr	r3, [pc, #172]	@ (8007e40 <_dtoa_r+0x714>)
 8007d92:	f7fa fbf7 	bl	8002584 <__aeabi_dmul>
 8007d96:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d98:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007d9a:	e7b8      	b.n	8007d0e <_dtoa_r+0x5e2>
 8007d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d9e:	9d08      	ldr	r5, [sp, #32]
 8007da0:	3b01      	subs	r3, #1
 8007da2:	195b      	adds	r3, r3, r5
 8007da4:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007da6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007da8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007daa:	9a06      	ldr	r2, [sp, #24]
 8007dac:	9b07      	ldr	r3, [sp, #28]
 8007dae:	0030      	movs	r0, r6
 8007db0:	0039      	movs	r1, r7
 8007db2:	f7f9 ffad 	bl	8001d10 <__aeabi_ddiv>
 8007db6:	f7fb faf7 	bl	80033a8 <__aeabi_d2iz>
 8007dba:	9009      	str	r0, [sp, #36]	@ 0x24
 8007dbc:	f7fb fb30 	bl	8003420 <__aeabi_i2d>
 8007dc0:	9a06      	ldr	r2, [sp, #24]
 8007dc2:	9b07      	ldr	r3, [sp, #28]
 8007dc4:	f7fa fbde 	bl	8002584 <__aeabi_dmul>
 8007dc8:	0002      	movs	r2, r0
 8007dca:	000b      	movs	r3, r1
 8007dcc:	0030      	movs	r0, r6
 8007dce:	0039      	movs	r1, r7
 8007dd0:	f7fa febe 	bl	8002b50 <__aeabi_dsub>
 8007dd4:	002b      	movs	r3, r5
 8007dd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dd8:	3501      	adds	r5, #1
 8007dda:	3230      	adds	r2, #48	@ 0x30
 8007ddc:	701a      	strb	r2, [r3, #0]
 8007dde:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007de0:	002c      	movs	r4, r5
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d14b      	bne.n	8007e7e <_dtoa_r+0x752>
 8007de6:	0002      	movs	r2, r0
 8007de8:	000b      	movs	r3, r1
 8007dea:	f7f9 fbcb 	bl	8001584 <__aeabi_dadd>
 8007dee:	9a06      	ldr	r2, [sp, #24]
 8007df0:	9b07      	ldr	r3, [sp, #28]
 8007df2:	0006      	movs	r6, r0
 8007df4:	000f      	movs	r7, r1
 8007df6:	f7f8 fb43 	bl	8000480 <__aeabi_dcmpgt>
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	d12a      	bne.n	8007e54 <_dtoa_r+0x728>
 8007dfe:	9a06      	ldr	r2, [sp, #24]
 8007e00:	9b07      	ldr	r3, [sp, #28]
 8007e02:	0030      	movs	r0, r6
 8007e04:	0039      	movs	r1, r7
 8007e06:	f7f8 fb21 	bl	800044c <__aeabi_dcmpeq>
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	d002      	beq.n	8007e14 <_dtoa_r+0x6e8>
 8007e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e10:	07dd      	lsls	r5, r3, #31
 8007e12:	d41f      	bmi.n	8007e54 <_dtoa_r+0x728>
 8007e14:	9905      	ldr	r1, [sp, #20]
 8007e16:	9803      	ldr	r0, [sp, #12]
 8007e18:	f000 fbc2 	bl	80085a0 <_Bfree>
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	7023      	strb	r3, [r4, #0]
 8007e20:	9b04      	ldr	r3, [sp, #16]
 8007e22:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007e24:	3301      	adds	r3, #1
 8007e26:	6013      	str	r3, [r2, #0]
 8007e28:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d100      	bne.n	8007e30 <_dtoa_r+0x704>
 8007e2e:	e4c7      	b.n	80077c0 <_dtoa_r+0x94>
 8007e30:	601c      	str	r4, [r3, #0]
 8007e32:	e4c5      	b.n	80077c0 <_dtoa_r+0x94>
 8007e34:	0800c328 	.word	0x0800c328
 8007e38:	0800c300 	.word	0x0800c300
 8007e3c:	3ff00000 	.word	0x3ff00000
 8007e40:	40240000 	.word	0x40240000
 8007e44:	401c0000 	.word	0x401c0000
 8007e48:	fcc00000 	.word	0xfcc00000
 8007e4c:	40140000 	.word	0x40140000
 8007e50:	3fe00000 	.word	0x3fe00000
 8007e54:	9b04      	ldr	r3, [sp, #16]
 8007e56:	930c      	str	r3, [sp, #48]	@ 0x30
 8007e58:	0023      	movs	r3, r4
 8007e5a:	001c      	movs	r4, r3
 8007e5c:	3b01      	subs	r3, #1
 8007e5e:	781a      	ldrb	r2, [r3, #0]
 8007e60:	2a39      	cmp	r2, #57	@ 0x39
 8007e62:	d108      	bne.n	8007e76 <_dtoa_r+0x74a>
 8007e64:	9a08      	ldr	r2, [sp, #32]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d1f7      	bne.n	8007e5a <_dtoa_r+0x72e>
 8007e6a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007e6c:	9908      	ldr	r1, [sp, #32]
 8007e6e:	3201      	adds	r2, #1
 8007e70:	920c      	str	r2, [sp, #48]	@ 0x30
 8007e72:	2230      	movs	r2, #48	@ 0x30
 8007e74:	700a      	strb	r2, [r1, #0]
 8007e76:	781a      	ldrb	r2, [r3, #0]
 8007e78:	3201      	adds	r2, #1
 8007e7a:	701a      	strb	r2, [r3, #0]
 8007e7c:	e784      	b.n	8007d88 <_dtoa_r+0x65c>
 8007e7e:	2200      	movs	r2, #0
 8007e80:	4bc6      	ldr	r3, [pc, #792]	@ (800819c <_dtoa_r+0xa70>)
 8007e82:	f7fa fb7f 	bl	8002584 <__aeabi_dmul>
 8007e86:	2200      	movs	r2, #0
 8007e88:	2300      	movs	r3, #0
 8007e8a:	0006      	movs	r6, r0
 8007e8c:	000f      	movs	r7, r1
 8007e8e:	f7f8 fadd 	bl	800044c <__aeabi_dcmpeq>
 8007e92:	2800      	cmp	r0, #0
 8007e94:	d089      	beq.n	8007daa <_dtoa_r+0x67e>
 8007e96:	e7bd      	b.n	8007e14 <_dtoa_r+0x6e8>
 8007e98:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8007e9a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007e9c:	9c06      	ldr	r4, [sp, #24]
 8007e9e:	2f00      	cmp	r7, #0
 8007ea0:	d014      	beq.n	8007ecc <_dtoa_r+0x7a0>
 8007ea2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007ea4:	2a01      	cmp	r2, #1
 8007ea6:	dd00      	ble.n	8007eaa <_dtoa_r+0x77e>
 8007ea8:	e0e4      	b.n	8008074 <_dtoa_r+0x948>
 8007eaa:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8007eac:	2a00      	cmp	r2, #0
 8007eae:	d100      	bne.n	8007eb2 <_dtoa_r+0x786>
 8007eb0:	e0da      	b.n	8008068 <_dtoa_r+0x93c>
 8007eb2:	4abb      	ldr	r2, [pc, #748]	@ (80081a0 <_dtoa_r+0xa74>)
 8007eb4:	189b      	adds	r3, r3, r2
 8007eb6:	9a06      	ldr	r2, [sp, #24]
 8007eb8:	2101      	movs	r1, #1
 8007eba:	18d2      	adds	r2, r2, r3
 8007ebc:	9206      	str	r2, [sp, #24]
 8007ebe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ec0:	9803      	ldr	r0, [sp, #12]
 8007ec2:	18d3      	adds	r3, r2, r3
 8007ec4:	930d      	str	r3, [sp, #52]	@ 0x34
 8007ec6:	f000 fc23 	bl	8008710 <__i2b>
 8007eca:	0007      	movs	r7, r0
 8007ecc:	2c00      	cmp	r4, #0
 8007ece:	d00e      	beq.n	8007eee <_dtoa_r+0x7c2>
 8007ed0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	dd0b      	ble.n	8007eee <_dtoa_r+0x7c2>
 8007ed6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ed8:	0023      	movs	r3, r4
 8007eda:	4294      	cmp	r4, r2
 8007edc:	dd00      	ble.n	8007ee0 <_dtoa_r+0x7b4>
 8007ede:	0013      	movs	r3, r2
 8007ee0:	9a06      	ldr	r2, [sp, #24]
 8007ee2:	1ae4      	subs	r4, r4, r3
 8007ee4:	1ad2      	subs	r2, r2, r3
 8007ee6:	9206      	str	r2, [sp, #24]
 8007ee8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007eea:	1ad3      	subs	r3, r2, r3
 8007eec:	930d      	str	r3, [sp, #52]	@ 0x34
 8007eee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d021      	beq.n	8007f38 <_dtoa_r+0x80c>
 8007ef4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d100      	bne.n	8007efc <_dtoa_r+0x7d0>
 8007efa:	e0d3      	b.n	80080a4 <_dtoa_r+0x978>
 8007efc:	9e05      	ldr	r6, [sp, #20]
 8007efe:	2d00      	cmp	r5, #0
 8007f00:	d014      	beq.n	8007f2c <_dtoa_r+0x800>
 8007f02:	0039      	movs	r1, r7
 8007f04:	002a      	movs	r2, r5
 8007f06:	9803      	ldr	r0, [sp, #12]
 8007f08:	f000 fcc4 	bl	8008894 <__pow5mult>
 8007f0c:	9a05      	ldr	r2, [sp, #20]
 8007f0e:	0001      	movs	r1, r0
 8007f10:	0007      	movs	r7, r0
 8007f12:	9803      	ldr	r0, [sp, #12]
 8007f14:	f000 fc14 	bl	8008740 <__multiply>
 8007f18:	0006      	movs	r6, r0
 8007f1a:	9905      	ldr	r1, [sp, #20]
 8007f1c:	9803      	ldr	r0, [sp, #12]
 8007f1e:	f000 fb3f 	bl	80085a0 <_Bfree>
 8007f22:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f24:	9605      	str	r6, [sp, #20]
 8007f26:	1b5b      	subs	r3, r3, r5
 8007f28:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007f2a:	d005      	beq.n	8007f38 <_dtoa_r+0x80c>
 8007f2c:	0031      	movs	r1, r6
 8007f2e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007f30:	9803      	ldr	r0, [sp, #12]
 8007f32:	f000 fcaf 	bl	8008894 <__pow5mult>
 8007f36:	9005      	str	r0, [sp, #20]
 8007f38:	2101      	movs	r1, #1
 8007f3a:	9803      	ldr	r0, [sp, #12]
 8007f3c:	f000 fbe8 	bl	8008710 <__i2b>
 8007f40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f42:	0006      	movs	r6, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d100      	bne.n	8007f4a <_dtoa_r+0x81e>
 8007f48:	e1bc      	b.n	80082c4 <_dtoa_r+0xb98>
 8007f4a:	001a      	movs	r2, r3
 8007f4c:	0001      	movs	r1, r0
 8007f4e:	9803      	ldr	r0, [sp, #12]
 8007f50:	f000 fca0 	bl	8008894 <__pow5mult>
 8007f54:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007f56:	0006      	movs	r6, r0
 8007f58:	2500      	movs	r5, #0
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	dc16      	bgt.n	8007f8c <_dtoa_r+0x860>
 8007f5e:	2500      	movs	r5, #0
 8007f60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f62:	42ab      	cmp	r3, r5
 8007f64:	d10e      	bne.n	8007f84 <_dtoa_r+0x858>
 8007f66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f68:	031b      	lsls	r3, r3, #12
 8007f6a:	42ab      	cmp	r3, r5
 8007f6c:	d10a      	bne.n	8007f84 <_dtoa_r+0x858>
 8007f6e:	4b8d      	ldr	r3, [pc, #564]	@ (80081a4 <_dtoa_r+0xa78>)
 8007f70:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007f72:	4213      	tst	r3, r2
 8007f74:	d006      	beq.n	8007f84 <_dtoa_r+0x858>
 8007f76:	9b06      	ldr	r3, [sp, #24]
 8007f78:	3501      	adds	r5, #1
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	9306      	str	r3, [sp, #24]
 8007f7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f80:	3301      	adds	r3, #1
 8007f82:	930d      	str	r3, [sp, #52]	@ 0x34
 8007f84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f86:	2001      	movs	r0, #1
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d008      	beq.n	8007f9e <_dtoa_r+0x872>
 8007f8c:	6933      	ldr	r3, [r6, #16]
 8007f8e:	3303      	adds	r3, #3
 8007f90:	009b      	lsls	r3, r3, #2
 8007f92:	18f3      	adds	r3, r6, r3
 8007f94:	6858      	ldr	r0, [r3, #4]
 8007f96:	f000 fb6b 	bl	8008670 <__hi0bits>
 8007f9a:	2320      	movs	r3, #32
 8007f9c:	1a18      	subs	r0, r3, r0
 8007f9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fa0:	1818      	adds	r0, r3, r0
 8007fa2:	0002      	movs	r2, r0
 8007fa4:	231f      	movs	r3, #31
 8007fa6:	401a      	ands	r2, r3
 8007fa8:	4218      	tst	r0, r3
 8007faa:	d100      	bne.n	8007fae <_dtoa_r+0x882>
 8007fac:	e081      	b.n	80080b2 <_dtoa_r+0x986>
 8007fae:	3301      	adds	r3, #1
 8007fb0:	1a9b      	subs	r3, r3, r2
 8007fb2:	2b04      	cmp	r3, #4
 8007fb4:	dd79      	ble.n	80080aa <_dtoa_r+0x97e>
 8007fb6:	231c      	movs	r3, #28
 8007fb8:	1a9b      	subs	r3, r3, r2
 8007fba:	9a06      	ldr	r2, [sp, #24]
 8007fbc:	18e4      	adds	r4, r4, r3
 8007fbe:	18d2      	adds	r2, r2, r3
 8007fc0:	9206      	str	r2, [sp, #24]
 8007fc2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007fc4:	18d3      	adds	r3, r2, r3
 8007fc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8007fc8:	9b06      	ldr	r3, [sp, #24]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	dd05      	ble.n	8007fda <_dtoa_r+0x8ae>
 8007fce:	001a      	movs	r2, r3
 8007fd0:	9905      	ldr	r1, [sp, #20]
 8007fd2:	9803      	ldr	r0, [sp, #12]
 8007fd4:	f000 fcba 	bl	800894c <__lshift>
 8007fd8:	9005      	str	r0, [sp, #20]
 8007fda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	dd05      	ble.n	8007fec <_dtoa_r+0x8c0>
 8007fe0:	0031      	movs	r1, r6
 8007fe2:	001a      	movs	r2, r3
 8007fe4:	9803      	ldr	r0, [sp, #12]
 8007fe6:	f000 fcb1 	bl	800894c <__lshift>
 8007fea:	0006      	movs	r6, r0
 8007fec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d061      	beq.n	80080b6 <_dtoa_r+0x98a>
 8007ff2:	0031      	movs	r1, r6
 8007ff4:	9805      	ldr	r0, [sp, #20]
 8007ff6:	f000 fd15 	bl	8008a24 <__mcmp>
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	da5b      	bge.n	80080b6 <_dtoa_r+0x98a>
 8007ffe:	9b04      	ldr	r3, [sp, #16]
 8008000:	220a      	movs	r2, #10
 8008002:	3b01      	subs	r3, #1
 8008004:	930c      	str	r3, [sp, #48]	@ 0x30
 8008006:	9905      	ldr	r1, [sp, #20]
 8008008:	2300      	movs	r3, #0
 800800a:	9803      	ldr	r0, [sp, #12]
 800800c:	f000 faec 	bl	80085e8 <__multadd>
 8008010:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008012:	9005      	str	r0, [sp, #20]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d100      	bne.n	800801a <_dtoa_r+0x8ee>
 8008018:	e15b      	b.n	80082d2 <_dtoa_r+0xba6>
 800801a:	2300      	movs	r3, #0
 800801c:	0039      	movs	r1, r7
 800801e:	220a      	movs	r2, #10
 8008020:	9803      	ldr	r0, [sp, #12]
 8008022:	f000 fae1 	bl	80085e8 <__multadd>
 8008026:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008028:	0007      	movs	r7, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	dc4d      	bgt.n	80080ca <_dtoa_r+0x99e>
 800802e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008030:	2b02      	cmp	r3, #2
 8008032:	dd46      	ble.n	80080c2 <_dtoa_r+0x996>
 8008034:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008036:	2b00      	cmp	r3, #0
 8008038:	d000      	beq.n	800803c <_dtoa_r+0x910>
 800803a:	e5db      	b.n	8007bf4 <_dtoa_r+0x4c8>
 800803c:	0031      	movs	r1, r6
 800803e:	2205      	movs	r2, #5
 8008040:	9803      	ldr	r0, [sp, #12]
 8008042:	f000 fad1 	bl	80085e8 <__multadd>
 8008046:	0006      	movs	r6, r0
 8008048:	0001      	movs	r1, r0
 800804a:	9805      	ldr	r0, [sp, #20]
 800804c:	f000 fcea 	bl	8008a24 <__mcmp>
 8008050:	2800      	cmp	r0, #0
 8008052:	dc00      	bgt.n	8008056 <_dtoa_r+0x92a>
 8008054:	e5ce      	b.n	8007bf4 <_dtoa_r+0x4c8>
 8008056:	9b08      	ldr	r3, [sp, #32]
 8008058:	9a08      	ldr	r2, [sp, #32]
 800805a:	1c5c      	adds	r4, r3, #1
 800805c:	2331      	movs	r3, #49	@ 0x31
 800805e:	7013      	strb	r3, [r2, #0]
 8008060:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008062:	3301      	adds	r3, #1
 8008064:	930c      	str	r3, [sp, #48]	@ 0x30
 8008066:	e5c9      	b.n	8007bfc <_dtoa_r+0x4d0>
 8008068:	2336      	movs	r3, #54	@ 0x36
 800806a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800806c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800806e:	1a9b      	subs	r3, r3, r2
 8008070:	9c06      	ldr	r4, [sp, #24]
 8008072:	e720      	b.n	8007eb6 <_dtoa_r+0x78a>
 8008074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008076:	1e5d      	subs	r5, r3, #1
 8008078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800807a:	42ab      	cmp	r3, r5
 800807c:	db08      	blt.n	8008090 <_dtoa_r+0x964>
 800807e:	1b5d      	subs	r5, r3, r5
 8008080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008082:	2b00      	cmp	r3, #0
 8008084:	daf4      	bge.n	8008070 <_dtoa_r+0x944>
 8008086:	9b06      	ldr	r3, [sp, #24]
 8008088:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800808a:	1a9c      	subs	r4, r3, r2
 800808c:	2300      	movs	r3, #0
 800808e:	e712      	b.n	8007eb6 <_dtoa_r+0x78a>
 8008090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008092:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008094:	1aeb      	subs	r3, r5, r3
 8008096:	18d3      	adds	r3, r2, r3
 8008098:	9314      	str	r3, [sp, #80]	@ 0x50
 800809a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800809c:	9c06      	ldr	r4, [sp, #24]
 800809e:	2500      	movs	r5, #0
 80080a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080a2:	e708      	b.n	8007eb6 <_dtoa_r+0x78a>
 80080a4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80080a6:	9905      	ldr	r1, [sp, #20]
 80080a8:	e742      	b.n	8007f30 <_dtoa_r+0x804>
 80080aa:	2b04      	cmp	r3, #4
 80080ac:	d08c      	beq.n	8007fc8 <_dtoa_r+0x89c>
 80080ae:	331c      	adds	r3, #28
 80080b0:	e783      	b.n	8007fba <_dtoa_r+0x88e>
 80080b2:	0013      	movs	r3, r2
 80080b4:	e7fb      	b.n	80080ae <_dtoa_r+0x982>
 80080b6:	9b04      	ldr	r3, [sp, #16]
 80080b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80080ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80080be:	2b00      	cmp	r3, #0
 80080c0:	ddb5      	ble.n	800802e <_dtoa_r+0x902>
 80080c2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d100      	bne.n	80080ca <_dtoa_r+0x99e>
 80080c8:	e107      	b.n	80082da <_dtoa_r+0xbae>
 80080ca:	2c00      	cmp	r4, #0
 80080cc:	dd05      	ble.n	80080da <_dtoa_r+0x9ae>
 80080ce:	0039      	movs	r1, r7
 80080d0:	0022      	movs	r2, r4
 80080d2:	9803      	ldr	r0, [sp, #12]
 80080d4:	f000 fc3a 	bl	800894c <__lshift>
 80080d8:	0007      	movs	r7, r0
 80080da:	9704      	str	r7, [sp, #16]
 80080dc:	2d00      	cmp	r5, #0
 80080de:	d020      	beq.n	8008122 <_dtoa_r+0x9f6>
 80080e0:	6879      	ldr	r1, [r7, #4]
 80080e2:	9803      	ldr	r0, [sp, #12]
 80080e4:	f000 fa18 	bl	8008518 <_Balloc>
 80080e8:	1e04      	subs	r4, r0, #0
 80080ea:	d10c      	bne.n	8008106 <_dtoa_r+0x9da>
 80080ec:	0022      	movs	r2, r4
 80080ee:	4b2e      	ldr	r3, [pc, #184]	@ (80081a8 <_dtoa_r+0xa7c>)
 80080f0:	482e      	ldr	r0, [pc, #184]	@ (80081ac <_dtoa_r+0xa80>)
 80080f2:	492f      	ldr	r1, [pc, #188]	@ (80081b0 <_dtoa_r+0xa84>)
 80080f4:	f7ff fb2f 	bl	8007756 <_dtoa_r+0x2a>
 80080f8:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 80080fa:	0037      	movs	r7, r6
 80080fc:	e7ab      	b.n	8008056 <_dtoa_r+0x92a>
 80080fe:	9b04      	ldr	r3, [sp, #16]
 8008100:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8008102:	930c      	str	r3, [sp, #48]	@ 0x30
 8008104:	e7f9      	b.n	80080fa <_dtoa_r+0x9ce>
 8008106:	0039      	movs	r1, r7
 8008108:	693a      	ldr	r2, [r7, #16]
 800810a:	310c      	adds	r1, #12
 800810c:	3202      	adds	r2, #2
 800810e:	0092      	lsls	r2, r2, #2
 8008110:	300c      	adds	r0, #12
 8008112:	f7ff fa7d 	bl	8007610 <memcpy>
 8008116:	2201      	movs	r2, #1
 8008118:	0021      	movs	r1, r4
 800811a:	9803      	ldr	r0, [sp, #12]
 800811c:	f000 fc16 	bl	800894c <__lshift>
 8008120:	9004      	str	r0, [sp, #16]
 8008122:	9b08      	ldr	r3, [sp, #32]
 8008124:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008126:	9306      	str	r3, [sp, #24]
 8008128:	3b01      	subs	r3, #1
 800812a:	189b      	adds	r3, r3, r2
 800812c:	2201      	movs	r2, #1
 800812e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008130:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008132:	4013      	ands	r3, r2
 8008134:	930e      	str	r3, [sp, #56]	@ 0x38
 8008136:	0031      	movs	r1, r6
 8008138:	9805      	ldr	r0, [sp, #20]
 800813a:	f7ff fa72 	bl	8007622 <quorem>
 800813e:	0039      	movs	r1, r7
 8008140:	0005      	movs	r5, r0
 8008142:	900a      	str	r0, [sp, #40]	@ 0x28
 8008144:	9805      	ldr	r0, [sp, #20]
 8008146:	f000 fc6d 	bl	8008a24 <__mcmp>
 800814a:	9a04      	ldr	r2, [sp, #16]
 800814c:	900d      	str	r0, [sp, #52]	@ 0x34
 800814e:	0031      	movs	r1, r6
 8008150:	9803      	ldr	r0, [sp, #12]
 8008152:	f000 fc83 	bl	8008a5c <__mdiff>
 8008156:	2201      	movs	r2, #1
 8008158:	68c3      	ldr	r3, [r0, #12]
 800815a:	0004      	movs	r4, r0
 800815c:	3530      	adds	r5, #48	@ 0x30
 800815e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008160:	2b00      	cmp	r3, #0
 8008162:	d104      	bne.n	800816e <_dtoa_r+0xa42>
 8008164:	0001      	movs	r1, r0
 8008166:	9805      	ldr	r0, [sp, #20]
 8008168:	f000 fc5c 	bl	8008a24 <__mcmp>
 800816c:	9009      	str	r0, [sp, #36]	@ 0x24
 800816e:	0021      	movs	r1, r4
 8008170:	9803      	ldr	r0, [sp, #12]
 8008172:	f000 fa15 	bl	80085a0 <_Bfree>
 8008176:	9b06      	ldr	r3, [sp, #24]
 8008178:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800817a:	1c5c      	adds	r4, r3, #1
 800817c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800817e:	4313      	orrs	r3, r2
 8008180:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008182:	4313      	orrs	r3, r2
 8008184:	d116      	bne.n	80081b4 <_dtoa_r+0xa88>
 8008186:	2d39      	cmp	r5, #57	@ 0x39
 8008188:	d02f      	beq.n	80081ea <_dtoa_r+0xabe>
 800818a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800818c:	2b00      	cmp	r3, #0
 800818e:	dd01      	ble.n	8008194 <_dtoa_r+0xa68>
 8008190:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8008192:	3531      	adds	r5, #49	@ 0x31
 8008194:	9b06      	ldr	r3, [sp, #24]
 8008196:	701d      	strb	r5, [r3, #0]
 8008198:	e532      	b.n	8007c00 <_dtoa_r+0x4d4>
 800819a:	46c0      	nop			@ (mov r8, r8)
 800819c:	40240000 	.word	0x40240000
 80081a0:	00000433 	.word	0x00000433
 80081a4:	7ff00000 	.word	0x7ff00000
 80081a8:	080099be 	.word	0x080099be
 80081ac:	08009966 	.word	0x08009966
 80081b0:	000002ef 	.word	0x000002ef
 80081b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	db04      	blt.n	80081c4 <_dtoa_r+0xa98>
 80081ba:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80081bc:	4313      	orrs	r3, r2
 80081be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80081c0:	4313      	orrs	r3, r2
 80081c2:	d11e      	bne.n	8008202 <_dtoa_r+0xad6>
 80081c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	dde4      	ble.n	8008194 <_dtoa_r+0xa68>
 80081ca:	9905      	ldr	r1, [sp, #20]
 80081cc:	2201      	movs	r2, #1
 80081ce:	9803      	ldr	r0, [sp, #12]
 80081d0:	f000 fbbc 	bl	800894c <__lshift>
 80081d4:	0031      	movs	r1, r6
 80081d6:	9005      	str	r0, [sp, #20]
 80081d8:	f000 fc24 	bl	8008a24 <__mcmp>
 80081dc:	2800      	cmp	r0, #0
 80081de:	dc02      	bgt.n	80081e6 <_dtoa_r+0xaba>
 80081e0:	d1d8      	bne.n	8008194 <_dtoa_r+0xa68>
 80081e2:	07eb      	lsls	r3, r5, #31
 80081e4:	d5d6      	bpl.n	8008194 <_dtoa_r+0xa68>
 80081e6:	2d39      	cmp	r5, #57	@ 0x39
 80081e8:	d1d2      	bne.n	8008190 <_dtoa_r+0xa64>
 80081ea:	2339      	movs	r3, #57	@ 0x39
 80081ec:	9a06      	ldr	r2, [sp, #24]
 80081ee:	7013      	strb	r3, [r2, #0]
 80081f0:	0023      	movs	r3, r4
 80081f2:	001c      	movs	r4, r3
 80081f4:	3b01      	subs	r3, #1
 80081f6:	781a      	ldrb	r2, [r3, #0]
 80081f8:	2a39      	cmp	r2, #57	@ 0x39
 80081fa:	d050      	beq.n	800829e <_dtoa_r+0xb72>
 80081fc:	3201      	adds	r2, #1
 80081fe:	701a      	strb	r2, [r3, #0]
 8008200:	e4fe      	b.n	8007c00 <_dtoa_r+0x4d4>
 8008202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008204:	2b00      	cmp	r3, #0
 8008206:	dd03      	ble.n	8008210 <_dtoa_r+0xae4>
 8008208:	2d39      	cmp	r5, #57	@ 0x39
 800820a:	d0ee      	beq.n	80081ea <_dtoa_r+0xabe>
 800820c:	3501      	adds	r5, #1
 800820e:	e7c1      	b.n	8008194 <_dtoa_r+0xa68>
 8008210:	9b06      	ldr	r3, [sp, #24]
 8008212:	9a06      	ldr	r2, [sp, #24]
 8008214:	701d      	strb	r5, [r3, #0]
 8008216:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008218:	4293      	cmp	r3, r2
 800821a:	d02b      	beq.n	8008274 <_dtoa_r+0xb48>
 800821c:	2300      	movs	r3, #0
 800821e:	220a      	movs	r2, #10
 8008220:	9905      	ldr	r1, [sp, #20]
 8008222:	9803      	ldr	r0, [sp, #12]
 8008224:	f000 f9e0 	bl	80085e8 <__multadd>
 8008228:	9b04      	ldr	r3, [sp, #16]
 800822a:	9005      	str	r0, [sp, #20]
 800822c:	429f      	cmp	r7, r3
 800822e:	d109      	bne.n	8008244 <_dtoa_r+0xb18>
 8008230:	0039      	movs	r1, r7
 8008232:	2300      	movs	r3, #0
 8008234:	220a      	movs	r2, #10
 8008236:	9803      	ldr	r0, [sp, #12]
 8008238:	f000 f9d6 	bl	80085e8 <__multadd>
 800823c:	0007      	movs	r7, r0
 800823e:	9004      	str	r0, [sp, #16]
 8008240:	9406      	str	r4, [sp, #24]
 8008242:	e778      	b.n	8008136 <_dtoa_r+0xa0a>
 8008244:	0039      	movs	r1, r7
 8008246:	2300      	movs	r3, #0
 8008248:	220a      	movs	r2, #10
 800824a:	9803      	ldr	r0, [sp, #12]
 800824c:	f000 f9cc 	bl	80085e8 <__multadd>
 8008250:	2300      	movs	r3, #0
 8008252:	0007      	movs	r7, r0
 8008254:	220a      	movs	r2, #10
 8008256:	9904      	ldr	r1, [sp, #16]
 8008258:	9803      	ldr	r0, [sp, #12]
 800825a:	f000 f9c5 	bl	80085e8 <__multadd>
 800825e:	9004      	str	r0, [sp, #16]
 8008260:	e7ee      	b.n	8008240 <_dtoa_r+0xb14>
 8008262:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008264:	2401      	movs	r4, #1
 8008266:	2b00      	cmp	r3, #0
 8008268:	dd00      	ble.n	800826c <_dtoa_r+0xb40>
 800826a:	001c      	movs	r4, r3
 800826c:	9704      	str	r7, [sp, #16]
 800826e:	2700      	movs	r7, #0
 8008270:	9b08      	ldr	r3, [sp, #32]
 8008272:	191c      	adds	r4, r3, r4
 8008274:	9905      	ldr	r1, [sp, #20]
 8008276:	2201      	movs	r2, #1
 8008278:	9803      	ldr	r0, [sp, #12]
 800827a:	f000 fb67 	bl	800894c <__lshift>
 800827e:	0031      	movs	r1, r6
 8008280:	9005      	str	r0, [sp, #20]
 8008282:	f000 fbcf 	bl	8008a24 <__mcmp>
 8008286:	2800      	cmp	r0, #0
 8008288:	dcb2      	bgt.n	80081f0 <_dtoa_r+0xac4>
 800828a:	d101      	bne.n	8008290 <_dtoa_r+0xb64>
 800828c:	07ed      	lsls	r5, r5, #31
 800828e:	d4af      	bmi.n	80081f0 <_dtoa_r+0xac4>
 8008290:	0023      	movs	r3, r4
 8008292:	001c      	movs	r4, r3
 8008294:	3b01      	subs	r3, #1
 8008296:	781a      	ldrb	r2, [r3, #0]
 8008298:	2a30      	cmp	r2, #48	@ 0x30
 800829a:	d0fa      	beq.n	8008292 <_dtoa_r+0xb66>
 800829c:	e4b0      	b.n	8007c00 <_dtoa_r+0x4d4>
 800829e:	9a08      	ldr	r2, [sp, #32]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d1a6      	bne.n	80081f2 <_dtoa_r+0xac6>
 80082a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082a6:	3301      	adds	r3, #1
 80082a8:	930c      	str	r3, [sp, #48]	@ 0x30
 80082aa:	2331      	movs	r3, #49	@ 0x31
 80082ac:	7013      	strb	r3, [r2, #0]
 80082ae:	e4a7      	b.n	8007c00 <_dtoa_r+0x4d4>
 80082b0:	4b14      	ldr	r3, [pc, #80]	@ (8008304 <_dtoa_r+0xbd8>)
 80082b2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80082b4:	9308      	str	r3, [sp, #32]
 80082b6:	4b14      	ldr	r3, [pc, #80]	@ (8008308 <_dtoa_r+0xbdc>)
 80082b8:	2a00      	cmp	r2, #0
 80082ba:	d001      	beq.n	80082c0 <_dtoa_r+0xb94>
 80082bc:	f7ff fa7e 	bl	80077bc <_dtoa_r+0x90>
 80082c0:	f7ff fa7e 	bl	80077c0 <_dtoa_r+0x94>
 80082c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	dc00      	bgt.n	80082cc <_dtoa_r+0xba0>
 80082ca:	e648      	b.n	8007f5e <_dtoa_r+0x832>
 80082cc:	2001      	movs	r0, #1
 80082ce:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80082d0:	e665      	b.n	8007f9e <_dtoa_r+0x872>
 80082d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	dc00      	bgt.n	80082da <_dtoa_r+0xbae>
 80082d8:	e6a9      	b.n	800802e <_dtoa_r+0x902>
 80082da:	2400      	movs	r4, #0
 80082dc:	0031      	movs	r1, r6
 80082de:	9805      	ldr	r0, [sp, #20]
 80082e0:	f7ff f99f 	bl	8007622 <quorem>
 80082e4:	9b08      	ldr	r3, [sp, #32]
 80082e6:	3030      	adds	r0, #48	@ 0x30
 80082e8:	5518      	strb	r0, [r3, r4]
 80082ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082ec:	3401      	adds	r4, #1
 80082ee:	0005      	movs	r5, r0
 80082f0:	42a3      	cmp	r3, r4
 80082f2:	ddb6      	ble.n	8008262 <_dtoa_r+0xb36>
 80082f4:	2300      	movs	r3, #0
 80082f6:	220a      	movs	r2, #10
 80082f8:	9905      	ldr	r1, [sp, #20]
 80082fa:	9803      	ldr	r0, [sp, #12]
 80082fc:	f000 f974 	bl	80085e8 <__multadd>
 8008300:	9005      	str	r0, [sp, #20]
 8008302:	e7eb      	b.n	80082dc <_dtoa_r+0xbb0>
 8008304:	08009942 	.word	0x08009942
 8008308:	0800994a 	.word	0x0800994a

0800830c <_free_r>:
 800830c:	b570      	push	{r4, r5, r6, lr}
 800830e:	0005      	movs	r5, r0
 8008310:	1e0c      	subs	r4, r1, #0
 8008312:	d010      	beq.n	8008336 <_free_r+0x2a>
 8008314:	3c04      	subs	r4, #4
 8008316:	6823      	ldr	r3, [r4, #0]
 8008318:	2b00      	cmp	r3, #0
 800831a:	da00      	bge.n	800831e <_free_r+0x12>
 800831c:	18e4      	adds	r4, r4, r3
 800831e:	0028      	movs	r0, r5
 8008320:	f000 f8ea 	bl	80084f8 <__malloc_lock>
 8008324:	4a1d      	ldr	r2, [pc, #116]	@ (800839c <_free_r+0x90>)
 8008326:	6813      	ldr	r3, [r2, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d105      	bne.n	8008338 <_free_r+0x2c>
 800832c:	6063      	str	r3, [r4, #4]
 800832e:	6014      	str	r4, [r2, #0]
 8008330:	0028      	movs	r0, r5
 8008332:	f000 f8e9 	bl	8008508 <__malloc_unlock>
 8008336:	bd70      	pop	{r4, r5, r6, pc}
 8008338:	42a3      	cmp	r3, r4
 800833a:	d908      	bls.n	800834e <_free_r+0x42>
 800833c:	6820      	ldr	r0, [r4, #0]
 800833e:	1821      	adds	r1, r4, r0
 8008340:	428b      	cmp	r3, r1
 8008342:	d1f3      	bne.n	800832c <_free_r+0x20>
 8008344:	6819      	ldr	r1, [r3, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	1809      	adds	r1, r1, r0
 800834a:	6021      	str	r1, [r4, #0]
 800834c:	e7ee      	b.n	800832c <_free_r+0x20>
 800834e:	001a      	movs	r2, r3
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d001      	beq.n	800835a <_free_r+0x4e>
 8008356:	42a3      	cmp	r3, r4
 8008358:	d9f9      	bls.n	800834e <_free_r+0x42>
 800835a:	6811      	ldr	r1, [r2, #0]
 800835c:	1850      	adds	r0, r2, r1
 800835e:	42a0      	cmp	r0, r4
 8008360:	d10b      	bne.n	800837a <_free_r+0x6e>
 8008362:	6820      	ldr	r0, [r4, #0]
 8008364:	1809      	adds	r1, r1, r0
 8008366:	1850      	adds	r0, r2, r1
 8008368:	6011      	str	r1, [r2, #0]
 800836a:	4283      	cmp	r3, r0
 800836c:	d1e0      	bne.n	8008330 <_free_r+0x24>
 800836e:	6818      	ldr	r0, [r3, #0]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	1841      	adds	r1, r0, r1
 8008374:	6011      	str	r1, [r2, #0]
 8008376:	6053      	str	r3, [r2, #4]
 8008378:	e7da      	b.n	8008330 <_free_r+0x24>
 800837a:	42a0      	cmp	r0, r4
 800837c:	d902      	bls.n	8008384 <_free_r+0x78>
 800837e:	230c      	movs	r3, #12
 8008380:	602b      	str	r3, [r5, #0]
 8008382:	e7d5      	b.n	8008330 <_free_r+0x24>
 8008384:	6820      	ldr	r0, [r4, #0]
 8008386:	1821      	adds	r1, r4, r0
 8008388:	428b      	cmp	r3, r1
 800838a:	d103      	bne.n	8008394 <_free_r+0x88>
 800838c:	6819      	ldr	r1, [r3, #0]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	1809      	adds	r1, r1, r0
 8008392:	6021      	str	r1, [r4, #0]
 8008394:	6063      	str	r3, [r4, #4]
 8008396:	6054      	str	r4, [r2, #4]
 8008398:	e7ca      	b.n	8008330 <_free_r+0x24>
 800839a:	46c0      	nop			@ (mov r8, r8)
 800839c:	20000a14 	.word	0x20000a14

080083a0 <malloc>:
 80083a0:	b510      	push	{r4, lr}
 80083a2:	4b03      	ldr	r3, [pc, #12]	@ (80083b0 <malloc+0x10>)
 80083a4:	0001      	movs	r1, r0
 80083a6:	6818      	ldr	r0, [r3, #0]
 80083a8:	f000 f826 	bl	80083f8 <_malloc_r>
 80083ac:	bd10      	pop	{r4, pc}
 80083ae:	46c0      	nop			@ (mov r8, r8)
 80083b0:	20000030 	.word	0x20000030

080083b4 <sbrk_aligned>:
 80083b4:	b570      	push	{r4, r5, r6, lr}
 80083b6:	4e0f      	ldr	r6, [pc, #60]	@ (80083f4 <sbrk_aligned+0x40>)
 80083b8:	000d      	movs	r5, r1
 80083ba:	6831      	ldr	r1, [r6, #0]
 80083bc:	0004      	movs	r4, r0
 80083be:	2900      	cmp	r1, #0
 80083c0:	d102      	bne.n	80083c8 <sbrk_aligned+0x14>
 80083c2:	f000 fe67 	bl	8009094 <_sbrk_r>
 80083c6:	6030      	str	r0, [r6, #0]
 80083c8:	0029      	movs	r1, r5
 80083ca:	0020      	movs	r0, r4
 80083cc:	f000 fe62 	bl	8009094 <_sbrk_r>
 80083d0:	1c43      	adds	r3, r0, #1
 80083d2:	d103      	bne.n	80083dc <sbrk_aligned+0x28>
 80083d4:	2501      	movs	r5, #1
 80083d6:	426d      	negs	r5, r5
 80083d8:	0028      	movs	r0, r5
 80083da:	bd70      	pop	{r4, r5, r6, pc}
 80083dc:	2303      	movs	r3, #3
 80083de:	1cc5      	adds	r5, r0, #3
 80083e0:	439d      	bics	r5, r3
 80083e2:	42a8      	cmp	r0, r5
 80083e4:	d0f8      	beq.n	80083d8 <sbrk_aligned+0x24>
 80083e6:	1a29      	subs	r1, r5, r0
 80083e8:	0020      	movs	r0, r4
 80083ea:	f000 fe53 	bl	8009094 <_sbrk_r>
 80083ee:	3001      	adds	r0, #1
 80083f0:	d1f2      	bne.n	80083d8 <sbrk_aligned+0x24>
 80083f2:	e7ef      	b.n	80083d4 <sbrk_aligned+0x20>
 80083f4:	20000a10 	.word	0x20000a10

080083f8 <_malloc_r>:
 80083f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083fa:	2203      	movs	r2, #3
 80083fc:	1ccb      	adds	r3, r1, #3
 80083fe:	4393      	bics	r3, r2
 8008400:	3308      	adds	r3, #8
 8008402:	0005      	movs	r5, r0
 8008404:	001f      	movs	r7, r3
 8008406:	2b0c      	cmp	r3, #12
 8008408:	d234      	bcs.n	8008474 <_malloc_r+0x7c>
 800840a:	270c      	movs	r7, #12
 800840c:	42b9      	cmp	r1, r7
 800840e:	d833      	bhi.n	8008478 <_malloc_r+0x80>
 8008410:	0028      	movs	r0, r5
 8008412:	f000 f871 	bl	80084f8 <__malloc_lock>
 8008416:	4e37      	ldr	r6, [pc, #220]	@ (80084f4 <_malloc_r+0xfc>)
 8008418:	6833      	ldr	r3, [r6, #0]
 800841a:	001c      	movs	r4, r3
 800841c:	2c00      	cmp	r4, #0
 800841e:	d12f      	bne.n	8008480 <_malloc_r+0x88>
 8008420:	0039      	movs	r1, r7
 8008422:	0028      	movs	r0, r5
 8008424:	f7ff ffc6 	bl	80083b4 <sbrk_aligned>
 8008428:	0004      	movs	r4, r0
 800842a:	1c43      	adds	r3, r0, #1
 800842c:	d15f      	bne.n	80084ee <_malloc_r+0xf6>
 800842e:	6834      	ldr	r4, [r6, #0]
 8008430:	9400      	str	r4, [sp, #0]
 8008432:	9b00      	ldr	r3, [sp, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d14a      	bne.n	80084ce <_malloc_r+0xd6>
 8008438:	2c00      	cmp	r4, #0
 800843a:	d052      	beq.n	80084e2 <_malloc_r+0xea>
 800843c:	6823      	ldr	r3, [r4, #0]
 800843e:	0028      	movs	r0, r5
 8008440:	18e3      	adds	r3, r4, r3
 8008442:	9900      	ldr	r1, [sp, #0]
 8008444:	9301      	str	r3, [sp, #4]
 8008446:	f000 fe25 	bl	8009094 <_sbrk_r>
 800844a:	9b01      	ldr	r3, [sp, #4]
 800844c:	4283      	cmp	r3, r0
 800844e:	d148      	bne.n	80084e2 <_malloc_r+0xea>
 8008450:	6823      	ldr	r3, [r4, #0]
 8008452:	0028      	movs	r0, r5
 8008454:	1aff      	subs	r7, r7, r3
 8008456:	0039      	movs	r1, r7
 8008458:	f7ff ffac 	bl	80083b4 <sbrk_aligned>
 800845c:	3001      	adds	r0, #1
 800845e:	d040      	beq.n	80084e2 <_malloc_r+0xea>
 8008460:	6823      	ldr	r3, [r4, #0]
 8008462:	19db      	adds	r3, r3, r7
 8008464:	6023      	str	r3, [r4, #0]
 8008466:	6833      	ldr	r3, [r6, #0]
 8008468:	685a      	ldr	r2, [r3, #4]
 800846a:	2a00      	cmp	r2, #0
 800846c:	d133      	bne.n	80084d6 <_malloc_r+0xde>
 800846e:	9b00      	ldr	r3, [sp, #0]
 8008470:	6033      	str	r3, [r6, #0]
 8008472:	e019      	b.n	80084a8 <_malloc_r+0xb0>
 8008474:	2b00      	cmp	r3, #0
 8008476:	dac9      	bge.n	800840c <_malloc_r+0x14>
 8008478:	230c      	movs	r3, #12
 800847a:	602b      	str	r3, [r5, #0]
 800847c:	2000      	movs	r0, #0
 800847e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008480:	6821      	ldr	r1, [r4, #0]
 8008482:	1bc9      	subs	r1, r1, r7
 8008484:	d420      	bmi.n	80084c8 <_malloc_r+0xd0>
 8008486:	290b      	cmp	r1, #11
 8008488:	d90a      	bls.n	80084a0 <_malloc_r+0xa8>
 800848a:	19e2      	adds	r2, r4, r7
 800848c:	6027      	str	r7, [r4, #0]
 800848e:	42a3      	cmp	r3, r4
 8008490:	d104      	bne.n	800849c <_malloc_r+0xa4>
 8008492:	6032      	str	r2, [r6, #0]
 8008494:	6863      	ldr	r3, [r4, #4]
 8008496:	6011      	str	r1, [r2, #0]
 8008498:	6053      	str	r3, [r2, #4]
 800849a:	e005      	b.n	80084a8 <_malloc_r+0xb0>
 800849c:	605a      	str	r2, [r3, #4]
 800849e:	e7f9      	b.n	8008494 <_malloc_r+0x9c>
 80084a0:	6862      	ldr	r2, [r4, #4]
 80084a2:	42a3      	cmp	r3, r4
 80084a4:	d10e      	bne.n	80084c4 <_malloc_r+0xcc>
 80084a6:	6032      	str	r2, [r6, #0]
 80084a8:	0028      	movs	r0, r5
 80084aa:	f000 f82d 	bl	8008508 <__malloc_unlock>
 80084ae:	0020      	movs	r0, r4
 80084b0:	2207      	movs	r2, #7
 80084b2:	300b      	adds	r0, #11
 80084b4:	1d23      	adds	r3, r4, #4
 80084b6:	4390      	bics	r0, r2
 80084b8:	1ac2      	subs	r2, r0, r3
 80084ba:	4298      	cmp	r0, r3
 80084bc:	d0df      	beq.n	800847e <_malloc_r+0x86>
 80084be:	1a1b      	subs	r3, r3, r0
 80084c0:	50a3      	str	r3, [r4, r2]
 80084c2:	e7dc      	b.n	800847e <_malloc_r+0x86>
 80084c4:	605a      	str	r2, [r3, #4]
 80084c6:	e7ef      	b.n	80084a8 <_malloc_r+0xb0>
 80084c8:	0023      	movs	r3, r4
 80084ca:	6864      	ldr	r4, [r4, #4]
 80084cc:	e7a6      	b.n	800841c <_malloc_r+0x24>
 80084ce:	9c00      	ldr	r4, [sp, #0]
 80084d0:	6863      	ldr	r3, [r4, #4]
 80084d2:	9300      	str	r3, [sp, #0]
 80084d4:	e7ad      	b.n	8008432 <_malloc_r+0x3a>
 80084d6:	001a      	movs	r2, r3
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	42a3      	cmp	r3, r4
 80084dc:	d1fb      	bne.n	80084d6 <_malloc_r+0xde>
 80084de:	2300      	movs	r3, #0
 80084e0:	e7da      	b.n	8008498 <_malloc_r+0xa0>
 80084e2:	230c      	movs	r3, #12
 80084e4:	0028      	movs	r0, r5
 80084e6:	602b      	str	r3, [r5, #0]
 80084e8:	f000 f80e 	bl	8008508 <__malloc_unlock>
 80084ec:	e7c6      	b.n	800847c <_malloc_r+0x84>
 80084ee:	6007      	str	r7, [r0, #0]
 80084f0:	e7da      	b.n	80084a8 <_malloc_r+0xb0>
 80084f2:	46c0      	nop			@ (mov r8, r8)
 80084f4:	20000a14 	.word	0x20000a14

080084f8 <__malloc_lock>:
 80084f8:	b510      	push	{r4, lr}
 80084fa:	4802      	ldr	r0, [pc, #8]	@ (8008504 <__malloc_lock+0xc>)
 80084fc:	f7ff f87b 	bl	80075f6 <__retarget_lock_acquire_recursive>
 8008500:	bd10      	pop	{r4, pc}
 8008502:	46c0      	nop			@ (mov r8, r8)
 8008504:	20000a0c 	.word	0x20000a0c

08008508 <__malloc_unlock>:
 8008508:	b510      	push	{r4, lr}
 800850a:	4802      	ldr	r0, [pc, #8]	@ (8008514 <__malloc_unlock+0xc>)
 800850c:	f7ff f874 	bl	80075f8 <__retarget_lock_release_recursive>
 8008510:	bd10      	pop	{r4, pc}
 8008512:	46c0      	nop			@ (mov r8, r8)
 8008514:	20000a0c 	.word	0x20000a0c

08008518 <_Balloc>:
 8008518:	b570      	push	{r4, r5, r6, lr}
 800851a:	69c5      	ldr	r5, [r0, #28]
 800851c:	0006      	movs	r6, r0
 800851e:	000c      	movs	r4, r1
 8008520:	2d00      	cmp	r5, #0
 8008522:	d10e      	bne.n	8008542 <_Balloc+0x2a>
 8008524:	2010      	movs	r0, #16
 8008526:	f7ff ff3b 	bl	80083a0 <malloc>
 800852a:	1e02      	subs	r2, r0, #0
 800852c:	61f0      	str	r0, [r6, #28]
 800852e:	d104      	bne.n	800853a <_Balloc+0x22>
 8008530:	216b      	movs	r1, #107	@ 0x6b
 8008532:	4b19      	ldr	r3, [pc, #100]	@ (8008598 <_Balloc+0x80>)
 8008534:	4819      	ldr	r0, [pc, #100]	@ (800859c <_Balloc+0x84>)
 8008536:	f000 fdbf 	bl	80090b8 <__assert_func>
 800853a:	6045      	str	r5, [r0, #4]
 800853c:	6085      	str	r5, [r0, #8]
 800853e:	6005      	str	r5, [r0, #0]
 8008540:	60c5      	str	r5, [r0, #12]
 8008542:	69f5      	ldr	r5, [r6, #28]
 8008544:	68eb      	ldr	r3, [r5, #12]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d013      	beq.n	8008572 <_Balloc+0x5a>
 800854a:	69f3      	ldr	r3, [r6, #28]
 800854c:	00a2      	lsls	r2, r4, #2
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	189b      	adds	r3, r3, r2
 8008552:	6818      	ldr	r0, [r3, #0]
 8008554:	2800      	cmp	r0, #0
 8008556:	d118      	bne.n	800858a <_Balloc+0x72>
 8008558:	2101      	movs	r1, #1
 800855a:	000d      	movs	r5, r1
 800855c:	40a5      	lsls	r5, r4
 800855e:	1d6a      	adds	r2, r5, #5
 8008560:	0030      	movs	r0, r6
 8008562:	0092      	lsls	r2, r2, #2
 8008564:	f000 fdc6 	bl	80090f4 <_calloc_r>
 8008568:	2800      	cmp	r0, #0
 800856a:	d00c      	beq.n	8008586 <_Balloc+0x6e>
 800856c:	6044      	str	r4, [r0, #4]
 800856e:	6085      	str	r5, [r0, #8]
 8008570:	e00d      	b.n	800858e <_Balloc+0x76>
 8008572:	2221      	movs	r2, #33	@ 0x21
 8008574:	2104      	movs	r1, #4
 8008576:	0030      	movs	r0, r6
 8008578:	f000 fdbc 	bl	80090f4 <_calloc_r>
 800857c:	69f3      	ldr	r3, [r6, #28]
 800857e:	60e8      	str	r0, [r5, #12]
 8008580:	68db      	ldr	r3, [r3, #12]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1e1      	bne.n	800854a <_Balloc+0x32>
 8008586:	2000      	movs	r0, #0
 8008588:	bd70      	pop	{r4, r5, r6, pc}
 800858a:	6802      	ldr	r2, [r0, #0]
 800858c:	601a      	str	r2, [r3, #0]
 800858e:	2300      	movs	r3, #0
 8008590:	6103      	str	r3, [r0, #16]
 8008592:	60c3      	str	r3, [r0, #12]
 8008594:	e7f8      	b.n	8008588 <_Balloc+0x70>
 8008596:	46c0      	nop			@ (mov r8, r8)
 8008598:	0800994f 	.word	0x0800994f
 800859c:	080099cf 	.word	0x080099cf

080085a0 <_Bfree>:
 80085a0:	b570      	push	{r4, r5, r6, lr}
 80085a2:	69c6      	ldr	r6, [r0, #28]
 80085a4:	0005      	movs	r5, r0
 80085a6:	000c      	movs	r4, r1
 80085a8:	2e00      	cmp	r6, #0
 80085aa:	d10e      	bne.n	80085ca <_Bfree+0x2a>
 80085ac:	2010      	movs	r0, #16
 80085ae:	f7ff fef7 	bl	80083a0 <malloc>
 80085b2:	1e02      	subs	r2, r0, #0
 80085b4:	61e8      	str	r0, [r5, #28]
 80085b6:	d104      	bne.n	80085c2 <_Bfree+0x22>
 80085b8:	218f      	movs	r1, #143	@ 0x8f
 80085ba:	4b09      	ldr	r3, [pc, #36]	@ (80085e0 <_Bfree+0x40>)
 80085bc:	4809      	ldr	r0, [pc, #36]	@ (80085e4 <_Bfree+0x44>)
 80085be:	f000 fd7b 	bl	80090b8 <__assert_func>
 80085c2:	6046      	str	r6, [r0, #4]
 80085c4:	6086      	str	r6, [r0, #8]
 80085c6:	6006      	str	r6, [r0, #0]
 80085c8:	60c6      	str	r6, [r0, #12]
 80085ca:	2c00      	cmp	r4, #0
 80085cc:	d007      	beq.n	80085de <_Bfree+0x3e>
 80085ce:	69eb      	ldr	r3, [r5, #28]
 80085d0:	6862      	ldr	r2, [r4, #4]
 80085d2:	68db      	ldr	r3, [r3, #12]
 80085d4:	0092      	lsls	r2, r2, #2
 80085d6:	189b      	adds	r3, r3, r2
 80085d8:	681a      	ldr	r2, [r3, #0]
 80085da:	6022      	str	r2, [r4, #0]
 80085dc:	601c      	str	r4, [r3, #0]
 80085de:	bd70      	pop	{r4, r5, r6, pc}
 80085e0:	0800994f 	.word	0x0800994f
 80085e4:	080099cf 	.word	0x080099cf

080085e8 <__multadd>:
 80085e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085ea:	000f      	movs	r7, r1
 80085ec:	9001      	str	r0, [sp, #4]
 80085ee:	000c      	movs	r4, r1
 80085f0:	001e      	movs	r6, r3
 80085f2:	2000      	movs	r0, #0
 80085f4:	690d      	ldr	r5, [r1, #16]
 80085f6:	3714      	adds	r7, #20
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	3001      	adds	r0, #1
 80085fc:	b299      	uxth	r1, r3
 80085fe:	4351      	muls	r1, r2
 8008600:	0c1b      	lsrs	r3, r3, #16
 8008602:	4353      	muls	r3, r2
 8008604:	1989      	adds	r1, r1, r6
 8008606:	0c0e      	lsrs	r6, r1, #16
 8008608:	199b      	adds	r3, r3, r6
 800860a:	0c1e      	lsrs	r6, r3, #16
 800860c:	b289      	uxth	r1, r1
 800860e:	041b      	lsls	r3, r3, #16
 8008610:	185b      	adds	r3, r3, r1
 8008612:	c708      	stmia	r7!, {r3}
 8008614:	4285      	cmp	r5, r0
 8008616:	dcef      	bgt.n	80085f8 <__multadd+0x10>
 8008618:	2e00      	cmp	r6, #0
 800861a:	d022      	beq.n	8008662 <__multadd+0x7a>
 800861c:	68a3      	ldr	r3, [r4, #8]
 800861e:	42ab      	cmp	r3, r5
 8008620:	dc19      	bgt.n	8008656 <__multadd+0x6e>
 8008622:	6861      	ldr	r1, [r4, #4]
 8008624:	9801      	ldr	r0, [sp, #4]
 8008626:	3101      	adds	r1, #1
 8008628:	f7ff ff76 	bl	8008518 <_Balloc>
 800862c:	1e07      	subs	r7, r0, #0
 800862e:	d105      	bne.n	800863c <__multadd+0x54>
 8008630:	003a      	movs	r2, r7
 8008632:	21ba      	movs	r1, #186	@ 0xba
 8008634:	4b0c      	ldr	r3, [pc, #48]	@ (8008668 <__multadd+0x80>)
 8008636:	480d      	ldr	r0, [pc, #52]	@ (800866c <__multadd+0x84>)
 8008638:	f000 fd3e 	bl	80090b8 <__assert_func>
 800863c:	0021      	movs	r1, r4
 800863e:	6922      	ldr	r2, [r4, #16]
 8008640:	310c      	adds	r1, #12
 8008642:	3202      	adds	r2, #2
 8008644:	0092      	lsls	r2, r2, #2
 8008646:	300c      	adds	r0, #12
 8008648:	f7fe ffe2 	bl	8007610 <memcpy>
 800864c:	0021      	movs	r1, r4
 800864e:	9801      	ldr	r0, [sp, #4]
 8008650:	f7ff ffa6 	bl	80085a0 <_Bfree>
 8008654:	003c      	movs	r4, r7
 8008656:	1d2b      	adds	r3, r5, #4
 8008658:	009b      	lsls	r3, r3, #2
 800865a:	18e3      	adds	r3, r4, r3
 800865c:	3501      	adds	r5, #1
 800865e:	605e      	str	r6, [r3, #4]
 8008660:	6125      	str	r5, [r4, #16]
 8008662:	0020      	movs	r0, r4
 8008664:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008666:	46c0      	nop			@ (mov r8, r8)
 8008668:	080099be 	.word	0x080099be
 800866c:	080099cf 	.word	0x080099cf

08008670 <__hi0bits>:
 8008670:	2280      	movs	r2, #128	@ 0x80
 8008672:	0003      	movs	r3, r0
 8008674:	0252      	lsls	r2, r2, #9
 8008676:	2000      	movs	r0, #0
 8008678:	4293      	cmp	r3, r2
 800867a:	d201      	bcs.n	8008680 <__hi0bits+0x10>
 800867c:	041b      	lsls	r3, r3, #16
 800867e:	3010      	adds	r0, #16
 8008680:	2280      	movs	r2, #128	@ 0x80
 8008682:	0452      	lsls	r2, r2, #17
 8008684:	4293      	cmp	r3, r2
 8008686:	d201      	bcs.n	800868c <__hi0bits+0x1c>
 8008688:	3008      	adds	r0, #8
 800868a:	021b      	lsls	r3, r3, #8
 800868c:	2280      	movs	r2, #128	@ 0x80
 800868e:	0552      	lsls	r2, r2, #21
 8008690:	4293      	cmp	r3, r2
 8008692:	d201      	bcs.n	8008698 <__hi0bits+0x28>
 8008694:	3004      	adds	r0, #4
 8008696:	011b      	lsls	r3, r3, #4
 8008698:	2280      	movs	r2, #128	@ 0x80
 800869a:	05d2      	lsls	r2, r2, #23
 800869c:	4293      	cmp	r3, r2
 800869e:	d201      	bcs.n	80086a4 <__hi0bits+0x34>
 80086a0:	3002      	adds	r0, #2
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	db03      	blt.n	80086b0 <__hi0bits+0x40>
 80086a8:	3001      	adds	r0, #1
 80086aa:	4213      	tst	r3, r2
 80086ac:	d100      	bne.n	80086b0 <__hi0bits+0x40>
 80086ae:	2020      	movs	r0, #32
 80086b0:	4770      	bx	lr

080086b2 <__lo0bits>:
 80086b2:	6803      	ldr	r3, [r0, #0]
 80086b4:	0001      	movs	r1, r0
 80086b6:	2207      	movs	r2, #7
 80086b8:	0018      	movs	r0, r3
 80086ba:	4010      	ands	r0, r2
 80086bc:	4213      	tst	r3, r2
 80086be:	d00d      	beq.n	80086dc <__lo0bits+0x2a>
 80086c0:	3a06      	subs	r2, #6
 80086c2:	2000      	movs	r0, #0
 80086c4:	4213      	tst	r3, r2
 80086c6:	d105      	bne.n	80086d4 <__lo0bits+0x22>
 80086c8:	3002      	adds	r0, #2
 80086ca:	4203      	tst	r3, r0
 80086cc:	d003      	beq.n	80086d6 <__lo0bits+0x24>
 80086ce:	40d3      	lsrs	r3, r2
 80086d0:	0010      	movs	r0, r2
 80086d2:	600b      	str	r3, [r1, #0]
 80086d4:	4770      	bx	lr
 80086d6:	089b      	lsrs	r3, r3, #2
 80086d8:	600b      	str	r3, [r1, #0]
 80086da:	e7fb      	b.n	80086d4 <__lo0bits+0x22>
 80086dc:	b29a      	uxth	r2, r3
 80086de:	2a00      	cmp	r2, #0
 80086e0:	d101      	bne.n	80086e6 <__lo0bits+0x34>
 80086e2:	2010      	movs	r0, #16
 80086e4:	0c1b      	lsrs	r3, r3, #16
 80086e6:	b2da      	uxtb	r2, r3
 80086e8:	2a00      	cmp	r2, #0
 80086ea:	d101      	bne.n	80086f0 <__lo0bits+0x3e>
 80086ec:	3008      	adds	r0, #8
 80086ee:	0a1b      	lsrs	r3, r3, #8
 80086f0:	071a      	lsls	r2, r3, #28
 80086f2:	d101      	bne.n	80086f8 <__lo0bits+0x46>
 80086f4:	3004      	adds	r0, #4
 80086f6:	091b      	lsrs	r3, r3, #4
 80086f8:	079a      	lsls	r2, r3, #30
 80086fa:	d101      	bne.n	8008700 <__lo0bits+0x4e>
 80086fc:	3002      	adds	r0, #2
 80086fe:	089b      	lsrs	r3, r3, #2
 8008700:	07da      	lsls	r2, r3, #31
 8008702:	d4e9      	bmi.n	80086d8 <__lo0bits+0x26>
 8008704:	3001      	adds	r0, #1
 8008706:	085b      	lsrs	r3, r3, #1
 8008708:	d1e6      	bne.n	80086d8 <__lo0bits+0x26>
 800870a:	2020      	movs	r0, #32
 800870c:	e7e2      	b.n	80086d4 <__lo0bits+0x22>
	...

08008710 <__i2b>:
 8008710:	b510      	push	{r4, lr}
 8008712:	000c      	movs	r4, r1
 8008714:	2101      	movs	r1, #1
 8008716:	f7ff feff 	bl	8008518 <_Balloc>
 800871a:	2800      	cmp	r0, #0
 800871c:	d107      	bne.n	800872e <__i2b+0x1e>
 800871e:	2146      	movs	r1, #70	@ 0x46
 8008720:	4c05      	ldr	r4, [pc, #20]	@ (8008738 <__i2b+0x28>)
 8008722:	0002      	movs	r2, r0
 8008724:	4b05      	ldr	r3, [pc, #20]	@ (800873c <__i2b+0x2c>)
 8008726:	0020      	movs	r0, r4
 8008728:	31ff      	adds	r1, #255	@ 0xff
 800872a:	f000 fcc5 	bl	80090b8 <__assert_func>
 800872e:	2301      	movs	r3, #1
 8008730:	6144      	str	r4, [r0, #20]
 8008732:	6103      	str	r3, [r0, #16]
 8008734:	bd10      	pop	{r4, pc}
 8008736:	46c0      	nop			@ (mov r8, r8)
 8008738:	080099cf 	.word	0x080099cf
 800873c:	080099be 	.word	0x080099be

08008740 <__multiply>:
 8008740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008742:	0014      	movs	r4, r2
 8008744:	690a      	ldr	r2, [r1, #16]
 8008746:	6923      	ldr	r3, [r4, #16]
 8008748:	000d      	movs	r5, r1
 800874a:	b089      	sub	sp, #36	@ 0x24
 800874c:	429a      	cmp	r2, r3
 800874e:	db02      	blt.n	8008756 <__multiply+0x16>
 8008750:	0023      	movs	r3, r4
 8008752:	000c      	movs	r4, r1
 8008754:	001d      	movs	r5, r3
 8008756:	6927      	ldr	r7, [r4, #16]
 8008758:	692e      	ldr	r6, [r5, #16]
 800875a:	6861      	ldr	r1, [r4, #4]
 800875c:	19bb      	adds	r3, r7, r6
 800875e:	9300      	str	r3, [sp, #0]
 8008760:	68a3      	ldr	r3, [r4, #8]
 8008762:	19ba      	adds	r2, r7, r6
 8008764:	4293      	cmp	r3, r2
 8008766:	da00      	bge.n	800876a <__multiply+0x2a>
 8008768:	3101      	adds	r1, #1
 800876a:	f7ff fed5 	bl	8008518 <_Balloc>
 800876e:	4684      	mov	ip, r0
 8008770:	2800      	cmp	r0, #0
 8008772:	d106      	bne.n	8008782 <__multiply+0x42>
 8008774:	21b1      	movs	r1, #177	@ 0xb1
 8008776:	4662      	mov	r2, ip
 8008778:	4b44      	ldr	r3, [pc, #272]	@ (800888c <__multiply+0x14c>)
 800877a:	4845      	ldr	r0, [pc, #276]	@ (8008890 <__multiply+0x150>)
 800877c:	0049      	lsls	r1, r1, #1
 800877e:	f000 fc9b 	bl	80090b8 <__assert_func>
 8008782:	0002      	movs	r2, r0
 8008784:	19bb      	adds	r3, r7, r6
 8008786:	3214      	adds	r2, #20
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	18d3      	adds	r3, r2, r3
 800878c:	9301      	str	r3, [sp, #4]
 800878e:	2100      	movs	r1, #0
 8008790:	0013      	movs	r3, r2
 8008792:	9801      	ldr	r0, [sp, #4]
 8008794:	4283      	cmp	r3, r0
 8008796:	d328      	bcc.n	80087ea <__multiply+0xaa>
 8008798:	0023      	movs	r3, r4
 800879a:	00bf      	lsls	r7, r7, #2
 800879c:	3314      	adds	r3, #20
 800879e:	9304      	str	r3, [sp, #16]
 80087a0:	3514      	adds	r5, #20
 80087a2:	19db      	adds	r3, r3, r7
 80087a4:	00b6      	lsls	r6, r6, #2
 80087a6:	9302      	str	r3, [sp, #8]
 80087a8:	19ab      	adds	r3, r5, r6
 80087aa:	9307      	str	r3, [sp, #28]
 80087ac:	2304      	movs	r3, #4
 80087ae:	9305      	str	r3, [sp, #20]
 80087b0:	0023      	movs	r3, r4
 80087b2:	9902      	ldr	r1, [sp, #8]
 80087b4:	3315      	adds	r3, #21
 80087b6:	4299      	cmp	r1, r3
 80087b8:	d305      	bcc.n	80087c6 <__multiply+0x86>
 80087ba:	1b0c      	subs	r4, r1, r4
 80087bc:	3c15      	subs	r4, #21
 80087be:	08a4      	lsrs	r4, r4, #2
 80087c0:	3401      	adds	r4, #1
 80087c2:	00a3      	lsls	r3, r4, #2
 80087c4:	9305      	str	r3, [sp, #20]
 80087c6:	9b07      	ldr	r3, [sp, #28]
 80087c8:	429d      	cmp	r5, r3
 80087ca:	d310      	bcc.n	80087ee <__multiply+0xae>
 80087cc:	9b00      	ldr	r3, [sp, #0]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	dd05      	ble.n	80087de <__multiply+0x9e>
 80087d2:	9b01      	ldr	r3, [sp, #4]
 80087d4:	3b04      	subs	r3, #4
 80087d6:	9301      	str	r3, [sp, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d052      	beq.n	8008884 <__multiply+0x144>
 80087de:	4663      	mov	r3, ip
 80087e0:	4660      	mov	r0, ip
 80087e2:	9a00      	ldr	r2, [sp, #0]
 80087e4:	611a      	str	r2, [r3, #16]
 80087e6:	b009      	add	sp, #36	@ 0x24
 80087e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087ea:	c302      	stmia	r3!, {r1}
 80087ec:	e7d1      	b.n	8008792 <__multiply+0x52>
 80087ee:	682c      	ldr	r4, [r5, #0]
 80087f0:	b2a4      	uxth	r4, r4
 80087f2:	2c00      	cmp	r4, #0
 80087f4:	d01f      	beq.n	8008836 <__multiply+0xf6>
 80087f6:	2300      	movs	r3, #0
 80087f8:	0017      	movs	r7, r2
 80087fa:	9e04      	ldr	r6, [sp, #16]
 80087fc:	9303      	str	r3, [sp, #12]
 80087fe:	ce08      	ldmia	r6!, {r3}
 8008800:	6839      	ldr	r1, [r7, #0]
 8008802:	9306      	str	r3, [sp, #24]
 8008804:	466b      	mov	r3, sp
 8008806:	8b1b      	ldrh	r3, [r3, #24]
 8008808:	b288      	uxth	r0, r1
 800880a:	4363      	muls	r3, r4
 800880c:	181b      	adds	r3, r3, r0
 800880e:	9803      	ldr	r0, [sp, #12]
 8008810:	0c09      	lsrs	r1, r1, #16
 8008812:	181b      	adds	r3, r3, r0
 8008814:	9806      	ldr	r0, [sp, #24]
 8008816:	0c00      	lsrs	r0, r0, #16
 8008818:	4360      	muls	r0, r4
 800881a:	1840      	adds	r0, r0, r1
 800881c:	0c19      	lsrs	r1, r3, #16
 800881e:	1841      	adds	r1, r0, r1
 8008820:	0c08      	lsrs	r0, r1, #16
 8008822:	b29b      	uxth	r3, r3
 8008824:	0409      	lsls	r1, r1, #16
 8008826:	4319      	orrs	r1, r3
 8008828:	9b02      	ldr	r3, [sp, #8]
 800882a:	9003      	str	r0, [sp, #12]
 800882c:	c702      	stmia	r7!, {r1}
 800882e:	42b3      	cmp	r3, r6
 8008830:	d8e5      	bhi.n	80087fe <__multiply+0xbe>
 8008832:	9b05      	ldr	r3, [sp, #20]
 8008834:	50d0      	str	r0, [r2, r3]
 8008836:	682c      	ldr	r4, [r5, #0]
 8008838:	0c24      	lsrs	r4, r4, #16
 800883a:	d020      	beq.n	800887e <__multiply+0x13e>
 800883c:	2100      	movs	r1, #0
 800883e:	0010      	movs	r0, r2
 8008840:	6813      	ldr	r3, [r2, #0]
 8008842:	9e04      	ldr	r6, [sp, #16]
 8008844:	9103      	str	r1, [sp, #12]
 8008846:	6831      	ldr	r1, [r6, #0]
 8008848:	6807      	ldr	r7, [r0, #0]
 800884a:	b289      	uxth	r1, r1
 800884c:	4361      	muls	r1, r4
 800884e:	0c3f      	lsrs	r7, r7, #16
 8008850:	19c9      	adds	r1, r1, r7
 8008852:	9f03      	ldr	r7, [sp, #12]
 8008854:	b29b      	uxth	r3, r3
 8008856:	19c9      	adds	r1, r1, r7
 8008858:	040f      	lsls	r7, r1, #16
 800885a:	431f      	orrs	r7, r3
 800885c:	6007      	str	r7, [r0, #0]
 800885e:	ce80      	ldmia	r6!, {r7}
 8008860:	6843      	ldr	r3, [r0, #4]
 8008862:	0c3f      	lsrs	r7, r7, #16
 8008864:	4367      	muls	r7, r4
 8008866:	b29b      	uxth	r3, r3
 8008868:	0c09      	lsrs	r1, r1, #16
 800886a:	18fb      	adds	r3, r7, r3
 800886c:	185b      	adds	r3, r3, r1
 800886e:	0c19      	lsrs	r1, r3, #16
 8008870:	9103      	str	r1, [sp, #12]
 8008872:	9902      	ldr	r1, [sp, #8]
 8008874:	3004      	adds	r0, #4
 8008876:	42b1      	cmp	r1, r6
 8008878:	d8e5      	bhi.n	8008846 <__multiply+0x106>
 800887a:	9905      	ldr	r1, [sp, #20]
 800887c:	5053      	str	r3, [r2, r1]
 800887e:	3504      	adds	r5, #4
 8008880:	3204      	adds	r2, #4
 8008882:	e7a0      	b.n	80087c6 <__multiply+0x86>
 8008884:	9b00      	ldr	r3, [sp, #0]
 8008886:	3b01      	subs	r3, #1
 8008888:	9300      	str	r3, [sp, #0]
 800888a:	e79f      	b.n	80087cc <__multiply+0x8c>
 800888c:	080099be 	.word	0x080099be
 8008890:	080099cf 	.word	0x080099cf

08008894 <__pow5mult>:
 8008894:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008896:	2303      	movs	r3, #3
 8008898:	0015      	movs	r5, r2
 800889a:	0007      	movs	r7, r0
 800889c:	000e      	movs	r6, r1
 800889e:	401a      	ands	r2, r3
 80088a0:	421d      	tst	r5, r3
 80088a2:	d008      	beq.n	80088b6 <__pow5mult+0x22>
 80088a4:	4925      	ldr	r1, [pc, #148]	@ (800893c <__pow5mult+0xa8>)
 80088a6:	3a01      	subs	r2, #1
 80088a8:	0092      	lsls	r2, r2, #2
 80088aa:	5852      	ldr	r2, [r2, r1]
 80088ac:	2300      	movs	r3, #0
 80088ae:	0031      	movs	r1, r6
 80088b0:	f7ff fe9a 	bl	80085e8 <__multadd>
 80088b4:	0006      	movs	r6, r0
 80088b6:	10ad      	asrs	r5, r5, #2
 80088b8:	d03d      	beq.n	8008936 <__pow5mult+0xa2>
 80088ba:	69fc      	ldr	r4, [r7, #28]
 80088bc:	2c00      	cmp	r4, #0
 80088be:	d10f      	bne.n	80088e0 <__pow5mult+0x4c>
 80088c0:	2010      	movs	r0, #16
 80088c2:	f7ff fd6d 	bl	80083a0 <malloc>
 80088c6:	1e02      	subs	r2, r0, #0
 80088c8:	61f8      	str	r0, [r7, #28]
 80088ca:	d105      	bne.n	80088d8 <__pow5mult+0x44>
 80088cc:	21b4      	movs	r1, #180	@ 0xb4
 80088ce:	4b1c      	ldr	r3, [pc, #112]	@ (8008940 <__pow5mult+0xac>)
 80088d0:	481c      	ldr	r0, [pc, #112]	@ (8008944 <__pow5mult+0xb0>)
 80088d2:	31ff      	adds	r1, #255	@ 0xff
 80088d4:	f000 fbf0 	bl	80090b8 <__assert_func>
 80088d8:	6044      	str	r4, [r0, #4]
 80088da:	6084      	str	r4, [r0, #8]
 80088dc:	6004      	str	r4, [r0, #0]
 80088de:	60c4      	str	r4, [r0, #12]
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	689c      	ldr	r4, [r3, #8]
 80088e4:	9301      	str	r3, [sp, #4]
 80088e6:	2c00      	cmp	r4, #0
 80088e8:	d108      	bne.n	80088fc <__pow5mult+0x68>
 80088ea:	0038      	movs	r0, r7
 80088ec:	4916      	ldr	r1, [pc, #88]	@ (8008948 <__pow5mult+0xb4>)
 80088ee:	f7ff ff0f 	bl	8008710 <__i2b>
 80088f2:	9b01      	ldr	r3, [sp, #4]
 80088f4:	0004      	movs	r4, r0
 80088f6:	6098      	str	r0, [r3, #8]
 80088f8:	2300      	movs	r3, #0
 80088fa:	6003      	str	r3, [r0, #0]
 80088fc:	2301      	movs	r3, #1
 80088fe:	421d      	tst	r5, r3
 8008900:	d00a      	beq.n	8008918 <__pow5mult+0x84>
 8008902:	0031      	movs	r1, r6
 8008904:	0022      	movs	r2, r4
 8008906:	0038      	movs	r0, r7
 8008908:	f7ff ff1a 	bl	8008740 <__multiply>
 800890c:	0031      	movs	r1, r6
 800890e:	9001      	str	r0, [sp, #4]
 8008910:	0038      	movs	r0, r7
 8008912:	f7ff fe45 	bl	80085a0 <_Bfree>
 8008916:	9e01      	ldr	r6, [sp, #4]
 8008918:	106d      	asrs	r5, r5, #1
 800891a:	d00c      	beq.n	8008936 <__pow5mult+0xa2>
 800891c:	6820      	ldr	r0, [r4, #0]
 800891e:	2800      	cmp	r0, #0
 8008920:	d107      	bne.n	8008932 <__pow5mult+0x9e>
 8008922:	0022      	movs	r2, r4
 8008924:	0021      	movs	r1, r4
 8008926:	0038      	movs	r0, r7
 8008928:	f7ff ff0a 	bl	8008740 <__multiply>
 800892c:	2300      	movs	r3, #0
 800892e:	6020      	str	r0, [r4, #0]
 8008930:	6003      	str	r3, [r0, #0]
 8008932:	0004      	movs	r4, r0
 8008934:	e7e2      	b.n	80088fc <__pow5mult+0x68>
 8008936:	0030      	movs	r0, r6
 8008938:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800893a:	46c0      	nop			@ (mov r8, r8)
 800893c:	0800c2f4 	.word	0x0800c2f4
 8008940:	0800994f 	.word	0x0800994f
 8008944:	080099cf 	.word	0x080099cf
 8008948:	00000271 	.word	0x00000271

0800894c <__lshift>:
 800894c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800894e:	000c      	movs	r4, r1
 8008950:	0016      	movs	r6, r2
 8008952:	6923      	ldr	r3, [r4, #16]
 8008954:	1157      	asrs	r7, r2, #5
 8008956:	b085      	sub	sp, #20
 8008958:	18fb      	adds	r3, r7, r3
 800895a:	9301      	str	r3, [sp, #4]
 800895c:	3301      	adds	r3, #1
 800895e:	9300      	str	r3, [sp, #0]
 8008960:	6849      	ldr	r1, [r1, #4]
 8008962:	68a3      	ldr	r3, [r4, #8]
 8008964:	9002      	str	r0, [sp, #8]
 8008966:	9a00      	ldr	r2, [sp, #0]
 8008968:	4293      	cmp	r3, r2
 800896a:	db10      	blt.n	800898e <__lshift+0x42>
 800896c:	9802      	ldr	r0, [sp, #8]
 800896e:	f7ff fdd3 	bl	8008518 <_Balloc>
 8008972:	2300      	movs	r3, #0
 8008974:	0001      	movs	r1, r0
 8008976:	0005      	movs	r5, r0
 8008978:	001a      	movs	r2, r3
 800897a:	3114      	adds	r1, #20
 800897c:	4298      	cmp	r0, r3
 800897e:	d10c      	bne.n	800899a <__lshift+0x4e>
 8008980:	21ef      	movs	r1, #239	@ 0xef
 8008982:	002a      	movs	r2, r5
 8008984:	4b25      	ldr	r3, [pc, #148]	@ (8008a1c <__lshift+0xd0>)
 8008986:	4826      	ldr	r0, [pc, #152]	@ (8008a20 <__lshift+0xd4>)
 8008988:	0049      	lsls	r1, r1, #1
 800898a:	f000 fb95 	bl	80090b8 <__assert_func>
 800898e:	3101      	adds	r1, #1
 8008990:	005b      	lsls	r3, r3, #1
 8008992:	e7e8      	b.n	8008966 <__lshift+0x1a>
 8008994:	0098      	lsls	r0, r3, #2
 8008996:	500a      	str	r2, [r1, r0]
 8008998:	3301      	adds	r3, #1
 800899a:	42bb      	cmp	r3, r7
 800899c:	dbfa      	blt.n	8008994 <__lshift+0x48>
 800899e:	43fb      	mvns	r3, r7
 80089a0:	17db      	asrs	r3, r3, #31
 80089a2:	401f      	ands	r7, r3
 80089a4:	00bf      	lsls	r7, r7, #2
 80089a6:	0023      	movs	r3, r4
 80089a8:	201f      	movs	r0, #31
 80089aa:	19c9      	adds	r1, r1, r7
 80089ac:	0037      	movs	r7, r6
 80089ae:	6922      	ldr	r2, [r4, #16]
 80089b0:	3314      	adds	r3, #20
 80089b2:	0092      	lsls	r2, r2, #2
 80089b4:	189a      	adds	r2, r3, r2
 80089b6:	4007      	ands	r7, r0
 80089b8:	4206      	tst	r6, r0
 80089ba:	d029      	beq.n	8008a10 <__lshift+0xc4>
 80089bc:	3001      	adds	r0, #1
 80089be:	1bc0      	subs	r0, r0, r7
 80089c0:	9003      	str	r0, [sp, #12]
 80089c2:	468c      	mov	ip, r1
 80089c4:	2000      	movs	r0, #0
 80089c6:	681e      	ldr	r6, [r3, #0]
 80089c8:	40be      	lsls	r6, r7
 80089ca:	4306      	orrs	r6, r0
 80089cc:	4660      	mov	r0, ip
 80089ce:	c040      	stmia	r0!, {r6}
 80089d0:	4684      	mov	ip, r0
 80089d2:	9e03      	ldr	r6, [sp, #12]
 80089d4:	cb01      	ldmia	r3!, {r0}
 80089d6:	40f0      	lsrs	r0, r6
 80089d8:	429a      	cmp	r2, r3
 80089da:	d8f4      	bhi.n	80089c6 <__lshift+0x7a>
 80089dc:	0026      	movs	r6, r4
 80089de:	3615      	adds	r6, #21
 80089e0:	2304      	movs	r3, #4
 80089e2:	42b2      	cmp	r2, r6
 80089e4:	d304      	bcc.n	80089f0 <__lshift+0xa4>
 80089e6:	1b13      	subs	r3, r2, r4
 80089e8:	3b15      	subs	r3, #21
 80089ea:	089b      	lsrs	r3, r3, #2
 80089ec:	3301      	adds	r3, #1
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	50c8      	str	r0, [r1, r3]
 80089f2:	2800      	cmp	r0, #0
 80089f4:	d002      	beq.n	80089fc <__lshift+0xb0>
 80089f6:	9b01      	ldr	r3, [sp, #4]
 80089f8:	3302      	adds	r3, #2
 80089fa:	9300      	str	r3, [sp, #0]
 80089fc:	9b00      	ldr	r3, [sp, #0]
 80089fe:	9802      	ldr	r0, [sp, #8]
 8008a00:	3b01      	subs	r3, #1
 8008a02:	0021      	movs	r1, r4
 8008a04:	612b      	str	r3, [r5, #16]
 8008a06:	f7ff fdcb 	bl	80085a0 <_Bfree>
 8008a0a:	0028      	movs	r0, r5
 8008a0c:	b005      	add	sp, #20
 8008a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a10:	cb01      	ldmia	r3!, {r0}
 8008a12:	c101      	stmia	r1!, {r0}
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d8fb      	bhi.n	8008a10 <__lshift+0xc4>
 8008a18:	e7f0      	b.n	80089fc <__lshift+0xb0>
 8008a1a:	46c0      	nop			@ (mov r8, r8)
 8008a1c:	080099be 	.word	0x080099be
 8008a20:	080099cf 	.word	0x080099cf

08008a24 <__mcmp>:
 8008a24:	b530      	push	{r4, r5, lr}
 8008a26:	690b      	ldr	r3, [r1, #16]
 8008a28:	6904      	ldr	r4, [r0, #16]
 8008a2a:	0002      	movs	r2, r0
 8008a2c:	1ae0      	subs	r0, r4, r3
 8008a2e:	429c      	cmp	r4, r3
 8008a30:	d10f      	bne.n	8008a52 <__mcmp+0x2e>
 8008a32:	3214      	adds	r2, #20
 8008a34:	009b      	lsls	r3, r3, #2
 8008a36:	3114      	adds	r1, #20
 8008a38:	0014      	movs	r4, r2
 8008a3a:	18c9      	adds	r1, r1, r3
 8008a3c:	18d2      	adds	r2, r2, r3
 8008a3e:	3a04      	subs	r2, #4
 8008a40:	3904      	subs	r1, #4
 8008a42:	6815      	ldr	r5, [r2, #0]
 8008a44:	680b      	ldr	r3, [r1, #0]
 8008a46:	429d      	cmp	r5, r3
 8008a48:	d004      	beq.n	8008a54 <__mcmp+0x30>
 8008a4a:	2001      	movs	r0, #1
 8008a4c:	429d      	cmp	r5, r3
 8008a4e:	d200      	bcs.n	8008a52 <__mcmp+0x2e>
 8008a50:	3802      	subs	r0, #2
 8008a52:	bd30      	pop	{r4, r5, pc}
 8008a54:	4294      	cmp	r4, r2
 8008a56:	d3f2      	bcc.n	8008a3e <__mcmp+0x1a>
 8008a58:	e7fb      	b.n	8008a52 <__mcmp+0x2e>
	...

08008a5c <__mdiff>:
 8008a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a5e:	000c      	movs	r4, r1
 8008a60:	b087      	sub	sp, #28
 8008a62:	9000      	str	r0, [sp, #0]
 8008a64:	0011      	movs	r1, r2
 8008a66:	0020      	movs	r0, r4
 8008a68:	0017      	movs	r7, r2
 8008a6a:	f7ff ffdb 	bl	8008a24 <__mcmp>
 8008a6e:	1e05      	subs	r5, r0, #0
 8008a70:	d110      	bne.n	8008a94 <__mdiff+0x38>
 8008a72:	0001      	movs	r1, r0
 8008a74:	9800      	ldr	r0, [sp, #0]
 8008a76:	f7ff fd4f 	bl	8008518 <_Balloc>
 8008a7a:	1e02      	subs	r2, r0, #0
 8008a7c:	d104      	bne.n	8008a88 <__mdiff+0x2c>
 8008a7e:	4b40      	ldr	r3, [pc, #256]	@ (8008b80 <__mdiff+0x124>)
 8008a80:	4840      	ldr	r0, [pc, #256]	@ (8008b84 <__mdiff+0x128>)
 8008a82:	4941      	ldr	r1, [pc, #260]	@ (8008b88 <__mdiff+0x12c>)
 8008a84:	f000 fb18 	bl	80090b8 <__assert_func>
 8008a88:	2301      	movs	r3, #1
 8008a8a:	6145      	str	r5, [r0, #20]
 8008a8c:	6103      	str	r3, [r0, #16]
 8008a8e:	0010      	movs	r0, r2
 8008a90:	b007      	add	sp, #28
 8008a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a94:	2600      	movs	r6, #0
 8008a96:	42b0      	cmp	r0, r6
 8008a98:	da03      	bge.n	8008aa2 <__mdiff+0x46>
 8008a9a:	0023      	movs	r3, r4
 8008a9c:	003c      	movs	r4, r7
 8008a9e:	001f      	movs	r7, r3
 8008aa0:	3601      	adds	r6, #1
 8008aa2:	6861      	ldr	r1, [r4, #4]
 8008aa4:	9800      	ldr	r0, [sp, #0]
 8008aa6:	f7ff fd37 	bl	8008518 <_Balloc>
 8008aaa:	1e02      	subs	r2, r0, #0
 8008aac:	d103      	bne.n	8008ab6 <__mdiff+0x5a>
 8008aae:	4b34      	ldr	r3, [pc, #208]	@ (8008b80 <__mdiff+0x124>)
 8008ab0:	4834      	ldr	r0, [pc, #208]	@ (8008b84 <__mdiff+0x128>)
 8008ab2:	4936      	ldr	r1, [pc, #216]	@ (8008b8c <__mdiff+0x130>)
 8008ab4:	e7e6      	b.n	8008a84 <__mdiff+0x28>
 8008ab6:	6923      	ldr	r3, [r4, #16]
 8008ab8:	3414      	adds	r4, #20
 8008aba:	9300      	str	r3, [sp, #0]
 8008abc:	009b      	lsls	r3, r3, #2
 8008abe:	18e3      	adds	r3, r4, r3
 8008ac0:	0021      	movs	r1, r4
 8008ac2:	9401      	str	r4, [sp, #4]
 8008ac4:	003c      	movs	r4, r7
 8008ac6:	9302      	str	r3, [sp, #8]
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	3414      	adds	r4, #20
 8008acc:	009b      	lsls	r3, r3, #2
 8008ace:	18e3      	adds	r3, r4, r3
 8008ad0:	9303      	str	r3, [sp, #12]
 8008ad2:	0003      	movs	r3, r0
 8008ad4:	60c6      	str	r6, [r0, #12]
 8008ad6:	468c      	mov	ip, r1
 8008ad8:	2000      	movs	r0, #0
 8008ada:	3314      	adds	r3, #20
 8008adc:	9304      	str	r3, [sp, #16]
 8008ade:	9305      	str	r3, [sp, #20]
 8008ae0:	4663      	mov	r3, ip
 8008ae2:	cb20      	ldmia	r3!, {r5}
 8008ae4:	b2a9      	uxth	r1, r5
 8008ae6:	000e      	movs	r6, r1
 8008ae8:	469c      	mov	ip, r3
 8008aea:	cc08      	ldmia	r4!, {r3}
 8008aec:	0c2d      	lsrs	r5, r5, #16
 8008aee:	b299      	uxth	r1, r3
 8008af0:	1a71      	subs	r1, r6, r1
 8008af2:	1809      	adds	r1, r1, r0
 8008af4:	0c1b      	lsrs	r3, r3, #16
 8008af6:	1408      	asrs	r0, r1, #16
 8008af8:	1aeb      	subs	r3, r5, r3
 8008afa:	181b      	adds	r3, r3, r0
 8008afc:	1418      	asrs	r0, r3, #16
 8008afe:	b289      	uxth	r1, r1
 8008b00:	041b      	lsls	r3, r3, #16
 8008b02:	4319      	orrs	r1, r3
 8008b04:	9b05      	ldr	r3, [sp, #20]
 8008b06:	c302      	stmia	r3!, {r1}
 8008b08:	9305      	str	r3, [sp, #20]
 8008b0a:	9b03      	ldr	r3, [sp, #12]
 8008b0c:	42a3      	cmp	r3, r4
 8008b0e:	d8e7      	bhi.n	8008ae0 <__mdiff+0x84>
 8008b10:	0039      	movs	r1, r7
 8008b12:	9c03      	ldr	r4, [sp, #12]
 8008b14:	3115      	adds	r1, #21
 8008b16:	2304      	movs	r3, #4
 8008b18:	428c      	cmp	r4, r1
 8008b1a:	d304      	bcc.n	8008b26 <__mdiff+0xca>
 8008b1c:	1be3      	subs	r3, r4, r7
 8008b1e:	3b15      	subs	r3, #21
 8008b20:	089b      	lsrs	r3, r3, #2
 8008b22:	3301      	adds	r3, #1
 8008b24:	009b      	lsls	r3, r3, #2
 8008b26:	9901      	ldr	r1, [sp, #4]
 8008b28:	18cd      	adds	r5, r1, r3
 8008b2a:	9904      	ldr	r1, [sp, #16]
 8008b2c:	002e      	movs	r6, r5
 8008b2e:	18cb      	adds	r3, r1, r3
 8008b30:	001f      	movs	r7, r3
 8008b32:	9902      	ldr	r1, [sp, #8]
 8008b34:	428e      	cmp	r6, r1
 8008b36:	d311      	bcc.n	8008b5c <__mdiff+0x100>
 8008b38:	9c02      	ldr	r4, [sp, #8]
 8008b3a:	1ee9      	subs	r1, r5, #3
 8008b3c:	2000      	movs	r0, #0
 8008b3e:	428c      	cmp	r4, r1
 8008b40:	d304      	bcc.n	8008b4c <__mdiff+0xf0>
 8008b42:	0021      	movs	r1, r4
 8008b44:	3103      	adds	r1, #3
 8008b46:	1b49      	subs	r1, r1, r5
 8008b48:	0889      	lsrs	r1, r1, #2
 8008b4a:	0088      	lsls	r0, r1, #2
 8008b4c:	181b      	adds	r3, r3, r0
 8008b4e:	3b04      	subs	r3, #4
 8008b50:	6819      	ldr	r1, [r3, #0]
 8008b52:	2900      	cmp	r1, #0
 8008b54:	d010      	beq.n	8008b78 <__mdiff+0x11c>
 8008b56:	9b00      	ldr	r3, [sp, #0]
 8008b58:	6113      	str	r3, [r2, #16]
 8008b5a:	e798      	b.n	8008a8e <__mdiff+0x32>
 8008b5c:	4684      	mov	ip, r0
 8008b5e:	ce02      	ldmia	r6!, {r1}
 8008b60:	b288      	uxth	r0, r1
 8008b62:	4460      	add	r0, ip
 8008b64:	1400      	asrs	r0, r0, #16
 8008b66:	0c0c      	lsrs	r4, r1, #16
 8008b68:	1904      	adds	r4, r0, r4
 8008b6a:	4461      	add	r1, ip
 8008b6c:	1420      	asrs	r0, r4, #16
 8008b6e:	b289      	uxth	r1, r1
 8008b70:	0424      	lsls	r4, r4, #16
 8008b72:	4321      	orrs	r1, r4
 8008b74:	c702      	stmia	r7!, {r1}
 8008b76:	e7dc      	b.n	8008b32 <__mdiff+0xd6>
 8008b78:	9900      	ldr	r1, [sp, #0]
 8008b7a:	3901      	subs	r1, #1
 8008b7c:	9100      	str	r1, [sp, #0]
 8008b7e:	e7e6      	b.n	8008b4e <__mdiff+0xf2>
 8008b80:	080099be 	.word	0x080099be
 8008b84:	080099cf 	.word	0x080099cf
 8008b88:	00000237 	.word	0x00000237
 8008b8c:	00000245 	.word	0x00000245

08008b90 <__d2b>:
 8008b90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b92:	2101      	movs	r1, #1
 8008b94:	0016      	movs	r6, r2
 8008b96:	001f      	movs	r7, r3
 8008b98:	f7ff fcbe 	bl	8008518 <_Balloc>
 8008b9c:	1e04      	subs	r4, r0, #0
 8008b9e:	d105      	bne.n	8008bac <__d2b+0x1c>
 8008ba0:	0022      	movs	r2, r4
 8008ba2:	4b25      	ldr	r3, [pc, #148]	@ (8008c38 <__d2b+0xa8>)
 8008ba4:	4825      	ldr	r0, [pc, #148]	@ (8008c3c <__d2b+0xac>)
 8008ba6:	4926      	ldr	r1, [pc, #152]	@ (8008c40 <__d2b+0xb0>)
 8008ba8:	f000 fa86 	bl	80090b8 <__assert_func>
 8008bac:	033b      	lsls	r3, r7, #12
 8008bae:	007d      	lsls	r5, r7, #1
 8008bb0:	0b1b      	lsrs	r3, r3, #12
 8008bb2:	0d6d      	lsrs	r5, r5, #21
 8008bb4:	d002      	beq.n	8008bbc <__d2b+0x2c>
 8008bb6:	2280      	movs	r2, #128	@ 0x80
 8008bb8:	0352      	lsls	r2, r2, #13
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	9301      	str	r3, [sp, #4]
 8008bbe:	2e00      	cmp	r6, #0
 8008bc0:	d025      	beq.n	8008c0e <__d2b+0x7e>
 8008bc2:	4668      	mov	r0, sp
 8008bc4:	9600      	str	r6, [sp, #0]
 8008bc6:	f7ff fd74 	bl	80086b2 <__lo0bits>
 8008bca:	9b01      	ldr	r3, [sp, #4]
 8008bcc:	9900      	ldr	r1, [sp, #0]
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	d01b      	beq.n	8008c0a <__d2b+0x7a>
 8008bd2:	2220      	movs	r2, #32
 8008bd4:	001e      	movs	r6, r3
 8008bd6:	1a12      	subs	r2, r2, r0
 8008bd8:	4096      	lsls	r6, r2
 8008bda:	0032      	movs	r2, r6
 8008bdc:	40c3      	lsrs	r3, r0
 8008bde:	430a      	orrs	r2, r1
 8008be0:	6162      	str	r2, [r4, #20]
 8008be2:	9301      	str	r3, [sp, #4]
 8008be4:	9e01      	ldr	r6, [sp, #4]
 8008be6:	61a6      	str	r6, [r4, #24]
 8008be8:	1e73      	subs	r3, r6, #1
 8008bea:	419e      	sbcs	r6, r3
 8008bec:	3601      	adds	r6, #1
 8008bee:	6126      	str	r6, [r4, #16]
 8008bf0:	2d00      	cmp	r5, #0
 8008bf2:	d014      	beq.n	8008c1e <__d2b+0x8e>
 8008bf4:	2635      	movs	r6, #53	@ 0x35
 8008bf6:	4b13      	ldr	r3, [pc, #76]	@ (8008c44 <__d2b+0xb4>)
 8008bf8:	18ed      	adds	r5, r5, r3
 8008bfa:	9b08      	ldr	r3, [sp, #32]
 8008bfc:	182d      	adds	r5, r5, r0
 8008bfe:	601d      	str	r5, [r3, #0]
 8008c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c02:	1a36      	subs	r6, r6, r0
 8008c04:	601e      	str	r6, [r3, #0]
 8008c06:	0020      	movs	r0, r4
 8008c08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008c0a:	6161      	str	r1, [r4, #20]
 8008c0c:	e7ea      	b.n	8008be4 <__d2b+0x54>
 8008c0e:	a801      	add	r0, sp, #4
 8008c10:	f7ff fd4f 	bl	80086b2 <__lo0bits>
 8008c14:	9b01      	ldr	r3, [sp, #4]
 8008c16:	2601      	movs	r6, #1
 8008c18:	6163      	str	r3, [r4, #20]
 8008c1a:	3020      	adds	r0, #32
 8008c1c:	e7e7      	b.n	8008bee <__d2b+0x5e>
 8008c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8008c48 <__d2b+0xb8>)
 8008c20:	18c0      	adds	r0, r0, r3
 8008c22:	9b08      	ldr	r3, [sp, #32]
 8008c24:	6018      	str	r0, [r3, #0]
 8008c26:	4b09      	ldr	r3, [pc, #36]	@ (8008c4c <__d2b+0xbc>)
 8008c28:	18f3      	adds	r3, r6, r3
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	18e3      	adds	r3, r4, r3
 8008c2e:	6958      	ldr	r0, [r3, #20]
 8008c30:	f7ff fd1e 	bl	8008670 <__hi0bits>
 8008c34:	0176      	lsls	r6, r6, #5
 8008c36:	e7e3      	b.n	8008c00 <__d2b+0x70>
 8008c38:	080099be 	.word	0x080099be
 8008c3c:	080099cf 	.word	0x080099cf
 8008c40:	0000030f 	.word	0x0000030f
 8008c44:	fffffbcd 	.word	0xfffffbcd
 8008c48:	fffffbce 	.word	0xfffffbce
 8008c4c:	3fffffff 	.word	0x3fffffff

08008c50 <__ssputs_r>:
 8008c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c52:	688e      	ldr	r6, [r1, #8]
 8008c54:	b085      	sub	sp, #20
 8008c56:	001f      	movs	r7, r3
 8008c58:	000c      	movs	r4, r1
 8008c5a:	680b      	ldr	r3, [r1, #0]
 8008c5c:	9002      	str	r0, [sp, #8]
 8008c5e:	9203      	str	r2, [sp, #12]
 8008c60:	42be      	cmp	r6, r7
 8008c62:	d830      	bhi.n	8008cc6 <__ssputs_r+0x76>
 8008c64:	210c      	movs	r1, #12
 8008c66:	5e62      	ldrsh	r2, [r4, r1]
 8008c68:	2190      	movs	r1, #144	@ 0x90
 8008c6a:	00c9      	lsls	r1, r1, #3
 8008c6c:	420a      	tst	r2, r1
 8008c6e:	d028      	beq.n	8008cc2 <__ssputs_r+0x72>
 8008c70:	2003      	movs	r0, #3
 8008c72:	6921      	ldr	r1, [r4, #16]
 8008c74:	1a5b      	subs	r3, r3, r1
 8008c76:	9301      	str	r3, [sp, #4]
 8008c78:	6963      	ldr	r3, [r4, #20]
 8008c7a:	4343      	muls	r3, r0
 8008c7c:	9801      	ldr	r0, [sp, #4]
 8008c7e:	0fdd      	lsrs	r5, r3, #31
 8008c80:	18ed      	adds	r5, r5, r3
 8008c82:	1c7b      	adds	r3, r7, #1
 8008c84:	181b      	adds	r3, r3, r0
 8008c86:	106d      	asrs	r5, r5, #1
 8008c88:	42ab      	cmp	r3, r5
 8008c8a:	d900      	bls.n	8008c8e <__ssputs_r+0x3e>
 8008c8c:	001d      	movs	r5, r3
 8008c8e:	0552      	lsls	r2, r2, #21
 8008c90:	d528      	bpl.n	8008ce4 <__ssputs_r+0x94>
 8008c92:	0029      	movs	r1, r5
 8008c94:	9802      	ldr	r0, [sp, #8]
 8008c96:	f7ff fbaf 	bl	80083f8 <_malloc_r>
 8008c9a:	1e06      	subs	r6, r0, #0
 8008c9c:	d02c      	beq.n	8008cf8 <__ssputs_r+0xa8>
 8008c9e:	9a01      	ldr	r2, [sp, #4]
 8008ca0:	6921      	ldr	r1, [r4, #16]
 8008ca2:	f7fe fcb5 	bl	8007610 <memcpy>
 8008ca6:	89a2      	ldrh	r2, [r4, #12]
 8008ca8:	4b18      	ldr	r3, [pc, #96]	@ (8008d0c <__ssputs_r+0xbc>)
 8008caa:	401a      	ands	r2, r3
 8008cac:	2380      	movs	r3, #128	@ 0x80
 8008cae:	4313      	orrs	r3, r2
 8008cb0:	81a3      	strh	r3, [r4, #12]
 8008cb2:	9b01      	ldr	r3, [sp, #4]
 8008cb4:	6126      	str	r6, [r4, #16]
 8008cb6:	18f6      	adds	r6, r6, r3
 8008cb8:	6026      	str	r6, [r4, #0]
 8008cba:	003e      	movs	r6, r7
 8008cbc:	6165      	str	r5, [r4, #20]
 8008cbe:	1aed      	subs	r5, r5, r3
 8008cc0:	60a5      	str	r5, [r4, #8]
 8008cc2:	42be      	cmp	r6, r7
 8008cc4:	d900      	bls.n	8008cc8 <__ssputs_r+0x78>
 8008cc6:	003e      	movs	r6, r7
 8008cc8:	0032      	movs	r2, r6
 8008cca:	9903      	ldr	r1, [sp, #12]
 8008ccc:	6820      	ldr	r0, [r4, #0]
 8008cce:	f000 f9ce 	bl	800906e <memmove>
 8008cd2:	2000      	movs	r0, #0
 8008cd4:	68a3      	ldr	r3, [r4, #8]
 8008cd6:	1b9b      	subs	r3, r3, r6
 8008cd8:	60a3      	str	r3, [r4, #8]
 8008cda:	6823      	ldr	r3, [r4, #0]
 8008cdc:	199b      	adds	r3, r3, r6
 8008cde:	6023      	str	r3, [r4, #0]
 8008ce0:	b005      	add	sp, #20
 8008ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ce4:	002a      	movs	r2, r5
 8008ce6:	9802      	ldr	r0, [sp, #8]
 8008ce8:	f000 fa43 	bl	8009172 <_realloc_r>
 8008cec:	1e06      	subs	r6, r0, #0
 8008cee:	d1e0      	bne.n	8008cb2 <__ssputs_r+0x62>
 8008cf0:	6921      	ldr	r1, [r4, #16]
 8008cf2:	9802      	ldr	r0, [sp, #8]
 8008cf4:	f7ff fb0a 	bl	800830c <_free_r>
 8008cf8:	230c      	movs	r3, #12
 8008cfa:	2001      	movs	r0, #1
 8008cfc:	9a02      	ldr	r2, [sp, #8]
 8008cfe:	4240      	negs	r0, r0
 8008d00:	6013      	str	r3, [r2, #0]
 8008d02:	89a2      	ldrh	r2, [r4, #12]
 8008d04:	3334      	adds	r3, #52	@ 0x34
 8008d06:	4313      	orrs	r3, r2
 8008d08:	81a3      	strh	r3, [r4, #12]
 8008d0a:	e7e9      	b.n	8008ce0 <__ssputs_r+0x90>
 8008d0c:	fffffb7f 	.word	0xfffffb7f

08008d10 <_svfiprintf_r>:
 8008d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d12:	b0a1      	sub	sp, #132	@ 0x84
 8008d14:	9003      	str	r0, [sp, #12]
 8008d16:	001d      	movs	r5, r3
 8008d18:	898b      	ldrh	r3, [r1, #12]
 8008d1a:	000f      	movs	r7, r1
 8008d1c:	0016      	movs	r6, r2
 8008d1e:	061b      	lsls	r3, r3, #24
 8008d20:	d511      	bpl.n	8008d46 <_svfiprintf_r+0x36>
 8008d22:	690b      	ldr	r3, [r1, #16]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d10e      	bne.n	8008d46 <_svfiprintf_r+0x36>
 8008d28:	2140      	movs	r1, #64	@ 0x40
 8008d2a:	f7ff fb65 	bl	80083f8 <_malloc_r>
 8008d2e:	6038      	str	r0, [r7, #0]
 8008d30:	6138      	str	r0, [r7, #16]
 8008d32:	2800      	cmp	r0, #0
 8008d34:	d105      	bne.n	8008d42 <_svfiprintf_r+0x32>
 8008d36:	230c      	movs	r3, #12
 8008d38:	9a03      	ldr	r2, [sp, #12]
 8008d3a:	6013      	str	r3, [r2, #0]
 8008d3c:	2001      	movs	r0, #1
 8008d3e:	4240      	negs	r0, r0
 8008d40:	e0cf      	b.n	8008ee2 <_svfiprintf_r+0x1d2>
 8008d42:	2340      	movs	r3, #64	@ 0x40
 8008d44:	617b      	str	r3, [r7, #20]
 8008d46:	2300      	movs	r3, #0
 8008d48:	ac08      	add	r4, sp, #32
 8008d4a:	6163      	str	r3, [r4, #20]
 8008d4c:	3320      	adds	r3, #32
 8008d4e:	7663      	strb	r3, [r4, #25]
 8008d50:	3310      	adds	r3, #16
 8008d52:	76a3      	strb	r3, [r4, #26]
 8008d54:	9507      	str	r5, [sp, #28]
 8008d56:	0035      	movs	r5, r6
 8008d58:	782b      	ldrb	r3, [r5, #0]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d001      	beq.n	8008d62 <_svfiprintf_r+0x52>
 8008d5e:	2b25      	cmp	r3, #37	@ 0x25
 8008d60:	d148      	bne.n	8008df4 <_svfiprintf_r+0xe4>
 8008d62:	1bab      	subs	r3, r5, r6
 8008d64:	9305      	str	r3, [sp, #20]
 8008d66:	42b5      	cmp	r5, r6
 8008d68:	d00b      	beq.n	8008d82 <_svfiprintf_r+0x72>
 8008d6a:	0032      	movs	r2, r6
 8008d6c:	0039      	movs	r1, r7
 8008d6e:	9803      	ldr	r0, [sp, #12]
 8008d70:	f7ff ff6e 	bl	8008c50 <__ssputs_r>
 8008d74:	3001      	adds	r0, #1
 8008d76:	d100      	bne.n	8008d7a <_svfiprintf_r+0x6a>
 8008d78:	e0ae      	b.n	8008ed8 <_svfiprintf_r+0x1c8>
 8008d7a:	6963      	ldr	r3, [r4, #20]
 8008d7c:	9a05      	ldr	r2, [sp, #20]
 8008d7e:	189b      	adds	r3, r3, r2
 8008d80:	6163      	str	r3, [r4, #20]
 8008d82:	782b      	ldrb	r3, [r5, #0]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d100      	bne.n	8008d8a <_svfiprintf_r+0x7a>
 8008d88:	e0a6      	b.n	8008ed8 <_svfiprintf_r+0x1c8>
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	4252      	negs	r2, r2
 8008d90:	6062      	str	r2, [r4, #4]
 8008d92:	a904      	add	r1, sp, #16
 8008d94:	3254      	adds	r2, #84	@ 0x54
 8008d96:	1852      	adds	r2, r2, r1
 8008d98:	1c6e      	adds	r6, r5, #1
 8008d9a:	6023      	str	r3, [r4, #0]
 8008d9c:	60e3      	str	r3, [r4, #12]
 8008d9e:	60a3      	str	r3, [r4, #8]
 8008da0:	7013      	strb	r3, [r2, #0]
 8008da2:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008da4:	4b54      	ldr	r3, [pc, #336]	@ (8008ef8 <_svfiprintf_r+0x1e8>)
 8008da6:	2205      	movs	r2, #5
 8008da8:	0018      	movs	r0, r3
 8008daa:	7831      	ldrb	r1, [r6, #0]
 8008dac:	9305      	str	r3, [sp, #20]
 8008dae:	f7fe fc24 	bl	80075fa <memchr>
 8008db2:	1c75      	adds	r5, r6, #1
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d11f      	bne.n	8008df8 <_svfiprintf_r+0xe8>
 8008db8:	6822      	ldr	r2, [r4, #0]
 8008dba:	06d3      	lsls	r3, r2, #27
 8008dbc:	d504      	bpl.n	8008dc8 <_svfiprintf_r+0xb8>
 8008dbe:	2353      	movs	r3, #83	@ 0x53
 8008dc0:	a904      	add	r1, sp, #16
 8008dc2:	185b      	adds	r3, r3, r1
 8008dc4:	2120      	movs	r1, #32
 8008dc6:	7019      	strb	r1, [r3, #0]
 8008dc8:	0713      	lsls	r3, r2, #28
 8008dca:	d504      	bpl.n	8008dd6 <_svfiprintf_r+0xc6>
 8008dcc:	2353      	movs	r3, #83	@ 0x53
 8008dce:	a904      	add	r1, sp, #16
 8008dd0:	185b      	adds	r3, r3, r1
 8008dd2:	212b      	movs	r1, #43	@ 0x2b
 8008dd4:	7019      	strb	r1, [r3, #0]
 8008dd6:	7833      	ldrb	r3, [r6, #0]
 8008dd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dda:	d016      	beq.n	8008e0a <_svfiprintf_r+0xfa>
 8008ddc:	0035      	movs	r5, r6
 8008dde:	2100      	movs	r1, #0
 8008de0:	200a      	movs	r0, #10
 8008de2:	68e3      	ldr	r3, [r4, #12]
 8008de4:	782a      	ldrb	r2, [r5, #0]
 8008de6:	1c6e      	adds	r6, r5, #1
 8008de8:	3a30      	subs	r2, #48	@ 0x30
 8008dea:	2a09      	cmp	r2, #9
 8008dec:	d950      	bls.n	8008e90 <_svfiprintf_r+0x180>
 8008dee:	2900      	cmp	r1, #0
 8008df0:	d111      	bne.n	8008e16 <_svfiprintf_r+0x106>
 8008df2:	e017      	b.n	8008e24 <_svfiprintf_r+0x114>
 8008df4:	3501      	adds	r5, #1
 8008df6:	e7af      	b.n	8008d58 <_svfiprintf_r+0x48>
 8008df8:	9b05      	ldr	r3, [sp, #20]
 8008dfa:	6822      	ldr	r2, [r4, #0]
 8008dfc:	1ac0      	subs	r0, r0, r3
 8008dfe:	2301      	movs	r3, #1
 8008e00:	4083      	lsls	r3, r0
 8008e02:	4313      	orrs	r3, r2
 8008e04:	002e      	movs	r6, r5
 8008e06:	6023      	str	r3, [r4, #0]
 8008e08:	e7cc      	b.n	8008da4 <_svfiprintf_r+0x94>
 8008e0a:	9b07      	ldr	r3, [sp, #28]
 8008e0c:	1d19      	adds	r1, r3, #4
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	9107      	str	r1, [sp, #28]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	db01      	blt.n	8008e1a <_svfiprintf_r+0x10a>
 8008e16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e18:	e004      	b.n	8008e24 <_svfiprintf_r+0x114>
 8008e1a:	425b      	negs	r3, r3
 8008e1c:	60e3      	str	r3, [r4, #12]
 8008e1e:	2302      	movs	r3, #2
 8008e20:	4313      	orrs	r3, r2
 8008e22:	6023      	str	r3, [r4, #0]
 8008e24:	782b      	ldrb	r3, [r5, #0]
 8008e26:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e28:	d10c      	bne.n	8008e44 <_svfiprintf_r+0x134>
 8008e2a:	786b      	ldrb	r3, [r5, #1]
 8008e2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e2e:	d134      	bne.n	8008e9a <_svfiprintf_r+0x18a>
 8008e30:	9b07      	ldr	r3, [sp, #28]
 8008e32:	3502      	adds	r5, #2
 8008e34:	1d1a      	adds	r2, r3, #4
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	9207      	str	r2, [sp, #28]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	da01      	bge.n	8008e42 <_svfiprintf_r+0x132>
 8008e3e:	2301      	movs	r3, #1
 8008e40:	425b      	negs	r3, r3
 8008e42:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e44:	4e2d      	ldr	r6, [pc, #180]	@ (8008efc <_svfiprintf_r+0x1ec>)
 8008e46:	2203      	movs	r2, #3
 8008e48:	0030      	movs	r0, r6
 8008e4a:	7829      	ldrb	r1, [r5, #0]
 8008e4c:	f7fe fbd5 	bl	80075fa <memchr>
 8008e50:	2800      	cmp	r0, #0
 8008e52:	d006      	beq.n	8008e62 <_svfiprintf_r+0x152>
 8008e54:	2340      	movs	r3, #64	@ 0x40
 8008e56:	1b80      	subs	r0, r0, r6
 8008e58:	4083      	lsls	r3, r0
 8008e5a:	6822      	ldr	r2, [r4, #0]
 8008e5c:	3501      	adds	r5, #1
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	6023      	str	r3, [r4, #0]
 8008e62:	7829      	ldrb	r1, [r5, #0]
 8008e64:	2206      	movs	r2, #6
 8008e66:	4826      	ldr	r0, [pc, #152]	@ (8008f00 <_svfiprintf_r+0x1f0>)
 8008e68:	1c6e      	adds	r6, r5, #1
 8008e6a:	7621      	strb	r1, [r4, #24]
 8008e6c:	f7fe fbc5 	bl	80075fa <memchr>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	d038      	beq.n	8008ee6 <_svfiprintf_r+0x1d6>
 8008e74:	4b23      	ldr	r3, [pc, #140]	@ (8008f04 <_svfiprintf_r+0x1f4>)
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d122      	bne.n	8008ec0 <_svfiprintf_r+0x1b0>
 8008e7a:	2207      	movs	r2, #7
 8008e7c:	9b07      	ldr	r3, [sp, #28]
 8008e7e:	3307      	adds	r3, #7
 8008e80:	4393      	bics	r3, r2
 8008e82:	3308      	adds	r3, #8
 8008e84:	9307      	str	r3, [sp, #28]
 8008e86:	6963      	ldr	r3, [r4, #20]
 8008e88:	9a04      	ldr	r2, [sp, #16]
 8008e8a:	189b      	adds	r3, r3, r2
 8008e8c:	6163      	str	r3, [r4, #20]
 8008e8e:	e762      	b.n	8008d56 <_svfiprintf_r+0x46>
 8008e90:	4343      	muls	r3, r0
 8008e92:	0035      	movs	r5, r6
 8008e94:	2101      	movs	r1, #1
 8008e96:	189b      	adds	r3, r3, r2
 8008e98:	e7a4      	b.n	8008de4 <_svfiprintf_r+0xd4>
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	200a      	movs	r0, #10
 8008e9e:	0019      	movs	r1, r3
 8008ea0:	3501      	adds	r5, #1
 8008ea2:	6063      	str	r3, [r4, #4]
 8008ea4:	782a      	ldrb	r2, [r5, #0]
 8008ea6:	1c6e      	adds	r6, r5, #1
 8008ea8:	3a30      	subs	r2, #48	@ 0x30
 8008eaa:	2a09      	cmp	r2, #9
 8008eac:	d903      	bls.n	8008eb6 <_svfiprintf_r+0x1a6>
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d0c8      	beq.n	8008e44 <_svfiprintf_r+0x134>
 8008eb2:	9109      	str	r1, [sp, #36]	@ 0x24
 8008eb4:	e7c6      	b.n	8008e44 <_svfiprintf_r+0x134>
 8008eb6:	4341      	muls	r1, r0
 8008eb8:	0035      	movs	r5, r6
 8008eba:	2301      	movs	r3, #1
 8008ebc:	1889      	adds	r1, r1, r2
 8008ebe:	e7f1      	b.n	8008ea4 <_svfiprintf_r+0x194>
 8008ec0:	aa07      	add	r2, sp, #28
 8008ec2:	9200      	str	r2, [sp, #0]
 8008ec4:	0021      	movs	r1, r4
 8008ec6:	003a      	movs	r2, r7
 8008ec8:	4b0f      	ldr	r3, [pc, #60]	@ (8008f08 <_svfiprintf_r+0x1f8>)
 8008eca:	9803      	ldr	r0, [sp, #12]
 8008ecc:	f7fd fe22 	bl	8006b14 <_printf_float>
 8008ed0:	9004      	str	r0, [sp, #16]
 8008ed2:	9b04      	ldr	r3, [sp, #16]
 8008ed4:	3301      	adds	r3, #1
 8008ed6:	d1d6      	bne.n	8008e86 <_svfiprintf_r+0x176>
 8008ed8:	89bb      	ldrh	r3, [r7, #12]
 8008eda:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008edc:	065b      	lsls	r3, r3, #25
 8008ede:	d500      	bpl.n	8008ee2 <_svfiprintf_r+0x1d2>
 8008ee0:	e72c      	b.n	8008d3c <_svfiprintf_r+0x2c>
 8008ee2:	b021      	add	sp, #132	@ 0x84
 8008ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ee6:	aa07      	add	r2, sp, #28
 8008ee8:	9200      	str	r2, [sp, #0]
 8008eea:	0021      	movs	r1, r4
 8008eec:	003a      	movs	r2, r7
 8008eee:	4b06      	ldr	r3, [pc, #24]	@ (8008f08 <_svfiprintf_r+0x1f8>)
 8008ef0:	9803      	ldr	r0, [sp, #12]
 8008ef2:	f7fe f8bd 	bl	8007070 <_printf_i>
 8008ef6:	e7eb      	b.n	8008ed0 <_svfiprintf_r+0x1c0>
 8008ef8:	08009a28 	.word	0x08009a28
 8008efc:	08009a2e 	.word	0x08009a2e
 8008f00:	08009a32 	.word	0x08009a32
 8008f04:	08006b15 	.word	0x08006b15
 8008f08:	08008c51 	.word	0x08008c51

08008f0c <__sflush_r>:
 8008f0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f0e:	220c      	movs	r2, #12
 8008f10:	5e8b      	ldrsh	r3, [r1, r2]
 8008f12:	0005      	movs	r5, r0
 8008f14:	000c      	movs	r4, r1
 8008f16:	071a      	lsls	r2, r3, #28
 8008f18:	d456      	bmi.n	8008fc8 <__sflush_r+0xbc>
 8008f1a:	684a      	ldr	r2, [r1, #4]
 8008f1c:	2a00      	cmp	r2, #0
 8008f1e:	dc02      	bgt.n	8008f26 <__sflush_r+0x1a>
 8008f20:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8008f22:	2a00      	cmp	r2, #0
 8008f24:	dd4e      	ble.n	8008fc4 <__sflush_r+0xb8>
 8008f26:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008f28:	2f00      	cmp	r7, #0
 8008f2a:	d04b      	beq.n	8008fc4 <__sflush_r+0xb8>
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	2080      	movs	r0, #128	@ 0x80
 8008f30:	682e      	ldr	r6, [r5, #0]
 8008f32:	602a      	str	r2, [r5, #0]
 8008f34:	001a      	movs	r2, r3
 8008f36:	0140      	lsls	r0, r0, #5
 8008f38:	6a21      	ldr	r1, [r4, #32]
 8008f3a:	4002      	ands	r2, r0
 8008f3c:	4203      	tst	r3, r0
 8008f3e:	d033      	beq.n	8008fa8 <__sflush_r+0x9c>
 8008f40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008f42:	89a3      	ldrh	r3, [r4, #12]
 8008f44:	075b      	lsls	r3, r3, #29
 8008f46:	d506      	bpl.n	8008f56 <__sflush_r+0x4a>
 8008f48:	6863      	ldr	r3, [r4, #4]
 8008f4a:	1ad2      	subs	r2, r2, r3
 8008f4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d001      	beq.n	8008f56 <__sflush_r+0x4a>
 8008f52:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008f54:	1ad2      	subs	r2, r2, r3
 8008f56:	2300      	movs	r3, #0
 8008f58:	0028      	movs	r0, r5
 8008f5a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008f5c:	6a21      	ldr	r1, [r4, #32]
 8008f5e:	47b8      	blx	r7
 8008f60:	89a2      	ldrh	r2, [r4, #12]
 8008f62:	1c43      	adds	r3, r0, #1
 8008f64:	d106      	bne.n	8008f74 <__sflush_r+0x68>
 8008f66:	6829      	ldr	r1, [r5, #0]
 8008f68:	291d      	cmp	r1, #29
 8008f6a:	d846      	bhi.n	8008ffa <__sflush_r+0xee>
 8008f6c:	4b29      	ldr	r3, [pc, #164]	@ (8009014 <__sflush_r+0x108>)
 8008f6e:	40cb      	lsrs	r3, r1
 8008f70:	07db      	lsls	r3, r3, #31
 8008f72:	d542      	bpl.n	8008ffa <__sflush_r+0xee>
 8008f74:	2300      	movs	r3, #0
 8008f76:	6063      	str	r3, [r4, #4]
 8008f78:	6923      	ldr	r3, [r4, #16]
 8008f7a:	6023      	str	r3, [r4, #0]
 8008f7c:	04d2      	lsls	r2, r2, #19
 8008f7e:	d505      	bpl.n	8008f8c <__sflush_r+0x80>
 8008f80:	1c43      	adds	r3, r0, #1
 8008f82:	d102      	bne.n	8008f8a <__sflush_r+0x7e>
 8008f84:	682b      	ldr	r3, [r5, #0]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d100      	bne.n	8008f8c <__sflush_r+0x80>
 8008f8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f8e:	602e      	str	r6, [r5, #0]
 8008f90:	2900      	cmp	r1, #0
 8008f92:	d017      	beq.n	8008fc4 <__sflush_r+0xb8>
 8008f94:	0023      	movs	r3, r4
 8008f96:	3344      	adds	r3, #68	@ 0x44
 8008f98:	4299      	cmp	r1, r3
 8008f9a:	d002      	beq.n	8008fa2 <__sflush_r+0x96>
 8008f9c:	0028      	movs	r0, r5
 8008f9e:	f7ff f9b5 	bl	800830c <_free_r>
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fa6:	e00d      	b.n	8008fc4 <__sflush_r+0xb8>
 8008fa8:	2301      	movs	r3, #1
 8008faa:	0028      	movs	r0, r5
 8008fac:	47b8      	blx	r7
 8008fae:	0002      	movs	r2, r0
 8008fb0:	1c43      	adds	r3, r0, #1
 8008fb2:	d1c6      	bne.n	8008f42 <__sflush_r+0x36>
 8008fb4:	682b      	ldr	r3, [r5, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d0c3      	beq.n	8008f42 <__sflush_r+0x36>
 8008fba:	2b1d      	cmp	r3, #29
 8008fbc:	d001      	beq.n	8008fc2 <__sflush_r+0xb6>
 8008fbe:	2b16      	cmp	r3, #22
 8008fc0:	d11a      	bne.n	8008ff8 <__sflush_r+0xec>
 8008fc2:	602e      	str	r6, [r5, #0]
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	e01e      	b.n	8009006 <__sflush_r+0xfa>
 8008fc8:	690e      	ldr	r6, [r1, #16]
 8008fca:	2e00      	cmp	r6, #0
 8008fcc:	d0fa      	beq.n	8008fc4 <__sflush_r+0xb8>
 8008fce:	680f      	ldr	r7, [r1, #0]
 8008fd0:	600e      	str	r6, [r1, #0]
 8008fd2:	1bba      	subs	r2, r7, r6
 8008fd4:	9201      	str	r2, [sp, #4]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	079b      	lsls	r3, r3, #30
 8008fda:	d100      	bne.n	8008fde <__sflush_r+0xd2>
 8008fdc:	694a      	ldr	r2, [r1, #20]
 8008fde:	60a2      	str	r2, [r4, #8]
 8008fe0:	9b01      	ldr	r3, [sp, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	ddee      	ble.n	8008fc4 <__sflush_r+0xb8>
 8008fe6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008fe8:	0032      	movs	r2, r6
 8008fea:	001f      	movs	r7, r3
 8008fec:	0028      	movs	r0, r5
 8008fee:	9b01      	ldr	r3, [sp, #4]
 8008ff0:	6a21      	ldr	r1, [r4, #32]
 8008ff2:	47b8      	blx	r7
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	dc07      	bgt.n	8009008 <__sflush_r+0xfc>
 8008ff8:	89a2      	ldrh	r2, [r4, #12]
 8008ffa:	2340      	movs	r3, #64	@ 0x40
 8008ffc:	2001      	movs	r0, #1
 8008ffe:	4313      	orrs	r3, r2
 8009000:	b21b      	sxth	r3, r3
 8009002:	81a3      	strh	r3, [r4, #12]
 8009004:	4240      	negs	r0, r0
 8009006:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009008:	9b01      	ldr	r3, [sp, #4]
 800900a:	1836      	adds	r6, r6, r0
 800900c:	1a1b      	subs	r3, r3, r0
 800900e:	9301      	str	r3, [sp, #4]
 8009010:	e7e6      	b.n	8008fe0 <__sflush_r+0xd4>
 8009012:	46c0      	nop			@ (mov r8, r8)
 8009014:	20400001 	.word	0x20400001

08009018 <_fflush_r>:
 8009018:	690b      	ldr	r3, [r1, #16]
 800901a:	b570      	push	{r4, r5, r6, lr}
 800901c:	0005      	movs	r5, r0
 800901e:	000c      	movs	r4, r1
 8009020:	2b00      	cmp	r3, #0
 8009022:	d102      	bne.n	800902a <_fflush_r+0x12>
 8009024:	2500      	movs	r5, #0
 8009026:	0028      	movs	r0, r5
 8009028:	bd70      	pop	{r4, r5, r6, pc}
 800902a:	2800      	cmp	r0, #0
 800902c:	d004      	beq.n	8009038 <_fflush_r+0x20>
 800902e:	6a03      	ldr	r3, [r0, #32]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d101      	bne.n	8009038 <_fflush_r+0x20>
 8009034:	f7fe f9b8 	bl	80073a8 <__sinit>
 8009038:	220c      	movs	r2, #12
 800903a:	5ea3      	ldrsh	r3, [r4, r2]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d0f1      	beq.n	8009024 <_fflush_r+0xc>
 8009040:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009042:	07d2      	lsls	r2, r2, #31
 8009044:	d404      	bmi.n	8009050 <_fflush_r+0x38>
 8009046:	059b      	lsls	r3, r3, #22
 8009048:	d402      	bmi.n	8009050 <_fflush_r+0x38>
 800904a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800904c:	f7fe fad3 	bl	80075f6 <__retarget_lock_acquire_recursive>
 8009050:	0028      	movs	r0, r5
 8009052:	0021      	movs	r1, r4
 8009054:	f7ff ff5a 	bl	8008f0c <__sflush_r>
 8009058:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800905a:	0005      	movs	r5, r0
 800905c:	07db      	lsls	r3, r3, #31
 800905e:	d4e2      	bmi.n	8009026 <_fflush_r+0xe>
 8009060:	89a3      	ldrh	r3, [r4, #12]
 8009062:	059b      	lsls	r3, r3, #22
 8009064:	d4df      	bmi.n	8009026 <_fflush_r+0xe>
 8009066:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009068:	f7fe fac6 	bl	80075f8 <__retarget_lock_release_recursive>
 800906c:	e7db      	b.n	8009026 <_fflush_r+0xe>

0800906e <memmove>:
 800906e:	b510      	push	{r4, lr}
 8009070:	4288      	cmp	r0, r1
 8009072:	d902      	bls.n	800907a <memmove+0xc>
 8009074:	188b      	adds	r3, r1, r2
 8009076:	4298      	cmp	r0, r3
 8009078:	d308      	bcc.n	800908c <memmove+0x1e>
 800907a:	2300      	movs	r3, #0
 800907c:	429a      	cmp	r2, r3
 800907e:	d007      	beq.n	8009090 <memmove+0x22>
 8009080:	5ccc      	ldrb	r4, [r1, r3]
 8009082:	54c4      	strb	r4, [r0, r3]
 8009084:	3301      	adds	r3, #1
 8009086:	e7f9      	b.n	800907c <memmove+0xe>
 8009088:	5c8b      	ldrb	r3, [r1, r2]
 800908a:	5483      	strb	r3, [r0, r2]
 800908c:	3a01      	subs	r2, #1
 800908e:	d2fb      	bcs.n	8009088 <memmove+0x1a>
 8009090:	bd10      	pop	{r4, pc}
	...

08009094 <_sbrk_r>:
 8009094:	2300      	movs	r3, #0
 8009096:	b570      	push	{r4, r5, r6, lr}
 8009098:	4d06      	ldr	r5, [pc, #24]	@ (80090b4 <_sbrk_r+0x20>)
 800909a:	0004      	movs	r4, r0
 800909c:	0008      	movs	r0, r1
 800909e:	602b      	str	r3, [r5, #0]
 80090a0:	f7fb fcc0 	bl	8004a24 <_sbrk>
 80090a4:	1c43      	adds	r3, r0, #1
 80090a6:	d103      	bne.n	80090b0 <_sbrk_r+0x1c>
 80090a8:	682b      	ldr	r3, [r5, #0]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d000      	beq.n	80090b0 <_sbrk_r+0x1c>
 80090ae:	6023      	str	r3, [r4, #0]
 80090b0:	bd70      	pop	{r4, r5, r6, pc}
 80090b2:	46c0      	nop			@ (mov r8, r8)
 80090b4:	20000a08 	.word	0x20000a08

080090b8 <__assert_func>:
 80090b8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80090ba:	0014      	movs	r4, r2
 80090bc:	001a      	movs	r2, r3
 80090be:	4b09      	ldr	r3, [pc, #36]	@ (80090e4 <__assert_func+0x2c>)
 80090c0:	0005      	movs	r5, r0
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	000e      	movs	r6, r1
 80090c6:	68d8      	ldr	r0, [r3, #12]
 80090c8:	4b07      	ldr	r3, [pc, #28]	@ (80090e8 <__assert_func+0x30>)
 80090ca:	2c00      	cmp	r4, #0
 80090cc:	d101      	bne.n	80090d2 <__assert_func+0x1a>
 80090ce:	4b07      	ldr	r3, [pc, #28]	@ (80090ec <__assert_func+0x34>)
 80090d0:	001c      	movs	r4, r3
 80090d2:	4907      	ldr	r1, [pc, #28]	@ (80090f0 <__assert_func+0x38>)
 80090d4:	9301      	str	r3, [sp, #4]
 80090d6:	9402      	str	r4, [sp, #8]
 80090d8:	002b      	movs	r3, r5
 80090da:	9600      	str	r6, [sp, #0]
 80090dc:	f000 f886 	bl	80091ec <fiprintf>
 80090e0:	f000 f894 	bl	800920c <abort>
 80090e4:	20000030 	.word	0x20000030
 80090e8:	08009a41 	.word	0x08009a41
 80090ec:	08009a7c 	.word	0x08009a7c
 80090f0:	08009a4e 	.word	0x08009a4e

080090f4 <_calloc_r>:
 80090f4:	b570      	push	{r4, r5, r6, lr}
 80090f6:	0c0b      	lsrs	r3, r1, #16
 80090f8:	0c15      	lsrs	r5, r2, #16
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d11e      	bne.n	800913c <_calloc_r+0x48>
 80090fe:	2d00      	cmp	r5, #0
 8009100:	d10c      	bne.n	800911c <_calloc_r+0x28>
 8009102:	b289      	uxth	r1, r1
 8009104:	b294      	uxth	r4, r2
 8009106:	434c      	muls	r4, r1
 8009108:	0021      	movs	r1, r4
 800910a:	f7ff f975 	bl	80083f8 <_malloc_r>
 800910e:	1e05      	subs	r5, r0, #0
 8009110:	d01b      	beq.n	800914a <_calloc_r+0x56>
 8009112:	0022      	movs	r2, r4
 8009114:	2100      	movs	r1, #0
 8009116:	f7fe f9e9 	bl	80074ec <memset>
 800911a:	e016      	b.n	800914a <_calloc_r+0x56>
 800911c:	1c2b      	adds	r3, r5, #0
 800911e:	1c0c      	adds	r4, r1, #0
 8009120:	b289      	uxth	r1, r1
 8009122:	b292      	uxth	r2, r2
 8009124:	434a      	muls	r2, r1
 8009126:	b29b      	uxth	r3, r3
 8009128:	b2a1      	uxth	r1, r4
 800912a:	4359      	muls	r1, r3
 800912c:	0c14      	lsrs	r4, r2, #16
 800912e:	190c      	adds	r4, r1, r4
 8009130:	0c23      	lsrs	r3, r4, #16
 8009132:	d107      	bne.n	8009144 <_calloc_r+0x50>
 8009134:	0424      	lsls	r4, r4, #16
 8009136:	b292      	uxth	r2, r2
 8009138:	4314      	orrs	r4, r2
 800913a:	e7e5      	b.n	8009108 <_calloc_r+0x14>
 800913c:	2d00      	cmp	r5, #0
 800913e:	d101      	bne.n	8009144 <_calloc_r+0x50>
 8009140:	1c14      	adds	r4, r2, #0
 8009142:	e7ed      	b.n	8009120 <_calloc_r+0x2c>
 8009144:	230c      	movs	r3, #12
 8009146:	2500      	movs	r5, #0
 8009148:	6003      	str	r3, [r0, #0]
 800914a:	0028      	movs	r0, r5
 800914c:	bd70      	pop	{r4, r5, r6, pc}

0800914e <__ascii_mbtowc>:
 800914e:	b082      	sub	sp, #8
 8009150:	2900      	cmp	r1, #0
 8009152:	d100      	bne.n	8009156 <__ascii_mbtowc+0x8>
 8009154:	a901      	add	r1, sp, #4
 8009156:	1e10      	subs	r0, r2, #0
 8009158:	d006      	beq.n	8009168 <__ascii_mbtowc+0x1a>
 800915a:	2b00      	cmp	r3, #0
 800915c:	d006      	beq.n	800916c <__ascii_mbtowc+0x1e>
 800915e:	7813      	ldrb	r3, [r2, #0]
 8009160:	600b      	str	r3, [r1, #0]
 8009162:	7810      	ldrb	r0, [r2, #0]
 8009164:	1e43      	subs	r3, r0, #1
 8009166:	4198      	sbcs	r0, r3
 8009168:	b002      	add	sp, #8
 800916a:	4770      	bx	lr
 800916c:	2002      	movs	r0, #2
 800916e:	4240      	negs	r0, r0
 8009170:	e7fa      	b.n	8009168 <__ascii_mbtowc+0x1a>

08009172 <_realloc_r>:
 8009172:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009174:	0006      	movs	r6, r0
 8009176:	000c      	movs	r4, r1
 8009178:	0015      	movs	r5, r2
 800917a:	2900      	cmp	r1, #0
 800917c:	d105      	bne.n	800918a <_realloc_r+0x18>
 800917e:	0011      	movs	r1, r2
 8009180:	f7ff f93a 	bl	80083f8 <_malloc_r>
 8009184:	0004      	movs	r4, r0
 8009186:	0020      	movs	r0, r4
 8009188:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800918a:	2a00      	cmp	r2, #0
 800918c:	d103      	bne.n	8009196 <_realloc_r+0x24>
 800918e:	f7ff f8bd 	bl	800830c <_free_r>
 8009192:	002c      	movs	r4, r5
 8009194:	e7f7      	b.n	8009186 <_realloc_r+0x14>
 8009196:	f000 f840 	bl	800921a <_malloc_usable_size_r>
 800919a:	0007      	movs	r7, r0
 800919c:	4285      	cmp	r5, r0
 800919e:	d802      	bhi.n	80091a6 <_realloc_r+0x34>
 80091a0:	0843      	lsrs	r3, r0, #1
 80091a2:	42ab      	cmp	r3, r5
 80091a4:	d3ef      	bcc.n	8009186 <_realloc_r+0x14>
 80091a6:	0029      	movs	r1, r5
 80091a8:	0030      	movs	r0, r6
 80091aa:	f7ff f925 	bl	80083f8 <_malloc_r>
 80091ae:	9001      	str	r0, [sp, #4]
 80091b0:	2800      	cmp	r0, #0
 80091b2:	d101      	bne.n	80091b8 <_realloc_r+0x46>
 80091b4:	9c01      	ldr	r4, [sp, #4]
 80091b6:	e7e6      	b.n	8009186 <_realloc_r+0x14>
 80091b8:	002a      	movs	r2, r5
 80091ba:	42bd      	cmp	r5, r7
 80091bc:	d900      	bls.n	80091c0 <_realloc_r+0x4e>
 80091be:	003a      	movs	r2, r7
 80091c0:	0021      	movs	r1, r4
 80091c2:	9801      	ldr	r0, [sp, #4]
 80091c4:	f7fe fa24 	bl	8007610 <memcpy>
 80091c8:	0021      	movs	r1, r4
 80091ca:	0030      	movs	r0, r6
 80091cc:	f7ff f89e 	bl	800830c <_free_r>
 80091d0:	e7f0      	b.n	80091b4 <_realloc_r+0x42>

080091d2 <__ascii_wctomb>:
 80091d2:	0003      	movs	r3, r0
 80091d4:	1e08      	subs	r0, r1, #0
 80091d6:	d005      	beq.n	80091e4 <__ascii_wctomb+0x12>
 80091d8:	2aff      	cmp	r2, #255	@ 0xff
 80091da:	d904      	bls.n	80091e6 <__ascii_wctomb+0x14>
 80091dc:	228a      	movs	r2, #138	@ 0x8a
 80091de:	2001      	movs	r0, #1
 80091e0:	601a      	str	r2, [r3, #0]
 80091e2:	4240      	negs	r0, r0
 80091e4:	4770      	bx	lr
 80091e6:	2001      	movs	r0, #1
 80091e8:	700a      	strb	r2, [r1, #0]
 80091ea:	e7fb      	b.n	80091e4 <__ascii_wctomb+0x12>

080091ec <fiprintf>:
 80091ec:	b40e      	push	{r1, r2, r3}
 80091ee:	b517      	push	{r0, r1, r2, r4, lr}
 80091f0:	4c05      	ldr	r4, [pc, #20]	@ (8009208 <fiprintf+0x1c>)
 80091f2:	ab05      	add	r3, sp, #20
 80091f4:	cb04      	ldmia	r3!, {r2}
 80091f6:	0001      	movs	r1, r0
 80091f8:	6820      	ldr	r0, [r4, #0]
 80091fa:	9301      	str	r3, [sp, #4]
 80091fc:	f000 f83c 	bl	8009278 <_vfiprintf_r>
 8009200:	bc1e      	pop	{r1, r2, r3, r4}
 8009202:	bc08      	pop	{r3}
 8009204:	b003      	add	sp, #12
 8009206:	4718      	bx	r3
 8009208:	20000030 	.word	0x20000030

0800920c <abort>:
 800920c:	2006      	movs	r0, #6
 800920e:	b510      	push	{r4, lr}
 8009210:	f000 fa18 	bl	8009644 <raise>
 8009214:	2001      	movs	r0, #1
 8009216:	f7fb fbd9 	bl	80049cc <_exit>

0800921a <_malloc_usable_size_r>:
 800921a:	1f0b      	subs	r3, r1, #4
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	1f18      	subs	r0, r3, #4
 8009220:	2b00      	cmp	r3, #0
 8009222:	da01      	bge.n	8009228 <_malloc_usable_size_r+0xe>
 8009224:	580b      	ldr	r3, [r1, r0]
 8009226:	18c0      	adds	r0, r0, r3
 8009228:	4770      	bx	lr

0800922a <__sfputc_r>:
 800922a:	6893      	ldr	r3, [r2, #8]
 800922c:	b510      	push	{r4, lr}
 800922e:	3b01      	subs	r3, #1
 8009230:	6093      	str	r3, [r2, #8]
 8009232:	2b00      	cmp	r3, #0
 8009234:	da04      	bge.n	8009240 <__sfputc_r+0x16>
 8009236:	6994      	ldr	r4, [r2, #24]
 8009238:	42a3      	cmp	r3, r4
 800923a:	db07      	blt.n	800924c <__sfputc_r+0x22>
 800923c:	290a      	cmp	r1, #10
 800923e:	d005      	beq.n	800924c <__sfputc_r+0x22>
 8009240:	6813      	ldr	r3, [r2, #0]
 8009242:	1c58      	adds	r0, r3, #1
 8009244:	6010      	str	r0, [r2, #0]
 8009246:	7019      	strb	r1, [r3, #0]
 8009248:	0008      	movs	r0, r1
 800924a:	bd10      	pop	{r4, pc}
 800924c:	f000 f930 	bl	80094b0 <__swbuf_r>
 8009250:	0001      	movs	r1, r0
 8009252:	e7f9      	b.n	8009248 <__sfputc_r+0x1e>

08009254 <__sfputs_r>:
 8009254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009256:	0006      	movs	r6, r0
 8009258:	000f      	movs	r7, r1
 800925a:	0014      	movs	r4, r2
 800925c:	18d5      	adds	r5, r2, r3
 800925e:	42ac      	cmp	r4, r5
 8009260:	d101      	bne.n	8009266 <__sfputs_r+0x12>
 8009262:	2000      	movs	r0, #0
 8009264:	e007      	b.n	8009276 <__sfputs_r+0x22>
 8009266:	7821      	ldrb	r1, [r4, #0]
 8009268:	003a      	movs	r2, r7
 800926a:	0030      	movs	r0, r6
 800926c:	f7ff ffdd 	bl	800922a <__sfputc_r>
 8009270:	3401      	adds	r4, #1
 8009272:	1c43      	adds	r3, r0, #1
 8009274:	d1f3      	bne.n	800925e <__sfputs_r+0xa>
 8009276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009278 <_vfiprintf_r>:
 8009278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800927a:	b0a1      	sub	sp, #132	@ 0x84
 800927c:	000f      	movs	r7, r1
 800927e:	0015      	movs	r5, r2
 8009280:	001e      	movs	r6, r3
 8009282:	9003      	str	r0, [sp, #12]
 8009284:	2800      	cmp	r0, #0
 8009286:	d004      	beq.n	8009292 <_vfiprintf_r+0x1a>
 8009288:	6a03      	ldr	r3, [r0, #32]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d101      	bne.n	8009292 <_vfiprintf_r+0x1a>
 800928e:	f7fe f88b 	bl	80073a8 <__sinit>
 8009292:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009294:	07db      	lsls	r3, r3, #31
 8009296:	d405      	bmi.n	80092a4 <_vfiprintf_r+0x2c>
 8009298:	89bb      	ldrh	r3, [r7, #12]
 800929a:	059b      	lsls	r3, r3, #22
 800929c:	d402      	bmi.n	80092a4 <_vfiprintf_r+0x2c>
 800929e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80092a0:	f7fe f9a9 	bl	80075f6 <__retarget_lock_acquire_recursive>
 80092a4:	89bb      	ldrh	r3, [r7, #12]
 80092a6:	071b      	lsls	r3, r3, #28
 80092a8:	d502      	bpl.n	80092b0 <_vfiprintf_r+0x38>
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d113      	bne.n	80092d8 <_vfiprintf_r+0x60>
 80092b0:	0039      	movs	r1, r7
 80092b2:	9803      	ldr	r0, [sp, #12]
 80092b4:	f000 f93e 	bl	8009534 <__swsetup_r>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	d00d      	beq.n	80092d8 <_vfiprintf_r+0x60>
 80092bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092be:	07db      	lsls	r3, r3, #31
 80092c0:	d503      	bpl.n	80092ca <_vfiprintf_r+0x52>
 80092c2:	2001      	movs	r0, #1
 80092c4:	4240      	negs	r0, r0
 80092c6:	b021      	add	sp, #132	@ 0x84
 80092c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092ca:	89bb      	ldrh	r3, [r7, #12]
 80092cc:	059b      	lsls	r3, r3, #22
 80092ce:	d4f8      	bmi.n	80092c2 <_vfiprintf_r+0x4a>
 80092d0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80092d2:	f7fe f991 	bl	80075f8 <__retarget_lock_release_recursive>
 80092d6:	e7f4      	b.n	80092c2 <_vfiprintf_r+0x4a>
 80092d8:	2300      	movs	r3, #0
 80092da:	ac08      	add	r4, sp, #32
 80092dc:	6163      	str	r3, [r4, #20]
 80092de:	3320      	adds	r3, #32
 80092e0:	7663      	strb	r3, [r4, #25]
 80092e2:	3310      	adds	r3, #16
 80092e4:	76a3      	strb	r3, [r4, #26]
 80092e6:	9607      	str	r6, [sp, #28]
 80092e8:	002e      	movs	r6, r5
 80092ea:	7833      	ldrb	r3, [r6, #0]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d001      	beq.n	80092f4 <_vfiprintf_r+0x7c>
 80092f0:	2b25      	cmp	r3, #37	@ 0x25
 80092f2:	d148      	bne.n	8009386 <_vfiprintf_r+0x10e>
 80092f4:	1b73      	subs	r3, r6, r5
 80092f6:	9305      	str	r3, [sp, #20]
 80092f8:	42ae      	cmp	r6, r5
 80092fa:	d00b      	beq.n	8009314 <_vfiprintf_r+0x9c>
 80092fc:	002a      	movs	r2, r5
 80092fe:	0039      	movs	r1, r7
 8009300:	9803      	ldr	r0, [sp, #12]
 8009302:	f7ff ffa7 	bl	8009254 <__sfputs_r>
 8009306:	3001      	adds	r0, #1
 8009308:	d100      	bne.n	800930c <_vfiprintf_r+0x94>
 800930a:	e0ae      	b.n	800946a <_vfiprintf_r+0x1f2>
 800930c:	6963      	ldr	r3, [r4, #20]
 800930e:	9a05      	ldr	r2, [sp, #20]
 8009310:	189b      	adds	r3, r3, r2
 8009312:	6163      	str	r3, [r4, #20]
 8009314:	7833      	ldrb	r3, [r6, #0]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d100      	bne.n	800931c <_vfiprintf_r+0xa4>
 800931a:	e0a6      	b.n	800946a <_vfiprintf_r+0x1f2>
 800931c:	2201      	movs	r2, #1
 800931e:	2300      	movs	r3, #0
 8009320:	4252      	negs	r2, r2
 8009322:	6062      	str	r2, [r4, #4]
 8009324:	a904      	add	r1, sp, #16
 8009326:	3254      	adds	r2, #84	@ 0x54
 8009328:	1852      	adds	r2, r2, r1
 800932a:	1c75      	adds	r5, r6, #1
 800932c:	6023      	str	r3, [r4, #0]
 800932e:	60e3      	str	r3, [r4, #12]
 8009330:	60a3      	str	r3, [r4, #8]
 8009332:	7013      	strb	r3, [r2, #0]
 8009334:	65a3      	str	r3, [r4, #88]	@ 0x58
 8009336:	4b59      	ldr	r3, [pc, #356]	@ (800949c <_vfiprintf_r+0x224>)
 8009338:	2205      	movs	r2, #5
 800933a:	0018      	movs	r0, r3
 800933c:	7829      	ldrb	r1, [r5, #0]
 800933e:	9305      	str	r3, [sp, #20]
 8009340:	f7fe f95b 	bl	80075fa <memchr>
 8009344:	1c6e      	adds	r6, r5, #1
 8009346:	2800      	cmp	r0, #0
 8009348:	d11f      	bne.n	800938a <_vfiprintf_r+0x112>
 800934a:	6822      	ldr	r2, [r4, #0]
 800934c:	06d3      	lsls	r3, r2, #27
 800934e:	d504      	bpl.n	800935a <_vfiprintf_r+0xe2>
 8009350:	2353      	movs	r3, #83	@ 0x53
 8009352:	a904      	add	r1, sp, #16
 8009354:	185b      	adds	r3, r3, r1
 8009356:	2120      	movs	r1, #32
 8009358:	7019      	strb	r1, [r3, #0]
 800935a:	0713      	lsls	r3, r2, #28
 800935c:	d504      	bpl.n	8009368 <_vfiprintf_r+0xf0>
 800935e:	2353      	movs	r3, #83	@ 0x53
 8009360:	a904      	add	r1, sp, #16
 8009362:	185b      	adds	r3, r3, r1
 8009364:	212b      	movs	r1, #43	@ 0x2b
 8009366:	7019      	strb	r1, [r3, #0]
 8009368:	782b      	ldrb	r3, [r5, #0]
 800936a:	2b2a      	cmp	r3, #42	@ 0x2a
 800936c:	d016      	beq.n	800939c <_vfiprintf_r+0x124>
 800936e:	002e      	movs	r6, r5
 8009370:	2100      	movs	r1, #0
 8009372:	200a      	movs	r0, #10
 8009374:	68e3      	ldr	r3, [r4, #12]
 8009376:	7832      	ldrb	r2, [r6, #0]
 8009378:	1c75      	adds	r5, r6, #1
 800937a:	3a30      	subs	r2, #48	@ 0x30
 800937c:	2a09      	cmp	r2, #9
 800937e:	d950      	bls.n	8009422 <_vfiprintf_r+0x1aa>
 8009380:	2900      	cmp	r1, #0
 8009382:	d111      	bne.n	80093a8 <_vfiprintf_r+0x130>
 8009384:	e017      	b.n	80093b6 <_vfiprintf_r+0x13e>
 8009386:	3601      	adds	r6, #1
 8009388:	e7af      	b.n	80092ea <_vfiprintf_r+0x72>
 800938a:	9b05      	ldr	r3, [sp, #20]
 800938c:	6822      	ldr	r2, [r4, #0]
 800938e:	1ac0      	subs	r0, r0, r3
 8009390:	2301      	movs	r3, #1
 8009392:	4083      	lsls	r3, r0
 8009394:	4313      	orrs	r3, r2
 8009396:	0035      	movs	r5, r6
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	e7cc      	b.n	8009336 <_vfiprintf_r+0xbe>
 800939c:	9b07      	ldr	r3, [sp, #28]
 800939e:	1d19      	adds	r1, r3, #4
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	9107      	str	r1, [sp, #28]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	db01      	blt.n	80093ac <_vfiprintf_r+0x134>
 80093a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80093aa:	e004      	b.n	80093b6 <_vfiprintf_r+0x13e>
 80093ac:	425b      	negs	r3, r3
 80093ae:	60e3      	str	r3, [r4, #12]
 80093b0:	2302      	movs	r3, #2
 80093b2:	4313      	orrs	r3, r2
 80093b4:	6023      	str	r3, [r4, #0]
 80093b6:	7833      	ldrb	r3, [r6, #0]
 80093b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80093ba:	d10c      	bne.n	80093d6 <_vfiprintf_r+0x15e>
 80093bc:	7873      	ldrb	r3, [r6, #1]
 80093be:	2b2a      	cmp	r3, #42	@ 0x2a
 80093c0:	d134      	bne.n	800942c <_vfiprintf_r+0x1b4>
 80093c2:	9b07      	ldr	r3, [sp, #28]
 80093c4:	3602      	adds	r6, #2
 80093c6:	1d1a      	adds	r2, r3, #4
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	9207      	str	r2, [sp, #28]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	da01      	bge.n	80093d4 <_vfiprintf_r+0x15c>
 80093d0:	2301      	movs	r3, #1
 80093d2:	425b      	negs	r3, r3
 80093d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80093d6:	4d32      	ldr	r5, [pc, #200]	@ (80094a0 <_vfiprintf_r+0x228>)
 80093d8:	2203      	movs	r2, #3
 80093da:	0028      	movs	r0, r5
 80093dc:	7831      	ldrb	r1, [r6, #0]
 80093de:	f7fe f90c 	bl	80075fa <memchr>
 80093e2:	2800      	cmp	r0, #0
 80093e4:	d006      	beq.n	80093f4 <_vfiprintf_r+0x17c>
 80093e6:	2340      	movs	r3, #64	@ 0x40
 80093e8:	1b40      	subs	r0, r0, r5
 80093ea:	4083      	lsls	r3, r0
 80093ec:	6822      	ldr	r2, [r4, #0]
 80093ee:	3601      	adds	r6, #1
 80093f0:	4313      	orrs	r3, r2
 80093f2:	6023      	str	r3, [r4, #0]
 80093f4:	7831      	ldrb	r1, [r6, #0]
 80093f6:	2206      	movs	r2, #6
 80093f8:	482a      	ldr	r0, [pc, #168]	@ (80094a4 <_vfiprintf_r+0x22c>)
 80093fa:	1c75      	adds	r5, r6, #1
 80093fc:	7621      	strb	r1, [r4, #24]
 80093fe:	f7fe f8fc 	bl	80075fa <memchr>
 8009402:	2800      	cmp	r0, #0
 8009404:	d040      	beq.n	8009488 <_vfiprintf_r+0x210>
 8009406:	4b28      	ldr	r3, [pc, #160]	@ (80094a8 <_vfiprintf_r+0x230>)
 8009408:	2b00      	cmp	r3, #0
 800940a:	d122      	bne.n	8009452 <_vfiprintf_r+0x1da>
 800940c:	2207      	movs	r2, #7
 800940e:	9b07      	ldr	r3, [sp, #28]
 8009410:	3307      	adds	r3, #7
 8009412:	4393      	bics	r3, r2
 8009414:	3308      	adds	r3, #8
 8009416:	9307      	str	r3, [sp, #28]
 8009418:	6963      	ldr	r3, [r4, #20]
 800941a:	9a04      	ldr	r2, [sp, #16]
 800941c:	189b      	adds	r3, r3, r2
 800941e:	6163      	str	r3, [r4, #20]
 8009420:	e762      	b.n	80092e8 <_vfiprintf_r+0x70>
 8009422:	4343      	muls	r3, r0
 8009424:	002e      	movs	r6, r5
 8009426:	2101      	movs	r1, #1
 8009428:	189b      	adds	r3, r3, r2
 800942a:	e7a4      	b.n	8009376 <_vfiprintf_r+0xfe>
 800942c:	2300      	movs	r3, #0
 800942e:	200a      	movs	r0, #10
 8009430:	0019      	movs	r1, r3
 8009432:	3601      	adds	r6, #1
 8009434:	6063      	str	r3, [r4, #4]
 8009436:	7832      	ldrb	r2, [r6, #0]
 8009438:	1c75      	adds	r5, r6, #1
 800943a:	3a30      	subs	r2, #48	@ 0x30
 800943c:	2a09      	cmp	r2, #9
 800943e:	d903      	bls.n	8009448 <_vfiprintf_r+0x1d0>
 8009440:	2b00      	cmp	r3, #0
 8009442:	d0c8      	beq.n	80093d6 <_vfiprintf_r+0x15e>
 8009444:	9109      	str	r1, [sp, #36]	@ 0x24
 8009446:	e7c6      	b.n	80093d6 <_vfiprintf_r+0x15e>
 8009448:	4341      	muls	r1, r0
 800944a:	002e      	movs	r6, r5
 800944c:	2301      	movs	r3, #1
 800944e:	1889      	adds	r1, r1, r2
 8009450:	e7f1      	b.n	8009436 <_vfiprintf_r+0x1be>
 8009452:	aa07      	add	r2, sp, #28
 8009454:	9200      	str	r2, [sp, #0]
 8009456:	0021      	movs	r1, r4
 8009458:	003a      	movs	r2, r7
 800945a:	4b14      	ldr	r3, [pc, #80]	@ (80094ac <_vfiprintf_r+0x234>)
 800945c:	9803      	ldr	r0, [sp, #12]
 800945e:	f7fd fb59 	bl	8006b14 <_printf_float>
 8009462:	9004      	str	r0, [sp, #16]
 8009464:	9b04      	ldr	r3, [sp, #16]
 8009466:	3301      	adds	r3, #1
 8009468:	d1d6      	bne.n	8009418 <_vfiprintf_r+0x1a0>
 800946a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800946c:	07db      	lsls	r3, r3, #31
 800946e:	d405      	bmi.n	800947c <_vfiprintf_r+0x204>
 8009470:	89bb      	ldrh	r3, [r7, #12]
 8009472:	059b      	lsls	r3, r3, #22
 8009474:	d402      	bmi.n	800947c <_vfiprintf_r+0x204>
 8009476:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009478:	f7fe f8be 	bl	80075f8 <__retarget_lock_release_recursive>
 800947c:	89bb      	ldrh	r3, [r7, #12]
 800947e:	065b      	lsls	r3, r3, #25
 8009480:	d500      	bpl.n	8009484 <_vfiprintf_r+0x20c>
 8009482:	e71e      	b.n	80092c2 <_vfiprintf_r+0x4a>
 8009484:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009486:	e71e      	b.n	80092c6 <_vfiprintf_r+0x4e>
 8009488:	aa07      	add	r2, sp, #28
 800948a:	9200      	str	r2, [sp, #0]
 800948c:	0021      	movs	r1, r4
 800948e:	003a      	movs	r2, r7
 8009490:	4b06      	ldr	r3, [pc, #24]	@ (80094ac <_vfiprintf_r+0x234>)
 8009492:	9803      	ldr	r0, [sp, #12]
 8009494:	f7fd fdec 	bl	8007070 <_printf_i>
 8009498:	e7e3      	b.n	8009462 <_vfiprintf_r+0x1ea>
 800949a:	46c0      	nop			@ (mov r8, r8)
 800949c:	08009a28 	.word	0x08009a28
 80094a0:	08009a2e 	.word	0x08009a2e
 80094a4:	08009a32 	.word	0x08009a32
 80094a8:	08006b15 	.word	0x08006b15
 80094ac:	08009255 	.word	0x08009255

080094b0 <__swbuf_r>:
 80094b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094b2:	0006      	movs	r6, r0
 80094b4:	000d      	movs	r5, r1
 80094b6:	0014      	movs	r4, r2
 80094b8:	2800      	cmp	r0, #0
 80094ba:	d004      	beq.n	80094c6 <__swbuf_r+0x16>
 80094bc:	6a03      	ldr	r3, [r0, #32]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d101      	bne.n	80094c6 <__swbuf_r+0x16>
 80094c2:	f7fd ff71 	bl	80073a8 <__sinit>
 80094c6:	69a3      	ldr	r3, [r4, #24]
 80094c8:	60a3      	str	r3, [r4, #8]
 80094ca:	89a3      	ldrh	r3, [r4, #12]
 80094cc:	071b      	lsls	r3, r3, #28
 80094ce:	d502      	bpl.n	80094d6 <__swbuf_r+0x26>
 80094d0:	6923      	ldr	r3, [r4, #16]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d109      	bne.n	80094ea <__swbuf_r+0x3a>
 80094d6:	0021      	movs	r1, r4
 80094d8:	0030      	movs	r0, r6
 80094da:	f000 f82b 	bl	8009534 <__swsetup_r>
 80094de:	2800      	cmp	r0, #0
 80094e0:	d003      	beq.n	80094ea <__swbuf_r+0x3a>
 80094e2:	2501      	movs	r5, #1
 80094e4:	426d      	negs	r5, r5
 80094e6:	0028      	movs	r0, r5
 80094e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094ea:	6923      	ldr	r3, [r4, #16]
 80094ec:	6820      	ldr	r0, [r4, #0]
 80094ee:	b2ef      	uxtb	r7, r5
 80094f0:	1ac0      	subs	r0, r0, r3
 80094f2:	6963      	ldr	r3, [r4, #20]
 80094f4:	b2ed      	uxtb	r5, r5
 80094f6:	4283      	cmp	r3, r0
 80094f8:	dc05      	bgt.n	8009506 <__swbuf_r+0x56>
 80094fa:	0021      	movs	r1, r4
 80094fc:	0030      	movs	r0, r6
 80094fe:	f7ff fd8b 	bl	8009018 <_fflush_r>
 8009502:	2800      	cmp	r0, #0
 8009504:	d1ed      	bne.n	80094e2 <__swbuf_r+0x32>
 8009506:	68a3      	ldr	r3, [r4, #8]
 8009508:	3001      	adds	r0, #1
 800950a:	3b01      	subs	r3, #1
 800950c:	60a3      	str	r3, [r4, #8]
 800950e:	6823      	ldr	r3, [r4, #0]
 8009510:	1c5a      	adds	r2, r3, #1
 8009512:	6022      	str	r2, [r4, #0]
 8009514:	701f      	strb	r7, [r3, #0]
 8009516:	6963      	ldr	r3, [r4, #20]
 8009518:	4283      	cmp	r3, r0
 800951a:	d004      	beq.n	8009526 <__swbuf_r+0x76>
 800951c:	89a3      	ldrh	r3, [r4, #12]
 800951e:	07db      	lsls	r3, r3, #31
 8009520:	d5e1      	bpl.n	80094e6 <__swbuf_r+0x36>
 8009522:	2d0a      	cmp	r5, #10
 8009524:	d1df      	bne.n	80094e6 <__swbuf_r+0x36>
 8009526:	0021      	movs	r1, r4
 8009528:	0030      	movs	r0, r6
 800952a:	f7ff fd75 	bl	8009018 <_fflush_r>
 800952e:	2800      	cmp	r0, #0
 8009530:	d0d9      	beq.n	80094e6 <__swbuf_r+0x36>
 8009532:	e7d6      	b.n	80094e2 <__swbuf_r+0x32>

08009534 <__swsetup_r>:
 8009534:	4b2d      	ldr	r3, [pc, #180]	@ (80095ec <__swsetup_r+0xb8>)
 8009536:	b570      	push	{r4, r5, r6, lr}
 8009538:	0005      	movs	r5, r0
 800953a:	6818      	ldr	r0, [r3, #0]
 800953c:	000c      	movs	r4, r1
 800953e:	2800      	cmp	r0, #0
 8009540:	d004      	beq.n	800954c <__swsetup_r+0x18>
 8009542:	6a03      	ldr	r3, [r0, #32]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d101      	bne.n	800954c <__swsetup_r+0x18>
 8009548:	f7fd ff2e 	bl	80073a8 <__sinit>
 800954c:	220c      	movs	r2, #12
 800954e:	5ea3      	ldrsh	r3, [r4, r2]
 8009550:	071a      	lsls	r2, r3, #28
 8009552:	d423      	bmi.n	800959c <__swsetup_r+0x68>
 8009554:	06da      	lsls	r2, r3, #27
 8009556:	d407      	bmi.n	8009568 <__swsetup_r+0x34>
 8009558:	2209      	movs	r2, #9
 800955a:	602a      	str	r2, [r5, #0]
 800955c:	2240      	movs	r2, #64	@ 0x40
 800955e:	2001      	movs	r0, #1
 8009560:	4313      	orrs	r3, r2
 8009562:	81a3      	strh	r3, [r4, #12]
 8009564:	4240      	negs	r0, r0
 8009566:	e03a      	b.n	80095de <__swsetup_r+0xaa>
 8009568:	075b      	lsls	r3, r3, #29
 800956a:	d513      	bpl.n	8009594 <__swsetup_r+0x60>
 800956c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800956e:	2900      	cmp	r1, #0
 8009570:	d008      	beq.n	8009584 <__swsetup_r+0x50>
 8009572:	0023      	movs	r3, r4
 8009574:	3344      	adds	r3, #68	@ 0x44
 8009576:	4299      	cmp	r1, r3
 8009578:	d002      	beq.n	8009580 <__swsetup_r+0x4c>
 800957a:	0028      	movs	r0, r5
 800957c:	f7fe fec6 	bl	800830c <_free_r>
 8009580:	2300      	movs	r3, #0
 8009582:	6363      	str	r3, [r4, #52]	@ 0x34
 8009584:	2224      	movs	r2, #36	@ 0x24
 8009586:	89a3      	ldrh	r3, [r4, #12]
 8009588:	4393      	bics	r3, r2
 800958a:	81a3      	strh	r3, [r4, #12]
 800958c:	2300      	movs	r3, #0
 800958e:	6063      	str	r3, [r4, #4]
 8009590:	6923      	ldr	r3, [r4, #16]
 8009592:	6023      	str	r3, [r4, #0]
 8009594:	2308      	movs	r3, #8
 8009596:	89a2      	ldrh	r2, [r4, #12]
 8009598:	4313      	orrs	r3, r2
 800959a:	81a3      	strh	r3, [r4, #12]
 800959c:	6923      	ldr	r3, [r4, #16]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d10b      	bne.n	80095ba <__swsetup_r+0x86>
 80095a2:	21a0      	movs	r1, #160	@ 0xa0
 80095a4:	2280      	movs	r2, #128	@ 0x80
 80095a6:	89a3      	ldrh	r3, [r4, #12]
 80095a8:	0089      	lsls	r1, r1, #2
 80095aa:	0092      	lsls	r2, r2, #2
 80095ac:	400b      	ands	r3, r1
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d003      	beq.n	80095ba <__swsetup_r+0x86>
 80095b2:	0021      	movs	r1, r4
 80095b4:	0028      	movs	r0, r5
 80095b6:	f000 f88f 	bl	80096d8 <__smakebuf_r>
 80095ba:	220c      	movs	r2, #12
 80095bc:	5ea3      	ldrsh	r3, [r4, r2]
 80095be:	2101      	movs	r1, #1
 80095c0:	001a      	movs	r2, r3
 80095c2:	400a      	ands	r2, r1
 80095c4:	420b      	tst	r3, r1
 80095c6:	d00b      	beq.n	80095e0 <__swsetup_r+0xac>
 80095c8:	2200      	movs	r2, #0
 80095ca:	60a2      	str	r2, [r4, #8]
 80095cc:	6962      	ldr	r2, [r4, #20]
 80095ce:	4252      	negs	r2, r2
 80095d0:	61a2      	str	r2, [r4, #24]
 80095d2:	2000      	movs	r0, #0
 80095d4:	6922      	ldr	r2, [r4, #16]
 80095d6:	4282      	cmp	r2, r0
 80095d8:	d101      	bne.n	80095de <__swsetup_r+0xaa>
 80095da:	061a      	lsls	r2, r3, #24
 80095dc:	d4be      	bmi.n	800955c <__swsetup_r+0x28>
 80095de:	bd70      	pop	{r4, r5, r6, pc}
 80095e0:	0799      	lsls	r1, r3, #30
 80095e2:	d400      	bmi.n	80095e6 <__swsetup_r+0xb2>
 80095e4:	6962      	ldr	r2, [r4, #20]
 80095e6:	60a2      	str	r2, [r4, #8]
 80095e8:	e7f3      	b.n	80095d2 <__swsetup_r+0x9e>
 80095ea:	46c0      	nop			@ (mov r8, r8)
 80095ec:	20000030 	.word	0x20000030

080095f0 <_raise_r>:
 80095f0:	b570      	push	{r4, r5, r6, lr}
 80095f2:	0004      	movs	r4, r0
 80095f4:	000d      	movs	r5, r1
 80095f6:	291f      	cmp	r1, #31
 80095f8:	d904      	bls.n	8009604 <_raise_r+0x14>
 80095fa:	2316      	movs	r3, #22
 80095fc:	6003      	str	r3, [r0, #0]
 80095fe:	2001      	movs	r0, #1
 8009600:	4240      	negs	r0, r0
 8009602:	bd70      	pop	{r4, r5, r6, pc}
 8009604:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8009606:	2b00      	cmp	r3, #0
 8009608:	d004      	beq.n	8009614 <_raise_r+0x24>
 800960a:	008a      	lsls	r2, r1, #2
 800960c:	189b      	adds	r3, r3, r2
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	2a00      	cmp	r2, #0
 8009612:	d108      	bne.n	8009626 <_raise_r+0x36>
 8009614:	0020      	movs	r0, r4
 8009616:	f000 f831 	bl	800967c <_getpid_r>
 800961a:	002a      	movs	r2, r5
 800961c:	0001      	movs	r1, r0
 800961e:	0020      	movs	r0, r4
 8009620:	f000 f81a 	bl	8009658 <_kill_r>
 8009624:	e7ed      	b.n	8009602 <_raise_r+0x12>
 8009626:	2a01      	cmp	r2, #1
 8009628:	d009      	beq.n	800963e <_raise_r+0x4e>
 800962a:	1c51      	adds	r1, r2, #1
 800962c:	d103      	bne.n	8009636 <_raise_r+0x46>
 800962e:	2316      	movs	r3, #22
 8009630:	6003      	str	r3, [r0, #0]
 8009632:	2001      	movs	r0, #1
 8009634:	e7e5      	b.n	8009602 <_raise_r+0x12>
 8009636:	2100      	movs	r1, #0
 8009638:	0028      	movs	r0, r5
 800963a:	6019      	str	r1, [r3, #0]
 800963c:	4790      	blx	r2
 800963e:	2000      	movs	r0, #0
 8009640:	e7df      	b.n	8009602 <_raise_r+0x12>
	...

08009644 <raise>:
 8009644:	b510      	push	{r4, lr}
 8009646:	4b03      	ldr	r3, [pc, #12]	@ (8009654 <raise+0x10>)
 8009648:	0001      	movs	r1, r0
 800964a:	6818      	ldr	r0, [r3, #0]
 800964c:	f7ff ffd0 	bl	80095f0 <_raise_r>
 8009650:	bd10      	pop	{r4, pc}
 8009652:	46c0      	nop			@ (mov r8, r8)
 8009654:	20000030 	.word	0x20000030

08009658 <_kill_r>:
 8009658:	2300      	movs	r3, #0
 800965a:	b570      	push	{r4, r5, r6, lr}
 800965c:	4d06      	ldr	r5, [pc, #24]	@ (8009678 <_kill_r+0x20>)
 800965e:	0004      	movs	r4, r0
 8009660:	0008      	movs	r0, r1
 8009662:	0011      	movs	r1, r2
 8009664:	602b      	str	r3, [r5, #0]
 8009666:	f7fb f9a9 	bl	80049bc <_kill>
 800966a:	1c43      	adds	r3, r0, #1
 800966c:	d103      	bne.n	8009676 <_kill_r+0x1e>
 800966e:	682b      	ldr	r3, [r5, #0]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d000      	beq.n	8009676 <_kill_r+0x1e>
 8009674:	6023      	str	r3, [r4, #0]
 8009676:	bd70      	pop	{r4, r5, r6, pc}
 8009678:	20000a08 	.word	0x20000a08

0800967c <_getpid_r>:
 800967c:	b510      	push	{r4, lr}
 800967e:	f7fb f99b 	bl	80049b8 <_getpid>
 8009682:	bd10      	pop	{r4, pc}

08009684 <__swhatbuf_r>:
 8009684:	b570      	push	{r4, r5, r6, lr}
 8009686:	000e      	movs	r6, r1
 8009688:	001d      	movs	r5, r3
 800968a:	230e      	movs	r3, #14
 800968c:	5ec9      	ldrsh	r1, [r1, r3]
 800968e:	0014      	movs	r4, r2
 8009690:	b096      	sub	sp, #88	@ 0x58
 8009692:	2900      	cmp	r1, #0
 8009694:	da0c      	bge.n	80096b0 <__swhatbuf_r+0x2c>
 8009696:	89b2      	ldrh	r2, [r6, #12]
 8009698:	2380      	movs	r3, #128	@ 0x80
 800969a:	0011      	movs	r1, r2
 800969c:	4019      	ands	r1, r3
 800969e:	421a      	tst	r2, r3
 80096a0:	d114      	bne.n	80096cc <__swhatbuf_r+0x48>
 80096a2:	2380      	movs	r3, #128	@ 0x80
 80096a4:	00db      	lsls	r3, r3, #3
 80096a6:	2000      	movs	r0, #0
 80096a8:	6029      	str	r1, [r5, #0]
 80096aa:	6023      	str	r3, [r4, #0]
 80096ac:	b016      	add	sp, #88	@ 0x58
 80096ae:	bd70      	pop	{r4, r5, r6, pc}
 80096b0:	466a      	mov	r2, sp
 80096b2:	f000 f853 	bl	800975c <_fstat_r>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	dbed      	blt.n	8009696 <__swhatbuf_r+0x12>
 80096ba:	23f0      	movs	r3, #240	@ 0xf0
 80096bc:	9901      	ldr	r1, [sp, #4]
 80096be:	021b      	lsls	r3, r3, #8
 80096c0:	4019      	ands	r1, r3
 80096c2:	4b04      	ldr	r3, [pc, #16]	@ (80096d4 <__swhatbuf_r+0x50>)
 80096c4:	18c9      	adds	r1, r1, r3
 80096c6:	424b      	negs	r3, r1
 80096c8:	4159      	adcs	r1, r3
 80096ca:	e7ea      	b.n	80096a2 <__swhatbuf_r+0x1e>
 80096cc:	2100      	movs	r1, #0
 80096ce:	2340      	movs	r3, #64	@ 0x40
 80096d0:	e7e9      	b.n	80096a6 <__swhatbuf_r+0x22>
 80096d2:	46c0      	nop			@ (mov r8, r8)
 80096d4:	ffffe000 	.word	0xffffe000

080096d8 <__smakebuf_r>:
 80096d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096da:	2602      	movs	r6, #2
 80096dc:	898b      	ldrh	r3, [r1, #12]
 80096de:	0005      	movs	r5, r0
 80096e0:	000c      	movs	r4, r1
 80096e2:	b085      	sub	sp, #20
 80096e4:	4233      	tst	r3, r6
 80096e6:	d007      	beq.n	80096f8 <__smakebuf_r+0x20>
 80096e8:	0023      	movs	r3, r4
 80096ea:	3347      	adds	r3, #71	@ 0x47
 80096ec:	6023      	str	r3, [r4, #0]
 80096ee:	6123      	str	r3, [r4, #16]
 80096f0:	2301      	movs	r3, #1
 80096f2:	6163      	str	r3, [r4, #20]
 80096f4:	b005      	add	sp, #20
 80096f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096f8:	ab03      	add	r3, sp, #12
 80096fa:	aa02      	add	r2, sp, #8
 80096fc:	f7ff ffc2 	bl	8009684 <__swhatbuf_r>
 8009700:	9f02      	ldr	r7, [sp, #8]
 8009702:	9001      	str	r0, [sp, #4]
 8009704:	0039      	movs	r1, r7
 8009706:	0028      	movs	r0, r5
 8009708:	f7fe fe76 	bl	80083f8 <_malloc_r>
 800970c:	2800      	cmp	r0, #0
 800970e:	d108      	bne.n	8009722 <__smakebuf_r+0x4a>
 8009710:	220c      	movs	r2, #12
 8009712:	5ea3      	ldrsh	r3, [r4, r2]
 8009714:	059a      	lsls	r2, r3, #22
 8009716:	d4ed      	bmi.n	80096f4 <__smakebuf_r+0x1c>
 8009718:	2203      	movs	r2, #3
 800971a:	4393      	bics	r3, r2
 800971c:	431e      	orrs	r6, r3
 800971e:	81a6      	strh	r6, [r4, #12]
 8009720:	e7e2      	b.n	80096e8 <__smakebuf_r+0x10>
 8009722:	2380      	movs	r3, #128	@ 0x80
 8009724:	89a2      	ldrh	r2, [r4, #12]
 8009726:	6020      	str	r0, [r4, #0]
 8009728:	4313      	orrs	r3, r2
 800972a:	81a3      	strh	r3, [r4, #12]
 800972c:	9b03      	ldr	r3, [sp, #12]
 800972e:	6120      	str	r0, [r4, #16]
 8009730:	6167      	str	r7, [r4, #20]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d00c      	beq.n	8009750 <__smakebuf_r+0x78>
 8009736:	0028      	movs	r0, r5
 8009738:	230e      	movs	r3, #14
 800973a:	5ee1      	ldrsh	r1, [r4, r3]
 800973c:	f000 f820 	bl	8009780 <_isatty_r>
 8009740:	2800      	cmp	r0, #0
 8009742:	d005      	beq.n	8009750 <__smakebuf_r+0x78>
 8009744:	2303      	movs	r3, #3
 8009746:	89a2      	ldrh	r2, [r4, #12]
 8009748:	439a      	bics	r2, r3
 800974a:	3b02      	subs	r3, #2
 800974c:	4313      	orrs	r3, r2
 800974e:	81a3      	strh	r3, [r4, #12]
 8009750:	89a3      	ldrh	r3, [r4, #12]
 8009752:	9a01      	ldr	r2, [sp, #4]
 8009754:	4313      	orrs	r3, r2
 8009756:	81a3      	strh	r3, [r4, #12]
 8009758:	e7cc      	b.n	80096f4 <__smakebuf_r+0x1c>
	...

0800975c <_fstat_r>:
 800975c:	2300      	movs	r3, #0
 800975e:	b570      	push	{r4, r5, r6, lr}
 8009760:	4d06      	ldr	r5, [pc, #24]	@ (800977c <_fstat_r+0x20>)
 8009762:	0004      	movs	r4, r0
 8009764:	0008      	movs	r0, r1
 8009766:	0011      	movs	r1, r2
 8009768:	602b      	str	r3, [r5, #0]
 800976a:	f7fb f952 	bl	8004a12 <_fstat>
 800976e:	1c43      	adds	r3, r0, #1
 8009770:	d103      	bne.n	800977a <_fstat_r+0x1e>
 8009772:	682b      	ldr	r3, [r5, #0]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d000      	beq.n	800977a <_fstat_r+0x1e>
 8009778:	6023      	str	r3, [r4, #0]
 800977a:	bd70      	pop	{r4, r5, r6, pc}
 800977c:	20000a08 	.word	0x20000a08

08009780 <_isatty_r>:
 8009780:	2300      	movs	r3, #0
 8009782:	b570      	push	{r4, r5, r6, lr}
 8009784:	4d06      	ldr	r5, [pc, #24]	@ (80097a0 <_isatty_r+0x20>)
 8009786:	0004      	movs	r4, r0
 8009788:	0008      	movs	r0, r1
 800978a:	602b      	str	r3, [r5, #0]
 800978c:	f7fb f946 	bl	8004a1c <_isatty>
 8009790:	1c43      	adds	r3, r0, #1
 8009792:	d103      	bne.n	800979c <_isatty_r+0x1c>
 8009794:	682b      	ldr	r3, [r5, #0]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d000      	beq.n	800979c <_isatty_r+0x1c>
 800979a:	6023      	str	r3, [r4, #0]
 800979c:	bd70      	pop	{r4, r5, r6, pc}
 800979e:	46c0      	nop			@ (mov r8, r8)
 80097a0:	20000a08 	.word	0x20000a08

080097a4 <_init>:
 80097a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097a6:	46c0      	nop			@ (mov r8, r8)
 80097a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097aa:	bc08      	pop	{r3}
 80097ac:	469e      	mov	lr, r3
 80097ae:	4770      	bx	lr

080097b0 <_fini>:
 80097b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097b2:	46c0      	nop			@ (mov r8, r8)
 80097b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097b6:	bc08      	pop	{r3}
 80097b8:	469e      	mov	lr, r3
 80097ba:	4770      	bx	lr
