("NAND3X1:/\tNAND3X1 KISTA_SOI_STDLIB schematic" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB NAND3X1 schematic }:r"))) (((1.7875 1.58125) (8.8125 7.68125)) "r" "Schematics XL" 144))("NAND3X1:/\tNAND3X1 KISTA_SOI_STDLIB abstract" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB NAND3X1 abstract }:a"))) (((-6.892 -1.977) (30.892 39.1115)) "a" "Virtuoso XL" 143))("test_ams_nand3:/\ttest_ams_nand3 KISTA_TEST_AMS config" (("cfgopen" (nil hierarchy "/{KISTA_TEST_AMS test_ams_nand3 config}:a"))) nil)("test_ams_nand3:/\ttest_ams_nand3 KISTA_TEST_AMS adexl" (("open" (nil hierarchy "/{KISTA_TEST_AMS test_ams_nand3 adexl }:a"))) nil)("NAND3X1:/\tNAND3X1 KISTA_SOI_STDLIB analog_extracted" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB NAND3X1 analog_extracted }:a"))) (((8.83125 27.0625) (16.85625 33.3125)) "a" "Schematics" 129))("NAND2X1:/\tNAND2X1 KISTA_SOI_STDLIB schematic" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB NAND2X1 schematic }:r"))) (((1.78125 2.35625) (5.71875 5.775)) "r" "Schematics XL" 125))("NAND2X1:/\tNAND2X1 KISTA_SOI_STDLIB layout" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB NAND2X1 layout }:r"))) (((-6.8915 -1.9765) (30.8915 39.111)) "r" "VLS-GXL" 124))("NAND3X1:/\tNAND3X1 KISTA_SOI_STDLIB layout" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB NAND3X1 layout }:a"))) (((-7.413 -3.111) (31.413 39.111)) "a" "Virtuoso XL" 126))("test_ams_aoi:/\ttest_ams_aoi KISTA_TEST_AMS schematic" (("open" (nil hierarchy "/{KISTA_TEST_AMS test_ams_aoi schematic }:r"))) (((-3.24375 -2.3125) (2.10625 1.85625)) "r" "Schematics" 104))("test_ams_nand3:/\ttest_ams_nand3 KISTA_TEST_AMS schematic" (("open" (nil hierarchy "/{KISTA_TEST_AMS test_ams_nand3 schematic }:a"))) (((-3.3125 -2.44375) (2.04375 1.73125)) "a" "Schematics" 135))