Warning: Design 'CarrySelect' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : CarrySelect
Version: U-2022.12-SP7
Date   : Tue Dec 12 19:31:21 2023
****************************************


  Timing Path Group 'vsysclk'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.71
  Critical Path Slack:          17.79
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                101
  Buf/Inv Cell Count:               4
  Buf Cell Count:                   0
  Inv Cell Count:                   4
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       101
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      417.484790
  Noncombinational Area:     0.000000
  Buf/Inv Area:             22.118401
  Total Buffer Area:             0.00
  Total Inverter Area:          22.12
  Macro/Black Box Area:      0.000000
  Net Area:               1673.670578
  -----------------------------------
  Cell Area:               417.484790
  Design Area:            2091.155368


  Design Rules
  -----------------------------------
  Total Number of Nets:           251
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  0.14
  Mapping Optimization:                0.12
  -----------------------------------------
  Overall Compile Time:                0.66
  Overall Compile Wall Clock Time:     0.90

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
