# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Debug_run_msim_rtl_verilog.do
# if ![file isdirectory Debug_iputf_libs] {
# 	file mkdir Debug_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Pll_sim/Pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:13:33 on Mar 15,2018
# vlog -reportprogress 300 C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Pll_sim/Pll.vo 
# -- Compiling module Pll
# 
# Top level modules:
# 	Pll
# End time: 05:13:33 on Mar 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/alanh/Documents/Github/Project_2/Project1_restored {C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:13:33 on Mar 15,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alanh/Documents/Github/Project_2/Project1_restored" C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v 
# -- Compiling module Project
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(81): (vlog-2730) Undefined variable: 'isnop_D'.
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(85): (vlog-2730) Undefined variable: 'mispred_B'.
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(86): (vlog-2730) Undefined variable: 'pcgood_B'.
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(88): (vlog-2730) Undefined variable: 'pcpred_F'.
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(94): (vlog-2388) 'pcpred_F' already declared in this scope (Project).
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(135): (vlog-2730) Undefined variable: 'alufunc_A'.
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(154): (vlog-2730) Undefined variable: 'pcplus_A'.
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(157): (vlog-2730) Undefined variable: 'isjumpR_A'.
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(160): (vlog-2388) 'pcplus_A' already declared in this scope (Project).
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(163): (vlog-2730) Undefined variable: 'isjump_A'.
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(166): (vlog-2388) 'mispred_B' already declared in this scope (Project).
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(166): (vlog-2730) Undefined variable: 'isnop_A'.
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(167): (vlog-2388) 'pcgood_B' already declared in this scope (Project).
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(185): (vlog-2730) Undefined variable: 'wrreg_A'.
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(186): (vlog-2730) Undefined variable: 'wrmem_A'.
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(256): (vlog-2730) Undefined variable: 'wregno_A'.
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(259): (vlog-2730) Undefined variable: 'selaluout_M'.
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(260): (vlog-2730) Undefined variable: 'selmemout_M'.
# ** Error: C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(261): (vlog-2730) Undefined variable: 'selpcplus_M'.
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(269): (vlog-2388) 'isnop_D' already declared in this scope (Project).
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(311): (vlog-2388) 'isjump_A' already declared in this scope (Project).
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(311): (vlog-2388) 'isnop_A' already declared in this scope (Project).
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(311): (vlog-2388) 'wrmem_A' already declared in this scope (Project).
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(311): (vlog-2388) 'wrreg_A' already declared in this scope (Project).
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(311): (vlog-2388) 'isjumpR_A' already declared in this scope (Project).
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(314): (vlog-2388) 'alufunc_A' already declared in this scope (Project).
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(315): (vlog-2388) 'wregno_A' already declared in this scope (Project).
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(317): (vlog-2388) 'selaluout_M' already declared in this scope (Project).
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(317): (vlog-2388) 'selmemout_M' already declared in this scope (Project).
# ** Error (suppressible): C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v(317): (vlog-2388) 'selpcplus_M' already declared in this scope (Project).
# -- Compiling module SXT
# End time: 05:13:33 on Mar 15,2018, Elapsed time: 0:00:00
# Errors: 30, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Debug_run_msim_rtl_verilog.do line 19
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/alanh/Documents/Github/Project_2/Project1_restored {C:/Users/alanh/Documents/Github/Project_2/Project1_..."
