\hypertarget{group___d_m_a1__module}{}\doxysection{D\+M\+A1 module documentation}
\label{group___d_m_a1__module}\index{DMA1 module documentation@{DMA1 module documentation}}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_d_m_a1___t_chn_dev_const__struct}{D\+M\+A1\+\_\+\+T\+Chn\+Dev\+Const\+\_\+struct}}
\item 
struct \mbox{\hyperlink{struct_d_m_a1___t_dev_const__struct}{D\+M\+A1\+\_\+\+T\+Dev\+Const\+\_\+struct}}
\item 
struct \mbox{\hyperlink{struct_d_m_a1___t_chn_dev_data__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Dev\+Data\+\_\+stuct}}
\item 
struct \mbox{\hyperlink{struct_d_m_a1___t_device_data}{D\+M\+A1\+\_\+\+T\+Device\+Data}}
\item 
struct \mbox{\hyperlink{struct_d_m_a1___t_t_c_d__stuct}{D\+M\+A1\+\_\+\+T\+T\+C\+D\+\_\+stuct}}
\item 
struct \mbox{\hyperlink{struct_d_m_a1___events__stuct}{D\+M\+A1\+\_\+\+Events\+\_\+stuct}}
\item 
struct \mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init\+\_\+stuct}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga1ad2f4d336182c361ee2a70a9908553b}\label{group___d_m_a1__module_ga1ad2f4d336182c361ee2a70a9908553b}} 
\#define {\bfseries D\+M\+A1\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+O\+U\+NT}~0x01U
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga2ac43813dc8e626633a458744569d6af}\label{group___d_m_a1__module_ga2ac43813dc8e626633a458744569d6af}} 
\#define {\bfseries D\+M\+A1\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+O\+U\+NT}~0x01U
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gac380bb3a4c5257d2b1085f3ae85acb36}\label{group___d_m_a1__module_gac380bb3a4c5257d2b1085f3ae85acb36}} 
\#define {\bfseries D\+M\+A1\+\_\+\+D\+Y\+N\+A\+M\+I\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+O\+U\+NT}~0x00U
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gae82f121a29d85ba7326d6d251393cd32}\label{group___d_m_a1__module_gae82f121a29d85ba7326d6d251393cd32}} 
\#define {\bfseries D\+M\+A1\+\_\+\+C\+H\+N\+\_\+0\+\_\+\+P\+H\+Y\+\_\+\+N\+UM}~(0U)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga225eaebe5c2ff81d34f86a94aed97b76}\label{group___d_m_a1__module_ga225eaebe5c2ff81d34f86a94aed97b76}} 
\#define {\bfseries D\+M\+A1\+\_\+\+C\+H\+N\+\_\+0\+\_\+\+T\+C\+D\+\_\+\+P\+TR}~((\mbox{\hyperlink{struct_d_m_a1___t_t_c_d__stuct}{D\+M\+A1\+\_\+\+T\+T\+CD}}$\ast$)(void$\ast$)\&D\+M\+A\+\_\+\+S\+A\+R0)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga1f64c909103158f8e00953cb7dcc5b35}\label{group___d_m_a1__module_ga1f64c909103158f8e00953cb7dcc5b35}} 
\#define {\bfseries D\+M\+A1\+\_\+\+C\+H\+N\+\_\+0\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+C\+F\+G\+\_\+\+R\+E\+G\+\_\+\+P\+TR}~((uint8\+\_\+t$\ast$)(void$\ast$)\&D\+M\+A\+M\+U\+X0\+\_\+\+C\+H\+C\+F\+G0)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga8a362f720b7715d5f4e65fb597ece95a}\label{group___d_m_a1__module_ga8a362f720b7715d5f4e65fb597ece95a}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Mux\+Reset}(\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+C\+F\+G\+\_\+\+P\+TR)~($\ast$\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+C\+F\+G\+\_\+\+P\+TR = 0U)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gaabd933e409991c1c995d48466d56d27b}\label{group___d_m_a1__module_gaabd933e409991c1c995d48466d56d27b}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Mux\+Disable\+Request}(\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+C\+F\+G\+\_\+\+P\+TR)~($\ast$\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+C\+F\+G\+\_\+\+P\+TR \&= (uint8\+\_\+t)$\sim$(uint8\+\_\+t)D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+E\+N\+B\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gaff0ce1fe1d24bf3402677cfb9573084f}\label{group___d_m_a1__module_gaff0ce1fe1d24bf3402677cfb9573084f}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Mux\+Enable\+Request}(\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+C\+F\+G\+\_\+\+P\+TR)~($\ast$\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+C\+F\+G\+\_\+\+P\+TR $\vert$= D\+M\+A\+M\+U\+X\+\_\+\+C\+H\+C\+F\+G\+\_\+\+E\+N\+B\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gaa3a3c0cca9e8f875360ceb8da1b897b9}\label{group___d_m_a1__module_gaa3a3c0cca9e8f875360ceb8da1b897b9}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Mux\+Set\+Request}(\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+C\+F\+G\+\_\+\+P\+TR,  \+\_\+\+R\+EQ)~($\ast$\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+C\+F\+G\+\_\+\+P\+TR = \+\_\+\+R\+EQ)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gacb2d482de873124fce9e138c796c1f72}\label{group___d_m_a1__module_gacb2d482de873124fce9e138c796c1f72}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+C\+H\+N\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS}~(D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+B\+E\+D\+\_\+\+M\+A\+SK $\vert$ D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+B\+E\+S\+\_\+\+M\+A\+SK $\vert$ D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+C\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga404e90f81f6d624f3a5e5172a08fc033}\label{group___d_m_a1__module_ga404e90f81f6d624f3a5e5172a08fc033}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Start\+Transfer}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg $\vert$= D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga7ffe74bedb2fa23be30e520cca1f13b2}\label{group___d_m_a1__module_ga7ffe74bedb2fa23be30e520cca1f13b2}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Cancel\+Transfer}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+Reg $\vert$= D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+D\+O\+N\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga3f943bee7ace1a595b719d5d934c494c}\label{group___d_m_a1__module_ga3f943bee7ace1a595b719d5d934c494c}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Clear\+Done\+Flag}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+Reg $\vert$= D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+D\+O\+N\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gaf7f5f64256b3d48c6d9c9e9f695c01aa}\label{group___d_m_a1__module_gaf7f5f64256b3d48c6d9c9e9f695c01aa}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Enable\+Request}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg $\vert$= D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+E\+R\+Q\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga9c281feb5ee34cd844f8fbb04bdf57bd}\label{group___d_m_a1__module_ga9c281feb5ee34cd844f8fbb04bdf57bd}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Disable\+Request}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg \&= $\sim$(uint32\+\_\+t)D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+E\+R\+Q\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gabd1bfb2db6275f17301ae9610cf35ea5}\label{group___d_m_a1__module_gabd1bfb2db6275f17301ae9610cf35ea5}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Get\+Byte\+Count}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+Reg \& D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+B\+C\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gad882f71cd93516529aa8ce74866bc7ac}\label{group___d_m_a1__module_gad882f71cd93516529aa8ce74866bc7ac}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Set\+Byte\+Count}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR,  \+\_\+\+Byte\+Count)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+Reg = (\+\_\+\+Byte\+Count \& D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+B\+C\+R\+\_\+\+M\+A\+SK))
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gac2aeac954ee691d5fdc6e0d1344d273f}\label{group___d_m_a1__module_gac2aeac954ee691d5fdc6e0d1344d273f}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Get\+Status}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+Reg \& $\sim$(uint32\+\_\+t)D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+B\+C\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gadaf786c65e731ef461347db0cf9809cb}\label{group___d_m_a1__module_gadaf786c65e731ef461347db0cf9809cb}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Get\+Dsr\+Bcr\+Reg}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+Reg)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga7e29c44c01138a3572f0c626c5c624e4}\label{group___d_m_a1__module_ga7e29c44c01138a3572f0c626c5c624e4}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Set\+Src\+Data\+Transfer\+Size}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR,  \+\_\+\+Size)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg = (\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg \& $\sim$(uint32\+\_\+t)D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+S\+S\+I\+Z\+E\+\_\+\+M\+A\+SK) $\vert$ (((uint32\+\_\+t)(\+\_\+\+Size)) $<$$<$ D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+S\+S\+I\+Z\+E\+\_\+\+S\+H\+I\+FT))
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga39c980b484e6c8578e585fb00569c345}\label{group___d_m_a1__module_ga39c980b484e6c8578e585fb00569c345}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Get\+Src\+Data\+Transfer\+Size}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~((\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg \& D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+S\+S\+I\+Z\+E\+\_\+\+M\+A\+SK) $>$$>$ D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+S\+S\+I\+Z\+E\+\_\+\+S\+H\+I\+FT)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga5a4a6dea8b76680466f5d504106631c4}\label{group___d_m_a1__module_ga5a4a6dea8b76680466f5d504106631c4}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Set\+Dst\+Data\+Transfer\+Size}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR,  \+\_\+\+Size)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg = (\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg \& $\sim$(uint32\+\_\+t)D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+D\+S\+I\+Z\+E\+\_\+\+M\+A\+SK) $\vert$ (((uint32\+\_\+t)(\+\_\+\+Size)) $<$$<$ D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+D\+S\+I\+Z\+E\+\_\+\+S\+H\+I\+FT))
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gadc3d7e80f0419335b639453cc39957e2}\label{group___d_m_a1__module_gadc3d7e80f0419335b639453cc39957e2}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Get\+Dst\+Data\+Transfer\+Size}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~((\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg \& D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+D\+S\+I\+Z\+E\+\_\+\+M\+A\+SK) $>$$>$ D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+D\+S\+I\+Z\+E\+\_\+\+S\+H\+I\+FT)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gaa2923572a533beacb8e6818c80456e61}\label{group___d_m_a1__module_gaa2923572a533beacb8e6818c80456e61}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Set\+Src\+Address}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR,  \+\_\+\+Address)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+S\+A\+R\+\_\+\+Reg = \+\_\+\+Address)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gaa4a20d13083d744cc9fa6fddd5e2b952}\label{group___d_m_a1__module_gaa4a20d13083d744cc9fa6fddd5e2b952}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Set\+Dst\+Address}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR,  \+\_\+\+Address)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+A\+R\+\_\+\+Reg = \+\_\+\+Address)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gadbc8125059608936081166f02a7861b2}\label{group___d_m_a1__module_gadbc8125059608936081166f02a7861b2}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Set\+Cycle\+Steal\+Mode}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg $\vert$= D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+C\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga46051787967bd0cccf10b2a4441d1e9f}\label{group___d_m_a1__module_ga46051787967bd0cccf10b2a4441d1e9f}} 
\#define {\bfseries D\+M\+A1\+\_\+\+\_\+\+Set\+Continuous\+Mode}(\+\_\+\+T\+C\+D\+\_\+\+P\+TR)~(\+\_\+\+T\+C\+D\+\_\+\+P\+TR-\/$>$D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+Reg \&= $\sim$(uint32\+\_\+t)D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+C\+S\+\_\+\+M\+A\+SK)
\item 
\#define \mbox{\hyperlink{group___d_m_a1__module_ga8d40c15a5df018c3534c7a30e20e4508}{D\+M\+A1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}~0x40008000U
\item 
\#define \mbox{\hyperlink{group___d_m_a1__module_gaa32c479e4c099cb2e7e82f84c529e373}{D\+M\+A1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{group___d_m_a1__module_ga21f54b8df557a0450d5d519b61501ef2}{D\+M\+A1\+\_\+\+Init\+Channel\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{group___d_m_a1__module_ga7b405626b3f6e84d6037f051b481e60c}{D\+M\+A1\+\_\+\+Enable\+Request\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga336432508a2d7b82d7fccafdc71b6c2e}\label{group___d_m_a1__module_ga336432508a2d7b82d7fccafdc71b6c2e}} 
\#define {\bfseries D\+M\+A1\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}~0U
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gaea6d47f945cc06982dff246487c7b943}\label{group___d_m_a1__module_gaea6d47f945cc06982dff246487c7b943}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_chn_dev_const__struct}{D\+M\+A1\+\_\+\+T\+Chn\+Dev\+Const\+\_\+struct}} {\bfseries D\+M\+A1\+\_\+\+T\+Chn\+Dev\+Const}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga96606e0576689a5cf14376b6eb414373}\label{group___d_m_a1__module_ga96606e0576689a5cf14376b6eb414373}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_chn_dev_const__struct}{D\+M\+A1\+\_\+\+T\+Chn\+Dev\+Const\+\_\+struct}} $\ast$ {\bfseries D\+M\+A1\+\_\+\+T\+Chn\+Dev\+Const\+Ptr}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga9a89be45a82286fa89037848485362b9}\label{group___d_m_a1__module_ga9a89be45a82286fa89037848485362b9}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_dev_const__struct}{D\+M\+A1\+\_\+\+T\+Dev\+Const\+\_\+struct}} {\bfseries D\+M\+A1\+\_\+\+T\+Dev\+Const}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gabd5e74ba214820856bb64124fad303c6}\label{group___d_m_a1__module_gabd5e74ba214820856bb64124fad303c6}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_dev_const__struct}{D\+M\+A1\+\_\+\+T\+Dev\+Const\+\_\+struct}} $\ast$ {\bfseries D\+M\+A1\+\_\+\+T\+Dev\+Const\+Ptr}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gaeae3451297f3b6395d6dc7e673b71cef}\label{group___d_m_a1__module_gaeae3451297f3b6395d6dc7e673b71cef}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_chn_dev_data__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Dev\+Data\+\_\+stuct}} {\bfseries D\+M\+A1\+\_\+\+T\+Chn\+Dev\+Data}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gac921e35b1c36a6e7a82685c47834f77a}\label{group___d_m_a1__module_gac921e35b1c36a6e7a82685c47834f77a}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_chn_dev_data__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Dev\+Data\+\_\+stuct}} $\ast$ {\bfseries D\+M\+A1\+\_\+\+T\+Chn\+Dev\+Data\+Ptr}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gae55cf8c129c8c3edcd3666f75469f6dc}\label{group___d_m_a1__module_gae55cf8c129c8c3edcd3666f75469f6dc}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_device_data}{D\+M\+A1\+\_\+\+T\+Device\+Data}} $\ast$ {\bfseries D\+M\+A1\+\_\+\+T\+Device\+Data\+Ptr}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gaf810b9d955c6b9783e6eae64a7eb7c3a}\label{group___d_m_a1__module_gaf810b9d955c6b9783e6eae64a7eb7c3a}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_t_c_d__stuct}{D\+M\+A1\+\_\+\+T\+T\+C\+D\+\_\+stuct}} {\bfseries D\+M\+A1\+\_\+\+T\+T\+CD}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga3676a869885ea2f1b9673e75b7a3d4d1}\label{group___d_m_a1__module_ga3676a869885ea2f1b9673e75b7a3d4d1}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_t_c_d__stuct}{D\+M\+A1\+\_\+\+T\+T\+C\+D\+\_\+stuct}} $\ast$ {\bfseries D\+M\+A1\+\_\+\+T\+T\+C\+D\+Ptr}
\item 
typedef void() \mbox{\hyperlink{group___d_m_a1__module_ga1613c2c04d0c85b504a4f34af568f524}{D\+M\+A1\+\_\+\+T\+Event\+Fn}}(\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$Dev\+Data\+Ptr)
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gaf7d1f55b203e28cd07bf506c8e98bc31}\label{group___d_m_a1__module_gaf7d1f55b203e28cd07bf506c8e98bc31}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___events__stuct}{D\+M\+A1\+\_\+\+Events\+\_\+stuct}} {\bfseries D\+M\+A1\+\_\+\+T\+Events}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_gab877e70ef24168d448cbf6e277956e3d}\label{group___d_m_a1__module_gab877e70ef24168d448cbf6e277956e3d}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___events__stuct}{D\+M\+A1\+\_\+\+Events\+\_\+stuct}} $\ast$ {\bfseries D\+M\+A1\+\_\+\+T\+Events\+Ptr}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga302b80ff278d4734bad3414c65e944f0}\label{group___d_m_a1__module_ga302b80ff278d4734bad3414c65e944f0}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init\+\_\+stuct}} {\bfseries D\+M\+A1\+\_\+\+T\+Chn\+Init}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga6715049693eee42112b63118e70ddb07}\label{group___d_m_a1__module_ga6715049693eee42112b63118e70ddb07}} 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init\+\_\+stuct}} $\ast$ {\bfseries D\+M\+A1\+\_\+\+T\+Chn\+Init\+Ptr}
\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga1e52447a75714c27f507074ba528ccb5}\label{group___d_m_a1__module_ga1e52447a75714c27f507074ba528ccb5}} 
typedef void {\bfseries D\+M\+A1\+\_\+\+T\+Chan\+Device\+Data}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$ \mbox{\hyperlink{group___d_m_a1__module_gac772e5aafdc8f0a0b5c714cc6fa0a3c1}{D\+M\+A1\+\_\+\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Initializes the associated peripheral(s) and the component internal variables. The method is called automatically as a part of the application initialization code. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$ \mbox{\hyperlink{group___d_m_a1__module_ga888a430a1e0e7c75ba12e606a5a94e2b}{D\+M\+A1\+\_\+\+Init\+Channel}} (\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$Device\+Data\+Ptr, \mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init}} $\ast$Ch\+Int\+Ptr, \mbox{\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data}} $\ast$User\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em The method allocates D\+MA channel for the D\+MA transfer defined by the transfer descriptor input parameter Descriptor\+Ptr. This method must be called before D\+MA channel is initialized. Otherwise E\+R\+R\+\_\+\+N\+O\+T\+A\+V\+A\+IL error code is returned after call of D\+M\+A\+\_\+\+L\+DD channel methods. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___p_e___types__module_ga24c2b045fd04e79e85f261ce4df35588}{L\+D\+D\+\_\+\+T\+Error}} \mbox{\hyperlink{group___d_m_a1__module_ga34838191f442386bfd2d166b7b9ee2e7}{D\+M\+A1\+\_\+\+Enable\+Request}} (D\+M\+A1\+\_\+\+T\+Chan\+Device\+Data $\ast$Chan\+Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em The method enables D\+MA request from peripheral. Please note that this method doesn\textquotesingle{}t start the transfer. The transfer is started as soon as D\+MA request from peripheral is asserted. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_m_a1__module_ga8cc25b66e87090b120ec6b09d45ffd1c}\label{group___d_m_a1__module_ga8cc25b66e87090b120ec6b09d45ffd1c}} 
{\bfseries P\+E\+\_\+\+I\+SR} (D\+M\+A1\+\_\+\+I\+N\+T\+\_\+\+D\+M\+A0\+\_\+\+Transfer\+Complete\+\_\+\+I\+SR)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const \mbox{\hyperlink{struct_d_m_a1___t_dev_const__struct}{D\+M\+A1\+\_\+\+T\+Dev\+Const}} {\bfseries D\+M\+A1\+\_\+\+Dev\+Const}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a1__module_ga7b405626b3f6e84d6037f051b481e60c}\label{group___d_m_a1__module_ga7b405626b3f6e84d6037f051b481e60c}} 
\index{DMA1 module documentation@{DMA1 module documentation}!DMA1\_EnableRequest\_METHOD\_ENABLED@{DMA1\_EnableRequest\_METHOD\_ENABLED}}
\index{DMA1\_EnableRequest\_METHOD\_ENABLED@{DMA1\_EnableRequest\_METHOD\_ENABLED}!DMA1 module documentation@{DMA1 module documentation}}
\doxysubsubsection{\texorpdfstring{DMA1\_EnableRequest\_METHOD\_ENABLED}{DMA1\_EnableRequest\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Enable\+Request\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Enable\+Request method of the component D\+M\+A1 is enabled (generated) \mbox{\Hypertarget{group___d_m_a1__module_gaa32c479e4c099cb2e7e82f84c529e373}\label{group___d_m_a1__module_gaa32c479e4c099cb2e7e82f84c529e373}} 
\index{DMA1 module documentation@{DMA1 module documentation}!DMA1\_Init\_METHOD\_ENABLED@{DMA1\_Init\_METHOD\_ENABLED}}
\index{DMA1\_Init\_METHOD\_ENABLED@{DMA1\_Init\_METHOD\_ENABLED}!DMA1 module documentation@{DMA1 module documentation}}
\doxysubsubsection{\texorpdfstring{DMA1\_Init\_METHOD\_ENABLED}{DMA1\_Init\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Init method of the component D\+M\+A1 is enabled (generated) \mbox{\Hypertarget{group___d_m_a1__module_ga21f54b8df557a0450d5d519b61501ef2}\label{group___d_m_a1__module_ga21f54b8df557a0450d5d519b61501ef2}} 
\index{DMA1 module documentation@{DMA1 module documentation}!DMA1\_InitChannel\_METHOD\_ENABLED@{DMA1\_InitChannel\_METHOD\_ENABLED}}
\index{DMA1\_InitChannel\_METHOD\_ENABLED@{DMA1\_InitChannel\_METHOD\_ENABLED}!DMA1 module documentation@{DMA1 module documentation}}
\doxysubsubsection{\texorpdfstring{DMA1\_InitChannel\_METHOD\_ENABLED}{DMA1\_InitChannel\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Init\+Channel\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Init\+Channel method of the component D\+M\+A1 is enabled (generated) \mbox{\Hypertarget{group___d_m_a1__module_ga8d40c15a5df018c3534c7a30e20e4508}\label{group___d_m_a1__module_ga8d40c15a5df018c3534c7a30e20e4508}} 
\index{DMA1 module documentation@{DMA1 module documentation}!DMA1\_PRPH\_BASE\_ADDRESS@{DMA1\_PRPH\_BASE\_ADDRESS}}
\index{DMA1\_PRPH\_BASE\_ADDRESS@{DMA1\_PRPH\_BASE\_ADDRESS}!DMA1 module documentation@{DMA1 module documentation}}
\doxysubsubsection{\texorpdfstring{DMA1\_PRPH\_BASE\_ADDRESS}{DMA1\_PRPH\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~0x40008000U}

Peripheral base address of a device allocated by the component. This constant can be used directly in P\+DD macros. 

\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___d_m_a1__module_ga1613c2c04d0c85b504a4f34af568f524}\label{group___d_m_a1__module_ga1613c2c04d0c85b504a4f34af568f524}} 
\index{DMA1 module documentation@{DMA1 module documentation}!DMA1\_TEventFn@{DMA1\_TEventFn}}
\index{DMA1\_TEventFn@{DMA1\_TEventFn}!DMA1 module documentation@{DMA1 module documentation}}
\doxysubsubsection{\texorpdfstring{DMA1\_TEventFn}{DMA1\_TEventFn}}
{\footnotesize\ttfamily typedef void() D\+M\+A1\+\_\+\+T\+Event\+Fn(\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$Dev\+Data\+Ptr)}

Event prototype 

\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___d_m_a1__module_ga34838191f442386bfd2d166b7b9ee2e7}\label{group___d_m_a1__module_ga34838191f442386bfd2d166b7b9ee2e7}} 
\index{DMA1 module documentation@{DMA1 module documentation}!DMA1\_EnableRequest@{DMA1\_EnableRequest}}
\index{DMA1\_EnableRequest@{DMA1\_EnableRequest}!DMA1 module documentation@{DMA1 module documentation}}
\doxysubsubsection{\texorpdfstring{DMA1\_EnableRequest()}{DMA1\_EnableRequest()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___p_e___types__module_ga24c2b045fd04e79e85f261ce4df35588}{L\+D\+D\+\_\+\+T\+Error}} D\+M\+A1\+\_\+\+Enable\+Request (\begin{DoxyParamCaption}\item[{D\+M\+A1\+\_\+\+T\+Chan\+Device\+Data $\ast$}]{Chan\+Device\+Data\+Ptr }\end{DoxyParamCaption})}



The method enables D\+MA request from peripheral. Please note that this method doesn\textquotesingle{}t start the transfer. The transfer is started as soon as D\+MA request from peripheral is asserted. 


\begin{DoxyParams}{Parameters}
{\em Chan\+Device\+Data\+Ptr} & -\/ D\+MA channel data structure pointer returned by \mbox{[}Init\+Channel()\mbox{]} method. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Error code, possible codes\+:
\begin{DoxyItemize}
\item E\+R\+R\+\_\+\+OK -\/ OK.
\item E\+R\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED -\/ Component is disabled. 
\end{DoxyItemize}
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___d_m_a1__module_gac772e5aafdc8f0a0b5c714cc6fa0a3c1}\label{group___d_m_a1__module_gac772e5aafdc8f0a0b5c714cc6fa0a3c1}} 
\index{DMA1 module documentation@{DMA1 module documentation}!DMA1\_Init@{DMA1\_Init}}
\index{DMA1\_Init@{DMA1\_Init}!DMA1 module documentation@{DMA1 module documentation}}
\doxysubsubsection{\texorpdfstring{DMA1\_Init()}{DMA1\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$ D\+M\+A1\+\_\+\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Initializes the associated peripheral(s) and the component internal variables. The method is called automatically as a part of the application initialization code. 

\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Pointer to the device data structure. 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___d_m_a1__module_ga888a430a1e0e7c75ba12e606a5a94e2b}\label{group___d_m_a1__module_ga888a430a1e0e7c75ba12e606a5a94e2b}} 
\index{DMA1 module documentation@{DMA1 module documentation}!DMA1\_InitChannel@{DMA1\_InitChannel}}
\index{DMA1\_InitChannel@{DMA1\_InitChannel}!DMA1 module documentation@{DMA1 module documentation}}
\doxysubsubsection{\texorpdfstring{DMA1\_InitChannel()}{DMA1\_InitChannel()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$ D\+M\+A1\+\_\+\+Init\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$}]{Device\+Data\+Ptr,  }\item[{\mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init}} $\ast$}]{Ch\+Int\+Ptr,  }\item[{\mbox{\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data}} $\ast$}]{User\+Data\+Ptr }\end{DoxyParamCaption})}



The method allocates D\+MA channel for the D\+MA transfer defined by the transfer descriptor input parameter Descriptor\+Ptr. This method must be called before D\+MA channel is initialized. Otherwise E\+R\+R\+\_\+\+N\+O\+T\+A\+V\+A\+IL error code is returned after call of D\+M\+A\+\_\+\+L\+DD channel methods. 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Device data structure pointer returned by \mbox{[}Init\mbox{]} method. \\
\hline
{\em Ch\+Int\+Ptr} & -\/ Pointer to a D\+MA transfer descriptor structure. \\
\hline
{\em User\+Data\+Ptr} & -\/ Pointer to the user or R\+T\+OS specific data. This pointer will be passed as an event or callback parameter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Error code, possible codes\+:
\begin{DoxyItemize}
\item E\+R\+R\+\_\+\+OK -\/ OK.
\item E\+R\+R\+\_\+\+S\+P\+E\+ED -\/ This device does not work in the active clock configuration.
\item E\+R\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED -\/ Component or device is disabled.
\item E\+R\+R\+\_\+\+N\+O\+T\+A\+V\+A\+IL -\/ There is not any possible channel with desired features to be allocated. 
\end{DoxyItemize}
\end{DoxyItemize}
\end{DoxyReturn}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group___d_m_a1__module_ga72ce7c4dc0fd862371122d3bf40d9b2c}\label{group___d_m_a1__module_ga72ce7c4dc0fd862371122d3bf40d9b2c}} 
\index{DMA1 module documentation@{DMA1 module documentation}!DMA1\_DevConst@{DMA1\_DevConst}}
\index{DMA1\_DevConst@{DMA1\_DevConst}!DMA1 module documentation@{DMA1 module documentation}}
\doxysubsubsection{\texorpdfstring{DMA1\_DevConst}{DMA1\_DevConst}}
{\footnotesize\ttfamily const \mbox{\hyperlink{struct_d_m_a1___t_dev_const__struct}{D\+M\+A1\+\_\+\+T\+Dev\+Const}} D\+M\+A1\+\_\+\+Dev\+Const}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{= \{}
\DoxyCodeLine{  \{}
\DoxyCodeLine{    \{ }
\DoxyCodeLine{      DMA1\_CHN\_0\_PHY\_NUM,                                  }
\DoxyCodeLine{      DMA1\_CHN\_0\_TCD\_PTR,                                  }
\DoxyCodeLine{      DMA1\_CHN\_0\_DMAMUX\_CFG\_REG\_PTR                        }
\DoxyCodeLine{    \}}
\DoxyCodeLine{  \}}
\DoxyCodeLine{\}}

\end{DoxyCode}
