$date
	Tue Oct  3 22:18:39 2023
$end

$version
	Synopsys VCS version S-2021.09
$end

$timescale
	1ns
$end

$comment Csum: 1 df4d350f9ac05085 $end


$scope module FSM_testbench $end
$var reg 1 ! clk $end
$var reg 1 " w $end
$var reg 1 # reset $end
$var reg 1 $ z $end
$var reg 1 % expectedz $end
$var reg 32 & i [31:0] $end

$scope module DUT $end
$var reg 1 ! clk $end
$var reg 1 " w $end
$var reg 1 # reset $end
$var reg 1 $ z $end
$var reg 3 ' temp [2:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
0%
x#
x"
x$
b00000000000000000000000000000000 &
bxxx '
$end
#5
1!
1#
1"
b00000000000000000000000000000001 &
b000 '
0$
#10
0!
#15
1!
0"
b00000000000000000000000000000010 &
#20
0!
#25
1!
0#
1"
b00000000000000000000000000000011 &
b001 '
#30
0!
#35
1!
0"
b00000000000000000000000000000100 &
b010 '
#40
0!
#45
1!
1"
b00000000000000000000000000000101 &
b011 '
#50
0!
#55
1!
0"
b00000000000000000000000000000110 &
b100 '
1$
#60
0!
#65
1!
1"
b00000000000000000000000000000111 &
b011 '
0$
#70
0!
#75
1!
0"
b00000000000000000000000000001000 &
b100 '
1$
#80
0!
#85
1!
1"
b00000000000000000000000000001001 &
b011 '
0$
#90
0!
#95
1!
0"
1%
b00000000000000000000000000001010 &
b100 '
1$
#100
0!
#105
1!
1"
0%
b00000000000000000000000000001011 &
b011 '
0$
#110
0!
#115
1!
0"
b00000000000000000000000000001100 &
b100 '
1$
