// Seed: 391861874
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1;
  wire id_2;
  id_3 :
  assert property (@(posedge id_1[1]) id_3)
  else $display(1 + 1);
  module_0 modCall_1 ();
  assign id_3 = id_1;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  final $display(.id_21(1'b0 - 1'b0 || id_20), id_9, id_4);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_15[1'h0] = 1;
  wire id_22, id_23;
endmodule
