<<<

[#SRET_CHERI,reftext="SRET ({cheri_base_ext_name})"]
==== SRET ({cheri_base_ext_name})

See <<MRET_CHERI>>.

[#MRET_CHERI,reftext="MRET ({cheri_base_ext_name})"]
==== MRET ({cheri_base_ext_name})

Synopsis::
Trap Return (MRET, SRET)

Mnemonics::
`mret` +
`sret`

Encoding::
include::wavedrom/trap-return.adoc[]

Description::
Return from machine mode (<<MRET_CHERI>>) or supervisor mode (<<SRET_CHERI>>) trap handler.
MRET unseals <<mepc_y>> and writes the result into <<pcc>>. SRET unseals <<sepc_y>> and writes the result into <<pcc>>.

Exceptions::
An illegal instruction fault is raised when <<pcc>> does not grant <<asr_perm>> because <<MRET_CHERI>> and <<SRET_CHERI>> require access to privileged CSRs.

Prerequisites (MRET)::
Machine-Level ISA, {cheri_base_ext_name}

Prerequisites (SRET)::
Supervisor-Level ISA, {cheri_base_ext_name}

// TODO: Included in::
// TODO: <<rvy_m_mod_insn_table>>
// TODO: <<rvy_s_mod_insn_table>>

Operation::
[source,SAIL,subs="verbatim,quotes"]
--
TBD
--
