@article{journals/ipsj/Tomiyama14,
  title = {Message from the Editor-in-Chief},
  pages = {1},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.1},
  author = {Hiroyuki Tomiyama}
}
@article{journals/ipsj/HiromotoON09,
  title = {An Asynchronous IEEE-754-standard Single-precision Floating-point Divider for FPGA},
  pages = {103-113},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.103},
  author = {Masayuki Hiromoto and Hiroyuki Ochi and Yukihiro Nakamura}
}
@article{journals/ipsj/KatohNI08,
  title = {Two-Stage Stuck-at Fault Test Data Compression Using Scan Flip-Flops with Delay Fault Testability},
  pages = {91-103},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.91},
  author = {Kentaroh Katoh and Kazuteru Namba and Hideo Ito}
}
@article{journals/ipsj/NomotoKO10,
  title = {Performance Evaluation of a Dynamically Switchable SIMD/MIMD Processor by Using an Image Recognition Application},
  pages = {47-56},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.47},
  author = {Shouhei Nomoto and Shorin Kyo and Shin'ichiro Okazaki}
}
@article{journals/ipsj/NoguchiIFONKY11,
  title = {Design Choice in 45-nm Dual-Port SRAM - 8T, 10T Single End, and 10T Differential},
  pages = {80-90},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.80},
  author = {Hiroki Noguchi and Yusuke Iguchi and Hidehiro Fujiwara and Shunsuke Okumura and Koji Nii and Hiroshi Kawaguchi and Masahiko Yoshimoto}
}
@article{journals/ipsj/SchaferS10,
  title = {Semi-Automatic Control Unit Generation for Complex VLSI Designs},
  pages = {234-243},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.234},
  author = {Benjamin Carrión Schäfer and Majid Sarrafzadeh}
}
@article{journals/ipsj/YamadaOOIOYNFHASO10,
  title = {Automatic Pipeline Construction Focused on Similarity of Rate Law Functions for an FPGA-based Biochemical Simulator},
  pages = {244-256},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.244},
  author = {Hideki Yamada and Yui Ogawa and Tomonori Ooya and Tomoya Ishimori and Yasunori Osana and Masato Yoshimi and Yuri Nishikawa and Akira Funahashi and Noriko Hiroi and Hideharu Amano and Yuichiro Shibata and Kiyoshi Oguri}
}
@article{journals/ipsj/TakamiyaS09,
  title = {Low Power VLSI Circuit Design with Fine-Grain Voltage Engineering},
  pages = {18-29},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.18},
  author = {Makoto Takamiya and Takayasu Sakurai}
}
@article{journals/ipsj/WeiIG09,
  title = {A Low Bandwidth Integer Motion Estimation Module for MPEG-2 to H.264 Transcoding},
  pages = {114-121},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.114},
  author = {Xianghui Wei and Takeshi Ikenaga and Satoshi Goto}
}
@article{journals/ipsj/SchmidtVFBWNSK13,
  title = {A New Formal Verification Approach for Hardware-dependent Embedded System Software},
  pages = {135-145},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.135},
  author = {Bernard Schmidt and Carlos Villarraga and Thomas Fehmel and Jörg Bormann and Markus Wedler and Minh D. Nguyen and Dominik Stoffel and Wolfgang Kunz}
}
@article{journals/ipsj/Mitra15,
  title = {Heterogeneous Multi-core Architectures},
  pages = {51-62},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  url = {https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_51/_article},
  author = {Tulika Mitra}
}
@article{journals/ipsj/TeradaFTO08,
  title = {Accurate Estimation of the Worst-case Delay in Statistical Static Timing Analysis},
  pages = {116-125},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.116},
  author = {Haruhiko Terada and Takayuki Fukuoka and Akira Tsuchiya and Hidetoshi Onodera}
}
@article{journals/ipsj/MatsumuraIY09,
  title = {An Optimization Technique for Low-Energy Embedded Memory Systems},
  pages = {239-249},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.239},
  author = {Tadayuki Matsumura and Tohru Ishihara and Hiroto Yasuura}
}
@article{journals/ipsj/KatoS13,
  title = {Loop Fusion with Outer Loop Shifting for High-level Synthesis},
  pages = {71-75},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.71},
  author = {Yuta Kato and Kenshu Seto}
}
@article{journals/ipsj/ParkKPC13,
  title = {Power Converter-aware Design of Electronics Systems},
  pages = {2-16},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.2},
  author = {Sangyoung Park and Younghyun Kim and Jaehyun Park and Naehyuck Chang}
}
@article{journals/ipsj/HigamiSTKT09,
  title = {An Algorithm for Diagnosing Transistor Shorts Using Gate-level Simulation},
  pages = {250-262},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.250},
  author = {Yoshinobu Higami and Kewal K. Saluja and Hiroshi Takahashi and Shin-ya Kobayashi and Yuzo Takamatsu}
}
@article{journals/ipsj/ShimizuHK10,
  title = {Approximate Invariant Property Checking Using Term-Height Reduction for a Subset of First-Order Logic},
  pages = {105-117},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.105},
  author = {Hiroaki Shimizu and Kiyoharu Hamaguchi and Toshinobu Kashiwabara}
}
@article{journals/ipsj/TanakaYOT11,
  title = {A Fault-Secure High-Level Synthesis Algorithm for RDR Architectures},
  pages = {150-165},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.150},
  author = {Sho Tanaka and Masao Yanagisawa and Tatsuo Ohtsuki and Nozomu Togawa}
}
@article{journals/ipsj/TakataM09,
  title = {Area Recovery under Depth Constraint for Technology Mapping for LUT-based FPGAs},
  pages = {200-211},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.200},
  author = {Taiga Takata and Yusuke Matsunaga}
}
@article{journals/ipsj/TakataM12,
  title = {A Robust Algorithm for Pessimistic Analysis of Logic Masking Effects in Combinational Circuits},
  pages = {55-62},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.55},
  author = {Taiga Takata and Yusuke Matsunaga}
}
@article{journals/ipsj/TanakaNA08,
  title = {A Study of Multi-core Processor Design with Asynchronous Interconnect Using Synchronous Design Tools},
  pages = {58-66},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.58},
  author = {Katsunori Tanaka and Yuichi Nakamura and Atsushi Atarashi}
}
@article{journals/ipsj/ZengJW15,
  title = {A Performance Enhanced Dual-switch Network-on-chip Architecture},
  pages = {85-94},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  url = {https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_85/_article},
  author = {Lian Zeng and Xin Jiang and Takahiro Watanabe}
}
@article{journals/ipsj/AkasakaAYT13,
  title = {Energy-efficient High-level Synthesis for HDR Architectures with Clock Gating Based on Concurrency-oriented Scheduling},
  pages = {101-111},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.101},
  author = {Hiroyuki Akasaka and Shin-ya Abe and Masao Yanagisawa and Nozomu Togawa}
}
@article{journals/ipsj/NakayaMSNS13,
  title = {A Non-volatile Reconfigurable Offloader for Wireless Sensor Nodes},
  pages = {52-59},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.52},
  author = {Shogo Nakaya and Makoto Miyamura and Noboru Sakimura and Yuichi Nakamura and Tadahiko Sugibayashi}
}
@article{journals/ipsj/InagakiSNMI09,
  title = {A GIDL-Current Model for Advanced MOSFET Technologies without Binning},
  pages = {93-102},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.93},
  author = {Ryosuke Inagaki and Norio Sadachika and Dondee Navarro and Mitiko Miura-Mattausch and Yasuaki Inoue}
}
@article{journals/ipsj/PasrichaD08,
  title = {Trends in Emerging On-Chip Interconnect Technologies},
  pages = {2-17},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.2},
  author = {Sudeep Pasricha and Nikil Dutt}
}
@article{journals/ipsj/MitraCHKLLLLMMPPW011,
  title = {Robust System Design},
  pages = {2-30},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.2},
  author = {Subhasish Mitra and Hyungmin Cho and Ted Hong and Young Moon Kim and Hsiao-Heng Lee and Larkhoon Leem and Yanjing Li and David Lin and Evelyn Mintarno and Diana Mui and Sung-Boem Park and Nishant Patil and Hai Wei and Jie Zhang 0007}
}
@article{journals/ipsj/ShengT13,
  title = {A New Variation of Adaptive Simulated Annealing for 2D/3D Packing Optimization},
  pages = {94-100},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.94},
  author = {Yiqiang Sheng and Atsushi Takahashi 0001}
}
@article{journals/ipsj/KajiharaMYWFHA08,
  title = {Estimation of Delay Test Quality and Its Application to Test Generation},
  pages = {104-115},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.104},
  author = {Seiji Kajihara and Shohei Morishima and Masahiro Yamamoto and Xiaoqing Wen and Masayasu Fukunaga and Kazumi Hatayama and Takashi Aikyo}
}
@article{journals/ipsj/MatsumotoNF10,
  title = {Performance Estimation with Automatic False-Path Detection for System-Level Designs},
  pages = {69-80},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.69},
  author = {Takeshi Matsumoto and Tasuku Nishihara and Masahiro Fujita}
}
@article{journals/ipsj/SetoI10,
  title = {A Resource Binding Method to Reduce Data Communication Power Dissipation on LSI},
  pages = {257-267},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.257},
  author = {Hidekazu Seto and Kazuhito Ito}
}
@article{journals/ipsj/NaraTYO11,
  title = {Scan Vulnerability in Elliptic Curve Cryptosystems},
  pages = {47-59},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.47},
  author = {Ryuta Nara and Nozomu Togawa and Masao Yanagisawa and Tatsuo Ohtsuki}
}
@article{journals/ipsj/KawashimaT11,
  title = {Partial Product Generation Utilizing the Sum of Operands for Reduced Area Parallel Multipliers},
  pages = {131-139},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.131},
  author = {Hirotaka Kawashima and Naofumi Takagi}
}
@article{journals/ipsj/SanderBR10,
  title = {Design and Run-time Reliability at the Electronic System Level},
  pages = {140-160},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.140},
  author = {Björn Sander and Andreas Bernauer and Wolfgang Rosenstiel}
}
@article{journals/ipsj/ToiNKAW10,
  title = {High-level Synthesis Challenges for Mapping a Complete Program on a Dynamically Reconfigurable Processor},
  pages = {91-104},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.91},
  author = {Takao Toi and Noritsugu Nakamura and Yoshinosuke Kato and Toru Awashima and Kazutoshi Wakabayashi}
}
@article{journals/ipsj/MatsunagaKM09,
  title = {Framework for Parallel Prefix Adder Synthesis Considering Switching Activities},
  pages = {212-221},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.212},
  author = {Taeko Matsunaga and Shinji Kimura and Yusuke Matsunaga}
}
@article{journals/ipsj/ShibataAHTT10,
  title = {Efficient Design Space Exploration at System Level with Automatic Profiler Instrumentation},
  pages = {179-193},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.179},
  author = {Seiya Shibata and Yuki Ando and Shinya Honda and Hiroyuki Tomiyama and Hiroaki Takada}
}
@article{journals/ipsj/ChangJC09,
  title = {Essential Issues in Analytical Placement Algorithms},
  pages = {145-166},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.145},
  author = {Yao-Wen Chang and Zhe-Wei Jiang and Tung-Chieh Chen}
}
@article{journals/ipsj/NishizawaIO15,
  title = {Layout Generator with Flexible Grid Assignment for Area Efficient Standard Cell},
  pages = {131-135},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  url = {https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_131/_article},
  author = {Shinichi Nishizawa and Tohru Ishihara and Hidetoshi Onodera}
}
@article{journals/ipsj/NakataOKY12,
  title = {0.5-V 4-MB Variation-Aware Cache Architecture Using 7T/14T SRAM and Its Testing Scheme},
  pages = {32-43},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.32},
  author = {Yohei Nakata and Shunsuke Okumura and Hiroshi Kawaguchi and Masahiko Yoshimoto}
}
@article{journals/ipsj/AkagicA13,
  title = {Design and Implementation of IP-based iSCSI Offload Engine on an FPGA},
  pages = {112-121},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.112},
  author = {Amila Akagic and Hideharu Amano}
}
@article{journals/ipsj/KawashimaZTET12,
  title = {Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework},
  pages = {133-142},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.133},
  author = {Hirotaka Kawashima and Gang Zeng and Hideki Takase and Masato Edahiro and Hiroaki Takada}
}
@article{journals/ipsj/Sapatnekar08,
  title = {Variability and Statistical Design},
  pages = {18-32},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.18},
  author = {Sachin S. Sapatnekar}
}
@article{journals/ipsj/ChakrabartyADNWY14,
  title = {Test and Design-for-Testability Solutions for 3D Integrated Circuits},
  pages = {56-73},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.56},
  author = {Krishnendu Chakrabarty and Mukesh Agrawal and Sergej Deutsch and Brandon Noia and Ran Wang and Fangming Ye}
}
@article{journals/ipsj/LeeYKBS13,
  title = {Circuit and System Design Guidelines for Ultra-low Power Sensor Nodes},
  pages = {17-26},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.17},
  author = {Yoonmyung Lee and Dongmin Yoon and Yejoong Kim and David Blaauw and Dennis Sylvester}
}
@article{journals/ipsj/KodamaM09,
  title = {Binding Refinement for Multiplexer Reduction},
  pages = {43-52},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.43},
  author = {Sho Kodama and Yusuke Matsunaga}
}
@article{journals/ipsj/AndoIHTE15,
  title = {Automatic Synthesis of Inter-heterogeneous-processor Communication for Programmable System-on-chip},
  pages = {95-99},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  url = {https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_95/_article},
  author = {Yuki Ando and Yukihito Ishida and Shinya Honda and Hiroaki Takada and Masato Edahiro}
}
@article{journals/ipsj/GeCNY08,
  title = {A Synthesis Method of General Floating-Point Arithmetic Units by Aligned Partition},
  pages = {67-77},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.67},
  author = {Liangwei Ge and Song Chen and Yuichi Nakamura and Takeshi Yoshimura}
}
@article{journals/ipsj/KakiuchiNHTN11,
  title = {Symbolic Discord Computation for Efficient Analysis of Message Sequence Charts},
  pages = {210-221},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.210},
  author = {Yosuke Kakiuchi and Tomofumi Nakagawa and Kiyoharu Hamaguchi and Tadaaki Tanimoto and Masaki Nakanishi}
}
@article{journals/ipsj/HiraiYM15,
  title = {A Delta-Sigma ADC with Stochastic Quantization},
  pages = {123-130},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  url = {https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_123/_article},
  author = {Yusaku Hirai and Shinya Yano and Toshimasa Matsuoka}
}
@article{journals/ipsj/ZhangMKA14,
  title = {Dynamic Power Consumption Optimization for Inductive-Coupling based Wireless 3D NoCs},
  pages = {27-36},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.27},
  author = {Hao Zhang 0020 and Hiroki Matsutani and Michihiro Koibuchi and Hideharu Amano}
}
@article{journals/ipsj/ZhuangS14,
  title = {All-Digital RF Phase-Locked Loops Exploiting Phase Prediction},
  pages = {2-15},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.2},
  author = {Jingcheng Zhuang and Robert Bogdan Staszewski}
}
@article{journals/ipsj/Yan0W12,
  title = {Advances in PCB Routing},
  pages = {14-22},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.14},
  author = {Tan Yan and Qiang Ma 0002 and Martin D. F. Wong}
}
@article{journals/ipsj/ZengTT09,
  title = {A Generalized Framework for Energy Savings in Hard Real-Time Embedded Systems},
  pages = {167-179},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.167},
  author = {Gang Zeng and Hiroyuki Tomiyama and Hiroaki Takada}
}
@article{journals/ipsj/NagaiHI14,
  title = {Reinforcing Random Testing of Arithmetic Optimization of C Compilers by Scaling up Size and Number of Expressions},
  pages = {91-100},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.91},
  author = {Eriko Nagai and Atsushi Hashimoto and Nagisa Ishiura}
}
@article{journals/ipsj/Onodera08,
  title = {Welcome to TSLDM - A New Open-Access Online Journal from IPSJ},
  pages = {1},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.1},
  author = {Hidetoshi Onodera}
}
@article{journals/ipsj/KhanILK10,
  title = {A Unified Performance Estimation Method for Hardware and Software Components in Multiprocessor System-On-Chips},
  pages = {194-206},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.194},
  author = {Arif Ullah Khan and Tsuyoshi Isshiki and Dongju Li and Hiroaki Kunieda}
}
@article{journals/ipsj/KaradumanSA11,
  title = {Design and Implementation of Echo Instructions for an Embedded Processor},
  pages = {222-231},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.222},
  author = {Arda Karaduman and Iver Stubdal and Hideharu Amano}
}
@article{journals/ipsj/TawadaYOT11,
  title = {Exact, Fast and Flexible L1 Cache Configuration Simulation for Embedded Systems},
  pages = {166-181},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.166},
  author = {Masashi Tawada and Masao Yanagisawa and Tatsuo Ohtsuki and Nozomu Togawa}
}
@article{journals/ipsj/AbeYT12,
  title = {Energy-efficient High-level Synthesis for HDR Architectures},
  pages = {106-117},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.106},
  author = {Shin-ya Abe and Masao Yanagisawa and Nozomu Togawa}
}
@article{journals/ipsj/AxerDNSSE11,
  title = {Mastering MPSoCs for Mixed-critical Applications},
  pages = {91-116},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.91},
  author = {Philip Axer and Jonas Diemer and Mircea Negrean and Maurice Sebastian and Simon Schliecker and Rolf Ernst}
}
@article{journals/ipsj/Ho14,
  title = {Design Automation for Digital Microfluidic Biochips},
  pages = {16-26},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.16},
  author = {Tsung-Yi Ho}
}
@article{journals/ipsj/SunagawaTTKO10,
  title = {Effect of Regularity-Enhanced Layout on Variability and Circuit Performance of Standard Cells},
  pages = {130-139},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.130},
  author = {Hiroki Sunagawa and Haruhiko Terada and Akira Tsuchiya and Kazutoshi Kobayashi and Hidetoshi Onodera}
}
@article{journals/ipsj/Hara-AzumiMTHT14,
  title = {Impact of Resource Sharing and Register Retiming on Area and Performance of FPGA-based Designs},
  pages = {37-45},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.37},
  author = {Yuko Hara-Azumi and Toshinobu Matsuba and Hiroyuki Tomiyama and Shinya Honda and Hiroaki Takada}
}
@article{journals/ipsj/CongL10,
  title = {Advances and Challenges in 3D Physical Design},
  pages = {2-18},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.2},
  author = {Jason Cong and Guojie Luo}
}
@article{journals/ipsj/SetoF10,
  title = {Custom Instruction Generation for Configurable Processors with Limited Numbers of Operands},
  pages = {57-68},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.57},
  author = {Kenshu Seto and Masahiro Fujita}
}
@article{journals/ipsj/TakeuchiHK09,
  title = {Checker Generation of Assertions with Local Variables for Model Checking},
  pages = {80-92},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.80},
  author = {Sho Takeuchi and Kiyoharu Hamaguchi and Toshinobu Kashiwabara}
}
@article{journals/ipsj/Onodera10,
  title = {Message from the Editor-in-Chief},
  pages = {1},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.1},
  author = {Hidetoshi Onodera}
}
@article{journals/ipsj/FujiwaraFT13,
  title = {Secure and Testable Scan Design Utilizing Shift Register Quasi-equivalents},
  pages = {27-33},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.27},
  author = {Katsuya Fujiwara and Hideo Fujiwara and Hideo Tamamoto}
}
@article{journals/ipsj/JoMF14,
  title = {SAT-based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions},
  pages = {46-55},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.46},
  author = {Satoshi Jo and Takeshi Matsumoto and Masahiro Fujita}
}
@article{journals/ipsj/DongN09,
  title = {Structured Placement with Topological Regularity Evaluation},
  pages = {222-238},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.222},
  author = {Qing Dong and Shigetoshi Nakatake}
}
@article{journals/ipsj/AkasakaAYT14,
  title = {Energy-efficient High-level Synthesis for HDR Architecture with Multi-stage Clock Gating},
  pages = {74-80},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.74},
  author = {Hiroyuki Akasaka and Shin-ya Abe and Masao Yanagisawa and Nozomu Togawa}
}
@article{journals/ipsj/Tomiyama12,
  title = {Message from the Editor-in-Chief},
  pages = {1},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.1},
  author = {Hiroyuki Tomiyama}
}
@article{journals/ipsj/KunduLG09,
  title = {High-Level Verification},
  pages = {131-144},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.131},
  author = {Sudipta Kundu and Sorin Lerner and Rajesh Gupta}
}
@article{journals/ipsj/YamaguchiIIY09,
  title = {Single-Cycle-Accessible Two-Level Caches and Compilation Technique for Energy Reducion},
  pages = {189-199},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.189},
  author = {Seiichiro Yamaguchi and Yuriko Ishitobi and Tohru Ishihara and Hiroto Yasuura}
}
@article{journals/ipsj/ShibataAHTT12,
  title = {A Fast Performance Estimation Framework for System-Level Design Space Exploration},
  pages = {44-54},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.44},
  author = {Seiya Shibata and Yuki Ando and Shinya Honda and Hiroyuki Tomiyama and Hiroaki Takada}
}
@article{journals/ipsj/KhanILK15,
  title = {Efficient Design Exploration Framework of SW/HW Systems Based on Tightly-coupled Thread Model},
  pages = {38-50},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.8.38},
  author = {Arif Ullah Khan and Tsuyoshi Isshiki and Dongju Li and Hiroaki Kunieda}
}
@article{journals/ipsj/ZhangPZW15,
  title = {Layer Assignment and Equal-length Routing for Disordered Pins in PCB Design},
  pages = {75-84},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  url = {https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_75/_article},
  author = {Ran Zhang and Tieyuan Pan and Li Zhu and Takahiro Watanabe}
}
@article{journals/ipsj/Choi11,
  title = {Coarse-Grained Reconfigurable Array: Architecture and Application Mapping},
  pages = {31-46},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.31},
  author = {Kiyoung Choi}
}
@article{journals/ipsj/ItoS09,
  title = {Reducing Power Dissipation of Data Communications on LSI with Scheduling Exploration},
  pages = {53-63},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.53},
  author = {Kazuhito Ito and Hidekazu Seto}
}
@article{journals/ipsj/KuoL13,
  title = {VLSI Architecture Design for H.264/AVC Intra-frame Video Encoding},
  pages = {76-93},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.76},
  author = {Huang-Chih Kuo and Youn-Long Lin}
}
@article{journals/ipsj/ZhaoCPZG12,
  title = {DVB-T2 LDPC Decoder with Perfect Conflict Resolution},
  pages = {23-31},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.23},
  author = {Xiongxin Zhao and Zhixiang Chen and Xiao Peng and Dajiang Zhou and Satoshi Goto}
}
@article{journals/ipsj/OhchiKTYO08,
  title = {Floorplan-Driven High-Level Synthesis for Distributed/Shared-Register Architectures},
  pages = {78-90},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.78},
  author = {Akira Ohchi and Shunitsu Kohara and Nozomu Togawa and Masao Yanagisawa and Tatsuo Ohtsuki}
}
@article{journals/ipsj/Onodera09,
  title = {Message from the Editor-in-Chief},
  pages = {1},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.1},
  author = {Hidetoshi Onodera}
}
@article{journals/ipsj/ZhaoXC015,
  title = {Memory and Storage System Design with Nonvolatile Memory Technologies},
  pages = {2-11},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.8.2},
  author = {Jishen Zhao and Cong Xu and Ping Chi and Yuan Xie 0001}
}
@article{journals/ipsj/JiangZW14,
  title = {A Sophisticated Routing Algorithm in 3D NoC with Fixed TSVs for Low Energy and Latency},
  pages = {101-109},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.101},
  author = {Xin Jiang and Lian Zeng and Takahiro Watanabe}
}
@article{journals/ipsj/Tomiyama15,
  title = {Message from the Editor-in-Chief},
  pages = {1},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.8.1},
  author = {Hiroyuki Tomiyama}
}
@article{journals/ipsj/XiaoILKNK12,
  title = {Optimized Communication and Synchronization for Embedded Multiprocessors Using ASIP Methodology},
  pages = {118-132},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.118},
  author = {Hao Xiao and Tsuyoshi Isshiki and Dongju Li and Hiroaki Kunieda and Yuko Nakase and Sadahiro Kimura}
}
@article{journals/ipsj/JiLIG09,
  title = {A High Throughput LDPC Decoder Design Based on Novel Delta-value Message-passing Schedule},
  pages = {122-130},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.122},
  author = {Wen Ji and Xing Li and Takeshi Ikenaga and Satoshi Goto}
}
@article{journals/ipsj/HeZZG10,
  title = {High Profile Intra Prediction Architecture for UHD H.264 Decoder},
  pages = {303-313},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.303},
  author = {Xun He and Dajiang Zhou and Jinjia Zhou and Satoshi Goto}
}
@article{journals/ipsj/TakataYM13,
  title = {Efficient Fault Simulation Algorithms for Analyzing Soft Error Propagation in Sequential Circuits},
  pages = {127-134},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.127},
  author = {Taiga Takata and Masayoshi Yoshimura and Yusuke Matsunaga}
}
@article{journals/ipsj/ShibataHHTT08,
  title = {Embedded System Covalidation with RTOS Model and FPGA},
  pages = {126-130},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.126},
  author = {Seiya Shibata and Shinya Honda and Yuko Hara and Hiroyuki Tomiyama and Hiroaki Takada}
}
@article{journals/ipsj/ZengTT08,
  title = {Dynamic Power Management for Embedded System Idle State in the Presence of Periodic Interrupt Services},
  pages = {48-57},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.48},
  author = {Gang Zeng and Hiroyuki Tomiyama and Hiroaki Takada}
}
@article{journals/ipsj/ZhangCDC15,
  title = {High-level Synthesis for Low-power Design},
  pages = {12-25},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.8.12},
  author = {Zhiru Zhang and Deming Chen and Steve Dai and Keith A. Campbell}
}
@article{journals/ipsj/KumuraTITI10,
  title = {Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors},
  pages = {207-221},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.207},
  author = {Takahiro Kumura and Soichiro Taga and Nagisa Ishiura and Yoshinori Takeuchi and Masaharu Imai}
}
@article{journals/ipsj/YoshimuraAM12,
  title = {An Exact Estimation Algorithm of Error Propagation Probability for Sequential Circuits},
  pages = {63-70},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.63},
  author = {Masayoshi Yoshimura and Yusuke Akamine and Yusuke Matsunaga}
}
@article{journals/ipsj/ParkAICCCDN12,
  title = {System-On-Chip for Biologically Inspired Vision Applications},
  pages = {71-95},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.71},
  author = {Sungho Park and Ahmed Al-Maashri and Kevin M. Irick and Aarti Chandrashekhar and Matthew Cotter and Nandhini Chandramoorthy and Michael DeBole and Vijaykrishnan Narayanan}
}
@article{journals/ipsj/YoshidaF11,
  title = {Exact Minimum Factoring of Incompletely Specified Logic Functions via Quantified Boolean Satisfiability},
  pages = {70-79},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.70},
  author = {Hiroaki Yoshida and Masahiro Fujita}
}
@article{journals/ipsj/MiyajimaTA15,
  title = {Courier: A Toolchain for Application Acceleration on Heterogeneous Platforms},
  pages = {105-115},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  url = {https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_105/_article},
  author = {Takaaki Miyajima and David B. Thomas and Hideharu Amano}
}
@article{journals/ipsj/HuangLI09,
  title = {Macroblock Feature Based Adaptive Propagate Partial SAD Architecture for HDTV Application},
  pages = {263-273},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.263},
  author = {Yiqing Huang and Qin Liu and Takeshi Ikenaga}
}
@article{journals/ipsj/NagayamaSB10,
  title = {Programmable Architectures and Design Methods for Two-Variable Numeric Function Generators},
  pages = {118-129},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.118},
  author = {Shinobu Nagayama and Tsutomu Sasao and Jon T. Butler}
}
@article{journals/ipsj/YabuuchiK12,
  title = {NBTI-Induced Delay Degradation Analysis of FPGA Routing Structures},
  pages = {143-149},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.143},
  author = {Michitarou Yabuuchi and Kazutoshi Kobayashi}
}
@article{journals/ipsj/AmagasakiZIKS15,
  title = {A 3D FPGA Architecture to Realize Simple Die Stacking},
  pages = {116-122},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  url = {https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_116/_article},
  author = {Motoki Amagasaki and Qian Zhao and Masahiro Iida and Morihiro Kuga and Toshinori Sueyoshi}
}
@article{journals/ipsj/YoshiharaYT12,
  title = {A Fast Weighted Adder by Reducing Partial Product for Reconstruction in Super-Resolution},
  pages = {96-105},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.96},
  author = {Hiromine Yoshihara and Masao Yanagisawa and Nozomu Togawa}
}
@article{journals/ipsj/0001WW15,
  title = {DRAMSys: A Flexible DRAM Subsystem Design Space Exploration Framework},
  pages = {63-74},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  url = {https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_63/_article},
  author = {Matthias Jung 0001 and Christian Weis and Norbert Wehn}
}
@article{journals/ipsj/SombatsiriTI15,
  title = {An Efficient Performance Estimation Method for Configurable Multi-layer Bus-based SoC},
  pages = {26-37},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.8.26},
  author = {Salita Sombatsiri and Yoshinori Takeuchi and Masaharu Imai}
}
@article{journals/ipsj/ImaiTSI10,
  title = {Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)},
  pages = {161-178},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.161},
  author = {Masaharu Imai and Yoshinori Takeuchi and Keishi Sakanushi and Nagisa Ishiura}
}
@article{journals/ipsj/HatayamaTTT15,
  title = {An Allocation Optimization Method for Partially-reliable Scratch-pad Memory in Embedded Systems},
  pages = {100-104},
  year = {2015},
  volume = {8},
  journal = {IPSJ T. on System LSI Design Methodology},
  url = {https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_100/_article},
  author = {Takuya Hatayama and Hideki Takase and Kazuyoshi Takagi and Naofumi Takagi}
}
@article{journals/ipsj/KajiharaOY11,
  title = {Delay Testing: Improving Test Quality and Avoiding Over-testing},
  pages = {117-130},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.117},
  author = {Seiji Kajihara and Satoshi Ohtake and Tomokazu Yoneda}
}
@article{journals/ipsj/MizunoTTIKY13,
  title = {An FPGA Implementation of a HOG-based Object Detection Processor},
  pages = {42-51},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.42},
  author = {Kosuke Mizuno and Yosuke Terachi and Kenta Takagi and Shintaro Izumi and Hiroshi Kawaguchi and Masahiko Yoshimoto}
}
@article{journals/ipsj/HamadaSKSYMN09,
  title = {A Behavioral Synthesis System for Asynchronous Circuits with Bundled-data Implementation},
  pages = {64-79},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.64},
  author = {Naohiro Hamada and Yuki Shiga and Takao Konishi and Hiroshi Saito and Tomohiro Yoneda and Chris J. Myers and Takashi Nanya}
}
@article{journals/ipsj/HagioYT14,
  title = {A Delay-variation-aware High-level Synthesis Algorithm for RDR Architectures},
  pages = {81-90},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.81},
  author = {Yuta Hagio and Masao Yanagisawa and Nozomu Togawa}
}
@article{journals/ipsj/ChengC10,
  title = {Recent Advances in Analog, Mixed-Signal, and RF Testing},
  pages = {19-46},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.19},
  author = {Kwang-Ting (Tim) Cheng and Hsiu-Ming (Sherman) Chang}
}
@article{journals/ipsj/NakashimaKN08,
  title = {A Simulation-Based Analysis for Worst Case Delay of Single and Multiple Interruptions},
  pages = {33-47},
  year = {2008},
  volume = {1},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.1.33},
  author = {Hiroshi Nakashima and Masahiro Konishi and Takashi Nakada}
}
@article{journals/ipsj/MatsumotoNI11,
  title = {Scan FF Reordering for Test Volume Reduction in Chiba-scan Architecture},
  pages = {140-149},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.140},
  author = {Kiyonori Matsumoto and Kazuteru Namba and Hideo Ito}
}
@article{journals/ipsj/LeiIUNKNA11,
  title = {Design and Implementation Fine-grained Power Gating on Microprocessor Functional Units},
  pages = {182-192},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.182},
  author = {Zhao Lei and Daisuke Ikebuchi and Kimiyoshi Usami and Mitaro Namiki and Masaaki Kondo and Hiroshi Nakamura and Hideharu Amano}
}
@article{journals/ipsj/InagiTN10,
  title = {Globally Optimal Time-multiplexing of Inter-FPGA Connections for Multi-FPGA Prototyping Systems},
  pages = {81-90},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.81},
  author = {Masato Inagi and Yasuhiro Takashima and Yuichi Nakamura}
}
@article{journals/ipsj/ItoK13,
  title = {A Method to Reduce Energy Consumption of Conditional Operations with Execution Probabilities},
  pages = {60-70},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.60},
  author = {Kazuhito Ito and Kazuhiko Kameda}
}
@article{journals/ipsj/TakaseTT09,
  title = {Partitioning and Allocation of Scratch-Pad Memory in Priority-Based Multi-Task Systems},
  pages = {180-188},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.180},
  author = {Hideki Takase and Hiroyuki Tomiyama and Hiroaki Takada}
}
@article{journals/ipsj/HamaguchiMK10,
  title = {Approximate Model Checking Using a Subset of First-order Logic},
  pages = {268-282},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.268},
  author = {Kiyoharu Hamaguchi and Kazuya Masuda and Toshinobu Kashiwabara}
}
@article{journals/ipsj/WakabaWNI14,
  title = {An Area Efficient Regular Expression Matching Engine Using Partial Reconfiguration for Quick Pattern Updating},
  pages = {110-118},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.110},
  author = {Yoichi Wakaba and Shin'ichi Wakabayashi and Shinobu Nagayama and Masato Inagi}
}
@article{journals/ipsj/JiangZW13,
  title = {An Efficient Algorithm for 3D NoC Architecture Optimization},
  pages = {34-41},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.34},
  author = {Xin Jiang and Ran Zhang and Takahiro Watanabe}
}
@article{journals/ipsj/ChenZPZG10,
  title = {A High Parallelism LDPC Decoder with an Early Stopping Criterion for WiMax and WiFi Application},
  pages = {292-302},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.292},
  author = {Zhixiang Chen and Xiongxin Zhao and Xiao Peng and Dajiang Zhou and Satoshi Goto}
}
@article{journals/ipsj/TsukamotoYOT11,
  title = {A Fast Selector-Based Subtract-Multiplication Unit and Its Application to Butterfly Unit},
  pages = {60-69},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.60},
  author = {Youhei Tsukamoto and Masao Yanagisawa and Tatsuo Ohtsuki and Nozomu Togawa}
}
@article{journals/ipsj/InoueK11,
  title = {Framework for Latch-based High-level Synthesis Using Minimum-delay Compensation},
  pages = {232-244},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.232},
  author = {Keisuke Inoue and Mineo Kaneko}
}
@article{journals/ipsj/Onodera11,
  title = {Message from the Editor-in-Chief},
  pages = {1},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.1},
  author = {Hidetoshi Onodera}
}
@article{journals/ipsj/Tomiyama13,
  title = {Message from the Editor-in-Chief},
  pages = {1},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.1},
  author = {Hiroyuki Tomiyama}
}
@article{journals/ipsj/KrishnamoorthyDVAFNN11,
  title = {Data Flow Graph Partitioning Algorithms and Their Evaluations for Optimal Spatio-temporal Computation on a Coarse Grain Reconfigurable Architecture},
  pages = {193-209},
  year = {2011},
  volume = {4},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.4.193},
  author = {Ratna Krishnamoorthy and Saptarsi Das and Keshavan Varadarajan and Mythri Alle and Masahiro Fujita and Soumitra Kumar Nandy and Ranjani Narayan}
}
@article{journals/ipsj/Hara-AzumiMTHT13,
  title = {Quantitative Evaluation of Resource Sharing in High-level Synthesis Using Realistic Benchmarks},
  pages = {122-126},
  year = {2013},
  volume = {6},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.6.122},
  author = {Yuko Hara-Azumi and Toshinobu Matsuba and Hiroyuki Tomiyama and Shinya Honda and Hiroaki Takada}
}
@article{journals/ipsj/KusakabeS14,
  title = {Forwarding Unit Generation for Loop Pipelining in High-level Synthesis},
  pages = {119-124},
  year = {2014},
  volume = {7},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.7.119},
  author = {Shingo Kusakabe and Kenshu Seto}
}
@article{journals/ipsj/LafiLJ12,
  title = {A Stackable LTE Chip for Cost-effective 3D Systems},
  pages = {2-13},
  year = {2012},
  volume = {5},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.5.2},
  author = {Walid Lafi and Didier Lattard and Ahmed Amine Jerraya}
}
@article{journals/ipsj/OkuKSMW10,
  title = {On Delay Test Quality for Test Cubes},
  pages = {283-291},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.283},
  author = {Shinji Oku and Seiji Kajihara and Yasuo Sato and Kohei Miyase and Xiaoqing Wen}
}
@article{journals/ipsj/IwatoSTI10,
  title = {A Low-power ASIP Generation Method by Extracting Minimum Execution Conditions},
  pages = {222-233},
  year = {2010},
  volume = {3},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.3.222},
  author = {Hirofumi Iwato and Keishi Sakanushi and Yoshinori Takeuchi and Masaharu Imai}
}
@article{journals/ipsj/GeCY09,
  title = {Exploration of Schedule Space by Random Walk},
  pages = {30-42},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.30},
  author = {Liangwei Ge and Song Chen and Takeshi Yoshimura}
}
@article{journals/ipsj/Fujita09,
  title = {Trends in Formal Verification Techniques for C-based Hardware Designs},
  pages = {2-17},
  year = {2009},
  volume = {2},
  journal = {IPSJ T. on System LSI Design Methodology},
  doi = {10.2197/ipsjtsldm.2.2},
  author = {Masahiro Fujita}
}
