
SELF_BALANCING_ROBOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000725c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08007370  08007370  00008370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074d8  080074d8  00009090  2**0
                  CONTENTS
  4 .ARM          00000008  080074d8  080074d8  000084d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074e0  080074e0  00009090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074e0  080074e0  000084e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080074e4  080074e4  000084e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080074e8  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  20000090  08007578  00009090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000304  08007578  00009304  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff96  00000000  00000000  000090b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025d4  00000000  00000000  0001904f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f78  00000000  00000000  0001b628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c38  00000000  00000000  0001c5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001918c  00000000  00000000  0001d1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000142f7  00000000  00000000  00036364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d8a6  00000000  00000000  0004a65b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7f01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bc0  00000000  00000000  000d7f44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000dcb04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000090 	.word	0x20000090
 800012c:	00000000 	.word	0x00000000
 8000130:	08007354 	.word	0x08007354

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000094 	.word	0x20000094
 800014c:	08007354 	.word	0x08007354

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_f2iz>:
 8000fe4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fec:	d30f      	bcc.n	800100e <__aeabi_f2iz+0x2a>
 8000fee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d90d      	bls.n	8001014 <__aeabi_f2iz+0x30>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001000:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001004:	fa23 f002 	lsr.w	r0, r3, r2
 8001008:	bf18      	it	ne
 800100a:	4240      	negne	r0, r0
 800100c:	4770      	bx	lr
 800100e:	f04f 0000 	mov.w	r0, #0
 8001012:	4770      	bx	lr
 8001014:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001018:	d101      	bne.n	800101e <__aeabi_f2iz+0x3a>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	d105      	bne.n	800102a <__aeabi_f2iz+0x46>
 800101e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001022:	bf08      	it	eq
 8001024:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001028:	4770      	bx	lr
 800102a:	f04f 0000 	mov.w	r0, #0
 800102e:	4770      	bx	lr

08001030 <filterGetRollAngle>:
#include "filter.h"

static Filter_Handler hfilter;

float filterGetRollAngle()
{
 8001030:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001034:	b08e      	sub	sp, #56	@ 0x38
 8001036:	af00      	add	r7, sp, #0
	Acc_Handler acc;
	Gyro_Handler gyro;

	float roll_angle_total = 0, roll_gyro = 0, roll_acc = 0;
 8001038:	f04f 0300 	mov.w	r3, #0
 800103c:	637b      	str	r3, [r7, #52]	@ 0x34
 800103e:	f04f 0300 	mov.w	r3, #0
 8001042:	633b      	str	r3, [r7, #48]	@ 0x30
 8001044:	f04f 0300 	mov.w	r3, #0
 8001048:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float dt_ms = HAL_GetTick() - hfilter.timestamp;
 800104a:	f001 f8d5 	bl	80021f8 <HAL_GetTick>
 800104e:	4603      	mov	r3, r0
 8001050:	4a59      	ldr	r2, [pc, #356]	@ (80011b8 <filterGetRollAngle+0x188>)
 8001052:	8892      	ldrh	r2, [r2, #4]
 8001054:	1a9b      	subs	r3, r3, r2
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fe1c 	bl	8000c94 <__aeabi_ui2f>
 800105c:	4603      	mov	r3, r0
 800105e:	62bb      	str	r3, [r7, #40]	@ 0x28

	hfilter.timestamp = HAL_GetTick();
 8001060:	f001 f8ca 	bl	80021f8 <HAL_GetTick>
 8001064:	4603      	mov	r3, r0
 8001066:	b29a      	uxth	r2, r3
 8001068:	4b53      	ldr	r3, [pc, #332]	@ (80011b8 <filterGetRollAngle+0x188>)
 800106a:	809a      	strh	r2, [r3, #4]

	mpu6050GetGyro(&gyro);
 800106c:	463b      	mov	r3, r7
 800106e:	4618      	mov	r0, r3
 8001070:	f000 fdc8 	bl	8001c04 <mpu6050GetGyro>
	mpu6050GetAcc(&acc);
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	4618      	mov	r0, r3
 800107a:	f000 fd81 	bl	8001b80 <mpu6050GetAcc>

	//Apply Low-Pass filter for the Accelerometer
	filterLpAcc(&acc);
 800107e:	f107 0314 	add.w	r3, r7, #20
 8001082:	4618      	mov	r0, r3
 8001084:	f000 f8a0 	bl	80011c8 <filterLpAcc>

	//Apply High-Pass filter for the Gyroscope
	filterHpGyro(&gyro);
 8001088:	463b      	mov	r3, r7
 800108a:	4618      	mov	r0, r3
 800108c:	f000 f904 	bl	8001298 <filterHpGyro>

	//Combine both inputs giving 97% weight to gyro according to literature
	roll_gyro = gyro.filtered_y*dt_ms/1000;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fe55 	bl	8000d44 <__aeabi_fmul>
 800109a:	4603      	mov	r3, r0
 800109c:	4947      	ldr	r1, [pc, #284]	@ (80011bc <filterGetRollAngle+0x18c>)
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff ff04 	bl	8000eac <__aeabi_fdiv>
 80010a4:	4603      	mov	r3, r0
 80010a6:	633b      	str	r3, [r7, #48]	@ 0x30
	roll_acc = (180*(atan(acc.filtered_x / sqrt(pow(acc.filtered_y, 2) + pow(acc.filtered_z,2)))))/PI;
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff f9bc 	bl	8000428 <__aeabi_f2d>
 80010b0:	4604      	mov	r4, r0
 80010b2:	460d      	mov	r5, r1
 80010b4:	6a3b      	ldr	r3, [r7, #32]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff f9b6 	bl	8000428 <__aeabi_f2d>
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010c4:	f005 f884 	bl	80061d0 <pow>
 80010c8:	4680      	mov	r8, r0
 80010ca:	4689      	mov	r9, r1
 80010cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff f9aa 	bl	8000428 <__aeabi_f2d>
 80010d4:	f04f 0200 	mov.w	r2, #0
 80010d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010dc:	f005 f878 	bl	80061d0 <pow>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4640      	mov	r0, r8
 80010e6:	4649      	mov	r1, r9
 80010e8:	f7ff f840 	bl	800016c <__adddf3>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	4610      	mov	r0, r2
 80010f2:	4619      	mov	r1, r3
 80010f4:	f005 f8d4 	bl	80062a0 <sqrt>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	4620      	mov	r0, r4
 80010fe:	4629      	mov	r1, r5
 8001100:	f7ff fb14 	bl	800072c <__aeabi_ddiv>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	4610      	mov	r0, r2
 800110a:	4619      	mov	r1, r3
 800110c:	f005 f8ec 	bl	80062e8 <atan>
 8001110:	f04f 0200 	mov.w	r2, #0
 8001114:	4b2a      	ldr	r3, [pc, #168]	@ (80011c0 <filterGetRollAngle+0x190>)
 8001116:	f7ff f9df 	bl	80004d8 <__aeabi_dmul>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4610      	mov	r0, r2
 8001120:	4619      	mov	r1, r3
 8001122:	a31f      	add	r3, pc, #124	@ (adr r3, 80011a0 <filterGetRollAngle+0x170>)
 8001124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001128:	f7ff fb00 	bl	800072c <__aeabi_ddiv>
 800112c:	4602      	mov	r2, r0
 800112e:	460b      	mov	r3, r1
 8001130:	4610      	mov	r0, r2
 8001132:	4619      	mov	r1, r3
 8001134:	f7ff fca8 	bl	8000a88 <__aeabi_d2f>
 8001138:	4603      	mov	r3, r0
 800113a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	roll_angle_total = (ALPHA * (hfilter.last_roll_angle + roll_gyro) + (1-ALPHA)*roll_acc);
 800113c:	4b1e      	ldr	r3, [pc, #120]	@ (80011b8 <filterGetRollAngle+0x188>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff fcf6 	bl	8000b34 <__addsf3>
 8001148:	4603      	mov	r3, r0
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff f96c 	bl	8000428 <__aeabi_f2d>
 8001150:	a315      	add	r3, pc, #84	@ (adr r3, 80011a8 <filterGetRollAngle+0x178>)
 8001152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001156:	f7ff f9bf 	bl	80004d8 <__aeabi_dmul>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	4614      	mov	r4, r2
 8001160:	461d      	mov	r5, r3
 8001162:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001164:	f7ff f960 	bl	8000428 <__aeabi_f2d>
 8001168:	a311      	add	r3, pc, #68	@ (adr r3, 80011b0 <filterGetRollAngle+0x180>)
 800116a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116e:	f7ff f9b3 	bl	80004d8 <__aeabi_dmul>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4620      	mov	r0, r4
 8001178:	4629      	mov	r1, r5
 800117a:	f7fe fff7 	bl	800016c <__adddf3>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	4610      	mov	r0, r2
 8001184:	4619      	mov	r1, r3
 8001186:	f7ff fc7f 	bl	8000a88 <__aeabi_d2f>
 800118a:	4603      	mov	r3, r0
 800118c:	637b      	str	r3, [r7, #52]	@ 0x34
	hfilter.last_roll_angle = roll_angle_total;
 800118e:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <filterGetRollAngle+0x188>)
 8001190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001192:	6013      	str	r3, [r2, #0]

	return roll_acc;
 8001194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001196:	4618      	mov	r0, r3
 8001198:	3738      	adds	r7, #56	@ 0x38
 800119a:	46bd      	mov	sp, r7
 800119c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80011a0:	54524550 	.word	0x54524550
 80011a4:	400921fb 	.word	0x400921fb
 80011a8:	cbfb15b5 	.word	0xcbfb15b5
 80011ac:	3fefc9ee 	.word	0x3fefc9ee
 80011b0:	02752580 	.word	0x02752580
 80011b4:	3f7b089a 	.word	0x3f7b089a
 80011b8:	200000ac 	.word	0x200000ac
 80011bc:	447a0000 	.word	0x447a0000
 80011c0:	40668000 	.word	0x40668000
 80011c4:	00000000 	.word	0x00000000

080011c8 <filterLpAcc>:

void filterLpAcc(Acc_Handler* acc)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	acc->filtered_x = (float)((acc->raw_x * G) / 8192);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff f914 	bl	8000404 <__aeabi_i2d>
 80011dc:	a32a      	add	r3, pc, #168	@ (adr r3, 8001288 <filterLpAcc+0xc0>)
 80011de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e2:	f7ff f979 	bl	80004d8 <__aeabi_dmul>
 80011e6:	4602      	mov	r2, r0
 80011e8:	460b      	mov	r3, r1
 80011ea:	4610      	mov	r0, r2
 80011ec:	4619      	mov	r1, r3
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	4b27      	ldr	r3, [pc, #156]	@ (8001290 <filterLpAcc+0xc8>)
 80011f4:	f7ff fa9a 	bl	800072c <__aeabi_ddiv>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4610      	mov	r0, r2
 80011fe:	4619      	mov	r1, r3
 8001200:	f7ff fc42 	bl	8000a88 <__aeabi_d2f>
 8001204:	4602      	mov	r2, r0
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	609a      	str	r2, [r3, #8]
	acc->filtered_y = (float)((acc->raw_y * G) / 8192);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff f8f7 	bl	8000404 <__aeabi_i2d>
 8001216:	a31c      	add	r3, pc, #112	@ (adr r3, 8001288 <filterLpAcc+0xc0>)
 8001218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121c:	f7ff f95c 	bl	80004d8 <__aeabi_dmul>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <filterLpAcc+0xc8>)
 800122e:	f7ff fa7d 	bl	800072c <__aeabi_ddiv>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	4610      	mov	r0, r2
 8001238:	4619      	mov	r1, r3
 800123a:	f7ff fc25 	bl	8000a88 <__aeabi_d2f>
 800123e:	4602      	mov	r2, r0
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	60da      	str	r2, [r3, #12]
	acc->filtered_z = (float)((acc->raw_z * G) / 8192);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff f8da 	bl	8000404 <__aeabi_i2d>
 8001250:	a30d      	add	r3, pc, #52	@ (adr r3, 8001288 <filterLpAcc+0xc0>)
 8001252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001256:	f7ff f93f 	bl	80004d8 <__aeabi_dmul>
 800125a:	4602      	mov	r2, r0
 800125c:	460b      	mov	r3, r1
 800125e:	4610      	mov	r0, r2
 8001260:	4619      	mov	r1, r3
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <filterLpAcc+0xc8>)
 8001268:	f7ff fa60 	bl	800072c <__aeabi_ddiv>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4610      	mov	r0, r2
 8001272:	4619      	mov	r1, r3
 8001274:	f7ff fc08 	bl	8000a88 <__aeabi_d2f>
 8001278:	4602      	mov	r2, r0
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	611a      	str	r2, [r3, #16]
}
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	51eb851f 	.word	0x51eb851f
 800128c:	40239eb8 	.word	0x40239eb8
 8001290:	40c00000 	.word	0x40c00000
 8001294:	00000000 	.word	0x00000000

08001298 <filterHpGyro>:

void filterHpGyro(Gyro_Handler* gyro)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	gyro->filtered_x = (float)(gyro->raw_x / 65.5);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff f8ac 	bl	8000404 <__aeabi_i2d>
 80012ac:	a31c      	add	r3, pc, #112	@ (adr r3, 8001320 <filterHpGyro+0x88>)
 80012ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b2:	f7ff fa3b 	bl	800072c <__aeabi_ddiv>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4610      	mov	r0, r2
 80012bc:	4619      	mov	r1, r3
 80012be:	f7ff fbe3 	bl	8000a88 <__aeabi_d2f>
 80012c2:	4602      	mov	r2, r0
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	609a      	str	r2, [r3, #8]
	gyro->filtered_y = (float)(gyro->raw_y / 65.5);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f898 	bl	8000404 <__aeabi_i2d>
 80012d4:	a312      	add	r3, pc, #72	@ (adr r3, 8001320 <filterHpGyro+0x88>)
 80012d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012da:	f7ff fa27 	bl	800072c <__aeabi_ddiv>
 80012de:	4602      	mov	r2, r0
 80012e0:	460b      	mov	r3, r1
 80012e2:	4610      	mov	r0, r2
 80012e4:	4619      	mov	r1, r3
 80012e6:	f7ff fbcf 	bl	8000a88 <__aeabi_d2f>
 80012ea:	4602      	mov	r2, r0
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	60da      	str	r2, [r3, #12]
	gyro->filtered_z = (float)(gyro->raw_z / 65.5);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f884 	bl	8000404 <__aeabi_i2d>
 80012fc:	a308      	add	r3, pc, #32	@ (adr r3, 8001320 <filterHpGyro+0x88>)
 80012fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001302:	f7ff fa13 	bl	800072c <__aeabi_ddiv>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	4610      	mov	r0, r2
 800130c:	4619      	mov	r1, r3
 800130e:	f7ff fbbb 	bl	8000a88 <__aeabi_d2f>
 8001312:	4602      	mov	r2, r0
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	611a      	str	r2, [r3, #16]
}
 8001318:	bf00      	nop
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	00000000 	.word	0x00000000
 8001324:	40506000 	.word	0x40506000

08001328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800132c:	f000 ff0c 	bl	8002148 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001330:	f000 f844 	bl	80013bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001334:	f000 f93a 	bl	80015ac <MX_GPIO_Init>
  MX_I2C1_Init();
 8001338:	f000 f87c 	bl	8001434 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800133c:	f000 f90c 	bl	8001558 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001340:	f000 f8a6 	bl	8001490 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // Send Hello message to UART to test transmission
  if(HAL_UART_Transmit(&huart1, (uint8_t*)hello_msg, strlen(hello_msg), HAL_MAX_DELAY) != HAL_OK)
 8001344:	481b      	ldr	r0, [pc, #108]	@ (80013b4 <main+0x8c>)
 8001346:	f7fe ff03 	bl	8000150 <strlen>
 800134a:	4603      	mov	r3, r0
 800134c:	b29a      	uxth	r2, r3
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
 8001352:	4918      	ldr	r1, [pc, #96]	@ (80013b4 <main+0x8c>)
 8001354:	4818      	ldr	r0, [pc, #96]	@ (80013b8 <main+0x90>)
 8001356:	f003 fcb7 	bl	8004cc8 <HAL_UART_Transmit>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <main+0x3c>
  {
	  Error_Handler();
 8001360:	f000 f964 	bl	800162c <Error_Handler>
  }

  //Init IMU
  HAL_Delay(500);
 8001364:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001368:	f000 ff50 	bl	800220c <HAL_Delay>
  if(!mpu6050Init()) Error_Handler();
 800136c:	f000 fab4 	bl	80018d8 <mpu6050Init>
 8001370:	4603      	mov	r3, r0
 8001372:	f083 0301 	eor.w	r3, r3, #1
 8001376:	b2db      	uxtb	r3, r3
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <main+0x58>
 800137c:	f000 f956 	bl	800162c <Error_Handler>

  //Init both motors
  if(!motorInit()) Error_Handler();
 8001380:	f000 f95a 	bl	8001638 <motorInit>
 8001384:	4603      	mov	r3, r0
 8001386:	f083 0301 	eor.w	r3, r3, #1
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <main+0x6c>
 8001390:	f000 f94c 	bl	800162c <Error_Handler>

  //Init PID controller
  if(!pidInit(1, 0, 0)) Error_Handler();
 8001394:	2200      	movs	r2, #0
 8001396:	2100      	movs	r1, #0
 8001398:	2001      	movs	r0, #1
 800139a:	f000 fc75 	bl	8001c88 <pidInit>
 800139e:	4603      	mov	r3, r0
 80013a0:	f083 0301 	eor.w	r3, r3, #1
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <main+0x86>
 80013aa:	f000 f93f 	bl	800162c <Error_Handler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	motorProcess();
 80013ae:	f000 fa4b 	bl	8001848 <motorProcess>
 80013b2:	e7fc      	b.n	80013ae <main+0x86>
 80013b4:	20000000 	.word	0x20000000
 80013b8:	20000150 	.word	0x20000150

080013bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b090      	sub	sp, #64	@ 0x40
 80013c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c2:	f107 0318 	add.w	r3, r7, #24
 80013c6:	2228      	movs	r2, #40	@ 0x28
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f004 fa70 	bl	80058b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
 80013dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013de:	2302      	movs	r3, #2
 80013e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013e2:	2301      	movs	r3, #1
 80013e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013e6:	2310      	movs	r3, #16
 80013e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013ea:	2300      	movs	r3, #0
 80013ec:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ee:	f107 0318 	add.w	r3, r7, #24
 80013f2:	4618      	mov	r0, r3
 80013f4:	f002 fbe8 	bl	8003bc8 <HAL_RCC_OscConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80013fe:	f000 f915 	bl	800162c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001402:	230f      	movs	r3, #15
 8001404:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	2100      	movs	r1, #0
 800141a:	4618      	mov	r0, r3
 800141c:	f002 fe56 	bl	80040cc <HAL_RCC_ClockConfig>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001426:	f000 f901 	bl	800162c <Error_Handler>
  }
}
 800142a:	bf00      	nop
 800142c:	3740      	adds	r7, #64	@ 0x40
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001438:	4b12      	ldr	r3, [pc, #72]	@ (8001484 <MX_I2C1_Init+0x50>)
 800143a:	4a13      	ldr	r2, [pc, #76]	@ (8001488 <MX_I2C1_Init+0x54>)
 800143c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800143e:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001440:	4a12      	ldr	r2, [pc, #72]	@ (800148c <MX_I2C1_Init+0x58>)
 8001442:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001444:	4b0f      	ldr	r3, [pc, #60]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001446:	2200      	movs	r2, #0
 8001448:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800144a:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <MX_I2C1_Init+0x50>)
 800144c:	2200      	movs	r2, #0
 800144e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001450:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001452:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001456:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001458:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <MX_I2C1_Init+0x50>)
 800145a:	2200      	movs	r2, #0
 800145c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001460:	2200      	movs	r2, #0
 8001462:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001464:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001466:	2200      	movs	r2, #0
 8001468:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800146a:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <MX_I2C1_Init+0x50>)
 800146c:	2200      	movs	r2, #0
 800146e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001470:	4804      	ldr	r0, [pc, #16]	@ (8001484 <MX_I2C1_Init+0x50>)
 8001472:	f001 fa21 	bl	80028b8 <HAL_I2C_Init>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800147c:	f000 f8d6 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	200000b4 	.word	0x200000b4
 8001488:	40005400 	.word	0x40005400
 800148c:	000186a0 	.word	0x000186a0

08001490 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	@ 0x28
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001496:	f107 0320 	add.w	r3, r7, #32
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
 80014ac:	611a      	str	r2, [r3, #16]
 80014ae:	615a      	str	r2, [r3, #20]
 80014b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014b2:	4b28      	ldr	r3, [pc, #160]	@ (8001554 <MX_TIM2_Init+0xc4>)
 80014b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80014ba:	4b26      	ldr	r3, [pc, #152]	@ (8001554 <MX_TIM2_Init+0xc4>)
 80014bc:	2200      	movs	r2, #0
 80014be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c0:	4b24      	ldr	r3, [pc, #144]	@ (8001554 <MX_TIM2_Init+0xc4>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80014c6:	4b23      	ldr	r3, [pc, #140]	@ (8001554 <MX_TIM2_Init+0xc4>)
 80014c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ce:	4b21      	ldr	r3, [pc, #132]	@ (8001554 <MX_TIM2_Init+0xc4>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001554 <MX_TIM2_Init+0xc4>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80014da:	481e      	ldr	r0, [pc, #120]	@ (8001554 <MX_TIM2_Init+0xc4>)
 80014dc:	f002 ff84 	bl	80043e8 <HAL_TIM_PWM_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80014e6:	f000 f8a1 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ea:	2300      	movs	r3, #0
 80014ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ee:	2300      	movs	r3, #0
 80014f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014f2:	f107 0320 	add.w	r3, r7, #32
 80014f6:	4619      	mov	r1, r3
 80014f8:	4816      	ldr	r0, [pc, #88]	@ (8001554 <MX_TIM2_Init+0xc4>)
 80014fa:	f003 fb37 	bl	8004b6c <HAL_TIMEx_MasterConfigSynchronization>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001504:	f000 f892 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001508:	2360      	movs	r3, #96	@ 0x60
 800150a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001510:	2300      	movs	r3, #0
 8001512:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	2200      	movs	r2, #0
 800151c:	4619      	mov	r1, r3
 800151e:	480d      	ldr	r0, [pc, #52]	@ (8001554 <MX_TIM2_Init+0xc4>)
 8001520:	f003 f854 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800152a:	f000 f87f 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	2204      	movs	r2, #4
 8001532:	4619      	mov	r1, r3
 8001534:	4807      	ldr	r0, [pc, #28]	@ (8001554 <MX_TIM2_Init+0xc4>)
 8001536:	f003 f849 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001540:	f000 f874 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001544:	4803      	ldr	r0, [pc, #12]	@ (8001554 <MX_TIM2_Init+0xc4>)
 8001546:	f000 fcdd 	bl	8001f04 <HAL_TIM_MspPostInit>

}
 800154a:	bf00      	nop
 800154c:	3728      	adds	r7, #40	@ 0x28
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000108 	.word	0x20000108

08001558 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800155c:	4b11      	ldr	r3, [pc, #68]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 800155e:	4a12      	ldr	r2, [pc, #72]	@ (80015a8 <MX_USART1_UART_Init+0x50>)
 8001560:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001562:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 8001564:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001568:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800156a:	4b0e      	ldr	r3, [pc, #56]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 800156c:	2200      	movs	r2, #0
 800156e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001570:	4b0c      	ldr	r3, [pc, #48]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 8001572:	2200      	movs	r2, #0
 8001574:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001576:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 8001578:	2200      	movs	r2, #0
 800157a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800157c:	4b09      	ldr	r3, [pc, #36]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 800157e:	220c      	movs	r2, #12
 8001580:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001582:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 8001584:	2200      	movs	r2, #0
 8001586:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001588:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 800158a:	2200      	movs	r2, #0
 800158c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800158e:	4805      	ldr	r0, [pc, #20]	@ (80015a4 <MX_USART1_UART_Init+0x4c>)
 8001590:	f003 fb4a 	bl	8004c28 <HAL_UART_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800159a:	f000 f847 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000150 	.word	0x20000150
 80015a8:	40013800 	.word	0x40013800

080015ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b2:	f107 0308 	add.w	r3, r7, #8
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c0:	4b18      	ldr	r3, [pc, #96]	@ (8001624 <MX_GPIO_Init+0x78>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	4a17      	ldr	r2, [pc, #92]	@ (8001624 <MX_GPIO_Init+0x78>)
 80015c6:	f043 0304 	orr.w	r3, r3, #4
 80015ca:	6193      	str	r3, [r2, #24]
 80015cc:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <MX_GPIO_Init+0x78>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	f003 0304 	and.w	r3, r3, #4
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d8:	4b12      	ldr	r3, [pc, #72]	@ (8001624 <MX_GPIO_Init+0x78>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	4a11      	ldr	r2, [pc, #68]	@ (8001624 <MX_GPIO_Init+0x78>)
 80015de:	f043 0308 	orr.w	r3, r3, #8
 80015e2:	6193      	str	r3, [r2, #24]
 80015e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001624 <MX_GPIO_Init+0x78>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f003 0308 	and.w	r3, r3, #8
 80015ec:	603b      	str	r3, [r7, #0]
 80015ee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80015f0:	2200      	movs	r2, #0
 80015f2:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 80015f6:	480c      	ldr	r0, [pc, #48]	@ (8001628 <MX_GPIO_Init+0x7c>)
 80015f8:	f001 f946 	bl	8002888 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80015fc:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001600:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001602:	2301      	movs	r3, #1
 8001604:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001606:	2302      	movs	r3, #2
 8001608:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160a:	2302      	movs	r3, #2
 800160c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160e:	f107 0308 	add.w	r3, r7, #8
 8001612:	4619      	mov	r1, r3
 8001614:	4804      	ldr	r0, [pc, #16]	@ (8001628 <MX_GPIO_Init+0x7c>)
 8001616:	f000 ffb3 	bl	8002580 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800161a:	bf00      	nop
 800161c:	3718      	adds	r7, #24
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40021000 	.word	0x40021000
 8001628:	40010800 	.word	0x40010800

0800162c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001630:	b672      	cpsid	i
}
 8001632:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <Error_Handler+0x8>

08001638 <motorInit>:

extern TIM_HandleTypeDef htim2;
extern Pid_Handler hpid;

bool motorInit()
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
	return HAL_OK == HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1)
 800163c:	2100      	movs	r1, #0
 800163e:	480a      	ldr	r0, [pc, #40]	@ (8001668 <motorInit+0x30>)
 8001640:	f002 ff22 	bl	8004488 <HAL_TIM_PWM_Start>
 8001644:	4603      	mov	r3, r0
			&& HAL_OK == HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001646:	2b00      	cmp	r3, #0
 8001648:	d108      	bne.n	800165c <motorInit+0x24>
 800164a:	2104      	movs	r1, #4
 800164c:	4806      	ldr	r0, [pc, #24]	@ (8001668 <motorInit+0x30>)
 800164e:	f002 ff1b 	bl	8004488 <HAL_TIM_PWM_Start>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d101      	bne.n	800165c <motorInit+0x24>
 8001658:	2301      	movs	r3, #1
 800165a:	e000      	b.n	800165e <motorInit+0x26>
 800165c:	2300      	movs	r3, #0
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	b2db      	uxtb	r3, r3
}
 8001664:	4618      	mov	r0, r3
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000108 	.word	0x20000108

0800166c <motorRequestMovementSpeed>:
	}
	HAL_Delay(2000);
}

void motorRequestMovementSpeed(int8_t speed, uint8_t motor)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	460a      	mov	r2, r1
 8001676:	71fb      	strb	r3, [r7, #7]
 8001678:	4613      	mov	r3, r2
 800167a:	71bb      	strb	r3, [r7, #6]
	uint8_t abs_speed = abs(speed);
 800167c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001680:	2b00      	cmp	r3, #0
 8001682:	bfb8      	it	lt
 8001684:	425b      	neglt	r3, r3
 8001686:	73fb      	strb	r3, [r7, #15]
	uint32_t ccr_value = (abs_speed * htim2.Init.Period)/100;
 8001688:	7bfb      	ldrb	r3, [r7, #15]
 800168a:	4a6c      	ldr	r2, [pc, #432]	@ (800183c <motorRequestMovementSpeed+0x1d0>)
 800168c:	68d2      	ldr	r2, [r2, #12]
 800168e:	fb02 f303 	mul.w	r3, r2, r3
 8001692:	4a6b      	ldr	r2, [pc, #428]	@ (8001840 <motorRequestMovementSpeed+0x1d4>)
 8001694:	fba2 2303 	umull	r2, r3, r2, r3
 8001698:	095b      	lsrs	r3, r3, #5
 800169a:	60bb      	str	r3, [r7, #8]
	switch(motor)
 800169c:	79bb      	ldrb	r3, [r7, #6]
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d06d      	beq.n	800177e <motorRequestMovementSpeed+0x112>
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	f300 80c6 	bgt.w	8001834 <motorRequestMovementSpeed+0x1c8>
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d002      	beq.n	80016b2 <motorRequestMovementSpeed+0x46>
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d033      	beq.n	8001718 <motorRequestMovementSpeed+0xac>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
			}
	}
}
 80016b0:	e0c0      	b.n	8001834 <motorRequestMovementSpeed+0x1c8>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, ccr_value);
 80016b2:	4b62      	ldr	r3, [pc, #392]	@ (800183c <motorRequestMovementSpeed+0x1d0>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	635a      	str	r2, [r3, #52]	@ 0x34
			if(speed >= 0)
 80016ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	db0c      	blt.n	80016dc <motorRequestMovementSpeed+0x70>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80016c2:	2201      	movs	r2, #1
 80016c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016c8:	485e      	ldr	r0, [pc, #376]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80016ca:	f001 f8dd 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016d4:	485b      	ldr	r0, [pc, #364]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80016d6:	f001 f8d7 	bl	8002888 <HAL_GPIO_WritePin>
			break;
 80016da:	e0ab      	b.n	8001834 <motorRequestMovementSpeed+0x1c8>
			}else if(speed <= 0)
 80016dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	dc0c      	bgt.n	80016fe <motorRequestMovementSpeed+0x92>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80016e4:	2200      	movs	r2, #0
 80016e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016ea:	4856      	ldr	r0, [pc, #344]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80016ec:	f001 f8cc 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80016f0:	2201      	movs	r2, #1
 80016f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016f6:	4853      	ldr	r0, [pc, #332]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80016f8:	f001 f8c6 	bl	8002888 <HAL_GPIO_WritePin>
			break;
 80016fc:	e09a      	b.n	8001834 <motorRequestMovementSpeed+0x1c8>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80016fe:	2200      	movs	r2, #0
 8001700:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001704:	484f      	ldr	r0, [pc, #316]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 8001706:	f001 f8bf 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800170a:	2200      	movs	r2, #0
 800170c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001710:	484c      	ldr	r0, [pc, #304]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 8001712:	f001 f8b9 	bl	8002888 <HAL_GPIO_WritePin>
			break;
 8001716:	e08d      	b.n	8001834 <motorRequestMovementSpeed+0x1c8>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, ccr_value);
 8001718:	4b48      	ldr	r3, [pc, #288]	@ (800183c <motorRequestMovementSpeed+0x1d0>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68ba      	ldr	r2, [r7, #8]
 800171e:	639a      	str	r2, [r3, #56]	@ 0x38
			if(speed >= 0)
 8001720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001724:	2b00      	cmp	r3, #0
 8001726:	db0c      	blt.n	8001742 <motorRequestMovementSpeed+0xd6>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001728:	2201      	movs	r2, #1
 800172a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800172e:	4845      	ldr	r0, [pc, #276]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 8001730:	f001 f8aa 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001734:	2200      	movs	r2, #0
 8001736:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800173a:	4842      	ldr	r0, [pc, #264]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 800173c:	f001 f8a4 	bl	8002888 <HAL_GPIO_WritePin>
			break;
 8001740:	e078      	b.n	8001834 <motorRequestMovementSpeed+0x1c8>
			}else if(speed <= 0)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	2b00      	cmp	r3, #0
 8001748:	dc0c      	bgt.n	8001764 <motorRequestMovementSpeed+0xf8>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800174a:	2200      	movs	r2, #0
 800174c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001750:	483c      	ldr	r0, [pc, #240]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 8001752:	f001 f899 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001756:	2201      	movs	r2, #1
 8001758:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800175c:	4839      	ldr	r0, [pc, #228]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 800175e:	f001 f893 	bl	8002888 <HAL_GPIO_WritePin>
			break;
 8001762:	e067      	b.n	8001834 <motorRequestMovementSpeed+0x1c8>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001764:	2200      	movs	r2, #0
 8001766:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800176a:	4836      	ldr	r0, [pc, #216]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 800176c:	f001 f88c 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001770:	2200      	movs	r2, #0
 8001772:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001776:	4833      	ldr	r0, [pc, #204]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 8001778:	f001 f886 	bl	8002888 <HAL_GPIO_WritePin>
			break;
 800177c:	e05a      	b.n	8001834 <motorRequestMovementSpeed+0x1c8>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, ccr_value);
 800177e:	4b2f      	ldr	r3, [pc, #188]	@ (800183c <motorRequestMovementSpeed+0x1d0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	68ba      	ldr	r2, [r7, #8]
 8001784:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, ccr_value);
 8001786:	4b2d      	ldr	r3, [pc, #180]	@ (800183c <motorRequestMovementSpeed+0x1d0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68ba      	ldr	r2, [r7, #8]
 800178c:	639a      	str	r2, [r3, #56]	@ 0x38
			if(speed >= 0)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	2b00      	cmp	r3, #0
 8001794:	db18      	blt.n	80017c8 <motorRequestMovementSpeed+0x15c>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001796:	2200      	movs	r2, #0
 8001798:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800179c:	4829      	ldr	r0, [pc, #164]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 800179e:	f001 f873 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80017a2:	2201      	movs	r2, #1
 80017a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017a8:	4826      	ldr	r0, [pc, #152]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80017aa:	f001 f86d 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80017ae:	2201      	movs	r2, #1
 80017b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017b4:	4823      	ldr	r0, [pc, #140]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80017b6:	f001 f867 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80017ba:	2200      	movs	r2, #0
 80017bc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017c0:	4820      	ldr	r0, [pc, #128]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80017c2:	f001 f861 	bl	8002888 <HAL_GPIO_WritePin>
}
 80017c6:	e035      	b.n	8001834 <motorRequestMovementSpeed+0x1c8>
			}else if(speed <= 0)
 80017c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	dc18      	bgt.n	8001802 <motorRequestMovementSpeed+0x196>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80017d0:	2201      	movs	r2, #1
 80017d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017d6:	481b      	ldr	r0, [pc, #108]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80017d8:	f001 f856 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80017dc:	2200      	movs	r2, #0
 80017de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017e2:	4818      	ldr	r0, [pc, #96]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80017e4:	f001 f850 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80017e8:	2200      	movs	r2, #0
 80017ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017ee:	4815      	ldr	r0, [pc, #84]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80017f0:	f001 f84a 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80017f4:	2201      	movs	r2, #1
 80017f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017fa:	4812      	ldr	r0, [pc, #72]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 80017fc:	f001 f844 	bl	8002888 <HAL_GPIO_WritePin>
}
 8001800:	e018      	b.n	8001834 <motorRequestMovementSpeed+0x1c8>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001802:	2200      	movs	r2, #0
 8001804:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001808:	480e      	ldr	r0, [pc, #56]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 800180a:	f001 f83d 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800180e:	2200      	movs	r2, #0
 8001810:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001814:	480b      	ldr	r0, [pc, #44]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 8001816:	f001 f837 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800181a:	2200      	movs	r2, #0
 800181c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001820:	4808      	ldr	r0, [pc, #32]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 8001822:	f001 f831 	bl	8002888 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001826:	2200      	movs	r2, #0
 8001828:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800182c:	4805      	ldr	r0, [pc, #20]	@ (8001844 <motorRequestMovementSpeed+0x1d8>)
 800182e:	f001 f82b 	bl	8002888 <HAL_GPIO_WritePin>
}
 8001832:	e7ff      	b.n	8001834 <motorRequestMovementSpeed+0x1c8>
 8001834:	bf00      	nop
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000108 	.word	0x20000108
 8001840:	51eb851f 	.word	0x51eb851f
 8001844:	40010800 	.word	0x40010800

08001848 <motorProcess>:

void motorProcess()
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b09c      	sub	sp, #112	@ 0x70
 800184c:	af00      	add	r7, sp, #0
	char msg[100];
	pidApply();
 800184e:	f000 fa33 	bl	8001cb8 <pidApply>
	double pid_perc = (hpid.output * 100) / PID_MAX;
 8001852:	4b1e      	ldr	r3, [pc, #120]	@ (80018cc <motorProcess+0x84>)
 8001854:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001858:	461a      	mov	r2, r3
 800185a:	4613      	mov	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4413      	add	r3, r2
 8001860:	4618      	mov	r0, r3
 8001862:	f7fe fdcf 	bl	8000404 <__aeabi_i2d>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	int8_t speed_pid_output = (int8_t)(pid_perc);
 800186e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001872:	f7ff f8e1 	bl	8000a38 <__aeabi_d2iz>
 8001876:	4603      	mov	r3, r0
 8001878:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if(hpid.change)
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <motorProcess+0x84>)
 800187e:	7e9b      	ldrb	r3, [r3, #26]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d019      	beq.n	80018b8 <motorProcess+0x70>
	{
		sprintf(msg, "Angle : %d \n\r", hpid.last_error);
 8001884:	4b11      	ldr	r3, [pc, #68]	@ (80018cc <motorProcess+0x84>)
 8001886:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800188a:	461a      	mov	r2, r3
 800188c:	463b      	mov	r3, r7
 800188e:	4910      	ldr	r1, [pc, #64]	@ (80018d0 <motorProcess+0x88>)
 8001890:	4618      	mov	r0, r3
 8001892:	f003 ffed 	bl	8005870 <siprintf>
		if(HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY) != HAL_OK)
 8001896:	463b      	mov	r3, r7
 8001898:	4618      	mov	r0, r3
 800189a:	f7fe fc59 	bl	8000150 <strlen>
 800189e:	4603      	mov	r3, r0
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	4639      	mov	r1, r7
 80018a4:	f04f 33ff 	mov.w	r3, #4294967295
 80018a8:	480a      	ldr	r0, [pc, #40]	@ (80018d4 <motorProcess+0x8c>)
 80018aa:	f003 fa0d 	bl	8004cc8 <HAL_UART_Transmit>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <motorProcess+0x70>
		{
			Error_Handler();
 80018b4:	f7ff feba 	bl	800162c <Error_Handler>
		}
	}
	motorRequestMovementSpeed(speed_pid_output, BOTH);
 80018b8:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80018bc:	2102      	movs	r1, #2
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff fed4 	bl	800166c <motorRequestMovementSpeed>
}
 80018c4:	bf00      	nop
 80018c6:	3770      	adds	r7, #112	@ 0x70
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000198 	.word	0x20000198
 80018d0:	08007370 	.word	0x08007370
 80018d4:	20000150 	.word	0x20000150

080018d8 <mpu6050Init>:
 */

#include "mpu6050.h"

bool mpu6050Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b0b8      	sub	sp, #224	@ 0xe0
 80018dc:	af04      	add	r7, sp, #16
	//Check if device is ready
	char msg[200];
	uint8_t reg_buff = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	71fb      	strb	r3, [r7, #7]

	if(HAL_I2C_IsDeviceReady(&hi2c1, MPU6050_ADDR, 1, HAL_MAX_DELAY) != HAL_OK)
 80018e2:	f04f 33ff 	mov.w	r3, #4294967295
 80018e6:	2201      	movs	r2, #1
 80018e8:	21d0      	movs	r1, #208	@ 0xd0
 80018ea:	48a0      	ldr	r0, [pc, #640]	@ (8001b6c <mpu6050Init+0x294>)
 80018ec:	f001 fc8a 	bl	8003204 <HAL_I2C_IsDeviceReady>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <mpu6050Init+0x22>
	{
		return false;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e133      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	//RESET MODULE
	reg_buff = 0x1<<7;
 80018fa:	2380      	movs	r3, #128	@ 0x80
 80018fc:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_PWR_MGMT_1_REG, 1, &reg_buff, 1, HAL_MAX_DELAY) != HAL_OK)
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001902:	9302      	str	r3, [sp, #8]
 8001904:	2301      	movs	r3, #1
 8001906:	9301      	str	r3, [sp, #4]
 8001908:	1dfb      	adds	r3, r7, #7
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	2301      	movs	r3, #1
 800190e:	226b      	movs	r2, #107	@ 0x6b
 8001910:	21d0      	movs	r1, #208	@ 0xd0
 8001912:	4896      	ldr	r0, [pc, #600]	@ (8001b6c <mpu6050Init+0x294>)
 8001914:	f001 f914 	bl	8002b40 <HAL_I2C_Mem_Write>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <mpu6050Init+0x4a>
	{
		return false;
 800191e:	2300      	movs	r3, #0
 8001920:	e11f      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 8001922:	2032      	movs	r0, #50	@ 0x32
 8001924:	f000 fc72 	bl	800220c <HAL_Delay>

	//Remove from SLEEP MODE
	if(HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_PWR_MGMT_1_REG, 1, 0, 1, HAL_MAX_DELAY) != HAL_OK)
 8001928:	f04f 33ff 	mov.w	r3, #4294967295
 800192c:	9302      	str	r3, [sp, #8]
 800192e:	2301      	movs	r3, #1
 8001930:	9301      	str	r3, [sp, #4]
 8001932:	2300      	movs	r3, #0
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	2301      	movs	r3, #1
 8001938:	226b      	movs	r2, #107	@ 0x6b
 800193a:	21d0      	movs	r1, #208	@ 0xd0
 800193c:	488b      	ldr	r0, [pc, #556]	@ (8001b6c <mpu6050Init+0x294>)
 800193e:	f001 f8ff 	bl	8002b40 <HAL_I2C_Mem_Write>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <mpu6050Init+0x74>
	{
		return false;
 8001948:	2300      	movs	r3, #0
 800194a:	e10a      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 800194c:	2032      	movs	r0, #50	@ 0x32
 800194e:	f000 fc5d 	bl	800220c <HAL_Delay>
	if(HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU6050_PWR_MGMT_1_REG, 1, &reg_buff, 1, HAL_MAX_DELAY) != HAL_OK)
 8001952:	f04f 33ff 	mov.w	r3, #4294967295
 8001956:	9302      	str	r3, [sp, #8]
 8001958:	2301      	movs	r3, #1
 800195a:	9301      	str	r3, [sp, #4]
 800195c:	1dfb      	adds	r3, r7, #7
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	2301      	movs	r3, #1
 8001962:	226b      	movs	r2, #107	@ 0x6b
 8001964:	21d0      	movs	r1, #208	@ 0xd0
 8001966:	4881      	ldr	r0, [pc, #516]	@ (8001b6c <mpu6050Init+0x294>)
 8001968:	f001 f9e4 	bl	8002d34 <HAL_I2C_Mem_Read>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <mpu6050Init+0x9e>
	{
		return false;
 8001972:	2300      	movs	r3, #0
 8001974:	e0f5      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 8001976:	2032      	movs	r0, #50	@ 0x32
 8001978:	f000 fc48 	bl	800220c <HAL_Delay>

	//Accelerometer configuration
	if(HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU6050_ACCEL_CONFIG_REG, 1, &reg_buff, 1, HAL_MAX_DELAY) != HAL_OK)
 800197c:	f04f 33ff 	mov.w	r3, #4294967295
 8001980:	9302      	str	r3, [sp, #8]
 8001982:	2301      	movs	r3, #1
 8001984:	9301      	str	r3, [sp, #4]
 8001986:	1dfb      	adds	r3, r7, #7
 8001988:	9300      	str	r3, [sp, #0]
 800198a:	2301      	movs	r3, #1
 800198c:	221c      	movs	r2, #28
 800198e:	21d0      	movs	r1, #208	@ 0xd0
 8001990:	4876      	ldr	r0, [pc, #472]	@ (8001b6c <mpu6050Init+0x294>)
 8001992:	f001 f9cf 	bl	8002d34 <HAL_I2C_Mem_Read>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <mpu6050Init+0xc8>
	{
		return false;
 800199c:	2300      	movs	r3, #0
 800199e:	e0e0      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 80019a0:	2032      	movs	r0, #50	@ 0x32
 80019a2:	f000 fc33 	bl	800220c <HAL_Delay>
	reg_buff |= (MPU6050_AFS_SEL_4G << MPU_6050_ACCEL_CONFIG_AFS_SEL);
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	f043 0308 	orr.w	r3, r3, #8
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_ACCEL_CONFIG_REG, 1, &reg_buff, 1, HAL_MAX_DELAY) != HAL_OK)
 80019b0:	f04f 33ff 	mov.w	r3, #4294967295
 80019b4:	9302      	str	r3, [sp, #8]
 80019b6:	2301      	movs	r3, #1
 80019b8:	9301      	str	r3, [sp, #4]
 80019ba:	1dfb      	adds	r3, r7, #7
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	2301      	movs	r3, #1
 80019c0:	221c      	movs	r2, #28
 80019c2:	21d0      	movs	r1, #208	@ 0xd0
 80019c4:	4869      	ldr	r0, [pc, #420]	@ (8001b6c <mpu6050Init+0x294>)
 80019c6:	f001 f8bb 	bl	8002b40 <HAL_I2C_Mem_Write>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <mpu6050Init+0xfc>
	{
		return false;
 80019d0:	2300      	movs	r3, #0
 80019d2:	e0c6      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 80019d4:	2032      	movs	r0, #50	@ 0x32
 80019d6:	f000 fc19 	bl	800220c <HAL_Delay>
	if(HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU6050_ACCEL_CONFIG_REG, 1, &reg_buff, 1, HAL_MAX_DELAY) != HAL_OK)
 80019da:	f04f 33ff 	mov.w	r3, #4294967295
 80019de:	9302      	str	r3, [sp, #8]
 80019e0:	2301      	movs	r3, #1
 80019e2:	9301      	str	r3, [sp, #4]
 80019e4:	1dfb      	adds	r3, r7, #7
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2301      	movs	r3, #1
 80019ea:	221c      	movs	r2, #28
 80019ec:	21d0      	movs	r1, #208	@ 0xd0
 80019ee:	485f      	ldr	r0, [pc, #380]	@ (8001b6c <mpu6050Init+0x294>)
 80019f0:	f001 f9a0 	bl	8002d34 <HAL_I2C_Mem_Read>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <mpu6050Init+0x126>
	{
		return false;
 80019fa:	2300      	movs	r3, #0
 80019fc:	e0b1      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 80019fe:	2032      	movs	r0, #50	@ 0x32
 8001a00:	f000 fc04 	bl	800220c <HAL_Delay>
	if(reg_buff != (MPU6050_AFS_SEL_4G << MPU_6050_ACCEL_CONFIG_AFS_SEL))
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	2b08      	cmp	r3, #8
 8001a08:	d015      	beq.n	8001a36 <mpu6050Init+0x15e>
	{
		sprintf(msg,"MPU6050_ACCEL_CONFIG NOT SET CORRECTLY\n\r");
 8001a0a:	f107 0308 	add.w	r3, r7, #8
 8001a0e:	4958      	ldr	r1, [pc, #352]	@ (8001b70 <mpu6050Init+0x298>)
 8001a10:	4618      	mov	r0, r3
 8001a12:	f003 ff2d 	bl	8005870 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a16:	f107 0308 	add.w	r3, r7, #8
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7fe fb98 	bl	8000150 <strlen>
 8001a20:	4603      	mov	r3, r0
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	f107 0108 	add.w	r1, r7, #8
 8001a28:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2c:	4851      	ldr	r0, [pc, #324]	@ (8001b74 <mpu6050Init+0x29c>)
 8001a2e:	f003 f94b 	bl	8004cc8 <HAL_UART_Transmit>
		return false;
 8001a32:	2300      	movs	r3, #0
 8001a34:	e095      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 8001a36:	2032      	movs	r0, #50	@ 0x32
 8001a38:	f000 fbe8 	bl	800220c <HAL_Delay>

	//Gyroscope configuration

	reg_buff = (MPU6050_FS_SEL_500HZ << MPU_6050_GYRO_CONFIG_FS_SEL);
 8001a3c:	2308      	movs	r3, #8
 8001a3e:	71fb      	strb	r3, [r7, #7]

	if(HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_GYRO_CONFIG_REG, 1, &reg_buff, 1, HAL_MAX_DELAY) != HAL_OK)
 8001a40:	f04f 33ff 	mov.w	r3, #4294967295
 8001a44:	9302      	str	r3, [sp, #8]
 8001a46:	2301      	movs	r3, #1
 8001a48:	9301      	str	r3, [sp, #4]
 8001a4a:	1dfb      	adds	r3, r7, #7
 8001a4c:	9300      	str	r3, [sp, #0]
 8001a4e:	2301      	movs	r3, #1
 8001a50:	221b      	movs	r2, #27
 8001a52:	21d0      	movs	r1, #208	@ 0xd0
 8001a54:	4845      	ldr	r0, [pc, #276]	@ (8001b6c <mpu6050Init+0x294>)
 8001a56:	f001 f873 	bl	8002b40 <HAL_I2C_Mem_Write>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <mpu6050Init+0x18c>
	{
		return false;
 8001a60:	2300      	movs	r3, #0
 8001a62:	e07e      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 8001a64:	2032      	movs	r0, #50	@ 0x32
 8001a66:	f000 fbd1 	bl	800220c <HAL_Delay>
	reg_buff = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU6050_GYRO_CONFIG_REG, 1, &reg_buff, 1, HAL_MAX_DELAY) != HAL_OK)
 8001a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a72:	9302      	str	r3, [sp, #8]
 8001a74:	2301      	movs	r3, #1
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	1dfb      	adds	r3, r7, #7
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	221b      	movs	r2, #27
 8001a80:	21d0      	movs	r1, #208	@ 0xd0
 8001a82:	483a      	ldr	r0, [pc, #232]	@ (8001b6c <mpu6050Init+0x294>)
 8001a84:	f001 f956 	bl	8002d34 <HAL_I2C_Mem_Read>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <mpu6050Init+0x1ba>
	{
		return false;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	e067      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 8001a92:	2032      	movs	r0, #50	@ 0x32
 8001a94:	f000 fbba 	bl	800220c <HAL_Delay>
	if(reg_buff != (MPU6050_FS_SEL_500HZ << MPU_6050_GYRO_CONFIG_FS_SEL))
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	2b08      	cmp	r3, #8
 8001a9c:	d015      	beq.n	8001aca <mpu6050Init+0x1f2>
	{
		sprintf(msg,"MPU6050_GYRO_CONFIG NOT SET CORRECTLY\n\r");
 8001a9e:	f107 0308 	add.w	r3, r7, #8
 8001aa2:	4935      	ldr	r1, [pc, #212]	@ (8001b78 <mpu6050Init+0x2a0>)
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f003 fee3 	bl	8005870 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001aaa:	f107 0308 	add.w	r3, r7, #8
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7fe fb4e 	bl	8000150 <strlen>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	f107 0108 	add.w	r1, r7, #8
 8001abc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac0:	482c      	ldr	r0, [pc, #176]	@ (8001b74 <mpu6050Init+0x29c>)
 8001ac2:	f003 f901 	bl	8004cc8 <HAL_UART_Transmit>
		return false;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	e04b      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 8001aca:	2032      	movs	r0, #50	@ 0x32
 8001acc:	f000 fb9e 	bl	800220c <HAL_Delay>
//		return false;
//	}
//	HAL_Delay(50);

	//DLPF configuration
	reg_buff = 0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_CONFIG_REG, 1, &reg_buff, 1, HAL_MAX_DELAY) != HAL_OK)
 8001ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad8:	9302      	str	r3, [sp, #8]
 8001ada:	2301      	movs	r3, #1
 8001adc:	9301      	str	r3, [sp, #4]
 8001ade:	1dfb      	adds	r3, r7, #7
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	221a      	movs	r2, #26
 8001ae6:	21d0      	movs	r1, #208	@ 0xd0
 8001ae8:	4820      	ldr	r0, [pc, #128]	@ (8001b6c <mpu6050Init+0x294>)
 8001aea:	f001 f829 	bl	8002b40 <HAL_I2C_Mem_Write>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <mpu6050Init+0x220>
	{
		return false;
 8001af4:	2300      	movs	r3, #0
 8001af6:	e034      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 8001af8:	2032      	movs	r0, #50	@ 0x32
 8001afa:	f000 fb87 	bl	800220c <HAL_Delay>
	if(HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU6050_CONFIG_REG, 1, &reg_buff, 1, HAL_MAX_DELAY) != HAL_OK)
 8001afe:	f04f 33ff 	mov.w	r3, #4294967295
 8001b02:	9302      	str	r3, [sp, #8]
 8001b04:	2301      	movs	r3, #1
 8001b06:	9301      	str	r3, [sp, #4]
 8001b08:	1dfb      	adds	r3, r7, #7
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	221a      	movs	r2, #26
 8001b10:	21d0      	movs	r1, #208	@ 0xd0
 8001b12:	4816      	ldr	r0, [pc, #88]	@ (8001b6c <mpu6050Init+0x294>)
 8001b14:	f001 f90e 	bl	8002d34 <HAL_I2C_Mem_Read>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <mpu6050Init+0x24a>
	{
		return false;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	e01f      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 8001b22:	2032      	movs	r0, #50	@ 0x32
 8001b24:	f000 fb72 	bl	800220c <HAL_Delay>
	if(reg_buff != 0)
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d015      	beq.n	8001b5a <mpu6050Init+0x282>
	{
		sprintf(msg,"MPU6050_CONFIG_REG NOT SET CORRECTLY\n\r");
 8001b2e:	f107 0308 	add.w	r3, r7, #8
 8001b32:	4912      	ldr	r1, [pc, #72]	@ (8001b7c <mpu6050Init+0x2a4>)
 8001b34:	4618      	mov	r0, r3
 8001b36:	f003 fe9b 	bl	8005870 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001b3a:	f107 0308 	add.w	r3, r7, #8
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7fe fb06 	bl	8000150 <strlen>
 8001b44:	4603      	mov	r3, r0
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	f107 0108 	add.w	r1, r7, #8
 8001b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b50:	4808      	ldr	r0, [pc, #32]	@ (8001b74 <mpu6050Init+0x29c>)
 8001b52:	f003 f8b9 	bl	8004cc8 <HAL_UART_Transmit>
		return false;
 8001b56:	2300      	movs	r3, #0
 8001b58:	e003      	b.n	8001b62 <mpu6050Init+0x28a>
	}
	HAL_Delay(50);
 8001b5a:	2032      	movs	r0, #50	@ 0x32
 8001b5c:	f000 fb56 	bl	800220c <HAL_Delay>

	return true;
 8001b60:	2301      	movs	r3, #1
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	37d0      	adds	r7, #208	@ 0xd0
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	200000b4 	.word	0x200000b4
 8001b70:	08007380 	.word	0x08007380
 8001b74:	20000150 	.word	0x20000150
 8001b78:	080073ac 	.word	0x080073ac
 8001b7c:	080073d4 	.word	0x080073d4

08001b80 <mpu6050GetAcc>:

void mpu6050GetAcc(Acc_Handler* acc_buff)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af04      	add	r7, sp, #16
 8001b86:	6078      	str	r0, [r7, #4]
	uint8_t reg_buff[6] = {0,0,0,0,0,0};
 8001b88:	4a1c      	ldr	r2, [pc, #112]	@ (8001bfc <mpu6050GetAcc+0x7c>)
 8001b8a:	f107 0308 	add.w	r3, r7, #8
 8001b8e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b92:	6018      	str	r0, [r3, #0]
 8001b94:	3304      	adds	r3, #4
 8001b96:	8019      	strh	r1, [r3, #0]

	if(HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU6050_ACCEL_DATA_REG, 1, reg_buff, 6, HAL_MAX_DELAY) != HAL_OK)
 8001b98:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9c:	9302      	str	r3, [sp, #8]
 8001b9e:	2306      	movs	r3, #6
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	f107 0308 	add.w	r3, r7, #8
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	2301      	movs	r3, #1
 8001baa:	223b      	movs	r2, #59	@ 0x3b
 8001bac:	21d0      	movs	r1, #208	@ 0xd0
 8001bae:	4814      	ldr	r0, [pc, #80]	@ (8001c00 <mpu6050GetAcc+0x80>)
 8001bb0:	f001 f8c0 	bl	8002d34 <HAL_I2C_Mem_Read>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <mpu6050GetAcc+0x3e>
	{
		Error_Handler();
 8001bba:	f7ff fd37 	bl	800162c <Error_Handler>
	}

	acc_buff->raw_x = ((uint16_t) reg_buff[0] << 8) | (uint16_t) reg_buff[1];
 8001bbe:	7a3b      	ldrb	r3, [r7, #8]
 8001bc0:	021b      	lsls	r3, r3, #8
 8001bc2:	b21a      	sxth	r2, r3
 8001bc4:	7a7b      	ldrb	r3, [r7, #9]
 8001bc6:	b21b      	sxth	r3, r3
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	b21a      	sxth	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	801a      	strh	r2, [r3, #0]
	acc_buff->raw_y = ((uint16_t) reg_buff[2] << 8) | (uint16_t) reg_buff[3];
 8001bd0:	7abb      	ldrb	r3, [r7, #10]
 8001bd2:	021b      	lsls	r3, r3, #8
 8001bd4:	b21a      	sxth	r2, r3
 8001bd6:	7afb      	ldrb	r3, [r7, #11]
 8001bd8:	b21b      	sxth	r3, r3
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	b21a      	sxth	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	805a      	strh	r2, [r3, #2]
	acc_buff->raw_z = ((uint16_t) reg_buff[4] << 8) | (uint16_t) reg_buff[5];
 8001be2:	7b3b      	ldrb	r3, [r7, #12]
 8001be4:	021b      	lsls	r3, r3, #8
 8001be6:	b21a      	sxth	r2, r3
 8001be8:	7b7b      	ldrb	r3, [r7, #13]
 8001bea:	b21b      	sxth	r3, r3
 8001bec:	4313      	orrs	r3, r2
 8001bee:	b21a      	sxth	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	809a      	strh	r2, [r3, #4]
}
 8001bf4:	bf00      	nop
 8001bf6:	3710      	adds	r7, #16
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	080073fc 	.word	0x080073fc
 8001c00:	200000b4 	.word	0x200000b4

08001c04 <mpu6050GetGyro>:

void mpu6050GetGyro(Gyro_Handler* gyro_buff)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b088      	sub	sp, #32
 8001c08:	af04      	add	r7, sp, #16
 8001c0a:	6078      	str	r0, [r7, #4]
	uint8_t reg_buff[6] = {0,0,0,0,0,0};
 8001c0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001c80 <mpu6050GetGyro+0x7c>)
 8001c0e:	f107 0308 	add.w	r3, r7, #8
 8001c12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c16:	6018      	str	r0, [r3, #0]
 8001c18:	3304      	adds	r3, #4
 8001c1a:	8019      	strh	r1, [r3, #0]

	if(HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU6050_GYRO_DATA_REG, 1, reg_buff, 6, HAL_MAX_DELAY) != HAL_OK)
 8001c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c20:	9302      	str	r3, [sp, #8]
 8001c22:	2306      	movs	r3, #6
 8001c24:	9301      	str	r3, [sp, #4]
 8001c26:	f107 0308 	add.w	r3, r7, #8
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	2243      	movs	r2, #67	@ 0x43
 8001c30:	21d0      	movs	r1, #208	@ 0xd0
 8001c32:	4814      	ldr	r0, [pc, #80]	@ (8001c84 <mpu6050GetGyro+0x80>)
 8001c34:	f001 f87e 	bl	8002d34 <HAL_I2C_Mem_Read>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <mpu6050GetGyro+0x3e>
	{
		Error_Handler();
 8001c3e:	f7ff fcf5 	bl	800162c <Error_Handler>
	}

	gyro_buff->raw_x = ((uint16_t) reg_buff[0] << 8) | (uint16_t) reg_buff[1];
 8001c42:	7a3b      	ldrb	r3, [r7, #8]
 8001c44:	021b      	lsls	r3, r3, #8
 8001c46:	b21a      	sxth	r2, r3
 8001c48:	7a7b      	ldrb	r3, [r7, #9]
 8001c4a:	b21b      	sxth	r3, r3
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	b21a      	sxth	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	801a      	strh	r2, [r3, #0]
	gyro_buff->raw_y = ((uint16_t) reg_buff[2] << 8) | (uint16_t) reg_buff[3];
 8001c54:	7abb      	ldrb	r3, [r7, #10]
 8001c56:	021b      	lsls	r3, r3, #8
 8001c58:	b21a      	sxth	r2, r3
 8001c5a:	7afb      	ldrb	r3, [r7, #11]
 8001c5c:	b21b      	sxth	r3, r3
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	b21a      	sxth	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	805a      	strh	r2, [r3, #2]
	gyro_buff->raw_z = ((uint16_t) reg_buff[4] << 8) | (uint16_t) reg_buff[5];
 8001c66:	7b3b      	ldrb	r3, [r7, #12]
 8001c68:	021b      	lsls	r3, r3, #8
 8001c6a:	b21a      	sxth	r2, r3
 8001c6c:	7b7b      	ldrb	r3, [r7, #13]
 8001c6e:	b21b      	sxth	r3, r3
 8001c70:	4313      	orrs	r3, r2
 8001c72:	b21a      	sxth	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	809a      	strh	r2, [r3, #4]
}
 8001c78:	bf00      	nop
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	080073fc 	.word	0x080073fc
 8001c84:	200000b4 	.word	0x200000b4

08001c88 <pidInit>:
#include "motor.h"

Pid_Handler hpid;

bool pidInit(uint32_t p, uint32_t i, uint32_t d)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
	hpid.p_gain = p;
 8001c94:	4a07      	ldr	r2, [pc, #28]	@ (8001cb4 <pidInit+0x2c>)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6013      	str	r3, [r2, #0]
	hpid.i_gain = i;
 8001c9a:	4a06      	ldr	r2, [pc, #24]	@ (8001cb4 <pidInit+0x2c>)
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	6053      	str	r3, [r2, #4]
	hpid.d_gain = d;
 8001ca0:	4a04      	ldr	r2, [pc, #16]	@ (8001cb4 <pidInit+0x2c>)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6093      	str	r3, [r2, #8]

	return true;
 8001ca6:	2301      	movs	r3, #1
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3714      	adds	r7, #20
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bc80      	pop	{r7}
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	20000198 	.word	0x20000198

08001cb8 <pidApply>:

void pidApply()
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
	int32_t error = filterGetRollAngle();
 8001cbe:	f7ff f9b7 	bl	8001030 <filterGetRollAngle>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff f98d 	bl	8000fe4 <__aeabi_f2iz>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	60fb      	str	r3, [r7, #12]
	uint32_t dt = HAL_GetTick() - hpid.timestamp;
 8001cce:	f000 fa93 	bl	80021f8 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc4 <pidApply+0x10c>)
 8001cd6:	695b      	ldr	r3, [r3, #20]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	60bb      	str	r3, [r7, #8]
	hpid.change = false;
 8001cdc:	4b39      	ldr	r3, [pc, #228]	@ (8001dc4 <pidApply+0x10c>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	769a      	strb	r2, [r3, #26]

	if(dt >= 25)
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	2b18      	cmp	r3, #24
 8001ce6:	d969      	bls.n	8001dbc <pidApply+0x104>
	{
		hpid.timestamp = HAL_GetTick();
 8001ce8:	f000 fa86 	bl	80021f8 <HAL_GetTick>
 8001cec:	4603      	mov	r3, r0
 8001cee:	4a35      	ldr	r2, [pc, #212]	@ (8001dc4 <pidApply+0x10c>)
 8001cf0:	6153      	str	r3, [r2, #20]

		hpid.error_sum += error;
 8001cf2:	4b34      	ldr	r3, [pc, #208]	@ (8001dc4 <pidApply+0x10c>)
 8001cf4:	691a      	ldr	r2, [r3, #16]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	4a32      	ldr	r2, [pc, #200]	@ (8001dc4 <pidApply+0x10c>)
 8001cfc:	6113      	str	r3, [r2, #16]

		if(hpid.error_sum >= INTEGRAL_GAIN_MAX)
 8001cfe:	4b31      	ldr	r3, [pc, #196]	@ (8001dc4 <pidApply+0x10c>)
 8001d00:	691b      	ldr	r3, [r3, #16]
 8001d02:	2b63      	cmp	r3, #99	@ 0x63
 8001d04:	dd02      	ble.n	8001d0c <pidApply+0x54>
		{
			hpid.error_sum = INTEGRAL_GAIN_MAX;
 8001d06:	4b2f      	ldr	r3, [pc, #188]	@ (8001dc4 <pidApply+0x10c>)
 8001d08:	2264      	movs	r2, #100	@ 0x64
 8001d0a:	611a      	str	r2, [r3, #16]
		}
		if(hpid.error_sum <= -INTEGRAL_GAIN_MAX)
 8001d0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc4 <pidApply+0x10c>)
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	f113 0f63 	cmn.w	r3, #99	@ 0x63
 8001d14:	da03      	bge.n	8001d1e <pidApply+0x66>
		{
			hpid.error_sum = -INTEGRAL_GAIN_MAX;
 8001d16:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc4 <pidApply+0x10c>)
 8001d18:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8001d1c:	611a      	str	r2, [r3, #16]
		}

		int16_t d = error - hpid.last_error;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	4b28      	ldr	r3, [pc, #160]	@ (8001dc4 <pidApply+0x10c>)
 8001d24:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	80fb      	strh	r3, [r7, #6]
		d = d / (int16_t)dt;
 8001d30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d34:	68ba      	ldr	r2, [r7, #8]
 8001d36:	b212      	sxth	r2, r2
 8001d38:	fb93 f3f2 	sdiv	r3, r3, r2
 8001d3c:	80fb      	strh	r3, [r7, #6]

		hpid.output = hpid.p_gain * error
 8001d3e:	4b21      	ldr	r3, [pc, #132]	@ (8001dc4 <pidApply+0x10c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
				+ hpid.i_gain * hpid.error_sum * dt
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	b292      	uxth	r2, r2
 8001d48:	fb02 f303 	mul.w	r3, r2, r3
 8001d4c:	b29a      	uxth	r2, r3
 8001d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc4 <pidApply+0x10c>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	491b      	ldr	r1, [pc, #108]	@ (8001dc4 <pidApply+0x10c>)
 8001d56:	6909      	ldr	r1, [r1, #16]
 8001d58:	b289      	uxth	r1, r1
 8001d5a:	fb01 f303 	mul.w	r3, r1, r3
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	68b9      	ldr	r1, [r7, #8]
 8001d62:	b289      	uxth	r1, r1
 8001d64:	fb01 f303 	mul.w	r3, r1, r3
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	b29a      	uxth	r2, r3
				+ hpid.d_gain * d;
 8001d6e:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <pidApply+0x10c>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001d78:	b289      	uxth	r1, r1
 8001d7a:	fb01 f303 	mul.w	r3, r1, r3
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	4413      	add	r3, r2
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	b21a      	sxth	r2, r3
		hpid.output = hpid.p_gain * error
 8001d86:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc4 <pidApply+0x10c>)
 8001d88:	831a      	strh	r2, [r3, #24]

		if(hpid.output >= PID_MAX)
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc4 <pidApply+0x10c>)
 8001d8c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001d90:	2b13      	cmp	r3, #19
 8001d92:	dd02      	ble.n	8001d9a <pidApply+0xe2>
		{
			hpid.output = PID_MAX;
 8001d94:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc4 <pidApply+0x10c>)
 8001d96:	2214      	movs	r2, #20
 8001d98:	831a      	strh	r2, [r3, #24]
		}
		if(hpid.output <= -PID_MAX)
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc4 <pidApply+0x10c>)
 8001d9c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001da0:	f113 0f13 	cmn.w	r3, #19
 8001da4:	da03      	bge.n	8001dae <pidApply+0xf6>
		{
			hpid.output = -PID_MAX;
 8001da6:	4b07      	ldr	r3, [pc, #28]	@ (8001dc4 <pidApply+0x10c>)
 8001da8:	f64f 72ec 	movw	r2, #65516	@ 0xffec
 8001dac:	831a      	strh	r2, [r3, #24]
		}
		hpid.last_error = error;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	b21a      	sxth	r2, r3
 8001db2:	4b04      	ldr	r3, [pc, #16]	@ (8001dc4 <pidApply+0x10c>)
 8001db4:	819a      	strh	r2, [r3, #12]
		hpid.change = true;
 8001db6:	4b03      	ldr	r3, [pc, #12]	@ (8001dc4 <pidApply+0x10c>)
 8001db8:	2201      	movs	r2, #1
 8001dba:	769a      	strb	r2, [r3, #26]
	}
}
 8001dbc:	bf00      	nop
 8001dbe:	3710      	adds	r7, #16
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000198 	.word	0x20000198

08001dc8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001dce:	4b15      	ldr	r3, [pc, #84]	@ (8001e24 <HAL_MspInit+0x5c>)
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	4a14      	ldr	r2, [pc, #80]	@ (8001e24 <HAL_MspInit+0x5c>)
 8001dd4:	f043 0301 	orr.w	r3, r3, #1
 8001dd8:	6193      	str	r3, [r2, #24]
 8001dda:	4b12      	ldr	r3, [pc, #72]	@ (8001e24 <HAL_MspInit+0x5c>)
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	60bb      	str	r3, [r7, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001de6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <HAL_MspInit+0x5c>)
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	4a0e      	ldr	r2, [pc, #56]	@ (8001e24 <HAL_MspInit+0x5c>)
 8001dec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df0:	61d3      	str	r3, [r2, #28]
 8001df2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e24 <HAL_MspInit+0x5c>)
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dfa:	607b      	str	r3, [r7, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001e28 <HAL_MspInit+0x60>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	4a04      	ldr	r2, [pc, #16]	@ (8001e28 <HAL_MspInit+0x60>)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	3714      	adds	r7, #20
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr
 8001e24:	40021000 	.word	0x40021000
 8001e28:	40010000 	.word	0x40010000

08001e2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08a      	sub	sp, #40	@ 0x28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a1d      	ldr	r2, [pc, #116]	@ (8001ebc <HAL_I2C_MspInit+0x90>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d132      	bne.n	8001eb2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ec0 <HAL_I2C_MspInit+0x94>)
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	4a1b      	ldr	r2, [pc, #108]	@ (8001ec0 <HAL_I2C_MspInit+0x94>)
 8001e52:	f043 0308 	orr.w	r3, r3, #8
 8001e56:	6193      	str	r3, [r2, #24]
 8001e58:	4b19      	ldr	r3, [pc, #100]	@ (8001ec0 <HAL_I2C_MspInit+0x94>)
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	f003 0308 	and.w	r3, r3, #8
 8001e60:	613b      	str	r3, [r7, #16]
 8001e62:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e64:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e6a:	2312      	movs	r3, #18
 8001e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e72:	f107 0314 	add.w	r3, r7, #20
 8001e76:	4619      	mov	r1, r3
 8001e78:	4812      	ldr	r0, [pc, #72]	@ (8001ec4 <HAL_I2C_MspInit+0x98>)
 8001e7a:	f000 fb81 	bl	8002580 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001e7e:	4b12      	ldr	r3, [pc, #72]	@ (8001ec8 <HAL_I2C_MspInit+0x9c>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e86:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e8e:	f043 0302 	orr.w	r3, r3, #2
 8001e92:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e94:	4a0c      	ldr	r2, [pc, #48]	@ (8001ec8 <HAL_I2C_MspInit+0x9c>)
 8001e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e98:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <HAL_I2C_MspInit+0x94>)
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	4a08      	ldr	r2, [pc, #32]	@ (8001ec0 <HAL_I2C_MspInit+0x94>)
 8001ea0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ea4:	61d3      	str	r3, [r2, #28]
 8001ea6:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <HAL_I2C_MspInit+0x94>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001eb2:	bf00      	nop
 8001eb4:	3728      	adds	r7, #40	@ 0x28
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40005400 	.word	0x40005400
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40010c00 	.word	0x40010c00
 8001ec8:	40010000 	.word	0x40010000

08001ecc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001edc:	d10b      	bne.n	8001ef6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ede:	4b08      	ldr	r3, [pc, #32]	@ (8001f00 <HAL_TIM_PWM_MspInit+0x34>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	4a07      	ldr	r2, [pc, #28]	@ (8001f00 <HAL_TIM_PWM_MspInit+0x34>)
 8001ee4:	f043 0301 	orr.w	r3, r3, #1
 8001ee8:	61d3      	str	r3, [r2, #28]
 8001eea:	4b05      	ldr	r3, [pc, #20]	@ (8001f00 <HAL_TIM_PWM_MspInit+0x34>)
 8001eec:	69db      	ldr	r3, [r3, #28]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ef6:	bf00      	nop
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr
 8001f00:	40021000 	.word	0x40021000

08001f04 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0c:	f107 0310 	add.w	r3, r7, #16
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f22:	d117      	bne.n	8001f54 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f24:	4b0d      	ldr	r3, [pc, #52]	@ (8001f5c <HAL_TIM_MspPostInit+0x58>)
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	4a0c      	ldr	r2, [pc, #48]	@ (8001f5c <HAL_TIM_MspPostInit+0x58>)
 8001f2a:	f043 0304 	orr.w	r3, r3, #4
 8001f2e:	6193      	str	r3, [r2, #24]
 8001f30:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <HAL_TIM_MspPostInit+0x58>)
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	f003 0304 	and.w	r3, r3, #4
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f44:	2302      	movs	r3, #2
 8001f46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f48:	f107 0310 	add.w	r3, r7, #16
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4804      	ldr	r0, [pc, #16]	@ (8001f60 <HAL_TIM_MspPostInit+0x5c>)
 8001f50:	f000 fb16 	bl	8002580 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f54:	bf00      	nop
 8001f56:	3720      	adds	r7, #32
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	40010800 	.word	0x40010800

08001f64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08a      	sub	sp, #40	@ 0x28
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f6c:	f107 0314 	add.w	r3, r7, #20
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
 8001f76:	609a      	str	r2, [r3, #8]
 8001f78:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a22      	ldr	r2, [pc, #136]	@ (8002008 <HAL_UART_MspInit+0xa4>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d13d      	bne.n	8002000 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f84:	4b21      	ldr	r3, [pc, #132]	@ (800200c <HAL_UART_MspInit+0xa8>)
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	4a20      	ldr	r2, [pc, #128]	@ (800200c <HAL_UART_MspInit+0xa8>)
 8001f8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f8e:	6193      	str	r3, [r2, #24]
 8001f90:	4b1e      	ldr	r3, [pc, #120]	@ (800200c <HAL_UART_MspInit+0xa8>)
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f98:	613b      	str	r3, [r7, #16]
 8001f9a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800200c <HAL_UART_MspInit+0xa8>)
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	4a1a      	ldr	r2, [pc, #104]	@ (800200c <HAL_UART_MspInit+0xa8>)
 8001fa2:	f043 0308 	orr.w	r3, r3, #8
 8001fa6:	6193      	str	r3, [r2, #24]
 8001fa8:	4b18      	ldr	r3, [pc, #96]	@ (800200c <HAL_UART_MspInit+0xa8>)
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	f003 0308 	and.w	r3, r3, #8
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fb4:	2340      	movs	r3, #64	@ 0x40
 8001fb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc0:	f107 0314 	add.w	r3, r7, #20
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4812      	ldr	r0, [pc, #72]	@ (8002010 <HAL_UART_MspInit+0xac>)
 8001fc8:	f000 fada 	bl	8002580 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fcc:	2380      	movs	r3, #128	@ 0x80
 8001fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd8:	f107 0314 	add.w	r3, r7, #20
 8001fdc:	4619      	mov	r1, r3
 8001fde:	480c      	ldr	r0, [pc, #48]	@ (8002010 <HAL_UART_MspInit+0xac>)
 8001fe0:	f000 face 	bl	8002580 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8002014 <HAL_UART_MspInit+0xb0>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fec:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001ff0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff4:	f043 0304 	orr.w	r3, r3, #4
 8001ff8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ffa:	4a06      	ldr	r2, [pc, #24]	@ (8002014 <HAL_UART_MspInit+0xb0>)
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffe:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002000:	bf00      	nop
 8002002:	3728      	adds	r7, #40	@ 0x28
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40013800 	.word	0x40013800
 800200c:	40021000 	.word	0x40021000
 8002010:	40010c00 	.word	0x40010c00
 8002014:	40010000 	.word	0x40010000

08002018 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800201c:	bf00      	nop
 800201e:	e7fd      	b.n	800201c <NMI_Handler+0x4>

08002020 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002024:	bf00      	nop
 8002026:	e7fd      	b.n	8002024 <HardFault_Handler+0x4>

08002028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <MemManage_Handler+0x4>

08002030 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <BusFault_Handler+0x4>

08002038 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <UsageFault_Handler+0x4>

08002040 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr

08002058 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr

08002064 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002068:	f000 f8b4 	bl	80021d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800206c:	bf00      	nop
 800206e:	bd80      	pop	{r7, pc}

08002070 <USART1_IRQHandler>:
/* please refer to the startup file (startup_stm32f1xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void USART1_IRQHandler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart1);
 8002074:	4802      	ldr	r0, [pc, #8]	@ (8002080 <USART1_IRQHandler+0x10>)
 8002076:	f002 feab 	bl	8004dd0 <HAL_UART_IRQHandler>
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000150 	.word	0x20000150

08002084 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800208c:	4a14      	ldr	r2, [pc, #80]	@ (80020e0 <_sbrk+0x5c>)
 800208e:	4b15      	ldr	r3, [pc, #84]	@ (80020e4 <_sbrk+0x60>)
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002098:	4b13      	ldr	r3, [pc, #76]	@ (80020e8 <_sbrk+0x64>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d102      	bne.n	80020a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020a0:	4b11      	ldr	r3, [pc, #68]	@ (80020e8 <_sbrk+0x64>)
 80020a2:	4a12      	ldr	r2, [pc, #72]	@ (80020ec <_sbrk+0x68>)
 80020a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020a6:	4b10      	ldr	r3, [pc, #64]	@ (80020e8 <_sbrk+0x64>)
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d207      	bcs.n	80020c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020b4:	f003 fc04 	bl	80058c0 <__errno>
 80020b8:	4603      	mov	r3, r0
 80020ba:	220c      	movs	r2, #12
 80020bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020be:	f04f 33ff 	mov.w	r3, #4294967295
 80020c2:	e009      	b.n	80020d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020c4:	4b08      	ldr	r3, [pc, #32]	@ (80020e8 <_sbrk+0x64>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ca:	4b07      	ldr	r3, [pc, #28]	@ (80020e8 <_sbrk+0x64>)
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	4a05      	ldr	r2, [pc, #20]	@ (80020e8 <_sbrk+0x64>)
 80020d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020d6:	68fb      	ldr	r3, [r7, #12]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20005000 	.word	0x20005000
 80020e4:	00000400 	.word	0x00000400
 80020e8:	200001b4 	.word	0x200001b4
 80020ec:	20000308 	.word	0x20000308

080020f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020f4:	bf00      	nop
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr

080020fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020fc:	f7ff fff8 	bl	80020f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002100:	480b      	ldr	r0, [pc, #44]	@ (8002130 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002102:	490c      	ldr	r1, [pc, #48]	@ (8002134 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002104:	4a0c      	ldr	r2, [pc, #48]	@ (8002138 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002108:	e002      	b.n	8002110 <LoopCopyDataInit>

0800210a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800210a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800210c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800210e:	3304      	adds	r3, #4

08002110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002114:	d3f9      	bcc.n	800210a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002116:	4a09      	ldr	r2, [pc, #36]	@ (800213c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002118:	4c09      	ldr	r4, [pc, #36]	@ (8002140 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800211a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800211c:	e001      	b.n	8002122 <LoopFillZerobss>

0800211e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800211e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002120:	3204      	adds	r2, #4

08002122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002124:	d3fb      	bcc.n	800211e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002126:	f003 fbd1 	bl	80058cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800212a:	f7ff f8fd 	bl	8001328 <main>
  bx lr
 800212e:	4770      	bx	lr
  ldr r0, =_sdata
 8002130:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002134:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002138:	080074e8 	.word	0x080074e8
  ldr r2, =_sbss
 800213c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002140:	20000304 	.word	0x20000304

08002144 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002144:	e7fe      	b.n	8002144 <ADC1_2_IRQHandler>
	...

08002148 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800214c:	4b08      	ldr	r3, [pc, #32]	@ (8002170 <HAL_Init+0x28>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a07      	ldr	r2, [pc, #28]	@ (8002170 <HAL_Init+0x28>)
 8002152:	f043 0310 	orr.w	r3, r3, #16
 8002156:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002158:	2003      	movs	r0, #3
 800215a:	f000 f92b 	bl	80023b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800215e:	200f      	movs	r0, #15
 8002160:	f000 f808 	bl	8002174 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002164:	f7ff fe30 	bl	8001dc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40022000 	.word	0x40022000

08002174 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800217c:	4b12      	ldr	r3, [pc, #72]	@ (80021c8 <HAL_InitTick+0x54>)
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4b12      	ldr	r3, [pc, #72]	@ (80021cc <HAL_InitTick+0x58>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	4619      	mov	r1, r3
 8002186:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800218a:	fbb3 f3f1 	udiv	r3, r3, r1
 800218e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002192:	4618      	mov	r0, r3
 8002194:	f000 f935 	bl	8002402 <HAL_SYSTICK_Config>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e00e      	b.n	80021c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b0f      	cmp	r3, #15
 80021a6:	d80a      	bhi.n	80021be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021a8:	2200      	movs	r2, #0
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	f04f 30ff 	mov.w	r0, #4294967295
 80021b0:	f000 f90b 	bl	80023ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021b4:	4a06      	ldr	r2, [pc, #24]	@ (80021d0 <HAL_InitTick+0x5c>)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
 80021bc:	e000      	b.n	80021c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	20000020 	.word	0x20000020
 80021cc:	20000028 	.word	0x20000028
 80021d0:	20000024 	.word	0x20000024

080021d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021d8:	4b05      	ldr	r3, [pc, #20]	@ (80021f0 <HAL_IncTick+0x1c>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	461a      	mov	r2, r3
 80021de:	4b05      	ldr	r3, [pc, #20]	@ (80021f4 <HAL_IncTick+0x20>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4413      	add	r3, r2
 80021e4:	4a03      	ldr	r2, [pc, #12]	@ (80021f4 <HAL_IncTick+0x20>)
 80021e6:	6013      	str	r3, [r2, #0]
}
 80021e8:	bf00      	nop
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr
 80021f0:	20000028 	.word	0x20000028
 80021f4:	200001b8 	.word	0x200001b8

080021f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  return uwTick;
 80021fc:	4b02      	ldr	r3, [pc, #8]	@ (8002208 <HAL_GetTick+0x10>)
 80021fe:	681b      	ldr	r3, [r3, #0]
}
 8002200:	4618      	mov	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr
 8002208:	200001b8 	.word	0x200001b8

0800220c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002214:	f7ff fff0 	bl	80021f8 <HAL_GetTick>
 8002218:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002224:	d005      	beq.n	8002232 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002226:	4b0a      	ldr	r3, [pc, #40]	@ (8002250 <HAL_Delay+0x44>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	461a      	mov	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	4413      	add	r3, r2
 8002230:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002232:	bf00      	nop
 8002234:	f7ff ffe0 	bl	80021f8 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	429a      	cmp	r2, r3
 8002242:	d8f7      	bhi.n	8002234 <HAL_Delay+0x28>
  {
  }
}
 8002244:	bf00      	nop
 8002246:	bf00      	nop
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000028 	.word	0x20000028

08002254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002254:	b480      	push	{r7}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002264:	4b0c      	ldr	r3, [pc, #48]	@ (8002298 <__NVIC_SetPriorityGrouping+0x44>)
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002270:	4013      	ands	r3, r2
 8002272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800227c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002280:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002286:	4a04      	ldr	r2, [pc, #16]	@ (8002298 <__NVIC_SetPriorityGrouping+0x44>)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	60d3      	str	r3, [r2, #12]
}
 800228c:	bf00      	nop
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	bc80      	pop	{r7}
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022a0:	4b04      	ldr	r3, [pc, #16]	@ (80022b4 <__NVIC_GetPriorityGrouping+0x18>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	0a1b      	lsrs	r3, r3, #8
 80022a6:	f003 0307 	and.w	r3, r3, #7
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bc80      	pop	{r7}
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	6039      	str	r1, [r7, #0]
 80022c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	db0a      	blt.n	80022e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	490c      	ldr	r1, [pc, #48]	@ (8002304 <__NVIC_SetPriority+0x4c>)
 80022d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d6:	0112      	lsls	r2, r2, #4
 80022d8:	b2d2      	uxtb	r2, r2
 80022da:	440b      	add	r3, r1
 80022dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022e0:	e00a      	b.n	80022f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	b2da      	uxtb	r2, r3
 80022e6:	4908      	ldr	r1, [pc, #32]	@ (8002308 <__NVIC_SetPriority+0x50>)
 80022e8:	79fb      	ldrb	r3, [r7, #7]
 80022ea:	f003 030f 	and.w	r3, r3, #15
 80022ee:	3b04      	subs	r3, #4
 80022f0:	0112      	lsls	r2, r2, #4
 80022f2:	b2d2      	uxtb	r2, r2
 80022f4:	440b      	add	r3, r1
 80022f6:	761a      	strb	r2, [r3, #24]
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bc80      	pop	{r7}
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	e000e100 	.word	0xe000e100
 8002308:	e000ed00 	.word	0xe000ed00

0800230c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800230c:	b480      	push	{r7}
 800230e:	b089      	sub	sp, #36	@ 0x24
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	f1c3 0307 	rsb	r3, r3, #7
 8002326:	2b04      	cmp	r3, #4
 8002328:	bf28      	it	cs
 800232a:	2304      	movcs	r3, #4
 800232c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	3304      	adds	r3, #4
 8002332:	2b06      	cmp	r3, #6
 8002334:	d902      	bls.n	800233c <NVIC_EncodePriority+0x30>
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	3b03      	subs	r3, #3
 800233a:	e000      	b.n	800233e <NVIC_EncodePriority+0x32>
 800233c:	2300      	movs	r3, #0
 800233e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002340:	f04f 32ff 	mov.w	r2, #4294967295
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	43da      	mvns	r2, r3
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	401a      	ands	r2, r3
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002354:	f04f 31ff 	mov.w	r1, #4294967295
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	fa01 f303 	lsl.w	r3, r1, r3
 800235e:	43d9      	mvns	r1, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002364:	4313      	orrs	r3, r2
         );
}
 8002366:	4618      	mov	r0, r3
 8002368:	3724      	adds	r7, #36	@ 0x24
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr

08002370 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3b01      	subs	r3, #1
 800237c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002380:	d301      	bcc.n	8002386 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002382:	2301      	movs	r3, #1
 8002384:	e00f      	b.n	80023a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002386:	4a0a      	ldr	r2, [pc, #40]	@ (80023b0 <SysTick_Config+0x40>)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3b01      	subs	r3, #1
 800238c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800238e:	210f      	movs	r1, #15
 8002390:	f04f 30ff 	mov.w	r0, #4294967295
 8002394:	f7ff ff90 	bl	80022b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002398:	4b05      	ldr	r3, [pc, #20]	@ (80023b0 <SysTick_Config+0x40>)
 800239a:	2200      	movs	r2, #0
 800239c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800239e:	4b04      	ldr	r3, [pc, #16]	@ (80023b0 <SysTick_Config+0x40>)
 80023a0:	2207      	movs	r2, #7
 80023a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	e000e010 	.word	0xe000e010

080023b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f7ff ff49 	bl	8002254 <__NVIC_SetPriorityGrouping>
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	4603      	mov	r3, r0
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
 80023d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023dc:	f7ff ff5e 	bl	800229c <__NVIC_GetPriorityGrouping>
 80023e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	68b9      	ldr	r1, [r7, #8]
 80023e6:	6978      	ldr	r0, [r7, #20]
 80023e8:	f7ff ff90 	bl	800230c <NVIC_EncodePriority>
 80023ec:	4602      	mov	r2, r0
 80023ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023f2:	4611      	mov	r1, r2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff ff5f 	bl	80022b8 <__NVIC_SetPriority>
}
 80023fa:	bf00      	nop
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b082      	sub	sp, #8
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff ffb0 	bl	8002370 <SysTick_Config>
 8002410:	4603      	mov	r3, r0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800241a:	b480      	push	{r7}
 800241c:	b085      	sub	sp, #20
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002422:	2300      	movs	r3, #0
 8002424:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d008      	beq.n	8002444 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2204      	movs	r2, #4
 8002436:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e020      	b.n	8002486 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 020e 	bic.w	r2, r2, #14
 8002452:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f022 0201 	bic.w	r2, r2, #1
 8002462:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800246c:	2101      	movs	r1, #1
 800246e:	fa01 f202 	lsl.w	r2, r1, r2
 8002472:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002484:	7bfb      	ldrb	r3, [r7, #15]
}
 8002486:	4618      	mov	r0, r3
 8002488:	3714      	adds	r7, #20
 800248a:	46bd      	mov	sp, r7
 800248c:	bc80      	pop	{r7}
 800248e:	4770      	bx	lr

08002490 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002498:	2300      	movs	r3, #0
 800249a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d005      	beq.n	80024b4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2204      	movs	r2, #4
 80024ac:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	73fb      	strb	r3, [r7, #15]
 80024b2:	e051      	b.n	8002558 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f022 020e 	bic.w	r2, r2, #14
 80024c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f022 0201 	bic.w	r2, r2, #1
 80024d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a22      	ldr	r2, [pc, #136]	@ (8002564 <HAL_DMA_Abort_IT+0xd4>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d029      	beq.n	8002532 <HAL_DMA_Abort_IT+0xa2>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a21      	ldr	r2, [pc, #132]	@ (8002568 <HAL_DMA_Abort_IT+0xd8>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d022      	beq.n	800252e <HAL_DMA_Abort_IT+0x9e>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a1f      	ldr	r2, [pc, #124]	@ (800256c <HAL_DMA_Abort_IT+0xdc>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d01a      	beq.n	8002528 <HAL_DMA_Abort_IT+0x98>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002570 <HAL_DMA_Abort_IT+0xe0>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d012      	beq.n	8002522 <HAL_DMA_Abort_IT+0x92>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a1c      	ldr	r2, [pc, #112]	@ (8002574 <HAL_DMA_Abort_IT+0xe4>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d00a      	beq.n	800251c <HAL_DMA_Abort_IT+0x8c>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a1b      	ldr	r2, [pc, #108]	@ (8002578 <HAL_DMA_Abort_IT+0xe8>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d102      	bne.n	8002516 <HAL_DMA_Abort_IT+0x86>
 8002510:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002514:	e00e      	b.n	8002534 <HAL_DMA_Abort_IT+0xa4>
 8002516:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800251a:	e00b      	b.n	8002534 <HAL_DMA_Abort_IT+0xa4>
 800251c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002520:	e008      	b.n	8002534 <HAL_DMA_Abort_IT+0xa4>
 8002522:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002526:	e005      	b.n	8002534 <HAL_DMA_Abort_IT+0xa4>
 8002528:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800252c:	e002      	b.n	8002534 <HAL_DMA_Abort_IT+0xa4>
 800252e:	2310      	movs	r3, #16
 8002530:	e000      	b.n	8002534 <HAL_DMA_Abort_IT+0xa4>
 8002532:	2301      	movs	r3, #1
 8002534:	4a11      	ldr	r2, [pc, #68]	@ (800257c <HAL_DMA_Abort_IT+0xec>)
 8002536:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	4798      	blx	r3
    } 
  }
  return status;
 8002558:	7bfb      	ldrb	r3, [r7, #15]
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40020008 	.word	0x40020008
 8002568:	4002001c 	.word	0x4002001c
 800256c:	40020030 	.word	0x40020030
 8002570:	40020044 	.word	0x40020044
 8002574:	40020058 	.word	0x40020058
 8002578:	4002006c 	.word	0x4002006c
 800257c:	40020000 	.word	0x40020000

08002580 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002580:	b480      	push	{r7}
 8002582:	b08b      	sub	sp, #44	@ 0x2c
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800258a:	2300      	movs	r3, #0
 800258c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800258e:	2300      	movs	r3, #0
 8002590:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002592:	e169      	b.n	8002868 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002594:	2201      	movs	r2, #1
 8002596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	69fa      	ldr	r2, [r7, #28]
 80025a4:	4013      	ands	r3, r2
 80025a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80025a8:	69ba      	ldr	r2, [r7, #24]
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	f040 8158 	bne.w	8002862 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	4a9a      	ldr	r2, [pc, #616]	@ (8002820 <HAL_GPIO_Init+0x2a0>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d05e      	beq.n	800267a <HAL_GPIO_Init+0xfa>
 80025bc:	4a98      	ldr	r2, [pc, #608]	@ (8002820 <HAL_GPIO_Init+0x2a0>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d875      	bhi.n	80026ae <HAL_GPIO_Init+0x12e>
 80025c2:	4a98      	ldr	r2, [pc, #608]	@ (8002824 <HAL_GPIO_Init+0x2a4>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d058      	beq.n	800267a <HAL_GPIO_Init+0xfa>
 80025c8:	4a96      	ldr	r2, [pc, #600]	@ (8002824 <HAL_GPIO_Init+0x2a4>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d86f      	bhi.n	80026ae <HAL_GPIO_Init+0x12e>
 80025ce:	4a96      	ldr	r2, [pc, #600]	@ (8002828 <HAL_GPIO_Init+0x2a8>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d052      	beq.n	800267a <HAL_GPIO_Init+0xfa>
 80025d4:	4a94      	ldr	r2, [pc, #592]	@ (8002828 <HAL_GPIO_Init+0x2a8>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d869      	bhi.n	80026ae <HAL_GPIO_Init+0x12e>
 80025da:	4a94      	ldr	r2, [pc, #592]	@ (800282c <HAL_GPIO_Init+0x2ac>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d04c      	beq.n	800267a <HAL_GPIO_Init+0xfa>
 80025e0:	4a92      	ldr	r2, [pc, #584]	@ (800282c <HAL_GPIO_Init+0x2ac>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d863      	bhi.n	80026ae <HAL_GPIO_Init+0x12e>
 80025e6:	4a92      	ldr	r2, [pc, #584]	@ (8002830 <HAL_GPIO_Init+0x2b0>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d046      	beq.n	800267a <HAL_GPIO_Init+0xfa>
 80025ec:	4a90      	ldr	r2, [pc, #576]	@ (8002830 <HAL_GPIO_Init+0x2b0>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d85d      	bhi.n	80026ae <HAL_GPIO_Init+0x12e>
 80025f2:	2b12      	cmp	r3, #18
 80025f4:	d82a      	bhi.n	800264c <HAL_GPIO_Init+0xcc>
 80025f6:	2b12      	cmp	r3, #18
 80025f8:	d859      	bhi.n	80026ae <HAL_GPIO_Init+0x12e>
 80025fa:	a201      	add	r2, pc, #4	@ (adr r2, 8002600 <HAL_GPIO_Init+0x80>)
 80025fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002600:	0800267b 	.word	0x0800267b
 8002604:	08002655 	.word	0x08002655
 8002608:	08002667 	.word	0x08002667
 800260c:	080026a9 	.word	0x080026a9
 8002610:	080026af 	.word	0x080026af
 8002614:	080026af 	.word	0x080026af
 8002618:	080026af 	.word	0x080026af
 800261c:	080026af 	.word	0x080026af
 8002620:	080026af 	.word	0x080026af
 8002624:	080026af 	.word	0x080026af
 8002628:	080026af 	.word	0x080026af
 800262c:	080026af 	.word	0x080026af
 8002630:	080026af 	.word	0x080026af
 8002634:	080026af 	.word	0x080026af
 8002638:	080026af 	.word	0x080026af
 800263c:	080026af 	.word	0x080026af
 8002640:	080026af 	.word	0x080026af
 8002644:	0800265d 	.word	0x0800265d
 8002648:	08002671 	.word	0x08002671
 800264c:	4a79      	ldr	r2, [pc, #484]	@ (8002834 <HAL_GPIO_Init+0x2b4>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d013      	beq.n	800267a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002652:	e02c      	b.n	80026ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	623b      	str	r3, [r7, #32]
          break;
 800265a:	e029      	b.n	80026b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	3304      	adds	r3, #4
 8002662:	623b      	str	r3, [r7, #32]
          break;
 8002664:	e024      	b.n	80026b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	3308      	adds	r3, #8
 800266c:	623b      	str	r3, [r7, #32]
          break;
 800266e:	e01f      	b.n	80026b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	330c      	adds	r3, #12
 8002676:	623b      	str	r3, [r7, #32]
          break;
 8002678:	e01a      	b.n	80026b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d102      	bne.n	8002688 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002682:	2304      	movs	r3, #4
 8002684:	623b      	str	r3, [r7, #32]
          break;
 8002686:	e013      	b.n	80026b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d105      	bne.n	800269c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002690:	2308      	movs	r3, #8
 8002692:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	69fa      	ldr	r2, [r7, #28]
 8002698:	611a      	str	r2, [r3, #16]
          break;
 800269a:	e009      	b.n	80026b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800269c:	2308      	movs	r3, #8
 800269e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	69fa      	ldr	r2, [r7, #28]
 80026a4:	615a      	str	r2, [r3, #20]
          break;
 80026a6:	e003      	b.n	80026b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80026a8:	2300      	movs	r3, #0
 80026aa:	623b      	str	r3, [r7, #32]
          break;
 80026ac:	e000      	b.n	80026b0 <HAL_GPIO_Init+0x130>
          break;
 80026ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	2bff      	cmp	r3, #255	@ 0xff
 80026b4:	d801      	bhi.n	80026ba <HAL_GPIO_Init+0x13a>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	e001      	b.n	80026be <HAL_GPIO_Init+0x13e>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3304      	adds	r3, #4
 80026be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	2bff      	cmp	r3, #255	@ 0xff
 80026c4:	d802      	bhi.n	80026cc <HAL_GPIO_Init+0x14c>
 80026c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	e002      	b.n	80026d2 <HAL_GPIO_Init+0x152>
 80026cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ce:	3b08      	subs	r3, #8
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	210f      	movs	r1, #15
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	fa01 f303 	lsl.w	r3, r1, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	401a      	ands	r2, r3
 80026e4:	6a39      	ldr	r1, [r7, #32]
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	fa01 f303 	lsl.w	r3, r1, r3
 80026ec:	431a      	orrs	r2, r3
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 80b1 	beq.w	8002862 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002700:	4b4d      	ldr	r3, [pc, #308]	@ (8002838 <HAL_GPIO_Init+0x2b8>)
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	4a4c      	ldr	r2, [pc, #304]	@ (8002838 <HAL_GPIO_Init+0x2b8>)
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	6193      	str	r3, [r2, #24]
 800270c:	4b4a      	ldr	r3, [pc, #296]	@ (8002838 <HAL_GPIO_Init+0x2b8>)
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002718:	4a48      	ldr	r2, [pc, #288]	@ (800283c <HAL_GPIO_Init+0x2bc>)
 800271a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271c:	089b      	lsrs	r3, r3, #2
 800271e:	3302      	adds	r3, #2
 8002720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002724:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002728:	f003 0303 	and.w	r3, r3, #3
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	220f      	movs	r2, #15
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	43db      	mvns	r3, r3
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	4013      	ands	r3, r2
 800273a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	4a40      	ldr	r2, [pc, #256]	@ (8002840 <HAL_GPIO_Init+0x2c0>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d013      	beq.n	800276c <HAL_GPIO_Init+0x1ec>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a3f      	ldr	r2, [pc, #252]	@ (8002844 <HAL_GPIO_Init+0x2c4>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d00d      	beq.n	8002768 <HAL_GPIO_Init+0x1e8>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a3e      	ldr	r2, [pc, #248]	@ (8002848 <HAL_GPIO_Init+0x2c8>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d007      	beq.n	8002764 <HAL_GPIO_Init+0x1e4>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a3d      	ldr	r2, [pc, #244]	@ (800284c <HAL_GPIO_Init+0x2cc>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d101      	bne.n	8002760 <HAL_GPIO_Init+0x1e0>
 800275c:	2303      	movs	r3, #3
 800275e:	e006      	b.n	800276e <HAL_GPIO_Init+0x1ee>
 8002760:	2304      	movs	r3, #4
 8002762:	e004      	b.n	800276e <HAL_GPIO_Init+0x1ee>
 8002764:	2302      	movs	r3, #2
 8002766:	e002      	b.n	800276e <HAL_GPIO_Init+0x1ee>
 8002768:	2301      	movs	r3, #1
 800276a:	e000      	b.n	800276e <HAL_GPIO_Init+0x1ee>
 800276c:	2300      	movs	r3, #0
 800276e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002770:	f002 0203 	and.w	r2, r2, #3
 8002774:	0092      	lsls	r2, r2, #2
 8002776:	4093      	lsls	r3, r2
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	4313      	orrs	r3, r2
 800277c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800277e:	492f      	ldr	r1, [pc, #188]	@ (800283c <HAL_GPIO_Init+0x2bc>)
 8002780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002782:	089b      	lsrs	r3, r3, #2
 8002784:	3302      	adds	r3, #2
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002794:	2b00      	cmp	r3, #0
 8002796:	d006      	beq.n	80027a6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002798:	4b2d      	ldr	r3, [pc, #180]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	492c      	ldr	r1, [pc, #176]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	608b      	str	r3, [r1, #8]
 80027a4:	e006      	b.n	80027b4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	43db      	mvns	r3, r3
 80027ae:	4928      	ldr	r1, [pc, #160]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d006      	beq.n	80027ce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80027c0:	4b23      	ldr	r3, [pc, #140]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 80027c2:	68da      	ldr	r2, [r3, #12]
 80027c4:	4922      	ldr	r1, [pc, #136]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	60cb      	str	r3, [r1, #12]
 80027cc:	e006      	b.n	80027dc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027ce:	4b20      	ldr	r3, [pc, #128]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 80027d0:	68da      	ldr	r2, [r3, #12]
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	43db      	mvns	r3, r3
 80027d6:	491e      	ldr	r1, [pc, #120]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 80027d8:	4013      	ands	r3, r2
 80027da:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d006      	beq.n	80027f6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80027e8:	4b19      	ldr	r3, [pc, #100]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	4918      	ldr	r1, [pc, #96]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	604b      	str	r3, [r1, #4]
 80027f4:	e006      	b.n	8002804 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027f6:	4b16      	ldr	r3, [pc, #88]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 80027f8:	685a      	ldr	r2, [r3, #4]
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	43db      	mvns	r3, r3
 80027fe:	4914      	ldr	r1, [pc, #80]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 8002800:	4013      	ands	r3, r2
 8002802:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d021      	beq.n	8002854 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002810:	4b0f      	ldr	r3, [pc, #60]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	490e      	ldr	r1, [pc, #56]	@ (8002850 <HAL_GPIO_Init+0x2d0>)
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	4313      	orrs	r3, r2
 800281a:	600b      	str	r3, [r1, #0]
 800281c:	e021      	b.n	8002862 <HAL_GPIO_Init+0x2e2>
 800281e:	bf00      	nop
 8002820:	10320000 	.word	0x10320000
 8002824:	10310000 	.word	0x10310000
 8002828:	10220000 	.word	0x10220000
 800282c:	10210000 	.word	0x10210000
 8002830:	10120000 	.word	0x10120000
 8002834:	10110000 	.word	0x10110000
 8002838:	40021000 	.word	0x40021000
 800283c:	40010000 	.word	0x40010000
 8002840:	40010800 	.word	0x40010800
 8002844:	40010c00 	.word	0x40010c00
 8002848:	40011000 	.word	0x40011000
 800284c:	40011400 	.word	0x40011400
 8002850:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002854:	4b0b      	ldr	r3, [pc, #44]	@ (8002884 <HAL_GPIO_Init+0x304>)
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	43db      	mvns	r3, r3
 800285c:	4909      	ldr	r1, [pc, #36]	@ (8002884 <HAL_GPIO_Init+0x304>)
 800285e:	4013      	ands	r3, r2
 8002860:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002864:	3301      	adds	r3, #1
 8002866:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286e:	fa22 f303 	lsr.w	r3, r2, r3
 8002872:	2b00      	cmp	r3, #0
 8002874:	f47f ae8e 	bne.w	8002594 <HAL_GPIO_Init+0x14>
  }
}
 8002878:	bf00      	nop
 800287a:	bf00      	nop
 800287c:	372c      	adds	r7, #44	@ 0x2c
 800287e:	46bd      	mov	sp, r7
 8002880:	bc80      	pop	{r7}
 8002882:	4770      	bx	lr
 8002884:	40010400 	.word	0x40010400

08002888 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	460b      	mov	r3, r1
 8002892:	807b      	strh	r3, [r7, #2]
 8002894:	4613      	mov	r3, r2
 8002896:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002898:	787b      	ldrb	r3, [r7, #1]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d003      	beq.n	80028a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800289e:	887a      	ldrh	r2, [r7, #2]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80028a4:	e003      	b.n	80028ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80028a6:	887b      	ldrh	r3, [r7, #2]
 80028a8:	041a      	lsls	r2, r3, #16
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	611a      	str	r2, [r3, #16]
}
 80028ae:	bf00      	nop
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e12b      	b.n	8002b22 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d106      	bne.n	80028e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7ff faa4 	bl	8001e2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2224      	movs	r2, #36	@ 0x24
 80028e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0201 	bic.w	r2, r2, #1
 80028fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800290a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800291a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800291c:	f001 fd1e 	bl	800435c <HAL_RCC_GetPCLK1Freq>
 8002920:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	4a81      	ldr	r2, [pc, #516]	@ (8002b2c <HAL_I2C_Init+0x274>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d807      	bhi.n	800293c <HAL_I2C_Init+0x84>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	4a80      	ldr	r2, [pc, #512]	@ (8002b30 <HAL_I2C_Init+0x278>)
 8002930:	4293      	cmp	r3, r2
 8002932:	bf94      	ite	ls
 8002934:	2301      	movls	r3, #1
 8002936:	2300      	movhi	r3, #0
 8002938:	b2db      	uxtb	r3, r3
 800293a:	e006      	b.n	800294a <HAL_I2C_Init+0x92>
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	4a7d      	ldr	r2, [pc, #500]	@ (8002b34 <HAL_I2C_Init+0x27c>)
 8002940:	4293      	cmp	r3, r2
 8002942:	bf94      	ite	ls
 8002944:	2301      	movls	r3, #1
 8002946:	2300      	movhi	r3, #0
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e0e7      	b.n	8002b22 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	4a78      	ldr	r2, [pc, #480]	@ (8002b38 <HAL_I2C_Init+0x280>)
 8002956:	fba2 2303 	umull	r2, r3, r2, r3
 800295a:	0c9b      	lsrs	r3, r3, #18
 800295c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	68ba      	ldr	r2, [r7, #8]
 800296e:	430a      	orrs	r2, r1
 8002970:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6a1b      	ldr	r3, [r3, #32]
 8002978:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	4a6a      	ldr	r2, [pc, #424]	@ (8002b2c <HAL_I2C_Init+0x274>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d802      	bhi.n	800298c <HAL_I2C_Init+0xd4>
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	3301      	adds	r3, #1
 800298a:	e009      	b.n	80029a0 <HAL_I2C_Init+0xe8>
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002992:	fb02 f303 	mul.w	r3, r2, r3
 8002996:	4a69      	ldr	r2, [pc, #420]	@ (8002b3c <HAL_I2C_Init+0x284>)
 8002998:	fba2 2303 	umull	r2, r3, r2, r3
 800299c:	099b      	lsrs	r3, r3, #6
 800299e:	3301      	adds	r3, #1
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	6812      	ldr	r2, [r2, #0]
 80029a4:	430b      	orrs	r3, r1
 80029a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80029b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	495c      	ldr	r1, [pc, #368]	@ (8002b2c <HAL_I2C_Init+0x274>)
 80029bc:	428b      	cmp	r3, r1
 80029be:	d819      	bhi.n	80029f4 <HAL_I2C_Init+0x13c>
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	1e59      	subs	r1, r3, #1
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80029ce:	1c59      	adds	r1, r3, #1
 80029d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80029d4:	400b      	ands	r3, r1
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d00a      	beq.n	80029f0 <HAL_I2C_Init+0x138>
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	1e59      	subs	r1, r3, #1
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80029e8:	3301      	adds	r3, #1
 80029ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029ee:	e051      	b.n	8002a94 <HAL_I2C_Init+0x1dc>
 80029f0:	2304      	movs	r3, #4
 80029f2:	e04f      	b.n	8002a94 <HAL_I2C_Init+0x1dc>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d111      	bne.n	8002a20 <HAL_I2C_Init+0x168>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	1e58      	subs	r0, r3, #1
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6859      	ldr	r1, [r3, #4]
 8002a04:	460b      	mov	r3, r1
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	440b      	add	r3, r1
 8002a0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a0e:	3301      	adds	r3, #1
 8002a10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	bf0c      	ite	eq
 8002a18:	2301      	moveq	r3, #1
 8002a1a:	2300      	movne	r3, #0
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	e012      	b.n	8002a46 <HAL_I2C_Init+0x18e>
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	1e58      	subs	r0, r3, #1
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6859      	ldr	r1, [r3, #4]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	0099      	lsls	r1, r3, #2
 8002a30:	440b      	add	r3, r1
 8002a32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a36:	3301      	adds	r3, #1
 8002a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	bf0c      	ite	eq
 8002a40:	2301      	moveq	r3, #1
 8002a42:	2300      	movne	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <HAL_I2C_Init+0x196>
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e022      	b.n	8002a94 <HAL_I2C_Init+0x1dc>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d10e      	bne.n	8002a74 <HAL_I2C_Init+0x1bc>
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	1e58      	subs	r0, r3, #1
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6859      	ldr	r1, [r3, #4]
 8002a5e:	460b      	mov	r3, r1
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	440b      	add	r3, r1
 8002a64:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a68:	3301      	adds	r3, #1
 8002a6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a72:	e00f      	b.n	8002a94 <HAL_I2C_Init+0x1dc>
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	1e58      	subs	r0, r3, #1
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6859      	ldr	r1, [r3, #4]
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	440b      	add	r3, r1
 8002a82:	0099      	lsls	r1, r3, #2
 8002a84:	440b      	add	r3, r1
 8002a86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a94:	6879      	ldr	r1, [r7, #4]
 8002a96:	6809      	ldr	r1, [r1, #0]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	69da      	ldr	r2, [r3, #28]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a1b      	ldr	r3, [r3, #32]
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002ac2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6911      	ldr	r1, [r2, #16]
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	68d2      	ldr	r2, [r2, #12]
 8002ace:	4311      	orrs	r1, r2
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	6812      	ldr	r2, [r2, #0]
 8002ad4:	430b      	orrs	r3, r1
 8002ad6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	695a      	ldr	r2, [r3, #20]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	431a      	orrs	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	430a      	orrs	r2, r1
 8002af2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f042 0201 	orr.w	r2, r2, #1
 8002b02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2220      	movs	r2, #32
 8002b0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	000186a0 	.word	0x000186a0
 8002b30:	001e847f 	.word	0x001e847f
 8002b34:	003d08ff 	.word	0x003d08ff
 8002b38:	431bde83 	.word	0x431bde83
 8002b3c:	10624dd3 	.word	0x10624dd3

08002b40 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b088      	sub	sp, #32
 8002b44:	af02      	add	r7, sp, #8
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	4608      	mov	r0, r1
 8002b4a:	4611      	mov	r1, r2
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	4603      	mov	r3, r0
 8002b50:	817b      	strh	r3, [r7, #10]
 8002b52:	460b      	mov	r3, r1
 8002b54:	813b      	strh	r3, [r7, #8]
 8002b56:	4613      	mov	r3, r2
 8002b58:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b5a:	f7ff fb4d 	bl	80021f8 <HAL_GetTick>
 8002b5e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2b20      	cmp	r3, #32
 8002b6a:	f040 80d9 	bne.w	8002d20 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	2319      	movs	r3, #25
 8002b74:	2201      	movs	r2, #1
 8002b76:	496d      	ldr	r1, [pc, #436]	@ (8002d2c <HAL_I2C_Mem_Write+0x1ec>)
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 fdef 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002b84:	2302      	movs	r3, #2
 8002b86:	e0cc      	b.n	8002d22 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d101      	bne.n	8002b96 <HAL_I2C_Mem_Write+0x56>
 8002b92:	2302      	movs	r3, #2
 8002b94:	e0c5      	b.n	8002d22 <HAL_I2C_Mem_Write+0x1e2>
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d007      	beq.n	8002bbc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f042 0201 	orr.w	r2, r2, #1
 8002bba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2221      	movs	r2, #33	@ 0x21
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2240      	movs	r2, #64	@ 0x40
 8002bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2200      	movs	r2, #0
 8002be0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6a3a      	ldr	r2, [r7, #32]
 8002be6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002bec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	4a4d      	ldr	r2, [pc, #308]	@ (8002d30 <HAL_I2C_Mem_Write+0x1f0>)
 8002bfc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bfe:	88f8      	ldrh	r0, [r7, #6]
 8002c00:	893a      	ldrh	r2, [r7, #8]
 8002c02:	8979      	ldrh	r1, [r7, #10]
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	9301      	str	r3, [sp, #4]
 8002c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f000 fc26 	bl	8003460 <I2C_RequestMemoryWrite>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d052      	beq.n	8002cc0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e081      	b.n	8002d22 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 feb4 	bl	8003990 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00d      	beq.n	8002c4a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	d107      	bne.n	8002c46 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c44:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e06b      	b.n	8002d22 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4e:	781a      	ldrb	r2, [r3, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5a:	1c5a      	adds	r2, r3, #1
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	3b01      	subs	r3, #1
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	695b      	ldr	r3, [r3, #20]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b04      	cmp	r3, #4
 8002c86:	d11b      	bne.n	8002cc0 <HAL_I2C_Mem_Write+0x180>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d017      	beq.n	8002cc0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c94:	781a      	ldrb	r2, [r3, #0]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca0:	1c5a      	adds	r2, r3, #1
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002caa:	3b01      	subs	r3, #1
 8002cac:	b29a      	uxth	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1aa      	bne.n	8002c1e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cc8:	697a      	ldr	r2, [r7, #20]
 8002cca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ccc:	68f8      	ldr	r0, [r7, #12]
 8002cce:	f000 fea7 	bl	8003a20 <I2C_WaitOnBTFFlagUntilTimeout>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00d      	beq.n	8002cf4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cdc:	2b04      	cmp	r3, #4
 8002cde:	d107      	bne.n	8002cf0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e016      	b.n	8002d22 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2220      	movs	r2, #32
 8002d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	e000      	b.n	8002d22 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002d20:	2302      	movs	r3, #2
  }
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3718      	adds	r7, #24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	00100002 	.word	0x00100002
 8002d30:	ffff0000 	.word	0xffff0000

08002d34 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b08c      	sub	sp, #48	@ 0x30
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	4608      	mov	r0, r1
 8002d3e:	4611      	mov	r1, r2
 8002d40:	461a      	mov	r2, r3
 8002d42:	4603      	mov	r3, r0
 8002d44:	817b      	strh	r3, [r7, #10]
 8002d46:	460b      	mov	r3, r1
 8002d48:	813b      	strh	r3, [r7, #8]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d52:	f7ff fa51 	bl	80021f8 <HAL_GetTick>
 8002d56:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b20      	cmp	r3, #32
 8002d62:	f040 8244 	bne.w	80031ee <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	2319      	movs	r3, #25
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	4982      	ldr	r1, [pc, #520]	@ (8002f78 <HAL_I2C_Mem_Read+0x244>)
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 fcf3 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e237      	b.n	80031f0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d101      	bne.n	8002d8e <HAL_I2C_Mem_Read+0x5a>
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	e230      	b.n	80031f0 <HAL_I2C_Mem_Read+0x4bc>
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d007      	beq.n	8002db4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f042 0201 	orr.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dc2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2222      	movs	r2, #34	@ 0x22
 8002dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2240      	movs	r2, #64	@ 0x40
 8002dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002dde:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002de4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4a62      	ldr	r2, [pc, #392]	@ (8002f7c <HAL_I2C_Mem_Read+0x248>)
 8002df4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002df6:	88f8      	ldrh	r0, [r7, #6]
 8002df8:	893a      	ldrh	r2, [r7, #8]
 8002dfa:	8979      	ldrh	r1, [r7, #10]
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfe:	9301      	str	r3, [sp, #4]
 8002e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	4603      	mov	r3, r0
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f000 fbc0 	bl	800358c <I2C_RequestMemoryRead>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e1ec      	b.n	80031f0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d113      	bne.n	8002e46 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61fb      	str	r3, [r7, #28]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	61fb      	str	r3, [r7, #28]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	61fb      	str	r3, [r7, #28]
 8002e32:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	e1c0      	b.n	80031c8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d11e      	bne.n	8002e8c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e5c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e5e:	b672      	cpsid	i
}
 8002e60:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e62:	2300      	movs	r3, #0
 8002e64:	61bb      	str	r3, [r7, #24]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	61bb      	str	r3, [r7, #24]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	61bb      	str	r3, [r7, #24]
 8002e76:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e86:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e88:	b662      	cpsie	i
}
 8002e8a:	e035      	b.n	8002ef8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d11e      	bne.n	8002ed2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ea2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ea4:	b672      	cpsid	i
}
 8002ea6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	617b      	str	r3, [r7, #20]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	617b      	str	r3, [r7, #20]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	617b      	str	r3, [r7, #20]
 8002ebc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ecc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ece:	b662      	cpsie	i
}
 8002ed0:	e012      	b.n	8002ef8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ee0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	613b      	str	r3, [r7, #16]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	613b      	str	r3, [r7, #16]
 8002ef6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002ef8:	e166      	b.n	80031c8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efe:	2b03      	cmp	r3, #3
 8002f00:	f200 811f 	bhi.w	8003142 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d123      	bne.n	8002f54 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f0e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002f10:	68f8      	ldr	r0, [r7, #12]
 8002f12:	f000 fdcd 	bl	8003ab0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d001      	beq.n	8002f20 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e167      	b.n	80031f0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	691a      	ldr	r2, [r3, #16]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2a:	b2d2      	uxtb	r2, r2
 8002f2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f32:	1c5a      	adds	r2, r3, #1
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002f52:	e139      	b.n	80031c8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d152      	bne.n	8003002 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f62:	2200      	movs	r2, #0
 8002f64:	4906      	ldr	r1, [pc, #24]	@ (8002f80 <HAL_I2C_Mem_Read+0x24c>)
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f000 fbf8 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d008      	beq.n	8002f84 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e13c      	b.n	80031f0 <HAL_I2C_Mem_Read+0x4bc>
 8002f76:	bf00      	nop
 8002f78:	00100002 	.word	0x00100002
 8002f7c:	ffff0000 	.word	0xffff0000
 8002f80:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002f84:	b672      	cpsid	i
}
 8002f86:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	691a      	ldr	r2, [r3, #16]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002faa:	1c5a      	adds	r2, r3, #1
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002fca:	b662      	cpsie	i
}
 8002fcc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	691a      	ldr	r2, [r3, #16]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd8:	b2d2      	uxtb	r2, r2
 8002fda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe0:	1c5a      	adds	r2, r3, #1
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fea:	3b01      	subs	r3, #1
 8002fec:	b29a      	uxth	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	b29a      	uxth	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003000:	e0e2      	b.n	80031c8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003008:	2200      	movs	r2, #0
 800300a:	497b      	ldr	r1, [pc, #492]	@ (80031f8 <HAL_I2C_Mem_Read+0x4c4>)
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f000 fba5 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0e9      	b.n	80031f0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800302a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800302c:	b672      	cpsid	i
}
 800302e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	691a      	ldr	r2, [r3, #16]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003058:	b29b      	uxth	r3, r3
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003062:	4b66      	ldr	r3, [pc, #408]	@ (80031fc <HAL_I2C_Mem_Read+0x4c8>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	08db      	lsrs	r3, r3, #3
 8003068:	4a65      	ldr	r2, [pc, #404]	@ (8003200 <HAL_I2C_Mem_Read+0x4cc>)
 800306a:	fba2 2303 	umull	r2, r3, r2, r3
 800306e:	0a1a      	lsrs	r2, r3, #8
 8003070:	4613      	mov	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4413      	add	r3, r2
 8003076:	00da      	lsls	r2, r3, #3
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800307c:	6a3b      	ldr	r3, [r7, #32]
 800307e:	3b01      	subs	r3, #1
 8003080:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d118      	bne.n	80030ba <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2220      	movs	r2, #32
 8003092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a2:	f043 0220 	orr.w	r2, r3, #32
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80030aa:	b662      	cpsie	i
}
 80030ac:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e09a      	b.n	80031f0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	f003 0304 	and.w	r3, r3, #4
 80030c4:	2b04      	cmp	r3, #4
 80030c6:	d1d9      	bne.n	800307c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	691a      	ldr	r2, [r3, #16]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e2:	b2d2      	uxtb	r2, r2
 80030e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ea:	1c5a      	adds	r2, r3, #1
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f4:	3b01      	subs	r3, #1
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003100:	b29b      	uxth	r3, r3
 8003102:	3b01      	subs	r3, #1
 8003104:	b29a      	uxth	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800310a:	b662      	cpsie	i
}
 800310c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	691a      	ldr	r2, [r3, #16]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003118:	b2d2      	uxtb	r2, r2
 800311a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003120:	1c5a      	adds	r2, r3, #1
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800312a:	3b01      	subs	r3, #1
 800312c:	b29a      	uxth	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003136:	b29b      	uxth	r3, r3
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003140:	e042      	b.n	80031c8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003144:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 fcb2 	bl	8003ab0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e04c      	b.n	80031f0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	691a      	ldr	r2, [r3, #16]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003160:	b2d2      	uxtb	r2, r2
 8003162:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003168:	1c5a      	adds	r2, r3, #1
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003172:	3b01      	subs	r3, #1
 8003174:	b29a      	uxth	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317e:	b29b      	uxth	r3, r3
 8003180:	3b01      	subs	r3, #1
 8003182:	b29a      	uxth	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	f003 0304 	and.w	r3, r3, #4
 8003192:	2b04      	cmp	r3, #4
 8003194:	d118      	bne.n	80031c8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691a      	ldr	r2, [r3, #16]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	b2d2      	uxtb	r2, r2
 80031a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f47f ae94 	bne.w	8002efa <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2220      	movs	r2, #32
 80031d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031ea:	2300      	movs	r3, #0
 80031ec:	e000      	b.n	80031f0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80031ee:	2302      	movs	r3, #2
  }
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3728      	adds	r7, #40	@ 0x28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	00010004 	.word	0x00010004
 80031fc:	20000020 	.word	0x20000020
 8003200:	14f8b589 	.word	0x14f8b589

08003204 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b08a      	sub	sp, #40	@ 0x28
 8003208:	af02      	add	r7, sp, #8
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	607a      	str	r2, [r7, #4]
 800320e:	603b      	str	r3, [r7, #0]
 8003210:	460b      	mov	r3, r1
 8003212:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003214:	f7fe fff0 	bl	80021f8 <HAL_GetTick>
 8003218:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800321a:	2300      	movs	r3, #0
 800321c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b20      	cmp	r3, #32
 8003228:	f040 8111 	bne.w	800344e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	9300      	str	r3, [sp, #0]
 8003230:	2319      	movs	r3, #25
 8003232:	2201      	movs	r2, #1
 8003234:	4988      	ldr	r1, [pc, #544]	@ (8003458 <HAL_I2C_IsDeviceReady+0x254>)
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f000 fa90 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003242:	2302      	movs	r3, #2
 8003244:	e104      	b.n	8003450 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800324c:	2b01      	cmp	r3, #1
 800324e:	d101      	bne.n	8003254 <HAL_I2C_IsDeviceReady+0x50>
 8003250:	2302      	movs	r3, #2
 8003252:	e0fd      	b.n	8003450 <HAL_I2C_IsDeviceReady+0x24c>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0301 	and.w	r3, r3, #1
 8003266:	2b01      	cmp	r3, #1
 8003268:	d007      	beq.n	800327a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f042 0201 	orr.w	r2, r2, #1
 8003278:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003288:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2224      	movs	r2, #36	@ 0x24
 800328e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	4a70      	ldr	r2, [pc, #448]	@ (800345c <HAL_I2C_IsDeviceReady+0x258>)
 800329c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032ac:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f000 fa4e 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00d      	beq.n	80032e2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032d4:	d103      	bne.n	80032de <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032dc:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e0b6      	b.n	8003450 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032e2:	897b      	ldrh	r3, [r7, #10]
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	461a      	mov	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032f0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80032f2:	f7fe ff81 	bl	80021f8 <HAL_GetTick>
 80032f6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b02      	cmp	r3, #2
 8003304:	bf0c      	ite	eq
 8003306:	2301      	moveq	r3, #1
 8003308:	2300      	movne	r3, #0
 800330a:	b2db      	uxtb	r3, r3
 800330c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	695b      	ldr	r3, [r3, #20]
 8003314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003318:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800331c:	bf0c      	ite	eq
 800331e:	2301      	moveq	r3, #1
 8003320:	2300      	movne	r3, #0
 8003322:	b2db      	uxtb	r3, r3
 8003324:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003326:	e025      	b.n	8003374 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003328:	f7fe ff66 	bl	80021f8 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	429a      	cmp	r2, r3
 8003336:	d302      	bcc.n	800333e <HAL_I2C_IsDeviceReady+0x13a>
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d103      	bne.n	8003346 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	22a0      	movs	r2, #160	@ 0xa0
 8003342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	695b      	ldr	r3, [r3, #20]
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	2b02      	cmp	r3, #2
 8003352:	bf0c      	ite	eq
 8003354:	2301      	moveq	r3, #1
 8003356:	2300      	movne	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003366:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800336a:	bf0c      	ite	eq
 800336c:	2301      	moveq	r3, #1
 800336e:	2300      	movne	r3, #0
 8003370:	b2db      	uxtb	r3, r3
 8003372:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2ba0      	cmp	r3, #160	@ 0xa0
 800337e:	d005      	beq.n	800338c <HAL_I2C_IsDeviceReady+0x188>
 8003380:	7dfb      	ldrb	r3, [r7, #23]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d102      	bne.n	800338c <HAL_I2C_IsDeviceReady+0x188>
 8003386:	7dbb      	ldrb	r3, [r7, #22]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0cd      	beq.n	8003328 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2220      	movs	r2, #32
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d129      	bne.n	80033f6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033b0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b2:	2300      	movs	r3, #0
 80033b4:	613b      	str	r3, [r7, #16]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	613b      	str	r3, [r7, #16]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	613b      	str	r3, [r7, #16]
 80033c6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	2319      	movs	r3, #25
 80033ce:	2201      	movs	r2, #1
 80033d0:	4921      	ldr	r1, [pc, #132]	@ (8003458 <HAL_I2C_IsDeviceReady+0x254>)
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 f9c2 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e036      	b.n	8003450 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2220      	movs	r2, #32
 80033e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80033f2:	2300      	movs	r3, #0
 80033f4:	e02c      	b.n	8003450 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003404:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800340e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	9300      	str	r3, [sp, #0]
 8003414:	2319      	movs	r3, #25
 8003416:	2201      	movs	r2, #1
 8003418:	490f      	ldr	r1, [pc, #60]	@ (8003458 <HAL_I2C_IsDeviceReady+0x254>)
 800341a:	68f8      	ldr	r0, [r7, #12]
 800341c:	f000 f99e 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e012      	b.n	8003450 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	3301      	adds	r3, #1
 800342e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	429a      	cmp	r2, r3
 8003436:	f4ff af32 	bcc.w	800329e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2220      	movs	r2, #32
 800343e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800344e:	2302      	movs	r3, #2
  }
}
 8003450:	4618      	mov	r0, r3
 8003452:	3720      	adds	r7, #32
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	00100002 	.word	0x00100002
 800345c:	ffff0000 	.word	0xffff0000

08003460 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b088      	sub	sp, #32
 8003464:	af02      	add	r7, sp, #8
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	4608      	mov	r0, r1
 800346a:	4611      	mov	r1, r2
 800346c:	461a      	mov	r2, r3
 800346e:	4603      	mov	r3, r0
 8003470:	817b      	strh	r3, [r7, #10]
 8003472:	460b      	mov	r3, r1
 8003474:	813b      	strh	r3, [r7, #8]
 8003476:	4613      	mov	r3, r2
 8003478:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003488:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800348a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	6a3b      	ldr	r3, [r7, #32]
 8003490:	2200      	movs	r2, #0
 8003492:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f000 f960 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00d      	beq.n	80034be <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034b0:	d103      	bne.n	80034ba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e05f      	b.n	800357e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034be:	897b      	ldrh	r3, [r7, #10]
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80034cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d0:	6a3a      	ldr	r2, [r7, #32]
 80034d2:	492d      	ldr	r1, [pc, #180]	@ (8003588 <I2C_RequestMemoryWrite+0x128>)
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 f9bb 	bl	8003850 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e04c      	b.n	800357e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034e4:	2300      	movs	r3, #0
 80034e6:	617b      	str	r3, [r7, #20]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	617b      	str	r3, [r7, #20]
 80034f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034fc:	6a39      	ldr	r1, [r7, #32]
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f000 fa46 	bl	8003990 <I2C_WaitOnTXEFlagUntilTimeout>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00d      	beq.n	8003526 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350e:	2b04      	cmp	r3, #4
 8003510:	d107      	bne.n	8003522 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003520:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e02b      	b.n	800357e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003526:	88fb      	ldrh	r3, [r7, #6]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d105      	bne.n	8003538 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800352c:	893b      	ldrh	r3, [r7, #8]
 800352e:	b2da      	uxtb	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	611a      	str	r2, [r3, #16]
 8003536:	e021      	b.n	800357c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003538:	893b      	ldrh	r3, [r7, #8]
 800353a:	0a1b      	lsrs	r3, r3, #8
 800353c:	b29b      	uxth	r3, r3
 800353e:	b2da      	uxtb	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003546:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003548:	6a39      	ldr	r1, [r7, #32]
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	f000 fa20 	bl	8003990 <I2C_WaitOnTXEFlagUntilTimeout>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00d      	beq.n	8003572 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355a:	2b04      	cmp	r3, #4
 800355c:	d107      	bne.n	800356e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800356c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e005      	b.n	800357e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003572:	893b      	ldrh	r3, [r7, #8]
 8003574:	b2da      	uxtb	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3718      	adds	r7, #24
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	00010002 	.word	0x00010002

0800358c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b088      	sub	sp, #32
 8003590:	af02      	add	r7, sp, #8
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	4608      	mov	r0, r1
 8003596:	4611      	mov	r1, r2
 8003598:	461a      	mov	r2, r3
 800359a:	4603      	mov	r3, r0
 800359c:	817b      	strh	r3, [r7, #10]
 800359e:	460b      	mov	r3, r1
 80035a0:	813b      	strh	r3, [r7, #8]
 80035a2:	4613      	mov	r3, r2
 80035a4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80035b4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c8:	9300      	str	r3, [sp, #0]
 80035ca:	6a3b      	ldr	r3, [r7, #32]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	f000 f8c2 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00d      	beq.n	80035fa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035ec:	d103      	bne.n	80035f6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035f4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e0aa      	b.n	8003750 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035fa:	897b      	ldrh	r3, [r7, #10]
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	461a      	mov	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003608:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800360a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360c:	6a3a      	ldr	r2, [r7, #32]
 800360e:	4952      	ldr	r1, [pc, #328]	@ (8003758 <I2C_RequestMemoryRead+0x1cc>)
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f000 f91d 	bl	8003850 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e097      	b.n	8003750 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003620:	2300      	movs	r3, #0
 8003622:	617b      	str	r3, [r7, #20]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	617b      	str	r3, [r7, #20]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	617b      	str	r3, [r7, #20]
 8003634:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003638:	6a39      	ldr	r1, [r7, #32]
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f000 f9a8 	bl	8003990 <I2C_WaitOnTXEFlagUntilTimeout>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00d      	beq.n	8003662 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364a:	2b04      	cmp	r3, #4
 800364c:	d107      	bne.n	800365e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800365c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e076      	b.n	8003750 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003662:	88fb      	ldrh	r3, [r7, #6]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d105      	bne.n	8003674 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003668:	893b      	ldrh	r3, [r7, #8]
 800366a:	b2da      	uxtb	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	611a      	str	r2, [r3, #16]
 8003672:	e021      	b.n	80036b8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003674:	893b      	ldrh	r3, [r7, #8]
 8003676:	0a1b      	lsrs	r3, r3, #8
 8003678:	b29b      	uxth	r3, r3
 800367a:	b2da      	uxtb	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003684:	6a39      	ldr	r1, [r7, #32]
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f000 f982 	bl	8003990 <I2C_WaitOnTXEFlagUntilTimeout>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00d      	beq.n	80036ae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	2b04      	cmp	r3, #4
 8003698:	d107      	bne.n	80036aa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e050      	b.n	8003750 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80036ae:	893b      	ldrh	r3, [r7, #8]
 80036b0:	b2da      	uxtb	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036ba:	6a39      	ldr	r1, [r7, #32]
 80036bc:	68f8      	ldr	r0, [r7, #12]
 80036be:	f000 f967 	bl	8003990 <I2C_WaitOnTXEFlagUntilTimeout>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d00d      	beq.n	80036e4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d107      	bne.n	80036e0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036de:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e035      	b.n	8003750 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036f2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	6a3b      	ldr	r3, [r7, #32]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f000 f82b 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00d      	beq.n	8003728 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003716:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800371a:	d103      	bne.n	8003724 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003722:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e013      	b.n	8003750 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003728:	897b      	ldrh	r3, [r7, #10]
 800372a:	b2db      	uxtb	r3, r3
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	b2da      	uxtb	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373a:	6a3a      	ldr	r2, [r7, #32]
 800373c:	4906      	ldr	r1, [pc, #24]	@ (8003758 <I2C_RequestMemoryRead+0x1cc>)
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 f886 	bl	8003850 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e000      	b.n	8003750 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3718      	adds	r7, #24
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	00010002 	.word	0x00010002

0800375c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	603b      	str	r3, [r7, #0]
 8003768:	4613      	mov	r3, r2
 800376a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800376c:	e048      	b.n	8003800 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003774:	d044      	beq.n	8003800 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003776:	f7fe fd3f 	bl	80021f8 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	429a      	cmp	r2, r3
 8003784:	d302      	bcc.n	800378c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d139      	bne.n	8003800 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	0c1b      	lsrs	r3, r3, #16
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b01      	cmp	r3, #1
 8003794:	d10d      	bne.n	80037b2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	695b      	ldr	r3, [r3, #20]
 800379c:	43da      	mvns	r2, r3
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	4013      	ands	r3, r2
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	bf0c      	ite	eq
 80037a8:	2301      	moveq	r3, #1
 80037aa:	2300      	movne	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	461a      	mov	r2, r3
 80037b0:	e00c      	b.n	80037cc <I2C_WaitOnFlagUntilTimeout+0x70>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	699b      	ldr	r3, [r3, #24]
 80037b8:	43da      	mvns	r2, r3
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	4013      	ands	r3, r2
 80037be:	b29b      	uxth	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	bf0c      	ite	eq
 80037c4:	2301      	moveq	r3, #1
 80037c6:	2300      	movne	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	461a      	mov	r2, r3
 80037cc:	79fb      	ldrb	r3, [r7, #7]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d116      	bne.n	8003800 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2220      	movs	r2, #32
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ec:	f043 0220 	orr.w	r2, r3, #32
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e023      	b.n	8003848 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	0c1b      	lsrs	r3, r3, #16
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b01      	cmp	r3, #1
 8003808:	d10d      	bne.n	8003826 <I2C_WaitOnFlagUntilTimeout+0xca>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	43da      	mvns	r2, r3
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	4013      	ands	r3, r2
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	bf0c      	ite	eq
 800381c:	2301      	moveq	r3, #1
 800381e:	2300      	movne	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	461a      	mov	r2, r3
 8003824:	e00c      	b.n	8003840 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	43da      	mvns	r2, r3
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	4013      	ands	r3, r2
 8003832:	b29b      	uxth	r3, r3
 8003834:	2b00      	cmp	r3, #0
 8003836:	bf0c      	ite	eq
 8003838:	2301      	moveq	r3, #1
 800383a:	2300      	movne	r3, #0
 800383c:	b2db      	uxtb	r3, r3
 800383e:	461a      	mov	r2, r3
 8003840:	79fb      	ldrb	r3, [r7, #7]
 8003842:	429a      	cmp	r2, r3
 8003844:	d093      	beq.n	800376e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	607a      	str	r2, [r7, #4]
 800385c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800385e:	e071      	b.n	8003944 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800386a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800386e:	d123      	bne.n	80038b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800387e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003888:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2220      	movs	r2, #32
 8003894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a4:	f043 0204 	orr.w	r2, r3, #4
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e067      	b.n	8003988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038be:	d041      	beq.n	8003944 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038c0:	f7fe fc9a 	bl	80021f8 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d302      	bcc.n	80038d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d136      	bne.n	8003944 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	0c1b      	lsrs	r3, r3, #16
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d10c      	bne.n	80038fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	43da      	mvns	r2, r3
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	4013      	ands	r3, r2
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	bf14      	ite	ne
 80038f2:	2301      	movne	r3, #1
 80038f4:	2300      	moveq	r3, #0
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	e00b      	b.n	8003912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	43da      	mvns	r2, r3
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	4013      	ands	r3, r2
 8003906:	b29b      	uxth	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	bf14      	ite	ne
 800390c:	2301      	movne	r3, #1
 800390e:	2300      	moveq	r3, #0
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d016      	beq.n	8003944 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2200      	movs	r2, #0
 800391a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2220      	movs	r2, #32
 8003920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003930:	f043 0220 	orr.w	r2, r3, #32
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2200      	movs	r2, #0
 800393c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e021      	b.n	8003988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	0c1b      	lsrs	r3, r3, #16
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b01      	cmp	r3, #1
 800394c:	d10c      	bne.n	8003968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	695b      	ldr	r3, [r3, #20]
 8003954:	43da      	mvns	r2, r3
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	4013      	ands	r3, r2
 800395a:	b29b      	uxth	r3, r3
 800395c:	2b00      	cmp	r3, #0
 800395e:	bf14      	ite	ne
 8003960:	2301      	movne	r3, #1
 8003962:	2300      	moveq	r3, #0
 8003964:	b2db      	uxtb	r3, r3
 8003966:	e00b      	b.n	8003980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	43da      	mvns	r2, r3
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	4013      	ands	r3, r2
 8003974:	b29b      	uxth	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	bf14      	ite	ne
 800397a:	2301      	movne	r3, #1
 800397c:	2300      	moveq	r3, #0
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	f47f af6d 	bne.w	8003860 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800399c:	e034      	b.n	8003a08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f000 f8e3 	bl	8003b6a <I2C_IsAcknowledgeFailed>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e034      	b.n	8003a18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b4:	d028      	beq.n	8003a08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039b6:	f7fe fc1f 	bl	80021f8 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d302      	bcc.n	80039cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d11d      	bne.n	8003a08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039d6:	2b80      	cmp	r3, #128	@ 0x80
 80039d8:	d016      	beq.n	8003a08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2220      	movs	r2, #32
 80039e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f4:	f043 0220 	orr.w	r2, r3, #32
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e007      	b.n	8003a18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a12:	2b80      	cmp	r3, #128	@ 0x80
 8003a14:	d1c3      	bne.n	800399e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3710      	adds	r7, #16
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a2c:	e034      	b.n	8003a98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f000 f89b 	bl	8003b6a <I2C_IsAcknowledgeFailed>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e034      	b.n	8003aa8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a44:	d028      	beq.n	8003a98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a46:	f7fe fbd7 	bl	80021f8 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	68ba      	ldr	r2, [r7, #8]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d302      	bcc.n	8003a5c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d11d      	bne.n	8003a98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	f003 0304 	and.w	r3, r3, #4
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	d016      	beq.n	8003a98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2220      	movs	r2, #32
 8003a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a84:	f043 0220 	orr.w	r2, r3, #32
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e007      	b.n	8003aa8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d1c3      	bne.n	8003a2e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	60b9      	str	r1, [r7, #8]
 8003aba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003abc:	e049      	b.n	8003b52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	695b      	ldr	r3, [r3, #20]
 8003ac4:	f003 0310 	and.w	r3, r3, #16
 8003ac8:	2b10      	cmp	r3, #16
 8003aca:	d119      	bne.n	8003b00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f06f 0210 	mvn.w	r2, #16
 8003ad4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e030      	b.n	8003b62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b00:	f7fe fb7a 	bl	80021f8 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	68ba      	ldr	r2, [r7, #8]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d302      	bcc.n	8003b16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d11d      	bne.n	8003b52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b20:	2b40      	cmp	r3, #64	@ 0x40
 8003b22:	d016      	beq.n	8003b52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2220      	movs	r2, #32
 8003b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3e:	f043 0220 	orr.w	r2, r3, #32
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e007      	b.n	8003b62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b5c:	2b40      	cmp	r3, #64	@ 0x40
 8003b5e:	d1ae      	bne.n	8003abe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	b083      	sub	sp, #12
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b80:	d11b      	bne.n	8003bba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b8a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2220      	movs	r2, #32
 8003b96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba6:	f043 0204 	orr.w	r2, r3, #4
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e000      	b.n	8003bbc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bc80      	pop	{r7}
 8003bc4:	4770      	bx	lr
	...

08003bc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b086      	sub	sp, #24
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e272      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	f000 8087 	beq.w	8003cf6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003be8:	4b92      	ldr	r3, [pc, #584]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f003 030c 	and.w	r3, r3, #12
 8003bf0:	2b04      	cmp	r3, #4
 8003bf2:	d00c      	beq.n	8003c0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bf4:	4b8f      	ldr	r3, [pc, #572]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f003 030c 	and.w	r3, r3, #12
 8003bfc:	2b08      	cmp	r3, #8
 8003bfe:	d112      	bne.n	8003c26 <HAL_RCC_OscConfig+0x5e>
 8003c00:	4b8c      	ldr	r3, [pc, #560]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c0c:	d10b      	bne.n	8003c26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c0e:	4b89      	ldr	r3, [pc, #548]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d06c      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x12c>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d168      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e24c      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c2e:	d106      	bne.n	8003c3e <HAL_RCC_OscConfig+0x76>
 8003c30:	4b80      	ldr	r3, [pc, #512]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a7f      	ldr	r2, [pc, #508]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c3a:	6013      	str	r3, [r2, #0]
 8003c3c:	e02e      	b.n	8003c9c <HAL_RCC_OscConfig+0xd4>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d10c      	bne.n	8003c60 <HAL_RCC_OscConfig+0x98>
 8003c46:	4b7b      	ldr	r3, [pc, #492]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a7a      	ldr	r2, [pc, #488]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c50:	6013      	str	r3, [r2, #0]
 8003c52:	4b78      	ldr	r3, [pc, #480]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a77      	ldr	r2, [pc, #476]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c58:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c5c:	6013      	str	r3, [r2, #0]
 8003c5e:	e01d      	b.n	8003c9c <HAL_RCC_OscConfig+0xd4>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c68:	d10c      	bne.n	8003c84 <HAL_RCC_OscConfig+0xbc>
 8003c6a:	4b72      	ldr	r3, [pc, #456]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a71      	ldr	r2, [pc, #452]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c74:	6013      	str	r3, [r2, #0]
 8003c76:	4b6f      	ldr	r3, [pc, #444]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a6e      	ldr	r2, [pc, #440]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c80:	6013      	str	r3, [r2, #0]
 8003c82:	e00b      	b.n	8003c9c <HAL_RCC_OscConfig+0xd4>
 8003c84:	4b6b      	ldr	r3, [pc, #428]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a6a      	ldr	r2, [pc, #424]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c8e:	6013      	str	r3, [r2, #0]
 8003c90:	4b68      	ldr	r3, [pc, #416]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a67      	ldr	r2, [pc, #412]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003c96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d013      	beq.n	8003ccc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca4:	f7fe faa8 	bl	80021f8 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cac:	f7fe faa4 	bl	80021f8 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b64      	cmp	r3, #100	@ 0x64
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e200      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cbe:	4b5d      	ldr	r3, [pc, #372]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0f0      	beq.n	8003cac <HAL_RCC_OscConfig+0xe4>
 8003cca:	e014      	b.n	8003cf6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ccc:	f7fe fa94 	bl	80021f8 <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd4:	f7fe fa90 	bl	80021f8 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b64      	cmp	r3, #100	@ 0x64
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e1ec      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ce6:	4b53      	ldr	r3, [pc, #332]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1f0      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x10c>
 8003cf2:	e000      	b.n	8003cf6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d063      	beq.n	8003dca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d02:	4b4c      	ldr	r3, [pc, #304]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f003 030c 	and.w	r3, r3, #12
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00b      	beq.n	8003d26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003d0e:	4b49      	ldr	r3, [pc, #292]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f003 030c 	and.w	r3, r3, #12
 8003d16:	2b08      	cmp	r3, #8
 8003d18:	d11c      	bne.n	8003d54 <HAL_RCC_OscConfig+0x18c>
 8003d1a:	4b46      	ldr	r3, [pc, #280]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d116      	bne.n	8003d54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d26:	4b43      	ldr	r3, [pc, #268]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d005      	beq.n	8003d3e <HAL_RCC_OscConfig+0x176>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d001      	beq.n	8003d3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e1c0      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d3e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	4939      	ldr	r1, [pc, #228]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d52:	e03a      	b.n	8003dca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d020      	beq.n	8003d9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d5c:	4b36      	ldr	r3, [pc, #216]	@ (8003e38 <HAL_RCC_OscConfig+0x270>)
 8003d5e:	2201      	movs	r2, #1
 8003d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d62:	f7fe fa49 	bl	80021f8 <HAL_GetTick>
 8003d66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d6a:	f7fe fa45 	bl	80021f8 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e1a1      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d7c:	4b2d      	ldr	r3, [pc, #180]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0f0      	beq.n	8003d6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d88:	4b2a      	ldr	r3, [pc, #168]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	695b      	ldr	r3, [r3, #20]
 8003d94:	00db      	lsls	r3, r3, #3
 8003d96:	4927      	ldr	r1, [pc, #156]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	600b      	str	r3, [r1, #0]
 8003d9c:	e015      	b.n	8003dca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d9e:	4b26      	ldr	r3, [pc, #152]	@ (8003e38 <HAL_RCC_OscConfig+0x270>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da4:	f7fe fa28 	bl	80021f8 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dac:	f7fe fa24 	bl	80021f8 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e180      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1f0      	bne.n	8003dac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0308 	and.w	r3, r3, #8
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d03a      	beq.n	8003e4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d019      	beq.n	8003e12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dde:	4b17      	ldr	r3, [pc, #92]	@ (8003e3c <HAL_RCC_OscConfig+0x274>)
 8003de0:	2201      	movs	r2, #1
 8003de2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de4:	f7fe fa08 	bl	80021f8 <HAL_GetTick>
 8003de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dec:	f7fe fa04 	bl	80021f8 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e160      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8003e34 <HAL_RCC_OscConfig+0x26c>)
 8003e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0f0      	beq.n	8003dec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003e0a:	2001      	movs	r0, #1
 8003e0c:	f000 face 	bl	80043ac <RCC_Delay>
 8003e10:	e01c      	b.n	8003e4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e12:	4b0a      	ldr	r3, [pc, #40]	@ (8003e3c <HAL_RCC_OscConfig+0x274>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e18:	f7fe f9ee 	bl	80021f8 <HAL_GetTick>
 8003e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e1e:	e00f      	b.n	8003e40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e20:	f7fe f9ea 	bl	80021f8 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d908      	bls.n	8003e40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e146      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
 8003e32:	bf00      	nop
 8003e34:	40021000 	.word	0x40021000
 8003e38:	42420000 	.word	0x42420000
 8003e3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e40:	4b92      	ldr	r3, [pc, #584]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d1e9      	bne.n	8003e20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 80a6 	beq.w	8003fa6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e5e:	4b8b      	ldr	r3, [pc, #556]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003e60:	69db      	ldr	r3, [r3, #28]
 8003e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10d      	bne.n	8003e86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e6a:	4b88      	ldr	r3, [pc, #544]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	4a87      	ldr	r2, [pc, #540]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003e70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e74:	61d3      	str	r3, [r2, #28]
 8003e76:	4b85      	ldr	r3, [pc, #532]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003e78:	69db      	ldr	r3, [r3, #28]
 8003e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e7e:	60bb      	str	r3, [r7, #8]
 8003e80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e82:	2301      	movs	r3, #1
 8003e84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e86:	4b82      	ldr	r3, [pc, #520]	@ (8004090 <HAL_RCC_OscConfig+0x4c8>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d118      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e92:	4b7f      	ldr	r3, [pc, #508]	@ (8004090 <HAL_RCC_OscConfig+0x4c8>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a7e      	ldr	r2, [pc, #504]	@ (8004090 <HAL_RCC_OscConfig+0x4c8>)
 8003e98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e9e:	f7fe f9ab 	bl	80021f8 <HAL_GetTick>
 8003ea2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea4:	e008      	b.n	8003eb8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ea6:	f7fe f9a7 	bl	80021f8 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b64      	cmp	r3, #100	@ 0x64
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e103      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb8:	4b75      	ldr	r3, [pc, #468]	@ (8004090 <HAL_RCC_OscConfig+0x4c8>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0f0      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d106      	bne.n	8003eda <HAL_RCC_OscConfig+0x312>
 8003ecc:	4b6f      	ldr	r3, [pc, #444]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	4a6e      	ldr	r2, [pc, #440]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003ed2:	f043 0301 	orr.w	r3, r3, #1
 8003ed6:	6213      	str	r3, [r2, #32]
 8003ed8:	e02d      	b.n	8003f36 <HAL_RCC_OscConfig+0x36e>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10c      	bne.n	8003efc <HAL_RCC_OscConfig+0x334>
 8003ee2:	4b6a      	ldr	r3, [pc, #424]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	4a69      	ldr	r2, [pc, #420]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003ee8:	f023 0301 	bic.w	r3, r3, #1
 8003eec:	6213      	str	r3, [r2, #32]
 8003eee:	4b67      	ldr	r3, [pc, #412]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	4a66      	ldr	r2, [pc, #408]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003ef4:	f023 0304 	bic.w	r3, r3, #4
 8003ef8:	6213      	str	r3, [r2, #32]
 8003efa:	e01c      	b.n	8003f36 <HAL_RCC_OscConfig+0x36e>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	2b05      	cmp	r3, #5
 8003f02:	d10c      	bne.n	8003f1e <HAL_RCC_OscConfig+0x356>
 8003f04:	4b61      	ldr	r3, [pc, #388]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	4a60      	ldr	r2, [pc, #384]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f0a:	f043 0304 	orr.w	r3, r3, #4
 8003f0e:	6213      	str	r3, [r2, #32]
 8003f10:	4b5e      	ldr	r3, [pc, #376]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f12:	6a1b      	ldr	r3, [r3, #32]
 8003f14:	4a5d      	ldr	r2, [pc, #372]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f16:	f043 0301 	orr.w	r3, r3, #1
 8003f1a:	6213      	str	r3, [r2, #32]
 8003f1c:	e00b      	b.n	8003f36 <HAL_RCC_OscConfig+0x36e>
 8003f1e:	4b5b      	ldr	r3, [pc, #364]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f20:	6a1b      	ldr	r3, [r3, #32]
 8003f22:	4a5a      	ldr	r2, [pc, #360]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f24:	f023 0301 	bic.w	r3, r3, #1
 8003f28:	6213      	str	r3, [r2, #32]
 8003f2a:	4b58      	ldr	r3, [pc, #352]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	4a57      	ldr	r2, [pc, #348]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f30:	f023 0304 	bic.w	r3, r3, #4
 8003f34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d015      	beq.n	8003f6a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f3e:	f7fe f95b 	bl	80021f8 <HAL_GetTick>
 8003f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f44:	e00a      	b.n	8003f5c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f46:	f7fe f957 	bl	80021f8 <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d901      	bls.n	8003f5c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e0b1      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f5c:	4b4b      	ldr	r3, [pc, #300]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f5e:	6a1b      	ldr	r3, [r3, #32]
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0ee      	beq.n	8003f46 <HAL_RCC_OscConfig+0x37e>
 8003f68:	e014      	b.n	8003f94 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f6a:	f7fe f945 	bl	80021f8 <HAL_GetTick>
 8003f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f70:	e00a      	b.n	8003f88 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f72:	f7fe f941 	bl	80021f8 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d901      	bls.n	8003f88 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e09b      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f88:	4b40      	ldr	r3, [pc, #256]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	f003 0302 	and.w	r3, r3, #2
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d1ee      	bne.n	8003f72 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f94:	7dfb      	ldrb	r3, [r7, #23]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d105      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f9a:	4b3c      	ldr	r3, [pc, #240]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	4a3b      	ldr	r2, [pc, #236]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003fa0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fa4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 8087 	beq.w	80040be <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fb0:	4b36      	ldr	r3, [pc, #216]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f003 030c 	and.w	r3, r3, #12
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d061      	beq.n	8004080 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	69db      	ldr	r3, [r3, #28]
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d146      	bne.n	8004052 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc4:	4b33      	ldr	r3, [pc, #204]	@ (8004094 <HAL_RCC_OscConfig+0x4cc>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fca:	f7fe f915 	bl	80021f8 <HAL_GetTick>
 8003fce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fd0:	e008      	b.n	8003fe4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd2:	f7fe f911 	bl	80021f8 <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d901      	bls.n	8003fe4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e06d      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fe4:	4b29      	ldr	r3, [pc, #164]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d1f0      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ff8:	d108      	bne.n	800400c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ffa:	4b24      	ldr	r3, [pc, #144]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	4921      	ldr	r1, [pc, #132]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8004008:	4313      	orrs	r3, r2
 800400a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800400c:	4b1f      	ldr	r3, [pc, #124]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a19      	ldr	r1, [r3, #32]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	430b      	orrs	r3, r1
 800401e:	491b      	ldr	r1, [pc, #108]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8004020:	4313      	orrs	r3, r2
 8004022:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004024:	4b1b      	ldr	r3, [pc, #108]	@ (8004094 <HAL_RCC_OscConfig+0x4cc>)
 8004026:	2201      	movs	r2, #1
 8004028:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402a:	f7fe f8e5 	bl	80021f8 <HAL_GetTick>
 800402e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004030:	e008      	b.n	8004044 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004032:	f7fe f8e1 	bl	80021f8 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	2b02      	cmp	r3, #2
 800403e:	d901      	bls.n	8004044 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e03d      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004044:	4b11      	ldr	r3, [pc, #68]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d0f0      	beq.n	8004032 <HAL_RCC_OscConfig+0x46a>
 8004050:	e035      	b.n	80040be <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004052:	4b10      	ldr	r3, [pc, #64]	@ (8004094 <HAL_RCC_OscConfig+0x4cc>)
 8004054:	2200      	movs	r2, #0
 8004056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004058:	f7fe f8ce 	bl	80021f8 <HAL_GetTick>
 800405c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800405e:	e008      	b.n	8004072 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004060:	f7fe f8ca 	bl	80021f8 <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	2b02      	cmp	r3, #2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e026      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004072:	4b06      	ldr	r3, [pc, #24]	@ (800408c <HAL_RCC_OscConfig+0x4c4>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1f0      	bne.n	8004060 <HAL_RCC_OscConfig+0x498>
 800407e:	e01e      	b.n	80040be <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	69db      	ldr	r3, [r3, #28]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d107      	bne.n	8004098 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e019      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
 800408c:	40021000 	.word	0x40021000
 8004090:	40007000 	.word	0x40007000
 8004094:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004098:	4b0b      	ldr	r3, [pc, #44]	@ (80040c8 <HAL_RCC_OscConfig+0x500>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d106      	bne.n	80040ba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d001      	beq.n	80040be <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3718      	adds	r7, #24
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	40021000 	.word	0x40021000

080040cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d101      	bne.n	80040e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e0d0      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040e0:	4b6a      	ldr	r3, [pc, #424]	@ (800428c <HAL_RCC_ClockConfig+0x1c0>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d910      	bls.n	8004110 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ee:	4b67      	ldr	r3, [pc, #412]	@ (800428c <HAL_RCC_ClockConfig+0x1c0>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f023 0207 	bic.w	r2, r3, #7
 80040f6:	4965      	ldr	r1, [pc, #404]	@ (800428c <HAL_RCC_ClockConfig+0x1c0>)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040fe:	4b63      	ldr	r3, [pc, #396]	@ (800428c <HAL_RCC_ClockConfig+0x1c0>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0307 	and.w	r3, r3, #7
 8004106:	683a      	ldr	r2, [r7, #0]
 8004108:	429a      	cmp	r2, r3
 800410a:	d001      	beq.n	8004110 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e0b8      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d020      	beq.n	800415e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0304 	and.w	r3, r3, #4
 8004124:	2b00      	cmp	r3, #0
 8004126:	d005      	beq.n	8004134 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004128:	4b59      	ldr	r3, [pc, #356]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	4a58      	ldr	r2, [pc, #352]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800412e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004132:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0308 	and.w	r3, r3, #8
 800413c:	2b00      	cmp	r3, #0
 800413e:	d005      	beq.n	800414c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004140:	4b53      	ldr	r3, [pc, #332]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	4a52      	ldr	r2, [pc, #328]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004146:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800414a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800414c:	4b50      	ldr	r3, [pc, #320]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	494d      	ldr	r1, [pc, #308]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800415a:	4313      	orrs	r3, r2
 800415c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b00      	cmp	r3, #0
 8004168:	d040      	beq.n	80041ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d107      	bne.n	8004182 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004172:	4b47      	ldr	r3, [pc, #284]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d115      	bne.n	80041aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e07f      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	2b02      	cmp	r3, #2
 8004188:	d107      	bne.n	800419a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800418a:	4b41      	ldr	r3, [pc, #260]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d109      	bne.n	80041aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e073      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800419a:	4b3d      	ldr	r3, [pc, #244]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e06b      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041aa:	4b39      	ldr	r3, [pc, #228]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f023 0203 	bic.w	r2, r3, #3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	4936      	ldr	r1, [pc, #216]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041bc:	f7fe f81c 	bl	80021f8 <HAL_GetTick>
 80041c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041c2:	e00a      	b.n	80041da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041c4:	f7fe f818 	bl	80021f8 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d901      	bls.n	80041da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e053      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041da:	4b2d      	ldr	r3, [pc, #180]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f003 020c 	and.w	r2, r3, #12
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d1eb      	bne.n	80041c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041ec:	4b27      	ldr	r3, [pc, #156]	@ (800428c <HAL_RCC_ClockConfig+0x1c0>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0307 	and.w	r3, r3, #7
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d210      	bcs.n	800421c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041fa:	4b24      	ldr	r3, [pc, #144]	@ (800428c <HAL_RCC_ClockConfig+0x1c0>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f023 0207 	bic.w	r2, r3, #7
 8004202:	4922      	ldr	r1, [pc, #136]	@ (800428c <HAL_RCC_ClockConfig+0x1c0>)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	4313      	orrs	r3, r2
 8004208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800420a:	4b20      	ldr	r3, [pc, #128]	@ (800428c <HAL_RCC_ClockConfig+0x1c0>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	683a      	ldr	r2, [r7, #0]
 8004214:	429a      	cmp	r2, r3
 8004216:	d001      	beq.n	800421c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e032      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0304 	and.w	r3, r3, #4
 8004224:	2b00      	cmp	r3, #0
 8004226:	d008      	beq.n	800423a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004228:	4b19      	ldr	r3, [pc, #100]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	4916      	ldr	r1, [pc, #88]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004236:	4313      	orrs	r3, r2
 8004238:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	2b00      	cmp	r3, #0
 8004244:	d009      	beq.n	800425a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004246:	4b12      	ldr	r3, [pc, #72]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	490e      	ldr	r1, [pc, #56]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004256:	4313      	orrs	r3, r2
 8004258:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800425a:	f000 f821 	bl	80042a0 <HAL_RCC_GetSysClockFreq>
 800425e:	4602      	mov	r2, r0
 8004260:	4b0b      	ldr	r3, [pc, #44]	@ (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	091b      	lsrs	r3, r3, #4
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	490a      	ldr	r1, [pc, #40]	@ (8004294 <HAL_RCC_ClockConfig+0x1c8>)
 800426c:	5ccb      	ldrb	r3, [r1, r3]
 800426e:	fa22 f303 	lsr.w	r3, r2, r3
 8004272:	4a09      	ldr	r2, [pc, #36]	@ (8004298 <HAL_RCC_ClockConfig+0x1cc>)
 8004274:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004276:	4b09      	ldr	r3, [pc, #36]	@ (800429c <HAL_RCC_ClockConfig+0x1d0>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4618      	mov	r0, r3
 800427c:	f7fd ff7a 	bl	8002174 <HAL_InitTick>

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	40022000 	.word	0x40022000
 8004290:	40021000 	.word	0x40021000
 8004294:	08007404 	.word	0x08007404
 8004298:	20000020 	.word	0x20000020
 800429c:	20000024 	.word	0x20000024

080042a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	2300      	movs	r3, #0
 80042ac:	60bb      	str	r3, [r7, #8]
 80042ae:	2300      	movs	r3, #0
 80042b0:	617b      	str	r3, [r7, #20]
 80042b2:	2300      	movs	r3, #0
 80042b4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80042ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x94>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f003 030c 	and.w	r3, r3, #12
 80042c6:	2b04      	cmp	r3, #4
 80042c8:	d002      	beq.n	80042d0 <HAL_RCC_GetSysClockFreq+0x30>
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d003      	beq.n	80042d6 <HAL_RCC_GetSysClockFreq+0x36>
 80042ce:	e027      	b.n	8004320 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042d0:	4b19      	ldr	r3, [pc, #100]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x98>)
 80042d2:	613b      	str	r3, [r7, #16]
      break;
 80042d4:	e027      	b.n	8004326 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	0c9b      	lsrs	r3, r3, #18
 80042da:	f003 030f 	and.w	r3, r3, #15
 80042de:	4a17      	ldr	r2, [pc, #92]	@ (800433c <HAL_RCC_GetSysClockFreq+0x9c>)
 80042e0:	5cd3      	ldrb	r3, [r2, r3]
 80042e2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d010      	beq.n	8004310 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042ee:	4b11      	ldr	r3, [pc, #68]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x94>)
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	0c5b      	lsrs	r3, r3, #17
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	4a11      	ldr	r2, [pc, #68]	@ (8004340 <HAL_RCC_GetSysClockFreq+0xa0>)
 80042fa:	5cd3      	ldrb	r3, [r2, r3]
 80042fc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a0d      	ldr	r2, [pc, #52]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x98>)
 8004302:	fb03 f202 	mul.w	r2, r3, r2
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	fbb2 f3f3 	udiv	r3, r2, r3
 800430c:	617b      	str	r3, [r7, #20]
 800430e:	e004      	b.n	800431a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a0c      	ldr	r2, [pc, #48]	@ (8004344 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004314:	fb02 f303 	mul.w	r3, r2, r3
 8004318:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	613b      	str	r3, [r7, #16]
      break;
 800431e:	e002      	b.n	8004326 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004320:	4b05      	ldr	r3, [pc, #20]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x98>)
 8004322:	613b      	str	r3, [r7, #16]
      break;
 8004324:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004326:	693b      	ldr	r3, [r7, #16]
}
 8004328:	4618      	mov	r0, r3
 800432a:	371c      	adds	r7, #28
 800432c:	46bd      	mov	sp, r7
 800432e:	bc80      	pop	{r7}
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40021000 	.word	0x40021000
 8004338:	007a1200 	.word	0x007a1200
 800433c:	0800741c 	.word	0x0800741c
 8004340:	0800742c 	.word	0x0800742c
 8004344:	003d0900 	.word	0x003d0900

08004348 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800434c:	4b02      	ldr	r3, [pc, #8]	@ (8004358 <HAL_RCC_GetHCLKFreq+0x10>)
 800434e:	681b      	ldr	r3, [r3, #0]
}
 8004350:	4618      	mov	r0, r3
 8004352:	46bd      	mov	sp, r7
 8004354:	bc80      	pop	{r7}
 8004356:	4770      	bx	lr
 8004358:	20000020 	.word	0x20000020

0800435c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004360:	f7ff fff2 	bl	8004348 <HAL_RCC_GetHCLKFreq>
 8004364:	4602      	mov	r2, r0
 8004366:	4b05      	ldr	r3, [pc, #20]	@ (800437c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	0a1b      	lsrs	r3, r3, #8
 800436c:	f003 0307 	and.w	r3, r3, #7
 8004370:	4903      	ldr	r1, [pc, #12]	@ (8004380 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004372:	5ccb      	ldrb	r3, [r1, r3]
 8004374:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004378:	4618      	mov	r0, r3
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40021000 	.word	0x40021000
 8004380:	08007414 	.word	0x08007414

08004384 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004388:	f7ff ffde 	bl	8004348 <HAL_RCC_GetHCLKFreq>
 800438c:	4602      	mov	r2, r0
 800438e:	4b05      	ldr	r3, [pc, #20]	@ (80043a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	0adb      	lsrs	r3, r3, #11
 8004394:	f003 0307 	and.w	r3, r3, #7
 8004398:	4903      	ldr	r1, [pc, #12]	@ (80043a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800439a:	5ccb      	ldrb	r3, [r1, r3]
 800439c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	40021000 	.word	0x40021000
 80043a8:	08007414 	.word	0x08007414

080043ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80043b4:	4b0a      	ldr	r3, [pc, #40]	@ (80043e0 <RCC_Delay+0x34>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a0a      	ldr	r2, [pc, #40]	@ (80043e4 <RCC_Delay+0x38>)
 80043ba:	fba2 2303 	umull	r2, r3, r2, r3
 80043be:	0a5b      	lsrs	r3, r3, #9
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	fb02 f303 	mul.w	r3, r2, r3
 80043c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80043c8:	bf00      	nop
  }
  while (Delay --);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	1e5a      	subs	r2, r3, #1
 80043ce:	60fa      	str	r2, [r7, #12]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1f9      	bne.n	80043c8 <RCC_Delay+0x1c>
}
 80043d4:	bf00      	nop
 80043d6:	bf00      	nop
 80043d8:	3714      	adds	r7, #20
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc80      	pop	{r7}
 80043de:	4770      	bx	lr
 80043e0:	20000020 	.word	0x20000020
 80043e4:	10624dd3 	.word	0x10624dd3

080043e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e041      	b.n	800447e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d106      	bne.n	8004414 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f7fd fd5c 	bl	8001ecc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2202      	movs	r2, #2
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	3304      	adds	r3, #4
 8004424:	4619      	mov	r1, r3
 8004426:	4610      	mov	r0, r2
 8004428:	f000 f992 	bl	8004750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3708      	adds	r7, #8
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
	...

08004488 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d109      	bne.n	80044ac <HAL_TIM_PWM_Start+0x24>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	bf14      	ite	ne
 80044a4:	2301      	movne	r3, #1
 80044a6:	2300      	moveq	r3, #0
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	e022      	b.n	80044f2 <HAL_TIM_PWM_Start+0x6a>
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	2b04      	cmp	r3, #4
 80044b0:	d109      	bne.n	80044c6 <HAL_TIM_PWM_Start+0x3e>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	bf14      	ite	ne
 80044be:	2301      	movne	r3, #1
 80044c0:	2300      	moveq	r3, #0
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	e015      	b.n	80044f2 <HAL_TIM_PWM_Start+0x6a>
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	2b08      	cmp	r3, #8
 80044ca:	d109      	bne.n	80044e0 <HAL_TIM_PWM_Start+0x58>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	bf14      	ite	ne
 80044d8:	2301      	movne	r3, #1
 80044da:	2300      	moveq	r3, #0
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	e008      	b.n	80044f2 <HAL_TIM_PWM_Start+0x6a>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	bf14      	ite	ne
 80044ec:	2301      	movne	r3, #1
 80044ee:	2300      	moveq	r3, #0
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e05e      	b.n	80045b8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d104      	bne.n	800450a <HAL_TIM_PWM_Start+0x82>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2202      	movs	r2, #2
 8004504:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004508:	e013      	b.n	8004532 <HAL_TIM_PWM_Start+0xaa>
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	2b04      	cmp	r3, #4
 800450e:	d104      	bne.n	800451a <HAL_TIM_PWM_Start+0x92>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2202      	movs	r2, #2
 8004514:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004518:	e00b      	b.n	8004532 <HAL_TIM_PWM_Start+0xaa>
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	2b08      	cmp	r3, #8
 800451e:	d104      	bne.n	800452a <HAL_TIM_PWM_Start+0xa2>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2202      	movs	r2, #2
 8004524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004528:	e003      	b.n	8004532 <HAL_TIM_PWM_Start+0xaa>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2202      	movs	r2, #2
 800452e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2201      	movs	r2, #1
 8004538:	6839      	ldr	r1, [r7, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f000 faf2 	bl	8004b24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a1e      	ldr	r2, [pc, #120]	@ (80045c0 <HAL_TIM_PWM_Start+0x138>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d107      	bne.n	800455a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004558:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a18      	ldr	r2, [pc, #96]	@ (80045c0 <HAL_TIM_PWM_Start+0x138>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d00e      	beq.n	8004582 <HAL_TIM_PWM_Start+0xfa>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800456c:	d009      	beq.n	8004582 <HAL_TIM_PWM_Start+0xfa>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a14      	ldr	r2, [pc, #80]	@ (80045c4 <HAL_TIM_PWM_Start+0x13c>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d004      	beq.n	8004582 <HAL_TIM_PWM_Start+0xfa>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a12      	ldr	r2, [pc, #72]	@ (80045c8 <HAL_TIM_PWM_Start+0x140>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d111      	bne.n	80045a6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f003 0307 	and.w	r3, r3, #7
 800458c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2b06      	cmp	r3, #6
 8004592:	d010      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f042 0201 	orr.w	r2, r2, #1
 80045a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045a4:	e007      	b.n	80045b6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f042 0201 	orr.w	r2, r2, #1
 80045b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3710      	adds	r7, #16
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40012c00 	.word	0x40012c00
 80045c4:	40000400 	.word	0x40000400
 80045c8:	40000800 	.word	0x40000800

080045cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d101      	bne.n	80045ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045e6:	2302      	movs	r3, #2
 80045e8:	e0ae      	b.n	8004748 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2201      	movs	r2, #1
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b0c      	cmp	r3, #12
 80045f6:	f200 809f 	bhi.w	8004738 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004600 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004600:	08004635 	.word	0x08004635
 8004604:	08004739 	.word	0x08004739
 8004608:	08004739 	.word	0x08004739
 800460c:	08004739 	.word	0x08004739
 8004610:	08004675 	.word	0x08004675
 8004614:	08004739 	.word	0x08004739
 8004618:	08004739 	.word	0x08004739
 800461c:	08004739 	.word	0x08004739
 8004620:	080046b7 	.word	0x080046b7
 8004624:	08004739 	.word	0x08004739
 8004628:	08004739 	.word	0x08004739
 800462c:	08004739 	.word	0x08004739
 8004630:	080046f7 	.word	0x080046f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68b9      	ldr	r1, [r7, #8]
 800463a:	4618      	mov	r0, r3
 800463c:	f000 f8ea 	bl	8004814 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699a      	ldr	r2, [r3, #24]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0208 	orr.w	r2, r2, #8
 800464e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	699a      	ldr	r2, [r3, #24]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f022 0204 	bic.w	r2, r2, #4
 800465e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6999      	ldr	r1, [r3, #24]
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	691a      	ldr	r2, [r3, #16]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	619a      	str	r2, [r3, #24]
      break;
 8004672:	e064      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68b9      	ldr	r1, [r7, #8]
 800467a:	4618      	mov	r0, r3
 800467c:	f000 f930 	bl	80048e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	699a      	ldr	r2, [r3, #24]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800468e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	699a      	ldr	r2, [r3, #24]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800469e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6999      	ldr	r1, [r3, #24]
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	021a      	lsls	r2, r3, #8
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	619a      	str	r2, [r3, #24]
      break;
 80046b4:	e043      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68b9      	ldr	r1, [r7, #8]
 80046bc:	4618      	mov	r0, r3
 80046be:	f000 f979 	bl	80049b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	69da      	ldr	r2, [r3, #28]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f042 0208 	orr.w	r2, r2, #8
 80046d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	69da      	ldr	r2, [r3, #28]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 0204 	bic.w	r2, r2, #4
 80046e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69d9      	ldr	r1, [r3, #28]
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	691a      	ldr	r2, [r3, #16]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	430a      	orrs	r2, r1
 80046f2:	61da      	str	r2, [r3, #28]
      break;
 80046f4:	e023      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68b9      	ldr	r1, [r7, #8]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 f9c3 	bl	8004a88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69da      	ldr	r2, [r3, #28]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004710:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	69da      	ldr	r2, [r3, #28]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004720:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69d9      	ldr	r1, [r3, #28]
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	021a      	lsls	r2, r3, #8
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	430a      	orrs	r2, r1
 8004734:	61da      	str	r2, [r3, #28]
      break;
 8004736:	e002      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	75fb      	strb	r3, [r7, #23]
      break;
 800473c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004746:	7dfb      	ldrb	r3, [r7, #23]
}
 8004748:	4618      	mov	r0, r3
 800474a:	3718      	adds	r7, #24
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004750:	b480      	push	{r7}
 8004752:	b085      	sub	sp, #20
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a29      	ldr	r2, [pc, #164]	@ (8004808 <TIM_Base_SetConfig+0xb8>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d00b      	beq.n	8004780 <TIM_Base_SetConfig+0x30>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800476e:	d007      	beq.n	8004780 <TIM_Base_SetConfig+0x30>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a26      	ldr	r2, [pc, #152]	@ (800480c <TIM_Base_SetConfig+0xbc>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d003      	beq.n	8004780 <TIM_Base_SetConfig+0x30>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a25      	ldr	r2, [pc, #148]	@ (8004810 <TIM_Base_SetConfig+0xc0>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d108      	bne.n	8004792 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	68fa      	ldr	r2, [r7, #12]
 800478e:	4313      	orrs	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a1c      	ldr	r2, [pc, #112]	@ (8004808 <TIM_Base_SetConfig+0xb8>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d00b      	beq.n	80047b2 <TIM_Base_SetConfig+0x62>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047a0:	d007      	beq.n	80047b2 <TIM_Base_SetConfig+0x62>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a19      	ldr	r2, [pc, #100]	@ (800480c <TIM_Base_SetConfig+0xbc>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d003      	beq.n	80047b2 <TIM_Base_SetConfig+0x62>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a18      	ldr	r2, [pc, #96]	@ (8004810 <TIM_Base_SetConfig+0xc0>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d108      	bne.n	80047c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	689a      	ldr	r2, [r3, #8]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a07      	ldr	r2, [pc, #28]	@ (8004808 <TIM_Base_SetConfig+0xb8>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d103      	bne.n	80047f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	691a      	ldr	r2, [r3, #16]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	615a      	str	r2, [r3, #20]
}
 80047fe:	bf00      	nop
 8004800:	3714      	adds	r7, #20
 8004802:	46bd      	mov	sp, r7
 8004804:	bc80      	pop	{r7}
 8004806:	4770      	bx	lr
 8004808:	40012c00 	.word	0x40012c00
 800480c:	40000400 	.word	0x40000400
 8004810:	40000800 	.word	0x40000800

08004814 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004814:	b480      	push	{r7}
 8004816:	b087      	sub	sp, #28
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a1b      	ldr	r3, [r3, #32]
 8004828:	f023 0201 	bic.w	r2, r3, #1
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0303 	bic.w	r3, r3, #3
 800484a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f023 0302 	bic.w	r3, r3, #2
 800485c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	4313      	orrs	r3, r2
 8004866:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a1c      	ldr	r2, [pc, #112]	@ (80048dc <TIM_OC1_SetConfig+0xc8>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d10c      	bne.n	800488a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	f023 0308 	bic.w	r3, r3, #8
 8004876:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	697a      	ldr	r2, [r7, #20]
 800487e:	4313      	orrs	r3, r2
 8004880:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f023 0304 	bic.w	r3, r3, #4
 8004888:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a13      	ldr	r2, [pc, #76]	@ (80048dc <TIM_OC1_SetConfig+0xc8>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d111      	bne.n	80048b6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004898:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	685a      	ldr	r2, [r3, #4]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	697a      	ldr	r2, [r7, #20]
 80048ce:	621a      	str	r2, [r3, #32]
}
 80048d0:	bf00      	nop
 80048d2:	371c      	adds	r7, #28
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bc80      	pop	{r7}
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	40012c00 	.word	0x40012c00

080048e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b087      	sub	sp, #28
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a1b      	ldr	r3, [r3, #32]
 80048ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a1b      	ldr	r3, [r3, #32]
 80048f4:	f023 0210 	bic.w	r2, r3, #16
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	699b      	ldr	r3, [r3, #24]
 8004906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800490e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004916:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	021b      	lsls	r3, r3, #8
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	4313      	orrs	r3, r2
 8004922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	f023 0320 	bic.w	r3, r3, #32
 800492a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	011b      	lsls	r3, r3, #4
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	4313      	orrs	r3, r2
 8004936:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a1d      	ldr	r2, [pc, #116]	@ (80049b0 <TIM_OC2_SetConfig+0xd0>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d10d      	bne.n	800495c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004946:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	011b      	lsls	r3, r3, #4
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	4313      	orrs	r3, r2
 8004952:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800495a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a14      	ldr	r2, [pc, #80]	@ (80049b0 <TIM_OC2_SetConfig+0xd0>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d113      	bne.n	800498c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800496a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004972:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	4313      	orrs	r3, r2
 800497e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	693a      	ldr	r2, [r7, #16]
 8004988:	4313      	orrs	r3, r2
 800498a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	693a      	ldr	r2, [r7, #16]
 8004990:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	685a      	ldr	r2, [r3, #4]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	621a      	str	r2, [r3, #32]
}
 80049a6:	bf00      	nop
 80049a8:	371c      	adds	r7, #28
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bc80      	pop	{r7}
 80049ae:	4770      	bx	lr
 80049b0:	40012c00 	.word	0x40012c00

080049b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b087      	sub	sp, #28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a1b      	ldr	r3, [r3, #32]
 80049c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f023 0303 	bic.w	r3, r3, #3
 80049ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	021b      	lsls	r3, r3, #8
 8004a04:	697a      	ldr	r2, [r7, #20]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004a84 <TIM_OC3_SetConfig+0xd0>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d10d      	bne.n	8004a2e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	021b      	lsls	r3, r3, #8
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a14      	ldr	r2, [pc, #80]	@ (8004a84 <TIM_OC3_SetConfig+0xd0>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d113      	bne.n	8004a5e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	011b      	lsls	r3, r3, #4
 8004a4c:	693a      	ldr	r2, [r7, #16]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	011b      	lsls	r3, r3, #4
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	693a      	ldr	r2, [r7, #16]
 8004a62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685a      	ldr	r2, [r3, #4]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	621a      	str	r2, [r3, #32]
}
 8004a78:	bf00      	nop
 8004a7a:	371c      	adds	r7, #28
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bc80      	pop	{r7}
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	40012c00 	.word	0x40012c00

08004a88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b087      	sub	sp, #28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a1b      	ldr	r3, [r3, #32]
 8004a9c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004abe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	021b      	lsls	r3, r3, #8
 8004ac6:	68fa      	ldr	r2, [r7, #12]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ad2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	031b      	lsls	r3, r3, #12
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a0f      	ldr	r2, [pc, #60]	@ (8004b20 <TIM_OC4_SetConfig+0x98>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d109      	bne.n	8004afc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004aee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	695b      	ldr	r3, [r3, #20]
 8004af4:	019b      	lsls	r3, r3, #6
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	697a      	ldr	r2, [r7, #20]
 8004b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	621a      	str	r2, [r3, #32]
}
 8004b16:	bf00      	nop
 8004b18:	371c      	adds	r7, #28
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bc80      	pop	{r7}
 8004b1e:	4770      	bx	lr
 8004b20:	40012c00 	.word	0x40012c00

08004b24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	f003 031f 	and.w	r3, r3, #31
 8004b36:	2201      	movs	r2, #1
 8004b38:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a1a      	ldr	r2, [r3, #32]
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	43db      	mvns	r3, r3
 8004b46:	401a      	ands	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6a1a      	ldr	r2, [r3, #32]
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	f003 031f 	and.w	r3, r3, #31
 8004b56:	6879      	ldr	r1, [r7, #4]
 8004b58:	fa01 f303 	lsl.w	r3, r1, r3
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	621a      	str	r2, [r3, #32]
}
 8004b62:	bf00      	nop
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr

08004b6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d101      	bne.n	8004b84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b80:	2302      	movs	r3, #2
 8004b82:	e046      	b.n	8004c12 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2202      	movs	r2, #2
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004baa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68fa      	ldr	r2, [r7, #12]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a16      	ldr	r2, [pc, #88]	@ (8004c1c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d00e      	beq.n	8004be6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bd0:	d009      	beq.n	8004be6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a12      	ldr	r2, [pc, #72]	@ (8004c20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d004      	beq.n	8004be6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a10      	ldr	r2, [pc, #64]	@ (8004c24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d10c      	bne.n	8004c00 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	68ba      	ldr	r2, [r7, #8]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68ba      	ldr	r2, [r7, #8]
 8004bfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3714      	adds	r7, #20
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bc80      	pop	{r7}
 8004c1a:	4770      	bx	lr
 8004c1c:	40012c00 	.word	0x40012c00
 8004c20:	40000400 	.word	0x40000400
 8004c24:	40000800 	.word	0x40000800

08004c28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e042      	b.n	8004cc0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d106      	bne.n	8004c54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f7fd f988 	bl	8001f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2224      	movs	r2, #36	@ 0x24
 8004c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68da      	ldr	r2, [r3, #12]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f000 fd71 	bl	8005754 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	691a      	ldr	r2, [r3, #16]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	695a      	ldr	r2, [r3, #20]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68da      	ldr	r2, [r3, #12]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ca0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2220      	movs	r2, #32
 8004cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3708      	adds	r7, #8
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b08a      	sub	sp, #40	@ 0x28
 8004ccc:	af02      	add	r7, sp, #8
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	603b      	str	r3, [r7, #0]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b20      	cmp	r3, #32
 8004ce6:	d16d      	bne.n	8004dc4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d002      	beq.n	8004cf4 <HAL_UART_Transmit+0x2c>
 8004cee:	88fb      	ldrh	r3, [r7, #6]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e066      	b.n	8004dc6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2221      	movs	r2, #33	@ 0x21
 8004d02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d06:	f7fd fa77 	bl	80021f8 <HAL_GetTick>
 8004d0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	88fa      	ldrh	r2, [r7, #6]
 8004d10:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	88fa      	ldrh	r2, [r7, #6]
 8004d16:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d20:	d108      	bne.n	8004d34 <HAL_UART_Transmit+0x6c>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d104      	bne.n	8004d34 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	61bb      	str	r3, [r7, #24]
 8004d32:	e003      	b.n	8004d3c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d3c:	e02a      	b.n	8004d94 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	2200      	movs	r2, #0
 8004d46:	2180      	movs	r1, #128	@ 0x80
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 faf9 	bl	8005340 <UART_WaitOnFlagUntilTimeout>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d001      	beq.n	8004d58 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e036      	b.n	8004dc6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d10b      	bne.n	8004d76 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	881b      	ldrh	r3, [r3, #0]
 8004d62:	461a      	mov	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	3302      	adds	r3, #2
 8004d72:	61bb      	str	r3, [r7, #24]
 8004d74:	e007      	b.n	8004d86 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	781a      	ldrb	r2, [r3, #0]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	3301      	adds	r3, #1
 8004d84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	b29a      	uxth	r2, r3
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1cf      	bne.n	8004d3e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	9300      	str	r3, [sp, #0]
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	2200      	movs	r2, #0
 8004da6:	2140      	movs	r1, #64	@ 0x40
 8004da8:	68f8      	ldr	r0, [r7, #12]
 8004daa:	f000 fac9 	bl	8005340 <UART_WaitOnFlagUntilTimeout>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d001      	beq.n	8004db8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004db4:	2303      	movs	r3, #3
 8004db6:	e006      	b.n	8004dc6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2220      	movs	r2, #32
 8004dbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	e000      	b.n	8004dc6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004dc4:	2302      	movs	r3, #2
  }
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3720      	adds	r7, #32
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
	...

08004dd0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b0ba      	sub	sp, #232	@ 0xe8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004df6:	2300      	movs	r3, #0
 8004df8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e06:	f003 030f 	and.w	r3, r3, #15
 8004e0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004e0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10f      	bne.n	8004e36 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e1a:	f003 0320 	and.w	r3, r3, #32
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d009      	beq.n	8004e36 <HAL_UART_IRQHandler+0x66>
 8004e22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e26:	f003 0320 	and.w	r3, r3, #32
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 fbd1 	bl	80055d6 <UART_Receive_IT>
      return;
 8004e34:	e25b      	b.n	80052ee <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f000 80de 	beq.w	8004ffc <HAL_UART_IRQHandler+0x22c>
 8004e40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e44:	f003 0301 	and.w	r3, r3, #1
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d106      	bne.n	8004e5a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e50:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 80d1 	beq.w	8004ffc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00b      	beq.n	8004e7e <HAL_UART_IRQHandler+0xae>
 8004e66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d005      	beq.n	8004e7e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e76:	f043 0201 	orr.w	r2, r3, #1
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e82:	f003 0304 	and.w	r3, r3, #4
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00b      	beq.n	8004ea2 <HAL_UART_IRQHandler+0xd2>
 8004e8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d005      	beq.n	8004ea2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e9a:	f043 0202 	orr.w	r2, r3, #2
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00b      	beq.n	8004ec6 <HAL_UART_IRQHandler+0xf6>
 8004eae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d005      	beq.n	8004ec6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ebe:	f043 0204 	orr.w	r2, r3, #4
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004eca:	f003 0308 	and.w	r3, r3, #8
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d011      	beq.n	8004ef6 <HAL_UART_IRQHandler+0x126>
 8004ed2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ed6:	f003 0320 	and.w	r3, r3, #32
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d105      	bne.n	8004eea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004ede:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ee2:	f003 0301 	and.w	r3, r3, #1
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d005      	beq.n	8004ef6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eee:	f043 0208 	orr.w	r2, r3, #8
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	f000 81f2 	beq.w	80052e4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f04:	f003 0320 	and.w	r3, r3, #32
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d008      	beq.n	8004f1e <HAL_UART_IRQHandler+0x14e>
 8004f0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f10:	f003 0320 	and.w	r3, r3, #32
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d002      	beq.n	8004f1e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f000 fb5c 	bl	80055d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	bf14      	ite	ne
 8004f2c:	2301      	movne	r3, #1
 8004f2e:	2300      	moveq	r3, #0
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f3a:	f003 0308 	and.w	r3, r3, #8
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d103      	bne.n	8004f4a <HAL_UART_IRQHandler+0x17a>
 8004f42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d04f      	beq.n	8004fea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 fa66 	bl	800541c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d041      	beq.n	8004fe2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	3314      	adds	r3, #20
 8004f64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f6c:	e853 3f00 	ldrex	r3, [r3]
 8004f70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	3314      	adds	r3, #20
 8004f86:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f8a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f92:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f96:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f9a:	e841 2300 	strex	r3, r2, [r1]
 8004f9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004fa2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d1d9      	bne.n	8004f5e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d013      	beq.n	8004fda <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fb6:	4a7e      	ldr	r2, [pc, #504]	@ (80051b0 <HAL_UART_IRQHandler+0x3e0>)
 8004fb8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7fd fa66 	bl	8002490 <HAL_DMA_Abort_IT>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d016      	beq.n	8004ff8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004fd4:	4610      	mov	r0, r2
 8004fd6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fd8:	e00e      	b.n	8004ff8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f99c 	bl	8005318 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fe0:	e00a      	b.n	8004ff8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 f998 	bl	8005318 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fe8:	e006      	b.n	8004ff8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f994 	bl	8005318 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004ff6:	e175      	b.n	80052e4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff8:	bf00      	nop
    return;
 8004ffa:	e173      	b.n	80052e4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005000:	2b01      	cmp	r3, #1
 8005002:	f040 814f 	bne.w	80052a4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800500a:	f003 0310 	and.w	r3, r3, #16
 800500e:	2b00      	cmp	r3, #0
 8005010:	f000 8148 	beq.w	80052a4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005014:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005018:	f003 0310 	and.w	r3, r3, #16
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 8141 	beq.w	80052a4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005022:	2300      	movs	r3, #0
 8005024:	60bb      	str	r3, [r7, #8]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	60bb      	str	r3, [r7, #8]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	60bb      	str	r3, [r7, #8]
 8005036:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005042:	2b00      	cmp	r3, #0
 8005044:	f000 80b6 	beq.w	80051b4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005054:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 8145 	beq.w	80052e8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005062:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005066:	429a      	cmp	r2, r3
 8005068:	f080 813e 	bcs.w	80052e8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005072:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	2b20      	cmp	r3, #32
 800507c:	f000 8088 	beq.w	8005190 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	330c      	adds	r3, #12
 8005086:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800508a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800508e:	e853 3f00 	ldrex	r3, [r3]
 8005092:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005096:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800509a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800509e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	330c      	adds	r3, #12
 80050a8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80050ac:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80050b8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80050bc:	e841 2300 	strex	r3, r2, [r1]
 80050c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80050c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d1d9      	bne.n	8005080 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	3314      	adds	r3, #20
 80050d2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050d6:	e853 3f00 	ldrex	r3, [r3]
 80050da:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80050dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050de:	f023 0301 	bic.w	r3, r3, #1
 80050e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3314      	adds	r3, #20
 80050ec:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80050f0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80050f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80050f8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80050fc:	e841 2300 	strex	r3, r2, [r1]
 8005100:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005102:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005104:	2b00      	cmp	r3, #0
 8005106:	d1e1      	bne.n	80050cc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	3314      	adds	r3, #20
 800510e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005110:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005112:	e853 3f00 	ldrex	r3, [r3]
 8005116:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005118:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800511a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800511e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	3314      	adds	r3, #20
 8005128:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800512c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800512e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005130:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005132:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005134:	e841 2300 	strex	r3, r2, [r1]
 8005138:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800513a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1e3      	bne.n	8005108 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	330c      	adds	r3, #12
 8005154:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005156:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005158:	e853 3f00 	ldrex	r3, [r3]
 800515c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800515e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005160:	f023 0310 	bic.w	r3, r3, #16
 8005164:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	330c      	adds	r3, #12
 800516e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005172:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005174:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005176:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005178:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800517a:	e841 2300 	strex	r3, r2, [r1]
 800517e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005180:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1e3      	bne.n	800514e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800518a:	4618      	mov	r0, r3
 800518c:	f7fd f945 	bl	800241a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2202      	movs	r2, #2
 8005194:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800519e:	b29b      	uxth	r3, r3
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	4619      	mov	r1, r3
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 f8bf 	bl	800532a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051ac:	e09c      	b.n	80052e8 <HAL_UART_IRQHandler+0x518>
 80051ae:	bf00      	nop
 80051b0:	080054e1 	.word	0x080054e1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051bc:	b29b      	uxth	r3, r3
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	f000 808e 	beq.w	80052ec <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80051d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f000 8089 	beq.w	80052ec <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	330c      	adds	r3, #12
 80051e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051e4:	e853 3f00 	ldrex	r3, [r3]
 80051e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80051ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	330c      	adds	r3, #12
 80051fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80051fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8005200:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005202:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005204:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005206:	e841 2300 	strex	r3, r2, [r1]
 800520a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800520c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1e3      	bne.n	80051da <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	3314      	adds	r3, #20
 8005218:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800521a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521c:	e853 3f00 	ldrex	r3, [r3]
 8005220:	623b      	str	r3, [r7, #32]
   return(result);
 8005222:	6a3b      	ldr	r3, [r7, #32]
 8005224:	f023 0301 	bic.w	r3, r3, #1
 8005228:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	3314      	adds	r3, #20
 8005232:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005236:	633a      	str	r2, [r7, #48]	@ 0x30
 8005238:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800523a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800523c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800523e:	e841 2300 	strex	r3, r2, [r1]
 8005242:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1e3      	bne.n	8005212 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2220      	movs	r2, #32
 800524e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	330c      	adds	r3, #12
 800525e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	e853 3f00 	ldrex	r3, [r3]
 8005266:	60fb      	str	r3, [r7, #12]
   return(result);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f023 0310 	bic.w	r3, r3, #16
 800526e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	330c      	adds	r3, #12
 8005278:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800527c:	61fa      	str	r2, [r7, #28]
 800527e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005280:	69b9      	ldr	r1, [r7, #24]
 8005282:	69fa      	ldr	r2, [r7, #28]
 8005284:	e841 2300 	strex	r3, r2, [r1]
 8005288:	617b      	str	r3, [r7, #20]
   return(result);
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1e3      	bne.n	8005258 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2202      	movs	r2, #2
 8005294:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005296:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800529a:	4619      	mov	r1, r3
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 f844 	bl	800532a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052a2:	e023      	b.n	80052ec <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80052a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d009      	beq.n	80052c4 <HAL_UART_IRQHandler+0x4f4>
 80052b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d003      	beq.n	80052c4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f000 f923 	bl	8005508 <UART_Transmit_IT>
    return;
 80052c2:	e014      	b.n	80052ee <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80052c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00e      	beq.n	80052ee <HAL_UART_IRQHandler+0x51e>
 80052d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d008      	beq.n	80052ee <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 f962 	bl	80055a6 <UART_EndTransmit_IT>
    return;
 80052e2:	e004      	b.n	80052ee <HAL_UART_IRQHandler+0x51e>
    return;
 80052e4:	bf00      	nop
 80052e6:	e002      	b.n	80052ee <HAL_UART_IRQHandler+0x51e>
      return;
 80052e8:	bf00      	nop
 80052ea:	e000      	b.n	80052ee <HAL_UART_IRQHandler+0x51e>
      return;
 80052ec:	bf00      	nop
  }
}
 80052ee:	37e8      	adds	r7, #232	@ 0xe8
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80052fc:	bf00      	nop
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	bc80      	pop	{r7}
 8005304:	4770      	bx	lr

08005306 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005306:	b480      	push	{r7}
 8005308:	b083      	sub	sp, #12
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800530e:	bf00      	nop
 8005310:	370c      	adds	r7, #12
 8005312:	46bd      	mov	sp, r7
 8005314:	bc80      	pop	{r7}
 8005316:	4770      	bx	lr

08005318 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	bc80      	pop	{r7}
 8005328:	4770      	bx	lr

0800532a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800532a:	b480      	push	{r7}
 800532c:	b083      	sub	sp, #12
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
 8005332:	460b      	mov	r3, r1
 8005334:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr

08005340 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b090      	sub	sp, #64	@ 0x40
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	603b      	str	r3, [r7, #0]
 800534c:	4613      	mov	r3, r2
 800534e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005350:	e050      	b.n	80053f4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005352:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005358:	d04c      	beq.n	80053f4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800535a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800535c:	2b00      	cmp	r3, #0
 800535e:	d007      	beq.n	8005370 <UART_WaitOnFlagUntilTimeout+0x30>
 8005360:	f7fc ff4a 	bl	80021f8 <HAL_GetTick>
 8005364:	4602      	mov	r2, r0
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800536c:	429a      	cmp	r2, r3
 800536e:	d241      	bcs.n	80053f4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	330c      	adds	r3, #12
 8005376:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537a:	e853 3f00 	ldrex	r3, [r3]
 800537e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005382:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005386:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	330c      	adds	r3, #12
 800538e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005390:	637a      	str	r2, [r7, #52]	@ 0x34
 8005392:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005394:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005396:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005398:	e841 2300 	strex	r3, r2, [r1]
 800539c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800539e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d1e5      	bne.n	8005370 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	3314      	adds	r3, #20
 80053aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	e853 3f00 	ldrex	r3, [r3]
 80053b2:	613b      	str	r3, [r7, #16]
   return(result);
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	f023 0301 	bic.w	r3, r3, #1
 80053ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	3314      	adds	r3, #20
 80053c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80053c4:	623a      	str	r2, [r7, #32]
 80053c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c8:	69f9      	ldr	r1, [r7, #28]
 80053ca:	6a3a      	ldr	r2, [r7, #32]
 80053cc:	e841 2300 	strex	r3, r2, [r1]
 80053d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d1e5      	bne.n	80053a4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2220      	movs	r2, #32
 80053dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2220      	movs	r2, #32
 80053e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e00f      	b.n	8005414 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	4013      	ands	r3, r2
 80053fe:	68ba      	ldr	r2, [r7, #8]
 8005400:	429a      	cmp	r2, r3
 8005402:	bf0c      	ite	eq
 8005404:	2301      	moveq	r3, #1
 8005406:	2300      	movne	r3, #0
 8005408:	b2db      	uxtb	r3, r3
 800540a:	461a      	mov	r2, r3
 800540c:	79fb      	ldrb	r3, [r7, #7]
 800540e:	429a      	cmp	r2, r3
 8005410:	d09f      	beq.n	8005352 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3740      	adds	r7, #64	@ 0x40
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}

0800541c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800541c:	b480      	push	{r7}
 800541e:	b095      	sub	sp, #84	@ 0x54
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	330c      	adds	r3, #12
 800542a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800542e:	e853 3f00 	ldrex	r3, [r3]
 8005432:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005436:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800543a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	330c      	adds	r3, #12
 8005442:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005444:	643a      	str	r2, [r7, #64]	@ 0x40
 8005446:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005448:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800544a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800544c:	e841 2300 	strex	r3, r2, [r1]
 8005450:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005454:	2b00      	cmp	r3, #0
 8005456:	d1e5      	bne.n	8005424 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3314      	adds	r3, #20
 800545e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	e853 3f00 	ldrex	r3, [r3]
 8005466:	61fb      	str	r3, [r7, #28]
   return(result);
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	f023 0301 	bic.w	r3, r3, #1
 800546e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	3314      	adds	r3, #20
 8005476:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005478:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800547a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800547e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005480:	e841 2300 	strex	r3, r2, [r1]
 8005484:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1e5      	bne.n	8005458 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005490:	2b01      	cmp	r3, #1
 8005492:	d119      	bne.n	80054c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	330c      	adds	r3, #12
 800549a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	e853 3f00 	ldrex	r3, [r3]
 80054a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f023 0310 	bic.w	r3, r3, #16
 80054aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	330c      	adds	r3, #12
 80054b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054b4:	61ba      	str	r2, [r7, #24]
 80054b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	6979      	ldr	r1, [r7, #20]
 80054ba:	69ba      	ldr	r2, [r7, #24]
 80054bc:	e841 2300 	strex	r3, r2, [r1]
 80054c0:	613b      	str	r3, [r7, #16]
   return(result);
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e5      	bne.n	8005494 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2220      	movs	r2, #32
 80054cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80054d6:	bf00      	nop
 80054d8:	3754      	adds	r7, #84	@ 0x54
 80054da:	46bd      	mov	sp, r7
 80054dc:	bc80      	pop	{r7}
 80054de:	4770      	bx	lr

080054e0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f7ff ff0c 	bl	8005318 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005500:	bf00      	nop
 8005502:	3710      	adds	r7, #16
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b21      	cmp	r3, #33	@ 0x21
 800551a:	d13e      	bne.n	800559a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005524:	d114      	bne.n	8005550 <UART_Transmit_IT+0x48>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d110      	bne.n	8005550 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a1b      	ldr	r3, [r3, #32]
 8005532:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	881b      	ldrh	r3, [r3, #0]
 8005538:	461a      	mov	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005542:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a1b      	ldr	r3, [r3, #32]
 8005548:	1c9a      	adds	r2, r3, #2
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	621a      	str	r2, [r3, #32]
 800554e:	e008      	b.n	8005562 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a1b      	ldr	r3, [r3, #32]
 8005554:	1c59      	adds	r1, r3, #1
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	6211      	str	r1, [r2, #32]
 800555a:	781a      	ldrb	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005566:	b29b      	uxth	r3, r3
 8005568:	3b01      	subs	r3, #1
 800556a:	b29b      	uxth	r3, r3
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	4619      	mov	r1, r3
 8005570:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10f      	bne.n	8005596 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68da      	ldr	r2, [r3, #12]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005584:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68da      	ldr	r2, [r3, #12]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005594:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005596:	2300      	movs	r3, #0
 8005598:	e000      	b.n	800559c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800559a:	2302      	movs	r3, #2
  }
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bc80      	pop	{r7}
 80055a4:	4770      	bx	lr

080055a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b082      	sub	sp, #8
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2220      	movs	r2, #32
 80055c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f7ff fe94 	bl	80052f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3708      	adds	r7, #8
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b08c      	sub	sp, #48	@ 0x30
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	2b22      	cmp	r3, #34	@ 0x22
 80055e8:	f040 80ae 	bne.w	8005748 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055f4:	d117      	bne.n	8005626 <UART_Receive_IT+0x50>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d113      	bne.n	8005626 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80055fe:	2300      	movs	r3, #0
 8005600:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005606:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	b29b      	uxth	r3, r3
 8005610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005614:	b29a      	uxth	r2, r3
 8005616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005618:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800561e:	1c9a      	adds	r2, r3, #2
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	629a      	str	r2, [r3, #40]	@ 0x28
 8005624:	e026      	b.n	8005674 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800562c:	2300      	movs	r3, #0
 800562e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005638:	d007      	beq.n	800564a <UART_Receive_IT+0x74>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d10a      	bne.n	8005658 <UART_Receive_IT+0x82>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d106      	bne.n	8005658 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	b2da      	uxtb	r2, r3
 8005652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005654:	701a      	strb	r2, [r3, #0]
 8005656:	e008      	b.n	800566a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	b2db      	uxtb	r3, r3
 8005660:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005664:	b2da      	uxtb	r2, r3
 8005666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005668:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800566e:	1c5a      	adds	r2, r3, #1
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005678:	b29b      	uxth	r3, r3
 800567a:	3b01      	subs	r3, #1
 800567c:	b29b      	uxth	r3, r3
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	4619      	mov	r1, r3
 8005682:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005684:	2b00      	cmp	r3, #0
 8005686:	d15d      	bne.n	8005744 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 0220 	bic.w	r2, r2, #32
 8005696:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	695a      	ldr	r2, [r3, #20]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0201 	bic.w	r2, r2, #1
 80056b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2220      	movs	r2, #32
 80056bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d135      	bne.n	800573a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	330c      	adds	r3, #12
 80056da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	e853 3f00 	ldrex	r3, [r3]
 80056e2:	613b      	str	r3, [r7, #16]
   return(result);
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	f023 0310 	bic.w	r3, r3, #16
 80056ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	330c      	adds	r3, #12
 80056f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056f4:	623a      	str	r2, [r7, #32]
 80056f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f8:	69f9      	ldr	r1, [r7, #28]
 80056fa:	6a3a      	ldr	r2, [r7, #32]
 80056fc:	e841 2300 	strex	r3, r2, [r1]
 8005700:	61bb      	str	r3, [r7, #24]
   return(result);
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1e5      	bne.n	80056d4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0310 	and.w	r3, r3, #16
 8005712:	2b10      	cmp	r3, #16
 8005714:	d10a      	bne.n	800572c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005716:	2300      	movs	r3, #0
 8005718:	60fb      	str	r3, [r7, #12]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	60fb      	str	r3, [r7, #12]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	60fb      	str	r3, [r7, #12]
 800572a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005730:	4619      	mov	r1, r3
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f7ff fdf9 	bl	800532a <HAL_UARTEx_RxEventCallback>
 8005738:	e002      	b.n	8005740 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f7ff fde3 	bl	8005306 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005740:	2300      	movs	r3, #0
 8005742:	e002      	b.n	800574a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005744:	2300      	movs	r3, #0
 8005746:	e000      	b.n	800574a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005748:	2302      	movs	r3, #2
  }
}
 800574a:	4618      	mov	r0, r3
 800574c:	3730      	adds	r7, #48	@ 0x30
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
	...

08005754 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	68da      	ldr	r2, [r3, #12]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	430a      	orrs	r2, r1
 8005770:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	689a      	ldr	r2, [r3, #8]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	431a      	orrs	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	695b      	ldr	r3, [r3, #20]
 8005780:	4313      	orrs	r3, r2
 8005782:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800578e:	f023 030c 	bic.w	r3, r3, #12
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	6812      	ldr	r2, [r2, #0]
 8005796:	68b9      	ldr	r1, [r7, #8]
 8005798:	430b      	orrs	r3, r1
 800579a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	699a      	ldr	r2, [r3, #24]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	430a      	orrs	r2, r1
 80057b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a2c      	ldr	r2, [pc, #176]	@ (8005868 <UART_SetConfig+0x114>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d103      	bne.n	80057c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80057bc:	f7fe fde2 	bl	8004384 <HAL_RCC_GetPCLK2Freq>
 80057c0:	60f8      	str	r0, [r7, #12]
 80057c2:	e002      	b.n	80057ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80057c4:	f7fe fdca 	bl	800435c <HAL_RCC_GetPCLK1Freq>
 80057c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057ca:	68fa      	ldr	r2, [r7, #12]
 80057cc:	4613      	mov	r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	4413      	add	r3, r2
 80057d2:	009a      	lsls	r2, r3, #2
 80057d4:	441a      	add	r2, r3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80057e0:	4a22      	ldr	r2, [pc, #136]	@ (800586c <UART_SetConfig+0x118>)
 80057e2:	fba2 2303 	umull	r2, r3, r2, r3
 80057e6:	095b      	lsrs	r3, r3, #5
 80057e8:	0119      	lsls	r1, r3, #4
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	4613      	mov	r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	4413      	add	r3, r2
 80057f2:	009a      	lsls	r2, r3, #2
 80057f4:	441a      	add	r2, r3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005800:	4b1a      	ldr	r3, [pc, #104]	@ (800586c <UART_SetConfig+0x118>)
 8005802:	fba3 0302 	umull	r0, r3, r3, r2
 8005806:	095b      	lsrs	r3, r3, #5
 8005808:	2064      	movs	r0, #100	@ 0x64
 800580a:	fb00 f303 	mul.w	r3, r0, r3
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	011b      	lsls	r3, r3, #4
 8005812:	3332      	adds	r3, #50	@ 0x32
 8005814:	4a15      	ldr	r2, [pc, #84]	@ (800586c <UART_SetConfig+0x118>)
 8005816:	fba2 2303 	umull	r2, r3, r2, r3
 800581a:	095b      	lsrs	r3, r3, #5
 800581c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005820:	4419      	add	r1, r3
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	4613      	mov	r3, r2
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	4413      	add	r3, r2
 800582a:	009a      	lsls	r2, r3, #2
 800582c:	441a      	add	r2, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	fbb2 f2f3 	udiv	r2, r2, r3
 8005838:	4b0c      	ldr	r3, [pc, #48]	@ (800586c <UART_SetConfig+0x118>)
 800583a:	fba3 0302 	umull	r0, r3, r3, r2
 800583e:	095b      	lsrs	r3, r3, #5
 8005840:	2064      	movs	r0, #100	@ 0x64
 8005842:	fb00 f303 	mul.w	r3, r0, r3
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	011b      	lsls	r3, r3, #4
 800584a:	3332      	adds	r3, #50	@ 0x32
 800584c:	4a07      	ldr	r2, [pc, #28]	@ (800586c <UART_SetConfig+0x118>)
 800584e:	fba2 2303 	umull	r2, r3, r2, r3
 8005852:	095b      	lsrs	r3, r3, #5
 8005854:	f003 020f 	and.w	r2, r3, #15
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	440a      	add	r2, r1
 800585e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005860:	bf00      	nop
 8005862:	3710      	adds	r7, #16
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}
 8005868:	40013800 	.word	0x40013800
 800586c:	51eb851f 	.word	0x51eb851f

08005870 <siprintf>:
 8005870:	b40e      	push	{r1, r2, r3}
 8005872:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005876:	b500      	push	{lr}
 8005878:	b09c      	sub	sp, #112	@ 0x70
 800587a:	ab1d      	add	r3, sp, #116	@ 0x74
 800587c:	9002      	str	r0, [sp, #8]
 800587e:	9006      	str	r0, [sp, #24]
 8005880:	9107      	str	r1, [sp, #28]
 8005882:	9104      	str	r1, [sp, #16]
 8005884:	4808      	ldr	r0, [pc, #32]	@ (80058a8 <siprintf+0x38>)
 8005886:	4909      	ldr	r1, [pc, #36]	@ (80058ac <siprintf+0x3c>)
 8005888:	f853 2b04 	ldr.w	r2, [r3], #4
 800588c:	9105      	str	r1, [sp, #20]
 800588e:	6800      	ldr	r0, [r0, #0]
 8005890:	a902      	add	r1, sp, #8
 8005892:	9301      	str	r3, [sp, #4]
 8005894:	f000 f992 	bl	8005bbc <_svfiprintf_r>
 8005898:	2200      	movs	r2, #0
 800589a:	9b02      	ldr	r3, [sp, #8]
 800589c:	701a      	strb	r2, [r3, #0]
 800589e:	b01c      	add	sp, #112	@ 0x70
 80058a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80058a4:	b003      	add	sp, #12
 80058a6:	4770      	bx	lr
 80058a8:	2000002c 	.word	0x2000002c
 80058ac:	ffff0208 	.word	0xffff0208

080058b0 <memset>:
 80058b0:	4603      	mov	r3, r0
 80058b2:	4402      	add	r2, r0
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d100      	bne.n	80058ba <memset+0xa>
 80058b8:	4770      	bx	lr
 80058ba:	f803 1b01 	strb.w	r1, [r3], #1
 80058be:	e7f9      	b.n	80058b4 <memset+0x4>

080058c0 <__errno>:
 80058c0:	4b01      	ldr	r3, [pc, #4]	@ (80058c8 <__errno+0x8>)
 80058c2:	6818      	ldr	r0, [r3, #0]
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	2000002c 	.word	0x2000002c

080058cc <__libc_init_array>:
 80058cc:	b570      	push	{r4, r5, r6, lr}
 80058ce:	2600      	movs	r6, #0
 80058d0:	4d0c      	ldr	r5, [pc, #48]	@ (8005904 <__libc_init_array+0x38>)
 80058d2:	4c0d      	ldr	r4, [pc, #52]	@ (8005908 <__libc_init_array+0x3c>)
 80058d4:	1b64      	subs	r4, r4, r5
 80058d6:	10a4      	asrs	r4, r4, #2
 80058d8:	42a6      	cmp	r6, r4
 80058da:	d109      	bne.n	80058f0 <__libc_init_array+0x24>
 80058dc:	f001 fd3a 	bl	8007354 <_init>
 80058e0:	2600      	movs	r6, #0
 80058e2:	4d0a      	ldr	r5, [pc, #40]	@ (800590c <__libc_init_array+0x40>)
 80058e4:	4c0a      	ldr	r4, [pc, #40]	@ (8005910 <__libc_init_array+0x44>)
 80058e6:	1b64      	subs	r4, r4, r5
 80058e8:	10a4      	asrs	r4, r4, #2
 80058ea:	42a6      	cmp	r6, r4
 80058ec:	d105      	bne.n	80058fa <__libc_init_array+0x2e>
 80058ee:	bd70      	pop	{r4, r5, r6, pc}
 80058f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058f4:	4798      	blx	r3
 80058f6:	3601      	adds	r6, #1
 80058f8:	e7ee      	b.n	80058d8 <__libc_init_array+0xc>
 80058fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80058fe:	4798      	blx	r3
 8005900:	3601      	adds	r6, #1
 8005902:	e7f2      	b.n	80058ea <__libc_init_array+0x1e>
 8005904:	080074e0 	.word	0x080074e0
 8005908:	080074e0 	.word	0x080074e0
 800590c:	080074e0 	.word	0x080074e0
 8005910:	080074e4 	.word	0x080074e4

08005914 <__retarget_lock_acquire_recursive>:
 8005914:	4770      	bx	lr

08005916 <__retarget_lock_release_recursive>:
 8005916:	4770      	bx	lr

08005918 <_free_r>:
 8005918:	b538      	push	{r3, r4, r5, lr}
 800591a:	4605      	mov	r5, r0
 800591c:	2900      	cmp	r1, #0
 800591e:	d040      	beq.n	80059a2 <_free_r+0x8a>
 8005920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005924:	1f0c      	subs	r4, r1, #4
 8005926:	2b00      	cmp	r3, #0
 8005928:	bfb8      	it	lt
 800592a:	18e4      	addlt	r4, r4, r3
 800592c:	f000 f8de 	bl	8005aec <__malloc_lock>
 8005930:	4a1c      	ldr	r2, [pc, #112]	@ (80059a4 <_free_r+0x8c>)
 8005932:	6813      	ldr	r3, [r2, #0]
 8005934:	b933      	cbnz	r3, 8005944 <_free_r+0x2c>
 8005936:	6063      	str	r3, [r4, #4]
 8005938:	6014      	str	r4, [r2, #0]
 800593a:	4628      	mov	r0, r5
 800593c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005940:	f000 b8da 	b.w	8005af8 <__malloc_unlock>
 8005944:	42a3      	cmp	r3, r4
 8005946:	d908      	bls.n	800595a <_free_r+0x42>
 8005948:	6820      	ldr	r0, [r4, #0]
 800594a:	1821      	adds	r1, r4, r0
 800594c:	428b      	cmp	r3, r1
 800594e:	bf01      	itttt	eq
 8005950:	6819      	ldreq	r1, [r3, #0]
 8005952:	685b      	ldreq	r3, [r3, #4]
 8005954:	1809      	addeq	r1, r1, r0
 8005956:	6021      	streq	r1, [r4, #0]
 8005958:	e7ed      	b.n	8005936 <_free_r+0x1e>
 800595a:	461a      	mov	r2, r3
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	b10b      	cbz	r3, 8005964 <_free_r+0x4c>
 8005960:	42a3      	cmp	r3, r4
 8005962:	d9fa      	bls.n	800595a <_free_r+0x42>
 8005964:	6811      	ldr	r1, [r2, #0]
 8005966:	1850      	adds	r0, r2, r1
 8005968:	42a0      	cmp	r0, r4
 800596a:	d10b      	bne.n	8005984 <_free_r+0x6c>
 800596c:	6820      	ldr	r0, [r4, #0]
 800596e:	4401      	add	r1, r0
 8005970:	1850      	adds	r0, r2, r1
 8005972:	4283      	cmp	r3, r0
 8005974:	6011      	str	r1, [r2, #0]
 8005976:	d1e0      	bne.n	800593a <_free_r+0x22>
 8005978:	6818      	ldr	r0, [r3, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	4408      	add	r0, r1
 800597e:	6010      	str	r0, [r2, #0]
 8005980:	6053      	str	r3, [r2, #4]
 8005982:	e7da      	b.n	800593a <_free_r+0x22>
 8005984:	d902      	bls.n	800598c <_free_r+0x74>
 8005986:	230c      	movs	r3, #12
 8005988:	602b      	str	r3, [r5, #0]
 800598a:	e7d6      	b.n	800593a <_free_r+0x22>
 800598c:	6820      	ldr	r0, [r4, #0]
 800598e:	1821      	adds	r1, r4, r0
 8005990:	428b      	cmp	r3, r1
 8005992:	bf01      	itttt	eq
 8005994:	6819      	ldreq	r1, [r3, #0]
 8005996:	685b      	ldreq	r3, [r3, #4]
 8005998:	1809      	addeq	r1, r1, r0
 800599a:	6021      	streq	r1, [r4, #0]
 800599c:	6063      	str	r3, [r4, #4]
 800599e:	6054      	str	r4, [r2, #4]
 80059a0:	e7cb      	b.n	800593a <_free_r+0x22>
 80059a2:	bd38      	pop	{r3, r4, r5, pc}
 80059a4:	20000300 	.word	0x20000300

080059a8 <sbrk_aligned>:
 80059a8:	b570      	push	{r4, r5, r6, lr}
 80059aa:	4e0f      	ldr	r6, [pc, #60]	@ (80059e8 <sbrk_aligned+0x40>)
 80059ac:	460c      	mov	r4, r1
 80059ae:	6831      	ldr	r1, [r6, #0]
 80059b0:	4605      	mov	r5, r0
 80059b2:	b911      	cbnz	r1, 80059ba <sbrk_aligned+0x12>
 80059b4:	f000 fbaa 	bl	800610c <_sbrk_r>
 80059b8:	6030      	str	r0, [r6, #0]
 80059ba:	4621      	mov	r1, r4
 80059bc:	4628      	mov	r0, r5
 80059be:	f000 fba5 	bl	800610c <_sbrk_r>
 80059c2:	1c43      	adds	r3, r0, #1
 80059c4:	d103      	bne.n	80059ce <sbrk_aligned+0x26>
 80059c6:	f04f 34ff 	mov.w	r4, #4294967295
 80059ca:	4620      	mov	r0, r4
 80059cc:	bd70      	pop	{r4, r5, r6, pc}
 80059ce:	1cc4      	adds	r4, r0, #3
 80059d0:	f024 0403 	bic.w	r4, r4, #3
 80059d4:	42a0      	cmp	r0, r4
 80059d6:	d0f8      	beq.n	80059ca <sbrk_aligned+0x22>
 80059d8:	1a21      	subs	r1, r4, r0
 80059da:	4628      	mov	r0, r5
 80059dc:	f000 fb96 	bl	800610c <_sbrk_r>
 80059e0:	3001      	adds	r0, #1
 80059e2:	d1f2      	bne.n	80059ca <sbrk_aligned+0x22>
 80059e4:	e7ef      	b.n	80059c6 <sbrk_aligned+0x1e>
 80059e6:	bf00      	nop
 80059e8:	200002fc 	.word	0x200002fc

080059ec <_malloc_r>:
 80059ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059f0:	1ccd      	adds	r5, r1, #3
 80059f2:	f025 0503 	bic.w	r5, r5, #3
 80059f6:	3508      	adds	r5, #8
 80059f8:	2d0c      	cmp	r5, #12
 80059fa:	bf38      	it	cc
 80059fc:	250c      	movcc	r5, #12
 80059fe:	2d00      	cmp	r5, #0
 8005a00:	4606      	mov	r6, r0
 8005a02:	db01      	blt.n	8005a08 <_malloc_r+0x1c>
 8005a04:	42a9      	cmp	r1, r5
 8005a06:	d904      	bls.n	8005a12 <_malloc_r+0x26>
 8005a08:	230c      	movs	r3, #12
 8005a0a:	6033      	str	r3, [r6, #0]
 8005a0c:	2000      	movs	r0, #0
 8005a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ae8 <_malloc_r+0xfc>
 8005a16:	f000 f869 	bl	8005aec <__malloc_lock>
 8005a1a:	f8d8 3000 	ldr.w	r3, [r8]
 8005a1e:	461c      	mov	r4, r3
 8005a20:	bb44      	cbnz	r4, 8005a74 <_malloc_r+0x88>
 8005a22:	4629      	mov	r1, r5
 8005a24:	4630      	mov	r0, r6
 8005a26:	f7ff ffbf 	bl	80059a8 <sbrk_aligned>
 8005a2a:	1c43      	adds	r3, r0, #1
 8005a2c:	4604      	mov	r4, r0
 8005a2e:	d158      	bne.n	8005ae2 <_malloc_r+0xf6>
 8005a30:	f8d8 4000 	ldr.w	r4, [r8]
 8005a34:	4627      	mov	r7, r4
 8005a36:	2f00      	cmp	r7, #0
 8005a38:	d143      	bne.n	8005ac2 <_malloc_r+0xd6>
 8005a3a:	2c00      	cmp	r4, #0
 8005a3c:	d04b      	beq.n	8005ad6 <_malloc_r+0xea>
 8005a3e:	6823      	ldr	r3, [r4, #0]
 8005a40:	4639      	mov	r1, r7
 8005a42:	4630      	mov	r0, r6
 8005a44:	eb04 0903 	add.w	r9, r4, r3
 8005a48:	f000 fb60 	bl	800610c <_sbrk_r>
 8005a4c:	4581      	cmp	r9, r0
 8005a4e:	d142      	bne.n	8005ad6 <_malloc_r+0xea>
 8005a50:	6821      	ldr	r1, [r4, #0]
 8005a52:	4630      	mov	r0, r6
 8005a54:	1a6d      	subs	r5, r5, r1
 8005a56:	4629      	mov	r1, r5
 8005a58:	f7ff ffa6 	bl	80059a8 <sbrk_aligned>
 8005a5c:	3001      	adds	r0, #1
 8005a5e:	d03a      	beq.n	8005ad6 <_malloc_r+0xea>
 8005a60:	6823      	ldr	r3, [r4, #0]
 8005a62:	442b      	add	r3, r5
 8005a64:	6023      	str	r3, [r4, #0]
 8005a66:	f8d8 3000 	ldr.w	r3, [r8]
 8005a6a:	685a      	ldr	r2, [r3, #4]
 8005a6c:	bb62      	cbnz	r2, 8005ac8 <_malloc_r+0xdc>
 8005a6e:	f8c8 7000 	str.w	r7, [r8]
 8005a72:	e00f      	b.n	8005a94 <_malloc_r+0xa8>
 8005a74:	6822      	ldr	r2, [r4, #0]
 8005a76:	1b52      	subs	r2, r2, r5
 8005a78:	d420      	bmi.n	8005abc <_malloc_r+0xd0>
 8005a7a:	2a0b      	cmp	r2, #11
 8005a7c:	d917      	bls.n	8005aae <_malloc_r+0xc2>
 8005a7e:	1961      	adds	r1, r4, r5
 8005a80:	42a3      	cmp	r3, r4
 8005a82:	6025      	str	r5, [r4, #0]
 8005a84:	bf18      	it	ne
 8005a86:	6059      	strne	r1, [r3, #4]
 8005a88:	6863      	ldr	r3, [r4, #4]
 8005a8a:	bf08      	it	eq
 8005a8c:	f8c8 1000 	streq.w	r1, [r8]
 8005a90:	5162      	str	r2, [r4, r5]
 8005a92:	604b      	str	r3, [r1, #4]
 8005a94:	4630      	mov	r0, r6
 8005a96:	f000 f82f 	bl	8005af8 <__malloc_unlock>
 8005a9a:	f104 000b 	add.w	r0, r4, #11
 8005a9e:	1d23      	adds	r3, r4, #4
 8005aa0:	f020 0007 	bic.w	r0, r0, #7
 8005aa4:	1ac2      	subs	r2, r0, r3
 8005aa6:	bf1c      	itt	ne
 8005aa8:	1a1b      	subne	r3, r3, r0
 8005aaa:	50a3      	strne	r3, [r4, r2]
 8005aac:	e7af      	b.n	8005a0e <_malloc_r+0x22>
 8005aae:	6862      	ldr	r2, [r4, #4]
 8005ab0:	42a3      	cmp	r3, r4
 8005ab2:	bf0c      	ite	eq
 8005ab4:	f8c8 2000 	streq.w	r2, [r8]
 8005ab8:	605a      	strne	r2, [r3, #4]
 8005aba:	e7eb      	b.n	8005a94 <_malloc_r+0xa8>
 8005abc:	4623      	mov	r3, r4
 8005abe:	6864      	ldr	r4, [r4, #4]
 8005ac0:	e7ae      	b.n	8005a20 <_malloc_r+0x34>
 8005ac2:	463c      	mov	r4, r7
 8005ac4:	687f      	ldr	r7, [r7, #4]
 8005ac6:	e7b6      	b.n	8005a36 <_malloc_r+0x4a>
 8005ac8:	461a      	mov	r2, r3
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	42a3      	cmp	r3, r4
 8005ace:	d1fb      	bne.n	8005ac8 <_malloc_r+0xdc>
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	6053      	str	r3, [r2, #4]
 8005ad4:	e7de      	b.n	8005a94 <_malloc_r+0xa8>
 8005ad6:	230c      	movs	r3, #12
 8005ad8:	4630      	mov	r0, r6
 8005ada:	6033      	str	r3, [r6, #0]
 8005adc:	f000 f80c 	bl	8005af8 <__malloc_unlock>
 8005ae0:	e794      	b.n	8005a0c <_malloc_r+0x20>
 8005ae2:	6005      	str	r5, [r0, #0]
 8005ae4:	e7d6      	b.n	8005a94 <_malloc_r+0xa8>
 8005ae6:	bf00      	nop
 8005ae8:	20000300 	.word	0x20000300

08005aec <__malloc_lock>:
 8005aec:	4801      	ldr	r0, [pc, #4]	@ (8005af4 <__malloc_lock+0x8>)
 8005aee:	f7ff bf11 	b.w	8005914 <__retarget_lock_acquire_recursive>
 8005af2:	bf00      	nop
 8005af4:	200002f8 	.word	0x200002f8

08005af8 <__malloc_unlock>:
 8005af8:	4801      	ldr	r0, [pc, #4]	@ (8005b00 <__malloc_unlock+0x8>)
 8005afa:	f7ff bf0c 	b.w	8005916 <__retarget_lock_release_recursive>
 8005afe:	bf00      	nop
 8005b00:	200002f8 	.word	0x200002f8

08005b04 <__ssputs_r>:
 8005b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b08:	461f      	mov	r7, r3
 8005b0a:	688e      	ldr	r6, [r1, #8]
 8005b0c:	4682      	mov	sl, r0
 8005b0e:	42be      	cmp	r6, r7
 8005b10:	460c      	mov	r4, r1
 8005b12:	4690      	mov	r8, r2
 8005b14:	680b      	ldr	r3, [r1, #0]
 8005b16:	d82d      	bhi.n	8005b74 <__ssputs_r+0x70>
 8005b18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005b1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005b20:	d026      	beq.n	8005b70 <__ssputs_r+0x6c>
 8005b22:	6965      	ldr	r5, [r4, #20]
 8005b24:	6909      	ldr	r1, [r1, #16]
 8005b26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005b2a:	eba3 0901 	sub.w	r9, r3, r1
 8005b2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005b32:	1c7b      	adds	r3, r7, #1
 8005b34:	444b      	add	r3, r9
 8005b36:	106d      	asrs	r5, r5, #1
 8005b38:	429d      	cmp	r5, r3
 8005b3a:	bf38      	it	cc
 8005b3c:	461d      	movcc	r5, r3
 8005b3e:	0553      	lsls	r3, r2, #21
 8005b40:	d527      	bpl.n	8005b92 <__ssputs_r+0x8e>
 8005b42:	4629      	mov	r1, r5
 8005b44:	f7ff ff52 	bl	80059ec <_malloc_r>
 8005b48:	4606      	mov	r6, r0
 8005b4a:	b360      	cbz	r0, 8005ba6 <__ssputs_r+0xa2>
 8005b4c:	464a      	mov	r2, r9
 8005b4e:	6921      	ldr	r1, [r4, #16]
 8005b50:	f000 fafa 	bl	8006148 <memcpy>
 8005b54:	89a3      	ldrh	r3, [r4, #12]
 8005b56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005b5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b5e:	81a3      	strh	r3, [r4, #12]
 8005b60:	6126      	str	r6, [r4, #16]
 8005b62:	444e      	add	r6, r9
 8005b64:	6026      	str	r6, [r4, #0]
 8005b66:	463e      	mov	r6, r7
 8005b68:	6165      	str	r5, [r4, #20]
 8005b6a:	eba5 0509 	sub.w	r5, r5, r9
 8005b6e:	60a5      	str	r5, [r4, #8]
 8005b70:	42be      	cmp	r6, r7
 8005b72:	d900      	bls.n	8005b76 <__ssputs_r+0x72>
 8005b74:	463e      	mov	r6, r7
 8005b76:	4632      	mov	r2, r6
 8005b78:	4641      	mov	r1, r8
 8005b7a:	6820      	ldr	r0, [r4, #0]
 8005b7c:	f000 faac 	bl	80060d8 <memmove>
 8005b80:	2000      	movs	r0, #0
 8005b82:	68a3      	ldr	r3, [r4, #8]
 8005b84:	1b9b      	subs	r3, r3, r6
 8005b86:	60a3      	str	r3, [r4, #8]
 8005b88:	6823      	ldr	r3, [r4, #0]
 8005b8a:	4433      	add	r3, r6
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b92:	462a      	mov	r2, r5
 8005b94:	f000 fae6 	bl	8006164 <_realloc_r>
 8005b98:	4606      	mov	r6, r0
 8005b9a:	2800      	cmp	r0, #0
 8005b9c:	d1e0      	bne.n	8005b60 <__ssputs_r+0x5c>
 8005b9e:	4650      	mov	r0, sl
 8005ba0:	6921      	ldr	r1, [r4, #16]
 8005ba2:	f7ff feb9 	bl	8005918 <_free_r>
 8005ba6:	230c      	movs	r3, #12
 8005ba8:	f8ca 3000 	str.w	r3, [sl]
 8005bac:	89a3      	ldrh	r3, [r4, #12]
 8005bae:	f04f 30ff 	mov.w	r0, #4294967295
 8005bb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bb6:	81a3      	strh	r3, [r4, #12]
 8005bb8:	e7e9      	b.n	8005b8e <__ssputs_r+0x8a>
	...

08005bbc <_svfiprintf_r>:
 8005bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bc0:	4698      	mov	r8, r3
 8005bc2:	898b      	ldrh	r3, [r1, #12]
 8005bc4:	4607      	mov	r7, r0
 8005bc6:	061b      	lsls	r3, r3, #24
 8005bc8:	460d      	mov	r5, r1
 8005bca:	4614      	mov	r4, r2
 8005bcc:	b09d      	sub	sp, #116	@ 0x74
 8005bce:	d510      	bpl.n	8005bf2 <_svfiprintf_r+0x36>
 8005bd0:	690b      	ldr	r3, [r1, #16]
 8005bd2:	b973      	cbnz	r3, 8005bf2 <_svfiprintf_r+0x36>
 8005bd4:	2140      	movs	r1, #64	@ 0x40
 8005bd6:	f7ff ff09 	bl	80059ec <_malloc_r>
 8005bda:	6028      	str	r0, [r5, #0]
 8005bdc:	6128      	str	r0, [r5, #16]
 8005bde:	b930      	cbnz	r0, 8005bee <_svfiprintf_r+0x32>
 8005be0:	230c      	movs	r3, #12
 8005be2:	603b      	str	r3, [r7, #0]
 8005be4:	f04f 30ff 	mov.w	r0, #4294967295
 8005be8:	b01d      	add	sp, #116	@ 0x74
 8005bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bee:	2340      	movs	r3, #64	@ 0x40
 8005bf0:	616b      	str	r3, [r5, #20]
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bf6:	2320      	movs	r3, #32
 8005bf8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005bfc:	2330      	movs	r3, #48	@ 0x30
 8005bfe:	f04f 0901 	mov.w	r9, #1
 8005c02:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c06:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005da0 <_svfiprintf_r+0x1e4>
 8005c0a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005c0e:	4623      	mov	r3, r4
 8005c10:	469a      	mov	sl, r3
 8005c12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c16:	b10a      	cbz	r2, 8005c1c <_svfiprintf_r+0x60>
 8005c18:	2a25      	cmp	r2, #37	@ 0x25
 8005c1a:	d1f9      	bne.n	8005c10 <_svfiprintf_r+0x54>
 8005c1c:	ebba 0b04 	subs.w	fp, sl, r4
 8005c20:	d00b      	beq.n	8005c3a <_svfiprintf_r+0x7e>
 8005c22:	465b      	mov	r3, fp
 8005c24:	4622      	mov	r2, r4
 8005c26:	4629      	mov	r1, r5
 8005c28:	4638      	mov	r0, r7
 8005c2a:	f7ff ff6b 	bl	8005b04 <__ssputs_r>
 8005c2e:	3001      	adds	r0, #1
 8005c30:	f000 80a7 	beq.w	8005d82 <_svfiprintf_r+0x1c6>
 8005c34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c36:	445a      	add	r2, fp
 8005c38:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c3a:	f89a 3000 	ldrb.w	r3, [sl]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f000 809f 	beq.w	8005d82 <_svfiprintf_r+0x1c6>
 8005c44:	2300      	movs	r3, #0
 8005c46:	f04f 32ff 	mov.w	r2, #4294967295
 8005c4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c4e:	f10a 0a01 	add.w	sl, sl, #1
 8005c52:	9304      	str	r3, [sp, #16]
 8005c54:	9307      	str	r3, [sp, #28]
 8005c56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c5c:	4654      	mov	r4, sl
 8005c5e:	2205      	movs	r2, #5
 8005c60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c64:	484e      	ldr	r0, [pc, #312]	@ (8005da0 <_svfiprintf_r+0x1e4>)
 8005c66:	f000 fa61 	bl	800612c <memchr>
 8005c6a:	9a04      	ldr	r2, [sp, #16]
 8005c6c:	b9d8      	cbnz	r0, 8005ca6 <_svfiprintf_r+0xea>
 8005c6e:	06d0      	lsls	r0, r2, #27
 8005c70:	bf44      	itt	mi
 8005c72:	2320      	movmi	r3, #32
 8005c74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c78:	0711      	lsls	r1, r2, #28
 8005c7a:	bf44      	itt	mi
 8005c7c:	232b      	movmi	r3, #43	@ 0x2b
 8005c7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c82:	f89a 3000 	ldrb.w	r3, [sl]
 8005c86:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c88:	d015      	beq.n	8005cb6 <_svfiprintf_r+0xfa>
 8005c8a:	4654      	mov	r4, sl
 8005c8c:	2000      	movs	r0, #0
 8005c8e:	f04f 0c0a 	mov.w	ip, #10
 8005c92:	9a07      	ldr	r2, [sp, #28]
 8005c94:	4621      	mov	r1, r4
 8005c96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c9a:	3b30      	subs	r3, #48	@ 0x30
 8005c9c:	2b09      	cmp	r3, #9
 8005c9e:	d94b      	bls.n	8005d38 <_svfiprintf_r+0x17c>
 8005ca0:	b1b0      	cbz	r0, 8005cd0 <_svfiprintf_r+0x114>
 8005ca2:	9207      	str	r2, [sp, #28]
 8005ca4:	e014      	b.n	8005cd0 <_svfiprintf_r+0x114>
 8005ca6:	eba0 0308 	sub.w	r3, r0, r8
 8005caa:	fa09 f303 	lsl.w	r3, r9, r3
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	46a2      	mov	sl, r4
 8005cb2:	9304      	str	r3, [sp, #16]
 8005cb4:	e7d2      	b.n	8005c5c <_svfiprintf_r+0xa0>
 8005cb6:	9b03      	ldr	r3, [sp, #12]
 8005cb8:	1d19      	adds	r1, r3, #4
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	9103      	str	r1, [sp, #12]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	bfbb      	ittet	lt
 8005cc2:	425b      	neglt	r3, r3
 8005cc4:	f042 0202 	orrlt.w	r2, r2, #2
 8005cc8:	9307      	strge	r3, [sp, #28]
 8005cca:	9307      	strlt	r3, [sp, #28]
 8005ccc:	bfb8      	it	lt
 8005cce:	9204      	strlt	r2, [sp, #16]
 8005cd0:	7823      	ldrb	r3, [r4, #0]
 8005cd2:	2b2e      	cmp	r3, #46	@ 0x2e
 8005cd4:	d10a      	bne.n	8005cec <_svfiprintf_r+0x130>
 8005cd6:	7863      	ldrb	r3, [r4, #1]
 8005cd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cda:	d132      	bne.n	8005d42 <_svfiprintf_r+0x186>
 8005cdc:	9b03      	ldr	r3, [sp, #12]
 8005cde:	3402      	adds	r4, #2
 8005ce0:	1d1a      	adds	r2, r3, #4
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	9203      	str	r2, [sp, #12]
 8005ce6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005cea:	9305      	str	r3, [sp, #20]
 8005cec:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005da4 <_svfiprintf_r+0x1e8>
 8005cf0:	2203      	movs	r2, #3
 8005cf2:	4650      	mov	r0, sl
 8005cf4:	7821      	ldrb	r1, [r4, #0]
 8005cf6:	f000 fa19 	bl	800612c <memchr>
 8005cfa:	b138      	cbz	r0, 8005d0c <_svfiprintf_r+0x150>
 8005cfc:	2240      	movs	r2, #64	@ 0x40
 8005cfe:	9b04      	ldr	r3, [sp, #16]
 8005d00:	eba0 000a 	sub.w	r0, r0, sl
 8005d04:	4082      	lsls	r2, r0
 8005d06:	4313      	orrs	r3, r2
 8005d08:	3401      	adds	r4, #1
 8005d0a:	9304      	str	r3, [sp, #16]
 8005d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d10:	2206      	movs	r2, #6
 8005d12:	4825      	ldr	r0, [pc, #148]	@ (8005da8 <_svfiprintf_r+0x1ec>)
 8005d14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005d18:	f000 fa08 	bl	800612c <memchr>
 8005d1c:	2800      	cmp	r0, #0
 8005d1e:	d036      	beq.n	8005d8e <_svfiprintf_r+0x1d2>
 8005d20:	4b22      	ldr	r3, [pc, #136]	@ (8005dac <_svfiprintf_r+0x1f0>)
 8005d22:	bb1b      	cbnz	r3, 8005d6c <_svfiprintf_r+0x1b0>
 8005d24:	9b03      	ldr	r3, [sp, #12]
 8005d26:	3307      	adds	r3, #7
 8005d28:	f023 0307 	bic.w	r3, r3, #7
 8005d2c:	3308      	adds	r3, #8
 8005d2e:	9303      	str	r3, [sp, #12]
 8005d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d32:	4433      	add	r3, r6
 8005d34:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d36:	e76a      	b.n	8005c0e <_svfiprintf_r+0x52>
 8005d38:	460c      	mov	r4, r1
 8005d3a:	2001      	movs	r0, #1
 8005d3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d40:	e7a8      	b.n	8005c94 <_svfiprintf_r+0xd8>
 8005d42:	2300      	movs	r3, #0
 8005d44:	f04f 0c0a 	mov.w	ip, #10
 8005d48:	4619      	mov	r1, r3
 8005d4a:	3401      	adds	r4, #1
 8005d4c:	9305      	str	r3, [sp, #20]
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d54:	3a30      	subs	r2, #48	@ 0x30
 8005d56:	2a09      	cmp	r2, #9
 8005d58:	d903      	bls.n	8005d62 <_svfiprintf_r+0x1a6>
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d0c6      	beq.n	8005cec <_svfiprintf_r+0x130>
 8005d5e:	9105      	str	r1, [sp, #20]
 8005d60:	e7c4      	b.n	8005cec <_svfiprintf_r+0x130>
 8005d62:	4604      	mov	r4, r0
 8005d64:	2301      	movs	r3, #1
 8005d66:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d6a:	e7f0      	b.n	8005d4e <_svfiprintf_r+0x192>
 8005d6c:	ab03      	add	r3, sp, #12
 8005d6e:	9300      	str	r3, [sp, #0]
 8005d70:	462a      	mov	r2, r5
 8005d72:	4638      	mov	r0, r7
 8005d74:	4b0e      	ldr	r3, [pc, #56]	@ (8005db0 <_svfiprintf_r+0x1f4>)
 8005d76:	a904      	add	r1, sp, #16
 8005d78:	f3af 8000 	nop.w
 8005d7c:	1c42      	adds	r2, r0, #1
 8005d7e:	4606      	mov	r6, r0
 8005d80:	d1d6      	bne.n	8005d30 <_svfiprintf_r+0x174>
 8005d82:	89ab      	ldrh	r3, [r5, #12]
 8005d84:	065b      	lsls	r3, r3, #25
 8005d86:	f53f af2d 	bmi.w	8005be4 <_svfiprintf_r+0x28>
 8005d8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d8c:	e72c      	b.n	8005be8 <_svfiprintf_r+0x2c>
 8005d8e:	ab03      	add	r3, sp, #12
 8005d90:	9300      	str	r3, [sp, #0]
 8005d92:	462a      	mov	r2, r5
 8005d94:	4638      	mov	r0, r7
 8005d96:	4b06      	ldr	r3, [pc, #24]	@ (8005db0 <_svfiprintf_r+0x1f4>)
 8005d98:	a904      	add	r1, sp, #16
 8005d9a:	f000 f87d 	bl	8005e98 <_printf_i>
 8005d9e:	e7ed      	b.n	8005d7c <_svfiprintf_r+0x1c0>
 8005da0:	0800742e 	.word	0x0800742e
 8005da4:	08007434 	.word	0x08007434
 8005da8:	08007438 	.word	0x08007438
 8005dac:	00000000 	.word	0x00000000
 8005db0:	08005b05 	.word	0x08005b05

08005db4 <_printf_common>:
 8005db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005db8:	4616      	mov	r6, r2
 8005dba:	4698      	mov	r8, r3
 8005dbc:	688a      	ldr	r2, [r1, #8]
 8005dbe:	690b      	ldr	r3, [r1, #16]
 8005dc0:	4607      	mov	r7, r0
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	bfb8      	it	lt
 8005dc6:	4613      	movlt	r3, r2
 8005dc8:	6033      	str	r3, [r6, #0]
 8005dca:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005dce:	460c      	mov	r4, r1
 8005dd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005dd4:	b10a      	cbz	r2, 8005dda <_printf_common+0x26>
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	6033      	str	r3, [r6, #0]
 8005dda:	6823      	ldr	r3, [r4, #0]
 8005ddc:	0699      	lsls	r1, r3, #26
 8005dde:	bf42      	ittt	mi
 8005de0:	6833      	ldrmi	r3, [r6, #0]
 8005de2:	3302      	addmi	r3, #2
 8005de4:	6033      	strmi	r3, [r6, #0]
 8005de6:	6825      	ldr	r5, [r4, #0]
 8005de8:	f015 0506 	ands.w	r5, r5, #6
 8005dec:	d106      	bne.n	8005dfc <_printf_common+0x48>
 8005dee:	f104 0a19 	add.w	sl, r4, #25
 8005df2:	68e3      	ldr	r3, [r4, #12]
 8005df4:	6832      	ldr	r2, [r6, #0]
 8005df6:	1a9b      	subs	r3, r3, r2
 8005df8:	42ab      	cmp	r3, r5
 8005dfa:	dc2b      	bgt.n	8005e54 <_printf_common+0xa0>
 8005dfc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005e00:	6822      	ldr	r2, [r4, #0]
 8005e02:	3b00      	subs	r3, #0
 8005e04:	bf18      	it	ne
 8005e06:	2301      	movne	r3, #1
 8005e08:	0692      	lsls	r2, r2, #26
 8005e0a:	d430      	bmi.n	8005e6e <_printf_common+0xba>
 8005e0c:	4641      	mov	r1, r8
 8005e0e:	4638      	mov	r0, r7
 8005e10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e14:	47c8      	blx	r9
 8005e16:	3001      	adds	r0, #1
 8005e18:	d023      	beq.n	8005e62 <_printf_common+0xae>
 8005e1a:	6823      	ldr	r3, [r4, #0]
 8005e1c:	6922      	ldr	r2, [r4, #16]
 8005e1e:	f003 0306 	and.w	r3, r3, #6
 8005e22:	2b04      	cmp	r3, #4
 8005e24:	bf14      	ite	ne
 8005e26:	2500      	movne	r5, #0
 8005e28:	6833      	ldreq	r3, [r6, #0]
 8005e2a:	f04f 0600 	mov.w	r6, #0
 8005e2e:	bf08      	it	eq
 8005e30:	68e5      	ldreq	r5, [r4, #12]
 8005e32:	f104 041a 	add.w	r4, r4, #26
 8005e36:	bf08      	it	eq
 8005e38:	1aed      	subeq	r5, r5, r3
 8005e3a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005e3e:	bf08      	it	eq
 8005e40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e44:	4293      	cmp	r3, r2
 8005e46:	bfc4      	itt	gt
 8005e48:	1a9b      	subgt	r3, r3, r2
 8005e4a:	18ed      	addgt	r5, r5, r3
 8005e4c:	42b5      	cmp	r5, r6
 8005e4e:	d11a      	bne.n	8005e86 <_printf_common+0xd2>
 8005e50:	2000      	movs	r0, #0
 8005e52:	e008      	b.n	8005e66 <_printf_common+0xb2>
 8005e54:	2301      	movs	r3, #1
 8005e56:	4652      	mov	r2, sl
 8005e58:	4641      	mov	r1, r8
 8005e5a:	4638      	mov	r0, r7
 8005e5c:	47c8      	blx	r9
 8005e5e:	3001      	adds	r0, #1
 8005e60:	d103      	bne.n	8005e6a <_printf_common+0xb6>
 8005e62:	f04f 30ff 	mov.w	r0, #4294967295
 8005e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e6a:	3501      	adds	r5, #1
 8005e6c:	e7c1      	b.n	8005df2 <_printf_common+0x3e>
 8005e6e:	2030      	movs	r0, #48	@ 0x30
 8005e70:	18e1      	adds	r1, r4, r3
 8005e72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e76:	1c5a      	adds	r2, r3, #1
 8005e78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e7c:	4422      	add	r2, r4
 8005e7e:	3302      	adds	r3, #2
 8005e80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e84:	e7c2      	b.n	8005e0c <_printf_common+0x58>
 8005e86:	2301      	movs	r3, #1
 8005e88:	4622      	mov	r2, r4
 8005e8a:	4641      	mov	r1, r8
 8005e8c:	4638      	mov	r0, r7
 8005e8e:	47c8      	blx	r9
 8005e90:	3001      	adds	r0, #1
 8005e92:	d0e6      	beq.n	8005e62 <_printf_common+0xae>
 8005e94:	3601      	adds	r6, #1
 8005e96:	e7d9      	b.n	8005e4c <_printf_common+0x98>

08005e98 <_printf_i>:
 8005e98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e9c:	7e0f      	ldrb	r7, [r1, #24]
 8005e9e:	4691      	mov	r9, r2
 8005ea0:	2f78      	cmp	r7, #120	@ 0x78
 8005ea2:	4680      	mov	r8, r0
 8005ea4:	460c      	mov	r4, r1
 8005ea6:	469a      	mov	sl, r3
 8005ea8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005eaa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005eae:	d807      	bhi.n	8005ec0 <_printf_i+0x28>
 8005eb0:	2f62      	cmp	r7, #98	@ 0x62
 8005eb2:	d80a      	bhi.n	8005eca <_printf_i+0x32>
 8005eb4:	2f00      	cmp	r7, #0
 8005eb6:	f000 80d3 	beq.w	8006060 <_printf_i+0x1c8>
 8005eba:	2f58      	cmp	r7, #88	@ 0x58
 8005ebc:	f000 80ba 	beq.w	8006034 <_printf_i+0x19c>
 8005ec0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ec4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ec8:	e03a      	b.n	8005f40 <_printf_i+0xa8>
 8005eca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ece:	2b15      	cmp	r3, #21
 8005ed0:	d8f6      	bhi.n	8005ec0 <_printf_i+0x28>
 8005ed2:	a101      	add	r1, pc, #4	@ (adr r1, 8005ed8 <_printf_i+0x40>)
 8005ed4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ed8:	08005f31 	.word	0x08005f31
 8005edc:	08005f45 	.word	0x08005f45
 8005ee0:	08005ec1 	.word	0x08005ec1
 8005ee4:	08005ec1 	.word	0x08005ec1
 8005ee8:	08005ec1 	.word	0x08005ec1
 8005eec:	08005ec1 	.word	0x08005ec1
 8005ef0:	08005f45 	.word	0x08005f45
 8005ef4:	08005ec1 	.word	0x08005ec1
 8005ef8:	08005ec1 	.word	0x08005ec1
 8005efc:	08005ec1 	.word	0x08005ec1
 8005f00:	08005ec1 	.word	0x08005ec1
 8005f04:	08006047 	.word	0x08006047
 8005f08:	08005f6f 	.word	0x08005f6f
 8005f0c:	08006001 	.word	0x08006001
 8005f10:	08005ec1 	.word	0x08005ec1
 8005f14:	08005ec1 	.word	0x08005ec1
 8005f18:	08006069 	.word	0x08006069
 8005f1c:	08005ec1 	.word	0x08005ec1
 8005f20:	08005f6f 	.word	0x08005f6f
 8005f24:	08005ec1 	.word	0x08005ec1
 8005f28:	08005ec1 	.word	0x08005ec1
 8005f2c:	08006009 	.word	0x08006009
 8005f30:	6833      	ldr	r3, [r6, #0]
 8005f32:	1d1a      	adds	r2, r3, #4
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	6032      	str	r2, [r6, #0]
 8005f38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f40:	2301      	movs	r3, #1
 8005f42:	e09e      	b.n	8006082 <_printf_i+0x1ea>
 8005f44:	6833      	ldr	r3, [r6, #0]
 8005f46:	6820      	ldr	r0, [r4, #0]
 8005f48:	1d19      	adds	r1, r3, #4
 8005f4a:	6031      	str	r1, [r6, #0]
 8005f4c:	0606      	lsls	r6, r0, #24
 8005f4e:	d501      	bpl.n	8005f54 <_printf_i+0xbc>
 8005f50:	681d      	ldr	r5, [r3, #0]
 8005f52:	e003      	b.n	8005f5c <_printf_i+0xc4>
 8005f54:	0645      	lsls	r5, r0, #25
 8005f56:	d5fb      	bpl.n	8005f50 <_printf_i+0xb8>
 8005f58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f5c:	2d00      	cmp	r5, #0
 8005f5e:	da03      	bge.n	8005f68 <_printf_i+0xd0>
 8005f60:	232d      	movs	r3, #45	@ 0x2d
 8005f62:	426d      	negs	r5, r5
 8005f64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f68:	230a      	movs	r3, #10
 8005f6a:	4859      	ldr	r0, [pc, #356]	@ (80060d0 <_printf_i+0x238>)
 8005f6c:	e011      	b.n	8005f92 <_printf_i+0xfa>
 8005f6e:	6821      	ldr	r1, [r4, #0]
 8005f70:	6833      	ldr	r3, [r6, #0]
 8005f72:	0608      	lsls	r0, r1, #24
 8005f74:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f78:	d402      	bmi.n	8005f80 <_printf_i+0xe8>
 8005f7a:	0649      	lsls	r1, r1, #25
 8005f7c:	bf48      	it	mi
 8005f7e:	b2ad      	uxthmi	r5, r5
 8005f80:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f82:	6033      	str	r3, [r6, #0]
 8005f84:	bf14      	ite	ne
 8005f86:	230a      	movne	r3, #10
 8005f88:	2308      	moveq	r3, #8
 8005f8a:	4851      	ldr	r0, [pc, #324]	@ (80060d0 <_printf_i+0x238>)
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f92:	6866      	ldr	r6, [r4, #4]
 8005f94:	2e00      	cmp	r6, #0
 8005f96:	bfa8      	it	ge
 8005f98:	6821      	ldrge	r1, [r4, #0]
 8005f9a:	60a6      	str	r6, [r4, #8]
 8005f9c:	bfa4      	itt	ge
 8005f9e:	f021 0104 	bicge.w	r1, r1, #4
 8005fa2:	6021      	strge	r1, [r4, #0]
 8005fa4:	b90d      	cbnz	r5, 8005faa <_printf_i+0x112>
 8005fa6:	2e00      	cmp	r6, #0
 8005fa8:	d04b      	beq.n	8006042 <_printf_i+0x1aa>
 8005faa:	4616      	mov	r6, r2
 8005fac:	fbb5 f1f3 	udiv	r1, r5, r3
 8005fb0:	fb03 5711 	mls	r7, r3, r1, r5
 8005fb4:	5dc7      	ldrb	r7, [r0, r7]
 8005fb6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005fba:	462f      	mov	r7, r5
 8005fbc:	42bb      	cmp	r3, r7
 8005fbe:	460d      	mov	r5, r1
 8005fc0:	d9f4      	bls.n	8005fac <_printf_i+0x114>
 8005fc2:	2b08      	cmp	r3, #8
 8005fc4:	d10b      	bne.n	8005fde <_printf_i+0x146>
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	07df      	lsls	r7, r3, #31
 8005fca:	d508      	bpl.n	8005fde <_printf_i+0x146>
 8005fcc:	6923      	ldr	r3, [r4, #16]
 8005fce:	6861      	ldr	r1, [r4, #4]
 8005fd0:	4299      	cmp	r1, r3
 8005fd2:	bfde      	ittt	le
 8005fd4:	2330      	movle	r3, #48	@ 0x30
 8005fd6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fda:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fde:	1b92      	subs	r2, r2, r6
 8005fe0:	6122      	str	r2, [r4, #16]
 8005fe2:	464b      	mov	r3, r9
 8005fe4:	4621      	mov	r1, r4
 8005fe6:	4640      	mov	r0, r8
 8005fe8:	f8cd a000 	str.w	sl, [sp]
 8005fec:	aa03      	add	r2, sp, #12
 8005fee:	f7ff fee1 	bl	8005db4 <_printf_common>
 8005ff2:	3001      	adds	r0, #1
 8005ff4:	d14a      	bne.n	800608c <_printf_i+0x1f4>
 8005ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8005ffa:	b004      	add	sp, #16
 8005ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006000:	6823      	ldr	r3, [r4, #0]
 8006002:	f043 0320 	orr.w	r3, r3, #32
 8006006:	6023      	str	r3, [r4, #0]
 8006008:	2778      	movs	r7, #120	@ 0x78
 800600a:	4832      	ldr	r0, [pc, #200]	@ (80060d4 <_printf_i+0x23c>)
 800600c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006010:	6823      	ldr	r3, [r4, #0]
 8006012:	6831      	ldr	r1, [r6, #0]
 8006014:	061f      	lsls	r7, r3, #24
 8006016:	f851 5b04 	ldr.w	r5, [r1], #4
 800601a:	d402      	bmi.n	8006022 <_printf_i+0x18a>
 800601c:	065f      	lsls	r7, r3, #25
 800601e:	bf48      	it	mi
 8006020:	b2ad      	uxthmi	r5, r5
 8006022:	6031      	str	r1, [r6, #0]
 8006024:	07d9      	lsls	r1, r3, #31
 8006026:	bf44      	itt	mi
 8006028:	f043 0320 	orrmi.w	r3, r3, #32
 800602c:	6023      	strmi	r3, [r4, #0]
 800602e:	b11d      	cbz	r5, 8006038 <_printf_i+0x1a0>
 8006030:	2310      	movs	r3, #16
 8006032:	e7ab      	b.n	8005f8c <_printf_i+0xf4>
 8006034:	4826      	ldr	r0, [pc, #152]	@ (80060d0 <_printf_i+0x238>)
 8006036:	e7e9      	b.n	800600c <_printf_i+0x174>
 8006038:	6823      	ldr	r3, [r4, #0]
 800603a:	f023 0320 	bic.w	r3, r3, #32
 800603e:	6023      	str	r3, [r4, #0]
 8006040:	e7f6      	b.n	8006030 <_printf_i+0x198>
 8006042:	4616      	mov	r6, r2
 8006044:	e7bd      	b.n	8005fc2 <_printf_i+0x12a>
 8006046:	6833      	ldr	r3, [r6, #0]
 8006048:	6825      	ldr	r5, [r4, #0]
 800604a:	1d18      	adds	r0, r3, #4
 800604c:	6961      	ldr	r1, [r4, #20]
 800604e:	6030      	str	r0, [r6, #0]
 8006050:	062e      	lsls	r6, r5, #24
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	d501      	bpl.n	800605a <_printf_i+0x1c2>
 8006056:	6019      	str	r1, [r3, #0]
 8006058:	e002      	b.n	8006060 <_printf_i+0x1c8>
 800605a:	0668      	lsls	r0, r5, #25
 800605c:	d5fb      	bpl.n	8006056 <_printf_i+0x1be>
 800605e:	8019      	strh	r1, [r3, #0]
 8006060:	2300      	movs	r3, #0
 8006062:	4616      	mov	r6, r2
 8006064:	6123      	str	r3, [r4, #16]
 8006066:	e7bc      	b.n	8005fe2 <_printf_i+0x14a>
 8006068:	6833      	ldr	r3, [r6, #0]
 800606a:	2100      	movs	r1, #0
 800606c:	1d1a      	adds	r2, r3, #4
 800606e:	6032      	str	r2, [r6, #0]
 8006070:	681e      	ldr	r6, [r3, #0]
 8006072:	6862      	ldr	r2, [r4, #4]
 8006074:	4630      	mov	r0, r6
 8006076:	f000 f859 	bl	800612c <memchr>
 800607a:	b108      	cbz	r0, 8006080 <_printf_i+0x1e8>
 800607c:	1b80      	subs	r0, r0, r6
 800607e:	6060      	str	r0, [r4, #4]
 8006080:	6863      	ldr	r3, [r4, #4]
 8006082:	6123      	str	r3, [r4, #16]
 8006084:	2300      	movs	r3, #0
 8006086:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800608a:	e7aa      	b.n	8005fe2 <_printf_i+0x14a>
 800608c:	4632      	mov	r2, r6
 800608e:	4649      	mov	r1, r9
 8006090:	4640      	mov	r0, r8
 8006092:	6923      	ldr	r3, [r4, #16]
 8006094:	47d0      	blx	sl
 8006096:	3001      	adds	r0, #1
 8006098:	d0ad      	beq.n	8005ff6 <_printf_i+0x15e>
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	079b      	lsls	r3, r3, #30
 800609e:	d413      	bmi.n	80060c8 <_printf_i+0x230>
 80060a0:	68e0      	ldr	r0, [r4, #12]
 80060a2:	9b03      	ldr	r3, [sp, #12]
 80060a4:	4298      	cmp	r0, r3
 80060a6:	bfb8      	it	lt
 80060a8:	4618      	movlt	r0, r3
 80060aa:	e7a6      	b.n	8005ffa <_printf_i+0x162>
 80060ac:	2301      	movs	r3, #1
 80060ae:	4632      	mov	r2, r6
 80060b0:	4649      	mov	r1, r9
 80060b2:	4640      	mov	r0, r8
 80060b4:	47d0      	blx	sl
 80060b6:	3001      	adds	r0, #1
 80060b8:	d09d      	beq.n	8005ff6 <_printf_i+0x15e>
 80060ba:	3501      	adds	r5, #1
 80060bc:	68e3      	ldr	r3, [r4, #12]
 80060be:	9903      	ldr	r1, [sp, #12]
 80060c0:	1a5b      	subs	r3, r3, r1
 80060c2:	42ab      	cmp	r3, r5
 80060c4:	dcf2      	bgt.n	80060ac <_printf_i+0x214>
 80060c6:	e7eb      	b.n	80060a0 <_printf_i+0x208>
 80060c8:	2500      	movs	r5, #0
 80060ca:	f104 0619 	add.w	r6, r4, #25
 80060ce:	e7f5      	b.n	80060bc <_printf_i+0x224>
 80060d0:	0800743f 	.word	0x0800743f
 80060d4:	08007450 	.word	0x08007450

080060d8 <memmove>:
 80060d8:	4288      	cmp	r0, r1
 80060da:	b510      	push	{r4, lr}
 80060dc:	eb01 0402 	add.w	r4, r1, r2
 80060e0:	d902      	bls.n	80060e8 <memmove+0x10>
 80060e2:	4284      	cmp	r4, r0
 80060e4:	4623      	mov	r3, r4
 80060e6:	d807      	bhi.n	80060f8 <memmove+0x20>
 80060e8:	1e43      	subs	r3, r0, #1
 80060ea:	42a1      	cmp	r1, r4
 80060ec:	d008      	beq.n	8006100 <memmove+0x28>
 80060ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80060f6:	e7f8      	b.n	80060ea <memmove+0x12>
 80060f8:	4601      	mov	r1, r0
 80060fa:	4402      	add	r2, r0
 80060fc:	428a      	cmp	r2, r1
 80060fe:	d100      	bne.n	8006102 <memmove+0x2a>
 8006100:	bd10      	pop	{r4, pc}
 8006102:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006106:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800610a:	e7f7      	b.n	80060fc <memmove+0x24>

0800610c <_sbrk_r>:
 800610c:	b538      	push	{r3, r4, r5, lr}
 800610e:	2300      	movs	r3, #0
 8006110:	4d05      	ldr	r5, [pc, #20]	@ (8006128 <_sbrk_r+0x1c>)
 8006112:	4604      	mov	r4, r0
 8006114:	4608      	mov	r0, r1
 8006116:	602b      	str	r3, [r5, #0]
 8006118:	f7fb ffb4 	bl	8002084 <_sbrk>
 800611c:	1c43      	adds	r3, r0, #1
 800611e:	d102      	bne.n	8006126 <_sbrk_r+0x1a>
 8006120:	682b      	ldr	r3, [r5, #0]
 8006122:	b103      	cbz	r3, 8006126 <_sbrk_r+0x1a>
 8006124:	6023      	str	r3, [r4, #0]
 8006126:	bd38      	pop	{r3, r4, r5, pc}
 8006128:	200002f4 	.word	0x200002f4

0800612c <memchr>:
 800612c:	4603      	mov	r3, r0
 800612e:	b510      	push	{r4, lr}
 8006130:	b2c9      	uxtb	r1, r1
 8006132:	4402      	add	r2, r0
 8006134:	4293      	cmp	r3, r2
 8006136:	4618      	mov	r0, r3
 8006138:	d101      	bne.n	800613e <memchr+0x12>
 800613a:	2000      	movs	r0, #0
 800613c:	e003      	b.n	8006146 <memchr+0x1a>
 800613e:	7804      	ldrb	r4, [r0, #0]
 8006140:	3301      	adds	r3, #1
 8006142:	428c      	cmp	r4, r1
 8006144:	d1f6      	bne.n	8006134 <memchr+0x8>
 8006146:	bd10      	pop	{r4, pc}

08006148 <memcpy>:
 8006148:	440a      	add	r2, r1
 800614a:	4291      	cmp	r1, r2
 800614c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006150:	d100      	bne.n	8006154 <memcpy+0xc>
 8006152:	4770      	bx	lr
 8006154:	b510      	push	{r4, lr}
 8006156:	f811 4b01 	ldrb.w	r4, [r1], #1
 800615a:	4291      	cmp	r1, r2
 800615c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006160:	d1f9      	bne.n	8006156 <memcpy+0xe>
 8006162:	bd10      	pop	{r4, pc}

08006164 <_realloc_r>:
 8006164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006168:	4680      	mov	r8, r0
 800616a:	4615      	mov	r5, r2
 800616c:	460c      	mov	r4, r1
 800616e:	b921      	cbnz	r1, 800617a <_realloc_r+0x16>
 8006170:	4611      	mov	r1, r2
 8006172:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006176:	f7ff bc39 	b.w	80059ec <_malloc_r>
 800617a:	b92a      	cbnz	r2, 8006188 <_realloc_r+0x24>
 800617c:	f7ff fbcc 	bl	8005918 <_free_r>
 8006180:	2400      	movs	r4, #0
 8006182:	4620      	mov	r0, r4
 8006184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006188:	f000 f81a 	bl	80061c0 <_malloc_usable_size_r>
 800618c:	4285      	cmp	r5, r0
 800618e:	4606      	mov	r6, r0
 8006190:	d802      	bhi.n	8006198 <_realloc_r+0x34>
 8006192:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006196:	d8f4      	bhi.n	8006182 <_realloc_r+0x1e>
 8006198:	4629      	mov	r1, r5
 800619a:	4640      	mov	r0, r8
 800619c:	f7ff fc26 	bl	80059ec <_malloc_r>
 80061a0:	4607      	mov	r7, r0
 80061a2:	2800      	cmp	r0, #0
 80061a4:	d0ec      	beq.n	8006180 <_realloc_r+0x1c>
 80061a6:	42b5      	cmp	r5, r6
 80061a8:	462a      	mov	r2, r5
 80061aa:	4621      	mov	r1, r4
 80061ac:	bf28      	it	cs
 80061ae:	4632      	movcs	r2, r6
 80061b0:	f7ff ffca 	bl	8006148 <memcpy>
 80061b4:	4621      	mov	r1, r4
 80061b6:	4640      	mov	r0, r8
 80061b8:	f7ff fbae 	bl	8005918 <_free_r>
 80061bc:	463c      	mov	r4, r7
 80061be:	e7e0      	b.n	8006182 <_realloc_r+0x1e>

080061c0 <_malloc_usable_size_r>:
 80061c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061c4:	1f18      	subs	r0, r3, #4
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	bfbc      	itt	lt
 80061ca:	580b      	ldrlt	r3, [r1, r0]
 80061cc:	18c0      	addlt	r0, r0, r3
 80061ce:	4770      	bx	lr

080061d0 <pow>:
 80061d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061d4:	4614      	mov	r4, r2
 80061d6:	461d      	mov	r5, r3
 80061d8:	4680      	mov	r8, r0
 80061da:	4689      	mov	r9, r1
 80061dc:	f000 faf4 	bl	80067c8 <__ieee754_pow>
 80061e0:	4622      	mov	r2, r4
 80061e2:	4606      	mov	r6, r0
 80061e4:	460f      	mov	r7, r1
 80061e6:	462b      	mov	r3, r5
 80061e8:	4620      	mov	r0, r4
 80061ea:	4629      	mov	r1, r5
 80061ec:	f7fa fc0e 	bl	8000a0c <__aeabi_dcmpun>
 80061f0:	bbc8      	cbnz	r0, 8006266 <pow+0x96>
 80061f2:	2200      	movs	r2, #0
 80061f4:	2300      	movs	r3, #0
 80061f6:	4640      	mov	r0, r8
 80061f8:	4649      	mov	r1, r9
 80061fa:	f7fa fbd5 	bl	80009a8 <__aeabi_dcmpeq>
 80061fe:	b1b8      	cbz	r0, 8006230 <pow+0x60>
 8006200:	2200      	movs	r2, #0
 8006202:	2300      	movs	r3, #0
 8006204:	4620      	mov	r0, r4
 8006206:	4629      	mov	r1, r5
 8006208:	f7fa fbce 	bl	80009a8 <__aeabi_dcmpeq>
 800620c:	2800      	cmp	r0, #0
 800620e:	d141      	bne.n	8006294 <pow+0xc4>
 8006210:	4620      	mov	r0, r4
 8006212:	4629      	mov	r1, r5
 8006214:	f000 f9fc 	bl	8006610 <finite>
 8006218:	b328      	cbz	r0, 8006266 <pow+0x96>
 800621a:	2200      	movs	r2, #0
 800621c:	2300      	movs	r3, #0
 800621e:	4620      	mov	r0, r4
 8006220:	4629      	mov	r1, r5
 8006222:	f7fa fbcb 	bl	80009bc <__aeabi_dcmplt>
 8006226:	b1f0      	cbz	r0, 8006266 <pow+0x96>
 8006228:	f7ff fb4a 	bl	80058c0 <__errno>
 800622c:	2322      	movs	r3, #34	@ 0x22
 800622e:	e019      	b.n	8006264 <pow+0x94>
 8006230:	4630      	mov	r0, r6
 8006232:	4639      	mov	r1, r7
 8006234:	f000 f9ec 	bl	8006610 <finite>
 8006238:	b9c8      	cbnz	r0, 800626e <pow+0x9e>
 800623a:	4640      	mov	r0, r8
 800623c:	4649      	mov	r1, r9
 800623e:	f000 f9e7 	bl	8006610 <finite>
 8006242:	b1a0      	cbz	r0, 800626e <pow+0x9e>
 8006244:	4620      	mov	r0, r4
 8006246:	4629      	mov	r1, r5
 8006248:	f000 f9e2 	bl	8006610 <finite>
 800624c:	b178      	cbz	r0, 800626e <pow+0x9e>
 800624e:	4632      	mov	r2, r6
 8006250:	463b      	mov	r3, r7
 8006252:	4630      	mov	r0, r6
 8006254:	4639      	mov	r1, r7
 8006256:	f7fa fbd9 	bl	8000a0c <__aeabi_dcmpun>
 800625a:	2800      	cmp	r0, #0
 800625c:	d0e4      	beq.n	8006228 <pow+0x58>
 800625e:	f7ff fb2f 	bl	80058c0 <__errno>
 8006262:	2321      	movs	r3, #33	@ 0x21
 8006264:	6003      	str	r3, [r0, #0]
 8006266:	4630      	mov	r0, r6
 8006268:	4639      	mov	r1, r7
 800626a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800626e:	2200      	movs	r2, #0
 8006270:	2300      	movs	r3, #0
 8006272:	4630      	mov	r0, r6
 8006274:	4639      	mov	r1, r7
 8006276:	f7fa fb97 	bl	80009a8 <__aeabi_dcmpeq>
 800627a:	2800      	cmp	r0, #0
 800627c:	d0f3      	beq.n	8006266 <pow+0x96>
 800627e:	4640      	mov	r0, r8
 8006280:	4649      	mov	r1, r9
 8006282:	f000 f9c5 	bl	8006610 <finite>
 8006286:	2800      	cmp	r0, #0
 8006288:	d0ed      	beq.n	8006266 <pow+0x96>
 800628a:	4620      	mov	r0, r4
 800628c:	4629      	mov	r1, r5
 800628e:	f000 f9bf 	bl	8006610 <finite>
 8006292:	e7c8      	b.n	8006226 <pow+0x56>
 8006294:	2600      	movs	r6, #0
 8006296:	4f01      	ldr	r7, [pc, #4]	@ (800629c <pow+0xcc>)
 8006298:	e7e5      	b.n	8006266 <pow+0x96>
 800629a:	bf00      	nop
 800629c:	3ff00000 	.word	0x3ff00000

080062a0 <sqrt>:
 80062a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062a2:	4606      	mov	r6, r0
 80062a4:	460f      	mov	r7, r1
 80062a6:	f000 f9b9 	bl	800661c <__ieee754_sqrt>
 80062aa:	4632      	mov	r2, r6
 80062ac:	4604      	mov	r4, r0
 80062ae:	460d      	mov	r5, r1
 80062b0:	463b      	mov	r3, r7
 80062b2:	4630      	mov	r0, r6
 80062b4:	4639      	mov	r1, r7
 80062b6:	f7fa fba9 	bl	8000a0c <__aeabi_dcmpun>
 80062ba:	b990      	cbnz	r0, 80062e2 <sqrt+0x42>
 80062bc:	2200      	movs	r2, #0
 80062be:	2300      	movs	r3, #0
 80062c0:	4630      	mov	r0, r6
 80062c2:	4639      	mov	r1, r7
 80062c4:	f7fa fb7a 	bl	80009bc <__aeabi_dcmplt>
 80062c8:	b158      	cbz	r0, 80062e2 <sqrt+0x42>
 80062ca:	f7ff faf9 	bl	80058c0 <__errno>
 80062ce:	2321      	movs	r3, #33	@ 0x21
 80062d0:	2200      	movs	r2, #0
 80062d2:	6003      	str	r3, [r0, #0]
 80062d4:	2300      	movs	r3, #0
 80062d6:	4610      	mov	r0, r2
 80062d8:	4619      	mov	r1, r3
 80062da:	f7fa fa27 	bl	800072c <__aeabi_ddiv>
 80062de:	4604      	mov	r4, r0
 80062e0:	460d      	mov	r5, r1
 80062e2:	4620      	mov	r0, r4
 80062e4:	4629      	mov	r1, r5
 80062e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080062e8 <atan>:
 80062e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ec:	4bbc      	ldr	r3, [pc, #752]	@ (80065e0 <atan+0x2f8>)
 80062ee:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80062f2:	429e      	cmp	r6, r3
 80062f4:	4604      	mov	r4, r0
 80062f6:	460d      	mov	r5, r1
 80062f8:	468b      	mov	fp, r1
 80062fa:	d918      	bls.n	800632e <atan+0x46>
 80062fc:	4bb9      	ldr	r3, [pc, #740]	@ (80065e4 <atan+0x2fc>)
 80062fe:	429e      	cmp	r6, r3
 8006300:	d801      	bhi.n	8006306 <atan+0x1e>
 8006302:	d109      	bne.n	8006318 <atan+0x30>
 8006304:	b140      	cbz	r0, 8006318 <atan+0x30>
 8006306:	4622      	mov	r2, r4
 8006308:	462b      	mov	r3, r5
 800630a:	4620      	mov	r0, r4
 800630c:	4629      	mov	r1, r5
 800630e:	f7f9 ff2d 	bl	800016c <__adddf3>
 8006312:	4604      	mov	r4, r0
 8006314:	460d      	mov	r5, r1
 8006316:	e006      	b.n	8006326 <atan+0x3e>
 8006318:	f1bb 0f00 	cmp.w	fp, #0
 800631c:	f340 8123 	ble.w	8006566 <atan+0x27e>
 8006320:	a593      	add	r5, pc, #588	@ (adr r5, 8006570 <atan+0x288>)
 8006322:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006326:	4620      	mov	r0, r4
 8006328:	4629      	mov	r1, r5
 800632a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800632e:	4bae      	ldr	r3, [pc, #696]	@ (80065e8 <atan+0x300>)
 8006330:	429e      	cmp	r6, r3
 8006332:	d811      	bhi.n	8006358 <atan+0x70>
 8006334:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8006338:	429e      	cmp	r6, r3
 800633a:	d80a      	bhi.n	8006352 <atan+0x6a>
 800633c:	a38e      	add	r3, pc, #568	@ (adr r3, 8006578 <atan+0x290>)
 800633e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006342:	f7f9 ff13 	bl	800016c <__adddf3>
 8006346:	2200      	movs	r2, #0
 8006348:	4ba8      	ldr	r3, [pc, #672]	@ (80065ec <atan+0x304>)
 800634a:	f7fa fb55 	bl	80009f8 <__aeabi_dcmpgt>
 800634e:	2800      	cmp	r0, #0
 8006350:	d1e9      	bne.n	8006326 <atan+0x3e>
 8006352:	f04f 3aff 	mov.w	sl, #4294967295
 8006356:	e027      	b.n	80063a8 <atan+0xc0>
 8006358:	f000 f956 	bl	8006608 <fabs>
 800635c:	4ba4      	ldr	r3, [pc, #656]	@ (80065f0 <atan+0x308>)
 800635e:	4604      	mov	r4, r0
 8006360:	429e      	cmp	r6, r3
 8006362:	460d      	mov	r5, r1
 8006364:	f200 80b8 	bhi.w	80064d8 <atan+0x1f0>
 8006368:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800636c:	429e      	cmp	r6, r3
 800636e:	f200 809c 	bhi.w	80064aa <atan+0x1c2>
 8006372:	4602      	mov	r2, r0
 8006374:	460b      	mov	r3, r1
 8006376:	f7f9 fef9 	bl	800016c <__adddf3>
 800637a:	2200      	movs	r2, #0
 800637c:	4b9b      	ldr	r3, [pc, #620]	@ (80065ec <atan+0x304>)
 800637e:	f7f9 fef3 	bl	8000168 <__aeabi_dsub>
 8006382:	2200      	movs	r2, #0
 8006384:	4606      	mov	r6, r0
 8006386:	460f      	mov	r7, r1
 8006388:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800638c:	4620      	mov	r0, r4
 800638e:	4629      	mov	r1, r5
 8006390:	f7f9 feec 	bl	800016c <__adddf3>
 8006394:	4602      	mov	r2, r0
 8006396:	460b      	mov	r3, r1
 8006398:	4630      	mov	r0, r6
 800639a:	4639      	mov	r1, r7
 800639c:	f7fa f9c6 	bl	800072c <__aeabi_ddiv>
 80063a0:	f04f 0a00 	mov.w	sl, #0
 80063a4:	4604      	mov	r4, r0
 80063a6:	460d      	mov	r5, r1
 80063a8:	4622      	mov	r2, r4
 80063aa:	462b      	mov	r3, r5
 80063ac:	4620      	mov	r0, r4
 80063ae:	4629      	mov	r1, r5
 80063b0:	f7fa f892 	bl	80004d8 <__aeabi_dmul>
 80063b4:	4602      	mov	r2, r0
 80063b6:	460b      	mov	r3, r1
 80063b8:	4680      	mov	r8, r0
 80063ba:	4689      	mov	r9, r1
 80063bc:	f7fa f88c 	bl	80004d8 <__aeabi_dmul>
 80063c0:	a36f      	add	r3, pc, #444	@ (adr r3, 8006580 <atan+0x298>)
 80063c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c6:	4606      	mov	r6, r0
 80063c8:	460f      	mov	r7, r1
 80063ca:	f7fa f885 	bl	80004d8 <__aeabi_dmul>
 80063ce:	a36e      	add	r3, pc, #440	@ (adr r3, 8006588 <atan+0x2a0>)
 80063d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d4:	f7f9 feca 	bl	800016c <__adddf3>
 80063d8:	4632      	mov	r2, r6
 80063da:	463b      	mov	r3, r7
 80063dc:	f7fa f87c 	bl	80004d8 <__aeabi_dmul>
 80063e0:	a36b      	add	r3, pc, #428	@ (adr r3, 8006590 <atan+0x2a8>)
 80063e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e6:	f7f9 fec1 	bl	800016c <__adddf3>
 80063ea:	4632      	mov	r2, r6
 80063ec:	463b      	mov	r3, r7
 80063ee:	f7fa f873 	bl	80004d8 <__aeabi_dmul>
 80063f2:	a369      	add	r3, pc, #420	@ (adr r3, 8006598 <atan+0x2b0>)
 80063f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f8:	f7f9 feb8 	bl	800016c <__adddf3>
 80063fc:	4632      	mov	r2, r6
 80063fe:	463b      	mov	r3, r7
 8006400:	f7fa f86a 	bl	80004d8 <__aeabi_dmul>
 8006404:	a366      	add	r3, pc, #408	@ (adr r3, 80065a0 <atan+0x2b8>)
 8006406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640a:	f7f9 feaf 	bl	800016c <__adddf3>
 800640e:	4632      	mov	r2, r6
 8006410:	463b      	mov	r3, r7
 8006412:	f7fa f861 	bl	80004d8 <__aeabi_dmul>
 8006416:	a364      	add	r3, pc, #400	@ (adr r3, 80065a8 <atan+0x2c0>)
 8006418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641c:	f7f9 fea6 	bl	800016c <__adddf3>
 8006420:	4642      	mov	r2, r8
 8006422:	464b      	mov	r3, r9
 8006424:	f7fa f858 	bl	80004d8 <__aeabi_dmul>
 8006428:	a361      	add	r3, pc, #388	@ (adr r3, 80065b0 <atan+0x2c8>)
 800642a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642e:	4680      	mov	r8, r0
 8006430:	4689      	mov	r9, r1
 8006432:	4630      	mov	r0, r6
 8006434:	4639      	mov	r1, r7
 8006436:	f7fa f84f 	bl	80004d8 <__aeabi_dmul>
 800643a:	a35f      	add	r3, pc, #380	@ (adr r3, 80065b8 <atan+0x2d0>)
 800643c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006440:	f7f9 fe92 	bl	8000168 <__aeabi_dsub>
 8006444:	4632      	mov	r2, r6
 8006446:	463b      	mov	r3, r7
 8006448:	f7fa f846 	bl	80004d8 <__aeabi_dmul>
 800644c:	a35c      	add	r3, pc, #368	@ (adr r3, 80065c0 <atan+0x2d8>)
 800644e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006452:	f7f9 fe89 	bl	8000168 <__aeabi_dsub>
 8006456:	4632      	mov	r2, r6
 8006458:	463b      	mov	r3, r7
 800645a:	f7fa f83d 	bl	80004d8 <__aeabi_dmul>
 800645e:	a35a      	add	r3, pc, #360	@ (adr r3, 80065c8 <atan+0x2e0>)
 8006460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006464:	f7f9 fe80 	bl	8000168 <__aeabi_dsub>
 8006468:	4632      	mov	r2, r6
 800646a:	463b      	mov	r3, r7
 800646c:	f7fa f834 	bl	80004d8 <__aeabi_dmul>
 8006470:	a357      	add	r3, pc, #348	@ (adr r3, 80065d0 <atan+0x2e8>)
 8006472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006476:	f7f9 fe77 	bl	8000168 <__aeabi_dsub>
 800647a:	4632      	mov	r2, r6
 800647c:	463b      	mov	r3, r7
 800647e:	f7fa f82b 	bl	80004d8 <__aeabi_dmul>
 8006482:	4602      	mov	r2, r0
 8006484:	460b      	mov	r3, r1
 8006486:	4640      	mov	r0, r8
 8006488:	4649      	mov	r1, r9
 800648a:	f7f9 fe6f 	bl	800016c <__adddf3>
 800648e:	4622      	mov	r2, r4
 8006490:	462b      	mov	r3, r5
 8006492:	f7fa f821 	bl	80004d8 <__aeabi_dmul>
 8006496:	f1ba 3fff 	cmp.w	sl, #4294967295
 800649a:	4602      	mov	r2, r0
 800649c:	460b      	mov	r3, r1
 800649e:	d144      	bne.n	800652a <atan+0x242>
 80064a0:	4620      	mov	r0, r4
 80064a2:	4629      	mov	r1, r5
 80064a4:	f7f9 fe60 	bl	8000168 <__aeabi_dsub>
 80064a8:	e733      	b.n	8006312 <atan+0x2a>
 80064aa:	2200      	movs	r2, #0
 80064ac:	4b4f      	ldr	r3, [pc, #316]	@ (80065ec <atan+0x304>)
 80064ae:	f7f9 fe5b 	bl	8000168 <__aeabi_dsub>
 80064b2:	2200      	movs	r2, #0
 80064b4:	4606      	mov	r6, r0
 80064b6:	460f      	mov	r7, r1
 80064b8:	4620      	mov	r0, r4
 80064ba:	4629      	mov	r1, r5
 80064bc:	4b4b      	ldr	r3, [pc, #300]	@ (80065ec <atan+0x304>)
 80064be:	f7f9 fe55 	bl	800016c <__adddf3>
 80064c2:	4602      	mov	r2, r0
 80064c4:	460b      	mov	r3, r1
 80064c6:	4630      	mov	r0, r6
 80064c8:	4639      	mov	r1, r7
 80064ca:	f7fa f92f 	bl	800072c <__aeabi_ddiv>
 80064ce:	f04f 0a01 	mov.w	sl, #1
 80064d2:	4604      	mov	r4, r0
 80064d4:	460d      	mov	r5, r1
 80064d6:	e767      	b.n	80063a8 <atan+0xc0>
 80064d8:	4b46      	ldr	r3, [pc, #280]	@ (80065f4 <atan+0x30c>)
 80064da:	429e      	cmp	r6, r3
 80064dc:	d21a      	bcs.n	8006514 <atan+0x22c>
 80064de:	2200      	movs	r2, #0
 80064e0:	4b45      	ldr	r3, [pc, #276]	@ (80065f8 <atan+0x310>)
 80064e2:	f7f9 fe41 	bl	8000168 <__aeabi_dsub>
 80064e6:	2200      	movs	r2, #0
 80064e8:	4606      	mov	r6, r0
 80064ea:	460f      	mov	r7, r1
 80064ec:	4620      	mov	r0, r4
 80064ee:	4629      	mov	r1, r5
 80064f0:	4b41      	ldr	r3, [pc, #260]	@ (80065f8 <atan+0x310>)
 80064f2:	f7f9 fff1 	bl	80004d8 <__aeabi_dmul>
 80064f6:	2200      	movs	r2, #0
 80064f8:	4b3c      	ldr	r3, [pc, #240]	@ (80065ec <atan+0x304>)
 80064fa:	f7f9 fe37 	bl	800016c <__adddf3>
 80064fe:	4602      	mov	r2, r0
 8006500:	460b      	mov	r3, r1
 8006502:	4630      	mov	r0, r6
 8006504:	4639      	mov	r1, r7
 8006506:	f7fa f911 	bl	800072c <__aeabi_ddiv>
 800650a:	f04f 0a02 	mov.w	sl, #2
 800650e:	4604      	mov	r4, r0
 8006510:	460d      	mov	r5, r1
 8006512:	e749      	b.n	80063a8 <atan+0xc0>
 8006514:	4602      	mov	r2, r0
 8006516:	460b      	mov	r3, r1
 8006518:	2000      	movs	r0, #0
 800651a:	4938      	ldr	r1, [pc, #224]	@ (80065fc <atan+0x314>)
 800651c:	f7fa f906 	bl	800072c <__aeabi_ddiv>
 8006520:	f04f 0a03 	mov.w	sl, #3
 8006524:	4604      	mov	r4, r0
 8006526:	460d      	mov	r5, r1
 8006528:	e73e      	b.n	80063a8 <atan+0xc0>
 800652a:	4b35      	ldr	r3, [pc, #212]	@ (8006600 <atan+0x318>)
 800652c:	4e35      	ldr	r6, [pc, #212]	@ (8006604 <atan+0x31c>)
 800652e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006536:	f7f9 fe17 	bl	8000168 <__aeabi_dsub>
 800653a:	4622      	mov	r2, r4
 800653c:	462b      	mov	r3, r5
 800653e:	f7f9 fe13 	bl	8000168 <__aeabi_dsub>
 8006542:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8006546:	4602      	mov	r2, r0
 8006548:	460b      	mov	r3, r1
 800654a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800654e:	f7f9 fe0b 	bl	8000168 <__aeabi_dsub>
 8006552:	f1bb 0f00 	cmp.w	fp, #0
 8006556:	4604      	mov	r4, r0
 8006558:	460d      	mov	r5, r1
 800655a:	f6bf aee4 	bge.w	8006326 <atan+0x3e>
 800655e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006562:	461d      	mov	r5, r3
 8006564:	e6df      	b.n	8006326 <atan+0x3e>
 8006566:	a51c      	add	r5, pc, #112	@ (adr r5, 80065d8 <atan+0x2f0>)
 8006568:	e9d5 4500 	ldrd	r4, r5, [r5]
 800656c:	e6db      	b.n	8006326 <atan+0x3e>
 800656e:	bf00      	nop
 8006570:	54442d18 	.word	0x54442d18
 8006574:	3ff921fb 	.word	0x3ff921fb
 8006578:	8800759c 	.word	0x8800759c
 800657c:	7e37e43c 	.word	0x7e37e43c
 8006580:	e322da11 	.word	0xe322da11
 8006584:	3f90ad3a 	.word	0x3f90ad3a
 8006588:	24760deb 	.word	0x24760deb
 800658c:	3fa97b4b 	.word	0x3fa97b4b
 8006590:	a0d03d51 	.word	0xa0d03d51
 8006594:	3fb10d66 	.word	0x3fb10d66
 8006598:	c54c206e 	.word	0xc54c206e
 800659c:	3fb745cd 	.word	0x3fb745cd
 80065a0:	920083ff 	.word	0x920083ff
 80065a4:	3fc24924 	.word	0x3fc24924
 80065a8:	5555550d 	.word	0x5555550d
 80065ac:	3fd55555 	.word	0x3fd55555
 80065b0:	2c6a6c2f 	.word	0x2c6a6c2f
 80065b4:	bfa2b444 	.word	0xbfa2b444
 80065b8:	52defd9a 	.word	0x52defd9a
 80065bc:	3fadde2d 	.word	0x3fadde2d
 80065c0:	af749a6d 	.word	0xaf749a6d
 80065c4:	3fb3b0f2 	.word	0x3fb3b0f2
 80065c8:	fe231671 	.word	0xfe231671
 80065cc:	3fbc71c6 	.word	0x3fbc71c6
 80065d0:	9998ebc4 	.word	0x9998ebc4
 80065d4:	3fc99999 	.word	0x3fc99999
 80065d8:	54442d18 	.word	0x54442d18
 80065dc:	bff921fb 	.word	0xbff921fb
 80065e0:	440fffff 	.word	0x440fffff
 80065e4:	7ff00000 	.word	0x7ff00000
 80065e8:	3fdbffff 	.word	0x3fdbffff
 80065ec:	3ff00000 	.word	0x3ff00000
 80065f0:	3ff2ffff 	.word	0x3ff2ffff
 80065f4:	40038000 	.word	0x40038000
 80065f8:	3ff80000 	.word	0x3ff80000
 80065fc:	bff00000 	.word	0xbff00000
 8006600:	08007468 	.word	0x08007468
 8006604:	08007488 	.word	0x08007488

08006608 <fabs>:
 8006608:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800660c:	4619      	mov	r1, r3
 800660e:	4770      	bx	lr

08006610 <finite>:
 8006610:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 8006614:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8006618:	0fc0      	lsrs	r0, r0, #31
 800661a:	4770      	bx	lr

0800661c <__ieee754_sqrt>:
 800661c:	4a67      	ldr	r2, [pc, #412]	@ (80067bc <__ieee754_sqrt+0x1a0>)
 800661e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006622:	438a      	bics	r2, r1
 8006624:	4606      	mov	r6, r0
 8006626:	460f      	mov	r7, r1
 8006628:	460b      	mov	r3, r1
 800662a:	4604      	mov	r4, r0
 800662c:	d10e      	bne.n	800664c <__ieee754_sqrt+0x30>
 800662e:	4602      	mov	r2, r0
 8006630:	f7f9 ff52 	bl	80004d8 <__aeabi_dmul>
 8006634:	4602      	mov	r2, r0
 8006636:	460b      	mov	r3, r1
 8006638:	4630      	mov	r0, r6
 800663a:	4639      	mov	r1, r7
 800663c:	f7f9 fd96 	bl	800016c <__adddf3>
 8006640:	4606      	mov	r6, r0
 8006642:	460f      	mov	r7, r1
 8006644:	4630      	mov	r0, r6
 8006646:	4639      	mov	r1, r7
 8006648:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800664c:	2900      	cmp	r1, #0
 800664e:	dc0c      	bgt.n	800666a <__ieee754_sqrt+0x4e>
 8006650:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8006654:	4302      	orrs	r2, r0
 8006656:	d0f5      	beq.n	8006644 <__ieee754_sqrt+0x28>
 8006658:	b189      	cbz	r1, 800667e <__ieee754_sqrt+0x62>
 800665a:	4602      	mov	r2, r0
 800665c:	f7f9 fd84 	bl	8000168 <__aeabi_dsub>
 8006660:	4602      	mov	r2, r0
 8006662:	460b      	mov	r3, r1
 8006664:	f7fa f862 	bl	800072c <__aeabi_ddiv>
 8006668:	e7ea      	b.n	8006640 <__ieee754_sqrt+0x24>
 800666a:	150a      	asrs	r2, r1, #20
 800666c:	d115      	bne.n	800669a <__ieee754_sqrt+0x7e>
 800666e:	2100      	movs	r1, #0
 8006670:	e009      	b.n	8006686 <__ieee754_sqrt+0x6a>
 8006672:	0ae3      	lsrs	r3, r4, #11
 8006674:	3a15      	subs	r2, #21
 8006676:	0564      	lsls	r4, r4, #21
 8006678:	2b00      	cmp	r3, #0
 800667a:	d0fa      	beq.n	8006672 <__ieee754_sqrt+0x56>
 800667c:	e7f7      	b.n	800666e <__ieee754_sqrt+0x52>
 800667e:	460a      	mov	r2, r1
 8006680:	e7fa      	b.n	8006678 <__ieee754_sqrt+0x5c>
 8006682:	005b      	lsls	r3, r3, #1
 8006684:	3101      	adds	r1, #1
 8006686:	02d8      	lsls	r0, r3, #11
 8006688:	d5fb      	bpl.n	8006682 <__ieee754_sqrt+0x66>
 800668a:	1e48      	subs	r0, r1, #1
 800668c:	1a12      	subs	r2, r2, r0
 800668e:	f1c1 0020 	rsb	r0, r1, #32
 8006692:	fa24 f000 	lsr.w	r0, r4, r0
 8006696:	4303      	orrs	r3, r0
 8006698:	408c      	lsls	r4, r1
 800669a:	2600      	movs	r6, #0
 800669c:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80066a0:	2116      	movs	r1, #22
 80066a2:	07d2      	lsls	r2, r2, #31
 80066a4:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80066a8:	4632      	mov	r2, r6
 80066aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80066b2:	bf5c      	itt	pl
 80066b4:	005b      	lslpl	r3, r3, #1
 80066b6:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 80066ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80066be:	bf58      	it	pl
 80066c0:	0064      	lslpl	r4, r4, #1
 80066c2:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80066c6:	107f      	asrs	r7, r7, #1
 80066c8:	0064      	lsls	r4, r4, #1
 80066ca:	1815      	adds	r5, r2, r0
 80066cc:	429d      	cmp	r5, r3
 80066ce:	bfde      	ittt	le
 80066d0:	182a      	addle	r2, r5, r0
 80066d2:	1b5b      	suble	r3, r3, r5
 80066d4:	1836      	addle	r6, r6, r0
 80066d6:	0fe5      	lsrs	r5, r4, #31
 80066d8:	3901      	subs	r1, #1
 80066da:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80066de:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80066e2:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80066e6:	d1f0      	bne.n	80066ca <__ieee754_sqrt+0xae>
 80066e8:	460d      	mov	r5, r1
 80066ea:	f04f 0a20 	mov.w	sl, #32
 80066ee:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80066f2:	429a      	cmp	r2, r3
 80066f4:	eb01 0c00 	add.w	ip, r1, r0
 80066f8:	db02      	blt.n	8006700 <__ieee754_sqrt+0xe4>
 80066fa:	d113      	bne.n	8006724 <__ieee754_sqrt+0x108>
 80066fc:	45a4      	cmp	ip, r4
 80066fe:	d811      	bhi.n	8006724 <__ieee754_sqrt+0x108>
 8006700:	f1bc 0f00 	cmp.w	ip, #0
 8006704:	eb0c 0100 	add.w	r1, ip, r0
 8006708:	da42      	bge.n	8006790 <__ieee754_sqrt+0x174>
 800670a:	2900      	cmp	r1, #0
 800670c:	db40      	blt.n	8006790 <__ieee754_sqrt+0x174>
 800670e:	f102 0e01 	add.w	lr, r2, #1
 8006712:	1a9b      	subs	r3, r3, r2
 8006714:	4672      	mov	r2, lr
 8006716:	45a4      	cmp	ip, r4
 8006718:	bf88      	it	hi
 800671a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800671e:	eba4 040c 	sub.w	r4, r4, ip
 8006722:	4405      	add	r5, r0
 8006724:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8006728:	f1ba 0a01 	subs.w	sl, sl, #1
 800672c:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8006730:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8006734:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006738:	d1db      	bne.n	80066f2 <__ieee754_sqrt+0xd6>
 800673a:	431c      	orrs	r4, r3
 800673c:	d01a      	beq.n	8006774 <__ieee754_sqrt+0x158>
 800673e:	4c20      	ldr	r4, [pc, #128]	@ (80067c0 <__ieee754_sqrt+0x1a4>)
 8006740:	f8df b080 	ldr.w	fp, [pc, #128]	@ 80067c4 <__ieee754_sqrt+0x1a8>
 8006744:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006748:	e9db 2300 	ldrd	r2, r3, [fp]
 800674c:	f7f9 fd0c 	bl	8000168 <__aeabi_dsub>
 8006750:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006754:	4602      	mov	r2, r0
 8006756:	460b      	mov	r3, r1
 8006758:	4640      	mov	r0, r8
 800675a:	4649      	mov	r1, r9
 800675c:	f7fa f938 	bl	80009d0 <__aeabi_dcmple>
 8006760:	b140      	cbz	r0, 8006774 <__ieee754_sqrt+0x158>
 8006762:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006766:	e9db 2300 	ldrd	r2, r3, [fp]
 800676a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800676e:	d111      	bne.n	8006794 <__ieee754_sqrt+0x178>
 8006770:	4655      	mov	r5, sl
 8006772:	3601      	adds	r6, #1
 8006774:	1072      	asrs	r2, r6, #1
 8006776:	086b      	lsrs	r3, r5, #1
 8006778:	07f1      	lsls	r1, r6, #31
 800677a:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800677e:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8006782:	bf48      	it	mi
 8006784:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8006788:	4618      	mov	r0, r3
 800678a:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800678e:	e757      	b.n	8006640 <__ieee754_sqrt+0x24>
 8006790:	4696      	mov	lr, r2
 8006792:	e7be      	b.n	8006712 <__ieee754_sqrt+0xf6>
 8006794:	f7f9 fcea 	bl	800016c <__adddf3>
 8006798:	e9d4 8900 	ldrd	r8, r9, [r4]
 800679c:	4602      	mov	r2, r0
 800679e:	460b      	mov	r3, r1
 80067a0:	4640      	mov	r0, r8
 80067a2:	4649      	mov	r1, r9
 80067a4:	f7fa f90a 	bl	80009bc <__aeabi_dcmplt>
 80067a8:	b120      	cbz	r0, 80067b4 <__ieee754_sqrt+0x198>
 80067aa:	1ca8      	adds	r0, r5, #2
 80067ac:	bf08      	it	eq
 80067ae:	3601      	addeq	r6, #1
 80067b0:	3502      	adds	r5, #2
 80067b2:	e7df      	b.n	8006774 <__ieee754_sqrt+0x158>
 80067b4:	1c6b      	adds	r3, r5, #1
 80067b6:	f023 0501 	bic.w	r5, r3, #1
 80067ba:	e7db      	b.n	8006774 <__ieee754_sqrt+0x158>
 80067bc:	7ff00000 	.word	0x7ff00000
 80067c0:	20000088 	.word	0x20000088
 80067c4:	20000080 	.word	0x20000080

080067c8 <__ieee754_pow>:
 80067c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067cc:	b091      	sub	sp, #68	@ 0x44
 80067ce:	e9cd 2300 	strd	r2, r3, [sp]
 80067d2:	468b      	mov	fp, r1
 80067d4:	e9dd 1800 	ldrd	r1, r8, [sp]
 80067d8:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 80067dc:	4682      	mov	sl, r0
 80067de:	ea57 0001 	orrs.w	r0, r7, r1
 80067e2:	d112      	bne.n	800680a <__ieee754_pow+0x42>
 80067e4:	4653      	mov	r3, sl
 80067e6:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 80067ea:	18db      	adds	r3, r3, r3
 80067ec:	4152      	adcs	r2, r2
 80067ee:	4298      	cmp	r0, r3
 80067f0:	4b91      	ldr	r3, [pc, #580]	@ (8006a38 <__ieee754_pow+0x270>)
 80067f2:	4193      	sbcs	r3, r2
 80067f4:	f080 84ce 	bcs.w	8007194 <__ieee754_pow+0x9cc>
 80067f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80067fc:	4650      	mov	r0, sl
 80067fe:	4659      	mov	r1, fp
 8006800:	f7f9 fcb4 	bl	800016c <__adddf3>
 8006804:	b011      	add	sp, #68	@ 0x44
 8006806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800680a:	4b8c      	ldr	r3, [pc, #560]	@ (8006a3c <__ieee754_pow+0x274>)
 800680c:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 8006810:	429e      	cmp	r6, r3
 8006812:	465d      	mov	r5, fp
 8006814:	46d1      	mov	r9, sl
 8006816:	d807      	bhi.n	8006828 <__ieee754_pow+0x60>
 8006818:	d102      	bne.n	8006820 <__ieee754_pow+0x58>
 800681a:	f1ba 0f00 	cmp.w	sl, #0
 800681e:	d1eb      	bne.n	80067f8 <__ieee754_pow+0x30>
 8006820:	429f      	cmp	r7, r3
 8006822:	d801      	bhi.n	8006828 <__ieee754_pow+0x60>
 8006824:	d10f      	bne.n	8006846 <__ieee754_pow+0x7e>
 8006826:	b171      	cbz	r1, 8006846 <__ieee754_pow+0x7e>
 8006828:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800682c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8006830:	ea55 0509 	orrs.w	r5, r5, r9
 8006834:	d1e0      	bne.n	80067f8 <__ieee754_pow+0x30>
 8006836:	e9dd 3200 	ldrd	r3, r2, [sp]
 800683a:	18db      	adds	r3, r3, r3
 800683c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8006840:	4152      	adcs	r2, r2
 8006842:	429d      	cmp	r5, r3
 8006844:	e7d4      	b.n	80067f0 <__ieee754_pow+0x28>
 8006846:	2d00      	cmp	r5, #0
 8006848:	4633      	mov	r3, r6
 800684a:	da39      	bge.n	80068c0 <__ieee754_pow+0xf8>
 800684c:	4a7c      	ldr	r2, [pc, #496]	@ (8006a40 <__ieee754_pow+0x278>)
 800684e:	4297      	cmp	r7, r2
 8006850:	d84e      	bhi.n	80068f0 <__ieee754_pow+0x128>
 8006852:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8006856:	4297      	cmp	r7, r2
 8006858:	f240 84ab 	bls.w	80071b2 <__ieee754_pow+0x9ea>
 800685c:	153a      	asrs	r2, r7, #20
 800685e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8006862:	2a14      	cmp	r2, #20
 8006864:	dd0f      	ble.n	8006886 <__ieee754_pow+0xbe>
 8006866:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800686a:	fa21 f402 	lsr.w	r4, r1, r2
 800686e:	fa04 f202 	lsl.w	r2, r4, r2
 8006872:	428a      	cmp	r2, r1
 8006874:	f040 849d 	bne.w	80071b2 <__ieee754_pow+0x9ea>
 8006878:	f004 0401 	and.w	r4, r4, #1
 800687c:	f1c4 0402 	rsb	r4, r4, #2
 8006880:	2900      	cmp	r1, #0
 8006882:	d15a      	bne.n	800693a <__ieee754_pow+0x172>
 8006884:	e00e      	b.n	80068a4 <__ieee754_pow+0xdc>
 8006886:	2900      	cmp	r1, #0
 8006888:	d156      	bne.n	8006938 <__ieee754_pow+0x170>
 800688a:	f1c2 0214 	rsb	r2, r2, #20
 800688e:	fa47 f402 	asr.w	r4, r7, r2
 8006892:	fa04 f202 	lsl.w	r2, r4, r2
 8006896:	42ba      	cmp	r2, r7
 8006898:	f040 8488 	bne.w	80071ac <__ieee754_pow+0x9e4>
 800689c:	f004 0401 	and.w	r4, r4, #1
 80068a0:	f1c4 0402 	rsb	r4, r4, #2
 80068a4:	4a67      	ldr	r2, [pc, #412]	@ (8006a44 <__ieee754_pow+0x27c>)
 80068a6:	4297      	cmp	r7, r2
 80068a8:	d130      	bne.n	800690c <__ieee754_pow+0x144>
 80068aa:	f1b8 0f00 	cmp.w	r8, #0
 80068ae:	f280 8479 	bge.w	80071a4 <__ieee754_pow+0x9dc>
 80068b2:	4652      	mov	r2, sl
 80068b4:	465b      	mov	r3, fp
 80068b6:	2000      	movs	r0, #0
 80068b8:	4962      	ldr	r1, [pc, #392]	@ (8006a44 <__ieee754_pow+0x27c>)
 80068ba:	f7f9 ff37 	bl	800072c <__aeabi_ddiv>
 80068be:	e7a1      	b.n	8006804 <__ieee754_pow+0x3c>
 80068c0:	2400      	movs	r4, #0
 80068c2:	2900      	cmp	r1, #0
 80068c4:	d139      	bne.n	800693a <__ieee754_pow+0x172>
 80068c6:	4a5d      	ldr	r2, [pc, #372]	@ (8006a3c <__ieee754_pow+0x274>)
 80068c8:	4297      	cmp	r7, r2
 80068ca:	d1eb      	bne.n	80068a4 <__ieee754_pow+0xdc>
 80068cc:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 80068d0:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 80068d4:	ea53 0309 	orrs.w	r3, r3, r9
 80068d8:	f000 845c 	beq.w	8007194 <__ieee754_pow+0x9cc>
 80068dc:	4b5a      	ldr	r3, [pc, #360]	@ (8006a48 <__ieee754_pow+0x280>)
 80068de:	429e      	cmp	r6, r3
 80068e0:	d908      	bls.n	80068f4 <__ieee754_pow+0x12c>
 80068e2:	f1b8 0f00 	cmp.w	r8, #0
 80068e6:	f2c0 8459 	blt.w	800719c <__ieee754_pow+0x9d4>
 80068ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068ee:	e789      	b.n	8006804 <__ieee754_pow+0x3c>
 80068f0:	2402      	movs	r4, #2
 80068f2:	e7e6      	b.n	80068c2 <__ieee754_pow+0xfa>
 80068f4:	f1b8 0f00 	cmp.w	r8, #0
 80068f8:	f04f 0000 	mov.w	r0, #0
 80068fc:	f04f 0100 	mov.w	r1, #0
 8006900:	da80      	bge.n	8006804 <__ieee754_pow+0x3c>
 8006902:	e9dd 0300 	ldrd	r0, r3, [sp]
 8006906:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800690a:	e77b      	b.n	8006804 <__ieee754_pow+0x3c>
 800690c:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8006910:	d106      	bne.n	8006920 <__ieee754_pow+0x158>
 8006912:	4652      	mov	r2, sl
 8006914:	465b      	mov	r3, fp
 8006916:	4650      	mov	r0, sl
 8006918:	4659      	mov	r1, fp
 800691a:	f7f9 fddd 	bl	80004d8 <__aeabi_dmul>
 800691e:	e771      	b.n	8006804 <__ieee754_pow+0x3c>
 8006920:	4a4a      	ldr	r2, [pc, #296]	@ (8006a4c <__ieee754_pow+0x284>)
 8006922:	4590      	cmp	r8, r2
 8006924:	d109      	bne.n	800693a <__ieee754_pow+0x172>
 8006926:	2d00      	cmp	r5, #0
 8006928:	db07      	blt.n	800693a <__ieee754_pow+0x172>
 800692a:	4650      	mov	r0, sl
 800692c:	4659      	mov	r1, fp
 800692e:	b011      	add	sp, #68	@ 0x44
 8006930:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006934:	f7ff be72 	b.w	800661c <__ieee754_sqrt>
 8006938:	2400      	movs	r4, #0
 800693a:	4650      	mov	r0, sl
 800693c:	4659      	mov	r1, fp
 800693e:	9302      	str	r3, [sp, #8]
 8006940:	f7ff fe62 	bl	8006608 <fabs>
 8006944:	9b02      	ldr	r3, [sp, #8]
 8006946:	f1b9 0f00 	cmp.w	r9, #0
 800694a:	d127      	bne.n	800699c <__ieee754_pow+0x1d4>
 800694c:	4a3d      	ldr	r2, [pc, #244]	@ (8006a44 <__ieee754_pow+0x27c>)
 800694e:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 8006952:	4594      	cmp	ip, r2
 8006954:	d000      	beq.n	8006958 <__ieee754_pow+0x190>
 8006956:	bb0e      	cbnz	r6, 800699c <__ieee754_pow+0x1d4>
 8006958:	f1b8 0f00 	cmp.w	r8, #0
 800695c:	da05      	bge.n	800696a <__ieee754_pow+0x1a2>
 800695e:	4602      	mov	r2, r0
 8006960:	460b      	mov	r3, r1
 8006962:	2000      	movs	r0, #0
 8006964:	4937      	ldr	r1, [pc, #220]	@ (8006a44 <__ieee754_pow+0x27c>)
 8006966:	f7f9 fee1 	bl	800072c <__aeabi_ddiv>
 800696a:	2d00      	cmp	r5, #0
 800696c:	f6bf af4a 	bge.w	8006804 <__ieee754_pow+0x3c>
 8006970:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8006974:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8006978:	4326      	orrs	r6, r4
 800697a:	d108      	bne.n	800698e <__ieee754_pow+0x1c6>
 800697c:	4602      	mov	r2, r0
 800697e:	460b      	mov	r3, r1
 8006980:	4610      	mov	r0, r2
 8006982:	4619      	mov	r1, r3
 8006984:	f7f9 fbf0 	bl	8000168 <__aeabi_dsub>
 8006988:	4602      	mov	r2, r0
 800698a:	460b      	mov	r3, r1
 800698c:	e795      	b.n	80068ba <__ieee754_pow+0xf2>
 800698e:	2c01      	cmp	r4, #1
 8006990:	f47f af38 	bne.w	8006804 <__ieee754_pow+0x3c>
 8006994:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006998:	4619      	mov	r1, r3
 800699a:	e733      	b.n	8006804 <__ieee754_pow+0x3c>
 800699c:	0fea      	lsrs	r2, r5, #31
 800699e:	3a01      	subs	r2, #1
 80069a0:	ea52 0c04 	orrs.w	ip, r2, r4
 80069a4:	d102      	bne.n	80069ac <__ieee754_pow+0x1e4>
 80069a6:	4652      	mov	r2, sl
 80069a8:	465b      	mov	r3, fp
 80069aa:	e7e9      	b.n	8006980 <__ieee754_pow+0x1b8>
 80069ac:	f04f 0900 	mov.w	r9, #0
 80069b0:	3c01      	subs	r4, #1
 80069b2:	4314      	orrs	r4, r2
 80069b4:	bf14      	ite	ne
 80069b6:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 8006a44 <__ieee754_pow+0x27c>
 80069ba:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8006a50 <__ieee754_pow+0x288>
 80069be:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 80069c2:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 80069c6:	f240 8107 	bls.w	8006bd8 <__ieee754_pow+0x410>
 80069ca:	4b22      	ldr	r3, [pc, #136]	@ (8006a54 <__ieee754_pow+0x28c>)
 80069cc:	429f      	cmp	r7, r3
 80069ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006a48 <__ieee754_pow+0x280>)
 80069d0:	d913      	bls.n	80069fa <__ieee754_pow+0x232>
 80069d2:	429e      	cmp	r6, r3
 80069d4:	d808      	bhi.n	80069e8 <__ieee754_pow+0x220>
 80069d6:	f1b8 0f00 	cmp.w	r8, #0
 80069da:	da08      	bge.n	80069ee <__ieee754_pow+0x226>
 80069dc:	2000      	movs	r0, #0
 80069de:	b011      	add	sp, #68	@ 0x44
 80069e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069e4:	f000 bcb0 	b.w	8007348 <__math_oflow>
 80069e8:	f1b8 0f00 	cmp.w	r8, #0
 80069ec:	dcf6      	bgt.n	80069dc <__ieee754_pow+0x214>
 80069ee:	2000      	movs	r0, #0
 80069f0:	b011      	add	sp, #68	@ 0x44
 80069f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069f6:	f000 bca2 	b.w	800733e <__math_uflow>
 80069fa:	429e      	cmp	r6, r3
 80069fc:	d20c      	bcs.n	8006a18 <__ieee754_pow+0x250>
 80069fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a02:	2200      	movs	r2, #0
 8006a04:	2300      	movs	r3, #0
 8006a06:	f7f9 ffd9 	bl	80009bc <__aeabi_dcmplt>
 8006a0a:	3800      	subs	r0, #0
 8006a0c:	bf18      	it	ne
 8006a0e:	2001      	movne	r0, #1
 8006a10:	f1b8 0f00 	cmp.w	r8, #0
 8006a14:	daec      	bge.n	80069f0 <__ieee754_pow+0x228>
 8006a16:	e7e2      	b.n	80069de <__ieee754_pow+0x216>
 8006a18:	4b0a      	ldr	r3, [pc, #40]	@ (8006a44 <__ieee754_pow+0x27c>)
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	429e      	cmp	r6, r3
 8006a1e:	d91b      	bls.n	8006a58 <__ieee754_pow+0x290>
 8006a20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a24:	2300      	movs	r3, #0
 8006a26:	f7f9 ffc9 	bl	80009bc <__aeabi_dcmplt>
 8006a2a:	3800      	subs	r0, #0
 8006a2c:	bf18      	it	ne
 8006a2e:	2001      	movne	r0, #1
 8006a30:	f1b8 0f00 	cmp.w	r8, #0
 8006a34:	dcd3      	bgt.n	80069de <__ieee754_pow+0x216>
 8006a36:	e7db      	b.n	80069f0 <__ieee754_pow+0x228>
 8006a38:	fff00000 	.word	0xfff00000
 8006a3c:	7ff00000 	.word	0x7ff00000
 8006a40:	433fffff 	.word	0x433fffff
 8006a44:	3ff00000 	.word	0x3ff00000
 8006a48:	3fefffff 	.word	0x3fefffff
 8006a4c:	3fe00000 	.word	0x3fe00000
 8006a50:	bff00000 	.word	0xbff00000
 8006a54:	43f00000 	.word	0x43f00000
 8006a58:	4b5b      	ldr	r3, [pc, #364]	@ (8006bc8 <__ieee754_pow+0x400>)
 8006a5a:	f7f9 fb85 	bl	8000168 <__aeabi_dsub>
 8006a5e:	a352      	add	r3, pc, #328	@ (adr r3, 8006ba8 <__ieee754_pow+0x3e0>)
 8006a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a64:	4604      	mov	r4, r0
 8006a66:	460d      	mov	r5, r1
 8006a68:	f7f9 fd36 	bl	80004d8 <__aeabi_dmul>
 8006a6c:	a350      	add	r3, pc, #320	@ (adr r3, 8006bb0 <__ieee754_pow+0x3e8>)
 8006a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a72:	4606      	mov	r6, r0
 8006a74:	460f      	mov	r7, r1
 8006a76:	4620      	mov	r0, r4
 8006a78:	4629      	mov	r1, r5
 8006a7a:	f7f9 fd2d 	bl	80004d8 <__aeabi_dmul>
 8006a7e:	2200      	movs	r2, #0
 8006a80:	4682      	mov	sl, r0
 8006a82:	468b      	mov	fp, r1
 8006a84:	4620      	mov	r0, r4
 8006a86:	4629      	mov	r1, r5
 8006a88:	4b50      	ldr	r3, [pc, #320]	@ (8006bcc <__ieee754_pow+0x404>)
 8006a8a:	f7f9 fd25 	bl	80004d8 <__aeabi_dmul>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	460b      	mov	r3, r1
 8006a92:	a149      	add	r1, pc, #292	@ (adr r1, 8006bb8 <__ieee754_pow+0x3f0>)
 8006a94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a98:	f7f9 fb66 	bl	8000168 <__aeabi_dsub>
 8006a9c:	4622      	mov	r2, r4
 8006a9e:	462b      	mov	r3, r5
 8006aa0:	f7f9 fd1a 	bl	80004d8 <__aeabi_dmul>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	2000      	movs	r0, #0
 8006aaa:	4949      	ldr	r1, [pc, #292]	@ (8006bd0 <__ieee754_pow+0x408>)
 8006aac:	f7f9 fb5c 	bl	8000168 <__aeabi_dsub>
 8006ab0:	4622      	mov	r2, r4
 8006ab2:	4680      	mov	r8, r0
 8006ab4:	4689      	mov	r9, r1
 8006ab6:	462b      	mov	r3, r5
 8006ab8:	4620      	mov	r0, r4
 8006aba:	4629      	mov	r1, r5
 8006abc:	f7f9 fd0c 	bl	80004d8 <__aeabi_dmul>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	4640      	mov	r0, r8
 8006ac6:	4649      	mov	r1, r9
 8006ac8:	f7f9 fd06 	bl	80004d8 <__aeabi_dmul>
 8006acc:	a33c      	add	r3, pc, #240	@ (adr r3, 8006bc0 <__ieee754_pow+0x3f8>)
 8006ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad2:	f7f9 fd01 	bl	80004d8 <__aeabi_dmul>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4650      	mov	r0, sl
 8006adc:	4659      	mov	r1, fp
 8006ade:	f7f9 fb43 	bl	8000168 <__aeabi_dsub>
 8006ae2:	2400      	movs	r4, #0
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	460b      	mov	r3, r1
 8006ae8:	4680      	mov	r8, r0
 8006aea:	4689      	mov	r9, r1
 8006aec:	4630      	mov	r0, r6
 8006aee:	4639      	mov	r1, r7
 8006af0:	f7f9 fb3c 	bl	800016c <__adddf3>
 8006af4:	4632      	mov	r2, r6
 8006af6:	463b      	mov	r3, r7
 8006af8:	4620      	mov	r0, r4
 8006afa:	460d      	mov	r5, r1
 8006afc:	f7f9 fb34 	bl	8000168 <__aeabi_dsub>
 8006b00:	4602      	mov	r2, r0
 8006b02:	460b      	mov	r3, r1
 8006b04:	4640      	mov	r0, r8
 8006b06:	4649      	mov	r1, r9
 8006b08:	f7f9 fb2e 	bl	8000168 <__aeabi_dsub>
 8006b0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b14:	2300      	movs	r3, #0
 8006b16:	9304      	str	r3, [sp, #16]
 8006b18:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006b1c:	4606      	mov	r6, r0
 8006b1e:	460f      	mov	r7, r1
 8006b20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b24:	4652      	mov	r2, sl
 8006b26:	465b      	mov	r3, fp
 8006b28:	f7f9 fb1e 	bl	8000168 <__aeabi_dsub>
 8006b2c:	4622      	mov	r2, r4
 8006b2e:	462b      	mov	r3, r5
 8006b30:	f7f9 fcd2 	bl	80004d8 <__aeabi_dmul>
 8006b34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b38:	4680      	mov	r8, r0
 8006b3a:	4689      	mov	r9, r1
 8006b3c:	4630      	mov	r0, r6
 8006b3e:	4639      	mov	r1, r7
 8006b40:	f7f9 fcca 	bl	80004d8 <__aeabi_dmul>
 8006b44:	4602      	mov	r2, r0
 8006b46:	460b      	mov	r3, r1
 8006b48:	4640      	mov	r0, r8
 8006b4a:	4649      	mov	r1, r9
 8006b4c:	f7f9 fb0e 	bl	800016c <__adddf3>
 8006b50:	4652      	mov	r2, sl
 8006b52:	465b      	mov	r3, fp
 8006b54:	4606      	mov	r6, r0
 8006b56:	460f      	mov	r7, r1
 8006b58:	4620      	mov	r0, r4
 8006b5a:	4629      	mov	r1, r5
 8006b5c:	f7f9 fcbc 	bl	80004d8 <__aeabi_dmul>
 8006b60:	460b      	mov	r3, r1
 8006b62:	4602      	mov	r2, r0
 8006b64:	4680      	mov	r8, r0
 8006b66:	4689      	mov	r9, r1
 8006b68:	4630      	mov	r0, r6
 8006b6a:	4639      	mov	r1, r7
 8006b6c:	f7f9 fafe 	bl	800016c <__adddf3>
 8006b70:	4b18      	ldr	r3, [pc, #96]	@ (8006bd4 <__ieee754_pow+0x40c>)
 8006b72:	4604      	mov	r4, r0
 8006b74:	4299      	cmp	r1, r3
 8006b76:	460d      	mov	r5, r1
 8006b78:	468a      	mov	sl, r1
 8006b7a:	468b      	mov	fp, r1
 8006b7c:	f340 82e0 	ble.w	8007140 <__ieee754_pow+0x978>
 8006b80:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8006b84:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8006b88:	4303      	orrs	r3, r0
 8006b8a:	f000 81df 	beq.w	8006f4c <__ieee754_pow+0x784>
 8006b8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b92:	2200      	movs	r2, #0
 8006b94:	2300      	movs	r3, #0
 8006b96:	f7f9 ff11 	bl	80009bc <__aeabi_dcmplt>
 8006b9a:	3800      	subs	r0, #0
 8006b9c:	bf18      	it	ne
 8006b9e:	2001      	movne	r0, #1
 8006ba0:	e71d      	b.n	80069de <__ieee754_pow+0x216>
 8006ba2:	bf00      	nop
 8006ba4:	f3af 8000 	nop.w
 8006ba8:	60000000 	.word	0x60000000
 8006bac:	3ff71547 	.word	0x3ff71547
 8006bb0:	f85ddf44 	.word	0xf85ddf44
 8006bb4:	3e54ae0b 	.word	0x3e54ae0b
 8006bb8:	55555555 	.word	0x55555555
 8006bbc:	3fd55555 	.word	0x3fd55555
 8006bc0:	652b82fe 	.word	0x652b82fe
 8006bc4:	3ff71547 	.word	0x3ff71547
 8006bc8:	3ff00000 	.word	0x3ff00000
 8006bcc:	3fd00000 	.word	0x3fd00000
 8006bd0:	3fe00000 	.word	0x3fe00000
 8006bd4:	408fffff 	.word	0x408fffff
 8006bd8:	4ad3      	ldr	r2, [pc, #844]	@ (8006f28 <__ieee754_pow+0x760>)
 8006bda:	402a      	ands	r2, r5
 8006bdc:	2a00      	cmp	r2, #0
 8006bde:	f040 817a 	bne.w	8006ed6 <__ieee754_pow+0x70e>
 8006be2:	4bd2      	ldr	r3, [pc, #840]	@ (8006f2c <__ieee754_pow+0x764>)
 8006be4:	2200      	movs	r2, #0
 8006be6:	f7f9 fc77 	bl	80004d8 <__aeabi_dmul>
 8006bea:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 8006bee:	460b      	mov	r3, r1
 8006bf0:	151a      	asrs	r2, r3, #20
 8006bf2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8006bf6:	4422      	add	r2, r4
 8006bf8:	920a      	str	r2, [sp, #40]	@ 0x28
 8006bfa:	4acd      	ldr	r2, [pc, #820]	@ (8006f30 <__ieee754_pow+0x768>)
 8006bfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c00:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8006c04:	4293      	cmp	r3, r2
 8006c06:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006c0a:	dd08      	ble.n	8006c1e <__ieee754_pow+0x456>
 8006c0c:	4ac9      	ldr	r2, [pc, #804]	@ (8006f34 <__ieee754_pow+0x76c>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	f340 8163 	ble.w	8006eda <__ieee754_pow+0x712>
 8006c14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c16:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c1e:	2600      	movs	r6, #0
 8006c20:	00f3      	lsls	r3, r6, #3
 8006c22:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c24:	4bc4      	ldr	r3, [pc, #784]	@ (8006f38 <__ieee754_pow+0x770>)
 8006c26:	4629      	mov	r1, r5
 8006c28:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006c2c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006c30:	461a      	mov	r2, r3
 8006c32:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8006c36:	4623      	mov	r3, r4
 8006c38:	4682      	mov	sl, r0
 8006c3a:	f7f9 fa95 	bl	8000168 <__aeabi_dsub>
 8006c3e:	4652      	mov	r2, sl
 8006c40:	462b      	mov	r3, r5
 8006c42:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8006c46:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c4a:	f7f9 fa8f 	bl	800016c <__adddf3>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	460b      	mov	r3, r1
 8006c52:	2000      	movs	r0, #0
 8006c54:	49b9      	ldr	r1, [pc, #740]	@ (8006f3c <__ieee754_pow+0x774>)
 8006c56:	f7f9 fd69 	bl	800072c <__aeabi_ddiv>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c66:	f7f9 fc37 	bl	80004d8 <__aeabi_dmul>
 8006c6a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006c6e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8006c72:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006c76:	2300      	movs	r3, #0
 8006c78:	2200      	movs	r2, #0
 8006c7a:	46ab      	mov	fp, r5
 8006c7c:	106d      	asrs	r5, r5, #1
 8006c7e:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8006c82:	9304      	str	r3, [sp, #16]
 8006c84:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8006c88:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006c8c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8006c90:	4640      	mov	r0, r8
 8006c92:	4649      	mov	r1, r9
 8006c94:	4614      	mov	r4, r2
 8006c96:	461d      	mov	r5, r3
 8006c98:	f7f9 fc1e 	bl	80004d8 <__aeabi_dmul>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	460b      	mov	r3, r1
 8006ca0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ca4:	f7f9 fa60 	bl	8000168 <__aeabi_dsub>
 8006ca8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006cac:	4606      	mov	r6, r0
 8006cae:	460f      	mov	r7, r1
 8006cb0:	4620      	mov	r0, r4
 8006cb2:	4629      	mov	r1, r5
 8006cb4:	f7f9 fa58 	bl	8000168 <__aeabi_dsub>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	460b      	mov	r3, r1
 8006cbc:	4650      	mov	r0, sl
 8006cbe:	4659      	mov	r1, fp
 8006cc0:	f7f9 fa52 	bl	8000168 <__aeabi_dsub>
 8006cc4:	4642      	mov	r2, r8
 8006cc6:	464b      	mov	r3, r9
 8006cc8:	f7f9 fc06 	bl	80004d8 <__aeabi_dmul>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	460b      	mov	r3, r1
 8006cd0:	4630      	mov	r0, r6
 8006cd2:	4639      	mov	r1, r7
 8006cd4:	f7f9 fa48 	bl	8000168 <__aeabi_dsub>
 8006cd8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006cdc:	f7f9 fbfc 	bl	80004d8 <__aeabi_dmul>
 8006ce0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ce4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006ce8:	4610      	mov	r0, r2
 8006cea:	4619      	mov	r1, r3
 8006cec:	f7f9 fbf4 	bl	80004d8 <__aeabi_dmul>
 8006cf0:	a37b      	add	r3, pc, #492	@ (adr r3, 8006ee0 <__ieee754_pow+0x718>)
 8006cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf6:	4604      	mov	r4, r0
 8006cf8:	460d      	mov	r5, r1
 8006cfa:	f7f9 fbed 	bl	80004d8 <__aeabi_dmul>
 8006cfe:	a37a      	add	r3, pc, #488	@ (adr r3, 8006ee8 <__ieee754_pow+0x720>)
 8006d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d04:	f7f9 fa32 	bl	800016c <__adddf3>
 8006d08:	4622      	mov	r2, r4
 8006d0a:	462b      	mov	r3, r5
 8006d0c:	f7f9 fbe4 	bl	80004d8 <__aeabi_dmul>
 8006d10:	a377      	add	r3, pc, #476	@ (adr r3, 8006ef0 <__ieee754_pow+0x728>)
 8006d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d16:	f7f9 fa29 	bl	800016c <__adddf3>
 8006d1a:	4622      	mov	r2, r4
 8006d1c:	462b      	mov	r3, r5
 8006d1e:	f7f9 fbdb 	bl	80004d8 <__aeabi_dmul>
 8006d22:	a375      	add	r3, pc, #468	@ (adr r3, 8006ef8 <__ieee754_pow+0x730>)
 8006d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d28:	f7f9 fa20 	bl	800016c <__adddf3>
 8006d2c:	4622      	mov	r2, r4
 8006d2e:	462b      	mov	r3, r5
 8006d30:	f7f9 fbd2 	bl	80004d8 <__aeabi_dmul>
 8006d34:	a372      	add	r3, pc, #456	@ (adr r3, 8006f00 <__ieee754_pow+0x738>)
 8006d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3a:	f7f9 fa17 	bl	800016c <__adddf3>
 8006d3e:	4622      	mov	r2, r4
 8006d40:	462b      	mov	r3, r5
 8006d42:	f7f9 fbc9 	bl	80004d8 <__aeabi_dmul>
 8006d46:	a370      	add	r3, pc, #448	@ (adr r3, 8006f08 <__ieee754_pow+0x740>)
 8006d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4c:	f7f9 fa0e 	bl	800016c <__adddf3>
 8006d50:	4622      	mov	r2, r4
 8006d52:	4606      	mov	r6, r0
 8006d54:	460f      	mov	r7, r1
 8006d56:	462b      	mov	r3, r5
 8006d58:	4620      	mov	r0, r4
 8006d5a:	4629      	mov	r1, r5
 8006d5c:	f7f9 fbbc 	bl	80004d8 <__aeabi_dmul>
 8006d60:	4602      	mov	r2, r0
 8006d62:	460b      	mov	r3, r1
 8006d64:	4630      	mov	r0, r6
 8006d66:	4639      	mov	r1, r7
 8006d68:	f7f9 fbb6 	bl	80004d8 <__aeabi_dmul>
 8006d6c:	4604      	mov	r4, r0
 8006d6e:	460d      	mov	r5, r1
 8006d70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d74:	4642      	mov	r2, r8
 8006d76:	464b      	mov	r3, r9
 8006d78:	f7f9 f9f8 	bl	800016c <__adddf3>
 8006d7c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006d80:	f7f9 fbaa 	bl	80004d8 <__aeabi_dmul>
 8006d84:	4622      	mov	r2, r4
 8006d86:	462b      	mov	r3, r5
 8006d88:	f7f9 f9f0 	bl	800016c <__adddf3>
 8006d8c:	4642      	mov	r2, r8
 8006d8e:	4682      	mov	sl, r0
 8006d90:	468b      	mov	fp, r1
 8006d92:	464b      	mov	r3, r9
 8006d94:	4640      	mov	r0, r8
 8006d96:	4649      	mov	r1, r9
 8006d98:	f7f9 fb9e 	bl	80004d8 <__aeabi_dmul>
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	4b68      	ldr	r3, [pc, #416]	@ (8006f40 <__ieee754_pow+0x778>)
 8006da0:	4606      	mov	r6, r0
 8006da2:	460f      	mov	r7, r1
 8006da4:	f7f9 f9e2 	bl	800016c <__adddf3>
 8006da8:	4652      	mov	r2, sl
 8006daa:	465b      	mov	r3, fp
 8006dac:	f7f9 f9de 	bl	800016c <__adddf3>
 8006db0:	2400      	movs	r4, #0
 8006db2:	460d      	mov	r5, r1
 8006db4:	4622      	mov	r2, r4
 8006db6:	460b      	mov	r3, r1
 8006db8:	4640      	mov	r0, r8
 8006dba:	4649      	mov	r1, r9
 8006dbc:	f7f9 fb8c 	bl	80004d8 <__aeabi_dmul>
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	4680      	mov	r8, r0
 8006dc4:	4689      	mov	r9, r1
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	4629      	mov	r1, r5
 8006dca:	4b5d      	ldr	r3, [pc, #372]	@ (8006f40 <__ieee754_pow+0x778>)
 8006dcc:	f7f9 f9cc 	bl	8000168 <__aeabi_dsub>
 8006dd0:	4632      	mov	r2, r6
 8006dd2:	463b      	mov	r3, r7
 8006dd4:	f7f9 f9c8 	bl	8000168 <__aeabi_dsub>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	460b      	mov	r3, r1
 8006ddc:	4650      	mov	r0, sl
 8006dde:	4659      	mov	r1, fp
 8006de0:	f7f9 f9c2 	bl	8000168 <__aeabi_dsub>
 8006de4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006de8:	f7f9 fb76 	bl	80004d8 <__aeabi_dmul>
 8006dec:	4622      	mov	r2, r4
 8006dee:	4606      	mov	r6, r0
 8006df0:	460f      	mov	r7, r1
 8006df2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006df6:	462b      	mov	r3, r5
 8006df8:	f7f9 fb6e 	bl	80004d8 <__aeabi_dmul>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	460b      	mov	r3, r1
 8006e00:	4630      	mov	r0, r6
 8006e02:	4639      	mov	r1, r7
 8006e04:	f7f9 f9b2 	bl	800016c <__adddf3>
 8006e08:	2400      	movs	r4, #0
 8006e0a:	4606      	mov	r6, r0
 8006e0c:	460f      	mov	r7, r1
 8006e0e:	4602      	mov	r2, r0
 8006e10:	460b      	mov	r3, r1
 8006e12:	4640      	mov	r0, r8
 8006e14:	4649      	mov	r1, r9
 8006e16:	f7f9 f9a9 	bl	800016c <__adddf3>
 8006e1a:	a33d      	add	r3, pc, #244	@ (adr r3, 8006f10 <__ieee754_pow+0x748>)
 8006e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e20:	4620      	mov	r0, r4
 8006e22:	460d      	mov	r5, r1
 8006e24:	f7f9 fb58 	bl	80004d8 <__aeabi_dmul>
 8006e28:	4642      	mov	r2, r8
 8006e2a:	464b      	mov	r3, r9
 8006e2c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e30:	4620      	mov	r0, r4
 8006e32:	4629      	mov	r1, r5
 8006e34:	f7f9 f998 	bl	8000168 <__aeabi_dsub>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	460b      	mov	r3, r1
 8006e3c:	4630      	mov	r0, r6
 8006e3e:	4639      	mov	r1, r7
 8006e40:	f7f9 f992 	bl	8000168 <__aeabi_dsub>
 8006e44:	a334      	add	r3, pc, #208	@ (adr r3, 8006f18 <__ieee754_pow+0x750>)
 8006e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e4a:	f7f9 fb45 	bl	80004d8 <__aeabi_dmul>
 8006e4e:	a334      	add	r3, pc, #208	@ (adr r3, 8006f20 <__ieee754_pow+0x758>)
 8006e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e54:	4606      	mov	r6, r0
 8006e56:	460f      	mov	r7, r1
 8006e58:	4620      	mov	r0, r4
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	f7f9 fb3c 	bl	80004d8 <__aeabi_dmul>
 8006e60:	4602      	mov	r2, r0
 8006e62:	460b      	mov	r3, r1
 8006e64:	4630      	mov	r0, r6
 8006e66:	4639      	mov	r1, r7
 8006e68:	f7f9 f980 	bl	800016c <__adddf3>
 8006e6c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006e6e:	4b35      	ldr	r3, [pc, #212]	@ (8006f44 <__ieee754_pow+0x77c>)
 8006e70:	2400      	movs	r4, #0
 8006e72:	4413      	add	r3, r2
 8006e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e78:	f7f9 f978 	bl	800016c <__adddf3>
 8006e7c:	4682      	mov	sl, r0
 8006e7e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006e80:	468b      	mov	fp, r1
 8006e82:	f7f9 fabf 	bl	8000404 <__aeabi_i2d>
 8006e86:	4606      	mov	r6, r0
 8006e88:	460f      	mov	r7, r1
 8006e8a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006e8c:	4b2e      	ldr	r3, [pc, #184]	@ (8006f48 <__ieee754_pow+0x780>)
 8006e8e:	4413      	add	r3, r2
 8006e90:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e94:	4652      	mov	r2, sl
 8006e96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e9a:	465b      	mov	r3, fp
 8006e9c:	f7f9 f966 	bl	800016c <__adddf3>
 8006ea0:	4642      	mov	r2, r8
 8006ea2:	464b      	mov	r3, r9
 8006ea4:	f7f9 f962 	bl	800016c <__adddf3>
 8006ea8:	4632      	mov	r2, r6
 8006eaa:	463b      	mov	r3, r7
 8006eac:	f7f9 f95e 	bl	800016c <__adddf3>
 8006eb0:	4632      	mov	r2, r6
 8006eb2:	463b      	mov	r3, r7
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	460d      	mov	r5, r1
 8006eb8:	f7f9 f956 	bl	8000168 <__aeabi_dsub>
 8006ebc:	4642      	mov	r2, r8
 8006ebe:	464b      	mov	r3, r9
 8006ec0:	f7f9 f952 	bl	8000168 <__aeabi_dsub>
 8006ec4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ec8:	f7f9 f94e 	bl	8000168 <__aeabi_dsub>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	460b      	mov	r3, r1
 8006ed0:	4650      	mov	r0, sl
 8006ed2:	4659      	mov	r1, fp
 8006ed4:	e618      	b.n	8006b08 <__ieee754_pow+0x340>
 8006ed6:	2400      	movs	r4, #0
 8006ed8:	e68a      	b.n	8006bf0 <__ieee754_pow+0x428>
 8006eda:	2601      	movs	r6, #1
 8006edc:	e6a0      	b.n	8006c20 <__ieee754_pow+0x458>
 8006ede:	bf00      	nop
 8006ee0:	4a454eef 	.word	0x4a454eef
 8006ee4:	3fca7e28 	.word	0x3fca7e28
 8006ee8:	93c9db65 	.word	0x93c9db65
 8006eec:	3fcd864a 	.word	0x3fcd864a
 8006ef0:	a91d4101 	.word	0xa91d4101
 8006ef4:	3fd17460 	.word	0x3fd17460
 8006ef8:	518f264d 	.word	0x518f264d
 8006efc:	3fd55555 	.word	0x3fd55555
 8006f00:	db6fabff 	.word	0xdb6fabff
 8006f04:	3fdb6db6 	.word	0x3fdb6db6
 8006f08:	33333303 	.word	0x33333303
 8006f0c:	3fe33333 	.word	0x3fe33333
 8006f10:	e0000000 	.word	0xe0000000
 8006f14:	3feec709 	.word	0x3feec709
 8006f18:	dc3a03fd 	.word	0xdc3a03fd
 8006f1c:	3feec709 	.word	0x3feec709
 8006f20:	145b01f5 	.word	0x145b01f5
 8006f24:	be3e2fe0 	.word	0xbe3e2fe0
 8006f28:	7ff00000 	.word	0x7ff00000
 8006f2c:	43400000 	.word	0x43400000
 8006f30:	0003988e 	.word	0x0003988e
 8006f34:	000bb679 	.word	0x000bb679
 8006f38:	080074c8 	.word	0x080074c8
 8006f3c:	3ff00000 	.word	0x3ff00000
 8006f40:	40080000 	.word	0x40080000
 8006f44:	080074a8 	.word	0x080074a8
 8006f48:	080074b8 	.word	0x080074b8
 8006f4c:	a39a      	add	r3, pc, #616	@ (adr r3, 80071b8 <__ieee754_pow+0x9f0>)
 8006f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f52:	4630      	mov	r0, r6
 8006f54:	4639      	mov	r1, r7
 8006f56:	f7f9 f909 	bl	800016c <__adddf3>
 8006f5a:	4642      	mov	r2, r8
 8006f5c:	e9cd 0100 	strd	r0, r1, [sp]
 8006f60:	464b      	mov	r3, r9
 8006f62:	4620      	mov	r0, r4
 8006f64:	4629      	mov	r1, r5
 8006f66:	f7f9 f8ff 	bl	8000168 <__aeabi_dsub>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f72:	f7f9 fd41 	bl	80009f8 <__aeabi_dcmpgt>
 8006f76:	2800      	cmp	r0, #0
 8006f78:	f47f ae09 	bne.w	8006b8e <__ieee754_pow+0x3c6>
 8006f7c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006f80:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8006f84:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8006f88:	fa43 fa0a 	asr.w	sl, r3, sl
 8006f8c:	44da      	add	sl, fp
 8006f8e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8006f92:	489b      	ldr	r0, [pc, #620]	@ (8007200 <__ieee754_pow+0xa38>)
 8006f94:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8006f98:	4108      	asrs	r0, r1
 8006f9a:	ea00 030a 	and.w	r3, r0, sl
 8006f9e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8006fa2:	f1c1 0114 	rsb	r1, r1, #20
 8006fa6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8006faa:	4640      	mov	r0, r8
 8006fac:	fa4a fa01 	asr.w	sl, sl, r1
 8006fb0:	f1bb 0f00 	cmp.w	fp, #0
 8006fb4:	4649      	mov	r1, r9
 8006fb6:	f04f 0200 	mov.w	r2, #0
 8006fba:	bfb8      	it	lt
 8006fbc:	f1ca 0a00 	rsblt	sl, sl, #0
 8006fc0:	f7f9 f8d2 	bl	8000168 <__aeabi_dsub>
 8006fc4:	4680      	mov	r8, r0
 8006fc6:	4689      	mov	r9, r1
 8006fc8:	2400      	movs	r4, #0
 8006fca:	4632      	mov	r2, r6
 8006fcc:	463b      	mov	r3, r7
 8006fce:	4640      	mov	r0, r8
 8006fd0:	4649      	mov	r1, r9
 8006fd2:	f7f9 f8cb 	bl	800016c <__adddf3>
 8006fd6:	a37a      	add	r3, pc, #488	@ (adr r3, 80071c0 <__ieee754_pow+0x9f8>)
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	4620      	mov	r0, r4
 8006fde:	460d      	mov	r5, r1
 8006fe0:	f7f9 fa7a 	bl	80004d8 <__aeabi_dmul>
 8006fe4:	4642      	mov	r2, r8
 8006fe6:	464b      	mov	r3, r9
 8006fe8:	e9cd 0100 	strd	r0, r1, [sp]
 8006fec:	4620      	mov	r0, r4
 8006fee:	4629      	mov	r1, r5
 8006ff0:	f7f9 f8ba 	bl	8000168 <__aeabi_dsub>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	460b      	mov	r3, r1
 8006ff8:	4630      	mov	r0, r6
 8006ffa:	4639      	mov	r1, r7
 8006ffc:	f7f9 f8b4 	bl	8000168 <__aeabi_dsub>
 8007000:	a371      	add	r3, pc, #452	@ (adr r3, 80071c8 <__ieee754_pow+0xa00>)
 8007002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007006:	f7f9 fa67 	bl	80004d8 <__aeabi_dmul>
 800700a:	a371      	add	r3, pc, #452	@ (adr r3, 80071d0 <__ieee754_pow+0xa08>)
 800700c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007010:	4680      	mov	r8, r0
 8007012:	4689      	mov	r9, r1
 8007014:	4620      	mov	r0, r4
 8007016:	4629      	mov	r1, r5
 8007018:	f7f9 fa5e 	bl	80004d8 <__aeabi_dmul>
 800701c:	4602      	mov	r2, r0
 800701e:	460b      	mov	r3, r1
 8007020:	4640      	mov	r0, r8
 8007022:	4649      	mov	r1, r9
 8007024:	f7f9 f8a2 	bl	800016c <__adddf3>
 8007028:	4604      	mov	r4, r0
 800702a:	460d      	mov	r5, r1
 800702c:	4602      	mov	r2, r0
 800702e:	460b      	mov	r3, r1
 8007030:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007034:	f7f9 f89a 	bl	800016c <__adddf3>
 8007038:	e9dd 2300 	ldrd	r2, r3, [sp]
 800703c:	4680      	mov	r8, r0
 800703e:	4689      	mov	r9, r1
 8007040:	f7f9 f892 	bl	8000168 <__aeabi_dsub>
 8007044:	4602      	mov	r2, r0
 8007046:	460b      	mov	r3, r1
 8007048:	4620      	mov	r0, r4
 800704a:	4629      	mov	r1, r5
 800704c:	f7f9 f88c 	bl	8000168 <__aeabi_dsub>
 8007050:	4642      	mov	r2, r8
 8007052:	4606      	mov	r6, r0
 8007054:	460f      	mov	r7, r1
 8007056:	464b      	mov	r3, r9
 8007058:	4640      	mov	r0, r8
 800705a:	4649      	mov	r1, r9
 800705c:	f7f9 fa3c 	bl	80004d8 <__aeabi_dmul>
 8007060:	a35d      	add	r3, pc, #372	@ (adr r3, 80071d8 <__ieee754_pow+0xa10>)
 8007062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007066:	4604      	mov	r4, r0
 8007068:	460d      	mov	r5, r1
 800706a:	f7f9 fa35 	bl	80004d8 <__aeabi_dmul>
 800706e:	a35c      	add	r3, pc, #368	@ (adr r3, 80071e0 <__ieee754_pow+0xa18>)
 8007070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007074:	f7f9 f878 	bl	8000168 <__aeabi_dsub>
 8007078:	4622      	mov	r2, r4
 800707a:	462b      	mov	r3, r5
 800707c:	f7f9 fa2c 	bl	80004d8 <__aeabi_dmul>
 8007080:	a359      	add	r3, pc, #356	@ (adr r3, 80071e8 <__ieee754_pow+0xa20>)
 8007082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007086:	f7f9 f871 	bl	800016c <__adddf3>
 800708a:	4622      	mov	r2, r4
 800708c:	462b      	mov	r3, r5
 800708e:	f7f9 fa23 	bl	80004d8 <__aeabi_dmul>
 8007092:	a357      	add	r3, pc, #348	@ (adr r3, 80071f0 <__ieee754_pow+0xa28>)
 8007094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007098:	f7f9 f866 	bl	8000168 <__aeabi_dsub>
 800709c:	4622      	mov	r2, r4
 800709e:	462b      	mov	r3, r5
 80070a0:	f7f9 fa1a 	bl	80004d8 <__aeabi_dmul>
 80070a4:	a354      	add	r3, pc, #336	@ (adr r3, 80071f8 <__ieee754_pow+0xa30>)
 80070a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070aa:	f7f9 f85f 	bl	800016c <__adddf3>
 80070ae:	4622      	mov	r2, r4
 80070b0:	462b      	mov	r3, r5
 80070b2:	f7f9 fa11 	bl	80004d8 <__aeabi_dmul>
 80070b6:	4602      	mov	r2, r0
 80070b8:	460b      	mov	r3, r1
 80070ba:	4640      	mov	r0, r8
 80070bc:	4649      	mov	r1, r9
 80070be:	f7f9 f853 	bl	8000168 <__aeabi_dsub>
 80070c2:	4604      	mov	r4, r0
 80070c4:	460d      	mov	r5, r1
 80070c6:	4602      	mov	r2, r0
 80070c8:	460b      	mov	r3, r1
 80070ca:	4640      	mov	r0, r8
 80070cc:	4649      	mov	r1, r9
 80070ce:	f7f9 fa03 	bl	80004d8 <__aeabi_dmul>
 80070d2:	2200      	movs	r2, #0
 80070d4:	e9cd 0100 	strd	r0, r1, [sp]
 80070d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80070dc:	4620      	mov	r0, r4
 80070de:	4629      	mov	r1, r5
 80070e0:	f7f9 f842 	bl	8000168 <__aeabi_dsub>
 80070e4:	4602      	mov	r2, r0
 80070e6:	460b      	mov	r3, r1
 80070e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070ec:	f7f9 fb1e 	bl	800072c <__aeabi_ddiv>
 80070f0:	4632      	mov	r2, r6
 80070f2:	4604      	mov	r4, r0
 80070f4:	460d      	mov	r5, r1
 80070f6:	463b      	mov	r3, r7
 80070f8:	4640      	mov	r0, r8
 80070fa:	4649      	mov	r1, r9
 80070fc:	f7f9 f9ec 	bl	80004d8 <__aeabi_dmul>
 8007100:	4632      	mov	r2, r6
 8007102:	463b      	mov	r3, r7
 8007104:	f7f9 f832 	bl	800016c <__adddf3>
 8007108:	4602      	mov	r2, r0
 800710a:	460b      	mov	r3, r1
 800710c:	4620      	mov	r0, r4
 800710e:	4629      	mov	r1, r5
 8007110:	f7f9 f82a 	bl	8000168 <__aeabi_dsub>
 8007114:	4642      	mov	r2, r8
 8007116:	464b      	mov	r3, r9
 8007118:	f7f9 f826 	bl	8000168 <__aeabi_dsub>
 800711c:	4602      	mov	r2, r0
 800711e:	460b      	mov	r3, r1
 8007120:	2000      	movs	r0, #0
 8007122:	4938      	ldr	r1, [pc, #224]	@ (8007204 <__ieee754_pow+0xa3c>)
 8007124:	f7f9 f820 	bl	8000168 <__aeabi_dsub>
 8007128:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800712c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8007130:	da2e      	bge.n	8007190 <__ieee754_pow+0x9c8>
 8007132:	4652      	mov	r2, sl
 8007134:	f000 f870 	bl	8007218 <scalbn>
 8007138:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800713c:	f7ff bbed 	b.w	800691a <__ieee754_pow+0x152>
 8007140:	4c31      	ldr	r4, [pc, #196]	@ (8007208 <__ieee754_pow+0xa40>)
 8007142:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007146:	42a3      	cmp	r3, r4
 8007148:	d91a      	bls.n	8007180 <__ieee754_pow+0x9b8>
 800714a:	4b30      	ldr	r3, [pc, #192]	@ (800720c <__ieee754_pow+0xa44>)
 800714c:	440b      	add	r3, r1
 800714e:	4303      	orrs	r3, r0
 8007150:	d009      	beq.n	8007166 <__ieee754_pow+0x99e>
 8007152:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007156:	2200      	movs	r2, #0
 8007158:	2300      	movs	r3, #0
 800715a:	f7f9 fc2f 	bl	80009bc <__aeabi_dcmplt>
 800715e:	3800      	subs	r0, #0
 8007160:	bf18      	it	ne
 8007162:	2001      	movne	r0, #1
 8007164:	e444      	b.n	80069f0 <__ieee754_pow+0x228>
 8007166:	4642      	mov	r2, r8
 8007168:	464b      	mov	r3, r9
 800716a:	f7f8 fffd 	bl	8000168 <__aeabi_dsub>
 800716e:	4632      	mov	r2, r6
 8007170:	463b      	mov	r3, r7
 8007172:	f7f9 fc37 	bl	80009e4 <__aeabi_dcmpge>
 8007176:	2800      	cmp	r0, #0
 8007178:	d1eb      	bne.n	8007152 <__ieee754_pow+0x98a>
 800717a:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8007210 <__ieee754_pow+0xa48>
 800717e:	e6fd      	b.n	8006f7c <__ieee754_pow+0x7b4>
 8007180:	469a      	mov	sl, r3
 8007182:	4b24      	ldr	r3, [pc, #144]	@ (8007214 <__ieee754_pow+0xa4c>)
 8007184:	459a      	cmp	sl, r3
 8007186:	f63f aef9 	bhi.w	8006f7c <__ieee754_pow+0x7b4>
 800718a:	f8dd a010 	ldr.w	sl, [sp, #16]
 800718e:	e71b      	b.n	8006fc8 <__ieee754_pow+0x800>
 8007190:	4621      	mov	r1, r4
 8007192:	e7d1      	b.n	8007138 <__ieee754_pow+0x970>
 8007194:	2000      	movs	r0, #0
 8007196:	491b      	ldr	r1, [pc, #108]	@ (8007204 <__ieee754_pow+0xa3c>)
 8007198:	f7ff bb34 	b.w	8006804 <__ieee754_pow+0x3c>
 800719c:	2000      	movs	r0, #0
 800719e:	2100      	movs	r1, #0
 80071a0:	f7ff bb30 	b.w	8006804 <__ieee754_pow+0x3c>
 80071a4:	4650      	mov	r0, sl
 80071a6:	4659      	mov	r1, fp
 80071a8:	f7ff bb2c 	b.w	8006804 <__ieee754_pow+0x3c>
 80071ac:	460c      	mov	r4, r1
 80071ae:	f7ff bb79 	b.w	80068a4 <__ieee754_pow+0xdc>
 80071b2:	2400      	movs	r4, #0
 80071b4:	f7ff bb64 	b.w	8006880 <__ieee754_pow+0xb8>
 80071b8:	652b82fe 	.word	0x652b82fe
 80071bc:	3c971547 	.word	0x3c971547
 80071c0:	00000000 	.word	0x00000000
 80071c4:	3fe62e43 	.word	0x3fe62e43
 80071c8:	fefa39ef 	.word	0xfefa39ef
 80071cc:	3fe62e42 	.word	0x3fe62e42
 80071d0:	0ca86c39 	.word	0x0ca86c39
 80071d4:	be205c61 	.word	0xbe205c61
 80071d8:	72bea4d0 	.word	0x72bea4d0
 80071dc:	3e663769 	.word	0x3e663769
 80071e0:	c5d26bf1 	.word	0xc5d26bf1
 80071e4:	3ebbbd41 	.word	0x3ebbbd41
 80071e8:	af25de2c 	.word	0xaf25de2c
 80071ec:	3f11566a 	.word	0x3f11566a
 80071f0:	16bebd93 	.word	0x16bebd93
 80071f4:	3f66c16c 	.word	0x3f66c16c
 80071f8:	5555553e 	.word	0x5555553e
 80071fc:	3fc55555 	.word	0x3fc55555
 8007200:	fff00000 	.word	0xfff00000
 8007204:	3ff00000 	.word	0x3ff00000
 8007208:	4090cbff 	.word	0x4090cbff
 800720c:	3f6f3400 	.word	0x3f6f3400
 8007210:	4090cc00 	.word	0x4090cc00
 8007214:	3fe00000 	.word	0x3fe00000

08007218 <scalbn>:
 8007218:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800721c:	4616      	mov	r6, r2
 800721e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007222:	4683      	mov	fp, r0
 8007224:	468c      	mov	ip, r1
 8007226:	460b      	mov	r3, r1
 8007228:	b982      	cbnz	r2, 800724c <scalbn+0x34>
 800722a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800722e:	4303      	orrs	r3, r0
 8007230:	d039      	beq.n	80072a6 <scalbn+0x8e>
 8007232:	4b2f      	ldr	r3, [pc, #188]	@ (80072f0 <scalbn+0xd8>)
 8007234:	2200      	movs	r2, #0
 8007236:	f7f9 f94f 	bl	80004d8 <__aeabi_dmul>
 800723a:	4b2e      	ldr	r3, [pc, #184]	@ (80072f4 <scalbn+0xdc>)
 800723c:	4683      	mov	fp, r0
 800723e:	429e      	cmp	r6, r3
 8007240:	468c      	mov	ip, r1
 8007242:	da0d      	bge.n	8007260 <scalbn+0x48>
 8007244:	a326      	add	r3, pc, #152	@ (adr r3, 80072e0 <scalbn+0xc8>)
 8007246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800724a:	e01b      	b.n	8007284 <scalbn+0x6c>
 800724c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8007250:	42ba      	cmp	r2, r7
 8007252:	d109      	bne.n	8007268 <scalbn+0x50>
 8007254:	4602      	mov	r2, r0
 8007256:	f7f8 ff89 	bl	800016c <__adddf3>
 800725a:	4683      	mov	fp, r0
 800725c:	468c      	mov	ip, r1
 800725e:	e022      	b.n	80072a6 <scalbn+0x8e>
 8007260:	460b      	mov	r3, r1
 8007262:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007266:	3a36      	subs	r2, #54	@ 0x36
 8007268:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800726c:	428e      	cmp	r6, r1
 800726e:	dd0c      	ble.n	800728a <scalbn+0x72>
 8007270:	a31d      	add	r3, pc, #116	@ (adr r3, 80072e8 <scalbn+0xd0>)
 8007272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007276:	461c      	mov	r4, r3
 8007278:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800727c:	f361 74df 	bfi	r4, r1, #31, #1
 8007280:	4621      	mov	r1, r4
 8007282:	481d      	ldr	r0, [pc, #116]	@ (80072f8 <scalbn+0xe0>)
 8007284:	f7f9 f928 	bl	80004d8 <__aeabi_dmul>
 8007288:	e7e7      	b.n	800725a <scalbn+0x42>
 800728a:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800728e:	4432      	add	r2, r6
 8007290:	428a      	cmp	r2, r1
 8007292:	dced      	bgt.n	8007270 <scalbn+0x58>
 8007294:	2a00      	cmp	r2, #0
 8007296:	dd0a      	ble.n	80072ae <scalbn+0x96>
 8007298:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800729c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80072a0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80072a4:	46ac      	mov	ip, r5
 80072a6:	4658      	mov	r0, fp
 80072a8:	4661      	mov	r1, ip
 80072aa:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 80072ae:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80072b2:	da09      	bge.n	80072c8 <scalbn+0xb0>
 80072b4:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 80072b8:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 80072bc:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 80072c0:	480e      	ldr	r0, [pc, #56]	@ (80072fc <scalbn+0xe4>)
 80072c2:	f041 011f 	orr.w	r1, r1, #31
 80072c6:	e7bd      	b.n	8007244 <scalbn+0x2c>
 80072c8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80072cc:	3236      	adds	r2, #54	@ 0x36
 80072ce:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80072d2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80072d6:	4658      	mov	r0, fp
 80072d8:	4629      	mov	r1, r5
 80072da:	2200      	movs	r2, #0
 80072dc:	4b08      	ldr	r3, [pc, #32]	@ (8007300 <scalbn+0xe8>)
 80072de:	e7d1      	b.n	8007284 <scalbn+0x6c>
 80072e0:	c2f8f359 	.word	0xc2f8f359
 80072e4:	01a56e1f 	.word	0x01a56e1f
 80072e8:	8800759c 	.word	0x8800759c
 80072ec:	7e37e43c 	.word	0x7e37e43c
 80072f0:	43500000 	.word	0x43500000
 80072f4:	ffff3cb0 	.word	0xffff3cb0
 80072f8:	8800759c 	.word	0x8800759c
 80072fc:	c2f8f359 	.word	0xc2f8f359
 8007300:	3c900000 	.word	0x3c900000

08007304 <with_errno>:
 8007304:	b570      	push	{r4, r5, r6, lr}
 8007306:	4604      	mov	r4, r0
 8007308:	460d      	mov	r5, r1
 800730a:	4616      	mov	r6, r2
 800730c:	f7fe fad8 	bl	80058c0 <__errno>
 8007310:	4629      	mov	r1, r5
 8007312:	6006      	str	r6, [r0, #0]
 8007314:	4620      	mov	r0, r4
 8007316:	bd70      	pop	{r4, r5, r6, pc}

08007318 <xflow>:
 8007318:	b513      	push	{r0, r1, r4, lr}
 800731a:	4604      	mov	r4, r0
 800731c:	4619      	mov	r1, r3
 800731e:	4610      	mov	r0, r2
 8007320:	b10c      	cbz	r4, 8007326 <xflow+0xe>
 8007322:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007326:	e9cd 2300 	strd	r2, r3, [sp]
 800732a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800732e:	f7f9 f8d3 	bl	80004d8 <__aeabi_dmul>
 8007332:	2222      	movs	r2, #34	@ 0x22
 8007334:	b002      	add	sp, #8
 8007336:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800733a:	f7ff bfe3 	b.w	8007304 <with_errno>

0800733e <__math_uflow>:
 800733e:	2200      	movs	r2, #0
 8007340:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007344:	f7ff bfe8 	b.w	8007318 <xflow>

08007348 <__math_oflow>:
 8007348:	2200      	movs	r2, #0
 800734a:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800734e:	f7ff bfe3 	b.w	8007318 <xflow>
	...

08007354 <_init>:
 8007354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007356:	bf00      	nop
 8007358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800735a:	bc08      	pop	{r3}
 800735c:	469e      	mov	lr, r3
 800735e:	4770      	bx	lr

08007360 <_fini>:
 8007360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007362:	bf00      	nop
 8007364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007366:	bc08      	pop	{r3}
 8007368:	469e      	mov	lr, r3
 800736a:	4770      	bx	lr
