Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Dec  2 11:55:44 2018
| Host         : tibo36-Inspiron-5567 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Basys3V6_timing_summary_routed.rpt -pb Basys3V6_timing_summary_routed.pb -rpx Basys3V6_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3V6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART_Wrapper/uart_baudClock_inst/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4791 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.057        0.000                      0                 6147        0.048        0.000                      0                 6147        3.000        0.000                       0                  4799  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
mclk                {0.000 5.000}      10.000          100.000         
  clk_out1_timer    {0.000 5.000}      10.000          100.000         
  clk_out2_timer    {0.000 10.000}     20.000          50.000          
  clkfbout_timer    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_timer_1  {0.000 5.000}      10.000          100.000         
  clk_out2_timer_1  {0.000 10.000}     20.000          50.000          
  clkfbout_timer_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_timer          4.626        0.000                      0                   80        0.182        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer          4.057        0.000                      0                 6047        0.132        0.000                      0                 6047        8.750        0.000                       0                  4740  
  clkfbout_timer                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_timer_1        4.627        0.000                      0                   80        0.182        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer_1        4.059        0.000                      0                 6047        0.132        0.000                      0                 6047        8.750        0.000                       0                  4740  
  clkfbout_timer_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_timer_1  clk_out1_timer          4.626        0.000                      0                   80        0.108        0.000                      0                   80  
clk_out1_timer    clk_out2_timer          5.893        0.000                      0                   13        0.106        0.000                      0                   13  
clk_out1_timer_1  clk_out2_timer          5.893        0.000                      0                   13        0.106        0.000                      0                   13  
clk_out2_timer_1  clk_out2_timer          4.057        0.000                      0                 6047        0.048        0.000                      0                 6047  
clk_out1_timer    clk_out1_timer_1        4.626        0.000                      0                   80        0.108        0.000                      0                   80  
clk_out1_timer    clk_out2_timer_1        5.895        0.000                      0                   13        0.108        0.000                      0                   13  
clk_out2_timer    clk_out2_timer_1        4.057        0.000                      0                 6047        0.048        0.000                      0                 6047  
clk_out1_timer_1  clk_out2_timer_1        5.895        0.000                      0                   13        0.108        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_timer     clk_out1_timer           6.574        0.000                      0                   15        0.330        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer           6.576        0.000                      0                   15        0.332        0.000                      0                   15  
**async_default**  clk_out2_timer     clk_out1_timer_1         6.574        0.000                      0                   15        0.330        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer_1         6.576        0.000                      0                   15        0.332        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.422ns (30.664%)  route 3.215ns (69.336%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.566     3.753    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X6Y32          FDRE (Setup_fdre_C_R)       -0.524     8.492    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X55Y33         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.126    -0.353    Inst_debounce4/delay1[4]
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.070    -0.535    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    My_E190/clk_out1
    SLICE_X65Y30         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.121    -0.332    My_E190/Q1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    My_E190/clk_out1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.059    -0.520    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.070%)  route 0.140ns (42.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.140    -0.313    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.121    -0.458    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.132%)  route 0.128ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.328    Inst_debounce4/delay1[0]
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X55Y35         FDCE (Hold_fdce_C_D)         0.070    -0.534    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.480%)  route 0.155ns (45.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/Q
                         net (fo=6, routed)           0.155    -0.298    UART_Wrapper/uart_baudClock_inst/count_reg__0[8]
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.253    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.120    -0.460    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.329    Inst_debounce4/delay1[3]
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.060    -0.561    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.203%)  route 0.128ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.330    Inst_debounce4/delay2[2]
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.053    -0.568    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[2]/Q
                         net (fo=2, routed)           0.170    -0.285    D7seg_display/my_anodes_reg[0]_0[2]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.061    -0.535    D7seg_display/my_anodes_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.237 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.131    -0.488    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.179    -0.299    Inst_debounce4/delay2[4]
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.066    -0.553    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y35     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y35     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y31     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y31     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y33     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y32     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y33     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     My_E190/cpt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     My_E190/cpt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     My_E190/cpt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     My_E190/cpt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y32      UART_Wrapper/uart_baudClock_inst/baud_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y32      UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35     D7seg_display/cpt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35     D7seg_display/cpt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y33     Inst_debounce4/delay1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y32     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y32     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y32     Inst_debounce4/delay1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y35     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y32     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y32     Inst_debounce4/delay2_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.541ns  (logic 6.487ns (41.742%)  route 9.054ns (58.258%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.564    -0.948    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X35Y43         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=289, routed)         1.444     0.952    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.076 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.497    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.621 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.621    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.997 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.997    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.320 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.902    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.208 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.208    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.609 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.609    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.547    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.850 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.850    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.226    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.343    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.666 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.165    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.471 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.471    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.021    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.135    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.249    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.363    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.676 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.420    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.733    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.096 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.878    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.262 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.121    13.383    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.714 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.879    14.593    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X38Y44         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y44         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X38Y44         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.511ns  (logic 6.487ns (41.822%)  route 9.024ns (58.178%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.102    13.340    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.671 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.893    14.564    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X34Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.789ns  (logic 6.640ns (42.054%)  route 9.149ns (57.946%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.124    13.362    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.693 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.997    14.690    my_Master/HCU_Master/Y[31]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.153    14.843 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    14.843    my_Master/Stack_Master/R0/D[31]
    SLICE_X35Y46         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y46         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.075    18.932    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.739ns  (logic 6.611ns (42.003%)  route 9.128ns (57.997%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.564    -0.948    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X35Y43         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=289, routed)         1.444     0.952    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.076 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.497    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.621 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.621    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.997 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.997    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.320 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.902    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.208 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.208    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.609 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.609    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.547    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.850 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.850    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.226    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.343    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.666 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.165    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.471 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.471    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.021    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.135    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.249    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.363    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.676 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.420    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.733    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.096 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.878    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.262 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.121    13.383    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.714 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.954    14.668    my_Master/HCU_Master/I2[31]
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    14.792 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    14.792    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.029    18.887    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.459ns  (logic 6.487ns (41.963%)  route 8.972ns (58.037%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.100    13.339    my_Master/HCU_Master/Tbusst[31]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.670 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.843    14.512    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X30Y43         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X30Y43         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X30Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.446ns  (logic 1.220ns (22.402%)  route 4.226ns (77.598%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.719    13.686    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X53Y24         LUT2 (Prop_lut2_I1_O)        0.153    13.839 r  my_Master/HCU_Master/PC_adr[4]_rep__2_i_1/O
                         net (fo=1, routed)           0.650    14.488    my_Master/HCU_Master/PC_adr[4]_rep__2_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__2/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)       -0.284    18.636    my_Master/HCU_Master/PC_adr_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.353ns  (logic 6.487ns (42.254%)  route 8.866ns (57.746%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.124    13.362    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.693 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.713    14.406    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/D
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.649    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -14.406    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.359ns  (logic 1.216ns (22.691%)  route 4.143ns (77.309%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.714    13.681    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X53Y24         LUT2 (Prop_lut2_I1_O)        0.149    13.830 r  my_Master/HCU_Master/PC_adr[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.571    14.401    my_Master/HCU_Master/PC_adr[4]_rep__3_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__3/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)       -0.269    18.651    my_Master/HCU_Master/PC_adr_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.233ns  (logic 1.217ns (23.258%)  route 4.016ns (76.742%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.760    13.727    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X52Y24         LUT2 (Prop_lut2_I1_O)        0.150    13.877 r  my_Master/HCU_Master/PC_adr[4]_rep_i_1/O
                         net (fo=1, routed)           0.398    14.275    my_Master/HCU_Master/PC_adr[4]_rep_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X51Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)       -0.302    18.618    my_Master/HCU_Master/PC_adr_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.459ns  (logic 6.636ns (42.927%)  route 8.823ns (57.073%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.672 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[1]
                         net (fo=1, routed)           0.746     9.418    my_Master/HCU_Master/p[29]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.329     9.747 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_25/O
                         net (fo=1, routed)           1.217    10.964    my_Master/HCU_Master/ram_reg_0_15_29_29_i_25_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I1_O)        0.373    11.337 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.915    12.252    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X32Y56         LUT2 (Prop_lut2_I0_O)        0.357    12.609 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           0.332    12.941    my_Master/HCU_Master/Tbusst[29]
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.332    13.273 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__2/O
                         net (fo=2, routed)           1.089    14.362    my_Master/HCU_Master/Y[29]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.150    14.512 r  my_Master/HCU_Master/q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    14.512    my_Master/Stack_Master/R0/D[29]
    SLICE_X35Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[29]/C
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.075    18.932    my_Master/Stack_Master/R0/q_reg[29]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  4.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.559    -0.622    my_Master/HCU_Master/clk_out2
    SLICE_X48Y31         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.427    my_Master/HCU_Master/p_3_in[0]
    SLICE_X49Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.382 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X49Y31         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/HCU_Master/clk_out2
    SLICE_X49Y31         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091    -0.518    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.979%)  route 0.271ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y28         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.271     9.792    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.632    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.792    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y32     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y34     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y34     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y32     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y46     my_Master/Stack_Master/ram0/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y46     my_Master/Stack_Master/ram0/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y50     my_Master/Stack_Master/ram1/ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y50     my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y50     my_Master/Stack_Master/ram1/ram_reg_0_15_26_26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y50     my_Master/Stack_Master/ram1/ram_reg_0_15_27_27/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y26     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y26     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer
  To Clock:  clkfbout_timer

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.042    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.518    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.042    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.518    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.042    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.518    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.042    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.518    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.042    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.518    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.422ns (30.664%)  route 3.215ns (69.336%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.566     3.753    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X6Y32          FDRE (Setup_fdre_C_R)       -0.524     8.493    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.588    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.588    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.588    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.588    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X55Y33         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.126    -0.353    Inst_debounce4/delay1[4]
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.070    -0.535    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    My_E190/clk_out1
    SLICE_X65Y30         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.121    -0.332    My_E190/Q1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    My_E190/clk_out1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.059    -0.520    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.070%)  route 0.140ns (42.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.140    -0.313    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.121    -0.458    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.132%)  route 0.128ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.328    Inst_debounce4/delay1[0]
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X55Y35         FDCE (Hold_fdce_C_D)         0.070    -0.534    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.480%)  route 0.155ns (45.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/Q
                         net (fo=6, routed)           0.155    -0.298    UART_Wrapper/uart_baudClock_inst/count_reg__0[8]
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.253    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.120    -0.460    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.329    Inst_debounce4/delay1[3]
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.060    -0.561    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.203%)  route 0.128ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.330    Inst_debounce4/delay2[2]
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.053    -0.568    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[2]/Q
                         net (fo=2, routed)           0.170    -0.285    D7seg_display/my_anodes_reg[0]_0[2]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.061    -0.535    D7seg_display/my_anodes_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.237 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.131    -0.488    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.179    -0.299    Inst_debounce4/delay2[4]
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.066    -0.553    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y35     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y35     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y31     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y31     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y33     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y32     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y33     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     My_E190/cpt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     My_E190/cpt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     My_E190/cpt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     My_E190/cpt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y32      UART_Wrapper/uart_baudClock_inst/baud_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y32      UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35     D7seg_display/cpt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35     D7seg_display/cpt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y33     Inst_debounce4/delay1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y32     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y32     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y32     Inst_debounce4/delay1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y35     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y32     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y32     Inst_debounce4/delay2_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.541ns  (logic 6.487ns (41.742%)  route 9.054ns (58.258%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.564    -0.948    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X35Y43         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=289, routed)         1.444     0.952    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.076 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.497    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.621 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.621    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.997 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.997    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.320 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.902    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.208 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.208    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.609 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.609    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.547    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.850 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.850    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.226    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.343    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.666 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.165    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.471 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.471    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.021    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.135    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.249    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.363    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.676 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.420    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.733    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.096 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.878    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.262 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.121    13.383    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.714 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.879    14.593    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X38Y44         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y44         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.082    18.860    
    SLICE_X38Y44         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.652    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.511ns  (logic 6.487ns (41.822%)  route 9.024ns (58.178%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.102    13.340    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.671 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.893    14.564    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.082    18.858    
    SLICE_X34Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.789ns  (logic 6.640ns (42.054%)  route 9.149ns (57.946%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.124    13.362    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.693 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.997    14.690    my_Master/HCU_Master/Y[31]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.153    14.843 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    14.843    my_Master/Stack_Master/R0/D[31]
    SLICE_X35Y46         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y46         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.082    18.859    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.075    18.934    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.739ns  (logic 6.611ns (42.003%)  route 9.128ns (57.997%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.564    -0.948    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X35Y43         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=289, routed)         1.444     0.952    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.076 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.497    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.621 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.621    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.997 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.997    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.320 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.902    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.208 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.208    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.609 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.609    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.547    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.850 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.850    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.226    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.343    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.666 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.165    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.471 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.471    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.021    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.135    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.249    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.363    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.676 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.420    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.733    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.096 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.878    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.262 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.121    13.383    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.714 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.954    14.668    my_Master/HCU_Master/I2[31]
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    14.792 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    14.792    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.082    18.860    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.029    18.889    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.459ns  (logic 6.487ns (41.963%)  route 8.972ns (58.037%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.100    13.339    my_Master/HCU_Master/Tbusst[31]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.670 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.843    14.512    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X30Y43         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X30Y43         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.082    18.860    
    SLICE_X30Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.652    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.446ns  (logic 1.220ns (22.402%)  route 4.226ns (77.598%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.719    13.686    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X53Y24         LUT2 (Prop_lut2_I1_O)        0.153    13.839 r  my_Master/HCU_Master/PC_adr[4]_rep__2_i_1/O
                         net (fo=1, routed)           0.650    14.488    my_Master/HCU_Master/PC_adr[4]_rep__2_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__2/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.082    18.922    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)       -0.284    18.638    my_Master/HCU_Master/PC_adr_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.353ns  (logic 6.487ns (42.254%)  route 8.866ns (57.746%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.124    13.362    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.693 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.713    14.406    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/D
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.082    18.859    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.651    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -14.406    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.359ns  (logic 1.216ns (22.691%)  route 4.143ns (77.309%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.714    13.681    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X53Y24         LUT2 (Prop_lut2_I1_O)        0.149    13.830 r  my_Master/HCU_Master/PC_adr[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.571    14.401    my_Master/HCU_Master/PC_adr[4]_rep__3_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__3/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.082    18.922    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)       -0.269    18.653    my_Master/HCU_Master/PC_adr_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.233ns  (logic 1.217ns (23.258%)  route 4.016ns (76.742%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.760    13.727    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X52Y24         LUT2 (Prop_lut2_I1_O)        0.150    13.877 r  my_Master/HCU_Master/PC_adr[4]_rep_i_1/O
                         net (fo=1, routed)           0.398    14.275    my_Master/HCU_Master/PC_adr[4]_rep_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X51Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.082    18.922    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)       -0.302    18.620    my_Master/HCU_Master/PC_adr_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.459ns  (logic 6.636ns (42.927%)  route 8.823ns (57.073%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.672 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[1]
                         net (fo=1, routed)           0.746     9.418    my_Master/HCU_Master/p[29]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.329     9.747 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_25/O
                         net (fo=1, routed)           1.217    10.964    my_Master/HCU_Master/ram_reg_0_15_29_29_i_25_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I1_O)        0.373    11.337 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.915    12.252    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X32Y56         LUT2 (Prop_lut2_I0_O)        0.357    12.609 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           0.332    12.941    my_Master/HCU_Master/Tbusst[29]
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.332    13.273 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__2/O
                         net (fo=2, routed)           1.089    14.362    my_Master/HCU_Master/Y[29]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.150    14.512 r  my_Master/HCU_Master/q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    14.512    my_Master/Stack_Master/R0/D[29]
    SLICE_X35Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[29]/C
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.082    18.859    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.075    18.934    my_Master/Stack_Master/R0/q_reg[29]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  4.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.646    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.559    -0.622    my_Master/HCU_Master/clk_out2
    SLICE_X48Y31         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.427    my_Master/HCU_Master/p_3_in[0]
    SLICE_X49Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.382 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X49Y31         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/HCU_Master/clk_out2
    SLICE_X49Y31         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091    -0.518    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.979%)  route 0.271ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y28         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.271     9.792    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.632    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.792    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y32     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y34     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y34     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y32     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y44     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y46     my_Master/Stack_Master/ram0/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y46     my_Master/Stack_Master/ram0/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y50     my_Master/Stack_Master/ram1/ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y50     my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y50     my_Master/Stack_Master/ram1/ram_reg_0_15_26_26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y50     my_Master/Stack_Master/ram1/ram_reg_0_15_27_27/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y26     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y26     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer_1
  To Clock:  clkfbout_timer_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.422ns (30.664%)  route 3.215ns (69.336%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.566     3.753    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X6Y32          FDRE (Setup_fdre_C_R)       -0.524     8.492    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X55Y33         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.126    -0.353    Inst_debounce4/delay1[4]
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.070    -0.461    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    My_E190/clk_out1
    SLICE_X65Y30         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.121    -0.332    My_E190/Q1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    My_E190/clk_out1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.059    -0.446    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.070%)  route 0.140ns (42.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.140    -0.313    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.121    -0.384    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.132%)  route 0.128ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.328    Inst_debounce4/delay1[0]
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X55Y35         FDCE (Hold_fdce_C_D)         0.070    -0.460    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.480%)  route 0.155ns (45.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/Q
                         net (fo=6, routed)           0.155    -0.298    UART_Wrapper/uart_baudClock_inst/count_reg__0[8]
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.253    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.120    -0.386    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.329    Inst_debounce4/delay1[3]
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.060    -0.487    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.203%)  route 0.128ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.330    Inst_debounce4/delay2[2]
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.053    -0.494    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[2]/Q
                         net (fo=2, routed)           0.170    -0.285    D7seg_display/my_anodes_reg[0]_0[2]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.061    -0.461    D7seg_display/my_anodes_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.237 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.131    -0.414    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.179    -0.299    Inst_debounce4/delay2[4]
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.066    -0.479    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.204    18.713    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.508    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.204    18.713    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.508    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.204    18.713    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.508    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.585ns  (logic 0.704ns (19.637%)  route 2.881ns (80.363%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.495    12.513    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I3_O)        0.124    12.637 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.637    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.204    18.713    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.029    18.742    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.529ns  (logic 0.704ns (19.951%)  route 2.825ns (80.049%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.438    12.457    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.124    12.581 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.581    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.204    18.713    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.031    18.744    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.281ns  (logic 0.704ns (21.455%)  route 2.577ns (78.545%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.334    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.512    18.517    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.204    18.712    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205    18.507    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.188%)  route 2.469ns (77.812%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.083    12.101    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT5 (Prop_lut5_I2_O)        0.124    12.225 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.225    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.512    18.517    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.204    18.712    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.029    18.741    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.908ns  (logic 0.704ns (24.206%)  route 2.204ns (75.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.818    11.837    My_arbitre/Btn[0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.961 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    11.961    My_arbitre/it_homade_i[0]
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.447    18.452    My_arbitre/clk_out2
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.204    18.647    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)        0.029    18.676    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.817ns  (logic 0.580ns (20.592%)  route 2.237ns (79.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.850    11.869    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.446    18.451    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.204    18.646    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)       -0.031    18.615    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.596ns  (logic 0.642ns (24.731%)  route 1.954ns (75.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.518     9.568 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           1.954    11.522    Inst_debounce4/delay2[2]
    SLICE_X53Y32         LUT3 (Prop_lut3_I1_O)        0.124    11.646 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.646    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)        0.029    18.673    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  7.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.104%)  route 0.509ns (70.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.509     0.052    Inst_debounce4/delay1[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.097 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.097    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X53Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X53Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X53Y34         FDRE (Hold_fdre_C_D)         0.091    -0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.598%)  route 0.570ns (75.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.570     0.092    Inst_debounce4/delay2[0]
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.137 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.137    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X54Y35         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.832    -0.858    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X54Y35         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.204    -0.099    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.120     0.021    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.246ns (32.984%)  route 0.500ns (67.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.500     0.026    Inst_debounce4/delay2[3]
    SLICE_X53Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.124 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.124    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.092    -0.010    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.247ns (33.125%)  route 0.499ns (66.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.499     0.025    Inst_debounce4/delay3[2]
    SLICE_X53Y32         LUT3 (Prop_lut3_I2_O)        0.099     0.124 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.124    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.091    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.231ns (28.584%)  route 0.577ns (71.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.293     0.144    My_arbitre/Btn[0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.189 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.189    My_arbitre/it_homade_i[0]
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    My_arbitre/clk_out2
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X57Y34         FDRE (Hold_fdre_C_D)         0.091    -0.009    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.386%)  route 0.609ns (76.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.325     0.176    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.059    -0.041    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.231ns (23.482%)  route 0.753ns (76.518%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.469     0.319    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT5 (Prop_lut5_I2_O)        0.045     0.364 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.858    -0.832    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.204    -0.073    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.091     0.018    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.231ns (20.711%)  route 0.884ns (79.289%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.600     0.451    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.045     0.496 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.496    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.859    -0.831    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.204    -0.072    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.092     0.020    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.231ns (20.428%)  route 0.900ns (79.572%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.616     0.466    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.511 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.511    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.859    -0.831    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.204    -0.072    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.091     0.019    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.231ns (22.535%)  route 0.794ns (77.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.382     0.233    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.278 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.406    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.858    -0.832    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.204    -0.073    
    SLICE_X58Y34         FDRE (Hold_fdre_C_CE)       -0.039    -0.112    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.204    18.713    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.508    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.204    18.713    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.508    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.204    18.713    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.508    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.585ns  (logic 0.704ns (19.637%)  route 2.881ns (80.363%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.495    12.513    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I3_O)        0.124    12.637 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.637    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.204    18.713    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.029    18.742    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.529ns  (logic 0.704ns (19.951%)  route 2.825ns (80.049%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.438    12.457    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.124    12.581 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.581    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.204    18.713    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.031    18.744    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.281ns  (logic 0.704ns (21.455%)  route 2.577ns (78.545%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.334    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.512    18.517    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.204    18.712    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205    18.507    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.188%)  route 2.469ns (77.812%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.083    12.101    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT5 (Prop_lut5_I2_O)        0.124    12.225 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.225    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.512    18.517    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.204    18.712    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.029    18.741    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.908ns  (logic 0.704ns (24.206%)  route 2.204ns (75.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.818    11.837    My_arbitre/Btn[0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.961 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    11.961    My_arbitre/it_homade_i[0]
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.447    18.452    My_arbitre/clk_out2
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.204    18.647    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)        0.029    18.676    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.817ns  (logic 0.580ns (20.592%)  route 2.237ns (79.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.850    11.869    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.446    18.451    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.204    18.646    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)       -0.031    18.615    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.596ns  (logic 0.642ns (24.731%)  route 1.954ns (75.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.518     9.568 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           1.954    11.522    Inst_debounce4/delay2[2]
    SLICE_X53Y32         LUT3 (Prop_lut3_I1_O)        0.124    11.646 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.646    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)        0.029    18.673    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  7.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.104%)  route 0.509ns (70.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.509     0.052    Inst_debounce4/delay1[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.097 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.097    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X53Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X53Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X53Y34         FDRE (Hold_fdre_C_D)         0.091    -0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.598%)  route 0.570ns (75.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.570     0.092    Inst_debounce4/delay2[0]
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.137 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.137    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X54Y35         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.832    -0.858    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X54Y35         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.204    -0.099    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.120     0.021    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.246ns (32.984%)  route 0.500ns (67.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.500     0.026    Inst_debounce4/delay2[3]
    SLICE_X53Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.124 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.124    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.092    -0.010    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.247ns (33.125%)  route 0.499ns (66.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.499     0.025    Inst_debounce4/delay3[2]
    SLICE_X53Y32         LUT3 (Prop_lut3_I2_O)        0.099     0.124 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.124    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.091    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.231ns (28.584%)  route 0.577ns (71.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.293     0.144    My_arbitre/Btn[0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.189 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.189    My_arbitre/it_homade_i[0]
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    My_arbitre/clk_out2
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X57Y34         FDRE (Hold_fdre_C_D)         0.091    -0.009    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.386%)  route 0.609ns (76.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.325     0.176    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.059    -0.041    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.231ns (23.482%)  route 0.753ns (76.518%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.469     0.319    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT5 (Prop_lut5_I2_O)        0.045     0.364 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.858    -0.832    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.204    -0.073    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.091     0.018    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.231ns (20.711%)  route 0.884ns (79.289%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.600     0.451    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.045     0.496 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.496    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.859    -0.831    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.204    -0.072    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.092     0.020    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.231ns (20.428%)  route 0.900ns (79.572%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.616     0.466    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.511 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.511    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.859    -0.831    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.204    -0.072    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.091     0.019    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.231ns (22.535%)  route 0.794ns (77.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.382     0.233    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.278 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.406    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.858    -0.832    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.204    -0.073    
    SLICE_X58Y34         FDRE (Hold_fdre_C_CE)       -0.039    -0.112    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.541ns  (logic 6.487ns (41.742%)  route 9.054ns (58.258%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.564    -0.948    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X35Y43         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=289, routed)         1.444     0.952    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.076 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.497    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.621 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.621    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.997 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.997    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.320 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.902    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.208 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.208    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.609 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.609    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.547    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.850 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.850    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.226    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.343    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.666 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.165    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.471 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.471    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.021    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.135    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.249    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.363    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.676 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.420    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.733    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.096 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.878    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.262 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.121    13.383    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.714 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.879    14.593    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X38Y44         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y44         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X38Y44         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.511ns  (logic 6.487ns (41.822%)  route 9.024ns (58.178%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.102    13.340    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.671 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.893    14.564    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X34Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.789ns  (logic 6.640ns (42.054%)  route 9.149ns (57.946%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.124    13.362    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.693 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.997    14.690    my_Master/HCU_Master/Y[31]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.153    14.843 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    14.843    my_Master/Stack_Master/R0/D[31]
    SLICE_X35Y46         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y46         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.075    18.932    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.739ns  (logic 6.611ns (42.003%)  route 9.128ns (57.997%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.564    -0.948    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X35Y43         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=289, routed)         1.444     0.952    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.076 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.497    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.621 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.621    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.997 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.997    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.320 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.902    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.208 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.208    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.609 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.609    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.547    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.850 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.850    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.226    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.343    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.666 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.165    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.471 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.471    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.021    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.135    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.249    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.363    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.676 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.420    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.733    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.096 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.878    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.262 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.121    13.383    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.714 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.954    14.668    my_Master/HCU_Master/I2[31]
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    14.792 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    14.792    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.029    18.887    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.459ns  (logic 6.487ns (41.963%)  route 8.972ns (58.037%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.100    13.339    my_Master/HCU_Master/Tbusst[31]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.670 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.843    14.512    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X30Y43         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X30Y43         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X30Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.446ns  (logic 1.220ns (22.402%)  route 4.226ns (77.598%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.719    13.686    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X53Y24         LUT2 (Prop_lut2_I1_O)        0.153    13.839 r  my_Master/HCU_Master/PC_adr[4]_rep__2_i_1/O
                         net (fo=1, routed)           0.650    14.488    my_Master/HCU_Master/PC_adr[4]_rep__2_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__2/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)       -0.284    18.636    my_Master/HCU_Master/PC_adr_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.353ns  (logic 6.487ns (42.254%)  route 8.866ns (57.746%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.124    13.362    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.693 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.713    14.406    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/D
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.649    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -14.406    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.359ns  (logic 1.216ns (22.691%)  route 4.143ns (77.309%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.714    13.681    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X53Y24         LUT2 (Prop_lut2_I1_O)        0.149    13.830 r  my_Master/HCU_Master/PC_adr[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.571    14.401    my_Master/HCU_Master/PC_adr[4]_rep__3_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__3/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)       -0.269    18.651    my_Master/HCU_Master/PC_adr_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.233ns  (logic 1.217ns (23.258%)  route 4.016ns (76.742%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.760    13.727    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X52Y24         LUT2 (Prop_lut2_I1_O)        0.150    13.877 r  my_Master/HCU_Master/PC_adr[4]_rep_i_1/O
                         net (fo=1, routed)           0.398    14.275    my_Master/HCU_Master/PC_adr[4]_rep_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X51Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)       -0.302    18.618    my_Master/HCU_Master/PC_adr_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        15.459ns  (logic 6.636ns (42.927%)  route 8.823ns (57.073%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.672 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[1]
                         net (fo=1, routed)           0.746     9.418    my_Master/HCU_Master/p[29]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.329     9.747 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_25/O
                         net (fo=1, routed)           1.217    10.964    my_Master/HCU_Master/ram_reg_0_15_29_29_i_25_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I1_O)        0.373    11.337 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.915    12.252    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X32Y56         LUT2 (Prop_lut2_I0_O)        0.357    12.609 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           0.332    12.941    my_Master/HCU_Master/Tbusst[29]
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.332    13.273 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__2/O
                         net (fo=2, routed)           1.089    14.362    my_Master/HCU_Master/Y[29]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.150    14.512 r  my_Master/HCU_Master/q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    14.512    my_Master/Stack_Master/R0/D[29]
    SLICE_X35Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[29]/C
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.075    18.932    my_Master/Stack_Master/R0/q_reg[29]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  4.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.559    -0.622    my_Master/HCU_Master/clk_out2
    SLICE_X48Y31         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.427    my_Master/HCU_Master/p_3_in[0]
    SLICE_X49Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.382 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X49Y31         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/HCU_Master/clk_out2
    SLICE_X49Y31         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091    -0.435    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.979%)  route 0.271ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y28         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.271     9.792    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.715    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.792    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.422ns (29.775%)  route 3.354ns (70.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.704     3.891    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.510     8.515    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.601     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.517    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.422ns (30.664%)  route 3.215ns (69.336%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.566     3.753    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X6Y32          FDRE (Setup_fdre_C_R)       -0.524     8.492    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.422ns (31.891%)  route 3.037ns (68.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.885    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           1.001     0.595    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.295     0.890 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.895     1.785    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     1.909 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.310 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.754     3.063    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     3.187 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.387     3.574    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.509     8.514    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429     8.587    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X55Y33         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.126    -0.353    Inst_debounce4/delay1[4]
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.070    -0.461    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    My_E190/clk_out1
    SLICE_X65Y30         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.121    -0.332    My_E190/Q1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    My_E190/clk_out1
    SLICE_X64Y31         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.059    -0.446    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.070%)  route 0.140ns (42.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.140    -0.313    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y33          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.121    -0.384    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.132%)  route 0.128ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.328    Inst_debounce4/delay1[0]
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X55Y35         FDCE (Hold_fdce_C_D)         0.070    -0.460    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.480%)  route 0.155ns (45.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X5Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/Q
                         net (fo=6, routed)           0.155    -0.298    UART_Wrapper/uart_baudClock_inst/count_reg__0[8]
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.253    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X6Y32          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.120    -0.386    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.329    Inst_debounce4/delay1[3]
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.060    -0.487    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.203%)  route 0.128ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.330    Inst_debounce4/delay2[2]
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.053    -0.494    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  D7seg_display/my_anodes_reg[2]/Q
                         net (fo=2, routed)           0.170    -0.285    D7seg_display/my_anodes_reg[0]_0[2]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.061    -0.461    D7seg_display/my_anodes_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.237 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X52Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.131    -0.414    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.179    -0.299    Inst_debounce4/delay2[4]
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.066    -0.479    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.202    18.715    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.510    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.202    18.715    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.510    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.202    18.715    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.510    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.585ns  (logic 0.704ns (19.637%)  route 2.881ns (80.363%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.495    12.513    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I3_O)        0.124    12.637 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.637    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.202    18.715    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.029    18.744    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.529ns  (logic 0.704ns (19.951%)  route 2.825ns (80.049%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.438    12.457    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.124    12.581 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.581    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.202    18.715    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.031    18.746    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.746    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.281ns  (logic 0.704ns (21.455%)  route 2.577ns (78.545%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.334    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.512    18.517    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.202    18.714    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205    18.509    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.188%)  route 2.469ns (77.812%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.083    12.101    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT5 (Prop_lut5_I2_O)        0.124    12.225 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.225    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.512    18.517    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.202    18.714    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.029    18.743    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.908ns  (logic 0.704ns (24.206%)  route 2.204ns (75.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.818    11.837    My_arbitre/Btn[0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.961 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    11.961    My_arbitre/it_homade_i[0]
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.447    18.452    My_arbitre/clk_out2
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.202    18.649    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)        0.029    18.678    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.817ns  (logic 0.580ns (20.592%)  route 2.237ns (79.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.850    11.869    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.446    18.451    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.202    18.648    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)       -0.031    18.617    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.596ns  (logic 0.642ns (24.731%)  route 1.954ns (75.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.518     9.568 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           1.954    11.522    Inst_debounce4/delay2[2]
    SLICE_X53Y32         LUT3 (Prop_lut3_I1_O)        0.124    11.646 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.646    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)        0.029    18.675    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  7.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.104%)  route 0.509ns (70.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.509     0.052    Inst_debounce4/delay1[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.097 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.097    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X53Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X53Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X53Y34         FDRE (Hold_fdre_C_D)         0.091    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.598%)  route 0.570ns (75.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.570     0.092    Inst_debounce4/delay2[0]
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.137 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.137    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X54Y35         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.832    -0.858    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X54Y35         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.202    -0.101    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.120     0.019    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.246ns (32.984%)  route 0.500ns (67.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.500     0.026    Inst_debounce4/delay2[3]
    SLICE_X53Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.124 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.124    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.092    -0.012    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.247ns (33.125%)  route 0.499ns (66.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.499     0.025    Inst_debounce4/delay3[2]
    SLICE_X53Y32         LUT3 (Prop_lut3_I2_O)        0.099     0.124 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.124    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.091    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.231ns (28.584%)  route 0.577ns (71.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.293     0.144    My_arbitre/Btn[0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.189 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.189    My_arbitre/it_homade_i[0]
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    My_arbitre/clk_out2
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X57Y34         FDRE (Hold_fdre_C_D)         0.091    -0.011    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.386%)  route 0.609ns (76.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.325     0.176    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.059    -0.043    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.231ns (23.482%)  route 0.753ns (76.518%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.469     0.319    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT5 (Prop_lut5_I2_O)        0.045     0.364 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.858    -0.832    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.202    -0.075    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.091     0.016    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.231ns (20.711%)  route 0.884ns (79.289%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.600     0.451    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.045     0.496 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.496    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.859    -0.831    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.202    -0.074    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.092     0.018    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.231ns (20.428%)  route 0.900ns (79.572%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.616     0.466    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.511 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.511    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.859    -0.831    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.202    -0.074    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.091     0.017    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.231ns (22.535%)  route 0.794ns (77.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.382     0.233    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.278 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.406    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.858    -0.832    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.202    -0.075    
    SLICE_X58Y34         FDRE (Hold_fdre_C_CE)       -0.039    -0.114    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.520    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.541ns  (logic 6.487ns (41.742%)  route 9.054ns (58.258%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.564    -0.948    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X35Y43         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=289, routed)         1.444     0.952    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.076 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.497    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.621 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.621    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.997 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.997    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.320 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.902    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.208 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.208    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.609 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.609    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.547    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.850 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.850    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.226    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.343    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.666 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.165    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.471 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.471    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.021    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.135    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.249    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.363    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.676 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.420    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.733    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.096 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.878    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.262 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.121    13.383    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.714 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.879    14.593    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X38Y44         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y44         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X38Y44         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.511ns  (logic 6.487ns (41.822%)  route 9.024ns (58.178%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.102    13.340    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.671 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.893    14.564    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X34Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.789ns  (logic 6.640ns (42.054%)  route 9.149ns (57.946%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.124    13.362    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.693 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.997    14.690    my_Master/HCU_Master/Y[31]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.153    14.843 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    14.843    my_Master/Stack_Master/R0/D[31]
    SLICE_X35Y46         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y46         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.075    18.932    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.739ns  (logic 6.611ns (42.003%)  route 9.128ns (57.997%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.564    -0.948    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X35Y43         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=289, routed)         1.444     0.952    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.076 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.497    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.621 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.621    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.997 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.997    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.320 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.902    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.208 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.208    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.609 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.609    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.547    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.850 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.850    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.226    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.343    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.666 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.165    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.471 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.471    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.021    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.135    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.249    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.363    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.676 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.420    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.733    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.096 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.878    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.262 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.121    13.383    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.714 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.954    14.668    my_Master/HCU_Master/I2[31]
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    14.792 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    14.792    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.029    18.887    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.459ns  (logic 6.487ns (41.963%)  route 8.972ns (58.037%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.100    13.339    my_Master/HCU_Master/Tbusst[31]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.670 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.843    14.512    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X30Y43         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X30Y43         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X30Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.446ns  (logic 1.220ns (22.402%)  route 4.226ns (77.598%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.719    13.686    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X53Y24         LUT2 (Prop_lut2_I1_O)        0.153    13.839 r  my_Master/HCU_Master/PC_adr[4]_rep__2_i_1/O
                         net (fo=1, routed)           0.650    14.488    my_Master/HCU_Master/PC_adr[4]_rep__2_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__2/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)       -0.284    18.636    my_Master/HCU_Master/PC_adr_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.353ns  (logic 6.487ns (42.254%)  route 8.866ns (57.746%))
  Logic Levels:           21  (CARRY4=12 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.744     9.396    my_Master/HCU_Master/p[31]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.335     9.731 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_25/O
                         net (fo=1, routed)           0.978    10.709    my_Master/HCU_Master/ram_reg_0_15_31_31_i_25_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.363    11.072 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.782    11.854    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.384    12.238 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.124    13.362    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.331    13.693 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.713    14.406    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/D
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.649    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -14.406    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.359ns  (logic 1.216ns (22.691%)  route 4.143ns (77.309%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.714    13.681    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X53Y24         LUT2 (Prop_lut2_I1_O)        0.149    13.830 r  my_Master/HCU_Master/PC_adr[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.571    14.401    my_Master/HCU_Master/PC_adr[4]_rep__3_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X53Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep__3/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)       -0.269    18.651    my_Master/HCU_Master/PC_adr_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/PC_adr_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.233ns  (logic 1.217ns (23.258%)  route 4.016ns (76.742%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.554     9.042    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459     9.501 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.919    10.420    my_Master/HCU_Master/Inst_returnstack/stack_ptr[2]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124    10.544 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5_i_6/O
                         net (fo=12, routed)          0.973    11.517    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X52Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.670 r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.965    12.636    my_Master/HCU_Master/data_out[4]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.331    12.967 r  my_Master/HCU_Master/PC_adr[4]_i_3/O
                         net (fo=6, routed)           0.760    13.727    my_Master/HCU_Master/PC_adr[4]_i_3_n_0
    SLICE_X52Y24         LUT2 (Prop_lut2_I1_O)        0.150    13.877 r  my_Master/HCU_Master/PC_adr[4]_rep_i_1/O
                         net (fo=1, routed)           0.398    14.275    my_Master/HCU_Master/PC_adr[4]_rep_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.435    18.440    my_Master/HCU_Master/clk_out2
    SLICE_X51Y24         FDRE                                         r  my_Master/HCU_Master/PC_adr_reg[4]_rep/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)       -0.302    18.618    my_Master/HCU_Master/PC_adr_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        15.459ns  (logic 6.636ns (42.927%)  route 8.823ns (57.073%))
  Logic Levels:           22  (CARRY4=12 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y44         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R2/q_reg[3]/Q
                         net (fo=8, routed)           1.419     0.928    my_Master/Stack_Master/update_counter/q_reg[31]_14[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.052 r  my_Master/Stack_Master/update_counter/my_mul16_i_13/O
                         net (fo=125, routed)         1.421     2.473    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.597    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig132_out
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.973 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.296 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.581     3.878    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.306     4.184 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.184    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.585 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.585    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.919 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.604     5.522    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[5]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.825 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.825    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.201 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.201    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.641 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.499     7.140    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X51Y45         LUT2 (Prop_lut2_I0_O)        0.306     7.446 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.446    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.996 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.996    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.110    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.224    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.338    my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.672 r  my_Master/Mmul16.Inst_IP_mul16/my_mul16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[1]
                         net (fo=1, routed)           0.746     9.418    my_Master/HCU_Master/p[29]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.329     9.747 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_25/O
                         net (fo=1, routed)           1.217    10.964    my_Master/HCU_Master/ram_reg_0_15_29_29_i_25_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I1_O)        0.373    11.337 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.915    12.252    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X32Y56         LUT2 (Prop_lut2_I0_O)        0.357    12.609 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           0.332    12.941    my_Master/HCU_Master/Tbusst[29]
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.332    13.273 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__2/O
                         net (fo=2, routed)           1.089    14.362    my_Master/HCU_Master/Y[29]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.150    14.512 r  my_Master/HCU_Master/q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    14.512    my_Master/Stack_Master/R0/D[29]
    SLICE_X35Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[29]/C
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.075    18.932    my_Master/Stack_Master/R0/q_reg[29]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  4.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.262%)  route 0.257ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y27         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[2]/Q
                         net (fo=26, routed)          0.257     9.777    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.258     9.729    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.729    
                         arrival time                           9.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.559    -0.622    my_Master/HCU_Master/clk_out2
    SLICE_X48Y31         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.427    my_Master/HCU_Master/p_3_in[0]
    SLICE_X49Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.382 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X49Y31         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/HCU_Master/clk_out2
    SLICE_X49Y31         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091    -0.435    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.979%)  route 0.271ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 9.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556     9.375    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X53Y28         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.146     9.521 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.271     9.792    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824     9.134    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y27         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.388    
                         clock uncertainty            0.084     9.471    
    SLICE_X52Y27         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.715    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.792    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.202    18.715    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.510    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.202    18.715    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.510    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.765%)  route 2.858ns (80.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.672    12.614    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.202    18.715    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.510    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.585ns  (logic 0.704ns (19.637%)  route 2.881ns (80.363%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.495    12.513    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I3_O)        0.124    12.637 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.637    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.202    18.715    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.029    18.744    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.529ns  (logic 0.704ns (19.951%)  route 2.825ns (80.049%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.438    12.457    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.124    12.581 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.581    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.513    18.518    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.916    
                         clock uncertainty           -0.202    18.715    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.031    18.746    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.746    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.281ns  (logic 0.704ns (21.455%)  route 2.577ns (78.545%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.800    11.819    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.943 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.334    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.512    18.517    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.202    18.714    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205    18.509    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.188%)  route 2.469ns (77.812%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.083    12.101    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT5 (Prop_lut5_I2_O)        0.124    12.225 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.225    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.512    18.517    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.202    18.714    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.029    18.743    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.908ns  (logic 0.704ns (24.206%)  route 2.204ns (75.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.818    11.837    My_arbitre/Btn[0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.961 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    11.961    My_arbitre/it_homade_i[0]
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.447    18.452    My_arbitre/clk_out2
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.202    18.649    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)        0.029    18.678    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.817ns  (logic 0.580ns (20.592%)  route 2.237ns (79.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 9.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.564     9.052    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     9.508 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           1.386    10.895    Inst_debounce4/delay3[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.850    11.869    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.446    18.451    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.202    18.648    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)       -0.031    18.617    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.596ns  (logic 0.642ns (24.731%)  route 1.954ns (75.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     9.050    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.518     9.568 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           1.954    11.522    Inst_debounce4/delay2[2]
    SLICE_X53Y32         LUT3 (Prop_lut3_I1_O)        0.124    11.646 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.646    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)        0.029    18.675    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  7.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.104%)  route 0.509ns (70.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.509     0.052    Inst_debounce4/delay1[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.097 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.097    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X53Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X53Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X53Y34         FDRE (Hold_fdre_C_D)         0.091    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.598%)  route 0.570ns (75.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.570     0.092    Inst_debounce4/delay2[0]
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.137 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.137    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X54Y35         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.832    -0.858    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X54Y35         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.202    -0.101    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.120     0.019    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.246ns (32.984%)  route 0.500ns (67.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.500     0.026    Inst_debounce4/delay2[3]
    SLICE_X53Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.124 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.124    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.092    -0.012    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.247ns (33.125%)  route 0.499ns (66.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.621    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.499     0.025    Inst_debounce4/delay3[2]
    SLICE_X53Y32         LUT3 (Prop_lut3_I2_O)        0.099     0.124 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.124    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X53Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.091    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.231ns (28.584%)  route 0.577ns (71.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.293     0.144    My_arbitre/Btn[0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.189 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.189    My_arbitre/it_homade_i[0]
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    My_arbitre/clk_out2
    SLICE_X57Y34         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X57Y34         FDRE (Hold_fdre_C_D)         0.091    -0.011    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.386%)  route 0.609ns (76.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.325     0.176    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.859    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X54Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.059    -0.043    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.231ns (23.482%)  route 0.753ns (76.518%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.469     0.319    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT5 (Prop_lut5_I2_O)        0.045     0.364 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.858    -0.832    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.202    -0.075    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.091     0.016    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.231ns (20.711%)  route 0.884ns (79.289%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.600     0.451    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.045     0.496 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.496    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.859    -0.831    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.202    -0.074    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.092     0.018    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.231ns (20.428%)  route 0.900ns (79.572%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.616     0.466    My_arbitre/Btn[0]
    SLICE_X58Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.511 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.511    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.859    -0.831    My_arbitre/clk_out2
    SLICE_X58Y35         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.202    -0.074    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.091     0.017    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.231ns (22.535%)  route 0.794ns (77.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.284    -0.194    Inst_debounce4/delay2[4]
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.382     0.233    My_arbitre/Btn[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.278 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.406    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.858    -0.832    My_arbitre/clk_out2
    SLICE_X58Y34         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.202    -0.075    
    SLICE_X58Y34         FDRE (Hold_fdre_C_CE)       -0.039    -0.114    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.520    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        6.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.397%)  route 2.165ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.165     1.667    Inst_debounce4/reset
    SLICE_X55Y34         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.204     8.646    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.397%)  route 2.165ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.165     1.667    Inst_debounce4/reset
    SLICE_X55Y34         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.204     8.646    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.024     1.526    Inst_debounce4/reset
    SLICE_X55Y35         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.447     8.452    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.204     8.647    
    SLICE_X55Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.242    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.024     1.526    Inst_debounce4/reset
    SLICE_X55Y35         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.447     8.452    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.204     8.647    
    SLICE_X55Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.242    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.187%)  route 1.599ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.599     1.101    Inst_debounce4/reset
    SLICE_X55Y33         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.445     8.450    Inst_debounce4/clk_out1
    SLICE_X55Y33         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.204     8.645    
    SLICE_X55Y33         FDCE (Recov_fdce_C_CLR)     -0.405     8.240    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.187%)  route 1.599ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.599     1.101    Inst_debounce4/reset
    SLICE_X54Y33         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.445     8.450    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.204     8.645    
    SLICE_X54Y33         FDCE (Recov_fdce_C_CLR)     -0.319     8.326    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.456ns (22.767%)  route 1.547ns (77.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.547     1.048    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.204     8.646    
    SLICE_X52Y34         FDCE (Recov_fdce_C_CLR)     -0.319     8.327    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.456ns (22.767%)  route 1.547ns (77.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.547     1.048    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.204     8.646    
    SLICE_X52Y34         FDCE (Recov_fdce_C_CLR)     -0.319     8.327    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.363%)  route 1.416ns (75.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.416     0.917    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X52Y32         FDCE (Recov_fdce_C_CLR)     -0.361     8.283    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.363%)  route 1.416ns (75.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.416     0.917    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X52Y32         FDCE (Recov_fdce_C_CLR)     -0.361     8.283    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  7.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.024%)  route 0.687ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.687     0.203    Inst_debounce4/reset
    SLICE_X54Y33         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X54Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.867%)  route 0.695ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.695     0.211    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X52Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.167    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.867%)  route 0.695ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.695     0.211    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X52Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.167    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        6.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.397%)  route 2.165ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.165     1.667    Inst_debounce4/reset
    SLICE_X55Y34         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.202     8.648    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405     8.243    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.397%)  route 2.165ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.165     1.667    Inst_debounce4/reset
    SLICE_X55Y34         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.202     8.648    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405     8.243    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.024     1.526    Inst_debounce4/reset
    SLICE_X55Y35         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.447     8.452    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.202     8.649    
    SLICE_X55Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.244    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.024     1.526    Inst_debounce4/reset
    SLICE_X55Y35         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.447     8.452    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.202     8.649    
    SLICE_X55Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.244    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.187%)  route 1.599ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.599     1.101    Inst_debounce4/reset
    SLICE_X55Y33         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.445     8.450    Inst_debounce4/clk_out1
    SLICE_X55Y33         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.202     8.647    
    SLICE_X55Y33         FDCE (Recov_fdce_C_CLR)     -0.405     8.242    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.187%)  route 1.599ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.599     1.101    Inst_debounce4/reset
    SLICE_X54Y33         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.445     8.450    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.202     8.647    
    SLICE_X54Y33         FDCE (Recov_fdce_C_CLR)     -0.319     8.328    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.456ns (22.767%)  route 1.547ns (77.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.547     1.048    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.202     8.648    
    SLICE_X52Y34         FDCE (Recov_fdce_C_CLR)     -0.319     8.329    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.456ns (22.767%)  route 1.547ns (77.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.547     1.048    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.202     8.648    
    SLICE_X52Y34         FDCE (Recov_fdce_C_CLR)     -0.319     8.329    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.363%)  route 1.416ns (75.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.416     0.917    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X52Y32         FDCE (Recov_fdce_C_CLR)     -0.361     8.285    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.363%)  route 1.416ns (75.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.416     0.917    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X52Y32         FDCE (Recov_fdce_C_CLR)     -0.361     8.285    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  7.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.024%)  route 0.687ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.687     0.203    Inst_debounce4/reset
    SLICE_X54Y33         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X54Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.170    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.867%)  route 0.695ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.695     0.211    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X52Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.867%)  route 0.695ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.695     0.211    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X52Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.380    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        6.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.397%)  route 2.165ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.165     1.667    Inst_debounce4/reset
    SLICE_X55Y34         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.204     8.646    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.397%)  route 2.165ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.165     1.667    Inst_debounce4/reset
    SLICE_X55Y34         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.204     8.646    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405     8.241    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.024     1.526    Inst_debounce4/reset
    SLICE_X55Y35         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.447     8.452    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.204     8.647    
    SLICE_X55Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.242    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.024     1.526    Inst_debounce4/reset
    SLICE_X55Y35         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.447     8.452    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.204     8.647    
    SLICE_X55Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.242    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.187%)  route 1.599ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.599     1.101    Inst_debounce4/reset
    SLICE_X55Y33         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.445     8.450    Inst_debounce4/clk_out1
    SLICE_X55Y33         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.204     8.645    
    SLICE_X55Y33         FDCE (Recov_fdce_C_CLR)     -0.405     8.240    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.187%)  route 1.599ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.599     1.101    Inst_debounce4/reset
    SLICE_X54Y33         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.445     8.450    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.204     8.645    
    SLICE_X54Y33         FDCE (Recov_fdce_C_CLR)     -0.319     8.326    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.456ns (22.767%)  route 1.547ns (77.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.547     1.048    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.204     8.646    
    SLICE_X52Y34         FDCE (Recov_fdce_C_CLR)     -0.319     8.327    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.456ns (22.767%)  route 1.547ns (77.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.547     1.048    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.204     8.646    
    SLICE_X52Y34         FDCE (Recov_fdce_C_CLR)     -0.319     8.327    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.363%)  route 1.416ns (75.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.416     0.917    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X52Y32         FDCE (Recov_fdce_C_CLR)     -0.361     8.283    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.363%)  route 1.416ns (75.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.416     0.917    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.204     8.644    
    SLICE_X52Y32         FDCE (Recov_fdce_C_CLR)     -0.361     8.283    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  7.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.024%)  route 0.687ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.687     0.203    Inst_debounce4/reset
    SLICE_X54Y33         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X54Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.867%)  route 0.695ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.695     0.211    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X52Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.167    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.867%)  route 0.695ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.695     0.211    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.204    -0.100    
    SLICE_X52Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.167    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        6.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.397%)  route 2.165ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.165     1.667    Inst_debounce4/reset
    SLICE_X55Y34         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.202     8.648    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405     8.243    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.397%)  route 2.165ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.165     1.667    Inst_debounce4/reset
    SLICE_X55Y34         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X55Y34         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.202     8.648    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405     8.243    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.024     1.526    Inst_debounce4/reset
    SLICE_X55Y35         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.447     8.452    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.202     8.649    
    SLICE_X55Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.244    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          2.024     1.526    Inst_debounce4/reset
    SLICE_X55Y35         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.447     8.452    Inst_debounce4/clk_out1
    SLICE_X55Y35         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.202     8.649    
    SLICE_X55Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.244    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.187%)  route 1.599ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.599     1.101    Inst_debounce4/reset
    SLICE_X55Y33         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.445     8.450    Inst_debounce4/clk_out1
    SLICE_X55Y33         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.202     8.647    
    SLICE_X55Y33         FDCE (Recov_fdce_C_CLR)     -0.405     8.242    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.187%)  route 1.599ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.599     1.101    Inst_debounce4/reset
    SLICE_X54Y33         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.445     8.450    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.202     8.647    
    SLICE_X54Y33         FDCE (Recov_fdce_C_CLR)     -0.319     8.328    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.456ns (22.767%)  route 1.547ns (77.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.547     1.048    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.202     8.648    
    SLICE_X52Y34         FDCE (Recov_fdce_C_CLR)     -0.319     8.329    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.456ns (22.767%)  route 1.547ns (77.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.547     1.048    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.446     8.451    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.202     8.648    
    SLICE_X52Y34         FDCE (Recov_fdce_C_CLR)     -0.319     8.329    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.363%)  route 1.416ns (75.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.416     0.917    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X52Y32         FDCE (Recov_fdce_C_CLR)     -0.361     8.285    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.363%)  route 1.416ns (75.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.557    -0.955    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.416     0.917    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.444     8.449    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.847    
                         clock uncertainty           -0.202     8.646    
    SLICE_X52Y32         FDCE (Recov_fdce_C_CLR)     -0.361     8.285    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  7.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.923%)  route 0.646ns (82.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.646     0.161    Inst_debounce4/reset
    SLICE_X52Y32         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    Inst_debounce4/clk_out1
    SLICE_X52Y32         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.171    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.024%)  route 0.687ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.687     0.203    Inst_debounce4/reset
    SLICE_X54Y33         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.860    Inst_debounce4/clk_out1
    SLICE_X54Y33         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X54Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.170    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.867%)  route 0.695ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.695     0.211    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X52Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.867%)  route 0.695ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    clk50
    SLICE_X51Y21         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  reset_Homade_reg/Q
                         net (fo=82, routed)          0.695     0.211    Inst_debounce4/reset
    SLICE_X52Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.859    Inst_debounce4/clk_out1
    SLICE_X52Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.202    -0.102    
    SLICE_X52Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.380    





