/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [23:0] _02_;
  wire [30:0] _03_;
  wire [17:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [23:0] celloutsig_0_33z;
  wire [20:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [38:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[129] : celloutsig_1_1z[14];
  assign celloutsig_0_17z = ~(celloutsig_0_12z & celloutsig_0_10z[4]);
  assign celloutsig_1_7z = !(in_data[173] ? celloutsig_1_1z[3] : celloutsig_1_0z);
  assign celloutsig_1_12z = !(celloutsig_1_8z[14] ? celloutsig_1_6z : celloutsig_1_4z);
  assign celloutsig_0_4z = ~in_data[83];
  assign celloutsig_0_47z = ~celloutsig_0_34z[2];
  assign celloutsig_0_9z = celloutsig_0_6z[9] | ~(celloutsig_0_1z[4]);
  assign celloutsig_0_31z = celloutsig_0_7z[1] | ~(celloutsig_0_1z[5]);
  assign celloutsig_0_0z = in_data[62:45] + in_data[32:15];
  assign celloutsig_0_33z = { celloutsig_0_23z[4:0], _02_[18:0] } + { in_data[35:24], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_34z = { celloutsig_0_33z[21:2], celloutsig_0_17z } + { _02_[4:2], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_24z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } + { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_0z[8:6], celloutsig_0_4z } + celloutsig_0_3z[3:0];
  assign celloutsig_0_1z = celloutsig_0_0z[11:6] + in_data[41:36];
  assign celloutsig_0_14z = celloutsig_0_1z + celloutsig_0_10z[5:0];
  reg [30:0] _19_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 31'h00000000;
    else _19_ <= { celloutsig_0_6z[15:0], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_5z };
  assign { _03_[30:19], _00_, _03_[17:11], _01_, _03_[9:0] } = _19_;
  reg [18:0] _20_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 19'h00000;
    else _20_ <= { _03_[12:11], _01_, _03_[9:2], celloutsig_0_10z, celloutsig_0_4z };
  assign _02_[18:0] = _20_;
  assign celloutsig_0_30z = in_data[32:20] / { 1'h1, in_data[81:80], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_23z };
  assign celloutsig_1_4z = celloutsig_1_1z[5:3] == { celloutsig_1_1z[4], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[163:160] == { celloutsig_1_1z[7], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_3z[2], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z } && in_data[79:62];
  assign celloutsig_0_2z = celloutsig_0_0z[9:6] && in_data[91:88];
  assign celloutsig_1_9z = celloutsig_1_3z[15] & ~(celloutsig_1_8z[8]);
  assign celloutsig_0_11z = celloutsig_0_4z & ~(celloutsig_0_8z[1]);
  assign celloutsig_0_48z = { celloutsig_0_30z[10:7], celloutsig_0_44z } * celloutsig_0_33z[17:13];
  assign celloutsig_0_6z = { celloutsig_0_1z[5:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z } * { celloutsig_0_5z[7:2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_16z = celloutsig_1_1z[16:2] * { in_data[152:150], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_0_24z = { celloutsig_0_3z[3:0], celloutsig_0_3z } * celloutsig_0_6z[10:1];
  assign celloutsig_0_10z = in_data[89] ? celloutsig_0_6z[12:6] : { celloutsig_0_7z[2:0], celloutsig_0_7z };
  assign celloutsig_0_23z = celloutsig_0_11z ? { celloutsig_0_1z[3:2], celloutsig_0_15z, celloutsig_0_8z } : { celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_1_1z = ~ in_data[175:158];
  assign celloutsig_1_3z = ~ in_data[162:146];
  assign celloutsig_1_18z = ~ in_data[185:165];
  assign celloutsig_0_44z = & celloutsig_0_14z[3:1];
  assign celloutsig_1_0z = & in_data[145:142];
  assign celloutsig_0_12z = & { celloutsig_0_2z, celloutsig_0_0z[3:1] };
  assign celloutsig_0_15z = & in_data[67:58];
  assign celloutsig_0_28z = | { celloutsig_0_24z[9:2], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[179:143], celloutsig_1_2z, celloutsig_1_7z } >> { in_data[132:99], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_17z = celloutsig_1_8z[7:5] >> celloutsig_1_16z[3:1];
  assign celloutsig_0_3z = celloutsig_0_1z <<< celloutsig_0_0z[5:0];
  assign celloutsig_0_8z = { celloutsig_0_3z[3:1], celloutsig_0_2z } ^ { in_data[37:35], celloutsig_0_4z };
  assign celloutsig_1_5z = ~((in_data[165] & celloutsig_1_1z[17]) | (celloutsig_1_2z & celloutsig_1_4z));
  assign celloutsig_1_19z = ~((celloutsig_1_16z[6] & celloutsig_1_17z[0]) | (celloutsig_1_9z & celloutsig_1_4z));
  assign _02_[23:19] = celloutsig_0_23z[4:0];
  assign { _03_[18], _03_[10] } = { _00_, _01_ };
  assign { out_data[148:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
