ğŸŒŸ Verilog Voyage â€“ Crafting the Future of Digital Design
Welcome to my Verilog/SystemVerilog adventure!Designed by Hodar Meet â€“ A dedicated learner passionate about VLSI and digital design.


âœ¨ What's This Journey About?
This repository is my creative space for mastering Verilog and SystemVerilog through practical projects. From simple gates to advanced RTL designs, Iâ€™m building a strong foundation to launch a career in VLSI.
Why dive in?  

Clear, beginner-friendly Verilog projects with testbenches  
A structured path from combinational logic to complex protocols  
A window into my growth as a future VLSI engineer


ğŸš€ Project Showcase



Project
Description
Status



Half Adder
Gate-level & behavioral design
âœ… Done


Full Adder
Core combinational logic
âœ… Done


4:1 Multiplexer
Efficient data routing
âœ… Done


1:4 Demultiplexer
Signal distribution
âœ… Done


D Flip-Flop
Sequential logic foundation
ğŸ› ï¸ In Progress


Traffic Light FSM
Finite state machine
ğŸ“… Planned


Coming Soon: Priority Encoders, Binary Counters, and SPI Protocol  

ğŸ› ï¸ My Toolkit

Icarus Verilog: Lightning-fast simulation  
GTKWave: Waveform visualization made easy  
VS Code: Clean code, seamless workflow


ï¿½ poke
ğŸ“¡ Contact Me
Got ideas, feedback, or just want to chat about VLSI? Iâ€™m all ears!  

DM me on LinkedIn: Hodar Meet  
Email me: hodarmeet99010@gmail.com

Feel free to reach out directly â€“ letâ€™s connect and build something awesome!  

Together, letâ€™s shape the future of digital design!
