$date
	Sun Oct 23 03:06:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#282780
b10110 !
1"
#282782
b10110 &
b10110 %
1$
#282783
0"
#282786
b1011 &
b1011 %
#282790
b100010 &
b100010 %
#282794
b10001 &
b10001 %
#282798
b110100 &
b110100 %
#282802
b11010 &
b11010 %
#282806
b1101 &
b1101 %
#282810
b101000 &
b101000 %
#282814
b10100 &
b10100 %
#282818
b1010 &
b1010 %
#282822
b101 &
b101 %
#282826
b10000 &
b10000 %
#282830
b1000 &
b1000 %
#282834
b100 &
b100 %
#282838
b10 &
b10 %
#282842
b1 &
b1 %
1#
#282846
b0 &
0#
b0 %
0$
#1315639
b1000 !
1"
#1315642
b1000 &
b1000 %
1$
#1315643
0"
#1315646
b100 &
b100 %
#1315650
b10 &
b10 %
#1315654
b1 &
1#
b1 %
#1315658
b0 &
b0 %
0#
0$
#2353419
b10 !
1"
#2353422
b10 &
b10 %
1$
#2353423
0"
#2353426
b1 &
b1 %
1#
#2353430
b0 &
0#
b0 %
0$
#4500012
