$date
	Mon Sep 15 10:26:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # T $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 1 # T $end
$var wire 1 $ clk $end
$var reg 1 " q $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
x"
x!
$end
#5000
1$
#10000
0$
b1 %
1#
#15000
1$
#20000
0$
b10 %
0#
#25000
1$
#30000
0$
b11 %
1#
#35000
1$
#40000
0$
b100 %
0#
#45000
1$
#50000
0$
b101 %
1#
#55000
1$
#60000
0$
b110 %
0#
#65000
1$
#70000
0$
b111 %
1#
#75000
1$
#80000
0$
b1000 %
0#
