{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737534302596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737534302605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 15:25:02 2025 " "Processing started: Wed Jan 22 15:25:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737534302605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534302605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DTMFcorr -c DTMFcorr " "Command: quartus_map --read_settings_files=on --write_settings_files=off DTMFcorr -c DTMFcorr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534302606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737534305275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737534305275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/toplevel_iq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/toplevel_iq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_iq-Behavioral " "Found design unit 1: toplevel_iq-Behavioral" {  } { { "../hdl/toplevel_iq.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330506 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_iq " "Found entity 1: toplevel_iq" {  } { { "../hdl/toplevel_iq.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/slidingv5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/slidingv5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slidingv5-Behavioral " "Found design unit 1: slidingv5-Behavioral" {  } { { "../hdl/slidingv5.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330521 ""} { "Info" "ISGN_ENTITY_NAME" "1 slidingv5 " "Found entity 1: slidingv5" {  } { { "../hdl/slidingv5.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/powercalcv1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/powercalcv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powercalcv1-Behavioral " "Found design unit 1: powercalcv1-Behavioral" {  } { { "../hdl/powercalcv1.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/powercalcv1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330535 ""} { "Info" "ISGN_ENTITY_NAME" "1 powercalcv1 " "Found entity 1: powercalcv1" {  } { { "../hdl/powercalcv1.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/powercalcv1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/multv6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/multv6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multv6-Behavioral " "Found design unit 1: multv6-Behavioral" {  } { { "../hdl/multv6.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330550 ""} { "Info" "ISGN_ENTITY_NAME" "1 multv6 " "Found entity 1: multv6" {  } { { "../hdl/multv6.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/markingv1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/markingv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 markingv1-Behavioral " "Found design unit 1: markingv1-Behavioral" {  } { { "../hdl/markingv1.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/markingv1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330565 ""} { "Info" "ISGN_ENTITY_NAME" "1 markingv1 " "Found entity 1: markingv1" {  } { { "../hdl/markingv1.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/markingv1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/lutsin_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/lutsin_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lutsin_block-Behavioral " "Found design unit 1: lutsin_block-Behavioral" {  } { { "../hdl/lutsin_block.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/lutsin_block.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330582 ""} { "Info" "ISGN_ENTITY_NAME" "1 lutsin_block " "Found entity 1: lutsin_block" {  } { { "../hdl/lutsin_block.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/lutsin_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/lutcos_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/lutcos_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lutcos_block-Behavioral " "Found design unit 1: lutcos_block-Behavioral" {  } { { "../hdl/lutcos_block.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/lutcos_block.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330599 ""} { "Info" "ISGN_ENTITY_NAME" "1 lutcos_block " "Found entity 1: lutcos_block" {  } { { "../hdl/lutcos_block.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/lutcos_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/framingv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/framingv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Framingv2-Behavioral " "Found design unit 1: Framingv2-Behavioral" {  } { { "../hdl/Framingv2.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Framingv2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330616 ""} { "Info" "ISGN_ENTITY_NAME" "1 Framingv2 " "Found entity 1: Framingv2" {  } { { "../hdl/Framingv2.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Framingv2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/flaggingv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/flaggingv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flaggingv2-Behavioral " "Found design unit 1: flaggingv2-Behavioral" {  } { { "../hdl/flaggingv2.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330631 ""} { "Info" "ISGN_ENTITY_NAME" "1 flaggingv2 " "Found entity 1: flaggingv2" {  } { { "../hdl/flaggingv2.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/dec_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/dec_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_control-Behavioral " "Found design unit 1: dec_control-Behavioral" {  } { { "../hdl/dec_control.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/dec_control.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330647 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_control " "Found entity 1: dec_control" {  } { { "../hdl/dec_control.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/dec_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/dtmfcorr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/dtmfcorr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DTMFcorr-rtl " "Found design unit 1: DTMFcorr-rtl" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330654 ""} { "Info" "ISGN_ENTITY_NAME" "1 DTMFcorr " "Found entity 1: DTMFcorr" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C-rtl " "Found design unit 1: I2C-rtl" {  } { { "../hdl/i2c.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/i2c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330669 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../hdl/i2c.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/i2c.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/dtmfcorr_v1/hdl/audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio_interface-WM8731 " "Found design unit 1: Audio_interface-WM8731" {  } { { "../hdl/Audio_interface.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Audio_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330685 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio_interface " "Found entity 1: Audio_interface" {  } { { "../hdl/Audio_interface.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Audio_interface.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg (ieee_proposed) " "Found design unit 1: fixed_pkg (ieee_proposed)" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types (floatfixlib) " "Found design unit 1: fixed_float_types (floatfixlib)" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiopll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioPLL-rtl " "Found design unit 1: AudioPLL-rtl" {  } { { "AudioPLL.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330745 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL " "Found entity 1: AudioPLL" {  } { { "AudioPLL.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/audiopll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/audiopll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL_0002 " "Found entity 1: AudioPLL_0002" {  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL/AudioPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534330764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534330764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DTMFcorr " "Elaborating entity \"DTMFcorr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737534331101 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rin DTMFcorr.vhd(52) " "Verilog HDL or VHDL warning at DTMFcorr.vhd(52): object \"Rin\" assigned a value but never read" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737534331103 "|DTMFcorr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Lout DTMFcorr.vhd(52) " "VHDL Signal Declaration warning at DTMFcorr.vhd(52): used implicit default value for signal \"Lout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737534331103 "|DTMFcorr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rout DTMFcorr.vhd(52) " "VHDL Signal Declaration warning at DTMFcorr.vhd(52): used implicit default value for signal \"Rout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737534331103 "|DTMFcorr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rdone DTMFcorr.vhd(53) " "Verilog HDL or VHDL warning at DTMFcorr.vhd(53): object \"Rdone\" assigned a value but never read" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737534331103 "|DTMFcorr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid DTMFcorr.vhd(56) " "Verilog HDL or VHDL warning at DTMFcorr.vhd(56): object \"out_valid\" assigned a value but never read" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737534331103 "|DTMFcorr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aud_interface_ready DTMFcorr.vhd(57) " "Verilog HDL or VHDL warning at DTMFcorr.vhd(57): object \"Aud_interface_ready\" assigned a value but never read" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737534331104 "|DTMFcorr"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1470): subtype or type has null range" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1737534331105 "|DTMFcorr"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1471): subtype or type has null range" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1737534331105 "|DTMFcorr"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1472): subtype or type has null range" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1737534331105 "|DTMFcorr"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..1\] DTMFcorr.vhd(27) " "Using initial value X (don't care) for net \"LEDR\[9..1\]\" at DTMFcorr.vhd(27)" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534331106 "|DTMFcorr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_interface Audio_interface:Audio_interface " "Elaborating entity \"Audio_interface\" for hierarchy \"Audio_interface:Audio_interface\"" {  } { { "../hdl/DTMFcorr.vhd" "Audio_interface" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c Audio_interface:Audio_interface\|i2c:I2C_controller " "Elaborating entity \"i2c\" for hierarchy \"Audio_interface:Audio_interface\|i2c:I2C_controller\"" {  } { { "../hdl/Audio_interface.vhd" "I2C_controller" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Audio_interface.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL Audio_interface:Audio_interface\|AudioPLL:Audio_PLL " "Elaborating entity \"AudioPLL\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\"" {  } { { "../hdl/Audio_interface.vhd" "Audio_PLL" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Audio_interface.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL_0002 Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst " "Elaborating entity \"AudioPLL_0002\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\"" {  } { { "AudioPLL.vhd" "audiopll_inst" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/AudioPLL_0002.v" "altera_pll_i" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331266 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737534331340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432203 MHz " "Parameter \"output_clock_frequency0\" = \"18.432203 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534331340 ""}  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737534331340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_iq toplevel_iq:DTMF_corr " "Elaborating entity \"toplevel_iq\" for hierarchy \"toplevel_iq:DTMF_corr\"" {  } { { "../hdl/DTMFcorr.vhd" "DTMF_corr" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_control toplevel_iq:DTMF_corr\|dec_control:cntrl_unit " "Elaborating entity \"dec_control\" for hierarchy \"toplevel_iq:DTMF_corr\|dec_control:cntrl_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "cntrl_unit" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flaggingv2 toplevel_iq:DTMF_corr\|flaggingv2:flag_unit " "Elaborating entity \"flaggingv2\" for hierarchy \"toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "flag_unit" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331392 ""}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331416 "|DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331417 "|DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331417 "|DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331417 "|DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331417 "|DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "markingv1 toplevel_iq:DTMF_corr\|markingv1:mark_unit " "Elaborating entity \"markingv1\" for hierarchy \"toplevel_iq:DTMF_corr\|markingv1:mark_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "mark_unit" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331424 ""}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331441 "|DTMFcorr|toplevel_iq:DTMF_corr|markingv1:mark_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331441 "|DTMFcorr|toplevel_iq:DTMF_corr|markingv1:mark_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331441 "|DTMFcorr|toplevel_iq:DTMF_corr|markingv1:mark_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331441 "|DTMFcorr|toplevel_iq:DTMF_corr|markingv1:mark_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331441 "|DTMFcorr|toplevel_iq:DTMF_corr|markingv1:mark_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slidingv5 toplevel_iq:DTMF_corr\|slidingv5:batch_unit " "Elaborating entity \"slidingv5\" for hierarchy \"toplevel_iq:DTMF_corr\|slidingv5:batch_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "batch_unit" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powercalcv1 toplevel_iq:DTMF_corr\|powercalcv1:powercalc " "Elaborating entity \"powercalcv1\" for hierarchy \"toplevel_iq:DTMF_corr\|powercalcv1:powercalc\"" {  } { { "../hdl/toplevel_iq.vhd" "powercalc" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Framingv2 toplevel_iq:DTMF_corr\|Framingv2:framing " "Elaborating entity \"Framingv2\" for hierarchy \"toplevel_iq:DTMF_corr\|Framingv2:framing\"" {  } { { "../hdl/toplevel_iq.vhd" "framing" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multv6 toplevel_iq:DTMF_corr\|multv6:mult_unit " "Elaborating entity \"multv6\" for hierarchy \"toplevel_iq:DTMF_corr\|multv6:mult_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "mult_unit" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lutsin_block toplevel_iq:DTMF_corr\|lutsin_block:lutsin_unit " "Elaborating entity \"lutsin_block\" for hierarchy \"toplevel_iq:DTMF_corr\|lutsin_block:lutsin_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "lutsin_unit" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lutcos_block toplevel_iq:DTMF_corr\|lutcos_block:lutcos_unit " "Elaborating entity \"lutcos_block\" for hierarchy \"toplevel_iq:DTMF_corr\|lutcos_block:lutcos_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "lutcos_unit" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534331608 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|Mod0\"" {  } { { "../hdl/flaggingv2.vhd" "Mod0" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534337290 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|Mod0\"" {  } { { "../hdl/slidingv5.vhd" "Mod0" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534337290 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel_iq:DTMF_corr\|multv6:mult_unit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel_iq:DTMF_corr\|multv6:mult_unit\|Mod0\"" {  } { { "../hdl/multv6.vhd" "Mod0" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534337290 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737534337290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|lpm_divide:Mod0\"" {  } { { "../hdl/flaggingv2.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534337492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|lpm_divide:Mod0 " "Instantiated megafunction \"toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337492 ""}  } { { "../hdl/flaggingv2.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737534337492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534337592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534337592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534337636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534337636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534337681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534337681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|lpm_divide:Mod0\"" {  } { { "../hdl/slidingv5.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534337734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|lpm_divide:Mod0 " "Instantiated megafunction \"toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337735 ""}  } { { "../hdl/slidingv5.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737534337735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_iq:DTMF_corr\|multv6:mult_unit\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"toplevel_iq:DTMF_corr\|multv6:mult_unit\|lpm_divide:Mod0\"" {  } { { "../hdl/multv6.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534337776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_iq:DTMF_corr\|multv6:mult_unit\|lpm_divide:Mod0 " "Instantiated megafunction \"toplevel_iq:DTMF_corr\|multv6:mult_unit\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737534337776 ""}  } { { "../hdl/multv6.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737534337776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534337835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534337835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534337879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534337879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737534337928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534337928 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1737534339710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1737534339710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1737534339710 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1737534339710 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534341660 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534341660 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534341660 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737534341660 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737534341660 "|DTMFcorr|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737534341660 "|DTMFcorr|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737534341660 "|DTMFcorr|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737534341660 "|DTMFcorr|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737534341660 "|DTMFcorr|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737534341660 "|DTMFcorr|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737534341660 "|DTMFcorr|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737534341660 "|DTMFcorr|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737534341660 "|DTMFcorr|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737534341660 "|DTMFcorr|AUD_DACDAT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737534341660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737534342025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737534346555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737534346555 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/DTMFcorr.vhd" "" { Text "C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737534347405 "|DTMFcorr|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737534347405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6235 " "Implemented 6235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737534347425 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737534347425 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737534347425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6186 " "Implemented 6186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737534347425 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1737534347425 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1737534347425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737534347425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737534347475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 22 15:25:47 2025 " "Processing ended: Wed Jan 22 15:25:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737534347475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737534347475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737534347475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737534347475 ""}
