~/intelFPGA/17.1/quartus/bin/quartus_sh --determine_smart_action rocketchip > smart.log
~/intelFPGA/17.1/quartus/bin/quartus_map rocketchip --read_settings_files=on
Info (292036): Thank you for using the Quartus Prime software 30-day evaluation. You have 10 days remaining (until Dec 06, 2018) to use the Quartus Prime software with compilation and simulation support.
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Nov 26 17:33:23 2018
Info: Command: quartus_map rocketchip --read_settings_files=on
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 17 design units, including 17 entities, in source file /home/fares/Desktop/Projects/Pipeline/src/pipeline.v
    Info (12023): Found entity 1: Fetch File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1
    Info (12023): Found entity 2: F_D_Register File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 107
    Info (12023): Found entity 3: RegisterFile File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 143
    Info (12023): Found entity 4: Decode File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 174
    Info (12023): Found entity 5: D_E_Register File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 431
    Info (12023): Found entity 6: Execute File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 661
    Info (12023): Found entity 7: E_M_Register File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 796
    Info (12023): Found entity 8: Cache File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 955
    Info (12023): Found entity 9: Memory File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1029
    Info (12023): Found entity 10: M_W_Register File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1121
    Info (12023): Found entity 11: Write_Back File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1196
    Info (12023): Found entity 12: Forwarding File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1222
    Info (12023): Found entity 13: Interrupt_Handler File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1310
    Info (12023): Found entity 14: TAP File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1333
    Info (12023): Found entity 15: JTAG File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1408
    Info (12023): Found entity 16: CSR_Handler File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1525
    Info (12023): Found entity 17: Pipeline File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1558
Info (12127): Elaborating entity "Pipeline" for the top level hierarchy
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:__module2__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1611
Info (12128): Elaborating entity "F_D_Register" for hierarchy "F_D_Register:__module3__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
Info (12128): Elaborating entity "Decode" for hierarchy "Decode:__module4__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1633
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Decode:__module4__|RegisterFile:__module5__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 224
Info (12128): Elaborating entity "D_E_Register" for hierarchy "D_E_Register:__module6__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1642
Info (12128): Elaborating entity "Execute" for hierarchy "Execute:__module7__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1665
Info (12128): Elaborating entity "E_M_Register" for hierarchy "E_M_Register:__module8__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1689
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:__module9__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1706
Info (12128): Elaborating entity "Cache" for hierarchy "Memory:__module9__|Cache:__module10__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1071
Info (12128): Elaborating entity "M_W_Register" for hierarchy "M_W_Register:__module11__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1727
Info (12128): Elaborating entity "Write_Back" for hierarchy "Write_Back:__module12__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1735
Info (12128): Elaborating entity "Forwarding" for hierarchy "Forwarding:__module13__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1743
Info (12128): Elaborating entity "Interrupt_Handler" for hierarchy "Interrupt_Handler:__module14__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1767
Warning (10030): Net "mem3024.data_a" at pipeline.v(1317) has no driver or initial value, using a default initial value '0' File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1317
Warning (10030): Net "mem3024.waddr_a[0]" at pipeline.v(1317) has no driver or initial value, using a default initial value '0' File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1317
Warning (10030): Net "mem3024.we_a" at pipeline.v(1317) has no driver or initial value, using a default initial value '0' File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1317
Info (12128): Elaborating entity "JTAG" for hierarchy "JTAG:__module15__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1772
Info (12128): Elaborating entity "TAP" for hierarchy "JTAG:__module15__|TAP:__module16__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1436
Info (12128): Elaborating entity "CSR_Handler" for hierarchy "CSR_Handler:__module17__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1784
Warning (276020): Inferred RAM node "CSR_Handler:__module17__|mem3439_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Decode:__module4__|RegisterFile:__module5__|mem437_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Decode:__module4__|RegisterFile:__module5__|mem437_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Interrupt_Handler:__module14__|mem3024" is uninferred due to inappropriate RAM size File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1317
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CSR_Handler:__module17__|mem3439_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Decode:__module4__|RegisterFile:__module5__|mem437_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Decode:__module4__|RegisterFile:__module5__|mem437_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "CSR_Handler:__module17__|altsyncram:mem3439_rtl_0"
Info (12133): Instantiated megafunction "CSR_Handler:__module17__|altsyncram:mem3439_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7li1.tdf
    Info (12023): Found entity 1: altsyncram_7li1 File: /home/fares/Desktop/Projects/Pipeline/quartus/db/altsyncram_7li1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Decode:__module4__|RegisterFile:__module5__|altsyncram:mem437_rtl_0"
Info (12133): Instantiated megafunction "Decode:__module4__|RegisterFile:__module5__|altsyncram:mem437_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jbi1.tdf
    Info (12023): Found entity 1: altsyncram_jbi1 File: /home/fares/Desktop/Projects/Pipeline/quartus/db/altsyncram_jbi1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "io_IBUS_out_address_valid" is stuck at VCC File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1565
    Warning (13410): Pin "io_DBUS_out_control_valid" is stuck at VCC File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1577
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (15717): Design contains 194 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "io_IBUS_in_data_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1563
    Info (15719): Pin "io_IBUS_out_address_data[0]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[1]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[2]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[3]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[4]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[5]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[6]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[7]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[8]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[9]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[10]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[11]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[12]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[13]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[14]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[15]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[16]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[17]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[18]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[19]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[20]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[21]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[22]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[23]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[24]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[25]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[26]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[27]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[28]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[29]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[30]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_data[31]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1564
    Info (15719): Pin "io_IBUS_out_address_valid" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1565
    Info (15718): Pin "io_IBUS_out_address_ready" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1566
    Info (15718): Pin "io_DBUS_in_data_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1568
    Info (15719): Pin "io_DBUS_in_data_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1569
    Info (15719): Pin "io_DBUS_out_data_data[0]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[1]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[2]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[3]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[4]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[5]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[6]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[7]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[8]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[9]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[10]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[11]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[12]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[13]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[14]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[15]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[16]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[17]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[18]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[19]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[20]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[21]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[22]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[23]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[24]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[25]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[26]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[27]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[28]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[29]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[30]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_data[31]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1570
    Info (15719): Pin "io_DBUS_out_data_valid" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1571
    Info (15718): Pin "io_DBUS_out_data_ready" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1572
    Info (15719): Pin "io_DBUS_out_address_data[0]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[1]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[2]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[3]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[4]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[5]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[6]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[7]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[8]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[9]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[10]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[11]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[12]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[13]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[14]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[15]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[16]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[17]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[18]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[19]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[20]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[21]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[22]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[23]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[24]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[25]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[26]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[27]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[28]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[29]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[30]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_data[31]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1573
    Info (15719): Pin "io_DBUS_out_address_valid" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1574
    Info (15718): Pin "io_DBUS_out_address_ready" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1575
    Info (15719): Pin "io_DBUS_out_control_data[0]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1576
    Info (15719): Pin "io_DBUS_out_control_data[1]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1576
    Info (15719): Pin "io_DBUS_out_control_valid" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1577
    Info (15718): Pin "io_DBUS_out_control_ready" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1578
    Info (15718): Pin "io_INTERRUPT_in_interrupt_id_data" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1579
    Info (15719): Pin "io_INTERRUPT_in_interrupt_id_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1581
    Info (15719): Pin "io_jtag_JTAG_TAP_in_mode_select_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1584
    Info (15719): Pin "io_jtag_JTAG_TAP_in_clock_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1587
    Info (15719): Pin "io_jtag_JTAG_TAP_in_reset_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1590
    Info (15719): Pin "io_jtag_in_data_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1593
    Info (15719): Pin "io_jtag_out_data_data" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1594
    Info (15719): Pin "io_jtag_out_data_valid" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1595
    Info (15718): Pin "io_jtag_out_data_ready" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1596
    Info (15719): Pin "io_out_fwd_stall" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1597
    Info (15719): Pin "io_out_branch_stall" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1599
    Info (15718): Pin "io_IBUS_in_data_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1562
    Info (15718): Pin "io_INTERRUPT_in_interrupt_id_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1580
    Info (15718): Pin "io_jtag_JTAG_TAP_in_mode_select_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1583
    Info (15718): Pin "io_jtag_JTAG_TAP_in_clock_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1586
    Info (15718): Pin "io_jtag_JTAG_TAP_in_reset_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1589
    Info (15718): Pin "io_jtag_in_data_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1592
    Info (15718): Pin "io_jtag_in_data_data" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1591
    Info (15718): Pin "io_jtag_JTAG_TAP_in_reset_data" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1588
    Info (15718): Pin "io_jtag_JTAG_TAP_in_mode_select_data" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1582
    Info (15718): Pin "io_jtag_JTAG_TAP_in_clock_data" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1585
    Info (15718): Pin "io_IBUS_in_data_data[24]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[19]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[20]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[21]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[22]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[23]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[15]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[16]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[17]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[18]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[0]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[1]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[2]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[3]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[4]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[6]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[5]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[25]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[26]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[31]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[30]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[29]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[28]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[27]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[14]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[13]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[12]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[11]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[7]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[8]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[9]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_IBUS_in_data_data[10]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1561
    Info (15718): Pin "io_DBUS_in_data_data[4]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[7]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[15]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[17]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[16]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[14]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[21]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[20]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[19]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[18]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[25]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[24]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[23]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[22]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[29]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[28]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[27]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[26]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[5]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[31]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[30]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[13]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[12]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[11]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[10]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[9]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[8]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[6]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[0]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[1]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[2]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
    Info (15718): Pin "io_DBUS_in_data_data[3]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1567
Warning (15751): Ignored Virtual Pin assignment to "io_actual_change".
Info (21057): Implemented 2119 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 2041 logic cells
    Info (21064): Implemented 76 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1055 megabytes
    Info: Processing ended: Mon Nov 26 17:33:37 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31
echo done > fit.chg
~/intelFPGA/17.1/quartus/bin/quartus_fit rocketchip --part=10AX115N3F40E2SG       --read_settings_files=on
Info (292036): Thank you for using the Quartus Prime software 30-day evaluation. You have 10 days remaining (until Dec 06, 2018) to use the Quartus Prime software with compilation and simulation support.
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Nov 26 17:33:37 2018
Info: Command: quartus_fit rocketchip --part=10AX115N3F40E2SG --read_settings_files=on
Info: qfit2_default_script.tcl version: #3
Info: Project  = rocketchip
Info: Revision = rocketchip
Info (12262): Starting Fitter periphery placement operations
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10AX115N3F40E2SG for design "rocketchip"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:25
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (12677): No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Critical Warning (17951): There are 48 unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel.
Critical Warning (18655): There are 48 unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): clk~inputCLKENA0 (1125 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3F_G_I23
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'rocketchip.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.500          clk
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:00:45
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:46
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:13
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:31
Info (11888): Total time spent on timing analysis during Placement is 4.35 seconds.
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y201 to location X22_Y212
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during Routing is 0.60 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:38
Info (11888): Total time spent on timing analysis during Post-Routing is 0.11 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:25
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (11793): Fitter databases successfully split.
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 6829 megabytes
    Info: Processing ended: Mon Nov 26 17:36:51 2018
    Info: Elapsed time: 00:03:14
    Info: Total CPU time (on all processors): 00:07:16
echo done > asm.chg
echo done > sta.chg
~/intelFPGA/17.1/quartus/bin/quartus_asm rocketchip 
Info (292036): Thank you for using the Quartus Prime software 30-day evaluation. You have 10 days remaining (until Dec 06, 2018) to use the Quartus Prime software with compilation and simulation support.
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Nov 26 17:36:52 2018
Info: Command: quartus_asm rocketchip
Warning (292011): Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode.
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1181 megabytes
    Info: Processing ended: Mon Nov 26 17:36:58 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05
~/intelFPGA/17.1/quartus/bin/quartus_sta rocketchip  --do_report_timing 
Info (292036): Thank you for using the Quartus Prime software 30-day evaluation. You have 10 days remaining (until Dec 06, 2018) to use the Quartus Prime software with compilation and simulation support.
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Nov 26 17:36:58 2018
Info: Command: quartus_sta rocketchip --do_report_timing
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'rocketchip.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.654            -117.543 clk 
Info (332146): Worst-case hold slack is 0.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.059               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.581               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.654
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.654 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : D_E_Register:__module6__|reg1171[9]
    Info (332115): To Node      : E_M_Register:__module8__|reg1866[0]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.370      4.370  R                    clock network delay
    Info (332115):      4.370      0.000                       D_E_Register:__module6__|reg1171[9]
    Info (332115):      4.587      0.217 RR  uTco              __module6__|reg1171[9]|q
    Info (332115):      4.715      0.128 RR  CELL  High Speed  D_E_Register:__module6__|reg1171[9]~la_lab/laboutb[10]
    Info (332115):      5.233      0.518 RR    IC  High Speed  __module7__|LessThan1~2|dataa
    Info (332115):      5.490      0.257 RR  CELL  High Speed  __module7__|LessThan1~2|combout
    Info (332115):      5.496      0.006 RR  CELL  High Speed  Execute:__module7__|LessThan1~2~la_mlab/laboutt[18]
    Info (332115):      5.689      0.193 RR    IC  High Speed  __module7__|LessThan1~11|datad
    Info (332115):      5.859      0.170 RF  CELL  High Speed  __module7__|LessThan1~11|combout
    Info (332115):      5.864      0.005 FF  CELL  High Speed  Execute:__module7__|LessThan1~11~la_mlab/laboutb[4]
    Info (332115):      6.124      0.260 FF    IC  High Speed  __module7__|LessThan1~14|datac
    Info (332115):      6.278      0.154 FR  CELL  High Speed  __module7__|LessThan1~14|combout
    Info (332115):      6.282      0.004 RR  CELL  High Speed  Execute:__module7__|LessThan1~14~la_lab/laboutt[16]
    Info (332115):      6.455      0.173 RR    IC  High Speed  __module7__|LessThan1~45|datab
    Info (332115):      6.721      0.266 RR  CELL  High Speed  __module7__|LessThan1~45|combout
    Info (332115):      6.726      0.005 RR  CELL  High Speed  Execute:__module7__|LessThan1~45~la_lab/laboutb[1]
    Info (332115):      7.001      0.275 RR    IC  High Speed  __module7__|Mux63~3|dataf
    Info (332115):      7.046      0.045 RR  CELL  High Speed  __module7__|Mux63~3|combout
    Info (332115):      7.051      0.005 RR  CELL  High Speed  Execute:__module7__|Mux63~3~la_lab/laboutt[11]
    Info (332115):      7.251      0.200 RR    IC  High Speed  __module7__|Mux63~5|datae
    Info (332115):      7.376      0.125 RF  CELL  High Speed  __module7__|Mux63~5|combout
    Info (332115):      7.380      0.004 FF  CELL  High Speed  Execute:__module7__|Mux63~5~la_lab/laboutb[10]
    Info (332115):      7.578      0.198 FF    IC  High Speed  __module7__|Mux63~9|datad
    Info (332115):      7.712      0.134 FF  CELL  High Speed  __module7__|Mux63~9|combout
    Info (332115):      7.712      0.000 FF  CELL  High Speed  __module8__|reg1866[0]|d
    Info (332115):      7.712      0.000 FF  CELL  High Speed  E_M_Register:__module8__|reg1866[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.500      2.500                       latch edge time
    Info (332115):      6.549      4.049  R                    clock network delay
    Info (332115):      6.819      0.270                       clock pessimism removed
    Info (332115):      6.789     -0.030                       clock uncertainty
    Info (332115):      7.058      0.269     uTsu              E_M_Register:__module8__|reg1866[0]
    Info (332115): Data Arrival Time  :     7.712
    Info (332115): Data Required Time :     7.058
    Info (332115): Slack              :    -0.654 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.059
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.059 
    Info (332115): ===================================================================
    Info (332115): From Node    : E_M_Register:__module8__|reg1913[4]
    Info (332115): To Node      : M_W_Register:__module11__|reg2584[4]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.060      4.060  R                    clock network delay
    Info (332115):      4.060      0.000                       E_M_Register:__module8__|reg1913[4]
    Info (332115):      4.239      0.179 FF  uTco              __module8__|reg1913[4]|q
    Info (332115):      4.557      0.318 FF  CELL  High Speed  __module11__|reg2584[4]|d
    Info (332115):      4.557      0.000 FF  CELL  High Speed  M_W_Register:__module11__|reg2584[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.386      4.386  R                    clock network delay
    Info (332115):      4.060     -0.326                       clock pessimism removed
    Info (332115):      4.060      0.000                       clock uncertainty
    Info (332115):      4.498      0.438      uTh              M_W_Register:__module11__|reg2584[4]
    Info (332115): Data Arrival Time  :     4.557
    Info (332115): Data Required Time :     4.498
    Info (332115): Slack              :     0.059 
    Info (332115): ===================================================================
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is -0.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.621             -86.089 clk 
Info (332146): Worst-case hold slack is 0.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.057               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.464               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.621
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.621 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : D_E_Register:__module6__|reg1171[3]
    Info (332115): To Node      : Fetch:__module2__|reg139[31]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.541      4.541  R                    clock network delay
    Info (332115):      4.541      0.000                       D_E_Register:__module6__|reg1171[3]
    Info (332115):      4.771      0.230 RR  uTco              __module6__|reg1171[3]|q
    Info (332115):      4.965      0.194 RR  CELL  High Speed  D_E_Register:__module6__|reg1171[3]~la_lab/laboutb[7]
    Info (332115):      5.485      0.520 RR    IC  High Speed  __module7__|Add0~13|datad
    Info (332115):      6.096      0.611 RF  CELL  High Speed  __module7__|Add0~77|cout
    Info (332115):      6.107      0.011 FF    IC  High Speed  __module7__|Add0~81|cin
    Info (332115):      6.462      0.355 FF  CELL  High Speed  __module7__|Add0~85|sumout
    Info (332115):      6.467      0.005 FF  CELL  High Speed  Execute:__module7__|Add0~85~la_mlab/laboutt[3]
    Info (332115):      6.832      0.365 FF    IC  High Speed  __module2__|Add1~77|datad
    Info (332115):      7.347      0.515 FF  CELL  High Speed  __module2__|Add1~77|cout
    Info (332115):      7.365      0.018 FF    IC  High Speed  __module2__|Add1~81|cin
    Info (332115):      7.501      0.136 FF  CELL  High Speed  __module2__|Add1~85|cout
    Info (332115):      7.501      0.000 FF  CELL  High Speed  __module2__|Add1~89|cin
    Info (332115):      7.537      0.036 FR  CELL  High Speed  __module2__|Add1~93|cout
    Info (332115):      7.537      0.000 RR  CELL  High Speed  __module2__|Add1~97|cin
    Info (332115):      7.563      0.026 RF  CELL  High Speed  __module2__|Add1~101|cout
    Info (332115):      7.563      0.000 FF  CELL  High Speed  __module2__|Add1~105|cin
    Info (332115):      7.599      0.036 FR  CELL  High Speed  __module2__|Add1~109|cout
    Info (332115):      7.599      0.000 RR  CELL  High Speed  __module2__|Add1~113|cin
    Info (332115):      7.845      0.246 RF  CELL  High Speed  __module2__|Add1~117|sumout
    Info (332115):      7.845      0.000 FF  CELL  High Speed  __module2__|reg139[31]|d
    Info (332115):      7.845      0.000 FF  CELL  High Speed  Fetch:__module2__|reg139[31]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.500      2.500                       latch edge time
    Info (332115):      6.682      4.182  R                    clock network delay
    Info (332115):      6.974      0.292                       clock pessimism removed
    Info (332115):      6.944     -0.030                       clock uncertainty
    Info (332115):      7.224      0.280     uTsu              Fetch:__module2__|reg139[31]
    Info (332115): Data Arrival Time  :     7.845
    Info (332115): Data Required Time :     7.224
    Info (332115): Slack              :    -0.621 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.057
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.057 
    Info (332115): ===================================================================
    Info (332115): From Node    : E_M_Register:__module8__|reg1913[4]
    Info (332115): To Node      : M_W_Register:__module11__|reg2584[4]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.166      4.166  R                    clock network delay
    Info (332115):      4.166      0.000                       E_M_Register:__module8__|reg1913[4]
    Info (332115):      4.357      0.191 FF  uTco              __module8__|reg1913[4]|q
    Info (332115):      4.704      0.347 FF  CELL  High Speed  __module11__|reg2584[4]|d
    Info (332115):      4.704      0.000 FF  CELL  High Speed  M_W_Register:__module11__|reg2584[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.515      4.515  R                    clock network delay
    Info (332115):      4.166     -0.349                       clock pessimism removed
    Info (332115):      4.166      0.000                       clock uncertainty
    Info (332115):      4.647      0.481      uTh              M_W_Register:__module11__|reg2584[4]
    Info (332115): Data Arrival Time  :     4.704
    Info (332115): Data Required Time :     4.647
    Info (332115): Slack              :     0.057 
    Info (332115): ===================================================================
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 clk 
Info (332146): Worst-case hold slack is 0.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.024               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.782               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.328
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.328 
    Info (332115): ===================================================================
    Info (332115): From Node    : F_D_Register:__module3__|reg302[19]
    Info (332115): To Node      : F_D_Register:__module3__|reg311[10]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.752      2.752  R                    clock network delay
    Info (332115):      2.752      0.000                       F_D_Register:__module3__|reg302[19]
    Info (332115):      2.881      0.129 FF  uTco              __module3__|reg302[19]|q
    Info (332115):      2.949      0.068 FF  CELL  High Speed  F_D_Register:__module3__|reg302[19]~la_mlab/laboutb[0]
    Info (332115):      3.531      0.582 FF    IC  High Speed  __module13__|Equal6~0|datad
    Info (332115):      3.607      0.076 FR  CELL  High Speed  __module13__|Equal6~0|combout
    Info (332115):      3.611      0.004 RR  CELL  High Speed  Forwarding:__module13__|Equal6~0~la_lab/laboutb[10]
    Info (332115):      3.741      0.130 RR    IC  High Speed  __module13__|io_out_fwd_stall~16|dataf
    Info (332115):      3.769      0.028 RF  CELL  High Speed  __module13__|io_out_fwd_stall~16|combout
    Info (332115):      3.774      0.005 FF  CELL  High Speed  Forwarding:__module13__|io_out_fwd_stall~16~la_lab/laboutt[19]
    Info (332115):      3.923      0.149 FF    IC  High Speed  __module13__|io_out_fwd_stall~17|dataf
    Info (332115):      3.949      0.026 FF  CELL  High Speed  __module13__|io_out_fwd_stall~17|combout
    Info (332115):      3.955      0.006 FF  CELL  High Speed  Forwarding:__module13__|io_out_fwd_stall~17~la_mlab/laboutt[7]
    Info (332115):      4.184      0.229 FF    IC  High Speed  __module3__|reg302[7]~11|datab
    Info (332115):      4.312      0.128 FR  CELL  High Speed  __module3__|reg302[7]~11|combout
    Info (332115):      4.317      0.005 RR  CELL  High Speed  F_D_Register:__module3__|reg302[7]~11~la_lab/laboutb[13]
    Info (332115):      4.876      0.559 RR    IC  High Speed  __module3__|reg311[10]|ena
    Info (332115):      4.876      0.000 RR  CELL  High Speed  F_D_Register:__module3__|reg311[10]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.500      2.500                       latch edge time
    Info (332115):      5.023      2.523  R                    clock network delay
    Info (332115):      5.200      0.177                       clock pessimism removed
    Info (332115):      5.170     -0.030                       clock uncertainty
    Info (332115):      5.204      0.034     uTsu              F_D_Register:__module3__|reg311[10]
    Info (332115): Data Arrival Time  :     4.876
    Info (332115): Data Required Time :     5.204
    Info (332115): Slack              :     0.328 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.024 
    Info (332115): ===================================================================
    Info (332115): From Node    : JTAG:__module15__|TAP:__module16__|reg3098.0011
    Info (332115): To Node      : JTAG:__module15__|TAP:__module16__|reg3098.0011
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.541      2.541  R                    clock network delay
    Info (332115):      2.541      0.000                       JTAG:__module15__|TAP:__module16__|reg3098.0011
    Info (332115):      2.650      0.109 FF  uTco              __module15__|__module16__|reg3098.0011|q
    Info (332115):      2.650      0.000 FF  CELL   Low Power  __module15__|__module16__|reg3098~34|datae
    Info (332115):      2.816      0.166 FF  CELL   Low Power  __module15__|__module16__|reg3098~34|combout
    Info (332115):      2.816      0.000 FF  CELL   Low Power  __module15__|__module16__|reg3098.0011|d
    Info (332115):      2.816      0.000 FF  CELL   Low Power  JTAG:__module15__|TAP:__module16__|reg3098.0011
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.747      2.747  R                    clock network delay
    Info (332115):      2.540     -0.207                       clock pessimism removed
    Info (332115):      2.540      0.000                       clock uncertainty
    Info (332115):      2.792      0.252      uTh              JTAG:__module15__|TAP:__module16__|reg3098.0011
    Info (332115): Data Arrival Time  :     2.816
    Info (332115): Data Required Time :     2.792
    Info (332115): Slack              :     0.024 
    Info (332115): ===================================================================
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 0.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.674               0.000 clk 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.019               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.781
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.781               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.674
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.674 
    Info (332115): ===================================================================
    Info (332115): From Node    : F_D_Register:__module3__|reg302[19]
    Info (332115): To Node      : F_D_Register:__module3__|reg311[10]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.510      2.510  R                    clock network delay
    Info (332115):      2.510      0.000                       F_D_Register:__module3__|reg302[19]
    Info (332115):      2.635      0.125 FF  uTco              __module3__|reg302[19]|q
    Info (332115):      2.700      0.065 FF  CELL  High Speed  F_D_Register:__module3__|reg302[19]~la_mlab/laboutb[0]
    Info (332115):      3.171      0.471 FF    IC  High Speed  __module13__|Equal6~0|datad
    Info (332115):      3.241      0.070 FF  CELL  High Speed  __module13__|Equal6~0|combout
    Info (332115):      3.245      0.004 FF  CELL  High Speed  Forwarding:__module13__|Equal6~0~la_lab/laboutb[10]
    Info (332115):      3.355      0.110 FF    IC  High Speed  __module13__|io_out_fwd_stall~16|dataf
    Info (332115):      3.382      0.027 FR  CELL  High Speed  __module13__|io_out_fwd_stall~16|combout
    Info (332115):      3.386      0.004 RR  CELL  High Speed  Forwarding:__module13__|io_out_fwd_stall~16~la_lab/laboutt[19]
    Info (332115):      3.497      0.111 RR    IC  High Speed  __module13__|io_out_fwd_stall~17|dataf
    Info (332115):      3.520      0.023 RR  CELL  High Speed  __module13__|io_out_fwd_stall~17|combout
    Info (332115):      3.525      0.005 RR  CELL  High Speed  Forwarding:__module13__|io_out_fwd_stall~17~la_mlab/laboutt[7]
    Info (332115):      3.696      0.171 RR    IC  High Speed  __module3__|reg302[7]~11|datab
    Info (332115):      3.821      0.125 RF  CELL  High Speed  __module3__|reg302[7]~11|combout
    Info (332115):      3.825      0.004 FF  CELL  High Speed  F_D_Register:__module3__|reg302[7]~11~la_lab/laboutb[13]
    Info (332115):      4.286      0.461 FF    IC  High Speed  __module3__|reg311[10]|ena
    Info (332115):      4.286      0.000 FF  CELL  High Speed  F_D_Register:__module3__|reg311[10]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.500      2.500                       latch edge time
    Info (332115):      4.799      2.299  R                    clock network delay
    Info (332115):      4.964      0.165                       clock pessimism removed
    Info (332115):      4.934     -0.030                       clock uncertainty
    Info (332115):      4.960      0.026     uTsu              F_D_Register:__module3__|reg311[10]
    Info (332115): Data Arrival Time  :     4.286
    Info (332115): Data Required Time :     4.960
    Info (332115): Slack              :     0.674 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.019
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.019 
    Info (332115): ===================================================================
    Info (332115): From Node    : E_M_Register:__module8__|reg1913[4]
    Info (332115): To Node      : M_W_Register:__module11__|reg2584[4]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.324      2.324  R                    clock network delay
    Info (332115):      2.324      0.000                       E_M_Register:__module8__|reg1913[4]
    Info (332115):      2.421      0.097 FF  uTco              __module8__|reg1913[4]|q
    Info (332115):      2.581      0.160 FF  CELL  High Speed  __module11__|reg2584[4]|d
    Info (332115):      2.581      0.000 FF  CELL  High Speed  M_W_Register:__module11__|reg2584[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.519      2.519  R                    clock network delay
    Info (332115):      2.325     -0.194                       clock pessimism removed
    Info (332115):      2.325      0.000                       clock uncertainty
    Info (332115):      2.562      0.237      uTh              M_W_Register:__module11__|reg2584[4]
    Info (332115): Data Arrival Time  :     2.581
    Info (332115): Data Required Time :     2.562
    Info (332115): Slack              :     0.019 
    Info (332115): ===================================================================
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 2945 megabytes
    Info: Processing ended: Mon Nov 26 17:37:09 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:18
