// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_find_region (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        n_regions,
        d_read,
        d_read_23,
        d_read_24,
        d_read_25,
        d_read_26,
        d_read_27,
        d_read_28,
        d_read_29,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [7:0] n_regions;
input  [31:0] d_read;
input  [31:0] d_read_23;
input  [31:0] d_read_24;
input  [31:0] d_read_25;
input  [31:0] d_read_26;
input  [31:0] d_read_27;
input  [31:0] d_read_28;
input  [31:0] d_read_29;
output  [4:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] n_regions_read_reg_1030;
wire   [0:0] icmp_ln1077_fu_213_p2;
reg   [0:0] icmp_ln1077_reg_1049;
reg   [0:0] icmp_ln1077_reg_1049_pp0_iter1_reg;
wire   [0:0] or_ln57_fu_249_p2;
reg   [0:0] or_ln57_reg_1053;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] grp_fu_187_p2;
reg   [0:0] tmp_s_reg_1065;
wire   [0:0] grp_fu_193_p2;
reg   [0:0] tmp_23_reg_1070;
wire   [0:0] or_ln57_1_fu_285_p2;
reg   [0:0] or_ln57_1_reg_1075;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] tmp_26_reg_1087;
wire   [0:0] or_ln57_2_fu_330_p2;
reg   [0:0] or_ln57_2_reg_1092;
wire   [0:0] or_ln57_13_fu_336_p2;
reg   [0:0] or_ln57_13_reg_1098;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] tmp_29_reg_1109;
wire   [0:0] or_ln57_3_fu_381_p2;
reg   [0:0] or_ln57_3_reg_1114;
wire   [0:0] or_ln57_15_fu_393_p2;
reg   [0:0] or_ln57_15_reg_1120;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] tmp_31_reg_1131;
reg   [0:0] tmp_32_reg_1136;
wire   [0:0] or_ln57_4_fu_428_p2;
reg   [0:0] or_ln57_4_reg_1141;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] tmp_34_reg_1153;
wire   [0:0] icmp_ln57_12_fu_461_p2;
reg   [0:0] icmp_ln57_12_reg_1158;
wire   [0:0] icmp_ln57_13_fu_467_p2;
reg   [0:0] icmp_ln57_13_reg_1163;
wire   [0:0] or_ln57_9_fu_473_p2;
reg   [0:0] or_ln57_9_reg_1168;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire   [0:0] icmp_ln57_10_fu_497_p2;
reg   [0:0] icmp_ln57_10_reg_1179;
wire   [0:0] icmp_ln57_11_fu_503_p2;
reg   [0:0] icmp_ln57_11_reg_1184;
wire   [0:0] and_ln57_10_fu_531_p2;
reg   [0:0] and_ln57_10_reg_1189;
wire    ap_block_pp0_stage7_11001;
wire   [0:0] icmp_ln57_14_fu_567_p2;
reg   [0:0] icmp_ln57_14_reg_1200;
wire   [0:0] icmp_ln57_15_fu_573_p2;
reg   [0:0] icmp_ln57_15_reg_1205;
wire   [0:0] or_ln57_12_fu_619_p2;
reg   [0:0] or_ln57_12_reg_1210;
wire   [0:0] idx_fu_678_p2;
reg   [0:0] idx_reg_1216;
wire   [4:0] select_ln35_fu_683_p3;
wire   [0:0] or_ln39_2_fu_732_p2;
reg   [0:0] or_ln39_2_reg_1233;
wire   [4:0] select_ln35_1_fu_738_p3;
wire   [0:0] icmp_ln1077_4_fu_746_p2;
reg   [0:0] icmp_ln1077_4_reg_1242;
wire  signed [4:0] sext_ln35_fu_772_p1;
wire   [0:0] icmp_ln1077_5_fu_780_p2;
reg   [0:0] icmp_ln1077_5_reg_1251;
wire  signed [4:0] sext_ln35_1_fu_797_p1;
wire   [0:0] icmp_ln1077_6_fu_805_p2;
reg   [0:0] icmp_ln1077_6_reg_1260;
wire  signed [4:0] sext_ln35_2_fu_822_p1;
wire   [0:0] icmp_ln1077_7_fu_839_p2;
reg   [0:0] icmp_ln1077_7_reg_1269;
wire  signed [3:0] idx_4_fu_849_p3;
reg  signed [3:0] idx_4_reg_1273;
wire  signed [4:0] sext_ln35_3_fu_857_p1;
reg  signed [4:0] sext_ln35_3_reg_1278;
wire   [0:0] icmp_ln1077_8_fu_861_p2;
reg   [0:0] icmp_ln1077_8_reg_1290;
wire   [0:0] icmp_ln1077_9_fu_866_p2;
reg   [0:0] icmp_ln1077_9_reg_1294;
wire   [0:0] icmp_ln1077_10_fu_871_p2;
reg   [0:0] icmp_ln1077_10_reg_1298;
wire   [0:0] icmp_ln1077_11_fu_876_p2;
reg   [0:0] icmp_ln1077_11_reg_1302;
wire   [0:0] icmp_ln1077_12_fu_881_p2;
reg   [0:0] icmp_ln1077_12_reg_1306;
wire   [0:0] icmp_ln1077_13_fu_886_p2;
reg   [0:0] icmp_ln1077_13_reg_1310;
wire   [0:0] icmp_ln1077_14_fu_891_p2;
reg   [0:0] icmp_ln1077_14_reg_1314;
wire   [0:0] icmp_ln1077_15_fu_905_p2;
reg   [0:0] icmp_ln1077_15_reg_1318;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
reg   [31:0] ap_port_reg_d_read_23;
reg   [31:0] ap_port_reg_d_read_24;
reg   [31:0] ap_port_reg_d_read_25;
reg   [31:0] ap_port_reg_d_read_26;
reg   [31:0] ap_port_reg_d_read_27;
reg   [31:0] ap_port_reg_d_read_28;
reg   [31:0] ap_port_reg_d_read_29;
reg   [4:0] ap_phi_mux_UnifiedRetVal_phi_fu_154_p30;
wire   [4:0] zext_ln62_10_fu_1019_p1;
reg   [4:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_150;
wire   [0:0] or_ln39_fu_1015_p2;
wire   [4:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_150;
wire   [4:0] idx_5_fu_914_p3;
wire   [4:0] idx_6_fu_929_p3;
wire   [4:0] idx_7_fu_944_p3;
wire   [4:0] idx_8_fu_959_p3;
wire   [4:0] idx_9_fu_974_p3;
wire   [4:0] idx_10_fu_989_p3;
wire   [4:0] idx_11_fu_1004_p3;
reg   [31:0] grp_fu_187_p0;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
reg   [31:0] grp_fu_193_p0;
wire   [31:0] bitcast_ln57_fu_219_p1;
wire   [7:0] tmp_fu_223_p4;
wire   [22:0] trunc_ln57_fu_233_p1;
wire   [0:0] icmp_ln57_1_fu_243_p2;
wire   [0:0] icmp_ln57_fu_237_p2;
wire   [31:0] bitcast_ln57_1_fu_255_p1;
wire   [7:0] tmp_24_fu_259_p4;
wire   [22:0] trunc_ln57_1_fu_269_p1;
wire   [0:0] icmp_ln57_3_fu_279_p2;
wire   [0:0] icmp_ln57_2_fu_273_p2;
wire   [31:0] bitcast_ln57_2_fu_300_p1;
wire   [7:0] tmp_27_fu_304_p4;
wire   [22:0] trunc_ln57_2_fu_314_p1;
wire   [0:0] icmp_ln57_5_fu_324_p2;
wire   [0:0] icmp_ln57_4_fu_318_p2;
wire   [0:0] and_ln57_2_fu_295_p2;
wire   [0:0] and_ln57_fu_291_p2;
wire   [31:0] bitcast_ln57_3_fu_351_p1;
wire   [7:0] tmp_30_fu_355_p4;
wire   [22:0] trunc_ln57_3_fu_365_p1;
wire   [0:0] icmp_ln57_7_fu_375_p2;
wire   [0:0] icmp_ln57_6_fu_369_p2;
wire   [0:0] and_ln57_4_fu_346_p2;
wire   [0:0] and_ln57_3_fu_342_p2;
wire   [0:0] or_ln57_14_fu_387_p2;
wire   [31:0] bitcast_ln57_4_fu_398_p1;
wire   [7:0] tmp_33_fu_402_p4;
wire   [22:0] trunc_ln57_4_fu_412_p1;
wire   [0:0] icmp_ln57_9_fu_422_p2;
wire   [0:0] icmp_ln57_8_fu_416_p2;
wire   [31:0] bitcast_ln57_6_fu_443_p1;
wire   [7:0] tmp_37_fu_447_p4;
wire   [22:0] trunc_ln57_6_fu_457_p1;
wire   [0:0] and_ln57_7_fu_434_p2;
wire   [0:0] and_ln57_9_fu_438_p2;
wire   [31:0] bitcast_ln57_5_fu_479_p1;
wire   [7:0] tmp_36_fu_483_p4;
wire   [22:0] trunc_ln57_5_fu_493_p1;
wire   [0:0] xor_ln57_fu_513_p2;
wire   [0:0] xor_ln57_fu_519_p2;
wire   [0:0] or_ln57_6_fu_509_p2;
wire   [0:0] and_ln57_fu_525_p2;
wire   [31:0] bitcast_ln57_7_fu_549_p1;
wire   [7:0] tmp_38_fu_553_p4;
wire   [22:0] trunc_ln57_7_fu_563_p1;
wire   [0:0] xor_ln57_fu_579_p2;
wire   [0:0] xor_ln57_fu_585_p2;
wire   [0:0] or_ln57_5_fu_545_p2;
wire   [0:0] and_ln57_fu_591_p2;
wire   [0:0] and_ln57_11_fu_597_p2;
wire   [0:0] and_ln57_8_fu_541_p2;
wire   [0:0] and_ln57_1_fu_537_p2;
wire   [0:0] or_ln57_10_fu_608_p2;
wire   [0:0] or_ln57_11_fu_614_p2;
wire   [0:0] or_ln57_8_fu_603_p2;
wire   [0:0] and_ln57_6_fu_629_p2;
wire   [0:0] and_ln57_5_fu_625_p2;
wire   [0:0] xor_ln57_fu_643_p2;
wire   [0:0] xor_ln57_fu_649_p2;
wire   [0:0] or_ln57_7_fu_633_p2;
wire   [0:0] and_ln57_fu_655_p2;
wire   [0:0] and_ln57_12_fu_661_p2;
wire   [0:0] or_ln57_16_fu_637_p2;
wire   [0:0] or_ln57_17_fu_667_p2;
wire   [0:0] or_ln57_18_fu_673_p2;
wire   [6:0] tmp_39_fu_691_p4;
wire   [0:0] icmp_ln1077_1_fu_700_p2;
wire   [0:0] icmp_ln1077_2_fu_706_p2;
wire   [5:0] tmp_40_fu_717_p4;
wire   [0:0] or_ln39_1_fu_711_p2;
wire   [0:0] icmp_ln1077_3_fu_726_p2;
wire   [0:0] or_ln62_fu_759_p2;
wire   [3:0] select_ln62_fu_751_p3;
wire  signed [3:0] idx_1_fu_764_p3;
wire   [2:0] trunc_ln35_fu_776_p1;
wire   [3:0] zext_ln62_fu_785_p1;
wire  signed [3:0] idx_2_fu_789_p3;
wire   [2:0] trunc_ln35_1_fu_801_p1;
wire   [3:0] zext_ln62_1_fu_810_p1;
wire  signed [3:0] idx_3_fu_814_p3;
wire   [4:0] tmp_41_fu_830_p4;
wire   [2:0] trunc_ln35_2_fu_826_p1;
wire   [3:0] zext_ln62_2_fu_845_p1;
wire   [3:0] tmp_42_fu_896_p4;
wire   [4:0] zext_ln62_3_fu_911_p1;
wire   [3:0] trunc_ln35_3_fu_921_p1;
wire   [4:0] zext_ln62_4_fu_925_p1;
wire   [3:0] trunc_ln35_4_fu_936_p1;
wire   [4:0] zext_ln62_5_fu_940_p1;
wire   [3:0] trunc_ln35_5_fu_951_p1;
wire   [4:0] zext_ln62_6_fu_955_p1;
wire   [3:0] trunc_ln35_6_fu_966_p1;
wire   [4:0] zext_ln62_7_fu_970_p1;
wire   [3:0] trunc_ln35_7_fu_981_p1;
wire   [4:0] zext_ln62_8_fu_985_p1;
wire   [3:0] trunc_ln35_8_fu_996_p1;
wire   [4:0] zext_ln62_9_fu_1000_p1;
wire   [3:0] trunc_ln35_9_fu_1011_p1;
reg    grp_fu_187_ce;
reg   [4:0] grp_fu_187_opcode;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
reg    grp_fu_193_ce;
reg   [4:0] grp_fu_193_opcode;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
reg    ap_condition_1146;
reg    ap_condition_1151;
reg    ap_condition_1156;
reg    ap_condition_1162;
reg    ap_condition_1169;
reg    ap_condition_1177;
reg    ap_condition_351;
reg    ap_condition_371;
reg    ap_condition_1188;
reg    ap_condition_1193;
reg    ap_condition_1199;
reg    ap_condition_1206;
reg    ap_condition_1214;
reg    ap_condition_1223;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_187_p0),
    .din1(32'd0),
    .ce(grp_fu_187_ce),
    .opcode(grp_fu_187_opcode),
    .dout(grp_fu_187_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_193_p0),
    .din1(32'd0),
    .ce(grp_fu_193_ce),
    .opcode(grp_fu_193_opcode),
    .dout(grp_fu_193_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_1223)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_150 <= sext_ln35_3_fu_857_p1;
        end else if ((1'b1 == ap_condition_1214)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_150 <= sext_ln35_2_fu_822_p1;
        end else if ((1'b1 == ap_condition_1206)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_150 <= sext_ln35_1_fu_797_p1;
        end else if ((1'b1 == ap_condition_1199)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_150 <= sext_ln35_fu_772_p1;
        end else if ((1'b1 == ap_condition_1193)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_150 <= select_ln35_1_fu_738_p3;
        end else if ((1'b1 == ap_condition_1188)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_150 <= select_ln35_fu_683_p3;
        end else if ((1'b1 == ap_condition_371)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_150 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_150;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln57_10_reg_1189 <= and_ln57_10_fu_531_p2;
        icmp_ln57_10_reg_1179 <= icmp_ln57_10_fu_497_p2;
        icmp_ln57_11_reg_1184 <= icmp_ln57_11_fu_503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_port_reg_d_read_23 <= d_read_23;
        ap_port_reg_d_read_24 <= d_read_24;
        ap_port_reg_d_read_25 <= d_read_25;
        ap_port_reg_d_read_26 <= d_read_26;
        ap_port_reg_d_read_27 <= d_read_27;
        ap_port_reg_d_read_28 <= d_read_28;
        ap_port_reg_d_read_29 <= d_read_29;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_9_fu_866_p2 == 1'd0) & (icmp_ln1077_8_fu_861_p2 == 1'd0) & (icmp_ln1077_7_fu_839_p2 == 1'd0) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_10_reg_1298 <= icmp_ln1077_10_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_10_fu_871_p2 == 1'd0) & (icmp_ln1077_9_fu_866_p2 == 1'd0) & (icmp_ln1077_8_fu_861_p2 == 1'd0) & (icmp_ln1077_7_fu_839_p2 == 1'd0) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_11_reg_1302 <= icmp_ln1077_11_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_11_fu_876_p2 == 1'd0) & (icmp_ln1077_10_fu_871_p2 == 1'd0) & (icmp_ln1077_9_fu_866_p2 == 1'd0) & (icmp_ln1077_8_fu_861_p2 == 1'd0) & (icmp_ln1077_7_fu_839_p2 == 1'd0) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_12_reg_1306 <= icmp_ln1077_12_fu_881_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_12_fu_881_p2 == 1'd0) & (icmp_ln1077_11_fu_876_p2 == 1'd0) & (icmp_ln1077_10_fu_871_p2 == 1'd0) & (icmp_ln1077_9_fu_866_p2 == 1'd0) & (icmp_ln1077_8_fu_861_p2 == 1'd0) & (icmp_ln1077_7_fu_839_p2 == 1'd0) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_13_reg_1310 <= icmp_ln1077_13_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_13_fu_886_p2 == 1'd0) & (icmp_ln1077_12_fu_881_p2 == 1'd0) & (icmp_ln1077_11_fu_876_p2 == 1'd0) & (icmp_ln1077_10_fu_871_p2 == 1'd0) & (icmp_ln1077_9_fu_866_p2 == 1'd0) & (icmp_ln1077_8_fu_861_p2 == 1'd0) & (icmp_ln1077_7_fu_839_p2 == 1'd0) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_14_reg_1314 <= icmp_ln1077_14_fu_891_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_14_fu_891_p2 == 1'd0) & (icmp_ln1077_13_fu_886_p2 == 1'd0) & (icmp_ln1077_12_fu_881_p2 == 1'd0) & (icmp_ln1077_11_fu_876_p2 == 1'd0) & (icmp_ln1077_10_fu_871_p2 == 1'd0) & (icmp_ln1077_9_fu_866_p2 == 1'd0) & (icmp_ln1077_8_fu_861_p2 == 1'd0) & (icmp_ln1077_7_fu_839_p2 == 1'd0) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_15_reg_1318 <= icmp_ln1077_15_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_4_reg_1242 <= icmp_ln1077_4_fu_746_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_5_reg_1251 <= icmp_ln1077_5_fu_780_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_6_reg_1260 <= icmp_ln1077_6_fu_805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_7_reg_1269 <= icmp_ln1077_7_fu_839_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_7_fu_839_p2 == 1'd0) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_8_reg_1290 <= icmp_ln1077_8_fu_861_p2;
        idx_4_reg_1273 <= idx_4_fu_849_p3;
        sext_ln35_3_reg_1278 <= sext_ln35_3_fu_857_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_8_fu_861_p2 == 1'd0) & (icmp_ln1077_7_fu_839_p2 == 1'd0) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_9_reg_1294 <= icmp_ln1077_9_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1077_reg_1049 <= icmp_ln1077_fu_213_p2;
        icmp_ln1077_reg_1049_pp0_iter1_reg <= icmp_ln1077_reg_1049;
        n_regions_read_reg_1030 <= n_regions;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln57_12_reg_1158 <= icmp_ln57_12_fu_461_p2;
        icmp_ln57_13_reg_1163 <= icmp_ln57_13_fu_467_p2;
        or_ln57_9_reg_1168 <= or_ln57_9_fu_473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln57_14_reg_1200 <= icmp_ln57_14_fu_567_p2;
        icmp_ln57_15_reg_1205 <= icmp_ln57_15_fu_573_p2;
        or_ln57_12_reg_1210 <= or_ln57_12_fu_619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        idx_reg_1216 <= idx_fu_678_p2;
        or_ln39_2_reg_1233 <= or_ln39_2_fu_732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_ln57_13_reg_1098 <= or_ln57_13_fu_336_p2;
        or_ln57_2_reg_1092 <= or_ln57_2_fu_330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        or_ln57_15_reg_1120 <= or_ln57_15_fu_393_p2;
        or_ln57_3_reg_1114 <= or_ln57_3_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        or_ln57_1_reg_1075 <= or_ln57_1_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        or_ln57_4_reg_1141 <= or_ln57_4_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_fu_213_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln57_reg_1053 <= or_ln57_fu_249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        tmp_23_reg_1070 <= grp_fu_193_p2;
        tmp_s_reg_1065 <= grp_fu_187_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_26_reg_1087 <= grp_fu_193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_29_reg_1109 <= grp_fu_193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_31_reg_1131 <= grp_fu_187_p2;
        tmp_32_reg_1136 <= grp_fu_193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_34_reg_1153 <= grp_fu_187_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_351)) begin
        if ((1'b1 == ap_condition_1177)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_154_p30 = idx_11_fu_1004_p3;
        end else if ((1'b1 == ap_condition_1169)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_154_p30 = idx_10_fu_989_p3;
        end else if ((1'b1 == ap_condition_1162)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_154_p30 = idx_9_fu_974_p3;
        end else if ((1'b1 == ap_condition_1156)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_154_p30 = idx_8_fu_959_p3;
        end else if ((1'b1 == ap_condition_1151)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_154_p30 = idx_7_fu_944_p3;
        end else if (((icmp_ln1077_10_reg_1298 == 1'd1) & (icmp_ln1077_9_reg_1294 == 1'd0))) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_154_p30 = idx_6_fu_929_p3;
        end else if ((icmp_ln1077_9_reg_1294 == 1'd1)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_154_p30 = idx_5_fu_914_p3;
        end else if ((1'b1 == ap_condition_1146)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_154_p30 = zext_ln62_10_fu_1019_p1;
        end else begin
            ap_phi_mux_UnifiedRetVal_phi_fu_154_p30 = ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_150;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_154_p30 = ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))))) begin
        grp_fu_187_ce = 1'b1;
    end else begin
        grp_fu_187_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_187_opcode = 5'd8;
    end else if ((((icmp_ln1077_fu_213_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_187_opcode = 5'd4;
    end else begin
        grp_fu_187_opcode = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_187_p0 = ap_port_reg_d_read_29;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_187_p0 = ap_port_reg_d_read_27;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_187_p0 = ap_port_reg_d_read_28;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_187_p0 = ap_port_reg_d_read_26;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_187_p0 = ap_port_reg_d_read_25;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_187_p0 = ap_port_reg_d_read_24;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_187_p0 = ap_port_reg_d_read_23;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_187_p0 = d_read;
        end else begin
            grp_fu_187_p0 = 'bx;
        end
    end else begin
        grp_fu_187_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))))) begin
        grp_fu_193_ce = 1'b1;
    end else begin
        grp_fu_193_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_193_opcode = 5'd1;
    end else if ((((icmp_ln1077_fu_213_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_193_opcode = 5'd2;
    end else begin
        grp_fu_193_opcode = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_193_p0 = ap_port_reg_d_read_29;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_193_p0 = ap_port_reg_d_read_27;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_193_p0 = ap_port_reg_d_read_28;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_193_p0 = ap_port_reg_d_read_26;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_193_p0 = ap_port_reg_d_read_25;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_193_p0 = ap_port_reg_d_read_24;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_193_p0 = ap_port_reg_d_read_23;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_193_p0 = d_read;
        end else begin
            grp_fu_193_p0 = 'bx;
        end
    end else begin
        grp_fu_193_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln57_10_fu_531_p2 = (or_ln57_6_fu_509_p2 & and_ln57_fu_525_p2);

assign and_ln57_11_fu_597_p2 = (or_ln57_5_fu_545_p2 & and_ln57_fu_591_p2);

assign and_ln57_12_fu_661_p2 = (or_ln57_7_fu_633_p2 & and_ln57_fu_655_p2);

assign and_ln57_1_fu_537_p2 = (tmp_23_reg_1070 & or_ln57_reg_1053);

assign and_ln57_2_fu_295_p2 = (or_ln57_1_reg_1075 & grp_fu_187_p2);

assign and_ln57_3_fu_342_p2 = (tmp_26_reg_1087 & or_ln57_1_reg_1075);

assign and_ln57_4_fu_346_p2 = (or_ln57_2_reg_1092 & grp_fu_187_p2);

assign and_ln57_5_fu_625_p2 = (tmp_29_reg_1109 & or_ln57_2_reg_1092);

assign and_ln57_6_fu_629_p2 = (tmp_31_reg_1131 & or_ln57_3_reg_1114);

assign and_ln57_7_fu_434_p2 = (tmp_32_reg_1136 & or_ln57_3_reg_1114);

assign and_ln57_8_fu_541_p2 = (tmp_34_reg_1153 & or_ln57_4_reg_1141);

assign and_ln57_9_fu_438_p2 = (or_ln57_4_reg_1141 & grp_fu_193_p2);

assign and_ln57_fu_291_p2 = (tmp_s_reg_1065 & or_ln57_reg_1053);

assign and_ln57_fu_525_p2 = (xor_ln57_fu_519_p2 & xor_ln57_fu_513_p2);

assign and_ln57_fu_591_p2 = (xor_ln57_fu_585_p2 & xor_ln57_fu_579_p2);

assign and_ln57_fu_655_p2 = (xor_ln57_fu_649_p2 & xor_ln57_fu_643_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1146 = ((or_ln39_fu_1015_p2 == 1'd0) & (icmp_ln1077_14_reg_1314 == 1'd0) & (icmp_ln1077_13_reg_1310 == 1'd0) & (icmp_ln1077_12_reg_1306 == 1'd0) & (icmp_ln1077_11_reg_1302 == 1'd0) & (icmp_ln1077_10_reg_1298 == 1'd0) & (icmp_ln1077_9_reg_1294 == 1'd0));
end

always @ (*) begin
    ap_condition_1151 = ((icmp_ln1077_11_reg_1302 == 1'd1) & (icmp_ln1077_10_reg_1298 == 1'd0) & (icmp_ln1077_9_reg_1294 == 1'd0));
end

always @ (*) begin
    ap_condition_1156 = ((icmp_ln1077_12_reg_1306 == 1'd1) & (icmp_ln1077_11_reg_1302 == 1'd0) & (icmp_ln1077_10_reg_1298 == 1'd0) & (icmp_ln1077_9_reg_1294 == 1'd0));
end

always @ (*) begin
    ap_condition_1162 = ((icmp_ln1077_13_reg_1310 == 1'd1) & (icmp_ln1077_12_reg_1306 == 1'd0) & (icmp_ln1077_11_reg_1302 == 1'd0) & (icmp_ln1077_10_reg_1298 == 1'd0) & (icmp_ln1077_9_reg_1294 == 1'd0));
end

always @ (*) begin
    ap_condition_1169 = ((icmp_ln1077_14_reg_1314 == 1'd1) & (icmp_ln1077_13_reg_1310 == 1'd0) & (icmp_ln1077_12_reg_1306 == 1'd0) & (icmp_ln1077_11_reg_1302 == 1'd0) & (icmp_ln1077_10_reg_1298 == 1'd0) & (icmp_ln1077_9_reg_1294 == 1'd0));
end

always @ (*) begin
    ap_condition_1177 = ((or_ln39_fu_1015_p2 == 1'd1) & (icmp_ln1077_14_reg_1314 == 1'd0) & (icmp_ln1077_13_reg_1310 == 1'd0) & (icmp_ln1077_12_reg_1306 == 1'd0) & (icmp_ln1077_11_reg_1302 == 1'd0) & (icmp_ln1077_10_reg_1298 == 1'd0) & (icmp_ln1077_9_reg_1294 == 1'd0));
end

always @ (*) begin
    ap_condition_1188 = ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln39_2_fu_732_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1193 = ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1077_4_fu_746_p2 == 1'd1) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1199 = ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1077_5_fu_780_p2 == 1'd1) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1206 = ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1077_6_fu_805_p2 == 1'd1) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1214 = ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1077_7_fu_839_p2 == 1'd1) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1223 = ((icmp_ln1077_reg_1049 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1077_8_fu_861_p2 == 1'd1) & (icmp_ln1077_7_fu_839_p2 == 1'd0) & (icmp_ln1077_6_fu_805_p2 == 1'd0) & (icmp_ln1077_5_fu_780_p2 == 1'd0) & (icmp_ln1077_4_fu_746_p2 == 1'd0) & (or_ln39_2_fu_732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_351 = ((icmp_ln1077_reg_1049_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_1290 == 1'd0) & (icmp_ln1077_7_reg_1269 == 1'd0) & (icmp_ln1077_6_reg_1260 == 1'd0) & (icmp_ln1077_5_reg_1251 == 1'd0) & (icmp_ln1077_4_reg_1242 == 1'd0) & (or_ln39_2_reg_1233 == 1'd0));
end

always @ (*) begin
    ap_condition_371 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_150 = 5'd31;

assign ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_154_p30;

assign bitcast_ln57_1_fu_255_p1 = ap_port_reg_d_read_23;

assign bitcast_ln57_2_fu_300_p1 = ap_port_reg_d_read_24;

assign bitcast_ln57_3_fu_351_p1 = ap_port_reg_d_read_25;

assign bitcast_ln57_4_fu_398_p1 = ap_port_reg_d_read_26;

assign bitcast_ln57_5_fu_479_p1 = ap_port_reg_d_read_27;

assign bitcast_ln57_6_fu_443_p1 = ap_port_reg_d_read_28;

assign bitcast_ln57_7_fu_549_p1 = ap_port_reg_d_read_29;

assign bitcast_ln57_fu_219_p1 = d_read;

assign icmp_ln1077_10_fu_871_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd11)) ? 1'b1 : 1'b0);

assign icmp_ln1077_11_fu_876_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd12)) ? 1'b1 : 1'b0);

assign icmp_ln1077_12_fu_881_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd13)) ? 1'b1 : 1'b0);

assign icmp_ln1077_13_fu_886_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd14)) ? 1'b1 : 1'b0);

assign icmp_ln1077_14_fu_891_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd15)) ? 1'b1 : 1'b0);

assign icmp_ln1077_15_fu_905_p2 = (($signed(tmp_42_fu_896_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1077_1_fu_700_p2 = (($signed(tmp_39_fu_691_p4) < $signed(7'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1077_2_fu_706_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd3)) ? 1'b1 : 1'b0);

assign icmp_ln1077_3_fu_726_p2 = (($signed(tmp_40_fu_717_p4) < $signed(6'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1077_4_fu_746_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd5)) ? 1'b1 : 1'b0);

assign icmp_ln1077_5_fu_780_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd6)) ? 1'b1 : 1'b0);

assign icmp_ln1077_6_fu_805_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd7)) ? 1'b1 : 1'b0);

assign icmp_ln1077_7_fu_839_p2 = (($signed(tmp_41_fu_830_p4) < $signed(5'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1077_8_fu_861_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd9)) ? 1'b1 : 1'b0);

assign icmp_ln1077_9_fu_866_p2 = (($signed(n_regions_read_reg_1030) < $signed(8'd10)) ? 1'b1 : 1'b0);

assign icmp_ln1077_fu_213_p2 = (($signed(n_regions) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln57_10_fu_497_p2 = ((tmp_36_fu_483_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_11_fu_503_p2 = ((trunc_ln57_5_fu_493_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_12_fu_461_p2 = ((tmp_37_fu_447_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_13_fu_467_p2 = ((trunc_ln57_6_fu_457_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_14_fu_567_p2 = ((tmp_38_fu_553_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_15_fu_573_p2 = ((trunc_ln57_7_fu_563_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_1_fu_243_p2 = ((trunc_ln57_fu_233_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_2_fu_273_p2 = ((tmp_24_fu_259_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_3_fu_279_p2 = ((trunc_ln57_1_fu_269_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_4_fu_318_p2 = ((tmp_27_fu_304_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_5_fu_324_p2 = ((trunc_ln57_2_fu_314_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_6_fu_369_p2 = ((tmp_30_fu_355_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_7_fu_375_p2 = ((trunc_ln57_3_fu_365_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_8_fu_416_p2 = ((tmp_33_fu_402_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_9_fu_422_p2 = ((trunc_ln57_4_fu_412_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_237_p2 = ((tmp_fu_223_p4 != 8'd255) ? 1'b1 : 1'b0);

assign idx_10_fu_989_p3 = ((idx_reg_1216[0:0] == 1'b1) ? sext_ln35_3_reg_1278 : zext_ln62_8_fu_985_p1);

assign idx_11_fu_1004_p3 = ((idx_reg_1216[0:0] == 1'b1) ? sext_ln35_3_reg_1278 : zext_ln62_9_fu_1000_p1);

assign idx_1_fu_764_p3 = ((or_ln62_fu_759_p2[0:0] == 1'b1) ? select_ln62_fu_751_p3 : 4'd0);

assign idx_2_fu_789_p3 = ((idx_fu_678_p2[0:0] == 1'b1) ? 4'd15 : zext_ln62_fu_785_p1);

assign idx_3_fu_814_p3 = ((idx_fu_678_p2[0:0] == 1'b1) ? 4'd15 : zext_ln62_1_fu_810_p1);

assign idx_4_fu_849_p3 = ((idx_fu_678_p2[0:0] == 1'b1) ? 4'd15 : zext_ln62_2_fu_845_p1);

assign idx_5_fu_914_p3 = ((idx_reg_1216[0:0] == 1'b1) ? sext_ln35_3_reg_1278 : zext_ln62_3_fu_911_p1);

assign idx_6_fu_929_p3 = ((idx_reg_1216[0:0] == 1'b1) ? sext_ln35_3_reg_1278 : zext_ln62_4_fu_925_p1);

assign idx_7_fu_944_p3 = ((idx_reg_1216[0:0] == 1'b1) ? sext_ln35_3_reg_1278 : zext_ln62_5_fu_940_p1);

assign idx_8_fu_959_p3 = ((idx_reg_1216[0:0] == 1'b1) ? sext_ln35_3_reg_1278 : zext_ln62_6_fu_955_p1);

assign idx_9_fu_974_p3 = ((idx_reg_1216[0:0] == 1'b1) ? sext_ln35_3_reg_1278 : zext_ln62_7_fu_970_p1);

assign idx_fu_678_p2 = (or_ln57_18_fu_673_p2 | or_ln57_12_reg_1210);

assign or_ln39_1_fu_711_p2 = (icmp_ln1077_2_fu_706_p2 | icmp_ln1077_1_fu_700_p2);

assign or_ln39_2_fu_732_p2 = (or_ln39_1_fu_711_p2 | icmp_ln1077_3_fu_726_p2);

assign or_ln39_fu_1015_p2 = (idx_reg_1216 | icmp_ln1077_15_reg_1318);

assign or_ln57_10_fu_608_p2 = (and_ln57_8_fu_541_p2 | and_ln57_1_fu_537_p2);

assign or_ln57_11_fu_614_p2 = (or_ln57_9_reg_1168 | or_ln57_10_fu_608_p2);

assign or_ln57_12_fu_619_p2 = (or_ln57_8_fu_603_p2 | or_ln57_11_fu_614_p2);

assign or_ln57_13_fu_336_p2 = (and_ln57_fu_291_p2 | and_ln57_2_fu_295_p2);

assign or_ln57_14_fu_387_p2 = (and_ln57_4_fu_346_p2 | and_ln57_3_fu_342_p2);

assign or_ln57_15_fu_393_p2 = (or_ln57_14_fu_387_p2 | or_ln57_13_reg_1098);

assign or_ln57_16_fu_637_p2 = (and_ln57_6_fu_629_p2 | and_ln57_5_fu_625_p2);

assign or_ln57_17_fu_667_p2 = (or_ln57_16_fu_637_p2 | and_ln57_12_fu_661_p2);

assign or_ln57_18_fu_673_p2 = (or_ln57_17_fu_667_p2 | or_ln57_15_reg_1120);

assign or_ln57_1_fu_285_p2 = (icmp_ln57_3_fu_279_p2 | icmp_ln57_2_fu_273_p2);

assign or_ln57_2_fu_330_p2 = (icmp_ln57_5_fu_324_p2 | icmp_ln57_4_fu_318_p2);

assign or_ln57_3_fu_381_p2 = (icmp_ln57_7_fu_375_p2 | icmp_ln57_6_fu_369_p2);

assign or_ln57_4_fu_428_p2 = (icmp_ln57_9_fu_422_p2 | icmp_ln57_8_fu_416_p2);

assign or_ln57_5_fu_545_p2 = (icmp_ln57_11_reg_1184 | icmp_ln57_10_reg_1179);

assign or_ln57_6_fu_509_p2 = (icmp_ln57_13_reg_1163 | icmp_ln57_12_reg_1158);

assign or_ln57_7_fu_633_p2 = (icmp_ln57_15_reg_1205 | icmp_ln57_14_reg_1200);

assign or_ln57_8_fu_603_p2 = (and_ln57_11_fu_597_p2 | and_ln57_10_reg_1189);

assign or_ln57_9_fu_473_p2 = (and_ln57_9_fu_438_p2 | and_ln57_7_fu_434_p2);

assign or_ln57_fu_249_p2 = (icmp_ln57_fu_237_p2 | icmp_ln57_1_fu_243_p2);

assign or_ln62_fu_759_p2 = (or_ln57_18_fu_673_p2 | or_ln57_12_reg_1210);

assign select_ln35_1_fu_738_p3 = ((idx_fu_678_p2[0:0] == 1'b1) ? 5'd31 : 5'd0);

assign select_ln35_fu_683_p3 = ((idx_fu_678_p2[0:0] == 1'b1) ? 5'd31 : 5'd0);

assign select_ln62_fu_751_p3 = ((idx_fu_678_p2[0:0] == 1'b1) ? 4'd15 : 4'd7);

assign sext_ln35_1_fu_797_p1 = idx_2_fu_789_p3;

assign sext_ln35_2_fu_822_p1 = idx_3_fu_814_p3;

assign sext_ln35_3_fu_857_p1 = idx_4_fu_849_p3;

assign sext_ln35_fu_772_p1 = idx_1_fu_764_p3;

assign tmp_24_fu_259_p4 = {{bitcast_ln57_1_fu_255_p1[30:23]}};

assign tmp_27_fu_304_p4 = {{bitcast_ln57_2_fu_300_p1[30:23]}};

assign tmp_30_fu_355_p4 = {{bitcast_ln57_3_fu_351_p1[30:23]}};

assign tmp_33_fu_402_p4 = {{bitcast_ln57_4_fu_398_p1[30:23]}};

assign tmp_36_fu_483_p4 = {{bitcast_ln57_5_fu_479_p1[30:23]}};

assign tmp_37_fu_447_p4 = {{bitcast_ln57_6_fu_443_p1[30:23]}};

assign tmp_38_fu_553_p4 = {{bitcast_ln57_7_fu_549_p1[30:23]}};

assign tmp_39_fu_691_p4 = {{n_regions_read_reg_1030[7:1]}};

assign tmp_40_fu_717_p4 = {{n_regions_read_reg_1030[7:2]}};

assign tmp_41_fu_830_p4 = {{n_regions_read_reg_1030[7:3]}};

assign tmp_42_fu_896_p4 = {{n_regions_read_reg_1030[7:4]}};

assign tmp_fu_223_p4 = {{bitcast_ln57_fu_219_p1[30:23]}};

assign trunc_ln35_1_fu_801_p1 = idx_2_fu_789_p3[2:0];

assign trunc_ln35_2_fu_826_p1 = idx_3_fu_814_p3[2:0];

assign trunc_ln35_3_fu_921_p1 = idx_5_fu_914_p3[3:0];

assign trunc_ln35_4_fu_936_p1 = idx_6_fu_929_p3[3:0];

assign trunc_ln35_5_fu_951_p1 = idx_7_fu_944_p3[3:0];

assign trunc_ln35_6_fu_966_p1 = idx_8_fu_959_p3[3:0];

assign trunc_ln35_7_fu_981_p1 = idx_9_fu_974_p3[3:0];

assign trunc_ln35_8_fu_996_p1 = idx_10_fu_989_p3[3:0];

assign trunc_ln35_9_fu_1011_p1 = idx_11_fu_1004_p3[3:0];

assign trunc_ln35_fu_776_p1 = idx_1_fu_764_p3[2:0];

assign trunc_ln57_1_fu_269_p1 = bitcast_ln57_1_fu_255_p1[22:0];

assign trunc_ln57_2_fu_314_p1 = bitcast_ln57_2_fu_300_p1[22:0];

assign trunc_ln57_3_fu_365_p1 = bitcast_ln57_3_fu_351_p1[22:0];

assign trunc_ln57_4_fu_412_p1 = bitcast_ln57_4_fu_398_p1[22:0];

assign trunc_ln57_5_fu_493_p1 = bitcast_ln57_5_fu_479_p1[22:0];

assign trunc_ln57_6_fu_457_p1 = bitcast_ln57_6_fu_443_p1[22:0];

assign trunc_ln57_7_fu_563_p1 = bitcast_ln57_7_fu_549_p1[22:0];

assign trunc_ln57_fu_233_p1 = bitcast_ln57_fu_219_p1[22:0];

assign xor_ln57_fu_513_p2 = (grp_fu_187_p2 ^ 1'd1);

assign xor_ln57_fu_519_p2 = (grp_fu_193_p2 ^ 1'd1);

assign xor_ln57_fu_579_p2 = (grp_fu_187_p2 ^ 1'd1);

assign xor_ln57_fu_585_p2 = (grp_fu_193_p2 ^ 1'd1);

assign xor_ln57_fu_643_p2 = (grp_fu_187_p2 ^ 1'd1);

assign xor_ln57_fu_649_p2 = (grp_fu_193_p2 ^ 1'd1);

assign zext_ln62_10_fu_1019_p1 = trunc_ln35_9_fu_1011_p1;

assign zext_ln62_1_fu_810_p1 = trunc_ln35_1_fu_801_p1;

assign zext_ln62_2_fu_845_p1 = trunc_ln35_2_fu_826_p1;

assign zext_ln62_3_fu_911_p1 = $unsigned(idx_4_reg_1273);

assign zext_ln62_4_fu_925_p1 = trunc_ln35_3_fu_921_p1;

assign zext_ln62_5_fu_940_p1 = trunc_ln35_4_fu_936_p1;

assign zext_ln62_6_fu_955_p1 = trunc_ln35_5_fu_951_p1;

assign zext_ln62_7_fu_970_p1 = trunc_ln35_6_fu_966_p1;

assign zext_ln62_8_fu_985_p1 = trunc_ln35_7_fu_981_p1;

assign zext_ln62_9_fu_1000_p1 = trunc_ln35_8_fu_996_p1;

assign zext_ln62_fu_785_p1 = trunc_ln35_fu_776_p1;

endmodule //run_find_region
