{
  "design": {
    "design_info": {
      "boundary_crc": "0xFD98EDEF0721E722",
      "design_src": "SBD",
      "device": "xcu250-figd2104-2L-e",
      "name": "bd_d216",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "reset": {
        "psr_aclk_SLR0": ""
      },
      "interconnect": {
        "interconnect_ddr4_mem00": "",
        "vip_s00_axi": "",
        "vip_s04_axi": "",
        "vip_s05_axi": "",
        "vip_s06_axi": "",
        "vip_s07_axi": "",
        "vip_s08_axi": "",
        "vip_s09_axi": "",
        "vip_s10_axi": "",
        "vip_s11_axi": ""
      },
      "memory": {
        "ddr4_mem00": "",
        "psr_ddr4_mem00": "",
        "ddr4_mem00_ctrl_cc": "",
        "calib_concat": "",
        "calib_reduce": "",
        "calib_vector_concat": "",
        "psr_ctrl_interconnect": "",
        "interconnect_ddrmem_ctrl": "",
        "vip_DDR4_MEM00": "",
        "vip_ui_clk_DDR4_MEM00": "",
        "vip_ui_rst_DDR4_MEM00": "",
        "vip_ctrl_DDR4_MEM00": ""
      }
    },
    "interface_ports": {
      "S_AXI_CTRL": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S_AXI_CTRL",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "user_prop"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "50925925",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "25"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "default_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "default_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_sysclks_clk_out2",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S00_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S00_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "ip"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "ip"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "3",
            "value_src": "default_prop"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "default_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "default_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "0"
          }
        }
      },
      "S01_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S01_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "3",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S02_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S02_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "3",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S03_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S03_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "3",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S04_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S04_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "ip"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "ip"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_BRESP": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "1"
          }
        }
      },
      "S05_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S05_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "ip"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "ip"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "WRITE_ONLY",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "0",
            "value_src": "ip"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "2"
          }
        }
      },
      "S06_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S06_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "ip"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "ip"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_BRESP": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "3"
          }
        }
      },
      "S07_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S07_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "ip"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "ip"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "WRITE_ONLY",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "0",
            "value_src": "ip"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "4"
          }
        }
      },
      "S08_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S08_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "ip"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "ip"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_BRESP": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "5"
          }
        }
      },
      "S09_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S09_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "ip"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "ip"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "WRITE_ONLY",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "0",
            "value_src": "ip"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "6"
          }
        }
      },
      "S10_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S10_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "ip"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "ip"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_BRESP": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "7"
          }
        }
      },
      "S11_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S11_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "ip"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "ip"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "WRITE_ONLY",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "0",
            "value_src": "ip"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "8"
          }
        }
      },
      "DDR4_MEM00": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK_INTLV",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          }
        }
      },
      "DDR4_MEM01": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "DDR4_MEM02": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "DDR4_MEM03": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "DDR4_MEM00_DIFF_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "DDR4_MEM02_DIFF_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "DDR4_MEM03_DIFF_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S00_AXI:S01_AXI:S02_AXI:S03_AXI:S04_AXI:S05_AXI:S06_AXI:S07_AXI:S08_AXI:S09_AXI:S10_AXI:S11_AXI"
          },
          "ASSOCIATED_CLKEN": {
            "value": "m_sc_aclken",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aclk1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_CTRL"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_sysclks_clk_out2",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50925925",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "ddr4_mem01_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_c1_sys",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ddr4_mem00_ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.00",
            "value_src": "default_prop"
          }
        }
      },
      "ddr4_mem01_ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_memory_subsystem_0_ddr4_mem01_ui_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ddr4_mem02_ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_memory_subsystem_0_ddr4_mem02_ui_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ddr4_mem03_ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_memory_subsystem_0_ddr4_mem03_ui_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ddr4_mem00_sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ddr4_mem01_sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ddr4_mem02_sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ddr4_mem03_sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ddr4_mem_calib_complete": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ddr4_mem_calib_vec": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortWidth": {
            "value": "4",
            "value_src": "ip"
          }
        }
      }
    },
    "components": {
      "reset": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "psr_aclk_SLR0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk_SLR0_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "psr_aclk_SLR0/slowest_sync_clk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "psr_aclk_SLR0/ext_reset_in"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR0/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          }
        }
      },
      "interconnect": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S08_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S09_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S10_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S11_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ddr4_mem00_ui_clk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "interconnect_ddr4_mem00": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_DDR4_MEM00_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 LIM_R_LEN 256 PKT_W_THR 64 LIM_W_LEN 256} S01_Buffer {R_SIZE 512 W_SIZE 512} S01_Entry {PKT_R_THR 512 LIM_R_LEN 256 PKT_W_THR 64 LIM_W_LEN 256} S02_Buffer {R_SIZE 512 W_SIZE 512} S02_Entry {PKT_R_THR 512 LIM_R_LEN 256 PKT_W_THR 64 LIM_W_LEN 256} S03_Buffer {R_SIZE 512 W_SIZE 512} S03_Entry {PKT_R_THR 512 LIM_R_LEN 256 PKT_W_THR 64 LIM_W_LEN 256} S04_Buffer {R_SIZE 512} S04_Entry {PKT_R_THR 512 LIM_R_LEN 256} S05_Buffer {W_SIZE 512} S05_Entry {PKT_W_THR 64 LIM_W_LEN 256} S06_Buffer {R_SIZE 512} S06_Entry {PKT_R_THR 512 LIM_R_LEN 256} S07_Buffer {W_SIZE 512} S07_Entry {PKT_W_THR 64 LIM_W_LEN 256} S08_Buffer {R_SIZE 512} S08_Entry {PKT_R_THR 512 LIM_R_LEN 256}}}"
              },
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "9"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                }
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                }
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                }
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                }
              },
              "S04_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                }
              },
              "S05_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                }
              },
              "S06_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                }
              },
              "S07_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                }
              },
              "S08_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S01_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S02_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S03_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S04_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S05_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S06_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S07_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S08_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                }
              }
            }
          },
          "vip_s00_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S00_AXI_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "vip_s04_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S04_AXI_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "vip_s05_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S05_AXI_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "vip_s06_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S06_AXI_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "vip_s07_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S07_AXI_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "vip_s08_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S08_AXI_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "vip_s09_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S09_AXI_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "vip_s10_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S10_AXI_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "vip_s11_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S11_AXI_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_DDR4_MEM00_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "interconnect_ddr4_mem00/M00_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "vip_s00_axi/S_AXI"
            ]
          },
          "vip_S04_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_ddr4_mem00/S01_AXI",
              "vip_s04_axi/M_AXI"
            ]
          },
          "S05_AXI_1": {
            "interface_ports": [
              "S05_AXI",
              "vip_s05_axi/S_AXI"
            ]
          },
          "S07_AXI_1": {
            "interface_ports": [
              "S07_AXI",
              "vip_s07_axi/S_AXI"
            ]
          },
          "S06_AXI_1": {
            "interface_ports": [
              "S06_AXI",
              "vip_s06_axi/S_AXI"
            ]
          },
          "S04_AXI_1": {
            "interface_ports": [
              "S04_AXI",
              "vip_s04_axi/S_AXI"
            ]
          },
          "S09_AXI_1": {
            "interface_ports": [
              "S09_AXI",
              "vip_s09_axi/S_AXI"
            ]
          },
          "vip_S09_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_ddr4_mem00/S06_AXI",
              "vip_s09_axi/M_AXI"
            ]
          },
          "vip_S05_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_ddr4_mem00/S02_AXI",
              "vip_s05_axi/M_AXI"
            ]
          },
          "S08_AXI_1": {
            "interface_ports": [
              "S08_AXI",
              "vip_s08_axi/S_AXI"
            ]
          },
          "vip_S07_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_ddr4_mem00/S04_AXI",
              "vip_s07_axi/M_AXI"
            ]
          },
          "vip_S08_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_ddr4_mem00/S05_AXI",
              "vip_s08_axi/M_AXI"
            ]
          },
          "vip_S10_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_ddr4_mem00/S07_AXI",
              "vip_s10_axi/M_AXI"
            ]
          },
          "vip_S11_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_ddr4_mem00/S08_AXI",
              "vip_s11_axi/M_AXI"
            ]
          },
          "vip_S06_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_ddr4_mem00/S03_AXI",
              "vip_s06_axi/M_AXI"
            ]
          },
          "S10_AXI_1": {
            "interface_ports": [
              "S10_AXI",
              "vip_s10_axi/S_AXI"
            ]
          },
          "S11_AXI_1": {
            "interface_ports": [
              "S11_AXI",
              "vip_s11_axi/S_AXI"
            ]
          },
          "vip_S00_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_ddr4_mem00/S00_AXI",
              "vip_s00_axi/M_AXI"
            ]
          }
        },
        "nets": {
          "vip_ui_clk_DDR4_MEM00_clk_out": {
            "ports": [
              "ddr4_mem00_ui_clk",
              "interconnect_ddr4_mem00/aclk"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "aresetn",
              "vip_s00_axi/aresetn",
              "vip_s04_axi/aresetn",
              "vip_s05_axi/aresetn",
              "vip_s06_axi/aresetn",
              "vip_s07_axi/aresetn",
              "vip_s08_axi/aresetn",
              "vip_s09_axi/aresetn",
              "vip_s10_axi/aresetn",
              "vip_s11_axi/aresetn",
              "interconnect_ddr4_mem00/aresetn"
            ]
          },
          "aclk_1": {
            "ports": [
              "aclk",
              "vip_s00_axi/aclk",
              "vip_s04_axi/aclk",
              "vip_s05_axi/aclk",
              "vip_s06_axi/aclk",
              "vip_s07_axi/aclk",
              "vip_s08_axi/aclk",
              "vip_s09_axi/aclk",
              "vip_s10_axi/aclk",
              "vip_s11_axi/aclk",
              "interconnect_ddr4_mem00/aclk1"
            ]
          }
        }
      },
      "memory": {
        "interface_ports": {
          "DDR4_MEM00_DIFF_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "DDR4_MEM00": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ddr4_mem00_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "ddr4_mem00_ui_clk": {
            "type": "clk",
            "direction": "O"
          },
          "aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "ddr4_mem_calib_complete": {
            "direction": "O"
          },
          "ddr4_mem_calib_vec": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "ddr4_mem00": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "bd_d216_ddr4_mem00_0",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "100"
              },
              "C0.BANK_GROUP_WIDTH": {
                "value": "2"
              },
              "C0.CKE_WIDTH": {
                "value": "1"
              },
              "C0.CS_WIDTH": {
                "value": "1"
              },
              "C0.DDR4_AUTO_AP_COL_A3": {
                "value": "true"
              },
              "C0.DDR4_AxiAddressWidth": {
                "value": "34"
              },
              "C0.DDR4_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK_INTLV"
              },
              "C0.ODT_WIDTH": {
                "value": "1"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_300mhz_clk0"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_c0"
              }
            }
          },
          "psr_ddr4_mem00": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_ddr4_mem00_0"
          },
          "ddr4_mem00_ctrl_cc": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "bd_d216_ddr4_mem00_ctrl_cc_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "calib_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bd_d216_calib_concat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "1"
              }
            }
          },
          "calib_reduce": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "bd_d216_calib_reduce_0",
            "parameters": {
              "C_OPERATION": {
                "value": "and"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "calib_vector_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bd_d216_calib_vector_concat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "psr_ctrl_interconnect": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_ctrl_interconnect_0"
          },
          "interconnect_ddrmem_ctrl": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "bd_d216_interconnect_ddrmem_ctrl_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "vip_DDR4_MEM00": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_DDR4_MEM00_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "vip_ui_clk_DDR4_MEM00": {
            "vlnv": "xilinx.com:ip:clk_vip:1.0",
            "xci_name": "bd_d216_vip_ui_clk_DDR4_MEM00_0"
          },
          "vip_ui_rst_DDR4_MEM00": {
            "vlnv": "xilinx.com:ip:rst_vip:1.0",
            "xci_name": "bd_d216_vip_ui_rst_DDR4_MEM00_0"
          },
          "vip_ctrl_DDR4_MEM00": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_ctrl_DDR4_MEM00_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "ddr4_mem00_ctrl_cc_M_AXI": {
            "interface_ports": [
              "ddr4_mem00_ctrl_cc/M_AXI",
              "ddr4_mem00/C0_DDR4_S_AXI_CTRL"
            ]
          },
          "vip_ctrl_DDR4_MEM00_M_AXI": {
            "interface_ports": [
              "ddr4_mem00_ctrl_cc/S_AXI",
              "vip_ctrl_DDR4_MEM00/M_AXI"
            ]
          },
          "vip_DDR4_MEM00_M_AXI": {
            "interface_ports": [
              "ddr4_mem00/C0_DDR4_S_AXI",
              "vip_DDR4_MEM00/M_AXI"
            ]
          },
          "interconnect_ddrmem_ctrl_M_AXI": {
            "interface_ports": [
              "interconnect_ddrmem_ctrl/M_AXI",
              "vip_ctrl_DDR4_MEM00/S_AXI"
            ]
          },
          "DDR4_MEM00_DIFF_CLK_1": {
            "interface_ports": [
              "DDR4_MEM00_DIFF_CLK",
              "ddr4_mem00/C0_SYS_CLK"
            ]
          },
          "ddr4_mem00_C0_DDR4": {
            "interface_ports": [
              "DDR4_MEM00",
              "ddr4_mem00/C0_DDR4"
            ]
          },
          "S_AXI_CTRL_1": {
            "interface_ports": [
              "S_AXI_CTRL",
              "interconnect_ddrmem_ctrl/S_AXI"
            ]
          },
          "interconnect_DDR4_MEM00_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "vip_DDR4_MEM00/S_AXI"
            ]
          }
        },
        "nets": {
          "ddr4_mem00_c0_init_calib_complete": {
            "ports": [
              "ddr4_mem00/c0_init_calib_complete",
              "calib_concat/In0",
              "calib_vector_concat/In0"
            ]
          },
          "ddr4_mem00_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_mem00/c0_ddr4_ui_clk",
              "vip_ui_clk_DDR4_MEM00/clk_in"
            ]
          },
          "ddr4_mem00_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_mem00/c0_ddr4_ui_clk_sync_rst",
              "vip_ui_rst_DDR4_MEM00/rst_in"
            ]
          },
          "psr_ddr4_mem00_interconnect_aresetn": {
            "ports": [
              "psr_ddr4_mem00/interconnect_aresetn",
              "ddr4_mem00/c0_ddr4_aresetn",
              "ddr4_mem00_ctrl_cc/m_axi_aresetn",
              "vip_DDR4_MEM00/aresetn"
            ]
          },
          "vip_ui_rst_DDR4_MEM00_rst_out": {
            "ports": [
              "vip_ui_rst_DDR4_MEM00/rst_out",
              "psr_ddr4_mem00/ext_reset_in"
            ]
          },
          "psr_ctrl_interconnect_interconnect_aresetn": {
            "ports": [
              "psr_ctrl_interconnect/interconnect_aresetn",
              "ddr4_mem00_ctrl_cc/s_axi_aresetn",
              "interconnect_ddrmem_ctrl/aresetn",
              "vip_ctrl_DDR4_MEM00/aresetn"
            ]
          },
          "calib_concat_dout": {
            "ports": [
              "calib_concat/dout",
              "calib_reduce/Op1"
            ]
          },
          "ddr4_mem00_sys_rst_1": {
            "ports": [
              "ddr4_mem00_sys_rst",
              "ddr4_mem00/sys_rst"
            ]
          },
          "vip_ui_clk_DDR4_MEM00_clk_out": {
            "ports": [
              "vip_ui_clk_DDR4_MEM00/clk_out",
              "ddr4_mem00_ui_clk",
              "ddr4_mem00_ctrl_cc/m_axi_aclk",
              "vip_DDR4_MEM00/aclk",
              "psr_ddr4_mem00/slowest_sync_clk"
            ]
          },
          "aclk1_1": {
            "ports": [
              "aclk1",
              "psr_ctrl_interconnect/slowest_sync_clk",
              "interconnect_ddrmem_ctrl/aclk",
              "vip_ctrl_DDR4_MEM00/aclk",
              "ddr4_mem00_ctrl_cc/s_axi_aclk"
            ]
          },
          "calib_reduce_Res": {
            "ports": [
              "calib_reduce/Res",
              "ddr4_mem_calib_complete"
            ]
          },
          "calib_vector_concat_dout": {
            "ports": [
              "calib_vector_concat/dout",
              "ddr4_mem_calib_vec"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "psr_ctrl_interconnect/ext_reset_in"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_CTRL_1": {
        "interface_ports": [
          "S_AXI_CTRL",
          "memory/S_AXI_CTRL"
        ]
      },
      "ddr4_mem00_C0_DDR4": {
        "interface_ports": [
          "DDR4_MEM00",
          "memory/DDR4_MEM00"
        ]
      },
      "DDR4_MEM00_DIFF_CLK_1": {
        "interface_ports": [
          "DDR4_MEM00_DIFF_CLK",
          "memory/DDR4_MEM00_DIFF_CLK"
        ]
      },
      "S10_AXI_1": {
        "interface_ports": [
          "S10_AXI",
          "interconnect/S10_AXI"
        ]
      },
      "S06_AXI_1": {
        "interface_ports": [
          "S06_AXI",
          "interconnect/S06_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "S00_AXI",
          "interconnect/S00_AXI"
        ]
      },
      "S08_AXI_1": {
        "interface_ports": [
          "S08_AXI",
          "interconnect/S08_AXI"
        ]
      },
      "S05_AXI_1": {
        "interface_ports": [
          "S05_AXI",
          "interconnect/S05_AXI"
        ]
      },
      "S09_AXI_1": {
        "interface_ports": [
          "S09_AXI",
          "interconnect/S09_AXI"
        ]
      },
      "S11_AXI_1": {
        "interface_ports": [
          "S11_AXI",
          "interconnect/S11_AXI"
        ]
      },
      "interconnect_DDR4_MEM00_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI",
          "memory/S_AXI"
        ]
      },
      "S07_AXI_1": {
        "interface_ports": [
          "S07_AXI",
          "interconnect/S07_AXI"
        ]
      },
      "S04_AXI_1": {
        "interface_ports": [
          "S04_AXI",
          "interconnect/S04_AXI"
        ]
      }
    },
    "nets": {
      "aresetn_1": {
        "ports": [
          "aresetn",
          "reset/aresetn",
          "memory/aresetn"
        ]
      },
      "aclk_1": {
        "ports": [
          "aclk",
          "reset/aclk",
          "interconnect/aclk"
        ]
      },
      "aclk1_1": {
        "ports": [
          "aclk1",
          "memory/aclk1"
        ]
      },
      "ddr4_mem00_sys_rst_1": {
        "ports": [
          "ddr4_mem00_sys_rst",
          "memory/ddr4_mem00_sys_rst"
        ]
      },
      "calib_reduce_Res": {
        "ports": [
          "memory/ddr4_mem_calib_complete",
          "ddr4_mem_calib_complete"
        ]
      },
      "calib_vector_concat_dout": {
        "ports": [
          "memory/ddr4_mem_calib_vec",
          "ddr4_mem_calib_vec"
        ]
      },
      "psr_aclk_SLR0_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn",
          "interconnect/aresetn"
        ]
      },
      "vip_ui_clk_DDR4_MEM00_clk_out": {
        "ports": [
          "memory/ddr4_mem00_ui_clk",
          "ddr4_mem00_ui_clk",
          "interconnect/ddr4_mem00_ui_clk"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_CTRL": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ddr4_mem00_C0_REG": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x1000000",
                "range": "64K"
              }
            }
          },
          "S00_AXI": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ddr4_mem00_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "16G"
              }
            }
          },
          "S01_AXI": {
            "range": "512G",
            "width": "39"
          },
          "S02_AXI": {
            "range": "512G",
            "width": "39"
          },
          "S03_AXI": {
            "range": "512G",
            "width": "39"
          },
          "S04_AXI": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ddr4_mem00_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "16G"
              }
            }
          },
          "S05_AXI": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ddr4_mem00_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "16G"
              }
            }
          },
          "S06_AXI": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ddr4_mem00_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "16G"
              }
            }
          },
          "S07_AXI": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ddr4_mem00_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "16G"
              }
            }
          },
          "S08_AXI": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ddr4_mem00_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "16G"
              }
            }
          },
          "S09_AXI": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ddr4_mem00_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "16G"
              }
            }
          },
          "S10_AXI": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ddr4_mem00_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "16G"
              }
            }
          },
          "S11_AXI": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ddr4_mem00_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "16G"
              }
            }
          }
        }
      }
    }
  }
}