<strong>verilog-signals-edit-wire-reg</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-signals-edit-wire-reg <u>IN-LIST</u>)</br>
</br>
Return all signals in <u>IN-LIST</u> with wire/reg data types made blank.