#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xaa6f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaa70c0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0xa969e0 .functor NOT 1, L_0xadaa20, C4<0>, C4<0>, C4<0>;
L_0xada780 .functor XOR 4, L_0xada620, L_0xada6e0, C4<0000>, C4<0000>;
L_0xada910 .functor XOR 4, L_0xada780, L_0xada840, C4<0000>, C4<0000>;
v0xad7d60_0 .net *"_ivl_10", 3 0, L_0xada840;  1 drivers
v0xad7e60_0 .net *"_ivl_12", 3 0, L_0xada910;  1 drivers
v0xad7f40_0 .net *"_ivl_2", 3 0, L_0xada0c0;  1 drivers
v0xad8000_0 .net *"_ivl_4", 3 0, L_0xada620;  1 drivers
v0xad80e0_0 .net *"_ivl_6", 3 0, L_0xada6e0;  1 drivers
v0xad8210_0 .net *"_ivl_8", 3 0, L_0xada780;  1 drivers
v0xad82f0_0 .net "c", 0 0, v0xad5ed0_0;  1 drivers
v0xad8390_0 .var "clk", 0 0;
v0xad8430_0 .net "d", 0 0, v0xad6010_0;  1 drivers
v0xad84d0_0 .net "mux_in_dut", 3 0, L_0xad9e70;  1 drivers
v0xad8570_0 .net "mux_in_ref", 3 0, L_0xad8d60;  1 drivers
v0xad8610_0 .var/2u "stats1", 159 0;
v0xad86d0_0 .var/2u "strobe", 0 0;
v0xad8790_0 .net "tb_match", 0 0, L_0xadaa20;  1 drivers
v0xad8850_0 .net "tb_mismatch", 0 0, L_0xa969e0;  1 drivers
v0xad8910_0 .net "wavedrom_enable", 0 0, v0xad60b0_0;  1 drivers
v0xad89e0_0 .net "wavedrom_title", 511 0, v0xad6150_0;  1 drivers
L_0xada0c0 .concat [ 4 0 0 0], L_0xad8d60;
L_0xada620 .concat [ 4 0 0 0], L_0xad8d60;
L_0xada6e0 .concat [ 4 0 0 0], L_0xad9e70;
L_0xada840 .concat [ 4 0 0 0], L_0xad8d60;
L_0xadaa20 .cmp/eeq 4, L_0xada0c0, L_0xada910;
S_0xaab510 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0xaa70c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0xa96ce0 .functor OR 1, v0xad5ed0_0, v0xad6010_0, C4<0>, C4<0>;
L_0xa97020 .functor NOT 1, v0xad6010_0, C4<0>, C4<0>, C4<0>;
L_0xaabfa0 .functor AND 1, v0xad5ed0_0, v0xad6010_0, C4<1>, C4<1>;
v0xaa22b0_0 .net *"_ivl_10", 0 0, L_0xa97020;  1 drivers
v0xaa2350_0 .net *"_ivl_15", 0 0, L_0xaabfa0;  1 drivers
v0xa967a0_0 .net *"_ivl_2", 0 0, L_0xa96ce0;  1 drivers
L_0x7f212ceb4018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa96ab0_0 .net/2s *"_ivl_6", 0 0, L_0x7f212ceb4018;  1 drivers
v0xa96df0_0 .net "c", 0 0, v0xad5ed0_0;  alias, 1 drivers
v0xa97130_0 .net "d", 0 0, v0xad6010_0;  alias, 1 drivers
v0xad5580_0 .net "mux_in", 3 0, L_0xad8d60;  alias, 1 drivers
L_0xad8d60 .concat8 [ 1 1 1 1], L_0xa96ce0, L_0x7f212ceb4018, L_0xa97020, L_0xaabfa0;
S_0xad56e0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0xaa70c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xad5ed0_0 .var "c", 0 0;
v0xad5f70_0 .net "clk", 0 0, v0xad8390_0;  1 drivers
v0xad6010_0 .var "d", 0 0;
v0xad60b0_0 .var "wavedrom_enable", 0 0;
v0xad6150_0 .var "wavedrom_title", 511 0;
E_0xaa5b10/0 .event negedge, v0xad5f70_0;
E_0xaa5b10/1 .event posedge, v0xad5f70_0;
E_0xaa5b10 .event/or E_0xaa5b10/0, E_0xaa5b10/1;
E_0xaa5d80 .event negedge, v0xad5f70_0;
E_0xaa6120 .event posedge, v0xad5f70_0;
S_0xad59d0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0xad56e0;
 .timescale -12 -12;
v0xad5bd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xad5cd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0xad56e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xad6300 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xaa70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0xaa20b0 .functor NOT 1, v0xad6010_0, C4<0>, C4<0>, C4<0>;
L_0xad8ef0 .functor AND 1, v0xad5ed0_0, L_0xaa20b0, C4<1>, C4<1>;
L_0xad8fd0 .functor NOT 1, v0xad5ed0_0, C4<0>, C4<0>, C4<0>;
L_0xad9040 .functor AND 1, L_0xad8fd0, v0xad6010_0, C4<1>, C4<1>;
L_0xad9240 .functor OR 1, L_0xad8ef0, L_0xad9040, C4<0>, C4<0>;
L_0xad9350 .functor NOT 1, v0xad5ed0_0, C4<0>, C4<0>, C4<0>;
L_0xad9510 .functor NOT 1, v0xad6010_0, C4<0>, C4<0>, C4<0>;
L_0xad9580 .functor AND 1, L_0xad9350, L_0xad9510, C4<1>, C4<1>;
L_0xad96e0 .functor NOT 1, v0xad5ed0_0, C4<0>, C4<0>, C4<0>;
L_0xad9750 .functor AND 1, L_0xad96e0, v0xad6010_0, C4<1>, C4<1>;
L_0xad9870 .functor OR 1, L_0xad9580, L_0xad9750, C4<0>, C4<0>;
L_0xad9930 .functor NOT 1, v0xad5ed0_0, C4<0>, C4<0>, C4<0>;
L_0xad9a10 .functor NOT 1, v0xad6010_0, C4<0>, C4<0>, C4<0>;
L_0xad9a80 .functor AND 1, L_0xad9930, L_0xad9a10, C4<1>, C4<1>;
L_0xad99a0 .functor NOT 1, v0xad5ed0_0, C4<0>, C4<0>, C4<0>;
L_0xad9c10 .functor AND 1, L_0xad99a0, v0xad6010_0, C4<1>, C4<1>;
L_0xad9d60 .functor OR 1, L_0xad9a80, L_0xad9c10, C4<0>, C4<0>;
L_0xada050 .functor NOT 1, v0xad6010_0, C4<0>, C4<0>, C4<0>;
L_0xada160 .functor AND 1, v0xad5ed0_0, L_0xada050, C4<1>, C4<1>;
L_0xada220 .functor NOT 1, v0xad5ed0_0, C4<0>, C4<0>, C4<0>;
L_0xada340 .functor AND 1, L_0xada220, v0xad6010_0, C4<1>, C4<1>;
L_0xada400 .functor OR 1, L_0xada160, L_0xada340, C4<0>, C4<0>;
v0xad64e0_0 .net *"_ivl_10", 0 0, L_0xad9240;  1 drivers
v0xad65e0_0 .net *"_ivl_14", 0 0, L_0xad9350;  1 drivers
v0xad66c0_0 .net *"_ivl_16", 0 0, L_0xad9510;  1 drivers
v0xad6780_0 .net *"_ivl_18", 0 0, L_0xad9580;  1 drivers
v0xad6860_0 .net *"_ivl_2", 0 0, L_0xaa20b0;  1 drivers
v0xad6990_0 .net *"_ivl_20", 0 0, L_0xad96e0;  1 drivers
v0xad6a70_0 .net *"_ivl_22", 0 0, L_0xad9750;  1 drivers
v0xad6b50_0 .net *"_ivl_24", 0 0, L_0xad9870;  1 drivers
v0xad6c30_0 .net *"_ivl_28", 0 0, L_0xad9930;  1 drivers
v0xad6d10_0 .net *"_ivl_30", 0 0, L_0xad9a10;  1 drivers
v0xad6df0_0 .net *"_ivl_32", 0 0, L_0xad9a80;  1 drivers
v0xad6ed0_0 .net *"_ivl_34", 0 0, L_0xad99a0;  1 drivers
v0xad6fb0_0 .net *"_ivl_36", 0 0, L_0xad9c10;  1 drivers
v0xad7090_0 .net *"_ivl_38", 0 0, L_0xad9d60;  1 drivers
v0xad7170_0 .net *"_ivl_4", 0 0, L_0xad8ef0;  1 drivers
v0xad7250_0 .net *"_ivl_43", 0 0, L_0xada050;  1 drivers
v0xad7330_0 .net *"_ivl_45", 0 0, L_0xada160;  1 drivers
v0xad7410_0 .net *"_ivl_47", 0 0, L_0xada220;  1 drivers
v0xad74f0_0 .net *"_ivl_49", 0 0, L_0xada340;  1 drivers
v0xad75d0_0 .net *"_ivl_51", 0 0, L_0xada400;  1 drivers
v0xad76b0_0 .net *"_ivl_6", 0 0, L_0xad8fd0;  1 drivers
v0xad7790_0 .net *"_ivl_8", 0 0, L_0xad9040;  1 drivers
v0xad7870_0 .net "c", 0 0, v0xad5ed0_0;  alias, 1 drivers
v0xad7910_0 .net "d", 0 0, v0xad6010_0;  alias, 1 drivers
v0xad7a00_0 .net "mux_in", 3 0, L_0xad9e70;  alias, 1 drivers
L_0xad9e70 .concat8 [ 1 1 1 1], L_0xad9240, L_0xad9870, L_0xad9d60, L_0xada400;
S_0xad7b60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0xaa70c0;
 .timescale -12 -12;
E_0xa909f0 .event anyedge, v0xad86d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xad86d0_0;
    %nor/r;
    %assign/vec4 v0xad86d0_0, 0;
    %wait E_0xa909f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xad56e0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xad6010_0, 0;
    %assign/vec4 v0xad5ed0_0, 0;
    %wait E_0xaa5d80;
    %wait E_0xaa6120;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xad6010_0, 0;
    %assign/vec4 v0xad5ed0_0, 0;
    %wait E_0xaa6120;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xad6010_0, 0;
    %assign/vec4 v0xad5ed0_0, 0;
    %wait E_0xaa6120;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xad6010_0, 0;
    %assign/vec4 v0xad5ed0_0, 0;
    %wait E_0xaa6120;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xad6010_0, 0;
    %assign/vec4 v0xad5ed0_0, 0;
    %wait E_0xaa5d80;
    %fork TD_tb.stim1.wavedrom_stop, S_0xad5cd0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaa5b10;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xad6010_0, 0;
    %assign/vec4 v0xad5ed0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xaa70c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad8390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad86d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xaa70c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xad8390_0;
    %inv;
    %store/vec4 v0xad8390_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xaa70c0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0xad5f70_0, v0xad8850_0, v0xad82f0_0, v0xad8430_0, v0xad8570_0, v0xad84d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xaa70c0;
T_7 ;
    %load/vec4 v0xad8610_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xad8610_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xad8610_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0xad8610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xad8610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xad8610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xad8610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xaa70c0;
T_8 ;
    %wait E_0xaa5b10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xad8610_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad8610_0, 4, 32;
    %load/vec4 v0xad8790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xad8610_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad8610_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xad8610_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad8610_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xad8570_0;
    %load/vec4 v0xad8570_0;
    %load/vec4 v0xad84d0_0;
    %xor;
    %load/vec4 v0xad8570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xad8610_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad8610_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xad8610_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad8610_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/ece241_2014_q3/iter3/response0/top_module.sv";
