2024.2:
 * Version 9.0 (Rev. 22)
 * General: Reduced number of internal subcores used, no functional change
 * Revision change in one or more subcores

2024.1.2:
 * Version 9.0 (Rev. 21)
 * No changes

2024.1.1:
 * Version 9.0 (Rev. 21)
 * No changes

2024.1:
 * Version 9.0 (Rev. 21)
 * General: IP packaging adjustments to address warnings from IP Packager integrity check
 * Revision change in one or more subcores

2023.2.2:
 * Version 9.0 (Rev. 20)
 * Revision change in one or more subcores

2023.2.1:
 * Version 9.0 (Rev. 19)
 * No changes

2023.2:
 * Version 9.0 (Rev. 19)
 * General: Rebrand to AMD copyright information
 * Revision change in one or more subcores

2023.1.2:
 * Version 9.0 (Rev. 18)
 * No changes

2023.1.1:
 * Version 9.0 (Rev. 18)
 * No changes

2023.1:
 * Version 9.0 (Rev. 18)
 * Revision change in one or more subcores

2022.2.2:
 * Version 9.0 (Rev. 17)
 * No changes

2022.2.1:
 * Version 9.0 (Rev. 17)
 * No changes

2022.2:
 * Version 9.0 (Rev. 17)
 * No changes

2022.1.2:
 * Version 9.0 (Rev. 17)
 * No changes

2022.1.1:
 * Version 9.0 (Rev. 17)
 * No changes

2022.1:
 * Version 9.0 (Rev. 17)
 * Revision change in one or more subcores

2021.2.2:
 * Version 9.0 (Rev. 16)
 * No changes

2021.2.1:
 * Version 9.0 (Rev. 16)
 * No changes

2021.2:
 * Version 9.0 (Rev. 16)
 * No changes

2021.1.1:
 * Version 9.0 (Rev. 16)
 * No changes

2021.1:
 * Version 9.0 (Rev. 16)
 * No changes

2020.3:
 * Version 9.0 (Rev. 16)
 * No changes

2020.2.2:
 * Version 9.0 (Rev. 16)
 * No changes

2020.2.1:
 * Version 9.0 (Rev. 16)
 * No changes

2020.2:
 * Version 9.0 (Rev. 16)
 * No changes

2020.1.1:
 * Version 9.0 (Rev. 16)
 * No changes

2020.1:
 * Version 9.0 (Rev. 16)
 * No changes

2019.2.2:
 * Version 9.0 (Rev. 16)
 * No changes

2019.2.1:
 * Version 9.0 (Rev. 16)
 * No changes

2019.2:
 * Version 9.0 (Rev. 16)
 * General: polarity of CE changed in metadata. No change to functionality.
 * Revision change in one or more subcores

2019.1.3:
 * Version 9.0 (Rev. 15)
 * No changes

2019.1.2:
 * Version 9.0 (Rev. 15)
 * No changes

2019.1.1:
 * Version 9.0 (Rev. 15)
 * No changes

2019.1:
 * Version 9.0 (Rev. 15)
 * Revision change in one or more subcores

2018.3.1:
 * Version 9.0 (Rev. 14)
 * No changes

2018.3:
 * Version 9.0 (Rev. 14)
 * Bug Fix: This revision addresses excessive synthesis times for configurations with a large range of variable symbol counts
 * Revision change in one or more subcores

2018.2:
 * Version 9.0 (Rev. 13)
 * No changes

2018.1:
 * Version 9.0 (Rev. 13)
 * Revision change in one or more subcores

2017.4:
 * Version 9.0 (Rev. 12)
 * No changes

2017.3:
 * Version 9.0 (Rev. 12)
 * Bug Fix: This revision fixes an issue that could occur when the core has an S_AXIS_CTRL channel input. If a single control value was written before any data was written then s_axis_input_tready would not remain high for the entire codeword to be input: AR69370
 * Revision change in one or more subcores

2017.2:
 * Version 9.0 (Rev. 11)
 * No changes

2017.1:
 * Version 9.0 (Rev. 11)
 * No changes

2016.4:
 * Version 9.0 (Rev. 11)
 * No changes

2016.3:
 * Version 9.0 (Rev. 11)
 * General: Support for Spartan7 devices
 * Revision change in one or more subcores

2016.2:
 * Version 9.0 (Rev. 10)
 * No changes

2016.1:
 * Version 9.0 (Rev. 10)
 * Revision change in one or more subcores

2015.4.2:
 * Version 9.0 (Rev. 9)
 * No changes

2015.4.1:
 * Version 9.0 (Rev. 9)
 * No changes

2015.4:
 * Version 9.0 (Rev. 9)
 * Revision change in one or more subcores

2015.3:
 * Version 9.0 (Rev. 8)
 * IP revision number added to HDL module, library, and include file names, to support designs with both locked and upgraded IP instances
 * Revision change in one or more subcores

2015.2.1:
 * Version 9.0 (Rev. 7)
 * No changes

2015.2:
 * Version 9.0 (Rev. 7)
 * No changes

2015.1:
 * Version 9.0 (Rev. 7)
 * Addition of Beta support for future devices
 * Supported devices and production status are now determined automatically, to simplify support for future devices

2014.4.1:
 * Version 9.0 (Rev. 6)
 * No changes

2014.4:
 * Version 9.0 (Rev. 6)
 * Encrypted source files are concatenated together to reduce the number of files and to reduce simulator compile time
 * Enabled out-of-context clock frequency setting by adding FREQ_HZ parameter to clock interface aclk_intf

2014.3:
 * Version 9.0 (Rev. 5)
 * Bugfix in demonstration testbench correcting the assignment of subfields for the control channel, S_AXIS_CTRL.

2014.2:
 * Version 9.0 (Rev. 4)
 * No changes

2014.1:
 * Version 9.0 (Rev. 4)
 * Internal device family name change, no functional changes
 * Enable third party synthesis tools to read encrypted netlists (but not source HDL)
 * c_compare_carry_structure, c_compare_eq_ne, c_mux_bit_v12_0_viv and c_shift_ram_v12_0_legacy vhd files rephrased to eliminate warnings. Functionality unaffected.
 * Support for Virtex Ultrascale devices at Pre-Production Status

2013.4:
 * Version 9.0 (Rev. 3)
 * Support for Kintex Ultrascale devices at Pre-Production Status

2013.3:
 * Version 9.0 (Rev. 2)
 * Internal standardization in source file delivery, does not change behavior
 * Support for Automotive Artix-7, Automotive Zynq, Defense Grade Artix-7, Defense Grade Zynq and Lower Power Artix-7 devices at Production Status
 * Added default constraints for out of context flow
 * Added support for Cadence IES and Synopsys VCS simulators

2013.2:
 * Version 9.0 (Rev. 1)
 * Support for Series 7 devices at Production status
 * Beta support for future devices
 * Removing support for Defense Grade Low Power Artix7

2013.1:
 * Version 9.0
 * Native Vivado Release
 * There have been no functional or interface changes to this IP.  The version number has changed to support unique versioning in Vivado starting with 2013.1.

(c) Copyright 2002 - 2024 Advanced Micro Devices, Inc. All rights reserved.

This file contains confidential and proprietary information
of AMD and is protected under U.S. and international copyright
and other intellectual property laws.

DISCLAIMER
This disclaimer is not a license and does not grant any
rights to the materials distributed herewith. Except as
otherwise provided in a valid license issued to you by
AMD, and to the maximum extent permitted by applicable
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
(2) AMD shall not be liable (whether in contract or tort,
including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature
related to, arising under or in connection with these
materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of
loss or damage suffered as a result of any action brought
by a third party) even if such damage or loss was
reasonably foreseeable or AMD had been advised of the
possibility of the same.

CRITICAL APPLICATIONS
AMD products are not designed or intended to be fail-
safe, or for use in any application requiring fail-safe
performance, such as life-support or safety devices or
systems, Class III medical devices, nuclear facilities,
applications related to the deployment of airbags, or any
other applications that could lead to death, personal
injury, or severe property or environmental damage
(individually and collectively, "Critical
Applications"). Customer assumes the sole risk and
liability of any use of AMD products in Critical
Applications, subject only to applicable laws and
regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
PART OF THIS FILE AT ALL TIMES.
