\hypertarget{struct__hw__dac}{}\section{\+\_\+hw\+\_\+dac Struct Reference}
\label{struct__hw__dac}\index{\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}}


All D\+AC module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dac.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__dac__datnl}{hw\_dac\_datnl\_t} \hyperlink{struct__hw__dac_a453ec3e79381cff97e0cf8d8bb9c912b}{DATnL}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__dac__datnh}{hw\_dac\_datnh\_t} \hyperlink{struct__hw__dac_a70491d703f0dc2b014d2e6bb6a4591a8}{DATnH}\\
\} {\bfseries DAT} \mbox{[}16\mbox{]}\hypertarget{struct__hw__dac_a7d5af9dbceed83854eb41a2859d1a826}{}\label{struct__hw__dac_a7d5af9dbceed83854eb41a2859d1a826}
\\

\end{tabbing}\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__dac__sr}{hw\+\_\+dac\+\_\+sr\+\_\+t} \hyperlink{struct__hw__dac_a0320f3455f922d2d918163a0a750b60d}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__dac__c0}{hw\+\_\+dac\+\_\+c0\+\_\+t} \hyperlink{struct__hw__dac_a9236a838c2f58bf9b4091214e1124639}{C0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__dac__c1}{hw\+\_\+dac\+\_\+c1\+\_\+t} \hyperlink{struct__hw__dac_a43801d062f37cccbd7cf4d0aef22986f}{C1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__dac__c2}{hw\+\_\+dac\+\_\+c2\+\_\+t} \hyperlink{struct__hw__dac_a5ab203493ec2b6251baa9c3d6ca63b9d}{C2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All D\+AC module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}!C0@{C0}}
\index{C0@{C0}!\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}}
\subsubsection[{\texorpdfstring{C0}{C0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+dac\+\_\+c0\+\_\+t} \+\_\+hw\+\_\+dac\+::\+C0}\hypertarget{struct__hw__dac_a9236a838c2f58bf9b4091214e1124639}{}\label{struct__hw__dac_a9236a838c2f58bf9b4091214e1124639}
\mbox{[}0x21\mbox{]} D\+AC Control Register \index{\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}!C1@{C1}}
\index{C1@{C1}!\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}}
\subsubsection[{\texorpdfstring{C1}{C1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+dac\+\_\+c1\+\_\+t} \+\_\+hw\+\_\+dac\+::\+C1}\hypertarget{struct__hw__dac_a43801d062f37cccbd7cf4d0aef22986f}{}\label{struct__hw__dac_a43801d062f37cccbd7cf4d0aef22986f}
\mbox{[}0x22\mbox{]} D\+AC Control Register 1 \index{\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}!C2@{C2}}
\index{C2@{C2}!\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}}
\subsubsection[{\texorpdfstring{C2}{C2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+dac\+\_\+c2\+\_\+t} \+\_\+hw\+\_\+dac\+::\+C2}\hypertarget{struct__hw__dac_a5ab203493ec2b6251baa9c3d6ca63b9d}{}\label{struct__hw__dac_a5ab203493ec2b6251baa9c3d6ca63b9d}
\mbox{[}0x23\mbox{]} D\+AC Control Register 2 \index{\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}!D\+A\+TnH@{D\+A\+TnH}}
\index{D\+A\+TnH@{D\+A\+TnH}!\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}}
\subsubsection[{\texorpdfstring{D\+A\+TnH}{DATnH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+dac\+\_\+datnh\+\_\+t} \+\_\+hw\+\_\+dac\+::\+D\+A\+TnH}\hypertarget{struct__hw__dac_a70491d703f0dc2b014d2e6bb6a4591a8}{}\label{struct__hw__dac_a70491d703f0dc2b014d2e6bb6a4591a8}
\mbox{[}0x1\mbox{]} D\+AC Data High Register \index{\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}!D\+A\+TnL@{D\+A\+TnL}}
\index{D\+A\+TnL@{D\+A\+TnL}!\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}}
\subsubsection[{\texorpdfstring{D\+A\+TnL}{DATnL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+dac\+\_\+datnl\+\_\+t} \+\_\+hw\+\_\+dac\+::\+D\+A\+TnL}\hypertarget{struct__hw__dac_a453ec3e79381cff97e0cf8d8bb9c912b}{}\label{struct__hw__dac_a453ec3e79381cff97e0cf8d8bb9c912b}
\mbox{[}0x0\mbox{]} D\+AC Data Low Register \index{\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}!SR@{SR}}
\index{SR@{SR}!\+\_\+hw\+\_\+dac@{\+\_\+hw\+\_\+dac}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+dac\+\_\+sr\+\_\+t} \+\_\+hw\+\_\+dac\+::\+SR}\hypertarget{struct__hw__dac_a0320f3455f922d2d918163a0a750b60d}{}\label{struct__hw__dac_a0320f3455f922d2d918163a0a750b60d}
\mbox{[}0x20\mbox{]} D\+AC Status Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dac.\+h\end{DoxyCompactItemize}
