library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity unidadeDControle is port(
    clock:        in std_logic;
    entrada4bits: in std_logic_vector(3 downto 0);
    opULA:     in std_logic_vector(3 downto 0);
    origULA: out std_logic;
    memLer: out std_logic;
    memEsc: out std_logic;
    mem_para_reg: out std_logic;
    regEsc: out std_logic;
    branch: out std_logic;
    jump:   out std_logic;
);
end entity;

architecture behavior of unidadeDControle is
begin
    process(entrada4bits,clock)
    begin 
        if(clock = '1') then
                if entrada4bits = "0000" then 
                    opULA        <= '0000';
                    origULA      <= '0';
                    memLer       <= '0';
                    memEs        <= '0';
                    mem_para_reg <= '0';
                    regEsc       <= '0';
                    branch       <= '0';
                    jump         <= '0';
                end if;
        end if;
        end process;
end behavior;