
0_01_teknofest_uart_with_esp32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ab8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08001c40  08001c40  00011c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001d7c  08001d7c  00011d7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001d80  08001d80  00011d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001f4  20000000  08001d84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000201f4  2**0
                  CONTENTS
  7 .bss          000001bc  200001f4  200001f4  000201f4  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200003b0  200003b0  000201f4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   000088d5  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000014b8  00000000  00000000  00028af9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b08  00000000  00000000  00029fb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a40  00000000  00000000  0002aac0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000038e5  00000000  00000000  0002b500  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000037ac  00000000  00000000  0002ede5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00032591  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003130  00000000  00000000  00032610  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00035740  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001f4 	.word	0x200001f4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001c28 	.word	0x08001c28

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001f8 	.word	0x200001f8
 80001c4:	08001c28 	.word	0x08001c28

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	460b      	mov	r3, r1
 8000296:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000298:	2300      	movs	r3, #0
 800029a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 800029c:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <DAC_SetChannel1Data+0x34>)
 800029e:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80002a0:	68fa      	ldr	r2, [r7, #12]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	4413      	add	r3, r2
 80002a6:	3308      	adds	r3, #8
 80002a8:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	461a      	mov	r2, r3
 80002ae:	887b      	ldrh	r3, [r7, #2]
 80002b0:	6013      	str	r3, [r2, #0]
}
 80002b2:	bf00      	nop
 80002b4:	3714      	adds	r7, #20
 80002b6:	46bd      	mov	sp, r7
 80002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	40007400 	.word	0x40007400

080002c4 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b085      	sub	sp, #20
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4b25      	ldr	r3, [pc, #148]	; (8000370 <DMA_Init+0xac>)
 80002dc:	4013      	ands	r3, r2
 80002de:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	681a      	ldr	r2, [r3, #0]
 80002e4:	683b      	ldr	r3, [r7, #0]
 80002e6:	68db      	ldr	r3, [r3, #12]
 80002e8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002ea:	683b      	ldr	r3, [r7, #0]
 80002ec:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002ee:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	699b      	ldr	r3, [r3, #24]
 80002f4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002fa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	6a1b      	ldr	r3, [r3, #32]
 8000300:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000306:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800030c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000312:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000314:	683b      	ldr	r3, [r7, #0]
 8000316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000318:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	4313      	orrs	r3, r2
 800031e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	68fa      	ldr	r2, [r7, #12]
 8000324:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	695b      	ldr	r3, [r3, #20]
 800032a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	f023 0307 	bic.w	r3, r3, #7
 8000332:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000334:	683b      	ldr	r3, [r7, #0]
 8000336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000338:	683b      	ldr	r3, [r7, #0]
 800033a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033c:	4313      	orrs	r3, r2
 800033e:	68fa      	ldr	r2, [r7, #12]
 8000340:	4313      	orrs	r3, r2
 8000342:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	68fa      	ldr	r2, [r7, #12]
 8000348:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800034a:	683b      	ldr	r3, [r7, #0]
 800034c:	691a      	ldr	r2, [r3, #16]
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000352:	683b      	ldr	r3, [r7, #0]
 8000354:	685a      	ldr	r2, [r3, #4]
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	689a      	ldr	r2, [r3, #8]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	60da      	str	r2, [r3, #12]
}
 8000362:	bf00      	nop
 8000364:	3714      	adds	r7, #20
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	f01c803f 	.word	0xf01c803f

08000374 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	460b      	mov	r3, r1
 800037e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000380:	78fb      	ldrb	r3, [r7, #3]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d006      	beq.n	8000394 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f043 0201 	orr.w	r2, r3, #1
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000392:	e005      	b.n	80003a0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	f023 0201 	bic.w	r2, r3, #1
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	601a      	str	r2, [r3, #0]
}
 80003a0:	bf00      	nop
 80003a2:	370c      	adds	r7, #12
 80003a4:	46bd      	mov	sp, r7
 80003a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003aa:	4770      	bx	lr

080003ac <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b085      	sub	sp, #20
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80003b4:	2300      	movs	r3, #0
 80003b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f003 0301 	and.w	r3, r3, #1
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d002      	beq.n	80003ca <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80003c4:	2301      	movs	r3, #1
 80003c6:	73fb      	strb	r3, [r7, #15]
 80003c8:	e001      	b.n	80003ce <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80003ca:	2300      	movs	r3, #0
 80003cc:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80003ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80003d0:	4618      	mov	r0, r3
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr

080003dc <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80003dc:	b480      	push	{r7}
 80003de:	b087      	sub	sp, #28
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
 80003e4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80003e6:	2300      	movs	r3, #0
 80003e8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80003ea:	2300      	movs	r3, #0
 80003ec:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	4a15      	ldr	r2, [pc, #84]	; (8000448 <DMA_GetFlagStatus+0x6c>)
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d802      	bhi.n	80003fc <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003f6:	4b15      	ldr	r3, [pc, #84]	; (800044c <DMA_GetFlagStatus+0x70>)
 80003f8:	613b      	str	r3, [r7, #16]
 80003fa:	e001      	b.n	8000400 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003fc:	4b14      	ldr	r3, [pc, #80]	; (8000450 <DMA_GetFlagStatus+0x74>)
 80003fe:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000400:	683b      	ldr	r3, [r7, #0]
 8000402:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000406:	2b00      	cmp	r3, #0
 8000408:	d003      	beq.n	8000412 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800040a:	693b      	ldr	r3, [r7, #16]
 800040c:	685b      	ldr	r3, [r3, #4]
 800040e:	60fb      	str	r3, [r7, #12]
 8000410:	e002      	b.n	8000418 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000412:	693b      	ldr	r3, [r7, #16]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800041e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000422:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000424:	68fa      	ldr	r2, [r7, #12]
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	4013      	ands	r3, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	d002      	beq.n	8000434 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800042e:	2301      	movs	r3, #1
 8000430:	75fb      	strb	r3, [r7, #23]
 8000432:	e001      	b.n	8000438 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000434:	2300      	movs	r3, #0
 8000436:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000438:	7dfb      	ldrb	r3, [r7, #23]
}
 800043a:	4618      	mov	r0, r3
 800043c:	371c      	adds	r7, #28
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	4002640f 	.word	0x4002640f
 800044c:	40026000 	.word	0x40026000
 8000450:	40026400 	.word	0x40026400

08000454 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000454:	b480      	push	{r7}
 8000456:	b085      	sub	sp, #20
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
 800045c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	4a10      	ldr	r2, [pc, #64]	; (80004a4 <DMA_ClearFlag+0x50>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d802      	bhi.n	800046c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000466:	4b10      	ldr	r3, [pc, #64]	; (80004a8 <DMA_ClearFlag+0x54>)
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	e001      	b.n	8000470 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800046c:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <DMA_ClearFlag+0x58>)
 800046e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000476:	2b00      	cmp	r3, #0
 8000478:	d007      	beq.n	800048a <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000480:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000488:	e006      	b.n	8000498 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800048a:	683b      	ldr	r3, [r7, #0]
 800048c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000490:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000494:	68fa      	ldr	r2, [r7, #12]
 8000496:	6093      	str	r3, [r2, #8]
}
 8000498:	bf00      	nop
 800049a:	3714      	adds	r7, #20
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	4002640f 	.word	0x4002640f
 80004a8:	40026000 	.word	0x40026000
 80004ac:	40026400 	.word	0x40026400

080004b0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b087      	sub	sp, #28
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80004ba:	2300      	movs	r3, #0
 80004bc:	617b      	str	r3, [r7, #20]
 80004be:	2300      	movs	r3, #0
 80004c0:	613b      	str	r3, [r7, #16]
 80004c2:	2300      	movs	r3, #0
 80004c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004c6:	2300      	movs	r3, #0
 80004c8:	617b      	str	r3, [r7, #20]
 80004ca:	e076      	b.n	80005ba <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80004cc:	2201      	movs	r2, #1
 80004ce:	697b      	ldr	r3, [r7, #20]
 80004d0:	fa02 f303 	lsl.w	r3, r2, r3
 80004d4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80004d6:	683b      	ldr	r3, [r7, #0]
 80004d8:	681a      	ldr	r2, [r3, #0]
 80004da:	693b      	ldr	r3, [r7, #16]
 80004dc:	4013      	ands	r3, r2
 80004de:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80004e0:	68fa      	ldr	r2, [r7, #12]
 80004e2:	693b      	ldr	r3, [r7, #16]
 80004e4:	429a      	cmp	r2, r3
 80004e6:	d165      	bne.n	80005b4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	697b      	ldr	r3, [r7, #20]
 80004ee:	005b      	lsls	r3, r3, #1
 80004f0:	2103      	movs	r1, #3
 80004f2:	fa01 f303 	lsl.w	r3, r1, r3
 80004f6:	43db      	mvns	r3, r3
 80004f8:	401a      	ands	r2, r3
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681a      	ldr	r2, [r3, #0]
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	791b      	ldrb	r3, [r3, #4]
 8000506:	4619      	mov	r1, r3
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	fa01 f303 	lsl.w	r3, r1, r3
 8000510:	431a      	orrs	r2, r3
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	791b      	ldrb	r3, [r3, #4]
 800051a:	2b01      	cmp	r3, #1
 800051c:	d003      	beq.n	8000526 <GPIO_Init+0x76>
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	791b      	ldrb	r3, [r3, #4]
 8000522:	2b02      	cmp	r3, #2
 8000524:	d12e      	bne.n	8000584 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	689a      	ldr	r2, [r3, #8]
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	2103      	movs	r1, #3
 8000530:	fa01 f303 	lsl.w	r3, r1, r3
 8000534:	43db      	mvns	r3, r3
 8000536:	401a      	ands	r2, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	689a      	ldr	r2, [r3, #8]
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	795b      	ldrb	r3, [r3, #5]
 8000544:	4619      	mov	r1, r3
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	005b      	lsls	r3, r3, #1
 800054a:	fa01 f303 	lsl.w	r3, r1, r3
 800054e:	431a      	orrs	r2, r3
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	685a      	ldr	r2, [r3, #4]
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	b29b      	uxth	r3, r3
 800055c:	4619      	mov	r1, r3
 800055e:	2301      	movs	r3, #1
 8000560:	408b      	lsls	r3, r1
 8000562:	43db      	mvns	r3, r3
 8000564:	401a      	ands	r2, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	685b      	ldr	r3, [r3, #4]
 800056e:	683a      	ldr	r2, [r7, #0]
 8000570:	7992      	ldrb	r2, [r2, #6]
 8000572:	4611      	mov	r1, r2
 8000574:	697a      	ldr	r2, [r7, #20]
 8000576:	b292      	uxth	r2, r2
 8000578:	fa01 f202 	lsl.w	r2, r1, r2
 800057c:	b292      	uxth	r2, r2
 800057e:	431a      	orrs	r2, r3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	68da      	ldr	r2, [r3, #12]
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	b29b      	uxth	r3, r3
 800058c:	005b      	lsls	r3, r3, #1
 800058e:	2103      	movs	r1, #3
 8000590:	fa01 f303 	lsl.w	r3, r1, r3
 8000594:	43db      	mvns	r3, r3
 8000596:	401a      	ands	r2, r3
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	68da      	ldr	r2, [r3, #12]
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	79db      	ldrb	r3, [r3, #7]
 80005a4:	4619      	mov	r1, r3
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	005b      	lsls	r3, r3, #1
 80005aa:	fa01 f303 	lsl.w	r3, r1, r3
 80005ae:	431a      	orrs	r2, r3
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	3301      	adds	r3, #1
 80005b8:	617b      	str	r3, [r7, #20]
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	2b0f      	cmp	r3, #15
 80005be:	d985      	bls.n	80004cc <GPIO_Init+0x1c>
    }
  }
}
 80005c0:	bf00      	nop
 80005c2:	371c      	adds	r7, #28
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	460b      	mov	r3, r1
 80005d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	887a      	ldrh	r2, [r7, #2]
 80005dc:	831a      	strh	r2, [r3, #24]
}
 80005de:	bf00      	nop
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80005ea:	b480      	push	{r7}
 80005ec:	b083      	sub	sp, #12
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
 80005f2:	460b      	mov	r3, r1
 80005f4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	887a      	ldrh	r2, [r7, #2]
 80005fa:	835a      	strh	r2, [r3, #26]
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr

08000608 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000608:	b480      	push	{r7}
 800060a:	b085      	sub	sp, #20
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	807b      	strh	r3, [r7, #2]
 8000614:	4613      	mov	r3, r2
 8000616:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000618:	2300      	movs	r3, #0
 800061a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000620:	787a      	ldrb	r2, [r7, #1]
 8000622:	887b      	ldrh	r3, [r7, #2]
 8000624:	f003 0307 	and.w	r3, r3, #7
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	fa02 f303 	lsl.w	r3, r2, r3
 800062e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000630:	887b      	ldrh	r3, [r7, #2]
 8000632:	08db      	lsrs	r3, r3, #3
 8000634:	b29b      	uxth	r3, r3
 8000636:	4618      	mov	r0, r3
 8000638:	887b      	ldrh	r3, [r7, #2]
 800063a:	08db      	lsrs	r3, r3, #3
 800063c:	b29b      	uxth	r3, r3
 800063e:	461a      	mov	r2, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	3208      	adds	r2, #8
 8000644:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000648:	887b      	ldrh	r3, [r7, #2]
 800064a:	f003 0307 	and.w	r3, r3, #7
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	210f      	movs	r1, #15
 8000652:	fa01 f303 	lsl.w	r3, r1, r3
 8000656:	43db      	mvns	r3, r3
 8000658:	ea02 0103 	and.w	r1, r2, r3
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f100 0208 	add.w	r2, r0, #8
 8000662:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000666:	887b      	ldrh	r3, [r7, #2]
 8000668:	08db      	lsrs	r3, r3, #3
 800066a:	b29b      	uxth	r3, r3
 800066c:	461a      	mov	r2, r3
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	3208      	adds	r2, #8
 8000672:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	4313      	orrs	r3, r2
 800067a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800067c:	887b      	ldrh	r3, [r7, #2]
 800067e:	08db      	lsrs	r3, r3, #3
 8000680:	b29b      	uxth	r3, r3
 8000682:	461a      	mov	r2, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3208      	adds	r2, #8
 8000688:	68b9      	ldr	r1, [r7, #8]
 800068a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800068e:	bf00      	nop
 8000690:	3714      	adds	r7, #20
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
	...

0800069c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800069c:	b480      	push	{r7}
 800069e:	b089      	sub	sp, #36	; 0x24
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61bb      	str	r3, [r7, #24]
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]
 80006ac:	2300      	movs	r3, #0
 80006ae:	61fb      	str	r3, [r7, #28]
 80006b0:	2302      	movs	r3, #2
 80006b2:	613b      	str	r3, [r7, #16]
 80006b4:	2300      	movs	r3, #0
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	2302      	movs	r3, #2
 80006ba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80006bc:	4b47      	ldr	r3, [pc, #284]	; (80007dc <RCC_GetClocksFreq+0x140>)
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	f003 030c 	and.w	r3, r3, #12
 80006c4:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80006c6:	69bb      	ldr	r3, [r7, #24]
 80006c8:	2b04      	cmp	r3, #4
 80006ca:	d007      	beq.n	80006dc <RCC_GetClocksFreq+0x40>
 80006cc:	2b08      	cmp	r3, #8
 80006ce:	d009      	beq.n	80006e4 <RCC_GetClocksFreq+0x48>
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d13d      	bne.n	8000750 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	4a42      	ldr	r2, [pc, #264]	; (80007e0 <RCC_GetClocksFreq+0x144>)
 80006d8:	601a      	str	r2, [r3, #0]
      break;
 80006da:	e03d      	b.n	8000758 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4a41      	ldr	r2, [pc, #260]	; (80007e4 <RCC_GetClocksFreq+0x148>)
 80006e0:	601a      	str	r2, [r3, #0]
      break;
 80006e2:	e039      	b.n	8000758 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80006e4:	4b3d      	ldr	r3, [pc, #244]	; (80007dc <RCC_GetClocksFreq+0x140>)
 80006e6:	685b      	ldr	r3, [r3, #4]
 80006e8:	0d9b      	lsrs	r3, r3, #22
 80006ea:	f003 0301 	and.w	r3, r3, #1
 80006ee:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80006f0:	4b3a      	ldr	r3, [pc, #232]	; (80007dc <RCC_GetClocksFreq+0x140>)
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80006f8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d00c      	beq.n	800071a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000700:	4a38      	ldr	r2, [pc, #224]	; (80007e4 <RCC_GetClocksFreq+0x148>)
 8000702:	68bb      	ldr	r3, [r7, #8]
 8000704:	fbb2 f3f3 	udiv	r3, r2, r3
 8000708:	4a34      	ldr	r2, [pc, #208]	; (80007dc <RCC_GetClocksFreq+0x140>)
 800070a:	6852      	ldr	r2, [r2, #4]
 800070c:	0992      	lsrs	r2, r2, #6
 800070e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000712:	fb02 f303 	mul.w	r3, r2, r3
 8000716:	61fb      	str	r3, [r7, #28]
 8000718:	e00b      	b.n	8000732 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800071a:	4a31      	ldr	r2, [pc, #196]	; (80007e0 <RCC_GetClocksFreq+0x144>)
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000722:	4a2e      	ldr	r2, [pc, #184]	; (80007dc <RCC_GetClocksFreq+0x140>)
 8000724:	6852      	ldr	r2, [r2, #4]
 8000726:	0992      	lsrs	r2, r2, #6
 8000728:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800072c:	fb02 f303 	mul.w	r3, r2, r3
 8000730:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000732:	4b2a      	ldr	r3, [pc, #168]	; (80007dc <RCC_GetClocksFreq+0x140>)
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	0c1b      	lsrs	r3, r3, #16
 8000738:	f003 0303 	and.w	r3, r3, #3
 800073c:	3301      	adds	r3, #1
 800073e:	005b      	lsls	r3, r3, #1
 8000740:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000742:	69fa      	ldr	r2, [r7, #28]
 8000744:	693b      	ldr	r3, [r7, #16]
 8000746:	fbb2 f2f3 	udiv	r2, r2, r3
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	601a      	str	r2, [r3, #0]
      break;
 800074e:	e003      	b.n	8000758 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	4a23      	ldr	r2, [pc, #140]	; (80007e0 <RCC_GetClocksFreq+0x144>)
 8000754:	601a      	str	r2, [r3, #0]
      break;
 8000756:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000758:	4b20      	ldr	r3, [pc, #128]	; (80007dc <RCC_GetClocksFreq+0x140>)
 800075a:	689b      	ldr	r3, [r3, #8]
 800075c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000760:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000762:	69bb      	ldr	r3, [r7, #24]
 8000764:	091b      	lsrs	r3, r3, #4
 8000766:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000768:	4a1f      	ldr	r2, [pc, #124]	; (80007e8 <RCC_GetClocksFreq+0x14c>)
 800076a:	69bb      	ldr	r3, [r7, #24]
 800076c:	4413      	add	r3, r2
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	b2db      	uxtb	r3, r3
 8000772:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	40da      	lsrs	r2, r3
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000780:	4b16      	ldr	r3, [pc, #88]	; (80007dc <RCC_GetClocksFreq+0x140>)
 8000782:	689b      	ldr	r3, [r3, #8]
 8000784:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000788:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800078a:	69bb      	ldr	r3, [r7, #24]
 800078c:	0a9b      	lsrs	r3, r3, #10
 800078e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000790:	4a15      	ldr	r2, [pc, #84]	; (80007e8 <RCC_GetClocksFreq+0x14c>)
 8000792:	69bb      	ldr	r3, [r7, #24]
 8000794:	4413      	add	r3, r2
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	b2db      	uxtb	r3, r3
 800079a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	685a      	ldr	r2, [r3, #4]
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	40da      	lsrs	r2, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <RCC_GetClocksFreq+0x140>)
 80007aa:	689b      	ldr	r3, [r3, #8]
 80007ac:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80007b0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80007b2:	69bb      	ldr	r3, [r7, #24]
 80007b4:	0b5b      	lsrs	r3, r3, #13
 80007b6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80007b8:	4a0b      	ldr	r2, [pc, #44]	; (80007e8 <RCC_GetClocksFreq+0x14c>)
 80007ba:	69bb      	ldr	r3, [r7, #24]
 80007bc:	4413      	add	r3, r2
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	685a      	ldr	r2, [r3, #4]
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	40da      	lsrs	r2, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	60da      	str	r2, [r3, #12]
}
 80007d0:	bf00      	nop
 80007d2:	3724      	adds	r7, #36	; 0x24
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	40023800 	.word	0x40023800
 80007e0:	00f42400 	.word	0x00f42400
 80007e4:	007a1200 	.word	0x007a1200
 80007e8:	20000000 	.word	0x20000000

080007ec <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	460b      	mov	r3, r1
 80007f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007f8:	78fb      	ldrb	r3, [r7, #3]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d006      	beq.n	800080c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007fe:	490a      	ldr	r1, [pc, #40]	; (8000828 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000800:	4b09      	ldr	r3, [pc, #36]	; (8000828 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000802:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	4313      	orrs	r3, r2
 8000808:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800080a:	e006      	b.n	800081a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800080c:	4906      	ldr	r1, [pc, #24]	; (8000828 <RCC_AHB1PeriphClockCmd+0x3c>)
 800080e:	4b06      	ldr	r3, [pc, #24]	; (8000828 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000810:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	43db      	mvns	r3, r3
 8000816:	4013      	ands	r3, r2
 8000818:	630b      	str	r3, [r1, #48]	; 0x30
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800

0800082c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	460b      	mov	r3, r1
 8000836:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000838:	78fb      	ldrb	r3, [r7, #3]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d006      	beq.n	800084c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800083e:	490a      	ldr	r1, [pc, #40]	; (8000868 <RCC_APB1PeriphClockCmd+0x3c>)
 8000840:	4b09      	ldr	r3, [pc, #36]	; (8000868 <RCC_APB1PeriphClockCmd+0x3c>)
 8000842:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	4313      	orrs	r3, r2
 8000848:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800084a:	e006      	b.n	800085a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800084c:	4906      	ldr	r1, [pc, #24]	; (8000868 <RCC_APB1PeriphClockCmd+0x3c>)
 800084e:	4b06      	ldr	r3, [pc, #24]	; (8000868 <RCC_APB1PeriphClockCmd+0x3c>)
 8000850:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	43db      	mvns	r3, r3
 8000856:	4013      	ands	r3, r2
 8000858:	640b      	str	r3, [r1, #64]	; 0x40
}
 800085a:	bf00      	nop
 800085c:	370c      	adds	r7, #12
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	40023800 	.word	0x40023800

0800086c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	460b      	mov	r3, r1
 8000876:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	887a      	ldrh	r2, [r7, #2]
 800087c:	819a      	strh	r2, [r3, #12]
}
 800087e:	bf00      	nop
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800088a:	b480      	push	{r7}
 800088c:	b085      	sub	sp, #20
 800088e:	af00      	add	r7, sp, #0
 8000890:	6078      	str	r0, [r7, #4]
 8000892:	460b      	mov	r3, r1
 8000894:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000896:	2300      	movs	r3, #0
 8000898:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	891b      	ldrh	r3, [r3, #8]
 800089e:	b29a      	uxth	r2, r3
 80008a0:	887b      	ldrh	r3, [r7, #2]
 80008a2:	4013      	ands	r3, r2
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d002      	beq.n	80008b0 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80008aa:	2301      	movs	r3, #1
 80008ac:	73fb      	strb	r3, [r7, #15]
 80008ae:	e001      	b.n	80008b4 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80008b0:	2300      	movs	r3, #0
 80008b2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80008b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3714      	adds	r7, #20
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
	...

080008c4 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	881b      	ldrh	r3, [r3, #0]
 80008d6:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a29      	ldr	r2, [pc, #164]	; (8000980 <TIM_TimeBaseInit+0xbc>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d013      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a28      	ldr	r2, [pc, #160]	; (8000984 <TIM_TimeBaseInit+0xc0>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d00f      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008ee:	d00b      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4a25      	ldr	r2, [pc, #148]	; (8000988 <TIM_TimeBaseInit+0xc4>)
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d007      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	4a24      	ldr	r2, [pc, #144]	; (800098c <TIM_TimeBaseInit+0xc8>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d003      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4a23      	ldr	r2, [pc, #140]	; (8000990 <TIM_TimeBaseInit+0xcc>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d108      	bne.n	800091a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000908:	89fb      	ldrh	r3, [r7, #14]
 800090a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800090e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	885a      	ldrh	r2, [r3, #2]
 8000914:	89fb      	ldrh	r3, [r7, #14]
 8000916:	4313      	orrs	r3, r2
 8000918:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4a1d      	ldr	r2, [pc, #116]	; (8000994 <TIM_TimeBaseInit+0xd0>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d00c      	beq.n	800093c <TIM_TimeBaseInit+0x78>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4a1c      	ldr	r2, [pc, #112]	; (8000998 <TIM_TimeBaseInit+0xd4>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d008      	beq.n	800093c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800092a:	89fb      	ldrh	r3, [r7, #14]
 800092c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000930:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	891a      	ldrh	r2, [r3, #8]
 8000936:	89fb      	ldrh	r3, [r7, #14]
 8000938:	4313      	orrs	r3, r2
 800093a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	89fa      	ldrh	r2, [r7, #14]
 8000940:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685a      	ldr	r2, [r3, #4]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	881a      	ldrh	r2, [r3, #0]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a0a      	ldr	r2, [pc, #40]	; (8000980 <TIM_TimeBaseInit+0xbc>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d003      	beq.n	8000962 <TIM_TimeBaseInit+0x9e>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4a09      	ldr	r2, [pc, #36]	; (8000984 <TIM_TimeBaseInit+0xc0>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d104      	bne.n	800096c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	7a9b      	ldrb	r3, [r3, #10]
 8000966:	b29a      	uxth	r2, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2201      	movs	r2, #1
 8000970:	829a      	strh	r2, [r3, #20]
}
 8000972:	bf00      	nop
 8000974:	3714      	adds	r7, #20
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40010000 	.word	0x40010000
 8000984:	40010400 	.word	0x40010400
 8000988:	40000400 	.word	0x40000400
 800098c:	40000800 	.word	0x40000800
 8000990:	40000c00 	.word	0x40000c00
 8000994:	40001000 	.word	0x40001000
 8000998:	40001400 	.word	0x40001400

0800099c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80009a8:	78fb      	ldrb	r3, [r7, #3]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d008      	beq.n	80009c0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80009be:	e007      	b.n	80009d0 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	881b      	ldrh	r3, [r3, #0]
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	f023 0301 	bic.w	r3, r3, #1
 80009ca:	b29a      	uxth	r2, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	801a      	strh	r2, [r3, #0]
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	817b      	strh	r3, [r7, #10]
 80009ea:	2300      	movs	r3, #0
 80009ec:	81fb      	strh	r3, [r7, #14]
 80009ee:	2300      	movs	r3, #0
 80009f0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	8c1b      	ldrh	r3, [r3, #32]
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	f023 0301 	bic.w	r3, r3, #1
 80009fc:	b29a      	uxth	r2, r3
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	8c1b      	ldrh	r3, [r3, #32]
 8000a06:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	889b      	ldrh	r3, [r3, #4]
 8000a0c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	8b1b      	ldrh	r3, [r3, #24]
 8000a12:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8000a14:	897b      	ldrh	r3, [r7, #10]
 8000a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000a1a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8000a1c:	897b      	ldrh	r3, [r7, #10]
 8000a1e:	f023 0303 	bic.w	r3, r3, #3
 8000a22:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	881a      	ldrh	r2, [r3, #0]
 8000a28:	897b      	ldrh	r3, [r7, #10]
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8000a2e:	89fb      	ldrh	r3, [r7, #14]
 8000a30:	f023 0302 	bic.w	r3, r3, #2
 8000a34:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	899a      	ldrh	r2, [r3, #12]
 8000a3a:	89fb      	ldrh	r3, [r7, #14]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	885a      	ldrh	r2, [r3, #2]
 8000a44:	89fb      	ldrh	r3, [r7, #14]
 8000a46:	4313      	orrs	r3, r2
 8000a48:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a1e      	ldr	r2, [pc, #120]	; (8000ac8 <TIM_OC1Init+0xec>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d003      	beq.n	8000a5a <TIM_OC1Init+0x7e>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4a1d      	ldr	r2, [pc, #116]	; (8000acc <TIM_OC1Init+0xf0>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d123      	bne.n	8000aa2 <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8000a5a:	89fb      	ldrh	r3, [r7, #14]
 8000a5c:	f023 0308 	bic.w	r3, r3, #8
 8000a60:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	89da      	ldrh	r2, [r3, #14]
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8000a6c:	89fb      	ldrh	r3, [r7, #14]
 8000a6e:	f023 0304 	bic.w	r3, r3, #4
 8000a72:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	889a      	ldrh	r2, [r3, #4]
 8000a78:	89fb      	ldrh	r3, [r7, #14]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8000a7e:	89bb      	ldrh	r3, [r7, #12]
 8000a80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a84:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8000a86:	89bb      	ldrh	r3, [r7, #12]
 8000a88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000a8c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	8a1a      	ldrh	r2, [r3, #16]
 8000a92:	89bb      	ldrh	r3, [r7, #12]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	8a5a      	ldrh	r2, [r3, #18]
 8000a9c:	89bb      	ldrh	r3, [r7, #12]
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	89ba      	ldrh	r2, [r7, #12]
 8000aa6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	897a      	ldrh	r2, [r7, #10]
 8000aac:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	689a      	ldr	r2, [r3, #8]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	89fa      	ldrh	r2, [r7, #14]
 8000aba:	841a      	strh	r2, [r3, #32]
}
 8000abc:	bf00      	nop
 8000abe:	3714      	adds	r7, #20
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	40010000 	.word	0x40010000
 8000acc:	40010400 	.word	0x40010400

08000ad0 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b085      	sub	sp, #20
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	817b      	strh	r3, [r7, #10]
 8000ade:	2300      	movs	r3, #0
 8000ae0:	81fb      	strh	r3, [r7, #14]
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	8c1b      	ldrh	r3, [r3, #32]
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	f023 0310 	bic.w	r3, r3, #16
 8000af0:	b29a      	uxth	r2, r3
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	8c1b      	ldrh	r3, [r3, #32]
 8000afa:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	889b      	ldrh	r3, [r3, #4]
 8000b00:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	8b1b      	ldrh	r3, [r3, #24]
 8000b06:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8000b08:	897b      	ldrh	r3, [r7, #10]
 8000b0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000b0e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8000b10:	897b      	ldrh	r3, [r7, #10]
 8000b12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000b16:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	881b      	ldrh	r3, [r3, #0]
 8000b1c:	021b      	lsls	r3, r3, #8
 8000b1e:	b29a      	uxth	r2, r3
 8000b20:	897b      	ldrh	r3, [r7, #10]
 8000b22:	4313      	orrs	r3, r2
 8000b24:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8000b26:	89fb      	ldrh	r3, [r7, #14]
 8000b28:	f023 0320 	bic.w	r3, r3, #32
 8000b2c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	899b      	ldrh	r3, [r3, #12]
 8000b32:	011b      	lsls	r3, r3, #4
 8000b34:	b29a      	uxth	r2, r3
 8000b36:	89fb      	ldrh	r3, [r7, #14]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	885b      	ldrh	r3, [r3, #2]
 8000b40:	011b      	lsls	r3, r3, #4
 8000b42:	b29a      	uxth	r2, r3
 8000b44:	89fb      	ldrh	r3, [r7, #14]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	4a22      	ldr	r2, [pc, #136]	; (8000bd8 <TIM_OC2Init+0x108>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d003      	beq.n	8000b5a <TIM_OC2Init+0x8a>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4a21      	ldr	r2, [pc, #132]	; (8000bdc <TIM_OC2Init+0x10c>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d12b      	bne.n	8000bb2 <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8000b5a:	89fb      	ldrh	r3, [r7, #14]
 8000b5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000b60:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	89db      	ldrh	r3, [r3, #14]
 8000b66:	011b      	lsls	r3, r3, #4
 8000b68:	b29a      	uxth	r2, r3
 8000b6a:	89fb      	ldrh	r3, [r7, #14]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000b76:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	889b      	ldrh	r3, [r3, #4]
 8000b7c:	011b      	lsls	r3, r3, #4
 8000b7e:	b29a      	uxth	r2, r3
 8000b80:	89fb      	ldrh	r3, [r7, #14]
 8000b82:	4313      	orrs	r3, r2
 8000b84:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8000b86:	89bb      	ldrh	r3, [r7, #12]
 8000b88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000b8c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8000b8e:	89bb      	ldrh	r3, [r7, #12]
 8000b90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000b94:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	8a1b      	ldrh	r3, [r3, #16]
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	b29a      	uxth	r2, r3
 8000b9e:	89bb      	ldrh	r3, [r7, #12]
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	8a5b      	ldrh	r3, [r3, #18]
 8000ba8:	009b      	lsls	r3, r3, #2
 8000baa:	b29a      	uxth	r2, r3
 8000bac:	89bb      	ldrh	r3, [r7, #12]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	89ba      	ldrh	r2, [r7, #12]
 8000bb6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	897a      	ldrh	r2, [r7, #10]
 8000bbc:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	689a      	ldr	r2, [r3, #8]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	89fa      	ldrh	r2, [r7, #14]
 8000bca:	841a      	strh	r2, [r3, #32]
}
 8000bcc:	bf00      	nop
 8000bce:	3714      	adds	r7, #20
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr
 8000bd8:	40010000 	.word	0x40010000
 8000bdc:	40010400 	.word	0x40010400

08000be0 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	8b1b      	ldrh	r3, [r3, #24]
 8000bf4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8000bf6:	89fb      	ldrh	r3, [r7, #14]
 8000bf8:	f023 0308 	bic.w	r3, r3, #8
 8000bfc:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8000bfe:	89fa      	ldrh	r2, [r7, #14]
 8000c00:	887b      	ldrh	r3, [r7, #2]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	89fa      	ldrh	r2, [r7, #14]
 8000c0a:	831a      	strh	r2, [r3, #24]
}
 8000c0c:	bf00      	nop
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	460b      	mov	r3, r1
 8000c22:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	8b1b      	ldrh	r3, [r3, #24]
 8000c2c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8000c2e:	89fb      	ldrh	r3, [r7, #14]
 8000c30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c34:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000c36:	887b      	ldrh	r3, [r7, #2]
 8000c38:	021b      	lsls	r3, r3, #8
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	89fb      	ldrh	r3, [r7, #14]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	89fa      	ldrh	r2, [r7, #14]
 8000c46:	831a      	strh	r2, [r3, #24]
}
 8000c48:	bf00      	nop
 8000c4a:	3714      	adds	r7, #20
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b08a      	sub	sp, #40	; 0x28
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	627b      	str	r3, [r7, #36]	; 0x24
 8000c62:	2300      	movs	r3, #0
 8000c64:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000c66:	2300      	movs	r3, #0
 8000c68:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	8a1b      	ldrh	r3, [r3, #16]
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c78:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c7c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	88db      	ldrh	r3, [r3, #6]
 8000c82:	461a      	mov	r2, r3
 8000c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c86:	4313      	orrs	r3, r2
 8000c88:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	899b      	ldrh	r3, [r3, #12]
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c9c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000ca0:	f023 030c 	bic.w	r3, r3, #12
 8000ca4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	889a      	ldrh	r2, [r3, #4]
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	891b      	ldrh	r3, [r3, #8]
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	461a      	mov	r2, r3
 8000cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc4:	b29a      	uxth	r2, r3
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	8a9b      	ldrh	r3, [r3, #20]
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	899b      	ldrh	r3, [r3, #12]
 8000cde:	461a      	mov	r2, r3
 8000ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000cee:	f107 0308 	add.w	r3, r7, #8
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff fcd2 	bl	800069c <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a30      	ldr	r2, [pc, #192]	; (8000dbc <USART_Init+0x168>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d003      	beq.n	8000d08 <USART_Init+0xb4>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a2f      	ldr	r2, [pc, #188]	; (8000dc0 <USART_Init+0x16c>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d102      	bne.n	8000d0e <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	623b      	str	r3, [r7, #32]
 8000d0c:	e001      	b.n	8000d12 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000d0e:	693b      	ldr	r3, [r7, #16]
 8000d10:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	899b      	ldrh	r3, [r3, #12]
 8000d16:	b29b      	uxth	r3, r3
 8000d18:	b21b      	sxth	r3, r3
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	da0c      	bge.n	8000d38 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000d1e:	6a3a      	ldr	r2, [r7, #32]
 8000d20:	4613      	mov	r3, r2
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	4413      	add	r3, r2
 8000d26:	009a      	lsls	r2, r3, #2
 8000d28:	441a      	add	r2, r3
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d34:	61fb      	str	r3, [r7, #28]
 8000d36:	e00b      	b.n	8000d50 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000d38:	6a3a      	ldr	r2, [r7, #32]
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	4413      	add	r3, r2
 8000d40:	009a      	lsls	r2, r3, #2
 8000d42:	441a      	add	r2, r3
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d4e:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	4a1c      	ldr	r2, [pc, #112]	; (8000dc4 <USART_Init+0x170>)
 8000d54:	fba2 2303 	umull	r2, r3, r2, r3
 8000d58:	095b      	lsrs	r3, r3, #5
 8000d5a:	011b      	lsls	r3, r3, #4
 8000d5c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d60:	091b      	lsrs	r3, r3, #4
 8000d62:	2264      	movs	r2, #100	; 0x64
 8000d64:	fb02 f303 	mul.w	r3, r2, r3
 8000d68:	69fa      	ldr	r2, [r7, #28]
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	899b      	ldrh	r3, [r3, #12]
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	b21b      	sxth	r3, r3
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	da0c      	bge.n	8000d94 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	00db      	lsls	r3, r3, #3
 8000d7e:	3332      	adds	r3, #50	; 0x32
 8000d80:	4a10      	ldr	r2, [pc, #64]	; (8000dc4 <USART_Init+0x170>)
 8000d82:	fba2 2303 	umull	r2, r3, r2, r3
 8000d86:	095b      	lsrs	r3, r3, #5
 8000d88:	f003 0307 	and.w	r3, r3, #7
 8000d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	627b      	str	r3, [r7, #36]	; 0x24
 8000d92:	e00b      	b.n	8000dac <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	011b      	lsls	r3, r3, #4
 8000d98:	3332      	adds	r3, #50	; 0x32
 8000d9a:	4a0a      	ldr	r2, [pc, #40]	; (8000dc4 <USART_Init+0x170>)
 8000d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000da0:	095b      	lsrs	r3, r3, #5
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000da8:	4313      	orrs	r3, r2
 8000daa:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dae:	b29a      	uxth	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	811a      	strh	r2, [r3, #8]
}
 8000db4:	bf00      	nop
 8000db6:	3728      	adds	r7, #40	; 0x28
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40011000 	.word	0x40011000
 8000dc0:	40011400 	.word	0x40011400
 8000dc4:	51eb851f 	.word	0x51eb851f

08000dc8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000dd4:	78fb      	ldrb	r3, [r7, #3]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d008      	beq.n	8000dec <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	899b      	ldrh	r3, [r3, #12]
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000de4:	b29a      	uxth	r2, r3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000dea:	e007      	b.n	8000dfc <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	899b      	ldrh	r3, [r3, #12]
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000df6:	b29a      	uxth	r2, r3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	819a      	strh	r2, [r3, #12]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	460b      	mov	r3, r1
 8000e12:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000e14:	887b      	ldrh	r3, [r7, #2]
 8000e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e1a:	b29a      	uxth	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	809a      	strh	r2, [r3, #4]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	889b      	ldrh	r3, [r3, #4]
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e3e:	b29b      	uxth	r3, r3
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b087      	sub	sp, #28
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	460b      	mov	r3, r1
 8000e56:	807b      	strh	r3, [r7, #2]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	613b      	str	r3, [r7, #16]
 8000e60:	2300      	movs	r3, #0
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	2300      	movs	r3, #0
 8000e66:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000e70:	887b      	ldrh	r3, [r7, #2]
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	095b      	lsrs	r3, r3, #5
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000e7a:	887b      	ldrh	r3, [r7, #2]
 8000e7c:	f003 031f 	and.w	r3, r3, #31
 8000e80:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000e82:	2201      	movs	r2, #1
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d103      	bne.n	8000e9a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	330c      	adds	r3, #12
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	e009      	b.n	8000eae <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d103      	bne.n	8000ea8 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	3310      	adds	r3, #16
 8000ea4:	617b      	str	r3, [r7, #20]
 8000ea6:	e002      	b.n	8000eae <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	3314      	adds	r3, #20
 8000eac:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000eae:	787b      	ldrb	r3, [r7, #1]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d006      	beq.n	8000ec2 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	697a      	ldr	r2, [r7, #20]
 8000eb8:	6811      	ldr	r1, [r2, #0]
 8000eba:	68ba      	ldr	r2, [r7, #8]
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000ec0:	e006      	b.n	8000ed0 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	697a      	ldr	r2, [r7, #20]
 8000ec6:	6811      	ldr	r1, [r2, #0]
 8000ec8:	68ba      	ldr	r2, [r7, #8]
 8000eca:	43d2      	mvns	r2, r2
 8000ecc:	400a      	ands	r2, r1
 8000ece:	601a      	str	r2, [r3, #0]
}
 8000ed0:	bf00      	nop
 8000ed2:	371c      	adds	r7, #28
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b087      	sub	sp, #28
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000ef8:	887b      	ldrh	r3, [r7, #2]
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	095b      	lsrs	r3, r3, #5
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000f02:	887b      	ldrh	r3, [r7, #2]
 8000f04:	f003 031f 	and.w	r3, r3, #31
 8000f08:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d107      	bne.n	8000f2a <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	899b      	ldrh	r3, [r3, #12]
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	461a      	mov	r2, r3
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	4013      	ands	r3, r2
 8000f26:	617b      	str	r3, [r7, #20]
 8000f28:	e011      	b.n	8000f4e <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d107      	bne.n	8000f40 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	8a1b      	ldrh	r3, [r3, #16]
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	461a      	mov	r2, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	e006      	b.n	8000f4e <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	8a9b      	ldrh	r3, [r3, #20]
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	461a      	mov	r2, r3
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000f4e:	887b      	ldrh	r3, [r7, #2]
 8000f50:	0a1b      	lsrs	r3, r3, #8
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000f56:	2201      	movs	r2, #1
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	881b      	ldrh	r3, [r3, #0]
 8000f64:	b29b      	uxth	r3, r3
 8000f66:	461a      	mov	r2, r3
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d005      	beq.n	8000f80 <USART_GetITStatus+0xa4>
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d002      	beq.n	8000f80 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	74fb      	strb	r3, [r7, #19]
 8000f7e:	e001      	b.n	8000f84 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000f80:	2300      	movs	r3, #0
 8000f82:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000f84:	7cfb      	ldrb	r3, [r7, #19]
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	371c      	adds	r7, #28
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
	...

08000f94 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000f98:	4b38      	ldr	r3, [pc, #224]	; (800107c <Audio_MAL_IRQHandler+0xe8>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	4b38      	ldr	r3, [pc, #224]	; (8001080 <Audio_MAL_IRQHandler+0xec>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4610      	mov	r0, r2
 8000fa4:	f7ff fa1a 	bl	80003dc <DMA_GetFlagStatus>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d064      	beq.n	8001078 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000fae:	4b35      	ldr	r3, [pc, #212]	; (8001084 <Audio_MAL_IRQHandler+0xf0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d04c      	beq.n	8001050 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000fb6:	bf00      	nop
 8000fb8:	4b30      	ldr	r3, [pc, #192]	; (800107c <Audio_MAL_IRQHandler+0xe8>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff f9f5 	bl	80003ac <DMA_GetCmdStatus>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d1f7      	bne.n	8000fb8 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000fc8:	4b2c      	ldr	r3, [pc, #176]	; (800107c <Audio_MAL_IRQHandler+0xe8>)
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	4b2c      	ldr	r3, [pc, #176]	; (8001080 <Audio_MAL_IRQHandler+0xec>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4610      	mov	r0, r2
 8000fd4:	f7ff fa3e 	bl	8000454 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000fd8:	4b2b      	ldr	r3, [pc, #172]	; (8001088 <Audio_MAL_IRQHandler+0xf4>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	4b2b      	ldr	r3, [pc, #172]	; (800108c <Audio_MAL_IRQHandler+0xf8>)
 8000fe0:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000fe2:	4b28      	ldr	r3, [pc, #160]	; (8001084 <Audio_MAL_IRQHandler+0xf0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fea:	4293      	cmp	r3, r2
 8000fec:	bf28      	it	cs
 8000fee:	4613      	movcs	r3, r2
 8000ff0:	4a26      	ldr	r2, [pc, #152]	; (800108c <Audio_MAL_IRQHandler+0xf8>)
 8000ff2:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000ff4:	4b21      	ldr	r3, [pc, #132]	; (800107c <Audio_MAL_IRQHandler+0xe8>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4924      	ldr	r1, [pc, #144]	; (800108c <Audio_MAL_IRQHandler+0xf8>)
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff f962 	bl	80002c4 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8001000:	4b1e      	ldr	r3, [pc, #120]	; (800107c <Audio_MAL_IRQHandler+0xe8>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2101      	movs	r1, #1
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff f9b4 	bl	8000374 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 800100c:	4b1e      	ldr	r3, [pc, #120]	; (8001088 <Audio_MAL_IRQHandler+0xf4>)
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	4b1c      	ldr	r3, [pc, #112]	; (8001084 <Audio_MAL_IRQHandler+0xf0>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001018:	d203      	bcs.n	8001022 <Audio_MAL_IRQHandler+0x8e>
 800101a:	4b1a      	ldr	r3, [pc, #104]	; (8001084 <Audio_MAL_IRQHandler+0xf0>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	e000      	b.n	8001024 <Audio_MAL_IRQHandler+0x90>
 8001022:	4b1b      	ldr	r3, [pc, #108]	; (8001090 <Audio_MAL_IRQHandler+0xfc>)
 8001024:	4413      	add	r3, r2
 8001026:	4a18      	ldr	r2, [pc, #96]	; (8001088 <Audio_MAL_IRQHandler+0xf4>)
 8001028:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800102a:	4b16      	ldr	r3, [pc, #88]	; (8001084 <Audio_MAL_IRQHandler+0xf0>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	4b15      	ldr	r3, [pc, #84]	; (8001084 <Audio_MAL_IRQHandler+0xf0>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001036:	428b      	cmp	r3, r1
 8001038:	bf28      	it	cs
 800103a:	460b      	movcs	r3, r1
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	4a11      	ldr	r2, [pc, #68]	; (8001084 <Audio_MAL_IRQHandler+0xf0>)
 8001040:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8001042:	4b0e      	ldr	r3, [pc, #56]	; (800107c <Audio_MAL_IRQHandler+0xe8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	2101      	movs	r1, #1
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff f993 	bl	8000374 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800104e:	e013      	b.n	8001078 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8001050:	4b0a      	ldr	r3, [pc, #40]	; (800107c <Audio_MAL_IRQHandler+0xe8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff f98c 	bl	8000374 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 800105c:	4b07      	ldr	r3, [pc, #28]	; (800107c <Audio_MAL_IRQHandler+0xe8>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	4b07      	ldr	r3, [pc, #28]	; (8001080 <Audio_MAL_IRQHandler+0xec>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4619      	mov	r1, r3
 8001066:	4610      	mov	r0, r2
 8001068:	f7ff f9f4 	bl	8000454 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <Audio_MAL_IRQHandler+0xf4>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2100      	movs	r1, #0
 8001072:	4618      	mov	r0, r3
 8001074:	f000 fbe0 	bl	8001838 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000018 	.word	0x20000018
 8001080:	2000001c 	.word	0x2000001c
 8001084:	20000010 	.word	0x20000010
 8001088:	20000214 	.word	0x20000214
 800108c:	20000254 	.word	0x20000254
 8001090:	0001fffe 	.word	0x0001fffe

08001094 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001098:	f7ff ff7c 	bl	8000f94 <Audio_MAL_IRQHandler>
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}

080010a0 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80010a4:	f7ff ff76 	bl	8000f94 <Audio_MAL_IRQHandler>
}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}

080010ac <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80010b0:	2102      	movs	r1, #2
 80010b2:	480d      	ldr	r0, [pc, #52]	; (80010e8 <SPI3_IRQHandler+0x3c>)
 80010b4:	f7ff fbe9 	bl	800088a <SPI_I2S_GetFlagStatus>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d011      	beq.n	80010e2 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80010be:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <SPI3_IRQHandler+0x40>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d106      	bne.n	80010d4 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80010c6:	f000 fbc2 	bl	800184e <EVAL_AUDIO_GetSampleCallBack>
 80010ca:	4603      	mov	r3, r0
 80010cc:	4619      	mov	r1, r3
 80010ce:	2004      	movs	r0, #4
 80010d0:	f7ff f8dc 	bl	800028c <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80010d4:	f000 fbbb 	bl	800184e <EVAL_AUDIO_GetSampleCallBack>
 80010d8:	4603      	mov	r3, r0
 80010da:	4619      	mov	r1, r3
 80010dc:	4802      	ldr	r0, [pc, #8]	; (80010e8 <SPI3_IRQHandler+0x3c>)
 80010de:	f7ff fbc5 	bl	800086c <SPI_I2S_SendData>
  }
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40003c00 	.word	0x40003c00
 80010ec:	20000014 	.word	0x20000014

080010f0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	6039      	str	r1, [r7, #0]
 80010fa:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001100:	2b00      	cmp	r3, #0
 8001102:	da0b      	bge.n	800111c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001104:	490d      	ldr	r1, [pc, #52]	; (800113c <NVIC_SetPriority+0x4c>)
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	f003 030f 	and.w	r3, r3, #15
 800110c:	3b04      	subs	r3, #4
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	b2d2      	uxtb	r2, r2
 8001112:	0112      	lsls	r2, r2, #4
 8001114:	b2d2      	uxtb	r2, r2
 8001116:	440b      	add	r3, r1
 8001118:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800111a:	e009      	b.n	8001130 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800111c:	4908      	ldr	r1, [pc, #32]	; (8001140 <NVIC_SetPriority+0x50>)
 800111e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001122:	683a      	ldr	r2, [r7, #0]
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	0112      	lsls	r2, r2, #4
 8001128:	b2d2      	uxtb	r2, r2
 800112a:	440b      	add	r3, r1
 800112c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	e000ed00 	.word	0xe000ed00
 8001140:	e000e100 	.word	0xe000e100

08001144 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001152:	d301      	bcc.n	8001158 <SysTick_Config+0x14>
 8001154:	2301      	movs	r3, #1
 8001156:	e011      	b.n	800117c <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001158:	4a0a      	ldr	r2, [pc, #40]	; (8001184 <SysTick_Config+0x40>)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001160:	3b01      	subs	r3, #1
 8001162:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8001164:	210f      	movs	r1, #15
 8001166:	f04f 30ff 	mov.w	r0, #4294967295
 800116a:	f7ff ffc1 	bl	80010f0 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800116e:	4b05      	ldr	r3, [pc, #20]	; (8001184 <SysTick_Config+0x40>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001174:	4b03      	ldr	r3, [pc, #12]	; (8001184 <SysTick_Config+0x40>)
 8001176:	2207      	movs	r2, #7
 8001178:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800117a:	2300      	movs	r3, #0
}
 800117c:	4618      	mov	r0, r3
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	e000e010 	.word	0xe000e010

08001188 <GPIO_Config>:
TIM_OCInitTypeDef TIM_OCInitStruct;



void GPIO_Config()
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800118c:	2101      	movs	r1, #1
 800118e:	2008      	movs	r0, #8
 8001190:	f7ff fb2c 	bl	80007ec <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001194:	2101      	movs	r1, #1
 8001196:	2001      	movs	r0, #1
 8001198:	f7ff fb28 	bl	80007ec <RCC_AHB1PeriphClockCmd>


	//TIMER PWM PIN CONFIG GPIOD //PIN2,PIN13
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource12,GPIO_AF_TIM4);
 800119c:	2202      	movs	r2, #2
 800119e:	210c      	movs	r1, #12
 80011a0:	4827      	ldr	r0, [pc, #156]	; (8001240 <GPIO_Config+0xb8>)
 80011a2:	f7ff fa31 	bl	8000608 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource13,GPIO_AF_TIM4);
 80011a6:	2202      	movs	r2, #2
 80011a8:	210d      	movs	r1, #13
 80011aa:	4825      	ldr	r0, [pc, #148]	; (8001240 <GPIO_Config+0xb8>)
 80011ac:	f7ff fa2c 	bl	8000608 <GPIO_PinAFConfig>

	//UART PIN CONFIG GPIOA   //PA2->TX      //PA3->RX
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2); //PA2->TX
 80011b0:	2207      	movs	r2, #7
 80011b2:	2102      	movs	r1, #2
 80011b4:	4823      	ldr	r0, [pc, #140]	; (8001244 <GPIO_Config+0xbc>)
 80011b6:	f7ff fa27 	bl	8000608 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2); //PA3->RX
 80011ba:	2207      	movs	r2, #7
 80011bc:	2103      	movs	r1, #3
 80011be:	4821      	ldr	r0, [pc, #132]	; (8001244 <GPIO_Config+0xbc>)
 80011c0:	f7ff fa22 	bl	8000608 <GPIO_PinAFConfig>

	//pwm pin
	GPIO_InitStruct.GPIO_Mode=GPIO_Mode_AF;
 80011c4:	4b20      	ldr	r3, [pc, #128]	; (8001248 <GPIO_Config+0xc0>)
 80011c6:	2202      	movs	r2, #2
 80011c8:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType=GPIO_OType_PP;
 80011ca:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <GPIO_Config+0xc0>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin= GPIO_Pin_12 | GPIO_Pin_13 ;
 80011d0:	4b1d      	ldr	r3, [pc, #116]	; (8001248 <GPIO_Config+0xc0>)
 80011d2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80011d6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd=GPIO_PuPd_NOPULL,
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <GPIO_Config+0xc0>)
 80011da:	2200      	movs	r2, #0
 80011dc:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed=GPIO_Speed_100MHz;
 80011de:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <GPIO_Config+0xc0>)
 80011e0:	2203      	movs	r2, #3
 80011e2:	715a      	strb	r2, [r3, #5]

	GPIO_Init(GPIOD,&GPIO_InitStruct);
 80011e4:	4918      	ldr	r1, [pc, #96]	; (8001248 <GPIO_Config+0xc0>)
 80011e6:	4816      	ldr	r0, [pc, #88]	; (8001240 <GPIO_Config+0xb8>)
 80011e8:	f7ff f962 	bl	80004b0 <GPIO_Init>

	//uart pin
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80011ec:	4b16      	ldr	r3, [pc, #88]	; (8001248 <GPIO_Config+0xc0>)
 80011ee:	2202      	movs	r2, #2
 80011f0:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3 ;
 80011f2:	4b15      	ldr	r3, [pc, #84]	; (8001248 <GPIO_Config+0xc0>)
 80011f4:	220c      	movs	r2, #12
 80011f6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80011f8:	4b13      	ldr	r3, [pc, #76]	; (8001248 <GPIO_Config+0xc0>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80011fe:	4b12      	ldr	r3, [pc, #72]	; (8001248 <GPIO_Config+0xc0>)
 8001200:	2200      	movs	r2, #0
 8001202:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8001204:	4b10      	ldr	r3, [pc, #64]	; (8001248 <GPIO_Config+0xc0>)
 8001206:	2203      	movs	r2, #3
 8001208:	715a      	strb	r2, [r3, #5]

	GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120a:	490f      	ldr	r1, [pc, #60]	; (8001248 <GPIO_Config+0xc0>)
 800120c:	480d      	ldr	r0, [pc, #52]	; (8001244 <GPIO_Config+0xbc>)
 800120e:	f7ff f94f 	bl	80004b0 <GPIO_Init>

	//motor enable pin
	GPIO_InitStruct.GPIO_Mode=GPIO_Mode_OUT;
 8001212:	4b0d      	ldr	r3, [pc, #52]	; (8001248 <GPIO_Config+0xc0>)
 8001214:	2201      	movs	r2, #1
 8001216:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType=GPIO_OType_PP;
 8001218:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <GPIO_Config+0xc0>)
 800121a:	2200      	movs	r2, #0
 800121c:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin= GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_14| GPIO_Pin_15;
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <GPIO_Config+0xc0>)
 8001220:	f24c 020f 	movw	r2, #49167	; 0xc00f
 8001224:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd=GPIO_PuPd_NOPULL,
 8001226:	4b08      	ldr	r3, [pc, #32]	; (8001248 <GPIO_Config+0xc0>)
 8001228:	2200      	movs	r2, #0
 800122a:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed=GPIO_Speed_100MHz;
 800122c:	4b06      	ldr	r3, [pc, #24]	; (8001248 <GPIO_Config+0xc0>)
 800122e:	2203      	movs	r2, #3
 8001230:	715a      	strb	r2, [r3, #5]

	GPIO_Init(GPIOD,&GPIO_InitStruct);
 8001232:	4905      	ldr	r1, [pc, #20]	; (8001248 <GPIO_Config+0xc0>)
 8001234:	4802      	ldr	r0, [pc, #8]	; (8001240 <GPIO_Config+0xb8>)
 8001236:	f7ff f93b 	bl	80004b0 <GPIO_Init>



}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40020c00 	.word	0x40020c00
 8001244:	40020000 	.word	0x40020000
 8001248:	2000032c 	.word	0x2000032c

0800124c <TIM_Config>:

void TIM_Config(){
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4,ENABLE);
 8001250:	2101      	movs	r1, #1
 8001252:	2004      	movs	r0, #4
 8001254:	f7ff faea 	bl	800082c <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseInitStruct.TIM_ClockDivision=TIM_CKD_DIV1;
 8001258:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <TIM_Config+0x54>)
 800125a:	2200      	movs	r2, #0
 800125c:	811a      	strh	r2, [r3, #8]
	TIM_TimeBaseInitStruct.TIM_CounterMode=TIM_CounterMode_Up;
 800125e:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <TIM_Config+0x54>)
 8001260:	2200      	movs	r2, #0
 8001262:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInitStruct.TIM_Period=19999;
 8001264:	4b0e      	ldr	r3, [pc, #56]	; (80012a0 <TIM_Config+0x54>)
 8001266:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800126a:	605a      	str	r2, [r3, #4]
	TIM_TimeBaseInitStruct.TIM_Prescaler=83;
 800126c:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <TIM_Config+0x54>)
 800126e:	2253      	movs	r2, #83	; 0x53
 8001270:	801a      	strh	r2, [r3, #0]
	TIM_TimeBaseInitStruct.TIM_RepetitionCounter=0;
 8001272:	4b0b      	ldr	r3, [pc, #44]	; (80012a0 <TIM_Config+0x54>)
 8001274:	2200      	movs	r2, #0
 8001276:	729a      	strb	r2, [r3, #10]

	TIM_TimeBaseInit(TIM4,&TIM_TimeBaseInitStruct);
 8001278:	4909      	ldr	r1, [pc, #36]	; (80012a0 <TIM_Config+0x54>)
 800127a:	480a      	ldr	r0, [pc, #40]	; (80012a4 <TIM_Config+0x58>)
 800127c:	f7ff fb22 	bl	80008c4 <TIM_TimeBaseInit>

	TIM_Cmd(TIM4,ENABLE);
 8001280:	2101      	movs	r1, #1
 8001282:	4808      	ldr	r0, [pc, #32]	; (80012a4 <TIM_Config+0x58>)
 8001284:	f7ff fb8a 	bl	800099c <TIM_Cmd>

	TIM_OCInitStruct.TIM_OCMode=TIM_OCMode_PWM1;
 8001288:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <TIM_Config+0x5c>)
 800128a:	2260      	movs	r2, #96	; 0x60
 800128c:	801a      	strh	r2, [r3, #0]
	TIM_OCInitStruct.TIM_OutputState=ENABLE;
 800128e:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <TIM_Config+0x5c>)
 8001290:	2201      	movs	r2, #1
 8001292:	805a      	strh	r2, [r3, #2]
	TIM_OCInitStruct.TIM_OCPolarity=TIM_OCPolarity_High;
 8001294:	4b04      	ldr	r3, [pc, #16]	; (80012a8 <TIM_Config+0x5c>)
 8001296:	2200      	movs	r2, #0
 8001298:	819a      	strh	r2, [r3, #12]


}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	200003a4 	.word	0x200003a4
 80012a4:	40000800 	.word	0x40000800
 80012a8:	20000318 	.word	0x20000318

080012ac <USART_Config>:
void USART_Config()
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80012b0:	2101      	movs	r1, #1
 80012b2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80012b6:	f7ff fab9 	bl	800082c <RCC_APB1PeriphClockCmd>

	USART_InitStruct.USART_BaudRate = 9600;
 80012ba:	4b11      	ldr	r3, [pc, #68]	; (8001300 <USART_Config+0x54>)
 80012bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80012c0:	601a      	str	r2, [r3, #0]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80012c2:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <USART_Config+0x54>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	819a      	strh	r2, [r3, #12]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx ;
 80012c8:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <USART_Config+0x54>)
 80012ca:	220c      	movs	r2, #12
 80012cc:	815a      	strh	r2, [r3, #10]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 80012ce:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <USART_Config+0x54>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	811a      	strh	r2, [r3, #8]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 80012d4:	4b0a      	ldr	r3, [pc, #40]	; (8001300 <USART_Config+0x54>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	80da      	strh	r2, [r3, #6]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 80012da:	4b09      	ldr	r3, [pc, #36]	; (8001300 <USART_Config+0x54>)
 80012dc:	2200      	movs	r2, #0
 80012de:	809a      	strh	r2, [r3, #4]

	USART_Init(USART2, &USART_InitStruct);
 80012e0:	4907      	ldr	r1, [pc, #28]	; (8001300 <USART_Config+0x54>)
 80012e2:	4808      	ldr	r0, [pc, #32]	; (8001304 <USART_Config+0x58>)
 80012e4:	f7ff fcb6 	bl	8000c54 <USART_Init>

	USART_Cmd(USART2, ENABLE);
 80012e8:	2101      	movs	r1, #1
 80012ea:	4806      	ldr	r0, [pc, #24]	; (8001304 <USART_Config+0x58>)
 80012ec:	f7ff fd6c 	bl	8000dc8 <USART_Cmd>

	//F COME MESSAGE GO INTERRUP
	USART_ITConfig(USART2,USART_IT_RXNE,ENABLE);
 80012f0:	2201      	movs	r2, #1
 80012f2:	f240 5125 	movw	r1, #1317	; 0x525
 80012f6:	4803      	ldr	r0, [pc, #12]	; (8001304 <USART_Config+0x58>)
 80012f8:	f7ff fda8 	bl	8000e4c <USART_ITConfig>
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	200002a0 	.word	0x200002a0
 8001304:	40004400 	.word	0x40004400

08001308 <NVIC_Config>:

void NVIC_Config(){
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0

	NVIC_InitStruct.NVIC_IRQChannel=USART2_IRQn;
 800130c:	4b08      	ldr	r3, [pc, #32]	; (8001330 <NVIC_Config+0x28>)
 800130e:	2226      	movs	r2, #38	; 0x26
 8001310:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelCmd=ENABLE;
 8001312:	4b07      	ldr	r3, [pc, #28]	; (8001330 <NVIC_Config+0x28>)
 8001314:	2201      	movs	r2, #1
 8001316:	70da      	strb	r2, [r3, #3]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority=0;
 8001318:	4b05      	ldr	r3, [pc, #20]	; (8001330 <NVIC_Config+0x28>)
 800131a:	2200      	movs	r2, #0
 800131c:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority=0;
 800131e:	4b04      	ldr	r3, [pc, #16]	; (8001330 <NVIC_Config+0x28>)
 8001320:	2200      	movs	r2, #0
 8001322:	709a      	strb	r2, [r3, #2]

	NVIC_Init(&NVIC_InitStruct);
 8001324:	4802      	ldr	r0, [pc, #8]	; (8001330 <NVIC_Config+0x28>)
 8001326:	f7fe ff4f 	bl	80001c8 <NVIC_Init>

}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	2000039c 	.word	0x2000039c

08001334 <USART2_IRQHandler>:


//RECEVE MESSAGE INTERRUPT GPIO->PA3
void USART2_IRQHandler(){
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0

	if(USART_GetITStatus(USART2,USART_IT_RXNE)==SET){
 800133a:	f240 5125 	movw	r1, #1317	; 0x525
 800133e:	4823      	ldr	r0, [pc, #140]	; (80013cc <USART2_IRQHandler+0x98>)
 8001340:	f7ff fdcc 	bl	8000edc <USART_GetITStatus>
 8001344:	4603      	mov	r3, r0
 8001346:	2b01      	cmp	r3, #1
 8001348:	d137      	bne.n	80013ba <USART2_IRQHandler+0x86>


		char rx_buffer=USART_ReceiveData(USART2);
 800134a:	4820      	ldr	r0, [pc, #128]	; (80013cc <USART2_IRQHandler+0x98>)
 800134c:	f7ff fd6e 	bl	8000e2c <USART_ReceiveData>
 8001350:	4603      	mov	r3, r0
 8001352:	70fb      	strb	r3, [r7, #3]

		if(rx_buffer != '\n'){
 8001354:	78fb      	ldrb	r3, [r7, #3]
 8001356:	2b0a      	cmp	r3, #10
 8001358:	d010      	beq.n	800137c <USART2_IRQHandler+0x48>
			 message[i]=rx_buffer;
 800135a:	4b1d      	ldr	r3, [pc, #116]	; (80013d0 <USART2_IRQHandler+0x9c>)
 800135c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001360:	4619      	mov	r1, r3
 8001362:	4a1c      	ldr	r2, [pc, #112]	; (80013d4 <USART2_IRQHandler+0xa0>)
 8001364:	78fb      	ldrb	r3, [r7, #3]
 8001366:	5453      	strb	r3, [r2, r1]
			i++;
 8001368:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <USART2_IRQHandler+0x9c>)
 800136a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800136e:	b29b      	uxth	r3, r3
 8001370:	3301      	adds	r3, #1
 8001372:	b29b      	uxth	r3, r3
 8001374:	b21a      	sxth	r2, r3
 8001376:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <USART2_IRQHandler+0x9c>)
 8001378:	801a      	strh	r2, [r3, #0]
 800137a:	e01e      	b.n	80013ba <USART2_IRQHandler+0x86>
		}else{
			message[i] =rx_buffer;
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <USART2_IRQHandler+0x9c>)
 800137e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001382:	4619      	mov	r1, r3
 8001384:	4a13      	ldr	r2, [pc, #76]	; (80013d4 <USART2_IRQHandler+0xa0>)
 8001386:	78fb      	ldrb	r3, [r7, #3]
 8001388:	5453      	strb	r3, [r2, r1]
			i=0;
 800138a:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <USART2_IRQHandler+0x9c>)
 800138c:	2200      	movs	r2, #0
 800138e:	801a      	strh	r2, [r3, #0]

			USART_Puts(USART2,message);
 8001390:	4910      	ldr	r1, [pc, #64]	; (80013d4 <USART2_IRQHandler+0xa0>)
 8001392:	480e      	ldr	r0, [pc, #56]	; (80013cc <USART2_IRQHandler+0x98>)
 8001394:	f000 f94e 	bl	8001634 <USART_Puts>

			uartMessageDebug(message);
 8001398:	480e      	ldr	r0, [pc, #56]	; (80013d4 <USART2_IRQHandler+0xa0>)
 800139a:	f000 f81d 	bl	80013d8 <uartMessageDebug>

			//buffer is clear
			for(int a=0;a<bufferSize;a++){
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	e007      	b.n	80013b4 <USART2_IRQHandler+0x80>
				message[a]='\0';
 80013a4:	4a0b      	ldr	r2, [pc, #44]	; (80013d4 <USART2_IRQHandler+0xa0>)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4413      	add	r3, r2
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
			for(int a=0;a<bufferSize;a++){
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3301      	adds	r3, #1
 80013b2:	607b      	str	r3, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b63      	cmp	r3, #99	; 0x63
 80013b8:	ddf4      	ble.n	80013a4 <USART2_IRQHandler+0x70>

		}


	}
	USART_GetITStatus(USART2,USART_IT_RXNE)==RESET;
 80013ba:	f240 5125 	movw	r1, #1317	; 0x525
 80013be:	4803      	ldr	r0, [pc, #12]	; (80013cc <USART2_IRQHandler+0x98>)
 80013c0:	f7ff fd8c 	bl	8000edc <USART_GetITStatus>
}
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40004400 	.word	0x40004400
 80013d0:	20000210 	.word	0x20000210
 80013d4:	200002b4 	.word	0x200002b4

080013d8 <uartMessageDebug>:
void uartMessageDebug(volatile char *s){
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af02      	add	r7, sp, #8
 80013de:	6078      	str	r0, [r7, #4]

  if( s[0]=='i' && s[1]=='l' && s[2]=='e' && s[3]=='r'  && s[4]=='i'   ){
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b69      	cmp	r3, #105	; 0x69
 80013e8:	d122      	bne.n	8001430 <uartMessageDebug+0x58>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	3301      	adds	r3, #1
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	2b6c      	cmp	r3, #108	; 0x6c
 80013f4:	d11c      	bne.n	8001430 <uartMessageDebug+0x58>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3302      	adds	r3, #2
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b65      	cmp	r3, #101	; 0x65
 8001400:	d116      	bne.n	8001430 <uartMessageDebug+0x58>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	3303      	adds	r3, #3
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b72      	cmp	r3, #114	; 0x72
 800140c:	d110      	bne.n	8001430 <uartMessageDebug+0x58>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	3304      	adds	r3, #4
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	b2db      	uxtb	r3, r3
 8001416:	2b69      	cmp	r3, #105	; 0x69
 8001418:	d10a      	bne.n	8001430 <uartMessageDebug+0x58>
	 USART_Puts(USART2,"gelenVeri: ");
 800141a:	497a      	ldr	r1, [pc, #488]	; (8001604 <uartMessageDebug+0x22c>)
 800141c:	487a      	ldr	r0, [pc, #488]	; (8001608 <uartMessageDebug+0x230>)
 800141e:	f000 f909 	bl	8001634 <USART_Puts>
	 USART_Puts(USART2,"ileri");
 8001422:	497a      	ldr	r1, [pc, #488]	; (800160c <uartMessageDebug+0x234>)
 8001424:	4878      	ldr	r0, [pc, #480]	; (8001608 <uartMessageDebug+0x230>)
 8001426:	f000 f905 	bl	8001634 <USART_Puts>
	 forward();
 800142a:	f000 f927 	bl	800167c <forward>
  if( s[0]=='i' && s[1]=='l' && s[2]=='e' && s[3]=='r'  && s[4]=='i'   ){
 800142e:	e0e4      	b.n	80015fa <uartMessageDebug+0x222>
    }
  else if( s[0]=='g' && s[1]=='e' && s[2]=='r' && s[3]=='i'   ){
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b67      	cmp	r3, #103	; 0x67
 8001438:	d11c      	bne.n	8001474 <uartMessageDebug+0x9c>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	3301      	adds	r3, #1
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	b2db      	uxtb	r3, r3
 8001442:	2b65      	cmp	r3, #101	; 0x65
 8001444:	d116      	bne.n	8001474 <uartMessageDebug+0x9c>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	3302      	adds	r3, #2
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	2b72      	cmp	r3, #114	; 0x72
 8001450:	d110      	bne.n	8001474 <uartMessageDebug+0x9c>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	3303      	adds	r3, #3
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	b2db      	uxtb	r3, r3
 800145a:	2b69      	cmp	r3, #105	; 0x69
 800145c:	d10a      	bne.n	8001474 <uartMessageDebug+0x9c>
	 USART_Puts(USART2,"gelenVeri: ");
 800145e:	4969      	ldr	r1, [pc, #420]	; (8001604 <uartMessageDebug+0x22c>)
 8001460:	4869      	ldr	r0, [pc, #420]	; (8001608 <uartMessageDebug+0x230>)
 8001462:	f000 f8e7 	bl	8001634 <USART_Puts>
	 USART_Puts(USART2,"geri");
 8001466:	496a      	ldr	r1, [pc, #424]	; (8001610 <uartMessageDebug+0x238>)
 8001468:	4867      	ldr	r0, [pc, #412]	; (8001608 <uartMessageDebug+0x230>)
 800146a:	f000 f8e3 	bl	8001634 <USART_Puts>
	 back();
 800146e:	f000 f91b 	bl	80016a8 <back>
  else if( s[0]=='g' && s[1]=='e' && s[2]=='r' && s[3]=='i'   ){
 8001472:	e0c2      	b.n	80015fa <uartMessageDebug+0x222>
    }
  else if( s[0]=='s' && s[1]=='a' && s[2]=='g' ){
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b73      	cmp	r3, #115	; 0x73
 800147c:	d116      	bne.n	80014ac <uartMessageDebug+0xd4>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	3301      	adds	r3, #1
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	2b61      	cmp	r3, #97	; 0x61
 8001488:	d110      	bne.n	80014ac <uartMessageDebug+0xd4>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	3302      	adds	r3, #2
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b67      	cmp	r3, #103	; 0x67
 8001494:	d10a      	bne.n	80014ac <uartMessageDebug+0xd4>
	 USART_Puts(USART2,"gelenVeri: ");
 8001496:	495b      	ldr	r1, [pc, #364]	; (8001604 <uartMessageDebug+0x22c>)
 8001498:	485b      	ldr	r0, [pc, #364]	; (8001608 <uartMessageDebug+0x230>)
 800149a:	f000 f8cb 	bl	8001634 <USART_Puts>
	 USART_Puts(USART2,"sag");
 800149e:	495d      	ldr	r1, [pc, #372]	; (8001614 <uartMessageDebug+0x23c>)
 80014a0:	4859      	ldr	r0, [pc, #356]	; (8001608 <uartMessageDebug+0x230>)
 80014a2:	f000 f8c7 	bl	8001634 <USART_Puts>
	 right();
 80014a6:	f000 f915 	bl	80016d4 <right>
  else if( s[0]=='s' && s[1]=='a' && s[2]=='g' ){
 80014aa:	e0a6      	b.n	80015fa <uartMessageDebug+0x222>
      }
  else if( s[0]=='s' && s[1]=='o' && s[2]=='l' ){
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2b73      	cmp	r3, #115	; 0x73
 80014b4:	d116      	bne.n	80014e4 <uartMessageDebug+0x10c>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3301      	adds	r3, #1
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b6f      	cmp	r3, #111	; 0x6f
 80014c0:	d110      	bne.n	80014e4 <uartMessageDebug+0x10c>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3302      	adds	r3, #2
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2b6c      	cmp	r3, #108	; 0x6c
 80014cc:	d10a      	bne.n	80014e4 <uartMessageDebug+0x10c>
	  USART_Puts(USART2,"gelenVeri: ");
 80014ce:	494d      	ldr	r1, [pc, #308]	; (8001604 <uartMessageDebug+0x22c>)
 80014d0:	484d      	ldr	r0, [pc, #308]	; (8001608 <uartMessageDebug+0x230>)
 80014d2:	f000 f8af 	bl	8001634 <USART_Puts>
	  USART_Puts(USART2,"sol");
 80014d6:	4950      	ldr	r1, [pc, #320]	; (8001618 <uartMessageDebug+0x240>)
 80014d8:	484b      	ldr	r0, [pc, #300]	; (8001608 <uartMessageDebug+0x230>)
 80014da:	f000 f8ab 	bl	8001634 <USART_Puts>
	  	 left();
 80014de:	f000 f919 	bl	8001714 <left>
  else if( s[0]=='s' && s[1]=='o' && s[2]=='l' ){
 80014e2:	e08a      	b.n	80015fa <uartMessageDebug+0x222>
        }
  else if( s[0]=='d' && s[1]=='u' && s[2]=='r' ){
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2b64      	cmp	r3, #100	; 0x64
 80014ec:	d116      	bne.n	800151c <uartMessageDebug+0x144>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	3301      	adds	r3, #1
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	2b75      	cmp	r3, #117	; 0x75
 80014f8:	d110      	bne.n	800151c <uartMessageDebug+0x144>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	3302      	adds	r3, #2
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b72      	cmp	r3, #114	; 0x72
 8001504:	d10a      	bne.n	800151c <uartMessageDebug+0x144>
	 USART_Puts(USART2,"gelenVeri: ");
 8001506:	493f      	ldr	r1, [pc, #252]	; (8001604 <uartMessageDebug+0x22c>)
 8001508:	483f      	ldr	r0, [pc, #252]	; (8001608 <uartMessageDebug+0x230>)
 800150a:	f000 f893 	bl	8001634 <USART_Puts>
	USART_Puts(USART2,"dur");
 800150e:	4943      	ldr	r1, [pc, #268]	; (800161c <uartMessageDebug+0x244>)
 8001510:	483d      	ldr	r0, [pc, #244]	; (8001608 <uartMessageDebug+0x230>)
 8001512:	f000 f88f 	bl	8001634 <USART_Puts>
	stop();
 8001516:	f000 f91d 	bl	8001754 <stop>
  else if( s[0]=='d' && s[1]=='u' && s[2]=='r' ){
 800151a:	e06e      	b.n	80015fa <uartMessageDebug+0x222>
        }

  else if( s[0]=='h' && s[1]=='i' && s[2]=='z' ){
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b68      	cmp	r3, #104	; 0x68
 8001524:	d169      	bne.n	80015fa <uartMessageDebug+0x222>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	3301      	adds	r3, #1
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b69      	cmp	r3, #105	; 0x69
 8001530:	d163      	bne.n	80015fa <uartMessageDebug+0x222>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	3302      	adds	r3, #2
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	b2db      	uxtb	r3, r3
 800153a:	2b7a      	cmp	r3, #122	; 0x7a
 800153c:	d15d      	bne.n	80015fa <uartMessageDebug+0x222>
	 short k=3,m=0;
 800153e:	2303      	movs	r3, #3
 8001540:	81fb      	strh	r3, [r7, #14]
 8001542:	2300      	movs	r3, #0
 8001544:	81bb      	strh	r3, [r7, #12]

	 while(1){
		 if( s[k] != '\n'){
 8001546:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	4413      	add	r3, r2
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b0a      	cmp	r3, #10
 8001554:	d016      	beq.n	8001584 <uartMessageDebug+0x1ac>
		  pwmPulseUart[m]=s[k];
 8001556:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800155a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800155e:	6879      	ldr	r1, [r7, #4]
 8001560:	440a      	add	r2, r1
 8001562:	7812      	ldrb	r2, [r2, #0]
 8001564:	b2d1      	uxtb	r1, r2
 8001566:	4a2e      	ldr	r2, [pc, #184]	; (8001620 <uartMessageDebug+0x248>)
 8001568:	54d1      	strb	r1, [r2, r3]
		  k++;
 800156a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800156e:	b29b      	uxth	r3, r3
 8001570:	3301      	adds	r3, #1
 8001572:	b29b      	uxth	r3, r3
 8001574:	81fb      	strh	r3, [r7, #14]
		  m++;
 8001576:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800157a:	b29b      	uxth	r3, r3
 800157c:	3301      	adds	r3, #1
 800157e:	b29b      	uxth	r3, r3
 8001580:	81bb      	strh	r3, [r7, #12]
 8001582:	e7e0      	b.n	8001546 <uartMessageDebug+0x16e>
		 }else {
		   pwmPulseUart[m] =s[k];
 8001584:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001588:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800158c:	6879      	ldr	r1, [r7, #4]
 800158e:	440a      	add	r2, r1
 8001590:	7812      	ldrb	r2, [r2, #0]
 8001592:	b2d1      	uxtb	r1, r2
 8001594:	4a22      	ldr	r2, [pc, #136]	; (8001620 <uartMessageDebug+0x248>)
 8001596:	54d1      	strb	r1, [r2, r3]
		   k=3;
 8001598:	2303      	movs	r3, #3
 800159a:	81fb      	strh	r3, [r7, #14]
		   m=0;
 800159c:	2300      	movs	r3, #0
 800159e:	81bb      	strh	r3, [r7, #12]
		   USART_Puts(USART2,"pwmhiz:\n");
 80015a0:	4920      	ldr	r1, [pc, #128]	; (8001624 <uartMessageDebug+0x24c>)
 80015a2:	4819      	ldr	r0, [pc, #100]	; (8001608 <uartMessageDebug+0x230>)
 80015a4:	f000 f846 	bl	8001634 <USART_Puts>
		   USART_Puts(USART2,pwmPulseUart);
 80015a8:	491d      	ldr	r1, [pc, #116]	; (8001620 <uartMessageDebug+0x248>)
 80015aa:	4817      	ldr	r0, [pc, #92]	; (8001608 <uartMessageDebug+0x230>)
 80015ac:	f000 f842 	bl	8001634 <USART_Puts>

		   pwmahmet=atoi(pwmPulseUart);
 80015b0:	481b      	ldr	r0, [pc, #108]	; (8001620 <uartMessageDebug+0x248>)
 80015b2:	f000 fa59 	bl	8001a68 <atoi>
 80015b6:	4602      	mov	r2, r0
 80015b8:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <uartMessageDebug+0x250>)
 80015ba:	601a      	str	r2, [r3, #0]
		   pwmPulse1 = map(pwmahmet,0,100,0,20000);
 80015bc:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <uartMessageDebug+0x250>)
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	f644 6320 	movw	r3, #20000	; 0x4e20
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2300      	movs	r3, #0
 80015c8:	2264      	movs	r2, #100	; 0x64
 80015ca:	2100      	movs	r1, #0
 80015cc:	f000 f8e6 	bl	800179c <map>
 80015d0:	4602      	mov	r2, r0
 80015d2:	4b16      	ldr	r3, [pc, #88]	; (800162c <uartMessageDebug+0x254>)
 80015d4:	601a      	str	r2, [r3, #0]
		   pwmPulse2=pwmPulse1;
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <uartMessageDebug+0x254>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a15      	ldr	r2, [pc, #84]	; (8001630 <uartMessageDebug+0x258>)
 80015dc:	6013      	str	r3, [r2, #0]
		   for(int a=0;a<10;a++){
 80015de:	2300      	movs	r3, #0
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	e007      	b.n	80015f4 <uartMessageDebug+0x21c>
			   pwmPulseUart[a]='\0';
 80015e4:	4a0e      	ldr	r2, [pc, #56]	; (8001620 <uartMessageDebug+0x248>)
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	4413      	add	r3, r2
 80015ea:	2200      	movs	r2, #0
 80015ec:	701a      	strb	r2, [r3, #0]
		   for(int a=0;a<10;a++){
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	3301      	adds	r3, #1
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	2b09      	cmp	r3, #9
 80015f8:	ddf4      	ble.n	80015e4 <uartMessageDebug+0x20c>
		  }

	 }

  }
}
 80015fa:	bf00      	nop
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	08001c40 	.word	0x08001c40
 8001608:	40004400 	.word	0x40004400
 800160c:	08001c4c 	.word	0x08001c4c
 8001610:	08001c54 	.word	0x08001c54
 8001614:	08001c5c 	.word	0x08001c5c
 8001618:	08001c60 	.word	0x08001c60
 800161c:	08001c64 	.word	0x08001c64
 8001620:	20000290 	.word	0x20000290
 8001624:	08001c68 	.word	0x08001c68
 8001628:	200002b0 	.word	0x200002b0
 800162c:	200003a0 	.word	0x200003a0
 8001630:	2000029c 	.word	0x2000029c

08001634 <USART_Puts>:

//SEND MESSAGE UART PN GPIO->PA2
void USART_Puts(USART_TypeDef* USARTx, volatile char *s)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
	while(*s)
 800163e:	e013      	b.n	8001668 <USART_Puts+0x34>
	{
		while(!(USARTx->SR & 0x00000040));
 8001640:	bf00      	nop
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	b29b      	uxth	r3, r3
 8001648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800164c:	2b00      	cmp	r3, #0
 800164e:	d0f8      	beq.n	8001642 <USART_Puts+0xe>
		USART_SendData(USARTx, *s);
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	b2db      	uxtb	r3, r3
 8001656:	b29b      	uxth	r3, r3
 8001658:	4619      	mov	r1, r3
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f7ff fbd4 	bl	8000e08 <USART_SendData>
		*s++;
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	1c5a      	adds	r2, r3, #1
 8001664:	603a      	str	r2, [r7, #0]
 8001666:	781b      	ldrb	r3, [r3, #0]
	while(*s)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1e6      	bne.n	8001640 <USART_Puts+0xc>
	}
}
 8001672:	bf00      	nop
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
	...

0800167c <forward>:

void forward(){
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOD,motor1_in1);
 8001680:	2101      	movs	r1, #1
 8001682:	4808      	ldr	r0, [pc, #32]	; (80016a4 <forward+0x28>)
 8001684:	f7fe ffa2 	bl	80005cc <GPIO_SetBits>
	GPIO_ResetBits(GPIOD,motor1_in2);
 8001688:	2102      	movs	r1, #2
 800168a:	4806      	ldr	r0, [pc, #24]	; (80016a4 <forward+0x28>)
 800168c:	f7fe ffad 	bl	80005ea <GPIO_ResetBits>
	GPIO_SetBits(GPIOD,motor2_in1);
 8001690:	2104      	movs	r1, #4
 8001692:	4804      	ldr	r0, [pc, #16]	; (80016a4 <forward+0x28>)
 8001694:	f7fe ff9a 	bl	80005cc <GPIO_SetBits>
	GPIO_ResetBits(GPIOD,motor2_in2);
 8001698:	2108      	movs	r1, #8
 800169a:	4802      	ldr	r0, [pc, #8]	; (80016a4 <forward+0x28>)
 800169c:	f7fe ffa5 	bl	80005ea <GPIO_ResetBits>

}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40020c00 	.word	0x40020c00

080016a8 <back>:
void back(){
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOD,motor1_in2);
 80016ac:	2102      	movs	r1, #2
 80016ae:	4808      	ldr	r0, [pc, #32]	; (80016d0 <back+0x28>)
 80016b0:	f7fe ff8c 	bl	80005cc <GPIO_SetBits>
	GPIO_ResetBits(GPIOD,motor1_in1);
 80016b4:	2101      	movs	r1, #1
 80016b6:	4806      	ldr	r0, [pc, #24]	; (80016d0 <back+0x28>)
 80016b8:	f7fe ff97 	bl	80005ea <GPIO_ResetBits>
	GPIO_SetBits(GPIOD,motor2_in2);
 80016bc:	2108      	movs	r1, #8
 80016be:	4804      	ldr	r0, [pc, #16]	; (80016d0 <back+0x28>)
 80016c0:	f7fe ff84 	bl	80005cc <GPIO_SetBits>
	GPIO_ResetBits(GPIOD,motor2_in1);
 80016c4:	2104      	movs	r1, #4
 80016c6:	4802      	ldr	r0, [pc, #8]	; (80016d0 <back+0x28>)
 80016c8:	f7fe ff8f 	bl	80005ea <GPIO_ResetBits>
}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40020c00 	.word	0x40020c00

080016d4 <right>:

void right(){
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOD,motor1_in1);
 80016d8:	2101      	movs	r1, #1
 80016da:	480c      	ldr	r0, [pc, #48]	; (800170c <right+0x38>)
 80016dc:	f7fe ff76 	bl	80005cc <GPIO_SetBits>
	GPIO_ResetBits(GPIOD,motor1_in2);
 80016e0:	2102      	movs	r1, #2
 80016e2:	480a      	ldr	r0, [pc, #40]	; (800170c <right+0x38>)
 80016e4:	f7fe ff81 	bl	80005ea <GPIO_ResetBits>
	GPIO_SetBits(GPIOD,motor2_in1);
 80016e8:	2104      	movs	r1, #4
 80016ea:	4808      	ldr	r0, [pc, #32]	; (800170c <right+0x38>)
 80016ec:	f7fe ff6e 	bl	80005cc <GPIO_SetBits>
	GPIO_ResetBits(GPIOD,motor2_in2);
 80016f0:	2108      	movs	r1, #8
 80016f2:	4806      	ldr	r0, [pc, #24]	; (800170c <right+0x38>)
 80016f4:	f7fe ff79 	bl	80005ea <GPIO_ResetBits>
	pwmPulse1=(pwmPulse1 / 2);
 80016f8:	4b05      	ldr	r3, [pc, #20]	; (8001710 <right+0x3c>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	0fda      	lsrs	r2, r3, #31
 80016fe:	4413      	add	r3, r2
 8001700:	105b      	asrs	r3, r3, #1
 8001702:	461a      	mov	r2, r3
 8001704:	4b02      	ldr	r3, [pc, #8]	; (8001710 <right+0x3c>)
 8001706:	601a      	str	r2, [r3, #0]
}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40020c00 	.word	0x40020c00
 8001710:	200003a0 	.word	0x200003a0

08001714 <left>:
void left(){
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOD,motor1_in1);
 8001718:	2101      	movs	r1, #1
 800171a:	480c      	ldr	r0, [pc, #48]	; (800174c <left+0x38>)
 800171c:	f7fe ff56 	bl	80005cc <GPIO_SetBits>
	GPIO_ResetBits(GPIOD,motor1_in2);
 8001720:	2102      	movs	r1, #2
 8001722:	480a      	ldr	r0, [pc, #40]	; (800174c <left+0x38>)
 8001724:	f7fe ff61 	bl	80005ea <GPIO_ResetBits>
	GPIO_SetBits(GPIOD,motor2_in1);
 8001728:	2104      	movs	r1, #4
 800172a:	4808      	ldr	r0, [pc, #32]	; (800174c <left+0x38>)
 800172c:	f7fe ff4e 	bl	80005cc <GPIO_SetBits>
	GPIO_ResetBits(GPIOD,motor2_in2);
 8001730:	2108      	movs	r1, #8
 8001732:	4806      	ldr	r0, [pc, #24]	; (800174c <left+0x38>)
 8001734:	f7fe ff59 	bl	80005ea <GPIO_ResetBits>
	pwmPulse2= (pwmPulse2 / 2);
 8001738:	4b05      	ldr	r3, [pc, #20]	; (8001750 <left+0x3c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	0fda      	lsrs	r2, r3, #31
 800173e:	4413      	add	r3, r2
 8001740:	105b      	asrs	r3, r3, #1
 8001742:	461a      	mov	r2, r3
 8001744:	4b02      	ldr	r3, [pc, #8]	; (8001750 <left+0x3c>)
 8001746:	601a      	str	r2, [r3, #0]
}
 8001748:	bf00      	nop
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40020c00 	.word	0x40020c00
 8001750:	2000029c 	.word	0x2000029c

08001754 <stop>:
void stop(){
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
	GPIO_ResetBits(GPIOD,motor1_in2);
 8001758:	2102      	movs	r1, #2
 800175a:	4808      	ldr	r0, [pc, #32]	; (800177c <stop+0x28>)
 800175c:	f7fe ff45 	bl	80005ea <GPIO_ResetBits>
	GPIO_ResetBits(GPIOD,motor1_in1);
 8001760:	2101      	movs	r1, #1
 8001762:	4806      	ldr	r0, [pc, #24]	; (800177c <stop+0x28>)
 8001764:	f7fe ff41 	bl	80005ea <GPIO_ResetBits>
	GPIO_ResetBits(GPIOD,motor2_in2);
 8001768:	2108      	movs	r1, #8
 800176a:	4804      	ldr	r0, [pc, #16]	; (800177c <stop+0x28>)
 800176c:	f7fe ff3d 	bl	80005ea <GPIO_ResetBits>
	GPIO_ResetBits(GPIOD,motor2_in1);
 8001770:	2104      	movs	r1, #4
 8001772:	4802      	ldr	r0, [pc, #8]	; (800177c <stop+0x28>)
 8001774:	f7fe ff39 	bl	80005ea <GPIO_ResetBits>
}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40020c00 	.word	0x40020c00

08001780 <SysTick_Handler>:
	delayCount=time;
	while(delayCount);
}

void SysTick_Handler()
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
	delayCount--;
 8001784:	4b04      	ldr	r3, [pc, #16]	; (8001798 <SysTick_Handler+0x18>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	3b01      	subs	r3, #1
 800178a:	4a03      	ldr	r2, [pc, #12]	; (8001798 <SysTick_Handler+0x18>)
 800178c:	6013      	str	r3, [r2, #0]
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	20000334 	.word	0x20000334

0800179c <map>:

int map(uint32_t A,uint32_t B,uint32_t C,uint32_t D,uint32_t E){
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
 80017a8:	603b      	str	r3, [r7, #0]

	return (A * E) / C;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	fb02 f203 	mul.w	r2, r2, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3714      	adds	r7, #20
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <main>:

 int main(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0

	SysTick_Config(SystemCoreClock/1000); //1 MS TIMER INTERRUP
 80017c8:	4b15      	ldr	r3, [pc, #84]	; (8001820 <main+0x5c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a15      	ldr	r2, [pc, #84]	; (8001824 <main+0x60>)
 80017ce:	fba2 2303 	umull	r2, r3, r2, r3
 80017d2:	099b      	lsrs	r3, r3, #6
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff fcb5 	bl	8001144 <SysTick_Config>

	GPIO_Config();
 80017da:	f7ff fcd5 	bl	8001188 <GPIO_Config>
	USART_Config();
 80017de:	f7ff fd65 	bl	80012ac <USART_Config>
	NVIC_Config();
 80017e2:	f7ff fd91 	bl	8001308 <NVIC_Config>
	TIM_Config();
 80017e6:	f7ff fd31 	bl	800124c <TIM_Config>

  while (1)
  {

	  //PD12 PWM MOTOR1
         TIM_OCInitStruct.TIM_Pulse=pwmPulse1;
 80017ea:	4b0f      	ldr	r3, [pc, #60]	; (8001828 <main+0x64>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	461a      	mov	r2, r3
 80017f0:	4b0e      	ldr	r3, [pc, #56]	; (800182c <main+0x68>)
 80017f2:	609a      	str	r2, [r3, #8]
		 TIM_OC1Init(TIM4,&TIM_OCInitStruct);
 80017f4:	490d      	ldr	r1, [pc, #52]	; (800182c <main+0x68>)
 80017f6:	480e      	ldr	r0, [pc, #56]	; (8001830 <main+0x6c>)
 80017f8:	f7ff f8f0 	bl	80009dc <TIM_OC1Init>
		 TIM_OC1PreloadConfig(TIM4,TIM_OCPreload_Enable);
 80017fc:	2108      	movs	r1, #8
 80017fe:	480c      	ldr	r0, [pc, #48]	; (8001830 <main+0x6c>)
 8001800:	f7ff f9ee 	bl	8000be0 <TIM_OC1PreloadConfig>

		//PD13 PWM MOTOR2
		 TIM_OCInitStruct.TIM_Pulse=pwmPulse2;
 8001804:	4b0b      	ldr	r3, [pc, #44]	; (8001834 <main+0x70>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	461a      	mov	r2, r3
 800180a:	4b08      	ldr	r3, [pc, #32]	; (800182c <main+0x68>)
 800180c:	609a      	str	r2, [r3, #8]
	     TIM_OC2Init(TIM4,&TIM_OCInitStruct);
 800180e:	4907      	ldr	r1, [pc, #28]	; (800182c <main+0x68>)
 8001810:	4807      	ldr	r0, [pc, #28]	; (8001830 <main+0x6c>)
 8001812:	f7ff f95d 	bl	8000ad0 <TIM_OC2Init>
		 TIM_OC2PreloadConfig(TIM4,TIM_OCPreload_Enable);
 8001816:	2108      	movs	r1, #8
 8001818:	4805      	ldr	r0, [pc, #20]	; (8001830 <main+0x6c>)
 800181a:	f7ff f9fd 	bl	8000c18 <TIM_OC2PreloadConfig>
         TIM_OCInitStruct.TIM_Pulse=pwmPulse1;
 800181e:	e7e4      	b.n	80017ea <main+0x26>
 8001820:	20000020 	.word	0x20000020
 8001824:	10624dd3 	.word	0x10624dd3
 8001828:	200003a0 	.word	0x200003a0
 800182c:	20000318 	.word	0x20000318
 8001830:	40000800 	.word	0x40000800
 8001834:	2000029c 	.word	0x2000029c

08001838 <EVAL_AUDIO_TransferComplete_CallBack>:

  }
}

void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8001842:	bf00      	nop
}
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <EVAL_AUDIO_GetSampleCallBack>:

uint16_t EVAL_AUDIO_GetSampleCallBack(void)
{
 800184e:	b480      	push	{r7}
 8001850:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8001852:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8001856:	4618      	mov	r0, r3
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001860:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001898 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001864:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001866:	e003      	b.n	8001870 <LoopCopyDataInit>

08001868 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001868:	4b0c      	ldr	r3, [pc, #48]	; (800189c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800186a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800186c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800186e:	3104      	adds	r1, #4

08001870 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001870:	480b      	ldr	r0, [pc, #44]	; (80018a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001872:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001874:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001876:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001878:	d3f6      	bcc.n	8001868 <CopyDataInit>
  ldr  r2, =_sbss
 800187a:	4a0b      	ldr	r2, [pc, #44]	; (80018a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800187c:	e002      	b.n	8001884 <LoopFillZerobss>

0800187e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800187e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001880:	f842 3b04 	str.w	r3, [r2], #4

08001884 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001884:	4b09      	ldr	r3, [pc, #36]	; (80018ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001886:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001888:	d3f9      	bcc.n	800187e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800188a:	f000 f83b 	bl	8001904 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800188e:	f000 f8ef 	bl	8001a70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001892:	f7ff ff97 	bl	80017c4 <main>
  bx  lr    
 8001896:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001898:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800189c:	08001d84 	.word	0x08001d84
  ldr  r0, =_sdata
 80018a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80018a4:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 80018a8:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 80018ac:	200003b0 	.word	0x200003b0

080018b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018b0:	e7fe      	b.n	80018b0 <ADC_IRQHandler>

080018b2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0
}
 80018b6:	bf00      	nop
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80018c4:	e7fe      	b.n	80018c4 <HardFault_Handler+0x4>

080018c6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80018ca:	e7fe      	b.n	80018ca <MemManage_Handler+0x4>

080018cc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80018d0:	e7fe      	b.n	80018d0 <BusFault_Handler+0x4>

080018d2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80018d2:	b480      	push	{r7}
 80018d4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80018d6:	e7fe      	b.n	80018d6 <UsageFault_Handler+0x4>

080018d8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
	...

08001904 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001908:	4a16      	ldr	r2, [pc, #88]	; (8001964 <SystemInit+0x60>)
 800190a:	4b16      	ldr	r3, [pc, #88]	; (8001964 <SystemInit+0x60>)
 800190c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001910:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001914:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001918:	4a13      	ldr	r2, [pc, #76]	; (8001968 <SystemInit+0x64>)
 800191a:	4b13      	ldr	r3, [pc, #76]	; (8001968 <SystemInit+0x64>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f043 0301 	orr.w	r3, r3, #1
 8001922:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001924:	4b10      	ldr	r3, [pc, #64]	; (8001968 <SystemInit+0x64>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800192a:	4a0f      	ldr	r2, [pc, #60]	; (8001968 <SystemInit+0x64>)
 800192c:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <SystemInit+0x64>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001934:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001938:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800193a:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <SystemInit+0x64>)
 800193c:	4a0b      	ldr	r2, [pc, #44]	; (800196c <SystemInit+0x68>)
 800193e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001940:	4a09      	ldr	r2, [pc, #36]	; (8001968 <SystemInit+0x64>)
 8001942:	4b09      	ldr	r3, [pc, #36]	; (8001968 <SystemInit+0x64>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800194a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800194c:	4b06      	ldr	r3, [pc, #24]	; (8001968 <SystemInit+0x64>)
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001952:	f000 f80d 	bl	8001970 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001956:	4b03      	ldr	r3, [pc, #12]	; (8001964 <SystemInit+0x60>)
 8001958:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800195c:	609a      	str	r2, [r3, #8]
#endif
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	e000ed00 	.word	0xe000ed00
 8001968:	40023800 	.word	0x40023800
 800196c:	24003010 	.word	0x24003010

08001970 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	2300      	movs	r3, #0
 800197c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800197e:	4a36      	ldr	r2, [pc, #216]	; (8001a58 <SetSysClock+0xe8>)
 8001980:	4b35      	ldr	r3, [pc, #212]	; (8001a58 <SetSysClock+0xe8>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001988:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800198a:	4b33      	ldr	r3, [pc, #204]	; (8001a58 <SetSysClock+0xe8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001992:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3301      	adds	r3, #1
 8001998:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d103      	bne.n	80019a8 <SetSysClock+0x38>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80019a6:	d1f0      	bne.n	800198a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80019a8:	4b2b      	ldr	r3, [pc, #172]	; (8001a58 <SetSysClock+0xe8>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d002      	beq.n	80019ba <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80019b4:	2301      	movs	r3, #1
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	e001      	b.n	80019be <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80019ba:	2300      	movs	r3, #0
 80019bc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d142      	bne.n	8001a4a <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80019c4:	4a24      	ldr	r2, [pc, #144]	; (8001a58 <SetSysClock+0xe8>)
 80019c6:	4b24      	ldr	r3, [pc, #144]	; (8001a58 <SetSysClock+0xe8>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ce:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80019d0:	4a22      	ldr	r2, [pc, #136]	; (8001a5c <SetSysClock+0xec>)
 80019d2:	4b22      	ldr	r3, [pc, #136]	; (8001a5c <SetSysClock+0xec>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019da:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80019dc:	4a1e      	ldr	r2, [pc, #120]	; (8001a58 <SetSysClock+0xe8>)
 80019de:	4b1e      	ldr	r3, [pc, #120]	; (8001a58 <SetSysClock+0xe8>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80019e4:	4a1c      	ldr	r2, [pc, #112]	; (8001a58 <SetSysClock+0xe8>)
 80019e6:	4b1c      	ldr	r3, [pc, #112]	; (8001a58 <SetSysClock+0xe8>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80019ee:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80019f0:	4a19      	ldr	r2, [pc, #100]	; (8001a58 <SetSysClock+0xe8>)
 80019f2:	4b19      	ldr	r3, [pc, #100]	; (8001a58 <SetSysClock+0xe8>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80019fa:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80019fc:	4b16      	ldr	r3, [pc, #88]	; (8001a58 <SetSysClock+0xe8>)
 80019fe:	4a18      	ldr	r2, [pc, #96]	; (8001a60 <SetSysClock+0xf0>)
 8001a00:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001a02:	4a15      	ldr	r2, [pc, #84]	; (8001a58 <SetSysClock+0xe8>)
 8001a04:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <SetSysClock+0xe8>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a0c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001a0e:	bf00      	nop
 8001a10:	4b11      	ldr	r3, [pc, #68]	; (8001a58 <SetSysClock+0xe8>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0f9      	beq.n	8001a10 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001a1c:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <SetSysClock+0xf4>)
 8001a1e:	f240 6205 	movw	r2, #1541	; 0x605
 8001a22:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001a24:	4a0c      	ldr	r2, [pc, #48]	; (8001a58 <SetSysClock+0xe8>)
 8001a26:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <SetSysClock+0xe8>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f023 0303 	bic.w	r3, r3, #3
 8001a2e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001a30:	4a09      	ldr	r2, [pc, #36]	; (8001a58 <SetSysClock+0xe8>)
 8001a32:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <SetSysClock+0xe8>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f043 0302 	orr.w	r3, r3, #2
 8001a3a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001a3c:	bf00      	nop
 8001a3e:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <SetSysClock+0xe8>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f003 030c 	and.w	r3, r3, #12
 8001a46:	2b08      	cmp	r3, #8
 8001a48:	d1f9      	bne.n	8001a3e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	40007000 	.word	0x40007000
 8001a60:	07405408 	.word	0x07405408
 8001a64:	40023c00 	.word	0x40023c00

08001a68 <atoi>:
 8001a68:	220a      	movs	r2, #10
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	f000 b8a4 	b.w	8001bb8 <strtol>

08001a70 <__libc_init_array>:
 8001a70:	b570      	push	{r4, r5, r6, lr}
 8001a72:	4e0d      	ldr	r6, [pc, #52]	; (8001aa8 <__libc_init_array+0x38>)
 8001a74:	4c0d      	ldr	r4, [pc, #52]	; (8001aac <__libc_init_array+0x3c>)
 8001a76:	1ba4      	subs	r4, r4, r6
 8001a78:	10a4      	asrs	r4, r4, #2
 8001a7a:	2500      	movs	r5, #0
 8001a7c:	42a5      	cmp	r5, r4
 8001a7e:	d109      	bne.n	8001a94 <__libc_init_array+0x24>
 8001a80:	4e0b      	ldr	r6, [pc, #44]	; (8001ab0 <__libc_init_array+0x40>)
 8001a82:	4c0c      	ldr	r4, [pc, #48]	; (8001ab4 <__libc_init_array+0x44>)
 8001a84:	f000 f8d0 	bl	8001c28 <_init>
 8001a88:	1ba4      	subs	r4, r4, r6
 8001a8a:	10a4      	asrs	r4, r4, #2
 8001a8c:	2500      	movs	r5, #0
 8001a8e:	42a5      	cmp	r5, r4
 8001a90:	d105      	bne.n	8001a9e <__libc_init_array+0x2e>
 8001a92:	bd70      	pop	{r4, r5, r6, pc}
 8001a94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a98:	4798      	blx	r3
 8001a9a:	3501      	adds	r5, #1
 8001a9c:	e7ee      	b.n	8001a7c <__libc_init_array+0xc>
 8001a9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001aa2:	4798      	blx	r3
 8001aa4:	3501      	adds	r5, #1
 8001aa6:	e7f2      	b.n	8001a8e <__libc_init_array+0x1e>
 8001aa8:	08001d7c 	.word	0x08001d7c
 8001aac:	08001d7c 	.word	0x08001d7c
 8001ab0:	08001d7c 	.word	0x08001d7c
 8001ab4:	08001d80 	.word	0x08001d80

08001ab8 <_strtol_l.isra.0>:
 8001ab8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001abc:	4680      	mov	r8, r0
 8001abe:	4689      	mov	r9, r1
 8001ac0:	4692      	mov	sl, r2
 8001ac2:	461f      	mov	r7, r3
 8001ac4:	468b      	mov	fp, r1
 8001ac6:	465d      	mov	r5, fp
 8001ac8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8001aca:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001ace:	f000 f889 	bl	8001be4 <__locale_ctype_ptr_l>
 8001ad2:	4420      	add	r0, r4
 8001ad4:	7846      	ldrb	r6, [r0, #1]
 8001ad6:	f016 0608 	ands.w	r6, r6, #8
 8001ada:	d10b      	bne.n	8001af4 <_strtol_l.isra.0+0x3c>
 8001adc:	2c2d      	cmp	r4, #45	; 0x2d
 8001ade:	d10b      	bne.n	8001af8 <_strtol_l.isra.0+0x40>
 8001ae0:	782c      	ldrb	r4, [r5, #0]
 8001ae2:	2601      	movs	r6, #1
 8001ae4:	f10b 0502 	add.w	r5, fp, #2
 8001ae8:	b167      	cbz	r7, 8001b04 <_strtol_l.isra.0+0x4c>
 8001aea:	2f10      	cmp	r7, #16
 8001aec:	d114      	bne.n	8001b18 <_strtol_l.isra.0+0x60>
 8001aee:	2c30      	cmp	r4, #48	; 0x30
 8001af0:	d00a      	beq.n	8001b08 <_strtol_l.isra.0+0x50>
 8001af2:	e011      	b.n	8001b18 <_strtol_l.isra.0+0x60>
 8001af4:	46ab      	mov	fp, r5
 8001af6:	e7e6      	b.n	8001ac6 <_strtol_l.isra.0+0xe>
 8001af8:	2c2b      	cmp	r4, #43	; 0x2b
 8001afa:	bf04      	itt	eq
 8001afc:	782c      	ldrbeq	r4, [r5, #0]
 8001afe:	f10b 0502 	addeq.w	r5, fp, #2
 8001b02:	e7f1      	b.n	8001ae8 <_strtol_l.isra.0+0x30>
 8001b04:	2c30      	cmp	r4, #48	; 0x30
 8001b06:	d127      	bne.n	8001b58 <_strtol_l.isra.0+0xa0>
 8001b08:	782b      	ldrb	r3, [r5, #0]
 8001b0a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001b0e:	2b58      	cmp	r3, #88	; 0x58
 8001b10:	d14b      	bne.n	8001baa <_strtol_l.isra.0+0xf2>
 8001b12:	786c      	ldrb	r4, [r5, #1]
 8001b14:	2710      	movs	r7, #16
 8001b16:	3502      	adds	r5, #2
 8001b18:	2e00      	cmp	r6, #0
 8001b1a:	bf0c      	ite	eq
 8001b1c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8001b20:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8001b24:	2200      	movs	r2, #0
 8001b26:	fbb1 fef7 	udiv	lr, r1, r7
 8001b2a:	4610      	mov	r0, r2
 8001b2c:	fb07 1c1e 	mls	ip, r7, lr, r1
 8001b30:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8001b34:	2b09      	cmp	r3, #9
 8001b36:	d811      	bhi.n	8001b5c <_strtol_l.isra.0+0xa4>
 8001b38:	461c      	mov	r4, r3
 8001b3a:	42a7      	cmp	r7, r4
 8001b3c:	dd1d      	ble.n	8001b7a <_strtol_l.isra.0+0xc2>
 8001b3e:	1c53      	adds	r3, r2, #1
 8001b40:	d007      	beq.n	8001b52 <_strtol_l.isra.0+0x9a>
 8001b42:	4586      	cmp	lr, r0
 8001b44:	d316      	bcc.n	8001b74 <_strtol_l.isra.0+0xbc>
 8001b46:	d101      	bne.n	8001b4c <_strtol_l.isra.0+0x94>
 8001b48:	45a4      	cmp	ip, r4
 8001b4a:	db13      	blt.n	8001b74 <_strtol_l.isra.0+0xbc>
 8001b4c:	fb00 4007 	mla	r0, r0, r7, r4
 8001b50:	2201      	movs	r2, #1
 8001b52:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001b56:	e7eb      	b.n	8001b30 <_strtol_l.isra.0+0x78>
 8001b58:	270a      	movs	r7, #10
 8001b5a:	e7dd      	b.n	8001b18 <_strtol_l.isra.0+0x60>
 8001b5c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8001b60:	2b19      	cmp	r3, #25
 8001b62:	d801      	bhi.n	8001b68 <_strtol_l.isra.0+0xb0>
 8001b64:	3c37      	subs	r4, #55	; 0x37
 8001b66:	e7e8      	b.n	8001b3a <_strtol_l.isra.0+0x82>
 8001b68:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8001b6c:	2b19      	cmp	r3, #25
 8001b6e:	d804      	bhi.n	8001b7a <_strtol_l.isra.0+0xc2>
 8001b70:	3c57      	subs	r4, #87	; 0x57
 8001b72:	e7e2      	b.n	8001b3a <_strtol_l.isra.0+0x82>
 8001b74:	f04f 32ff 	mov.w	r2, #4294967295
 8001b78:	e7eb      	b.n	8001b52 <_strtol_l.isra.0+0x9a>
 8001b7a:	1c53      	adds	r3, r2, #1
 8001b7c:	d108      	bne.n	8001b90 <_strtol_l.isra.0+0xd8>
 8001b7e:	2322      	movs	r3, #34	; 0x22
 8001b80:	f8c8 3000 	str.w	r3, [r8]
 8001b84:	4608      	mov	r0, r1
 8001b86:	f1ba 0f00 	cmp.w	sl, #0
 8001b8a:	d107      	bne.n	8001b9c <_strtol_l.isra.0+0xe4>
 8001b8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b90:	b106      	cbz	r6, 8001b94 <_strtol_l.isra.0+0xdc>
 8001b92:	4240      	negs	r0, r0
 8001b94:	f1ba 0f00 	cmp.w	sl, #0
 8001b98:	d00c      	beq.n	8001bb4 <_strtol_l.isra.0+0xfc>
 8001b9a:	b122      	cbz	r2, 8001ba6 <_strtol_l.isra.0+0xee>
 8001b9c:	3d01      	subs	r5, #1
 8001b9e:	f8ca 5000 	str.w	r5, [sl]
 8001ba2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ba6:	464d      	mov	r5, r9
 8001ba8:	e7f9      	b.n	8001b9e <_strtol_l.isra.0+0xe6>
 8001baa:	2430      	movs	r4, #48	; 0x30
 8001bac:	2f00      	cmp	r7, #0
 8001bae:	d1b3      	bne.n	8001b18 <_strtol_l.isra.0+0x60>
 8001bb0:	2708      	movs	r7, #8
 8001bb2:	e7b1      	b.n	8001b18 <_strtol_l.isra.0+0x60>
 8001bb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001bb8 <strtol>:
 8001bb8:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <strtol+0x24>)
 8001bba:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001bbc:	681c      	ldr	r4, [r3, #0]
 8001bbe:	4d08      	ldr	r5, [pc, #32]	; (8001be0 <strtol+0x28>)
 8001bc0:	6a23      	ldr	r3, [r4, #32]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	bf08      	it	eq
 8001bc6:	462b      	moveq	r3, r5
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	4613      	mov	r3, r2
 8001bcc:	460a      	mov	r2, r1
 8001bce:	4601      	mov	r1, r0
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	f7ff ff71 	bl	8001ab8 <_strtol_l.isra.0>
 8001bd6:	b003      	add	sp, #12
 8001bd8:	bd30      	pop	{r4, r5, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000024 	.word	0x20000024
 8001be0:	20000088 	.word	0x20000088

08001be4 <__locale_ctype_ptr_l>:
 8001be4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8001be8:	4770      	bx	lr

08001bea <__ascii_mbtowc>:
 8001bea:	b082      	sub	sp, #8
 8001bec:	b901      	cbnz	r1, 8001bf0 <__ascii_mbtowc+0x6>
 8001bee:	a901      	add	r1, sp, #4
 8001bf0:	b142      	cbz	r2, 8001c04 <__ascii_mbtowc+0x1a>
 8001bf2:	b14b      	cbz	r3, 8001c08 <__ascii_mbtowc+0x1e>
 8001bf4:	7813      	ldrb	r3, [r2, #0]
 8001bf6:	600b      	str	r3, [r1, #0]
 8001bf8:	7812      	ldrb	r2, [r2, #0]
 8001bfa:	1c10      	adds	r0, r2, #0
 8001bfc:	bf18      	it	ne
 8001bfe:	2001      	movne	r0, #1
 8001c00:	b002      	add	sp, #8
 8001c02:	4770      	bx	lr
 8001c04:	4610      	mov	r0, r2
 8001c06:	e7fb      	b.n	8001c00 <__ascii_mbtowc+0x16>
 8001c08:	f06f 0001 	mvn.w	r0, #1
 8001c0c:	e7f8      	b.n	8001c00 <__ascii_mbtowc+0x16>

08001c0e <__ascii_wctomb>:
 8001c0e:	b149      	cbz	r1, 8001c24 <__ascii_wctomb+0x16>
 8001c10:	2aff      	cmp	r2, #255	; 0xff
 8001c12:	bf85      	ittet	hi
 8001c14:	238a      	movhi	r3, #138	; 0x8a
 8001c16:	6003      	strhi	r3, [r0, #0]
 8001c18:	700a      	strbls	r2, [r1, #0]
 8001c1a:	f04f 30ff 	movhi.w	r0, #4294967295
 8001c1e:	bf98      	it	ls
 8001c20:	2001      	movls	r0, #1
 8001c22:	4770      	bx	lr
 8001c24:	4608      	mov	r0, r1
 8001c26:	4770      	bx	lr

08001c28 <_init>:
 8001c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c2a:	bf00      	nop
 8001c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c2e:	bc08      	pop	{r3}
 8001c30:	469e      	mov	lr, r3
 8001c32:	4770      	bx	lr

08001c34 <_fini>:
 8001c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c36:	bf00      	nop
 8001c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c3a:	bc08      	pop	{r3}
 8001c3c:	469e      	mov	lr, r3
 8001c3e:	4770      	bx	lr
