Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/27-openroad-globalplacement/clk_int_div.odb'…
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 13 input buffers.
[INFO RSZ-0028] Inserted 10 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       205
       10 |       8 |       0 |             0 |       195
       20 |      17 |       0 |             0 |       185
       30 |      19 |       0 |             0 |       175
       40 |      26 |       1 |             1 |       165
       50 |      34 |       1 |             1 |       155
       60 |      42 |       1 |             1 |       145
       70 |      51 |       1 |             1 |       135
       80 |      60 |       1 |             1 |       125
       90 |      70 |       1 |             1 |       115
      100 |      80 |       1 |             1 |       105
      110 |      90 |       1 |             1 |        95
      120 |      99 |       1 |             1 |        85
      130 |     109 |       1 |             1 |        75
      140 |     119 |       1 |             1 |        65
      150 |     127 |       1 |             1 |        55
      160 |     137 |       1 |             1 |        45
      170 |     149 |       5 |             5 |        35
      180 |     158 |       6 |             6 |        25
      190 |     164 |       9 |             7 |        15
      200 |     167 |      12 |             8 |         5
    final |     167 |      12 |             8 |         0
---------------------------------------------------------
[INFO RSZ-0035] Found 8 fanout violations.
[INFO RSZ-0038] Inserted 12 buffers in 8 nets.
[INFO RSZ-0039] Resized 167 instances.
Placement Analysis
---------------------------------
total displacement        552.2 u
average displacement        1.8 u
max displacement            9.5 u
original HPWL            2927.8 u
legalized HPWL           3439.7 u
delta HPWL                   17 %

[INFO DPL-0020] Mirrored 68 instances
[INFO DPL-0021] HPWL before            3439.7 u
[INFO DPL-0022] HPWL after             3341.8 u
[INFO DPL-0023] HPWL delta               -2.8 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                46     172.67
  Tap cell                                 50      62.56
  Timing Repair Buffer                     35     165.16
  Inverter                                  8      30.03
  Sequential cell                          25     651.88
  Multi-Input combinational cell          136    1035.99
  Total                                   300    2118.28
Writing OpenROAD database to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/31-openroad-repairdesignpostgpl/clk_int_div.odb'…
Writing netlist to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/31-openroad-repairdesignpostgpl/clk_int_div.nl.v'…
Writing powered netlist to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/31-openroad-repairdesignpostgpl/clk_int_div.pnl.v'…
Writing layout to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/31-openroad-repairdesignpostgpl/clk_int_div.def'…
Writing timing constraints to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/31-openroad-repairdesignpostgpl/clk_int_div.sdc'…
