/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.40
Hash     : 74f1a25
Date     : Feb 17 2024
Type     : Engineering
Log Time   : Mon Feb 19 08:04:03 2024 GMT
#Timing report of worst 82 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: a[6].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[6] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[6].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926710 side: (RIGHT,) (59,68,0)0))                                                          0.000     0.779
| (CHANY:2790375 L4 length:2 (59,68,0)-> (59,67,0))                                                  0.119     0.898
| (CHANX:2507139 L1 length:1 (59,66,0)-> (59,66,0))                                                  0.061     0.959
| (IPIN:1708179 side: (TOP,) (59,66,0)0))                                                            0.101     1.060
| (intra 'dsp' routing)                                                                              0.000     1.060
$auto$hierarchy.cc:1408:execute$1[16].a[6] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.060
data arrival time                                                                                              1.060

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.060
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.206


#Path 2
Startpoint: a[14].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[14] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[14].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926709 side: (RIGHT,) (59,68,0)0))                                                          0.000     0.779
| (CHANY:2790315 L4 length:3 (59,68,0)-> (59,66,0))                                                  0.119     0.898
| (CHANX:2513881 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     0.959
| (IPIN:1708244 side: (TOP,) (59,67,0)0))                                                            0.101     1.060
| (intra 'dsp' routing)                                                                              0.000     1.060
$auto$hierarchy.cc:1408:execute$1[16].a[14] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.060
data arrival time                                                                                              1.060

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.060
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.206


#Path 3
Startpoint: b[4].inpad[0] (.input at (58,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[4] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[4].inpad[0] (.input at (58,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1923824 side: (RIGHT,) (58,68,0)0))                                                          0.000     0.779
| (CHANY:2785781 L4 length:4 (58,68,0)-> (58,65,0))                                                  0.119     0.898
| (CHANX:2507126 L1 length:1 (59,66,0)-> (59,66,0))                                                  0.061     0.959
| (IPIN:1708173 side: (TOP,) (59,66,0)0))                                                            0.101     1.060
| (intra 'dsp' routing)                                                                              0.000     1.060
$auto$hierarchy.cc:1408:execute$1[16].b[4] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.060
data arrival time                                                                                              1.060

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.060
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.211


#Path 4
Startpoint: b[12].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[12] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[12].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926713 side: (RIGHT,) (59,68,0)0))                                                          0.000     0.779
| (CHANY:2790317 L4 length:3 (59,68,0)-> (59,66,0))                                                  0.119     0.898
| (CHANX:2513887 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     0.959
| (IPIN:1708247 side: (TOP,) (59,67,0)0))                                                            0.101     1.060
| (intra 'dsp' routing)                                                                              0.000     1.060
$auto$hierarchy.cc:1408:execute$1[16].b[12] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.060
data arrival time                                                                                              1.060

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.060
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.211


#Path 5
Startpoint: b[6].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[6] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[6].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926706 side: (RIGHT,) (59,68,0)0))                                                          0.000     0.779
| (CHANY:2790385 L4 length:2 (59,68,0)-> (59,67,0))                                                  0.119     0.898
| (CHANX:2507129 L1 length:1 (59,66,0)-> (59,66,0))                                                  0.061     0.959
| (IPIN:1708174 side: (TOP,) (59,66,0)0))                                                            0.101     1.060
| (intra 'dsp' routing)                                                                              0.000     1.060
$auto$hierarchy.cc:1408:execute$1[16].b[6] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.060
data arrival time                                                                                              1.060

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.060
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.211


#Path 6
Startpoint: b[2].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[2] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[2].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926705 side: (RIGHT,) (59,68,0)0))                                                          0.000     0.779
| (CHANY:2790313 L4 length:3 (59,68,0)-> (59,66,0))                                                  0.119     0.898
| (CHANX:2500385 L1 length:1 (59,65,0)-> (59,65,0))                                                  0.061     0.959
| (IPIN:1708102 side: (TOP,) (59,65,0)0))                                                            0.101     1.060
| (intra 'dsp' routing)                                                                              0.000     1.060
$auto$hierarchy.cc:1408:execute$1[16].b[2] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.060
data arrival time                                                                                              1.060

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.060
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.211


#Path 7
Startpoint: b[8].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[8] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[8].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926711 side: (RIGHT,) (59,68,0)0))                                                          0.000     0.779
| (CHANY:2790435 L4 length:1 (59,68,0)-> (59,68,0))                                                  0.119     0.898
| (CHANX:2513895 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     0.959
| (IPIN:1708235 side: (TOP,) (59,67,0)0))                                                            0.101     1.060
| (intra 'dsp' routing)                                                                              0.000     1.060
$auto$hierarchy.cc:1408:execute$1[16].b[8] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.060
data arrival time                                                                                              1.060

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.060
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.211


#Path 8
Startpoint: a[7].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[7] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[7].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926691 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520674 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     0.898
| (CHANY:2790295 L4 length:3 (59,68,0)-> (59,66,0))                                                  0.119     1.017
| (IPIN:1708214 side: (RIGHT,) (59,66,0)0))                                                          0.101     1.118
| (intra 'dsp' routing)                                                                              0.000     1.118
$auto$hierarchy.cc:1408:execute$1[16].a[7] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.118
data arrival time                                                                                              1.118

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.118
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.264


#Path 9
Startpoint: a[13].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[13] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[13].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926662 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520680 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     0.898
| (CHANY:2790363 L4 length:2 (59,68,0)-> (59,67,0))                                                  0.119     1.017
| (IPIN:1708268 side: (RIGHT,) (59,67,0)0))                                                          0.101     1.118
| (intra 'dsp' routing)                                                                              0.000     1.118
$auto$hierarchy.cc:1408:execute$1[16].a[13] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.118
data arrival time                                                                                              1.118

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.118
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.264


#Path 10
Startpoint: a[19].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[19] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[19].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926714 side: (RIGHT,) (59,68,0)0))                                                          0.000     0.779
| (CHANY:2790369 L4 length:2 (59,68,0)-> (59,67,0))                                                  0.119     0.898
| (CHANY:2790173 L4 length:4 (59,67,0)-> (59,64,0))                                                  0.119     1.017
| (IPIN:1708208 side: (RIGHT,) (59,66,0)0))                                                          0.101     1.118
| (intra 'dsp' routing)                                                                              0.000     1.118
$auto$hierarchy.cc:1408:execute$1[16].a[19] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.118
data arrival time                                                                                              1.118

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.118
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.264


#Path 11
Startpoint: a[11].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[11] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[11].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926650 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520672 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     0.898
| (CHANY:2790357 L4 length:2 (59,68,0)-> (59,67,0))                                                  0.119     1.017
| (IPIN:1708272 side: (RIGHT,) (59,67,0)0))                                                          0.101     1.118
| (intra 'dsp' routing)                                                                              0.000     1.118
$auto$hierarchy.cc:1408:execute$1[16].a[11] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.118
data arrival time                                                                                              1.118

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.118
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.264


#Path 12
Startpoint: a[2].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[2] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[2].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926672 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520684 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     0.898
| (CHANY:2790239 L4 length:4 (59,68,0)-> (59,65,0))                                                  0.119     1.017
| (IPIN:1708138 side: (RIGHT,) (59,65,0)0))                                                          0.101     1.118
| (intra 'dsp' routing)                                                                              0.000     1.118
$auto$hierarchy.cc:1408:execute$1[16].a[2] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.118
data arrival time                                                                                              1.118

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.118
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.264


#Path 13
Startpoint: a[12].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[12] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[12].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926686 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520648 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2790407 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.901
| (CHANX:2513731 L4 length:4 (59,67,0)-> (56,67,0))                                                  0.119     1.020
| (IPIN:1708238 side: (TOP,) (59,67,0)0))                                                            0.101     1.121
| (intra 'dsp' routing)                                                                              0.000     1.121
$auto$hierarchy.cc:1408:execute$1[16].a[12] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.121
data arrival time                                                                                              1.121

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.121
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.267


#Path 14
Startpoint: a[15].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[15] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[15].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926665 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520639 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2785873 L4 length:3 (58,68,0)-> (58,66,0))                                                  0.119     0.959
| (CHANX:2513898 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     1.020
| (IPIN:1708237 side: (TOP,) (59,67,0)0))                                                            0.101     1.121
| (intra 'dsp' routing)                                                                              0.000     1.121
$auto$hierarchy.cc:1408:execute$1[16].a[15] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.121
data arrival time                                                                                              1.121

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.121
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.267


#Path 15
Startpoint: a[9].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[9] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[9].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926647 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520634 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2790393 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.901
| (CHANX:2513745 L4 length:4 (59,67,0)-> (56,67,0))                                                  0.119     1.020
| (IPIN:1708242 side: (TOP,) (59,67,0)0))                                                            0.101     1.121
| (intra 'dsp' routing)                                                                              0.000     1.121
$auto$hierarchy.cc:1408:execute$1[16].a[9] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.121
data arrival time                                                                                              1.121

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.121
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.267


#Path 16
Startpoint: b[15].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[15] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[15].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926654 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520649 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2785807 L4 length:4 (58,68,0)-> (58,65,0))                                                  0.119     0.959
| (CHANX:2513890 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     1.020
| (IPIN:1708233 side: (TOP,) (59,67,0)0))                                                            0.101     1.121
| (intra 'dsp' routing)                                                                              0.000     1.121
$auto$hierarchy.cc:1408:execute$1[16].b[15] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.121
data arrival time                                                                                              1.121

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.121
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.272


#Path 17
Startpoint: b[11].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[11] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[11].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926644 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520629 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2785939 L4 length:2 (58,68,0)-> (58,67,0))                                                  0.119     0.959
| (CHANX:2513906 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     1.020
| (IPIN:1708241 side: (TOP,) (59,67,0)0))                                                            0.101     1.121
| (intra 'dsp' routing)                                                                              0.000     1.121
$auto$hierarchy.cc:1408:execute$1[16].b[11] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.121
data arrival time                                                                                              1.121

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.121
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.272


#Path 18
Startpoint: b[14].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[14] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[14].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926674 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520657 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2785805 L4 length:4 (58,68,0)-> (58,65,0))                                                  0.119     0.959
| (CHANX:2513884 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     1.020
| (IPIN:1708246 side: (TOP,) (59,67,0)0))                                                            0.101     1.121
| (intra 'dsp' routing)                                                                              0.000     1.121
$auto$hierarchy.cc:1408:execute$1[16].b[14] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.121
data arrival time                                                                                              1.121

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.121
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.272


#Path 19
Startpoint: acc_fir[5].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].acc_fir[5] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
acc_fir[5].inpad[0] (.input at (59,68))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (OPIN:1926684 side: (TOP,) (59,68,0)0))                                                                0.000     0.779
| (CHANX:2520676 L4 length:4 (59,68,0)-> (62,68,0))                                                      0.119     0.898
| (CHANY:2790233 L4 length:4 (59,68,0)-> (59,65,0))                                                      0.119     1.017
| (IPIN:1708201 side: (RIGHT,) (59,66,0)0))                                                              0.101     1.118
| (intra 'dsp' routing)                                                                                  0.000     1.118
$auto$hierarchy.cc:1408:execute$1[16].acc_fir[5] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     1.118
data arrival time                                                                                                  1.118

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                           0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.057     0.836
data required time                                                                                                 0.836
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.836
data arrival time                                                                                                  1.118
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.281


#Path 20
Startpoint: a[8].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[8] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[8].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926687 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520651 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2785997 L4 length:1 (58,68,0)-> (58,68,0))                                                  0.119     0.959
| (CHANX:2513934 L4 length:4 (59,67,0)-> (62,67,0))                                                  0.119     1.078
| (IPIN:1708230 side: (TOP,) (59,67,0)0))                                                            0.101     1.179
| (intra 'dsp' routing)                                                                              0.000     1.179
$auto$hierarchy.cc:1408:execute$1[16].a[8] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.179
data arrival time                                                                                              1.179

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.179
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.325


#Path 21
Startpoint: a[10].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[10] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[10].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926690 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520481 L4 length:4 (59,68,0)-> (56,68,0))                                                  0.119     0.898
| (CHANY:2785909 L4 length:2 (58,68,0)-> (58,67,0))                                                  0.119     1.017
| (CHANX:2513880 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     1.078
| (IPIN:1708228 side: (TOP,) (59,67,0)0))                                                            0.101     1.179
| (intra 'dsp' routing)                                                                              0.000     1.179
$auto$hierarchy.cc:1408:execute$1[16].a[10] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.179
data arrival time                                                                                              1.179

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.179
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.325


#Path 22
Startpoint: a[17].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[17] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[17].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926652 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520645 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2785935 L4 length:2 (58,68,0)-> (58,67,0))                                                  0.119     0.959
| (CHANX:2507184 L4 length:4 (59,66,0)-> (62,66,0))                                                  0.119     1.078
| (IPIN:1708180 side: (TOP,) (59,66,0)0))                                                            0.101     1.179
| (intra 'dsp' routing)                                                                              0.000     1.179
$auto$hierarchy.cc:1408:execute$1[16].a[17] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.179
data arrival time                                                                                              1.179

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.179
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.325


#Path 23
Startpoint: b[9].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[9] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[9].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926676 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520469 L4 length:4 (59,68,0)-> (56,68,0))                                                  0.119     0.898
| (CHANY:2785941 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     0.959
| (CHANX:2513878 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     1.020
| (CHANY:2790325 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     1.081
| (IPIN:1708253 side: (RIGHT,) (59,67,0)0))                                                          0.101     1.182
| (intra 'dsp' routing)                                                                              0.000     1.182
$auto$hierarchy.cc:1408:execute$1[16].b[9] (RS_DSP_MULTADD_REGIN at (59,65))                        -0.000     1.182
data arrival time                                                                                              1.182

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.182
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.333


#Path 24
Startpoint: b[17].inpad[0] (.input at (60,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[17] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[17].inpad[0] (.input at (60,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1929589 side: (RIGHT,) (60,68,0)0))                                                          0.000     0.779
| (CHANY:2794846 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     0.840
| (CHANX:2520705 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     0.901
| (CHANY:2790257 L4 length:4 (59,68,0)-> (59,65,0))                                                  0.119     1.020
| (CHANX:2507147 L1 length:1 (59,66,0)-> (59,66,0))                                                  0.061     1.081
| (IPIN:1708183 side: (TOP,) (59,66,0)0))                                                            0.101     1.182
| (intra 'dsp' routing)                                                                              0.000     1.182
$auto$hierarchy.cc:1408:execute$1[16].b[17] (RS_DSP_MULTADD_REGIN at (59,65))                       -0.000     1.182
data arrival time                                                                                              1.182

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.182
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.333


#Path 25
Startpoint: acc_fir[4].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].acc_fir[4] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
acc_fir[4].inpad[0] (.input at (59,68))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (OPIN:1926683 side: (TOP,) (59,68,0)0))                                                                0.000     0.779
| (CHANX:2520483 L4 length:4 (59,68,0)-> (56,68,0))                                                      0.119     0.898
| (CHANY:2785847 L4 length:3 (58,68,0)-> (58,66,0))                                                      0.119     1.017
| (CHANX:2507134 L1 length:1 (59,66,0)-> (59,66,0))                                                      0.061     1.078
| (IPIN:1708177 side: (TOP,) (59,66,0)0))                                                                0.101     1.179
| (intra 'dsp' routing)                                                                                  0.000     1.179
$auto$hierarchy.cc:1408:execute$1[16].acc_fir[4] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     1.179
data arrival time                                                                                                  1.179

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                           0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.057     0.836
data required time                                                                                                 0.836
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.836
data arrival time                                                                                                  1.179
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.342


#Path 26
Startpoint: acc_fir[2].inpad[0] (.input at (58,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].acc_fir[2] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
acc_fir[2].inpad[0] (.input at (58,68))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (OPIN:1923788 side: (TOP,) (58,68,0)0))                                                                0.000     0.779
| (CHANX:2520612 L4 length:4 (58,68,0)-> (61,68,0))                                                      0.119     0.898
| (CHANY:2785785 L4 length:4 (58,68,0)-> (58,65,0))                                                      0.119     1.017
| (CHANX:2500388 L1 length:1 (59,65,0)-> (59,65,0))                                                      0.061     1.078
| (IPIN:1708104 side: (TOP,) (59,65,0)0))                                                                0.101     1.179
| (intra 'dsp' routing)                                                                                  0.000     1.179
$auto$hierarchy.cc:1408:execute$1[16].acc_fir[2] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     1.179
data arrival time                                                                                                  1.179

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                           0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.057     0.836
data required time                                                                                                 0.836
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.836
data arrival time                                                                                                  1.179
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.342


#Path 27
Startpoint: a[1].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[1] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[1].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926698 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520497 L4 length:4 (59,68,0)-> (56,68,0))                                                  0.119     0.898
| (CHANY:2772453 L4 length:4 (55,68,0)-> (55,65,0))                                                  0.119     1.017
| (CHANX:2500232 L4 length:4 (56,65,0)-> (59,65,0))                                                  0.119     1.136
| (IPIN:1708115 side: (TOP,) (59,65,0)0))                                                            0.101     1.237
| (intra 'dsp' routing)                                                                              0.000     1.237
$auto$hierarchy.cc:1408:execute$1[16].a[1] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.237
data arrival time                                                                                              1.237

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.237
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.383


#Path 28
Startpoint: a[3].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[3] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[3].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926661 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520631 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2785875 L4 length:3 (58,68,0)-> (58,66,0))                                                  0.119     0.959
| (CHANX:2500372 L1 length:1 (59,65,0)-> (59,65,0))                                                  0.061     1.020
| (CHANY:2790067 L4 length:4 (59,65,0)-> (59,62,0))                                                  0.119     1.139
| (IPIN:1708135 side: (RIGHT,) (59,65,0)0))                                                          0.101     1.240
| (intra 'dsp' routing)                                                                              0.000     1.240
$auto$hierarchy.cc:1408:execute$1[16].a[3] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.240
data arrival time                                                                                              1.240

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.240
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.386


#Path 29
Startpoint: b[1].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[1] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[1].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926667 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520690 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     0.898
| (CHANY:2790307 L4 length:3 (59,68,0)-> (59,66,0))                                                  0.119     1.017
| (CHANY:2790177 L4 length:4 (59,67,0)-> (59,64,0))                                                  0.119     1.136
| (IPIN:1708133 side: (RIGHT,) (59,65,0)0))                                                          0.101     1.237
| (intra 'dsp' routing)                                                                              0.000     1.237
$auto$hierarchy.cc:1408:execute$1[16].b[1] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.237
data arrival time                                                                                              1.237

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.237
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.388


#Path 30
Startpoint: a[4].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[4] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[4].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926677 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520630 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2790389 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.901
| (CHANX:2513877 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     0.962
| (CHANY:2785745 L4 length:4 (58,67,0)-> (58,64,0))                                                  0.119     1.081
| (CHANX:2507144 L1 length:1 (59,66,0)-> (59,66,0))                                                  0.061     1.142
| (IPIN:1708182 side: (TOP,) (59,66,0)0))                                                            0.101     1.243
| (intra 'dsp' routing)                                                                              0.000     1.243
$auto$hierarchy.cc:1408:execute$1[16].a[4] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.243
data arrival time                                                                                              1.243

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.243
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.389


#Path 31
Startpoint: acc_fir[3].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].acc_fir[3] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
acc_fir[3].inpad[0] (.input at (59,68))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (OPIN:1926656 side: (TOP,) (59,68,0)0))                                                                0.000     0.779
| (CHANX:2520493 L4 length:4 (59,68,0)-> (56,68,0))                                                      0.119     0.898
| (CHANY:2781407 L4 length:3 (57,68,0)-> (57,66,0))                                                      0.119     1.017
| (CHANX:2500352 L4 length:4 (58,65,0)-> (61,65,0))                                                      0.119     1.136
| (IPIN:1708113 side: (TOP,) (59,65,0)0))                                                                0.101     1.237
| (intra 'dsp' routing)                                                                                  0.000     1.237
$auto$hierarchy.cc:1408:execute$1[16].acc_fir[3] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     1.237
data arrival time                                                                                                  1.237

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                           0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.057     0.836
data required time                                                                                                 0.836
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.836
data arrival time                                                                                                  1.237
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.400


#Path 32
Startpoint: a[5].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[5] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[5].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926693 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520678 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     0.898
| (CHANY:2794683 L4 length:4 (60,68,0)-> (60,65,0))                                                  0.119     1.017
| (CHANX:2507209 L1 length:1 (60,66,0)-> (60,66,0))                                                  0.061     1.078
| (CHANY:2790109 L4 length:4 (59,66,0)-> (59,63,0))                                                  0.119     1.197
| (IPIN:1708199 side: (RIGHT,) (59,66,0)0))                                                          0.101     1.298
| (intra 'dsp' routing)                                                                              0.000     1.298
$auto$hierarchy.cc:1408:execute$1[16].a[5] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.298
data arrival time                                                                                              1.298

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.298
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.444


#Path 33
Startpoint: a[18].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[18] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[18].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926681 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520670 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     0.898
| (CHANY:2794677 L4 length:4 (60,68,0)-> (60,65,0))                                                  0.119     1.017
| (CHANX:2507191 L1 length:1 (60,66,0)-> (60,66,0))                                                  0.061     1.078
| (CHANY:2790127 L4 length:4 (59,66,0)-> (59,63,0))                                                  0.119     1.197
| (IPIN:1708203 side: (RIGHT,) (59,66,0)0))                                                          0.101     1.298
| (intra 'dsp' routing)                                                                              0.000     1.298
$auto$hierarchy.cc:1408:execute$1[16].a[18] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.298
data arrival time                                                                                              1.298

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.298
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.444


#Path 34
Startpoint: b[16].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[16] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[16].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926670 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520664 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     0.898
| (CHANY:2794851 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     0.959
| (CHANX:2513799 L4 length:4 (60,67,0)-> (57,67,0))                                                  0.119     1.078
| (CHANY:2790187 L4 length:4 (59,67,0)-> (59,64,0))                                                  0.119     1.197
| (IPIN:1708220 side: (RIGHT,) (59,66,0)0))                                                          0.101     1.298
| (intra 'dsp' routing)                                                                              0.000     1.298
$auto$hierarchy.cc:1408:execute$1[16].b[16] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.298
data arrival time                                                                                              1.298

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.298
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.449


#Path 35
Startpoint: b[10].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[10] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[10].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926695 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520666 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     0.898
| (CHANY:2799307 L1 length:1 (61,68,0)-> (61,68,0))                                                  0.061     0.959
| (CHANX:2513855 L4 length:4 (61,67,0)-> (58,67,0))                                                  0.119     1.078
| (CHANY:2790165 L4 length:4 (59,67,0)-> (59,64,0))                                                  0.119     1.197
| (IPIN:1708269 side: (RIGHT,) (59,67,0)0))                                                          0.101     1.298
| (intra 'dsp' routing)                                                                              0.000     1.298
$auto$hierarchy.cc:1408:execute$1[16].b[10] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.298
data arrival time                                                                                              1.298

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.298
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.449


#Path 36
Startpoint: b[3].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[3] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[3].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926675 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520499 L4 length:4 (59,68,0)-> (56,68,0))                                                  0.119     0.898
| (CHANX:2520591 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     0.959
| (CHANY:2781421 L4 length:3 (57,68,0)-> (57,66,0))                                                  0.119     1.078
| (CHANX:2500366 L4 length:4 (58,65,0)-> (61,65,0))                                                  0.119     1.197
| (IPIN:1708109 side: (TOP,) (59,65,0)0))                                                            0.101     1.298
| (intra 'dsp' routing)                                                                              0.000     1.298
$auto$hierarchy.cc:1408:execute$1[16].b[3] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.298
data arrival time                                                                                              1.298

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.298
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.449


#Path 37
Startpoint: b[7].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[7] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[7].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926682 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520641 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2785809 L4 length:4 (58,68,0)-> (58,65,0))                                                  0.119     0.959
| (CHANY:2785773 L1 length:1 (58,65,0)-> (58,65,0))                                                  0.061     1.020
| (CHANX:2493646 L1 length:1 (59,64,0)-> (59,64,0))                                                  0.061     1.081
| (CHANY:2790234 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.200
| (IPIN:1708212 side: (RIGHT,) (59,66,0)0))                                                          0.101     1.301
| (intra 'dsp' routing)                                                                              0.000     1.301
$auto$hierarchy.cc:1408:execute$1[16].b[7] (RS_DSP_MULTADD_REGIN at (59,65))                        -0.000     1.301
data arrival time                                                                                              1.301

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.301
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.452


#Path 38
Startpoint: acc_fir[0].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].acc_fir[0] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
acc_fir[0].inpad[0] (.input at (59,68))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (OPIN:1926649 side: (TOP,) (59,68,0)0))                                                                0.000     0.779
| (CHANX:2520479 L4 length:4 (59,68,0)-> (56,68,0))                                                      0.119     0.898
| (CHANY:2776949 L4 length:3 (56,68,0)-> (56,66,0))                                                      0.119     1.017
| (CHANX:2500278 L4 length:4 (57,65,0)-> (60,65,0))                                                      0.119     1.136
| (CHANY:2790207 L1 length:1 (59,65,0)-> (59,65,0))                                                      0.061     1.197
| (IPIN:1708128 side: (RIGHT,) (59,65,0)0))                                                              0.101     1.298
| (intra 'dsp' routing)                                                                                  0.000     1.298
$auto$hierarchy.cc:1408:execute$1[16].acc_fir[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     1.298
data arrival time                                                                                                  1.298

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                           0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.057     0.836
data required time                                                                                                 0.836
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.836
data arrival time                                                                                                  1.298
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.461


#Path 39
Startpoint: a[0].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[0] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[0].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926655 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520475 L4 length:4 (59,68,0)-> (56,68,0))                                                  0.119     0.898
| (CHANX:2520583 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     0.959
| (CHANY:2781423 L4 length:3 (57,68,0)-> (57,66,0))                                                  0.119     1.078
| (CHANX:2500368 L4 length:4 (58,65,0)-> (61,65,0))                                                  0.119     1.197
| (CHANY:2790219 L1 length:1 (59,65,0)-> (59,65,0))                                                  0.061     1.258
| (IPIN:1708134 side: (RIGHT,) (59,65,0)0))                                                          0.101     1.359
| (intra 'dsp' routing)                                                                              0.000     1.359
$auto$hierarchy.cc:1408:execute$1[16].a[0] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.359
data arrival time                                                                                              1.359

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.359
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.505


#Path 40
Startpoint: a[16].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].a[16] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
a[16].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926651 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520642 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2790401 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.901
| (CHANX:2513954 L1 length:1 (60,67,0)-> (60,67,0))                                                  0.061     0.962
| (CHANY:2794785 L1 length:1 (60,67,0)-> (60,67,0))                                                  0.061     1.023
| (CHANX:2507049 L4 length:4 (60,66,0)-> (57,66,0))                                                  0.119     1.142
| (CHANY:2790129 L4 length:4 (59,66,0)-> (59,63,0))                                                  0.119     1.261
| (IPIN:1708215 side: (RIGHT,) (59,66,0)0))                                                          0.101     1.362
| (intra 'dsp' routing)                                                                              0.000     1.362
$auto$hierarchy.cc:1408:execute$1[16].a[16] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.362
data arrival time                                                                                              1.362

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.074     0.853
data required time                                                                                             0.853
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.853
data arrival time                                                                                              1.362
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.508


#Path 41
Startpoint: b[13].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[13] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[13].inpad[0] (.input at (59,68))                                                                   0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926658 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520688 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     0.898
| (CHANX:2520778 L1 length:1 (61,68,0)-> (61,68,0))                                                  0.061     0.959
| (CHANY:2799305 L1 length:1 (61,68,0)-> (61,68,0))                                                  0.061     1.020
| (CHANX:2513857 L4 length:4 (61,67,0)-> (58,67,0))                                                  0.119     1.139
| (CHANY:2790171 L4 length:4 (59,67,0)-> (59,64,0))                                                  0.119     1.258
| (IPIN:1708265 side: (RIGHT,) (59,67,0)0))                                                          0.101     1.359
| (intra 'dsp' routing)                                                                              0.000     1.359
$auto$hierarchy.cc:1408:execute$1[16].b[13] (RS_DSP_MULTADD_REGIN at (59,65))                        0.000     1.359
data arrival time                                                                                              1.359

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.359
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.510


#Path 42
Startpoint: b[5].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[5] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[5].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926715 side: (RIGHT,) (59,68,0)0))                                                          0.000     0.779
| (CHANY:2790425 L4 length:1 (59,68,0)-> (59,68,0))                                                  0.119     0.898
| (CHANX:2513905 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     0.959
| (CHANY:2785717 L4 length:4 (58,67,0)-> (58,64,0))                                                  0.119     1.078
| (CHANX:2493624 L1 length:1 (59,64,0)-> (59,64,0))                                                  0.061     1.139
| (CHANY:2790256 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.258
| (IPIN:1708200 side: (RIGHT,) (59,66,0)0))                                                          0.101     1.359
| (intra 'dsp' routing)                                                                              0.000     1.359
$auto$hierarchy.cc:1408:execute$1[16].b[5] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.359
data arrival time                                                                                              1.359

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.359
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.510


#Path 43
Startpoint: b[0].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].b[0] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
b[0].inpad[0] (.input at (59,68))                                                                    0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (OPIN:1926671 side: (TOP,) (59,68,0)0))                                                            0.000     0.779
| (CHANX:2520650 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.840
| (CHANY:2790409 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     0.901
| (CHANX:2513962 L1 length:1 (60,67,0)-> (60,67,0))                                                  0.061     0.962
| (CHANY:2794793 L1 length:1 (60,67,0)-> (60,67,0))                                                  0.061     1.023
| (CHANX:2507041 L4 length:4 (60,66,0)-> (57,66,0))                                                  0.119     1.142
| (CHANY:2790105 L4 length:4 (59,66,0)-> (59,63,0))                                                  0.119     1.261
| (IPIN:1708132 side: (RIGHT,) (59,65,0)0))                                                          0.101     1.362
| (intra 'dsp' routing)                                                                              0.000     1.362
$auto$hierarchy.cc:1408:execute$1[16].b[0] (RS_DSP_MULTADD_REGIN at (59,65))                         0.000     1.362
data arrival time                                                                                              1.362

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.070     0.849
data required time                                                                                             0.849
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.849
data arrival time                                                                                              1.362
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.513


#Path 44
Startpoint: acc_fir[1].inpad[0] (.input at (59,68) clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[16].acc_fir[1] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
acc_fir[1].inpad[0] (.input at (59,68))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (OPIN:1926703 side: (TOP,) (59,68,0)0))                                                                0.000     0.779
| (CHANX:2520491 L4 length:4 (59,68,0)-> (56,68,0))                                                      0.119     0.898
| (CHANX:2520567 L1 length:1 (58,68,0)-> (58,68,0))                                                      0.061     0.959
| (CHANY:2781427 L4 length:3 (57,68,0)-> (57,66,0))                                                      0.119     1.078
| (CHANY:2781395 L1 length:1 (57,66,0)-> (57,66,0))                                                      0.061     1.139
| (CHANX:2500340 L4 length:4 (58,65,0)-> (61,65,0))                                                      0.119     1.258
| (CHANY:2790199 L1 length:1 (59,65,0)-> (59,65,0))                                                      0.061     1.319
| (IPIN:1708124 side: (RIGHT,) (59,65,0)0))                                                              0.101     1.419
| (intra 'dsp' routing)                                                                                  0.000     1.419
$auto$hierarchy.cc:1408:execute$1[16].acc_fir[1] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     1.419
data arrival time                                                                                                  1.419

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                           0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.057     0.836
data required time                                                                                                 0.836
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.836
data arrival time                                                                                                  1.419
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.583


#Path 45
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[23] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output at (59,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[23] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708041 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790250 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.049
| (CHANY:2790394 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     1.110
| (IPIN:1926855 side: (RIGHT,) (59,68,0)0))                                                          0.101     1.211
| (intra 'io' routing)                                                                               0.516     1.727
out:z_out[23].outpad[0] (.output at (59,68))                                                         0.000     1.727
data arrival time                                                                                              1.727

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.727
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.727


#Path 46
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[14] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[14] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708032 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790232 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.049
| (CHANX:2520698 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     1.110
| (CHANY:2794841 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     1.171
| (IPIN:1929734 side: (RIGHT,) (60,68,0)0))                                                          0.101     1.272
| (intra 'io' routing)                                                                               0.516     1.788
out:z_out[14].outpad[0] (.output at (60,68))                                                         0.000     1.788
data arrival time                                                                                              1.788

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.788
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.788


#Path 47
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[10] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[10] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708028 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500392 L1 length:1 (59,65,0)-> (59,65,0))                                                  0.061     0.991
| (CHANY:2790304 L4 length:3 (59,66,0)-> (59,68,0))                                                  0.119     1.110
| (CHANX:2520732 L4 length:4 (60,68,0)-> (63,68,0))                                                  0.119     1.229
| (IPIN:1929668 side: (TOP,) (60,68,0)0))                                                            0.101     1.330
| (intra 'io' routing)                                                                               0.516     1.846
out:z_out[10].outpad[0] (.output at (60,68))                                                         0.000     1.846
data arrival time                                                                                              1.846

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.846
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.846


#Path 48
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[16] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[16] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708034 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790252 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.049
| (CHANX:2507198 L1 length:1 (60,66,0)-> (60,66,0))                                                  0.061     1.110
| (CHANY:2794826 L4 length:2 (60,67,0)-> (60,68,0))                                                  0.119     1.229
| (IPIN:1929721 side: (RIGHT,) (60,68,0)0))                                                          0.101     1.330
| (intra 'io' routing)                                                                               0.516     1.846
out:z_out[16].outpad[0] (.output at (60,68))                                                         0.000     1.846
data arrival time                                                                                              1.846

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.846
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.846


#Path 49
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[9] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[9] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708027 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500406 L4 length:4 (59,65,0)-> (62,65,0))                                                  0.119     1.049
| (CHANX:2500442 L1 length:1 (60,65,0)-> (60,65,0))                                                  0.061     1.110
| (CHANY:2794766 L4 length:3 (60,66,0)-> (60,68,0))                                                  0.119     1.229
| (IPIN:1929738 side: (RIGHT,) (60,68,0)0))                                                          0.101     1.330
| (intra 'io' routing)                                                                               0.516     1.846
out:z_out[9].outpad[0] (.output at (60,68))                                                          0.000     1.846
data arrival time                                                                                              1.846

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.846
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.846


#Path 50
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[36] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[36] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708060 side: (RIGHT,) (59,66,0)0))                                                          0.000     0.930
| (CHANY:2790308 L4 length:3 (59,66,0)-> (59,68,0))                                                  0.119     1.049
| (CHANY:2790438 L4 length:1 (59,68,0)-> (59,68,0))                                                  0.119     1.168
| (CHANX:2520712 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     1.229
| (IPIN:1929710 side: (TOP,) (60,68,0)0))                                                            0.101     1.330
| (intra 'io' routing)                                                                               0.516     1.846
out:z_out[36].outpad[0] (.output at (60,68))                                                         0.000     1.846
data arrival time                                                                                              1.846

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.846
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.846


#Path 51
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[20] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[20] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708038 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790244 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.049
| (CHANX:2513737 L4 length:4 (59,67,0)-> (56,67,0))                                                  0.119     1.168
| (CHANY:2786000 L4 length:1 (58,68,0)-> (58,68,0))                                                  0.119     1.287
| (IPIN:1923964 side: (RIGHT,) (58,68,0)0))                                                          0.101     1.388
| (intra 'io' routing)                                                                               0.516     1.903
out:z_out[20].outpad[0] (.output at (58,68))                                                         0.000     1.903
data arrival time                                                                                              1.903

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.903
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.903


#Path 52
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[30] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[30] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708054 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2506993 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.049
| (CHANY:2772590 L4 length:2 (55,67,0)-> (55,68,0))                                                  0.119     1.168
| (CHANX:2520486 L4 length:4 (56,68,0)-> (59,68,0))                                                  0.119     1.287
| (IPIN:1923922 side: (TOP,) (58,68,0)0))                                                            0.101     1.388
| (intra 'io' routing)                                                                               0.516     1.903
out:z_out[30].outpad[0] (.output at (58,68))                                                         0.000     1.903
data arrival time                                                                                              1.903

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.903
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.903


#Path 53
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[22] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[22] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708040 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790248 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.049
| (CHANY:2790386 L4 length:2 (59,67,0)-> (59,68,0))                                                  0.119     1.168
| (CHANX:2520726 L4 length:4 (60,68,0)-> (63,68,0))                                                  0.119     1.287
| (IPIN:1929712 side: (TOP,) (60,68,0)0))                                                            0.101     1.388
| (intra 'io' routing)                                                                               0.516     1.903
out:z_out[22].outpad[0] (.output at (60,68))                                                         0.000     1.903
data arrival time                                                                                              1.903

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.903
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.903


#Path 54
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[33] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[33] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708057 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2506983 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.049
| (CHANY:2777038 L4 length:2 (56,67,0)-> (56,68,0))                                                  0.119     1.168
| (CHANX:2520550 L4 length:4 (57,68,0)-> (60,68,0))                                                  0.119     1.287
| (IPIN:1923929 side: (TOP,) (58,68,0)0))                                                            0.101     1.388
| (intra 'io' routing)                                                                               0.516     1.903
out:z_out[33].outpad[0] (.output at (58,68))                                                         0.000     1.903
data arrival time                                                                                              1.903

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.903
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.903


#Path 55
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[31] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[31] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708055 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2506979 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.049
| (CHANY:2777026 L4 length:2 (56,67,0)-> (56,68,0))                                                  0.119     1.168
| (CHANX:2520534 L4 length:4 (57,68,0)-> (60,68,0))                                                  0.119     1.287
| (IPIN:1929691 side: (TOP,) (60,68,0)0))                                                            0.101     1.388
| (intra 'io' routing)                                                                               0.516     1.903
out:z_out[31].outpad[0] (.output at (60,68))                                                         0.000     1.903
data arrival time                                                                                              1.903

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.903
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.903


#Path 56
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[1] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[1] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708019 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500231 L4 length:4 (59,65,0)-> (56,65,0))                                                  0.119     1.049
| (CHANY:2776974 L4 length:3 (56,66,0)-> (56,68,0))                                                  0.119     1.168
| (CHANX:2520548 L4 length:4 (57,68,0)-> (60,68,0))                                                  0.119     1.287
| (IPIN:1929711 side: (TOP,) (60,68,0)0))                                                            0.101     1.388
| (intra 'io' routing)                                                                               0.516     1.903
out:z_out[1].outpad[0] (.output at (60,68))                                                          0.000     1.903
data arrival time                                                                                              1.903

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.903
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.903


#Path 57
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[21] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[21] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708039 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790215 L1 length:1 (59,65,0)-> (59,65,0))                                                  0.061     0.991
| (CHANX:2493475 L4 length:4 (59,64,0)-> (56,64,0))                                                  0.119     1.110
| (CHANY:2785790 L4 length:4 (58,65,0)-> (58,68,0))                                                  0.119     1.229
| (CHANX:2520581 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.290
| (IPIN:1923916 side: (TOP,) (58,68,0)0))                                                            0.101     1.391
| (intra 'io' routing)                                                                               0.516     1.907
out:z_out[21].outpad[0] (.output at (58,68))                                                         0.000     1.907
data arrival time                                                                                              1.907

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.907
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.907


#Path 58
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[5] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[5] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708023 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500239 L4 length:4 (59,65,0)-> (56,65,0))                                                  0.119     1.049
| (CHANY:2781317 L1 length:1 (57,65,0)-> (57,65,0))                                                  0.061     1.110
| (CHANX:2493574 L1 length:1 (58,64,0)-> (58,64,0))                                                  0.061     1.171
| (CHANY:2785794 L4 length:4 (58,65,0)-> (58,68,0))                                                  0.119     1.290
| (IPIN:1923979 side: (RIGHT,) (58,68,0)0))                                                          0.101     1.391
| (intra 'io' routing)                                                                               0.516     1.907
out:z_out[5].outpad[0] (.output at (58,68))                                                          0.000     1.907
data arrival time                                                                                              1.907

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.907
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.907


#Path 59
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[18] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[18] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708036 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790240 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.049
| (CHANX:2513725 L4 length:4 (59,67,0)-> (56,67,0))                                                  0.119     1.168
| (CHANY:2781518 L1 length:1 (57,68,0)-> (57,68,0))                                                  0.061     1.229
| (CHANX:2520598 L4 length:4 (58,68,0)-> (61,68,0))                                                  0.119     1.348
| (IPIN:1929698 side: (TOP,) (60,68,0)0))                                                            0.101     1.449
| (intra 'io' routing)                                                                               0.516     1.964
out:z_out[18].outpad[0] (.output at (60,68))                                                         0.000     1.964
data arrival time                                                                                              1.964

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.964
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.964


#Path 60
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[17] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[17] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708035 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790238 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.049
| (CHANX:2513719 L4 length:4 (59,67,0)-> (56,67,0))                                                  0.119     1.168
| (CHANY:2781500 L1 length:1 (57,68,0)-> (57,68,0))                                                  0.061     1.229
| (CHANX:2520616 L4 length:4 (58,68,0)-> (61,68,0))                                                  0.119     1.348
| (IPIN:1929686 side: (TOP,) (60,68,0)0))                                                            0.101     1.449
| (intra 'io' routing)                                                                               0.516     1.964
out:z_out[17].outpad[0] (.output at (60,68))                                                         0.000     1.964
data arrival time                                                                                              1.964

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.964
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.964


#Path 61
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[13] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[13] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708031 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790246 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.049
| (CHANY:2790314 L4 length:3 (59,66,0)-> (59,68,0))                                                  0.119     1.168
| (CHANX:2507190 L1 length:1 (60,66,0)-> (60,66,0))                                                  0.061     1.229
| (CHANY:2794834 L4 length:2 (60,67,0)-> (60,68,0))                                                  0.119     1.348
| (IPIN:1929729 side: (RIGHT,) (60,68,0)0))                                                          0.101     1.449
| (intra 'io' routing)                                                                               0.516     1.964
out:z_out[13].outpad[0] (.output at (60,68))                                                         0.000     1.964
data arrival time                                                                                              1.964

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.964
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.964


#Path 62
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[4] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[4] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708022 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500412 L4 length:4 (59,65,0)-> (62,65,0))                                                  0.119     1.049
| (CHANX:2500526 L1 length:1 (61,65,0)-> (61,65,0))                                                  0.061     1.110
| (CHANY:2799194 L4 length:3 (61,66,0)-> (61,68,0))                                                  0.119     1.229
| (CHANX:2520627 L4 length:4 (61,68,0)-> (58,68,0))                                                  0.119     1.348
| (IPIN:1929681 side: (TOP,) (60,68,0)0))                                                            0.101     1.449
| (intra 'io' routing)                                                                               0.516     1.964
out:z_out[4].outpad[0] (.output at (60,68))                                                          0.000     1.964
data arrival time                                                                                              1.964

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.964
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.964


#Path 63
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[19] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[19] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708037 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790242 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.049
| (CHANX:2506977 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.168
| (CHANY:2785912 L4 length:2 (58,67,0)-> (58,68,0))                                                  0.119     1.287
| (CHANY:2785952 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.348
| (IPIN:1923978 side: (RIGHT,) (58,68,0)0))                                                          0.101     1.449
| (intra 'io' routing)                                                                               0.516     1.964
out:z_out[19].outpad[0] (.output at (58,68))                                                         0.000     1.964
data arrival time                                                                                              1.964

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.964
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.964


#Path 64
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[7] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[7] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708025 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500434 L4 length:4 (59,65,0)-> (62,65,0))                                                  0.119     1.049
| (CHANX:2500594 L1 length:1 (62,65,0)-> (62,65,0))                                                  0.061     1.110
| (CHANY:2803638 L4 length:3 (62,66,0)-> (62,68,0))                                                  0.119     1.229
| (CHANX:2520675 L4 length:4 (62,68,0)-> (59,68,0))                                                  0.119     1.348
| (IPIN:1929690 side: (TOP,) (60,68,0)0))                                                            0.101     1.449
| (intra 'io' routing)                                                                               0.516     1.964
out:z_out[7].outpad[0] (.output at (60,68))                                                          0.000     1.964
data arrival time                                                                                              1.964

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.964
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.964


#Path 65
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[8] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[8] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708026 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500229 L4 length:4 (59,65,0)-> (56,65,0))                                                  0.119     1.049
| (CHANY:2781414 L4 length:3 (57,66,0)-> (57,68,0))                                                  0.119     1.168
| (CHANY:2781482 L4 length:2 (57,67,0)-> (57,68,0))                                                  0.119     1.287
| (CHANX:2520566 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.348
| (IPIN:1923909 side: (TOP,) (58,68,0)0))                                                            0.101     1.449
| (intra 'io' routing)                                                                               0.516     1.964
out:z_out[8].outpad[0] (.output at (58,68))                                                          0.000     1.964
data arrival time                                                                                              1.964

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.964
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.964


#Path 66
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[12] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[12] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708030 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790228 L4 length:4 (59,65,0)-> (59,68,0))                                                  0.119     1.049
| (CHANX:2500373 L1 length:1 (59,65,0)-> (59,65,0))                                                  0.061     1.110
| (CHANY:2785874 L4 length:3 (58,66,0)-> (58,68,0))                                                  0.119     1.229
| (CHANX:2520660 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     1.348
| (IPIN:1929701 side: (TOP,) (60,68,0)0))                                                            0.101     1.449
| (intra 'io' routing)                                                                               0.516     1.964
out:z_out[12].outpad[0] (.output at (60,68))                                                         0.000     1.964
data arrival time                                                                                              1.964

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.964
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.964


#Path 67
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[26] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[26] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708050 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2506985 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.049
| (CHANY:2781235 L4 length:4 (57,66,0)-> (57,63,0))                                                  0.119     1.168
| (CHANX:2493584 L1 length:1 (58,64,0)-> (58,64,0))                                                  0.061     1.229
| (CHANY:2785784 L4 length:4 (58,65,0)-> (58,68,0))                                                  0.119     1.348
| (IPIN:1923959 side: (RIGHT,) (58,68,0)0))                                                          0.101     1.449
| (intra 'io' routing)                                                                               0.516     1.964
out:z_out[26].outpad[0] (.output at (58,68))                                                         0.000     1.964
data arrival time                                                                                              1.964

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.964
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.964


#Path 68
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[24] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[24] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708048 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2506981 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.049
| (CHANY:2781478 L4 length:2 (57,67,0)-> (57,68,0))                                                  0.119     1.168
| (CHANY:2781546 L4 length:1 (57,68,0)-> (57,68,0))                                                  0.119     1.287
| (CHANX:2520568 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.348
| (IPIN:1923910 side: (TOP,) (58,68,0)0))                                                            0.101     1.449
| (intra 'io' routing)                                                                               0.516     1.964
out:z_out[24].outpad[0] (.output at (58,68))                                                         0.000     1.964
data arrival time                                                                                              1.964

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.964
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.964


#Path 69
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[28] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[28] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708052 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2506973 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.049
| (CHANY:2777008 L1 length:1 (56,67,0)-> (56,67,0))                                                  0.061     1.110
| (CHANX:2513780 L4 length:4 (57,67,0)-> (60,67,0))                                                  0.119     1.229
| (CHANX:2513812 L1 length:1 (58,67,0)-> (58,67,0))                                                  0.061     1.290
| (CHANY:2785940 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.351
| (IPIN:1923972 side: (RIGHT,) (58,68,0)0))                                                          0.101     1.452
| (intra 'io' routing)                                                                               0.516     1.967
out:z_out[28].outpad[0] (.output at (58,68))                                                         0.000     1.967
data arrival time                                                                                              1.967

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.967
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.967


#Path 70
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[27] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[27] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708051 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2506987 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.049
| (CHANY:2781369 L1 length:1 (57,66,0)-> (57,66,0))                                                  0.061     1.110
| (CHANX:2500314 L1 length:1 (58,65,0)-> (58,65,0))                                                  0.061     1.171
| (CHANY:2785870 L4 length:3 (58,66,0)-> (58,68,0))                                                  0.119     1.290
| (CHANX:2520579 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.351
| (IPIN:1923931 side: (TOP,) (58,68,0)0))                                                            0.101     1.452
| (intra 'io' routing)                                                                               0.516     1.967
out:z_out[27].outpad[0] (.output at (58,68))                                                         0.000     1.967
data arrival time                                                                                              1.967

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.967
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.967


#Path 71
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[25] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[25] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708049 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2507158 L4 length:4 (59,66,0)-> (62,66,0))                                                  0.119     1.049
| (CHANY:2790330 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     1.110
| (CHANX:2513885 L1 length:1 (59,67,0)-> (59,67,0))                                                  0.061     1.171
| (CHANY:2785946 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.232
| (CHANX:2520682 L4 length:4 (59,68,0)-> (62,68,0))                                                  0.119     1.351
| (IPIN:1929713 side: (TOP,) (60,68,0)0))                                                            0.101     1.452
| (intra 'io' routing)                                                                               0.516     1.967
out:z_out[25].outpad[0] (.output at (60,68))                                                         0.000     1.967
data arrival time                                                                                              1.967

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.967
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.967


#Path 72
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[37] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[37] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708061 side: (RIGHT,) (59,66,0)0))                                                          0.000     0.930
| (CHANY:2790263 L1 length:1 (59,66,0)-> (59,66,0))                                                  0.061     0.991
| (CHANX:2500243 L4 length:4 (59,65,0)-> (56,65,0))                                                  0.119     1.110
| (CHANY:2781329 L1 length:1 (57,65,0)-> (57,65,0))                                                  0.061     1.171
| (CHANX:2493586 L1 length:1 (58,64,0)-> (58,64,0))                                                  0.061     1.232
| (CHANY:2785782 L4 length:4 (58,65,0)-> (58,68,0))                                                  0.119     1.351
| (IPIN:1923971 side: (RIGHT,) (58,68,0)0))                                                          0.101     1.452
| (intra 'io' routing)                                                                               0.516     1.967
out:z_out[37].outpad[0] (.output at (58,68))                                                         0.000     1.967
data arrival time                                                                                              1.967

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.967
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.967


#Path 73
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[34] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[34] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708058 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2507145 L1 length:1 (59,66,0)-> (59,66,0))                                                  0.061     0.991
| (CHANY:2785894 L1 length:1 (58,67,0)-> (58,67,0))                                                  0.061     1.052
| (CHANX:2513918 L4 length:4 (59,67,0)-> (62,67,0))                                                  0.119     1.171
| (CHANY:2790418 L1 length:1 (59,68,0)-> (59,68,0))                                                  0.061     1.232
| (CHANX:2520722 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     1.293
| (CHANY:2794865 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     1.354
| (IPIN:1929730 side: (RIGHT,) (60,68,0)0))                                                          0.101     1.455
| (intra 'io' routing)                                                                               0.516     1.970
out:z_out[34].outpad[0] (.output at (60,68))                                                        -0.000     1.970
data arrival time                                                                                              1.970

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              1.970
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.970


#Path 74
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[3] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[3] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708021 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500219 L4 length:4 (59,65,0)-> (56,65,0))                                                  0.119     1.049
| (CHANY:2776875 L1 length:1 (56,65,0)-> (56,65,0))                                                  0.061     1.110
| (CHANX:2493516 L1 length:1 (57,64,0)-> (57,64,0))                                                  0.061     1.171
| (CHANY:2781340 L4 length:4 (57,65,0)-> (57,68,0))                                                  0.119     1.290
| (CHANX:2520618 L4 length:4 (58,68,0)-> (61,68,0))                                                  0.119     1.409
| (IPIN:1923952 side: (TOP,) (58,68,0)0))                                                            0.101     1.510
| (intra 'io' routing)                                                                               0.516     2.025
out:z_out[3].outpad[0] (.output at (58,68))                                                          0.000     2.025
data arrival time                                                                                              2.025

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              2.025
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    2.025


#Path 75
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[6] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[6] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708024 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500241 L4 length:4 (59,65,0)-> (56,65,0))                                                  0.119     1.049
| (CHANY:2785769 L1 length:1 (58,65,0)-> (58,65,0))                                                  0.061     1.110
| (CHANX:2493409 L4 length:4 (58,64,0)-> (55,64,0))                                                  0.119     1.229
| (CHANY:2781336 L4 length:4 (57,65,0)-> (57,68,0))                                                  0.119     1.348
| (CHANX:2520570 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.409
| (IPIN:1923911 side: (TOP,) (58,68,0)0))                                                            0.101     1.510
| (intra 'io' routing)                                                                               0.516     2.025
out:z_out[6].outpad[0] (.output at (58,68))                                                          0.000     2.025
data arrival time                                                                                              2.025

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              2.025
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    2.025


#Path 76
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[2] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[2] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708020 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500408 L4 length:4 (59,65,0)-> (62,65,0))                                                  0.119     1.049
| (CHANY:2794659 L1 length:1 (60,65,0)-> (60,65,0))                                                  0.061     1.110
| (CHANX:2493543 L4 length:4 (60,64,0)-> (57,64,0))                                                  0.119     1.229
| (CHANY:2785804 L4 length:4 (58,65,0)-> (58,68,0))                                                  0.119     1.348
| (CHANX:2520573 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.409
| (IPIN:1923912 side: (TOP,) (58,68,0)0))                                                            0.101     1.510
| (intra 'io' routing)                                                                               0.516     2.025
out:z_out[2].outpad[0] (.output at (58,68))                                                          0.000     2.025
data arrival time                                                                                              2.025

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              2.025
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    2.025


#Path 77
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[15] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[15] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708033 side: (RIGHT,) (59,65,0)0))                                                          0.000     0.930
| (CHANY:2790043 L4 length:4 (59,65,0)-> (59,62,0))                                                  0.119     1.049
| (CHANX:2486952 L1 length:1 (60,63,0)-> (60,63,0))                                                  0.061     1.110
| (CHANY:2794624 L4 length:4 (60,64,0)-> (60,67,0))                                                  0.119     1.229
| (CHANY:2794746 L4 length:3 (60,66,0)-> (60,68,0))                                                  0.119     1.348
| (CHANY:2794856 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     1.409
| (IPIN:1929726 side: (RIGHT,) (60,68,0)0))                                                          0.101     1.510
| (intra 'io' routing)                                                                               0.516     2.025
out:z_out[15].outpad[0] (.output at (60,68))                                                         0.000     2.025
data arrival time                                                                                              2.025

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              2.025
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    2.025


#Path 78
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[29] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[29] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708053 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2506991 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.049
| (CHANY:2781444 L1 length:1 (57,67,0)-> (57,67,0))                                                  0.061     1.110
| (CHANX:2513856 L4 length:4 (58,67,0)-> (61,67,0))                                                  0.119     1.229
| (CHANX:2513912 L4 length:4 (59,67,0)-> (62,67,0))                                                  0.119     1.348
| (CHANY:2794850 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     1.409
| (IPIN:1929739 side: (RIGHT,) (60,68,0)0))                                                          0.101     1.510
| (intra 'io' routing)                                                                               0.516     2.025
out:z_out[29].outpad[0] (.output at (60,68))                                                         0.000     2.025
data arrival time                                                                                              2.025

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              2.025
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    2.025


#Path 79
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[11] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[11] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708029 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500410 L4 length:4 (59,65,0)-> (62,65,0))                                                  0.119     1.049
| (CHANX:2500454 L1 length:1 (60,65,0)-> (60,65,0))                                                  0.061     1.110
| (CHANY:2794754 L4 length:3 (60,66,0)-> (60,68,0))                                                  0.119     1.229
| (CHANY:2794880 L4 length:1 (60,68,0)-> (60,68,0))                                                  0.119     1.348
| (CHANX:2520711 L1 length:1 (60,68,0)-> (60,68,0))                                                  0.061     1.409
| (IPIN:1929709 side: (TOP,) (60,68,0)0))                                                            0.101     1.510
| (intra 'io' routing)                                                                               0.516     2.025
out:z_out[11].outpad[0] (.output at (60,68))                                                         0.000     2.025
data arrival time                                                                                              2.025

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              2.025
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    2.025


#Path 80
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[0] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output at (60,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[0] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708018 side: (TOP,) (59,65,0)0))                                                            0.000     0.930
| (CHANX:2500404 L4 length:4 (59,65,0)-> (62,65,0))                                                  0.119     1.049
| (CHANY:2790197 L1 length:1 (59,65,0)-> (59,65,0))                                                  0.061     1.110
| (CHANX:2493686 L1 length:1 (60,64,0)-> (60,64,0))                                                  0.061     1.171
| (CHANY:2794706 L4 length:4 (60,65,0)-> (60,68,0))                                                  0.119     1.290
| (CHANX:2520533 L4 length:4 (60,68,0)-> (57,68,0))                                                  0.119     1.409
| (IPIN:1929708 side: (TOP,) (60,68,0)0))                                                            0.101     1.510
| (intra 'io' routing)                                                                               0.516     2.025
out:z_out[0].outpad[0] (.output at (60,68))                                                          0.000     2.025
data arrival time                                                                                              2.025

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              2.025
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    2.025


#Path 81
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[32] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[32] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708056 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2506965 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.049
| (CHANY:2781430 L1 length:1 (57,67,0)-> (57,67,0))                                                  0.061     1.110
| (CHANX:2513753 L1 length:1 (57,67,0)-> (57,67,0))                                                  0.061     1.171
| (CHANY:2777046 L1 length:1 (56,68,0)-> (56,68,0))                                                  0.061     1.232
| (CHANX:2520558 L4 length:4 (57,68,0)-> (60,68,0))                                                  0.119     1.351
| (CHANX:2520578 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.412
| (IPIN:1923915 side: (TOP,) (58,68,0)0))                                                            0.101     1.513
| (intra 'io' routing)                                                                               0.516     2.028
out:z_out[32].outpad[0] (.output at (58,68))                                                         0.000     2.028
data arrival time                                                                                              2.028

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              2.028
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    2.028


#Path 82
Startpoint: $auto$hierarchy.cc:1408:execute$1[16].z[35] (RS_DSP_MULTADD_REGIN at (59,65) clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output at (58,68) clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                               0.779     0.779
| (inter-block routing:global net)                                                                   0.000     0.779
| (intra 'dsp' routing)                                                                              0.000     0.779
$auto$hierarchy.cc:1408:execute$1[16].clk[0] (RS_DSP_MULTADD_REGIN at (59,65))                       0.000     0.779
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_min)                                                         0.151     0.930
$auto$hierarchy.cc:1408:execute$1[16].z[35] (RS_DSP_MULTADD_REGIN at (59,65)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                                                              0.000     0.930
| (OPIN:1708059 side: (TOP,) (59,66,0)0))                                                            0.000     0.930
| (CHANX:2506971 L4 length:4 (59,66,0)-> (56,66,0))                                                  0.119     1.049
| (CHANY:2777002 L1 length:1 (56,67,0)-> (56,67,0))                                                  0.061     1.110
| (CHANX:2513709 L1 length:1 (56,67,0)-> (56,67,0))                                                  0.061     1.171
| (CHANY:2772618 L1 length:1 (55,68,0)-> (55,68,0))                                                  0.061     1.232
| (CHANX:2520474 L4 length:4 (56,68,0)-> (59,68,0))                                                  0.119     1.351
| (CHANY:2785963 L1 length:1 (58,68,0)-> (58,68,0))                                                  0.061     1.412
| (IPIN:1923967 side: (RIGHT,) (58,68,0)0))                                                          0.101     1.513
| (intra 'io' routing)                                                                               0.516     2.028
out:z_out[35].outpad[0] (.output at (58,68))                                                         0.000     2.028
data arrival time                                                                                              2.028

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                              2.028
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    2.028


#End of timing report
