/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [30:0] celloutsig_0_10z;
  wire [19:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_8z;
  wire [28:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire [16:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_6z & 1'h1);
  assign celloutsig_1_4z = ~((in_data[175] | celloutsig_1_1z[12]) & (celloutsig_1_3z | celloutsig_1_2z));
  assign celloutsig_0_0z = ~(in_data[14] ^ in_data[84]);
  assign celloutsig_1_0z = ~(in_data[147] ^ in_data[134]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ in_data[160]);
  assign celloutsig_0_3z = in_data[24:6] & { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_3z[10:4] & celloutsig_0_13z[12:6];
  assign celloutsig_0_2z = in_data[60:51] & { in_data[51:43], celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[182:178] == { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_10z = in_data[146:143] === { celloutsig_1_1z[5], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_4z = celloutsig_0_1z[5:2] === celloutsig_0_3z[5:2];
  assign celloutsig_1_5z = { in_data[106:101], celloutsig_1_2z } === { in_data[127:123], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_24z = celloutsig_0_8z[20:1] && { celloutsig_0_13z[13:1], celloutsig_0_14z };
  assign celloutsig_1_18z = celloutsig_1_6z & ~(celloutsig_1_5z);
  assign celloutsig_1_3z = in_data[96] & ~(celloutsig_1_2z);
  assign celloutsig_1_14z = ~ { celloutsig_1_1z[17:6], celloutsig_1_12z };
  assign celloutsig_0_9z = ~ in_data[41:13];
  assign celloutsig_0_23z = ~^ celloutsig_0_18z;
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z } << { celloutsig_0_3z[13:1], celloutsig_0_1z };
  assign celloutsig_1_12z = in_data[151:147] <<< { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_3z[3:2], celloutsig_0_4z } <<< celloutsig_0_5z;
  assign celloutsig_0_1z = in_data[12:5] <<< in_data[61:54];
  assign celloutsig_0_13z = { celloutsig_0_9z[22:4], celloutsig_0_0z } <<< { celloutsig_0_9z[26:10], celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[148:133], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[147:130], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_8z[19:1], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z } - in_data[87:57];
  assign celloutsig_0_18z = celloutsig_0_8z[16:12] - { celloutsig_0_10z[3:0], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_5z = celloutsig_0_1z[7:5];
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_5z & celloutsig_1_4z));
  assign { out_data[103:101], out_data[98], out_data[96], out_data[99], out_data[97] } = { celloutsig_1_14z[16:15], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z } | { celloutsig_1_14z[10:8], celloutsig_1_14z[5], celloutsig_1_6z, celloutsig_1_14z[6], celloutsig_1_5z };
  assign { out_data[128], out_data[100], out_data[32], out_data[0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_23z, celloutsig_0_24z };
endmodule
