Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Mon Jun 16 13:36:33 2025
| Host              : LAPTOP-TCIG5LLE running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design            : new_7
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

clk_enable
enable_1
input_im[0]
input_im[1]
input_im[2]
input_im[3]
input_im[4]
input_im[5]
input_im[6]
input_im[7]
input_re[0]
input_re[1]
input_re[2]
input_re[3]
input_re[4]
input_re[5]
input_re[6]
input_re[7]
reset_x

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

output_im[0]
output_im[1]
output_im[2]
output_im[3]
output_im[4]
output_im[5]
output_im[6]
output_im[7]
output_re[0]
output_re[1]
output_re[2]
output_re[3]
output_re[4]
output_re[5]
output_re[6]
output_re[7]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.334        0.000                      0                 1166        0.069        0.000                      0                 1166        0.458        0.000                       0                   525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.334        0.000                      0                 1166        0.069        0.000                      0                 1166        0.458        0.000                       0                   525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MWCLK rise@2.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.281ns (22.552%)  route 0.965ns (77.448%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 2.039 - 2.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.030     0.030    u_main_module_new/u_Chart1/clk
                         FDRE                                         r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]/Q
                         net (fo=21, unplaced)        0.187     0.294    u_main_module_new/u_Chart1/is_Chart1[1]
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.332 f  u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_8/O
                         net (fo=1, unplaced)         0.140     0.472    u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_8_n_1
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.562 r  u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_6/O
                         net (fo=8, unplaced)         0.214     0.776    u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_6_n_1
                         LUT3 (Prop_LUT3_I1_O)        0.038     0.814 r  u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_5/O
                         net (fo=20, unplaced)        0.235     1.049    u_main_module_new/u_Chart1/ready_reg_reg_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.087 r  u_main_module_new/u_Chart1/ram_reg_bram_0_i_25/O
                         net (fo=2, unplaced)         0.189     1.276    u_main_module_new/u_Single_Port_RAM1/WEA[0]
                         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=524, unset)          0.039     2.039    u_main_module_new/u_Single_Port_RAM1/clk
                         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty           -0.035     2.004    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_WEA[1])
                                                     -0.394     1.610    u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.610    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MWCLK rise@2.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.281ns (22.552%)  route 0.965ns (77.448%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 2.039 - 2.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.030     0.030    u_main_module_new/u_Chart1/clk
                         FDRE                                         r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]/Q
                         net (fo=21, unplaced)        0.187     0.294    u_main_module_new/u_Chart1/is_Chart1[1]
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.332 r  u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_8/O
                         net (fo=1, unplaced)         0.140     0.472    u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_8_n_1
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.562 f  u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_6/O
                         net (fo=8, unplaced)         0.214     0.776    u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_6_n_1
                         LUT3 (Prop_LUT3_I1_O)        0.038     0.814 f  u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_5/O
                         net (fo=20, unplaced)        0.235     1.049    u_main_module_new/u_Chart1/ready_reg_reg_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.087 f  u_main_module_new/u_Chart1/ram_reg_bram_0_i_25/O
                         net (fo=2, unplaced)         0.189     1.276    u_main_module_new/u_Single_Port_RAM1/WEA[0]
                         RAMB18E2                                     f  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=524, unset)          0.039     2.039    u_main_module_new/u_Single_Port_RAM1/clk
                         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty           -0.035     2.004    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_WEA[1])
                                                     -0.394     1.610    u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.610    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MWCLK rise@2.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.281ns (22.588%)  route 0.963ns (77.412%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 2.039 - 2.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.030     0.030    u_main_module_new/u_Chart1/clk
                         FDRE                                         r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]/Q
                         net (fo=21, unplaced)        0.187     0.294    u_main_module_new/u_Chart1/is_Chart1[1]
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.332 f  u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_8/O
                         net (fo=1, unplaced)         0.140     0.472    u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_8_n_1
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.562 r  u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_6/O
                         net (fo=8, unplaced)         0.214     0.776    u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_6_n_1
                         LUT3 (Prop_LUT3_I1_O)        0.038     0.814 r  u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_5/O
                         net (fo=20, unplaced)        0.235     1.049    u_main_module_new/u_Chart1/ready_reg_reg_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.087 r  u_main_module_new/u_Chart1/ram_reg_bram_0_i_25/O
                         net (fo=2, unplaced)         0.187     1.274    u_main_module_new/u_Single_Port_RAM1/WEA[0]
                         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=524, unset)          0.039     2.039    u_main_module_new/u_Single_Port_RAM1/clk
                         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty           -0.035     2.004    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_WEA[0])
                                                     -0.394     1.610    u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.610    
                         arrival time                          -1.274    
  -------------------------------------------------------------------
                         slack                                  0.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.068ns (56.198%)  route 0.053ns (43.802%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.013     0.013    u_main_module_new/u_FIR_system_new/u_Subsystem/clk
                         FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.037     0.050 r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im_reg[1]/Q
                         net (fo=2, unplaced)         0.046     0.096    u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.031     0.127 r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     0.134    u_main_module_new/u_FIR_system_new/u_Subsystem/Add1_out1_im[2]
                         FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.019     0.019    u_main_module_new/u_FIR_system_new/u_Subsystem/clk
                         FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.046     0.065    u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.068ns (56.198%)  route 0.053ns (43.802%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.013     0.013    u_main_module_new/u_FIR_system_new/u_Subsystem/clk
                         FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.037     0.050 f  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im_reg[1]/Q
                         net (fo=2, unplaced)         0.046     0.096    u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.031     0.127 r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     0.134    u_main_module_new/u_FIR_system_new/u_Subsystem/Add1_out1_im[2]
                         FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.019     0.019    u_main_module_new/u_FIR_system_new/u_Subsystem/clk
                         FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.046     0.065    u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.068ns (56.198%)  route 0.053ns (43.802%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.013     0.013    u_main_module_new/u_FIR_system_new/u_Subsystem/clk
                         FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.037     0.050 r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im_reg[1]/Q
                         net (fo=2, unplaced)         0.046     0.096    u_main_module_new/u_FIR_system_new/u_Subsystem/Delay11_out1_im[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.031     0.127 f  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     0.134    u_main_module_new/u_FIR_system_new/u_Subsystem/Add1_out1_im[2]
                         FDRE                                         f  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.019     0.019    u_main_module_new/u_FIR_system_new/u_Subsystem/clk
                         FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.046     0.065    u_main_module_new/u_FIR_system_new/u_Subsystem/Delay23_out1_im_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         2.000       0.645                u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         2.000       0.936                u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/RAMS64E_A/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         2.000       0.936                u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.000       0.458                u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.000       0.458                u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.532         1.000       0.468                u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.000       0.458                u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.000       0.458                u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.532         1.000       0.468                u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_im[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.978ns (80.164%)  route 0.242ns (19.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.076     0.076    u_main_module_new/u_Single_Port_RAM1/clk
                         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      0.908     0.984 r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DOUTADOUT[3]
                         net (fo=1, unplaced)         0.242     1.226    u_main_module_new/output_im_1[3]
                         LUT2 (Prop_LUT2_I1_O)        0.070     1.296 r  u_main_module_new/output_im[3]_INST_0/O
                         net (fo=0)                   0.000     1.296    output_im[3]
                                                                      r  output_im[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_im[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.978ns (80.164%)  route 0.242ns (19.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.076     0.076    u_main_module_new/u_Single_Port_RAM1/clk
                         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      0.908     0.984 f  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DOUTADOUT[3]
                         net (fo=1, unplaced)         0.242     1.226    u_main_module_new/output_im_1[3]
                         LUT2 (Prop_LUT2_I1_O)        0.070     1.296 f  u_main_module_new/output_im[3]_INST_0/O
                         net (fo=0)                   0.000     1.296    output_im[3]
                                                                      f  output_im[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_re[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.195ns  (logic 0.952ns (79.665%)  route 0.243ns (20.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.076     0.076    u_main_module_new/u_Single_Port_RAM1/clk
                         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[13])
                                                      0.882     0.958 r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DOUTADOUT[13]
                         net (fo=1, unplaced)         0.243     1.201    u_main_module_new/output_re_1[5]
                         LUT2 (Prop_LUT2_I1_O)        0.070     1.271 r  u_main_module_new/output_re[5]_INST_0/O
                         net (fo=0)                   0.000     1.271    output_re[5]
                                                                      r  output_re[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_main_module_new/Delay1_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_im[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.013     0.013    u_main_module_new/clk
                         FDRE                                         r  u_main_module_new/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  u_main_module_new/Delay1_out1_reg/Q
                         net (fo=16, unplaced)        0.069     0.120    u_main_module_new/Delay1_out1
                         LUT2 (Prop_LUT2_I0_O)        0.023     0.143 r  u_main_module_new/output_im[0]_INST_0/O
                         net (fo=0)                   0.000     0.143    output_im[0]
                                                                      r  output_im[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_main_module_new/Delay1_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_im[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.013     0.013    u_main_module_new/clk
                         FDRE                                         r  u_main_module_new/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 f  u_main_module_new/Delay1_out1_reg/Q
                         net (fo=16, unplaced)        0.069     0.120    u_main_module_new/Delay1_out1
                         LUT2 (Prop_LUT2_I0_O)        0.023     0.143 f  u_main_module_new/output_im[0]_INST_0/O
                         net (fo=0)                   0.000     0.143    output_im[0]
                                                                      f  output_im[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_main_module_new/Delay1_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_im[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.013     0.013    u_main_module_new/clk
                         FDRE                                         r  u_main_module_new/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  u_main_module_new/Delay1_out1_reg/Q
                         net (fo=16, unplaced)        0.069     0.120    u_main_module_new/Delay1_out1
                         LUT2 (Prop_LUT2_I0_O)        0.023     0.143 r  u_main_module_new/output_im[2]_INST_0/O
                         net (fo=0)                   0.000     0.143    output_im[2]
                                                                      r  output_im[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay          1050 Endpoints
Min Delay          1050 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.250ns (47.081%)  route 0.281ns (52.919%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_main_module_new/u_Chart1/clk_enable
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3/O
                         net (fo=2, unplaced)         0.141     0.291    u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3_n_1
                         LUT6 (Prop_LUT6_I0_O)        0.100     0.391 r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_1/O
                         net (fo=2, unplaced)         0.140     0.531    u_main_module_new/u_Chart1/is_Chart1__0
                         FDRE                                         r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.021     0.021    u_main_module_new/u_Chart1/clk
                         FDRE                                         r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.250ns (47.081%)  route 0.281ns (52.919%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_main_module_new/u_Chart1/clk_enable
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3/O
                         net (fo=2, unplaced)         0.141     0.291    u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3_n_1
                         LUT6 (Prop_LUT6_I0_O)        0.100     0.391 r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_1/O
                         net (fo=2, unplaced)         0.140     0.531    u_main_module_new/u_Chart1/is_Chart1__0
                         FDRE                                         r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.021     0.021    u_main_module_new/u_Chart1/clk
                         FDRE                                         r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.250ns (47.081%)  route 0.281ns (52.919%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_main_module_new/u_Chart1/clk_enable
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 f  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3/O
                         net (fo=2, unplaced)         0.141     0.291    u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3_n_1
                         LUT6 (Prop_LUT6_I0_O)        0.100     0.391 f  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_1/O
                         net (fo=2, unplaced)         0.140     0.531    u_main_module_new/u_Chart1/is_Chart1__0
                         FDRE                                         f  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.021     0.021    u_main_module_new/u_Chart1/clk
                         FDRE                                         r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_enable/out_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_enable/clk_enable
                         FDRE                                         r  u_enable/out_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.030     0.030    u_enable/clk
                         FDRE                                         r  u_enable/out_reg_reg/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_enable/out_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_enable/clk_enable
                         FDRE                                         r  u_enable/out_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.030     0.030    u_enable/clk
                         FDRE                                         r  u_enable/out_reg_reg/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_enable/out_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_enable/clk_enable
                         FDRE                                         r  u_enable/out_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.019     0.019    u_enable/clk
                         FDRE                                         r  u_enable/out_reg_reg/C





