
CUBEMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d16c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800d34c  0800d34c  0001d34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d404  0800d404  0002014c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d404  0800d404  0001d404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d40c  0800d40c  0002014c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d40c  0800d40c  0001d40c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d410  0800d410  0001d410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000014c  20000000  0800d414  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c04  2000014c  0800d560  0002014c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d50  0800d560  00020d50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000255e8  00000000  00000000  000201bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e6c  00000000  00000000  000457a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001dc8  00000000  00000000  0004a618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016de  00000000  00000000  0004c3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000255cd  00000000  00000000  0004dabe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029f39  00000000  00000000  0007308b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8d19  00000000  00000000  0009cfc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000820c  00000000  00000000  00185ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0018deec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000014c 	.word	0x2000014c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d334 	.word	0x0800d334

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000150 	.word	0x20000150
 800021c:	0800d334 	.word	0x0800d334

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b970 	b.w	80005c8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9e08      	ldr	r6, [sp, #32]
 8000306:	460d      	mov	r5, r1
 8000308:	4604      	mov	r4, r0
 800030a:	460f      	mov	r7, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4694      	mov	ip, r2
 8000314:	d965      	bls.n	80003e2 <__udivmoddi4+0xe2>
 8000316:	fab2 f382 	clz	r3, r2
 800031a:	b143      	cbz	r3, 800032e <__udivmoddi4+0x2e>
 800031c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000320:	f1c3 0220 	rsb	r2, r3, #32
 8000324:	409f      	lsls	r7, r3
 8000326:	fa20 f202 	lsr.w	r2, r0, r2
 800032a:	4317      	orrs	r7, r2
 800032c:	409c      	lsls	r4, r3
 800032e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000332:	fa1f f58c 	uxth.w	r5, ip
 8000336:	fbb7 f1fe 	udiv	r1, r7, lr
 800033a:	0c22      	lsrs	r2, r4, #16
 800033c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000340:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000344:	fb01 f005 	mul.w	r0, r1, r5
 8000348:	4290      	cmp	r0, r2
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x62>
 800034c:	eb1c 0202 	adds.w	r2, ip, r2
 8000350:	f101 37ff 	add.w	r7, r1, #4294967295
 8000354:	f080 811c 	bcs.w	8000590 <__udivmoddi4+0x290>
 8000358:	4290      	cmp	r0, r2
 800035a:	f240 8119 	bls.w	8000590 <__udivmoddi4+0x290>
 800035e:	3902      	subs	r1, #2
 8000360:	4462      	add	r2, ip
 8000362:	1a12      	subs	r2, r2, r0
 8000364:	b2a4      	uxth	r4, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000372:	fb00 f505 	mul.w	r5, r0, r5
 8000376:	42a5      	cmp	r5, r4
 8000378:	d90a      	bls.n	8000390 <__udivmoddi4+0x90>
 800037a:	eb1c 0404 	adds.w	r4, ip, r4
 800037e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000382:	f080 8107 	bcs.w	8000594 <__udivmoddi4+0x294>
 8000386:	42a5      	cmp	r5, r4
 8000388:	f240 8104 	bls.w	8000594 <__udivmoddi4+0x294>
 800038c:	4464      	add	r4, ip
 800038e:	3802      	subs	r0, #2
 8000390:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000394:	1b64      	subs	r4, r4, r5
 8000396:	2100      	movs	r1, #0
 8000398:	b11e      	cbz	r6, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40dc      	lsrs	r4, r3
 800039c:	2300      	movs	r3, #0
 800039e:	e9c6 4300 	strd	r4, r3, [r6]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0xbc>
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	f000 80ed 	beq.w	800058a <__udivmoddi4+0x28a>
 80003b0:	2100      	movs	r1, #0
 80003b2:	e9c6 0500 	strd	r0, r5, [r6]
 80003b6:	4608      	mov	r0, r1
 80003b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003bc:	fab3 f183 	clz	r1, r3
 80003c0:	2900      	cmp	r1, #0
 80003c2:	d149      	bne.n	8000458 <__udivmoddi4+0x158>
 80003c4:	42ab      	cmp	r3, r5
 80003c6:	d302      	bcc.n	80003ce <__udivmoddi4+0xce>
 80003c8:	4282      	cmp	r2, r0
 80003ca:	f200 80f8 	bhi.w	80005be <__udivmoddi4+0x2be>
 80003ce:	1a84      	subs	r4, r0, r2
 80003d0:	eb65 0203 	sbc.w	r2, r5, r3
 80003d4:	2001      	movs	r0, #1
 80003d6:	4617      	mov	r7, r2
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d0e2      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	e9c6 4700 	strd	r4, r7, [r6]
 80003e0:	e7df      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003e2:	b902      	cbnz	r2, 80003e6 <__udivmoddi4+0xe6>
 80003e4:	deff      	udf	#255	; 0xff
 80003e6:	fab2 f382 	clz	r3, r2
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	f040 8090 	bne.w	8000510 <__udivmoddi4+0x210>
 80003f0:	1a8a      	subs	r2, r1, r2
 80003f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f6:	fa1f fe8c 	uxth.w	lr, ip
 80003fa:	2101      	movs	r1, #1
 80003fc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000400:	fb07 2015 	mls	r0, r7, r5, r2
 8000404:	0c22      	lsrs	r2, r4, #16
 8000406:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800040a:	fb0e f005 	mul.w	r0, lr, r5
 800040e:	4290      	cmp	r0, r2
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x124>
 8000412:	eb1c 0202 	adds.w	r2, ip, r2
 8000416:	f105 38ff 	add.w	r8, r5, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x122>
 800041c:	4290      	cmp	r0, r2
 800041e:	f200 80cb 	bhi.w	80005b8 <__udivmoddi4+0x2b8>
 8000422:	4645      	mov	r5, r8
 8000424:	1a12      	subs	r2, r2, r0
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb2 f0f7 	udiv	r0, r2, r7
 800042c:	fb07 2210 	mls	r2, r7, r0, r2
 8000430:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000434:	fb0e fe00 	mul.w	lr, lr, r0
 8000438:	45a6      	cmp	lr, r4
 800043a:	d908      	bls.n	800044e <__udivmoddi4+0x14e>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 32ff 	add.w	r2, r0, #4294967295
 8000444:	d202      	bcs.n	800044c <__udivmoddi4+0x14c>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f200 80bb 	bhi.w	80005c2 <__udivmoddi4+0x2c2>
 800044c:	4610      	mov	r0, r2
 800044e:	eba4 040e 	sub.w	r4, r4, lr
 8000452:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000456:	e79f      	b.n	8000398 <__udivmoddi4+0x98>
 8000458:	f1c1 0720 	rsb	r7, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000462:	ea4c 0c03 	orr.w	ip, ip, r3
 8000466:	fa05 f401 	lsl.w	r4, r5, r1
 800046a:	fa20 f307 	lsr.w	r3, r0, r7
 800046e:	40fd      	lsrs	r5, r7
 8000470:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000474:	4323      	orrs	r3, r4
 8000476:	fbb5 f8f9 	udiv	r8, r5, r9
 800047a:	fa1f fe8c 	uxth.w	lr, ip
 800047e:	fb09 5518 	mls	r5, r9, r8, r5
 8000482:	0c1c      	lsrs	r4, r3, #16
 8000484:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000488:	fb08 f50e 	mul.w	r5, r8, lr
 800048c:	42a5      	cmp	r5, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	fa00 f001 	lsl.w	r0, r0, r1
 8000496:	d90b      	bls.n	80004b0 <__udivmoddi4+0x1b0>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a0:	f080 8088 	bcs.w	80005b4 <__udivmoddi4+0x2b4>
 80004a4:	42a5      	cmp	r5, r4
 80004a6:	f240 8085 	bls.w	80005b4 <__udivmoddi4+0x2b4>
 80004aa:	f1a8 0802 	sub.w	r8, r8, #2
 80004ae:	4464      	add	r4, ip
 80004b0:	1b64      	subs	r4, r4, r5
 80004b2:	b29d      	uxth	r5, r3
 80004b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b8:	fb09 4413 	mls	r4, r9, r3, r4
 80004bc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x1da>
 80004c8:	eb1c 0404 	adds.w	r4, ip, r4
 80004cc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004d0:	d26c      	bcs.n	80005ac <__udivmoddi4+0x2ac>
 80004d2:	45a6      	cmp	lr, r4
 80004d4:	d96a      	bls.n	80005ac <__udivmoddi4+0x2ac>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	4464      	add	r4, ip
 80004da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004de:	fba3 9502 	umull	r9, r5, r3, r2
 80004e2:	eba4 040e 	sub.w	r4, r4, lr
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	46c8      	mov	r8, r9
 80004ea:	46ae      	mov	lr, r5
 80004ec:	d356      	bcc.n	800059c <__udivmoddi4+0x29c>
 80004ee:	d053      	beq.n	8000598 <__udivmoddi4+0x298>
 80004f0:	b156      	cbz	r6, 8000508 <__udivmoddi4+0x208>
 80004f2:	ebb0 0208 	subs.w	r2, r0, r8
 80004f6:	eb64 040e 	sbc.w	r4, r4, lr
 80004fa:	fa04 f707 	lsl.w	r7, r4, r7
 80004fe:	40ca      	lsrs	r2, r1
 8000500:	40cc      	lsrs	r4, r1
 8000502:	4317      	orrs	r7, r2
 8000504:	e9c6 7400 	strd	r7, r4, [r6]
 8000508:	4618      	mov	r0, r3
 800050a:	2100      	movs	r1, #0
 800050c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000510:	f1c3 0120 	rsb	r1, r3, #32
 8000514:	fa02 fc03 	lsl.w	ip, r2, r3
 8000518:	fa20 f201 	lsr.w	r2, r0, r1
 800051c:	fa25 f101 	lsr.w	r1, r5, r1
 8000520:	409d      	lsls	r5, r3
 8000522:	432a      	orrs	r2, r5
 8000524:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000528:	fa1f fe8c 	uxth.w	lr, ip
 800052c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000530:	fb07 1510 	mls	r5, r7, r0, r1
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800053a:	fb00 f50e 	mul.w	r5, r0, lr
 800053e:	428d      	cmp	r5, r1
 8000540:	fa04 f403 	lsl.w	r4, r4, r3
 8000544:	d908      	bls.n	8000558 <__udivmoddi4+0x258>
 8000546:	eb1c 0101 	adds.w	r1, ip, r1
 800054a:	f100 38ff 	add.w	r8, r0, #4294967295
 800054e:	d22f      	bcs.n	80005b0 <__udivmoddi4+0x2b0>
 8000550:	428d      	cmp	r5, r1
 8000552:	d92d      	bls.n	80005b0 <__udivmoddi4+0x2b0>
 8000554:	3802      	subs	r0, #2
 8000556:	4461      	add	r1, ip
 8000558:	1b49      	subs	r1, r1, r5
 800055a:	b292      	uxth	r2, r2
 800055c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000560:	fb07 1115 	mls	r1, r7, r5, r1
 8000564:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000568:	fb05 f10e 	mul.w	r1, r5, lr
 800056c:	4291      	cmp	r1, r2
 800056e:	d908      	bls.n	8000582 <__udivmoddi4+0x282>
 8000570:	eb1c 0202 	adds.w	r2, ip, r2
 8000574:	f105 38ff 	add.w	r8, r5, #4294967295
 8000578:	d216      	bcs.n	80005a8 <__udivmoddi4+0x2a8>
 800057a:	4291      	cmp	r1, r2
 800057c:	d914      	bls.n	80005a8 <__udivmoddi4+0x2a8>
 800057e:	3d02      	subs	r5, #2
 8000580:	4462      	add	r2, ip
 8000582:	1a52      	subs	r2, r2, r1
 8000584:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000588:	e738      	b.n	80003fc <__udivmoddi4+0xfc>
 800058a:	4631      	mov	r1, r6
 800058c:	4630      	mov	r0, r6
 800058e:	e708      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000590:	4639      	mov	r1, r7
 8000592:	e6e6      	b.n	8000362 <__udivmoddi4+0x62>
 8000594:	4610      	mov	r0, r2
 8000596:	e6fb      	b.n	8000390 <__udivmoddi4+0x90>
 8000598:	4548      	cmp	r0, r9
 800059a:	d2a9      	bcs.n	80004f0 <__udivmoddi4+0x1f0>
 800059c:	ebb9 0802 	subs.w	r8, r9, r2
 80005a0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005a4:	3b01      	subs	r3, #1
 80005a6:	e7a3      	b.n	80004f0 <__udivmoddi4+0x1f0>
 80005a8:	4645      	mov	r5, r8
 80005aa:	e7ea      	b.n	8000582 <__udivmoddi4+0x282>
 80005ac:	462b      	mov	r3, r5
 80005ae:	e794      	b.n	80004da <__udivmoddi4+0x1da>
 80005b0:	4640      	mov	r0, r8
 80005b2:	e7d1      	b.n	8000558 <__udivmoddi4+0x258>
 80005b4:	46d0      	mov	r8, sl
 80005b6:	e77b      	b.n	80004b0 <__udivmoddi4+0x1b0>
 80005b8:	3d02      	subs	r5, #2
 80005ba:	4462      	add	r2, ip
 80005bc:	e732      	b.n	8000424 <__udivmoddi4+0x124>
 80005be:	4608      	mov	r0, r1
 80005c0:	e70a      	b.n	80003d8 <__udivmoddi4+0xd8>
 80005c2:	4464      	add	r4, ip
 80005c4:	3802      	subs	r0, #2
 80005c6:	e742      	b.n	800044e <__udivmoddi4+0x14e>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <Update_FIR_filter>:
//----------------------FIR-------------------
#define FIR_FILTER_LENGTH 10
static float FIR_INPULSE_RESPONSE[FIR_FILTER_LENGTH] = {0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f};
uint8_t FIR_index = 0;
float FIR_Values[FIR_FILTER_LENGTH] = {0};
float Update_FIR_filter(float input){
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	ed87 0a01 	vstr	s0, [r7, #4]
	FIR_Values[FIR_index] = input;
 80005d6:	4b1e      	ldr	r3, [pc, #120]	; (8000650 <Update_FIR_filter+0x84>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	4a1e      	ldr	r2, [pc, #120]	; (8000654 <Update_FIR_filter+0x88>)
 80005dc:	009b      	lsls	r3, r3, #2
 80005de:	4413      	add	r3, r2
 80005e0:	687a      	ldr	r2, [r7, #4]
 80005e2:	601a      	str	r2, [r3, #0]
	float temp;
	for(int i = 0; i < FIR_FILTER_LENGTH; i++){
 80005e4:	2300      	movs	r3, #0
 80005e6:	60bb      	str	r3, [r7, #8]
 80005e8:	e016      	b.n	8000618 <Update_FIR_filter+0x4c>
		temp += FIR_INPULSE_RESPONSE[i]*FIR_Values[i];
 80005ea:	4a1b      	ldr	r2, [pc, #108]	; (8000658 <Update_FIR_filter+0x8c>)
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	009b      	lsls	r3, r3, #2
 80005f0:	4413      	add	r3, r2
 80005f2:	ed93 7a00 	vldr	s14, [r3]
 80005f6:	4a17      	ldr	r2, [pc, #92]	; (8000654 <Update_FIR_filter+0x88>)
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	009b      	lsls	r3, r3, #2
 80005fc:	4413      	add	r3, r2
 80005fe:	edd3 7a00 	vldr	s15, [r3]
 8000602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000606:	ed97 7a03 	vldr	s14, [r7, #12]
 800060a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800060e:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < FIR_FILTER_LENGTH; i++){
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	3301      	adds	r3, #1
 8000616:	60bb      	str	r3, [r7, #8]
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	2b09      	cmp	r3, #9
 800061c:	dde5      	ble.n	80005ea <Update_FIR_filter+0x1e>
	}
	if(FIR_index < FIR_FILTER_LENGTH-1)FIR_index++;
 800061e:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <Update_FIR_filter+0x84>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b08      	cmp	r3, #8
 8000624:	d806      	bhi.n	8000634 <Update_FIR_filter+0x68>
 8000626:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <Update_FIR_filter+0x84>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	3301      	adds	r3, #1
 800062c:	b2da      	uxtb	r2, r3
 800062e:	4b08      	ldr	r3, [pc, #32]	; (8000650 <Update_FIR_filter+0x84>)
 8000630:	701a      	strb	r2, [r3, #0]
 8000632:	e002      	b.n	800063a <Update_FIR_filter+0x6e>
	else FIR_index = 0;
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <Update_FIR_filter+0x84>)
 8000636:	2200      	movs	r2, #0
 8000638:	701a      	strb	r2, [r3, #0]
	return temp;
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	ee07 3a90 	vmov	s15, r3
}
 8000640:	eeb0 0a67 	vmov.f32	s0, s15
 8000644:	3714      	adds	r7, #20
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	200001a4 	.word	0x200001a4
 8000654:	200001a8 	.word	0x200001a8
 8000658:	20000000 	.word	0x20000000

0800065c <Current_IRQ>:
PID_instance Current_PID = {0};
PID_instance Velocity_PID = {0};
PID_instance Angle_PID = {0};

//-------------------IRQ handlers---------------------
void Current_IRQ(Current* ptr){
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	#ifdef RUNNING_LED_DEBUG2
	HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
 8000664:	2201      	movs	r2, #1
 8000666:	2140      	movs	r1, #64	; 0x40
 8000668:	4809      	ldr	r0, [pc, #36]	; (8000690 <Current_IRQ+0x34>)
 800066a:	f007 faad 	bl	8007bc8 <HAL_GPIO_WritePin>
	#ifdef RUNNING_LED_DEBUG
	HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
	HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
	#endif

    if(ptr != NULL)memcpy(&IRQ_Current, ptr, sizeof(Current));
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d008      	beq.n	8000686 <Current_IRQ+0x2a>
 8000674:	2210      	movs	r2, #16
 8000676:	6879      	ldr	r1, [r7, #4]
 8000678:	4806      	ldr	r0, [pc, #24]	; (8000694 <Current_IRQ+0x38>)
 800067a:	f00c fa0b 	bl	800ca94 <memcpy>
    else return;
    Current_Callback_flag = 1;
 800067e:	4b06      	ldr	r3, [pc, #24]	; (8000698 <Current_IRQ+0x3c>)
 8000680:	2201      	movs	r2, #1
 8000682:	701a      	strb	r2, [r3, #0]
 8000684:	e000      	b.n	8000688 <Current_IRQ+0x2c>
    else return;
 8000686:	bf00      	nop
}
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	48000800 	.word	0x48000800
 8000694:	20000178 	.word	0x20000178
 8000698:	20000168 	.word	0x20000168

0800069c <Voltage_Temp_IRQ>:
void Voltage_Temp_IRQ(Voltage_Temp* ptr){
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Voltage_Temp, ptr, sizeof(Voltage_Temp));
 80006a4:	2208      	movs	r2, #8
 80006a6:	6879      	ldr	r1, [r7, #4]
 80006a8:	4803      	ldr	r0, [pc, #12]	; (80006b8 <Voltage_Temp_IRQ+0x1c>)
 80006aa:	f00c f9f3 	bl	800ca94 <memcpy>
}
 80006ae:	bf00      	nop
 80006b0:	3708      	adds	r7, #8
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	20000188 	.word	0x20000188

080006bc <Encoders_IRQ>:
void Encoders_IRQ(Encoders* ptr){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Encoders, ptr, sizeof(Encoders));
 80006c4:	2214      	movs	r2, #20
 80006c6:	6879      	ldr	r1, [r7, #4]
 80006c8:	4803      	ldr	r0, [pc, #12]	; (80006d8 <Encoders_IRQ+0x1c>)
 80006ca:	f00c f9e3 	bl	800ca94 <memcpy>
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20000190 	.word	0x20000190

080006dc <Can_RX_Status_IRQ>:

//-------------------CAN RX------------------------
void Can_RX_Status_IRQ(CAN_Status* ptr){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Status, ptr, sizeof(CAN_Status));
 80006e4:	220c      	movs	r2, #12
 80006e6:	6879      	ldr	r1, [r7, #4]
 80006e8:	4803      	ldr	r0, [pc, #12]	; (80006f8 <Can_RX_Status_IRQ+0x1c>)
 80006ea:	f00c f9d3 	bl	800ca94 <memcpy>

}
 80006ee:	bf00      	nop
 80006f0:	3708      	adds	r7, #8
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200001d0 	.word	0x200001d0

080006fc <check_value>:
	.max = 10,
	.min = 0
};

//check value OK
LIMITS_t check_value(CAN_LIMITS* ptr, float value){
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	ed87 0a00 	vstr	s0, [r7]
	if(value >= ptr->max_error || value <= ptr->min_error) return LIMIT_ERROR;			//error
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	edd3 7a05 	vldr	s15, [r3, #20]
 800070e:	ed97 7a00 	vldr	s14, [r7]
 8000712:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800071a:	da09      	bge.n	8000730 <check_value+0x34>
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000722:	ed97 7a00 	vldr	s14, [r7]
 8000726:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800072a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800072e:	d801      	bhi.n	8000734 <check_value+0x38>
 8000730:	2302      	movs	r3, #2
 8000732:	e016      	b.n	8000762 <check_value+0x66>
	if(value >= ptr->max_warning || value <= ptr->min_warning) return LIMIT_WARNING;	//warning
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	edd3 7a04 	vldr	s15, [r3, #16]
 800073a:	ed97 7a00 	vldr	s14, [r7]
 800073e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000746:	da09      	bge.n	800075c <check_value+0x60>
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	edd3 7a01 	vldr	s15, [r3, #4]
 800074e:	ed97 7a00 	vldr	s14, [r7]
 8000752:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800075a:	d801      	bhi.n	8000760 <check_value+0x64>
 800075c:	2301      	movs	r3, #1
 800075e:	e000      	b.n	8000762 <check_value+0x66>
	return LIMIT_OK;																	//OK
 8000760:	2300      	movs	r3, #0
}
 8000762:	4618      	mov	r0, r3
 8000764:	370c      	adds	r7, #12
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr

0800076e <Limit>:
float Limit(CAN_LIMITS* ptr, float value){
 800076e:	b480      	push	{r7}
 8000770:	b083      	sub	sp, #12
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
 8000776:	ed87 0a00 	vstr	s0, [r7]
	if(value > ptr->max)return ptr->max;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	edd3 7a03 	vldr	s15, [r3, #12]
 8000780:	ed97 7a00 	vldr	s14, [r7]
 8000784:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800078c:	dd02      	ble.n	8000794 <Limit+0x26>
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	68db      	ldr	r3, [r3, #12]
 8000792:	e00d      	b.n	80007b0 <Limit+0x42>
	if(value < ptr->min)return ptr->min;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	edd3 7a00 	vldr	s15, [r3]
 800079a:	ed97 7a00 	vldr	s14, [r7]
 800079e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80007a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007a6:	d502      	bpl.n	80007ae <Limit+0x40>
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	e000      	b.n	80007b0 <Limit+0x42>
	return value;
 80007ae:	683b      	ldr	r3, [r7, #0]
}
 80007b0:	ee07 3a90 	vmov	s15, r3
 80007b4:	eeb0 0a67 	vmov.f32	s0, s15
 80007b8:	370c      	adds	r7, #12
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
	...

080007c4 <BLDC_main>:

//------------------------MAIN-------------------------
void BLDC_main(void){
 80007c4:	b5b0      	push	{r4, r5, r7, lr}
 80007c6:	f5ad 7d62 	sub.w	sp, sp, #904	; 0x388
 80007ca:	af02      	add	r7, sp, #8
	HAL_Delay(1000);
 80007cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007d0:	f003 faca 	bl	8003d68 <HAL_Delay>
	//----------------PID---------
	SetSampleTime(&Current_PID, 40); //40us = 25kHz
 80007d4:	2128      	movs	r1, #40	; 0x28
 80007d6:	489a      	ldr	r0, [pc, #616]	; (8000a40 <BLDC_main+0x27c>)
 80007d8:	f001 f920 	bl	8001a1c <SetSampleTime>
	SetTunings(&Current_PID, 0.005f, 5.0f, 0.0f, 1); //alva
 80007dc:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80007e0:	ed9f 1a98 	vldr	s2, [pc, #608]	; 8000a44 <BLDC_main+0x280>
 80007e4:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 80007e8:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8000a48 <BLDC_main+0x284>
 80007ec:	4894      	ldr	r0, [pc, #592]	; (8000a40 <BLDC_main+0x27c>)
 80007ee:	f001 f85b 	bl	80018a8 <SetTunings>
//	SetTunings(&Current_PID, 0.005f, 40.0f, 0.0f, 1); //gimbal
	SetOutputLimits(&Current_PID, 0, 1499);
 80007f2:	eddf 0a96 	vldr	s1, [pc, #600]	; 8000a4c <BLDC_main+0x288>
 80007f6:	ed9f 0a93 	vldr	s0, [pc, #588]	; 8000a44 <BLDC_main+0x280>
 80007fa:	4891      	ldr	r0, [pc, #580]	; (8000a40 <BLDC_main+0x27c>)
 80007fc:	f001 f942 	bl	8001a84 <SetOutputLimits>
	SetControllerDirection(&Current_PID, DIRECT);
 8000800:	2100      	movs	r1, #0
 8000802:	488f      	ldr	r0, [pc, #572]	; (8000a40 <BLDC_main+0x27c>)
 8000804:	f001 f9ee 	bl	8001be4 <SetControllerDirection>
	SetMode(&Current_PID,  AUTOMATIC);
 8000808:	2101      	movs	r1, #1
 800080a:	488d      	ldr	r0, [pc, #564]	; (8000a40 <BLDC_main+0x27c>)
 800080c:	f001 f996 	bl	8001b3c <SetMode>
	Initialize(&Current_PID);
 8000810:	488b      	ldr	r0, [pc, #556]	; (8000a40 <BLDC_main+0x27c>)
 8000812:	f001 f9b5 	bl	8001b80 <Initialize>

	SetSampleTime(&Velocity_PID, 100); //100s = 10kHz
 8000816:	2164      	movs	r1, #100	; 0x64
 8000818:	488d      	ldr	r0, [pc, #564]	; (8000a50 <BLDC_main+0x28c>)
 800081a:	f001 f8ff 	bl	8001a1c <SetSampleTime>
	SetTunings(&Velocity_PID, 1.0f, 0.1f, 0.0f, 1);
 800081e:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8000822:	ed9f 1a88 	vldr	s2, [pc, #544]	; 8000a44 <BLDC_main+0x280>
 8000826:	eddf 0a8b 	vldr	s1, [pc, #556]	; 8000a54 <BLDC_main+0x290>
 800082a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800082e:	4888      	ldr	r0, [pc, #544]	; (8000a50 <BLDC_main+0x28c>)
 8000830:	f001 f83a 	bl	80018a8 <SetTunings>
	SetOutputLimits(&Velocity_PID, 0, 10);
 8000834:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8000838:	ed9f 0a82 	vldr	s0, [pc, #520]	; 8000a44 <BLDC_main+0x280>
 800083c:	4884      	ldr	r0, [pc, #528]	; (8000a50 <BLDC_main+0x28c>)
 800083e:	f001 f921 	bl	8001a84 <SetOutputLimits>
	SetControllerDirection(&Velocity_PID, DIRECT);
 8000842:	2100      	movs	r1, #0
 8000844:	4882      	ldr	r0, [pc, #520]	; (8000a50 <BLDC_main+0x28c>)
 8000846:	f001 f9cd 	bl	8001be4 <SetControllerDirection>
	SetMode(&Velocity_PID,  AUTOMATIC);
 800084a:	2101      	movs	r1, #1
 800084c:	4880      	ldr	r0, [pc, #512]	; (8000a50 <BLDC_main+0x28c>)
 800084e:	f001 f975 	bl	8001b3c <SetMode>
	Initialize(&Velocity_PID);
 8000852:	487f      	ldr	r0, [pc, #508]	; (8000a50 <BLDC_main+0x28c>)
 8000854:	f001 f994 	bl	8001b80 <Initialize>


	SetSampleTime(&Angle_PID, 100); //100s = 10kHz
 8000858:	2164      	movs	r1, #100	; 0x64
 800085a:	487f      	ldr	r0, [pc, #508]	; (8000a58 <BLDC_main+0x294>)
 800085c:	f001 f8de 	bl	8001a1c <SetSampleTime>
	SetTunings(&Angle_PID, 1.0f, 0.0f, 0.0f, 1);
 8000860:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8000864:	ed9f 1a77 	vldr	s2, [pc, #476]	; 8000a44 <BLDC_main+0x280>
 8000868:	eddf 0a76 	vldr	s1, [pc, #472]	; 8000a44 <BLDC_main+0x280>
 800086c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000870:	4879      	ldr	r0, [pc, #484]	; (8000a58 <BLDC_main+0x294>)
 8000872:	f001 f819 	bl	80018a8 <SetTunings>
	SetOutputLimits(&Angle_PID, 0, 10);
 8000876:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 800087a:	ed9f 0a72 	vldr	s0, [pc, #456]	; 8000a44 <BLDC_main+0x280>
 800087e:	4876      	ldr	r0, [pc, #472]	; (8000a58 <BLDC_main+0x294>)
 8000880:	f001 f900 	bl	8001a84 <SetOutputLimits>
	SetControllerDirection(&Angle_PID, DIRECT);
 8000884:	2100      	movs	r1, #0
 8000886:	4874      	ldr	r0, [pc, #464]	; (8000a58 <BLDC_main+0x294>)
 8000888:	f001 f9ac 	bl	8001be4 <SetControllerDirection>
	SetMode(&Angle_PID,  AUTOMATIC);
 800088c:	2101      	movs	r1, #1
 800088e:	4872      	ldr	r0, [pc, #456]	; (8000a58 <BLDC_main+0x294>)
 8000890:	f001 f954 	bl	8001b3c <SetMode>
	Initialize(&Angle_PID);
 8000894:	4870      	ldr	r0, [pc, #448]	; (8000a58 <BLDC_main+0x294>)
 8000896:	f001 f973 	bl	8001b80 <Initialize>

	//setup encoder
	ORBIS_init((void*)&Encoders_IRQ);
 800089a:	4870      	ldr	r0, [pc, #448]	; (8000a5c <BLDC_main+0x298>)
 800089c:	f000 fdf2 	bl	8001484 <ORBIS_init>

	//setup current
	current_init((void*)&Current_IRQ);
 80008a0:	486f      	ldr	r0, [pc, #444]	; (8000a60 <BLDC_main+0x29c>)
 80008a2:	f001 fbc3 	bl	800202c <current_init>

	//calibrate DC current offset
	HAL_Delay(100); //let thing settle before starting
 80008a6:	2064      	movs	r0, #100	; 0x64
 80008a8:	f003 fa5e 	bl	8003d68 <HAL_Delay>

	uint16_t current_offset_averaging = 100;
 80008ac:	2364      	movs	r3, #100	; 0x64
 80008ae:	f8a7 337e 	strh.w	r3, [r7, #894]	; 0x37e
	volatile int32_t current_offset = 0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	f8c7 3358 	str.w	r3, [r7, #856]	; 0x358
	while (current_offset_averaging){
 80008b8:	e013      	b.n	80008e2 <BLDC_main+0x11e>
		while(!Current_Callback_flag);
 80008ba:	bf00      	nop
 80008bc:	4b69      	ldr	r3, [pc, #420]	; (8000a64 <BLDC_main+0x2a0>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d0fb      	beq.n	80008bc <BLDC_main+0xf8>
		Current_Callback_flag = 0;
 80008c4:	4b67      	ldr	r3, [pc, #412]	; (8000a64 <BLDC_main+0x2a0>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	701a      	strb	r2, [r3, #0]
		current_offset += IRQ_Current.Current_DC;
 80008ca:	4b67      	ldr	r3, [pc, #412]	; (8000a68 <BLDC_main+0x2a4>)
 80008cc:	68da      	ldr	r2, [r3, #12]
 80008ce:	f8d7 3358 	ldr.w	r3, [r7, #856]	; 0x358
 80008d2:	4413      	add	r3, r2
 80008d4:	f8c7 3358 	str.w	r3, [r7, #856]	; 0x358
		current_offset_averaging--;
 80008d8:	f8b7 337e 	ldrh.w	r3, [r7, #894]	; 0x37e
 80008dc:	3b01      	subs	r3, #1
 80008de:	f8a7 337e 	strh.w	r3, [r7, #894]	; 0x37e
	while (current_offset_averaging){
 80008e2:	f8b7 337e 	ldrh.w	r3, [r7, #894]	; 0x37e
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d1e7      	bne.n	80008ba <BLDC_main+0xf6>
	}
	current_offset = current_offset/100;
 80008ea:	f8d7 3358 	ldr.w	r3, [r7, #856]	; 0x358
 80008ee:	4a5f      	ldr	r2, [pc, #380]	; (8000a6c <BLDC_main+0x2a8>)
 80008f0:	fb82 1203 	smull	r1, r2, r2, r3
 80008f4:	1152      	asrs	r2, r2, #5
 80008f6:	17db      	asrs	r3, r3, #31
 80008f8:	1ad3      	subs	r3, r2, r3
 80008fa:	f8c7 3358 	str.w	r3, [r7, #856]	; 0x358

	//setup voltage and temperature readings
	voltage_temperature_init((void*)&Voltage_Temp_IRQ);
 80008fe:	485c      	ldr	r0, [pc, #368]	; (8000a70 <BLDC_main+0x2ac>)
 8000900:	f001 fbae 	bl	8002060 <voltage_temperature_init>
	//setup temperature and voltage
	//temp_volt_init((void*)&Voltage_Temp_IRQ);

	//setup CAN
	//-----------------CAN----------------------
	FDCAN_addCallback(&hfdcan1, (CAN_STATUS_ID << 8) 		| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_Status_IRQ);
 8000904:	4a5b      	ldr	r2, [pc, #364]	; (8000a74 <BLDC_main+0x2b0>)
 8000906:	2136      	movs	r1, #54	; 0x36
 8000908:	485b      	ldr	r0, [pc, #364]	; (8000a78 <BLDC_main+0x2b4>)
 800090a:	f001 fe1d 	bl	8002548 <FDCAN_addCallback>
//	FDCAN_addCallback(&hfdcan1, (CAN_LIMITS_ID << 8) 		| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_Limits_IRQ);
//	FDCAN_addCallback(&hfdcan1, (CAN_PID_CURRENT_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_PID_Current_IRQ);
//	FDCAN_addCallback(&hfdcan1, (CAN_PID_VELOCITY_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_PID_Velocity_IRQ);
//	FDCAN_addCallback(&hfdcan1, (CAN_PID_ANGLE_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_PID_Angle_IRQ);

	FDCAN_Start(&hfdcan1);
 800090e:	485a      	ldr	r0, [pc, #360]	; (8000a78 <BLDC_main+0x2b4>)
 8000910:	f001 fdfe 	bl	8002510 <FDCAN_Start>

	//--------------setup PWM------------------
	CTRL_init_PWM();
 8000914:	f000 fbe4 	bl	80010e0 <CTRL_init_PWM>

	HAL_Delay(100); //let thing settle before starting
 8000918:	2064      	movs	r0, #100	; 0x64
 800091a:	f003 fa25 	bl	8003d68 <HAL_Delay>

	Current IRQ_Current_BUFF = {0};
 800091e:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8000922:	2200      	movs	r2, #0
 8000924:	601a      	str	r2, [r3, #0]
 8000926:	605a      	str	r2, [r3, #4]
 8000928:	609a      	str	r2, [r3, #8]
 800092a:	60da      	str	r2, [r3, #12]
	Voltage_Temp IRQ_Voltage_Temp_BUFF = {0};
 800092c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8000930:	2200      	movs	r2, #0
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	605a      	str	r2, [r3, #4]
	Encoders IRQ_Encoders_BUFF = {0};
 8000936:	f507 734b 	add.w	r3, r7, #812	; 0x32c
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	605a      	str	r2, [r3, #4]
 8000940:	609a      	str	r2, [r3, #8]
 8000942:	60da      	str	r2, [r3, #12]
 8000944:	611a      	str	r2, [r3, #16]
	CAN_Status  IRQ_STATUS_BUFF = {0};
 8000946:	f507 7348 	add.w	r3, r7, #800	; 0x320
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	609a      	str	r2, [r3, #8]


	BLDC_STATUS_Feedback Status = BLDC_STOPPED_WITH_BREAK;
 8000952:	2300      	movs	r3, #0
 8000954:	f887 337d 	strb.w	r3, [r7, #893]	; 0x37d

	float velocity_temp[200] = {0};
 8000958:	f507 7360 	add.w	r3, r7, #896	; 0x380
 800095c:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 8000960:	4618      	mov	r0, r3
 8000962:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000966:	461a      	mov	r2, r3
 8000968:	2100      	movs	r1, #0
 800096a:	f00c f85f 	bl	800ca2c <memset>
	uint32_t last_pos = 0;
 800096e:	2300      	movs	r3, #0
 8000970:	f8c7 3378 	str.w	r3, [r7, #888]	; 0x378
	uint8_t velocity_index = 0;
 8000974:	2300      	movs	r3, #0
 8000976:	f887 3377 	strb.w	r3, [r7, #887]	; 0x377
	float velocity = 0;
 800097a:	f04f 0300 	mov.w	r3, #0
 800097e:	f8c7 3370 	str.w	r3, [r7, #880]	; 0x370

	while(1){
		#ifdef RUNNING_LED_DEBUG2
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
 8000982:	2200      	movs	r2, #0
 8000984:	2140      	movs	r1, #64	; 0x40
 8000986:	483d      	ldr	r0, [pc, #244]	; (8000a7c <BLDC_main+0x2b8>)
 8000988:	f007 f91e 	bl	8007bc8 <HAL_GPIO_WritePin>
		#endif
		//check if flag has been set indicating new current measurements
		while(!Current_Callback_flag);
 800098c:	bf00      	nop
 800098e:	4b35      	ldr	r3, [pc, #212]	; (8000a64 <BLDC_main+0x2a0>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d0fb      	beq.n	800098e <BLDC_main+0x1ca>

		Current_Callback_flag = 0;
 8000996:	4b33      	ldr	r3, [pc, #204]	; (8000a64 <BLDC_main+0x2a0>)
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]

		memcpy(&IRQ_Current_BUFF, &IRQ_Current, sizeof(Current));
 800099c:	4b32      	ldr	r3, [pc, #200]	; (8000a68 <BLDC_main+0x2a4>)
 800099e:	f507 7452 	add.w	r4, r7, #840	; 0x348
 80009a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		memcpy(&IRQ_Voltage_Temp_BUFF, &IRQ_Voltage_Temp, sizeof(Voltage_Temp));
 80009a8:	4a35      	ldr	r2, [pc, #212]	; (8000a80 <BLDC_main+0x2bc>)
 80009aa:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80009ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009b2:	e883 0003 	stmia.w	r3, {r0, r1}
		memcpy(&IRQ_Encoders_BUFF, &IRQ_Encoders, sizeof(Encoders));
 80009b6:	4b33      	ldr	r3, [pc, #204]	; (8000a84 <BLDC_main+0x2c0>)
 80009b8:	f507 744b 	add.w	r4, r7, #812	; 0x32c
 80009bc:	461d      	mov	r5, r3
 80009be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009c2:	682b      	ldr	r3, [r5, #0]
 80009c4:	6023      	str	r3, [r4, #0]
		memcpy(&IRQ_STATUS_BUFF, &IRQ_Status, sizeof(CAN_Status));
 80009c6:	4a30      	ldr	r2, [pc, #192]	; (8000a88 <BLDC_main+0x2c4>)
 80009c8:	f507 7348 	add.w	r3, r7, #800	; 0x320
 80009cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80009ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		IRQ_Current_BUFF.Current_DC -= current_offset;
 80009d2:	f8d7 3358 	ldr.w	r3, [r7, #856]	; 0x358
 80009d6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
 80009da:	1ad3      	subs	r3, r2, r3
 80009dc:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354

		//start calibration
		if(Status == BLDC_STOPPED_WITH_BREAK && IRQ_STATUS_BUFF.status == INPUT_CALIBRATE_ENCODER)Status = BLDC_CALIBRATING_ENCODER;
 80009e0:	f897 337d 	ldrb.w	r3, [r7, #893]	; 0x37d
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d107      	bne.n	80009f8 <BLDC_main+0x234>
 80009e8:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 80009ec:	2b04      	cmp	r3, #4
 80009ee:	d103      	bne.n	80009f8 <BLDC_main+0x234>
 80009f0:	2302      	movs	r3, #2
 80009f2:	f887 337d 	strb.w	r3, [r7, #893]	; 0x37d
 80009f6:	e056      	b.n	8000aa6 <BLDC_main+0x2e2>

		//reset errors
		else if(Status == BLDC_STOPPED_WITH_BREAK && IRQ_STATUS_BUFF.status == INPUT_RESET_ERRORS)error = 0;
 80009f8:	f897 337d 	ldrb.w	r3, [r7, #893]	; 0x37d
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d107      	bne.n	8000a10 <BLDC_main+0x24c>
 8000a00:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8000a04:	2b05      	cmp	r3, #5
 8000a06:	d103      	bne.n	8000a10 <BLDC_main+0x24c>
 8000a08:	4b20      	ldr	r3, [pc, #128]	; (8000a8c <BLDC_main+0x2c8>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	e04a      	b.n	8000aa6 <BLDC_main+0x2e2>

		//start motor when not running
		else if(Status == BLDC_STOPPED_WITH_BREAK && IRQ_STATUS_BUFF.status == INPUT_START)Status = BLDC_RUNNING;
 8000a10:	f897 337d 	ldrb.w	r3, [r7, #893]	; 0x37d
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d107      	bne.n	8000a28 <BLDC_main+0x264>
 8000a18:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d103      	bne.n	8000a28 <BLDC_main+0x264>
 8000a20:	2303      	movs	r3, #3
 8000a22:	f887 337d 	strb.w	r3, [r7, #893]	; 0x37d
 8000a26:	e03e      	b.n	8000aa6 <BLDC_main+0x2e2>

		//stop motor when running
		else if(Status == BLDC_RUNNING && IRQ_STATUS_BUFF.status == INPUT_STOP_WITH_BREAK)Status = BLDC_STOPPED_WITH_BREAK;
 8000a28:	f897 337d 	ldrb.w	r3, [r7, #893]	; 0x37d
 8000a2c:	2b03      	cmp	r3, #3
 8000a2e:	d12f      	bne.n	8000a90 <BLDC_main+0x2cc>
 8000a30:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d12b      	bne.n	8000a90 <BLDC_main+0x2cc>
 8000a38:	2300      	movs	r3, #0
 8000a3a:	f887 337d 	strb.w	r3, [r7, #893]	; 0x37d
 8000a3e:	e032      	b.n	8000aa6 <BLDC_main+0x2e2>
 8000a40:	2000021c 	.word	0x2000021c
 8000a44:	00000000 	.word	0x00000000
 8000a48:	3ba3d70a 	.word	0x3ba3d70a
 8000a4c:	44bb6000 	.word	0x44bb6000
 8000a50:	2000025c 	.word	0x2000025c
 8000a54:	3dcccccd 	.word	0x3dcccccd
 8000a58:	2000029c 	.word	0x2000029c
 8000a5c:	080006bd 	.word	0x080006bd
 8000a60:	0800065d 	.word	0x0800065d
 8000a64:	20000168 	.word	0x20000168
 8000a68:	20000178 	.word	0x20000178
 8000a6c:	51eb851f 	.word	0x51eb851f
 8000a70:	0800069d 	.word	0x0800069d
 8000a74:	080006dd 	.word	0x080006dd
 8000a78:	20000794 	.word	0x20000794
 8000a7c:	48000800 	.word	0x48000800
 8000a80:	20000188 	.word	0x20000188
 8000a84:	20000190 	.word	0x20000190
 8000a88:	200001d0 	.word	0x200001d0
 8000a8c:	20000174 	.word	0x20000174
		else if(Status == BLDC_RUNNING && IRQ_STATUS_BUFF.status == INPUT_STOP_AND_SHUTDOWN)Status = BLDC_STOPPED_AND_SHUTDOWN;
 8000a90:	f897 337d 	ldrb.w	r3, [r7, #893]	; 0x37d
 8000a94:	2b03      	cmp	r3, #3
 8000a96:	d106      	bne.n	8000aa6 <BLDC_main+0x2e2>
 8000a98:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d102      	bne.n	8000aa6 <BLDC_main+0x2e2>
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	f887 337d 	strb.w	r3, [r7, #893]	; 0x37d

		//time keepers
		timing_CAN_feedback++;
 8000aa6:	4bab      	ldr	r3, [pc, #684]	; (8000d54 <BLDC_main+0x590>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	4aa9      	ldr	r2, [pc, #676]	; (8000d54 <BLDC_main+0x590>)
 8000aae:	6013      	str	r3, [r2, #0]
		running_LED_timing++;
 8000ab0:	4ba9      	ldr	r3, [pc, #676]	; (8000d58 <BLDC_main+0x594>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	4aa8      	ldr	r2, [pc, #672]	; (8000d58 <BLDC_main+0x594>)
 8000ab8:	6013      	str	r3, [r2, #0]

		//reset warnings
		uint32_t warning = 0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
		#endif

		LIMITS_t Limit_callback;

		Limit_callback = check_value(&LIMIT_Current, (float)IRQ_Current_BUFF.Current_DC);
 8000ac0:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000ac4:	ee07 3a90 	vmov	s15, r3
 8000ac8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000acc:	eeb0 0a67 	vmov.f32	s0, s15
 8000ad0:	48a2      	ldr	r0, [pc, #648]	; (8000d5c <BLDC_main+0x598>)
 8000ad2:	f7ff fe13 	bl	80006fc <check_value>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
		warning |= (Limit_callback&1)      << 0; //warning
 8000adc:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000ae0:	f003 0301 	and.w	r3, r3, #1
 8000ae4:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
		error   |= ((Limit_callback&2)>>1) << 0; //error
 8000aee:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000af2:	105b      	asrs	r3, r3, #1
 8000af4:	f003 0201 	and.w	r2, r3, #1
 8000af8:	4b99      	ldr	r3, [pc, #612]	; (8000d60 <BLDC_main+0x59c>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	4a98      	ldr	r2, [pc, #608]	; (8000d60 <BLDC_main+0x59c>)
 8000b00:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_Encoder_1, (float)IRQ_Encoders_BUFF.Encoder1_pos);
 8000b02:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
 8000b06:	ee07 3a90 	vmov	s15, r3
 8000b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b0e:	eeb0 0a67 	vmov.f32	s0, s15
 8000b12:	4894      	ldr	r0, [pc, #592]	; (8000d64 <BLDC_main+0x5a0>)
 8000b14:	f7ff fdf2 	bl	80006fc <check_value>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
		warning |= (Limit_callback&1)      << 1; //warning
 8000b1e:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	f003 0302 	and.w	r3, r3, #2
 8000b28:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
		error   |= ((Limit_callback&2)>>1) << 1; //error
 8000b32:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000b36:	f003 0202 	and.w	r2, r3, #2
 8000b3a:	4b89      	ldr	r3, [pc, #548]	; (8000d60 <BLDC_main+0x59c>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	4a87      	ldr	r2, [pc, #540]	; (8000d60 <BLDC_main+0x59c>)
 8000b42:	6013      	str	r3, [r2, #0]

		Limit_callback= check_value(&LIMIT_Encoder_2, (float)IRQ_Encoders_BUFF.Encoder2_pos);
 8000b44:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 8000b48:	ee07 3a90 	vmov	s15, r3
 8000b4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b50:	eeb0 0a67 	vmov.f32	s0, s15
 8000b54:	4884      	ldr	r0, [pc, #528]	; (8000d68 <BLDC_main+0x5a4>)
 8000b56:	f7ff fdd1 	bl	80006fc <check_value>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
		warning |= (Limit_callback&1)      << 2; //warning
 8000b60:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	f003 0304 	and.w	r3, r3, #4
 8000b6a:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
		error   |= ((Limit_callback&2)>>1) << 2; //error
 8000b74:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000b78:	105b      	asrs	r3, r3, #1
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	f003 0204 	and.w	r2, r3, #4
 8000b80:	4b77      	ldr	r3, [pc, #476]	; (8000d60 <BLDC_main+0x59c>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	4a76      	ldr	r2, [pc, #472]	; (8000d60 <BLDC_main+0x59c>)
 8000b88:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_Velocity, (float)IRQ_Encoders_BUFF.Velocity);
 8000b8a:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 8000b8e:	ee07 3a90 	vmov	s15, r3
 8000b92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b96:	eeb0 0a67 	vmov.f32	s0, s15
 8000b9a:	4874      	ldr	r0, [pc, #464]	; (8000d6c <BLDC_main+0x5a8>)
 8000b9c:	f7ff fdae 	bl	80006fc <check_value>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
		warning |= (Limit_callback&1)      << 3; //warning
 8000ba6:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000baa:	00db      	lsls	r3, r3, #3
 8000bac:	f003 0308 	and.w	r3, r3, #8
 8000bb0:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
		error   |= ((Limit_callback&2)>>1) << 3; //error
 8000bba:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000bbe:	105b      	asrs	r3, r3, #1
 8000bc0:	00db      	lsls	r3, r3, #3
 8000bc2:	f003 0208 	and.w	r2, r3, #8
 8000bc6:	4b66      	ldr	r3, [pc, #408]	; (8000d60 <BLDC_main+0x59c>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	4a64      	ldr	r2, [pc, #400]	; (8000d60 <BLDC_main+0x59c>)
 8000bce:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_V_AUX, (float)IRQ_Voltage_Temp_BUFF.V_aux);
 8000bd0:	f8b7 3344 	ldrh.w	r3, [r7, #836]	; 0x344
 8000bd4:	ee07 3a90 	vmov	s15, r3
 8000bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000bdc:	eeb0 0a67 	vmov.f32	s0, s15
 8000be0:	4863      	ldr	r0, [pc, #396]	; (8000d70 <BLDC_main+0x5ac>)
 8000be2:	f7ff fd8b 	bl	80006fc <check_value>
 8000be6:	4603      	mov	r3, r0
 8000be8:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
		warning |= (Limit_callback&1)      << 4; //warning
 8000bec:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000bf0:	011b      	lsls	r3, r3, #4
 8000bf2:	f003 0310 	and.w	r3, r3, #16
 8000bf6:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
		error   |= ((Limit_callback&2)>>1) << 4; //error
 8000c00:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000c04:	105b      	asrs	r3, r3, #1
 8000c06:	011b      	lsls	r3, r3, #4
 8000c08:	f003 0210 	and.w	r2, r3, #16
 8000c0c:	4b54      	ldr	r3, [pc, #336]	; (8000d60 <BLDC_main+0x59c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4313      	orrs	r3, r2
 8000c12:	4a53      	ldr	r2, [pc, #332]	; (8000d60 <BLDC_main+0x59c>)
 8000c14:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_V_BAT, (float)IRQ_Voltage_Temp_BUFF.V_Bat);
 8000c16:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
 8000c1a:	ee07 3a90 	vmov	s15, r3
 8000c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c22:	eeb0 0a67 	vmov.f32	s0, s15
 8000c26:	4853      	ldr	r0, [pc, #332]	; (8000d74 <BLDC_main+0x5b0>)
 8000c28:	f7ff fd68 	bl	80006fc <check_value>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
		warning |= (Limit_callback&1)      << 5; //warning
 8000c32:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000c36:	015b      	lsls	r3, r3, #5
 8000c38:	f003 0320 	and.w	r3, r3, #32
 8000c3c:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 8000c40:	4313      	orrs	r3, r2
 8000c42:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
		error   |= ((Limit_callback&2)>>1) << 5; //error
 8000c46:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000c4a:	105b      	asrs	r3, r3, #1
 8000c4c:	015b      	lsls	r3, r3, #5
 8000c4e:	f003 0220 	and.w	r2, r3, #32
 8000c52:	4b43      	ldr	r3, [pc, #268]	; (8000d60 <BLDC_main+0x59c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	4a41      	ldr	r2, [pc, #260]	; (8000d60 <BLDC_main+0x59c>)
 8000c5a:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_temp, (float)IRQ_Voltage_Temp_BUFF.Temp_NTC1);
 8000c5c:	f997 3346 	ldrsb.w	r3, [r7, #838]	; 0x346
 8000c60:	ee07 3a90 	vmov	s15, r3
 8000c64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c68:	eeb0 0a67 	vmov.f32	s0, s15
 8000c6c:	4842      	ldr	r0, [pc, #264]	; (8000d78 <BLDC_main+0x5b4>)
 8000c6e:	f7ff fd45 	bl	80006fc <check_value>
 8000c72:	4603      	mov	r3, r0
 8000c74:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
		warning |= (Limit_callback&1)      << 6; //warning
 8000c78:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000c7c:	019b      	lsls	r3, r3, #6
 8000c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c82:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 8000c86:	4313      	orrs	r3, r2
 8000c88:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
		error   |= ((Limit_callback&2)>>1) << 6; //error
 8000c8c:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000c90:	105b      	asrs	r3, r3, #1
 8000c92:	019b      	lsls	r3, r3, #6
 8000c94:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8000c98:	4b31      	ldr	r3, [pc, #196]	; (8000d60 <BLDC_main+0x59c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	4a30      	ldr	r2, [pc, #192]	; (8000d60 <BLDC_main+0x59c>)
 8000ca0:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_temp, (float)IRQ_Voltage_Temp_BUFF.Temp_NTC2);
 8000ca2:	f997 3347 	ldrsb.w	r3, [r7, #839]	; 0x347
 8000ca6:	ee07 3a90 	vmov	s15, r3
 8000caa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cae:	eeb0 0a67 	vmov.f32	s0, s15
 8000cb2:	4831      	ldr	r0, [pc, #196]	; (8000d78 <BLDC_main+0x5b4>)
 8000cb4:	f7ff fd22 	bl	80006fc <check_value>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
		warning |= (Limit_callback&1)      << 7; //warning
 8000cbe:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000cc2:	01db      	lsls	r3, r3, #7
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
		error   |= ((Limit_callback&2)>>1) << 7; //error
 8000cd0:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8000cd4:	105b      	asrs	r3, r3, #1
 8000cd6:	01db      	lsls	r3, r3, #7
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	4b21      	ldr	r3, [pc, #132]	; (8000d60 <BLDC_main+0x59c>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	4a1f      	ldr	r2, [pc, #124]	; (8000d60 <BLDC_main+0x59c>)
 8000ce2:	6013      	str	r3, [r2, #0]

		//-------------------RUN FIR FILTER---------------------
		float test = Update_FIR_filter((float)(IRQ_Current_BUFF.Current_DC));
 8000ce4:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000ce8:	ee07 3a90 	vmov	s15, r3
 8000cec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cf0:	eeb0 0a67 	vmov.f32	s0, s15
 8000cf4:	f7ff fc6a 	bl	80005cc <Update_FIR_filter>
 8000cf8:	ed87 0ad8 	vstr	s0, [r7, #864]	; 0x360

		//-------------------calculate velocity------------------
		velocity_temp[velocity_index] = (IRQ_Encoders_BUFF.Encoder1_pos - last_pos);
 8000cfc:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
 8000d00:	f8d7 3378 	ldr.w	r3, [r7, #888]	; 0x378
 8000d04:	1ad2      	subs	r2, r2, r3
 8000d06:	f897 3377 	ldrb.w	r3, [r7, #887]	; 0x377
 8000d0a:	ee07 2a90 	vmov	s15, r2
 8000d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d12:	f507 7260 	add.w	r2, r7, #896	; 0x380
 8000d16:	f5a2 7260 	sub.w	r2, r2, #896	; 0x380
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	4413      	add	r3, r2
 8000d1e:	edc3 7a00 	vstr	s15, [r3]
		last_pos = IRQ_Encoders_BUFF.Encoder1_pos;
 8000d22:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
 8000d26:	f8c7 3378 	str.w	r3, [r7, #888]	; 0x378
		velocity_index++;
 8000d2a:	f897 3377 	ldrb.w	r3, [r7, #887]	; 0x377
 8000d2e:	3301      	adds	r3, #1
 8000d30:	f887 3377 	strb.w	r3, [r7, #887]	; 0x377
		velocity_index = velocity_index % 200;
 8000d34:	f897 3377 	ldrb.w	r3, [r7, #887]	; 0x377
 8000d38:	4a10      	ldr	r2, [pc, #64]	; (8000d7c <BLDC_main+0x5b8>)
 8000d3a:	fba2 1203 	umull	r1, r2, r2, r3
 8000d3e:	0992      	lsrs	r2, r2, #6
 8000d40:	21c8      	movs	r1, #200	; 0xc8
 8000d42:	fb01 f202 	mul.w	r2, r1, r2
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	f887 3377 	strb.w	r3, [r7, #887]	; 0x377
		for(int i = 0; i > 200; i++){
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8000d52:	e02a      	b.n	8000daa <BLDC_main+0x5e6>
 8000d54:	2000016c 	.word	0x2000016c
 8000d58:	20000170 	.word	0x20000170
 8000d5c:	200000b8 	.word	0x200000b8
 8000d60:	20000174 	.word	0x20000174
 8000d64:	20000028 	.word	0x20000028
 8000d68:	20000040 	.word	0x20000040
 8000d6c:	200000d0 	.word	0x200000d0
 8000d70:	20000070 	.word	0x20000070
 8000d74:	20000058 	.word	0x20000058
 8000d78:	20000088 	.word	0x20000088
 8000d7c:	51eb851f 	.word	0x51eb851f
			velocity += velocity_temp[i];
 8000d80:	f507 7360 	add.w	r3, r7, #896	; 0x380
 8000d84:	f5a3 7260 	sub.w	r2, r3, #896	; 0x380
 8000d88:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	edd3 7a00 	vldr	s15, [r3]
 8000d94:	ed97 7adc 	vldr	s14, [r7, #880]	; 0x370
 8000d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d9c:	edc7 7adc 	vstr	s15, [r7, #880]	; 0x370
		for(int i = 0; i > 200; i++){
 8000da0:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8000da4:	3301      	adds	r3, #1
 8000da6:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8000daa:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8000dae:	2bc8      	cmp	r3, #200	; 0xc8
 8000db0:	dce6      	bgt.n	8000d80 <BLDC_main+0x5bc>
		#ifdef RUNNING_LED_DEBUG
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
		#endif

		Angle_PID.Input = (float)IRQ_Encoders_BUFF.Calculated_pos;
 8000db2:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 8000db6:	ee07 3a90 	vmov	s15, r3
 8000dba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dbe:	4b9b      	ldr	r3, [pc, #620]	; (800102c <BLDC_main+0x868>)
 8000dc0:	edc3 7a00 	vstr	s15, [r3]
		Velocity_PID.Input = (float)IRQ_Encoders_BUFF.Velocity;
 8000dc4:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 8000dc8:	ee07 3a90 	vmov	s15, r3
 8000dcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dd0:	4b97      	ldr	r3, [pc, #604]	; (8001030 <BLDC_main+0x86c>)
 8000dd2:	edc3 7a00 	vstr	s15, [r3]
		Current_PID.Input = test;
 8000dd6:	4a97      	ldr	r2, [pc, #604]	; (8001034 <BLDC_main+0x870>)
 8000dd8:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8000ddc:	6013      	str	r3, [r2, #0]

		Angle_PID.Setpoint = Limit(&LIMIT_Encoder_2, IRQ_STATUS_BUFF.setpoint);
 8000dde:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 8000de2:	ee07 3a90 	vmov	s15, r3
 8000de6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dea:	eeb0 0a67 	vmov.f32	s0, s15
 8000dee:	4892      	ldr	r0, [pc, #584]	; (8001038 <BLDC_main+0x874>)
 8000df0:	f7ff fcbd 	bl	800076e <Limit>
 8000df4:	eef0 7a40 	vmov.f32	s15, s0
 8000df8:	4b8c      	ldr	r3, [pc, #560]	; (800102c <BLDC_main+0x868>)
 8000dfa:	edc3 7a02 	vstr	s15, [r3, #8]
		Compute(&Angle_PID);
 8000dfe:	488b      	ldr	r0, [pc, #556]	; (800102c <BLDC_main+0x868>)
 8000e00:	f000 fca0 	bl	8001744 <Compute>

		Velocity_PID.Setpoint =  Limit(&LIMIT_Velocity, Angle_PID.Output);
 8000e04:	4b89      	ldr	r3, [pc, #548]	; (800102c <BLDC_main+0x868>)
 8000e06:	edd3 7a01 	vldr	s15, [r3, #4]
 8000e0a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e0e:	488b      	ldr	r0, [pc, #556]	; (800103c <BLDC_main+0x878>)
 8000e10:	f7ff fcad 	bl	800076e <Limit>
 8000e14:	eef0 7a40 	vmov.f32	s15, s0
 8000e18:	4b85      	ldr	r3, [pc, #532]	; (8001030 <BLDC_main+0x86c>)
 8000e1a:	edc3 7a02 	vstr	s15, [r3, #8]
		Compute(&Velocity_PID);
 8000e1e:	4884      	ldr	r0, [pc, #528]	; (8001030 <BLDC_main+0x86c>)
 8000e20:	f000 fc90 	bl	8001744 <Compute>

		int8_t direction = -1;
 8000e24:	23ff      	movs	r3, #255	; 0xff
 8000e26:	f887 335f 	strb.w	r3, [r7, #863]	; 0x35f
		#ifndef ZERO_GRAVITY
//		if(IRQ_Voltage_Temp_BUFF.V_Bat > 10000)SetMode(&Current_PID,  AUTOMATIC);//Limit(&LIMIT_Current, Velocity_PID.Output);
//		else SetMode(&Current_PID,  MANUAL);
		Current_PID.Setpoint = 1000;
 8000e2a:	4b82      	ldr	r3, [pc, #520]	; (8001034 <BLDC_main+0x870>)
 8000e2c:	4a84      	ldr	r2, [pc, #528]	; (8001040 <BLDC_main+0x87c>)
 8000e2e:	609a      	str	r2, [r3, #8]
		Current_PID.Setpoint = weight*(fast_sin_2((abs)((float)IRQ_Encoders_BUFF.Encoder1_pos)/1000));
		if(IRQ_Encoders_BUFF.Encoder1_pos > 180000) direction = -1;
		else direction = 1;
		#endif

		Compute(&Current_PID);
 8000e30:	4880      	ldr	r0, [pc, #512]	; (8001034 <BLDC_main+0x870>)
 8000e32:	f000 fc87 	bl	8001744 <Compute>
		#ifdef RUNNING_LED_DEBUG
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
		#endif

		if(error){
 8000e36:	4b83      	ldr	r3, [pc, #524]	; (8001044 <BLDC_main+0x880>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d005      	beq.n	8000e4a <BLDC_main+0x686>
			Status = BLDC_STOPPED_WITH_BREAK;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	f887 337d 	strb.w	r3, [r7, #893]	; 0x37d
			shutoff();
 8000e44:	f000 faea 	bl	800141c <shutoff>
 8000e48:	e05d      	b.n	8000f06 <BLDC_main+0x742>
		}
		else if (Status == BLDC_STOPPED_AND_SHUTDOWN){
 8000e4a:	f897 337d 	ldrb.w	r3, [r7, #893]	; 0x37d
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d104      	bne.n	8000e5c <BLDC_main+0x698>
			shutoff();
 8000e52:	f000 fae3 	bl	800141c <shutoff>
			shutdown();
 8000e56:	f000 faf3 	bl	8001440 <shutdown>
 8000e5a:	e054      	b.n	8000f06 <BLDC_main+0x742>
		}
		else if (Status == BLDC_STOPPED_WITH_BREAK){
 8000e5c:	f897 337d 	ldrb.w	r3, [r7, #893]	; 0x37d
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d11b      	bne.n	8000e9c <BLDC_main+0x6d8>
			//shutoff();
			//inverter(0, (uint16_t)Limit(&LIMIT_V_motor, Current_PID.Output));
			//inverter(mech_to_el_deg(IRQ_Encoders_BUFF.Encoder1_pos, offset)+(direction*90), (uint16_t)Limit(&LIMIT_V_motor, Current_PID.Output));
			inverter(mech_to_el_deg(IRQ_Encoders_BUFF.Encoder1_pos, offset)+(direction*90), 400);
 8000e64:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
 8000e68:	4977      	ldr	r1, [pc, #476]	; (8001048 <BLDC_main+0x884>)
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 f8fa 	bl	8001064 <mech_to_el_deg>
 8000e70:	4603      	mov	r3, r0
 8000e72:	b29a      	uxth	r2, r3
 8000e74:	f997 335f 	ldrsb.w	r3, [r7, #863]	; 0x35f
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	0049      	lsls	r1, r1, #1
 8000e7e:	440b      	add	r3, r1
 8000e80:	4619      	mov	r1, r3
 8000e82:	0109      	lsls	r1, r1, #4
 8000e84:	1acb      	subs	r3, r1, r3
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	4413      	add	r3, r2
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	b21b      	sxth	r3, r3
 8000e90:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8000e94:	4618      	mov	r0, r3
 8000e96:	f000 f96f 	bl	8001178 <inverter>
 8000e9a:	e034      	b.n	8000f06 <BLDC_main+0x742>
			//inverter(mech_to_el_deg(IRQ_Encoders_BUFF.Encoder1_pos, offset)+(1*90), (uint16_t)Limit(&LIMIT_V_motor, Current_PID.Output));
		}
		else if (Status == BLDC_RUNNING){
 8000e9c:	f897 337d 	ldrb.w	r3, [r7, #893]	; 0x37d
 8000ea0:	2b03      	cmp	r3, #3
 8000ea2:	d129      	bne.n	8000ef8 <BLDC_main+0x734>
			inverter(mech_to_el_deg(IRQ_Encoders_BUFF.Encoder1_pos, offset)+(direction*90), (uint16_t)Limit(&LIMIT_V_motor, Current_PID.Output));
 8000ea4:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
 8000ea8:	4967      	ldr	r1, [pc, #412]	; (8001048 <BLDC_main+0x884>)
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 f8da 	bl	8001064 <mech_to_el_deg>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	b29a      	uxth	r2, r3
 8000eb4:	f997 335f 	ldrsb.w	r3, [r7, #863]	; 0x35f
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	4619      	mov	r1, r3
 8000ebc:	0049      	lsls	r1, r1, #1
 8000ebe:	440b      	add	r3, r1
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	0109      	lsls	r1, r1, #4
 8000ec4:	1acb      	subs	r3, r1, r3
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	4413      	add	r3, r2
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	b21c      	sxth	r4, r3
 8000ed0:	4b58      	ldr	r3, [pc, #352]	; (8001034 <BLDC_main+0x870>)
 8000ed2:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ed6:	eeb0 0a67 	vmov.f32	s0, s15
 8000eda:	485c      	ldr	r0, [pc, #368]	; (800104c <BLDC_main+0x888>)
 8000edc:	f7ff fc47 	bl	800076e <Limit>
 8000ee0:	eef0 7a40 	vmov.f32	s15, s0
 8000ee4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ee8:	ee17 3a90 	vmov	r3, s15
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4620      	mov	r0, r4
 8000ef2:	f000 f941 	bl	8001178 <inverter>
 8000ef6:	e006      	b.n	8000f06 <BLDC_main+0x742>
		}
		else if (Status == BLDC_CALIBRATING_ENCODER){
 8000ef8:	f897 337d 	ldrb.w	r3, [r7, #893]	; 0x37d
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d102      	bne.n	8000f06 <BLDC_main+0x742>
			//inverter(0, (uint16_t)Limit(&LIMIT_V_motor, Velocity_PID.Output));
			Status = BLDC_STOPPED_WITH_BREAK;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f887 337d 	strb.w	r3, [r7, #893]	; 0x37d
		#ifdef RUNNING_LED_DEBUG
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
		#endif

		if(timing_CAN_feedback >= LOOP_FREQ_KHZ*5){ //every 5ms
 8000f06:	4b52      	ldr	r3, [pc, #328]	; (8001050 <BLDC_main+0x88c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	2b95      	cmp	r3, #149	; 0x95
 8000f0c:	d95f      	bls.n	8000fce <BLDC_main+0x80a>
			timing_CAN_feedback = 0;
 8000f0e:	4b50      	ldr	r3, [pc, #320]	; (8001050 <BLDC_main+0x88c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
			Feedback.Status_warning = warning;
 8000f14:	4a4f      	ldr	r2, [pc, #316]	; (8001054 <BLDC_main+0x890>)
 8000f16:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8000f1a:	6053      	str	r3, [r2, #4]
			Feedback.Status_faults = error;
 8000f1c:	4b49      	ldr	r3, [pc, #292]	; (8001044 <BLDC_main+0x880>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a4c      	ldr	r2, [pc, #304]	; (8001054 <BLDC_main+0x890>)
 8000f22:	6093      	str	r3, [r2, #8]
			Feedback.Status_setpoint = IRQ_STATUS_BUFF.setpoint;
 8000f24:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 8000f28:	4a4a      	ldr	r2, [pc, #296]	; (8001054 <BLDC_main+0x890>)
 8000f2a:	60d3      	str	r3, [r2, #12]
			Feedback.Status_mode = Status;
 8000f2c:	f897 337d 	ldrb.w	r3, [r7, #893]	; 0x37d
 8000f30:	4a48      	ldr	r2, [pc, #288]	; (8001054 <BLDC_main+0x890>)
 8000f32:	6013      	str	r3, [r2, #0]

			Feedback.Current_DC = IRQ_Current_BUFF.Current_DC;
 8000f34:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4b46      	ldr	r3, [pc, #280]	; (8001054 <BLDC_main+0x890>)
 8000f3c:	62da      	str	r2, [r3, #44]	; 0x2c
			Feedback.Current_M1 = IRQ_Current_BUFF.Current_M1;
 8000f3e:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
 8000f42:	4a44      	ldr	r2, [pc, #272]	; (8001054 <BLDC_main+0x890>)
 8000f44:	6213      	str	r3, [r2, #32]
			Feedback.Current_M2 = IRQ_Current_BUFF.Current_M2;
 8000f46:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000f4a:	4a42      	ldr	r2, [pc, #264]	; (8001054 <BLDC_main+0x890>)
 8000f4c:	6253      	str	r3, [r2, #36]	; 0x24
			Feedback.Current_M3 = IRQ_Current_BUFF.Current_M3;
 8000f4e:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8000f52:	4a40      	ldr	r2, [pc, #256]	; (8001054 <BLDC_main+0x890>)
 8000f54:	6293      	str	r3, [r2, #40]	; 0x28

			Feedback.Voltage_AUX = IRQ_Voltage_Temp_BUFF.V_aux;
 8000f56:	f8b7 3344 	ldrh.w	r3, [r7, #836]	; 0x344
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	4b3d      	ldr	r3, [pc, #244]	; (8001054 <BLDC_main+0x890>)
 8000f5e:	63da      	str	r2, [r3, #60]	; 0x3c
			Feedback.Voltage_BAT = IRQ_Voltage_Temp_BUFF.V_Bat;
 8000f60:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
 8000f64:	4a3b      	ldr	r2, [pc, #236]	; (8001054 <BLDC_main+0x890>)
 8000f66:	6393      	str	r3, [r2, #56]	; 0x38
			Feedback.Temp_NTC1 = IRQ_Voltage_Temp_BUFF.Temp_NTC1;
 8000f68:	f997 3346 	ldrsb.w	r3, [r7, #838]	; 0x346
 8000f6c:	b21a      	sxth	r2, r3
 8000f6e:	4b39      	ldr	r3, [pc, #228]	; (8001054 <BLDC_main+0x890>)
 8000f70:	861a      	strh	r2, [r3, #48]	; 0x30
			Feedback.Temp_NTC2 = IRQ_Voltage_Temp_BUFF.Temp_NTC2;
 8000f72:	f997 3347 	ldrsb.w	r3, [r7, #839]	; 0x347
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	4b36      	ldr	r3, [pc, #216]	; (8001054 <BLDC_main+0x890>)
 8000f7a:	865a      	strh	r2, [r3, #50]	; 0x32

			Feedback.Position_Encoder1_pos = IRQ_Encoders_BUFF.Encoder1_pos;
 8000f7c:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
 8000f80:	4a34      	ldr	r2, [pc, #208]	; (8001054 <BLDC_main+0x890>)
 8000f82:	6113      	str	r3, [r2, #16]
			Feedback.Position_Encoder2_pos = IRQ_Encoders_BUFF.Encoder2_pos;
 8000f84:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 8000f88:	4a32      	ldr	r2, [pc, #200]	; (8001054 <BLDC_main+0x890>)
 8000f8a:	6153      	str	r3, [r2, #20]
//			Feedback.Position_Calculated_pos = IRQ_Encoders_BUFF.Calculated_pos;
			Feedback.Position_Calculated_pos = mech_to_el_deg(IRQ_Encoders_BUFF.Encoder1_pos, offset);
 8000f8c:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
 8000f90:	492d      	ldr	r1, [pc, #180]	; (8001048 <BLDC_main+0x884>)
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 f866 	bl	8001064 <mech_to_el_deg>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	4b2d      	ldr	r3, [pc, #180]	; (8001054 <BLDC_main+0x890>)
 8000f9e:	619a      	str	r2, [r3, #24]
			Feedback.Position_Velocity = IRQ_Encoders_BUFF.Velocity;
 8000fa0:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 8000fa4:	4a2b      	ldr	r2, [pc, #172]	; (8001054 <BLDC_main+0x890>)
 8000fa6:	61d3      	str	r3, [r2, #28]
//			Feedback.Position_Velocity = (int32_t)velocity;
			FDCAN_sendData(&hfdcan1, (CAN_FEEDBACK_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (uint8_t*)&Feedback);
 8000fa8:	4a2a      	ldr	r2, [pc, #168]	; (8001054 <BLDC_main+0x890>)
 8000faa:	f240 4136 	movw	r1, #1078	; 0x436
 8000fae:	482a      	ldr	r0, [pc, #168]	; (8001058 <BLDC_main+0x894>)
 8000fb0:	f001 fb06 	bl	80025c0 <FDCAN_sendData>

			//-----------------PRINTF DEBUGGING-------------------
			//will print same info as on CAN-BUS
			#ifdef PRINT_DEBUG
			PrintServerPrintf(
 8000fb4:	4b27      	ldr	r3, [pc, #156]	; (8001054 <BLDC_main+0x890>)
 8000fb6:	6919      	ldr	r1, [r3, #16]
 8000fb8:	4b26      	ldr	r3, [pc, #152]	; (8001054 <BLDC_main+0x890>)
 8000fba:	695a      	ldr	r2, [r3, #20]
 8000fbc:	4b25      	ldr	r3, [pc, #148]	; (8001054 <BLDC_main+0x890>)
 8000fbe:	6998      	ldr	r0, [r3, #24]
 8000fc0:	4b24      	ldr	r3, [pc, #144]	; (8001054 <BLDC_main+0x890>)
 8000fc2:	69db      	ldr	r3, [r3, #28]
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	4824      	ldr	r0, [pc, #144]	; (800105c <BLDC_main+0x898>)
 8000fca:	f000 fe19 	bl	8001c00 <PrintServerPrintf>
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
		#endif

		//----------------set status LEDs---------------------
		if(error)HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 1);
 8000fce:	4b1d      	ldr	r3, [pc, #116]	; (8001044 <BLDC_main+0x880>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d007      	beq.n	8000fe6 <BLDC_main+0x822>
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe0:	f006 fdf2 	bl	8007bc8 <HAL_GPIO_WritePin>
 8000fe4:	e006      	b.n	8000ff4 <BLDC_main+0x830>
		else HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 0);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ff0:	f006 fdea 	bl	8007bc8 <HAL_GPIO_WritePin>
		if(warning)HAL_GPIO_WritePin(WARNING_LED_GPIO_Port, WARNING_LED_Pin, 1);
 8000ff4:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d005      	beq.n	8001008 <BLDC_main+0x844>
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	2180      	movs	r1, #128	; 0x80
 8001000:	4817      	ldr	r0, [pc, #92]	; (8001060 <BLDC_main+0x89c>)
 8001002:	f006 fde1 	bl	8007bc8 <HAL_GPIO_WritePin>
 8001006:	e004      	b.n	8001012 <BLDC_main+0x84e>
		else HAL_GPIO_WritePin(WARNING_LED_GPIO_Port, WARNING_LED_Pin, 0);
 8001008:	2200      	movs	r2, #0
 800100a:	2180      	movs	r1, #128	; 0x80
 800100c:	4814      	ldr	r0, [pc, #80]	; (8001060 <BLDC_main+0x89c>)
 800100e:	f006 fddb 	bl	8007bc8 <HAL_GPIO_WritePin>
		#endif
		#endif

		//-----------------update dac---------------------------
		#ifdef DAC_DEBUG
		dac_value(Current_PID.Output);
 8001012:	4b08      	ldr	r3, [pc, #32]	; (8001034 <BLDC_main+0x870>)
 8001014:	edd3 7a01 	vldr	s15, [r3, #4]
 8001018:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800101c:	ee17 3a90 	vmov	r3, s15
 8001020:	b29b      	uxth	r3, r3
 8001022:	4618      	mov	r0, r3
 8001024:	f001 fa56 	bl	80024d4 <dac_value>
	while(1){
 8001028:	e4ab      	b.n	8000982 <BLDC_main+0x1be>
 800102a:	bf00      	nop
 800102c:	2000029c 	.word	0x2000029c
 8001030:	2000025c 	.word	0x2000025c
 8001034:	2000021c 	.word	0x2000021c
 8001038:	20000040 	.word	0x20000040
 800103c:	200000d0 	.word	0x200000d0
 8001040:	447a0000 	.word	0x447a0000
 8001044:	20000174 	.word	0x20000174
 8001048:	0004c9c8 	.word	0x0004c9c8
 800104c:	200000a0 	.word	0x200000a0
 8001050:	2000016c 	.word	0x2000016c
 8001054:	200001dc 	.word	0x200001dc
 8001058:	20000794 	.word	0x20000794
 800105c:	0800d34c 	.word	0x0800d34c
 8001060:	48000800 	.word	0x48000800

08001064 <mech_to_el_deg>:
		#endif
	}
}

int16_t mech_to_el_deg(int32_t angle_deg, int32_t offset_deg){
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
	//return (int16_t)((int32_t)((int32_t)(((int32_t)((int32_t)angle_deg)-offset_deg)%deg_pr_pole))/(deg_pr_pole/360));
	return (int16_t)((abs(((angle_deg)-offset_deg+360000)%(deg_pr_pole)))/(1000/17))%360;
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	1ad3      	subs	r3, r2, r3
 8001074:	f503 23af 	add.w	r3, r3, #358400	; 0x57800
 8001078:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800107c:	4a15      	ldr	r2, [pc, #84]	; (80010d4 <mech_to_el_deg+0x70>)
 800107e:	fb82 1203 	smull	r1, r2, r2, r3
 8001082:	441a      	add	r2, r3
 8001084:	1391      	asrs	r1, r2, #14
 8001086:	17da      	asrs	r2, r3, #31
 8001088:	1a8a      	subs	r2, r1, r2
 800108a:	f245 21b8 	movw	r1, #21176	; 0x52b8
 800108e:	fb01 f202 	mul.w	r2, r1, r2
 8001092:	1a9a      	subs	r2, r3, r2
 8001094:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
 8001098:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 800109c:	4a0e      	ldr	r2, [pc, #56]	; (80010d8 <mech_to_el_deg+0x74>)
 800109e:	fb82 1203 	smull	r1, r2, r2, r3
 80010a2:	441a      	add	r2, r3
 80010a4:	1152      	asrs	r2, r2, #5
 80010a6:	17db      	asrs	r3, r3, #31
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	b21b      	sxth	r3, r3
 80010ac:	4a0b      	ldr	r2, [pc, #44]	; (80010dc <mech_to_el_deg+0x78>)
 80010ae:	fb82 1203 	smull	r1, r2, r2, r3
 80010b2:	441a      	add	r2, r3
 80010b4:	1211      	asrs	r1, r2, #8
 80010b6:	17da      	asrs	r2, r3, #31
 80010b8:	1a8a      	subs	r2, r1, r2
 80010ba:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80010be:	fb01 f202 	mul.w	r2, r1, r2
 80010c2:	1a9b      	subs	r3, r3, r2
 80010c4:	b21b      	sxth	r3, r3
//	return (int16_t)((((int32_t)((int32_t)19400)-offset_deg)%(deg_pr_pole))/(1000/17));
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	c6119a11 	.word	0xc6119a11
 80010d8:	8d3dcb09 	.word	0x8d3dcb09
 80010dc:	b60b60b7 	.word	0xb60b60b7

080010e0 <CTRL_init_PWM>:

//PWM setup
#define duty_max 1499
#define pi 3.1415926535

void CTRL_init_PWM(void){
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) Error_Handler(); //error
 80010e4:	2100      	movs	r1, #0
 80010e6:	4821      	ldr	r0, [pc, #132]	; (800116c <CTRL_init_PWM+0x8c>)
 80010e8:	f008 fce8 	bl	8009abc <HAL_TIM_PWM_Start>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <CTRL_init_PWM+0x16>
 80010f2:	f002 f833 	bl	800315c <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) Error_Handler(); //error
 80010f6:	2100      	movs	r1, #0
 80010f8:	481c      	ldr	r0, [pc, #112]	; (800116c <CTRL_init_PWM+0x8c>)
 80010fa:	f009 fe73 	bl	800ade4 <HAL_TIMEx_PWMN_Start>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <CTRL_init_PWM+0x28>
 8001104:	f002 f82a 	bl	800315c <Error_Handler>

	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) Error_Handler(); //error
 8001108:	2104      	movs	r1, #4
 800110a:	4818      	ldr	r0, [pc, #96]	; (800116c <CTRL_init_PWM+0x8c>)
 800110c:	f008 fcd6 	bl	8009abc <HAL_TIM_PWM_Start>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <CTRL_init_PWM+0x3a>
 8001116:	f002 f821 	bl	800315c <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) Error_Handler(); //error
 800111a:	2104      	movs	r1, #4
 800111c:	4813      	ldr	r0, [pc, #76]	; (800116c <CTRL_init_PWM+0x8c>)
 800111e:	f009 fe61 	bl	800ade4 <HAL_TIMEx_PWMN_Start>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <CTRL_init_PWM+0x4c>
 8001128:	f002 f818 	bl	800315c <Error_Handler>

	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) Error_Handler(); //error
 800112c:	2108      	movs	r1, #8
 800112e:	480f      	ldr	r0, [pc, #60]	; (800116c <CTRL_init_PWM+0x8c>)
 8001130:	f008 fcc4 	bl	8009abc <HAL_TIM_PWM_Start>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <CTRL_init_PWM+0x5e>
 800113a:	f002 f80f 	bl	800315c <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) Error_Handler(); //error
 800113e:	2108      	movs	r1, #8
 8001140:	480a      	ldr	r0, [pc, #40]	; (800116c <CTRL_init_PWM+0x8c>)
 8001142:	f009 fe4f 	bl	800ade4 <HAL_TIMEx_PWMN_Start>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <CTRL_init_PWM+0x70>
 800114c:	f002 f806 	bl	800315c <Error_Handler>

	TIM1->CCR1 = 0;
 8001150:	4b07      	ldr	r3, [pc, #28]	; (8001170 <CTRL_init_PWM+0x90>)
 8001152:	2200      	movs	r2, #0
 8001154:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <CTRL_init_PWM+0x90>)
 8001158:	2200      	movs	r2, #0
 800115a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 800115c:	4b04      	ldr	r3, [pc, #16]	; (8001170 <CTRL_init_PWM+0x90>)
 800115e:	2200      	movs	r2, #0
 8001160:	63da      	str	r2, [r3, #60]	; 0x3c

	HAL_TIM_Base_Start_IT(&htim3);
 8001162:	4804      	ldr	r0, [pc, #16]	; (8001174 <CTRL_init_PWM+0x94>)
 8001164:	f008 fbde 	bl	8009924 <HAL_TIM_Base_Start_IT>
}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000a7c 	.word	0x20000a7c
 8001170:	40012c00 	.word	0x40012c00
 8001174:	20000ac8 	.word	0x20000ac8

08001178 <inverter>:
//sin()  4(180  ) 40500  (180  );
//float _sin(float deg){
//	return (4*deg*(180-deg)/(40500 - deg*(180-deg)));
//}

void inverter(int16_t angle, uint16_t voltage){
 8001178:	b480      	push	{r7}
 800117a:	b089      	sub	sp, #36	; 0x24
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	460a      	mov	r2, r1
 8001182:	80fb      	strh	r3, [r7, #6]
 8001184:	4613      	mov	r3, r2
 8001186:	80bb      	strh	r3, [r7, #4]
	angle = (angle+360*2)%360;
 8001188:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800118c:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 8001190:	4a9c      	ldr	r2, [pc, #624]	; (8001404 <inverter+0x28c>)
 8001192:	fb82 1203 	smull	r1, r2, r2, r3
 8001196:	441a      	add	r2, r3
 8001198:	1211      	asrs	r1, r2, #8
 800119a:	17da      	asrs	r2, r3, #31
 800119c:	1a8a      	subs	r2, r1, r2
 800119e:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80011a2:	fb01 f202 	mul.w	r2, r1, r2
 80011a6:	1a9a      	subs	r2, r3, r2
 80011a8:	4613      	mov	r3, r2
 80011aa:	80fb      	strh	r3, [r7, #6]
	angle = (360 - angle);
 80011ac:	88fb      	ldrh	r3, [r7, #6]
 80011ae:	f5c3 73b4 	rsb	r3, r3, #360	; 0x168
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	80fb      	strh	r3, [r7, #6]
	angle = angle%360;
 80011b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ba:	4a92      	ldr	r2, [pc, #584]	; (8001404 <inverter+0x28c>)
 80011bc:	fb82 1203 	smull	r1, r2, r2, r3
 80011c0:	441a      	add	r2, r3
 80011c2:	1211      	asrs	r1, r2, #8
 80011c4:	17da      	asrs	r2, r3, #31
 80011c6:	1a8a      	subs	r2, r1, r2
 80011c8:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80011cc:	fb01 f202 	mul.w	r2, r1, r2
 80011d0:	1a9b      	subs	r3, r3, r2
 80011d2:	80fb      	strh	r3, [r7, #6]
	uint32_t compare_M1 = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61fb      	str	r3, [r7, #28]
	uint32_t compare_M2 = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	61bb      	str	r3, [r7, #24]
	uint32_t compare_M3 = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]

	float deg = (float)(angle%60);
 80011e0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011e4:	4b88      	ldr	r3, [pc, #544]	; (8001408 <inverter+0x290>)
 80011e6:	fb83 1302 	smull	r1, r3, r3, r2
 80011ea:	4413      	add	r3, r2
 80011ec:	1159      	asrs	r1, r3, #5
 80011ee:	17d3      	asrs	r3, r2, #31
 80011f0:	1ac9      	subs	r1, r1, r3
 80011f2:	460b      	mov	r3, r1
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	1a5b      	subs	r3, r3, r1
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	b21b      	sxth	r3, r3
 80011fe:	ee07 3a90 	vmov	s15, r3
 8001202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001206:	edc7 7a04 	vstr	s15, [r7, #16]
	//uint32_t T1 = (uint32_t )(duty_max*duty*((240-4*deg)*(120-deg)/(40500 - (60-deg)*(120-deg))) ); //*pi/180
	uint16_t T1 = (uint16_t)(voltage*(float)( 4*(60-deg)*(180-(60-deg))/(40500 - (60-deg)*(180-(60-deg))))); //*pi/180
 800120a:	88bb      	ldrh	r3, [r7, #4]
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001214:	eddf 6a7d 	vldr	s13, [pc, #500]	; 800140c <inverter+0x294>
 8001218:	edd7 7a04 	vldr	s15, [r7, #16]
 800121c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001220:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001224:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001228:	ed9f 6a78 	vldr	s12, [pc, #480]	; 800140c <inverter+0x294>
 800122c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001230:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001234:	ed9f 6a76 	vldr	s12, [pc, #472]	; 8001410 <inverter+0x298>
 8001238:	ee76 7a67 	vsub.f32	s15, s12, s15
 800123c:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8001240:	eddf 6a72 	vldr	s13, [pc, #456]	; 800140c <inverter+0x294>
 8001244:	edd7 7a04 	vldr	s15, [r7, #16]
 8001248:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800124c:	eddf 5a6f 	vldr	s11, [pc, #444]	; 800140c <inverter+0x294>
 8001250:	edd7 7a04 	vldr	s15, [r7, #16]
 8001254:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8001258:	eddf 5a6d 	vldr	s11, [pc, #436]	; 8001410 <inverter+0x298>
 800125c:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8001260:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001264:	eddf 6a6b 	vldr	s13, [pc, #428]	; 8001414 <inverter+0x29c>
 8001268:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800126c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001270:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001274:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001278:	ee17 3a90 	vmov	r3, s15
 800127c:	81fb      	strh	r3, [r7, #14]
	uint16_t T2 = (uint16_t)(voltage*(float)(4*deg*(180-deg)/(40500 - deg*(180-deg))));
 800127e:	88bb      	ldrh	r3, [r7, #4]
 8001280:	ee07 3a90 	vmov	s15, r3
 8001284:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001288:	edd7 7a04 	vldr	s15, [r7, #16]
 800128c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001290:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001294:	ed9f 6a5e 	vldr	s12, [pc, #376]	; 8001410 <inverter+0x298>
 8001298:	edd7 7a04 	vldr	s15, [r7, #16]
 800129c:	ee76 7a67 	vsub.f32	s15, s12, s15
 80012a0:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80012a4:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8001410 <inverter+0x298>
 80012a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80012ac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80012b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012b8:	eddf 6a56 	vldr	s13, [pc, #344]	; 8001414 <inverter+0x29c>
 80012bc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80012c0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80012c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012cc:	ee17 3a90 	vmov	r3, s15
 80012d0:	81bb      	strh	r3, [r7, #12]
	uint16_t T0 = (duty_max-T1-T2)/2;
 80012d2:	89fb      	ldrh	r3, [r7, #14]
 80012d4:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 80012d8:	3303      	adds	r3, #3
 80012da:	89ba      	ldrh	r2, [r7, #12]
 80012dc:	1a9b      	subs	r3, r3, r2
 80012de:	0fda      	lsrs	r2, r3, #31
 80012e0:	4413      	add	r3, r2
 80012e2:	105b      	asrs	r3, r3, #1
 80012e4:	817b      	strh	r3, [r7, #10]

	if(angle >= 0 && angle < 60){
 80012e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	db10      	blt.n	8001310 <inverter+0x198>
 80012ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012f2:	2b3b      	cmp	r3, #59	; 0x3b
 80012f4:	dc0c      	bgt.n	8001310 <inverter+0x198>
		compare_M1 = T0;
 80012f6:	897b      	ldrh	r3, [r7, #10]
 80012f8:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0+T2;
 80012fa:	897a      	ldrh	r2, [r7, #10]
 80012fc:	89bb      	ldrh	r3, [r7, #12]
 80012fe:	4413      	add	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0+T1+T2;
 8001302:	897a      	ldrh	r2, [r7, #10]
 8001304:	89fb      	ldrh	r3, [r7, #14]
 8001306:	441a      	add	r2, r3
 8001308:	89bb      	ldrh	r3, [r7, #12]
 800130a:	4413      	add	r3, r2
 800130c:	617b      	str	r3, [r7, #20]
 800130e:	e06a      	b.n	80013e6 <inverter+0x26e>
		}
	else if(angle >= 60 && angle < 120){
 8001310:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001314:	2b3b      	cmp	r3, #59	; 0x3b
 8001316:	dd10      	ble.n	800133a <inverter+0x1c2>
 8001318:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800131c:	2b77      	cmp	r3, #119	; 0x77
 800131e:	dc0c      	bgt.n	800133a <inverter+0x1c2>
		compare_M1 = T0;
 8001320:	897b      	ldrh	r3, [r7, #10]
 8001322:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0+T1+T2;
 8001324:	897a      	ldrh	r2, [r7, #10]
 8001326:	89fb      	ldrh	r3, [r7, #14]
 8001328:	441a      	add	r2, r3
 800132a:	89bb      	ldrh	r3, [r7, #12]
 800132c:	4413      	add	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0+T1;
 8001330:	897a      	ldrh	r2, [r7, #10]
 8001332:	89fb      	ldrh	r3, [r7, #14]
 8001334:	4413      	add	r3, r2
 8001336:	617b      	str	r3, [r7, #20]
 8001338:	e055      	b.n	80013e6 <inverter+0x26e>
		}
	else if(angle >= 120 && angle < 180){
 800133a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800133e:	2b77      	cmp	r3, #119	; 0x77
 8001340:	dd10      	ble.n	8001364 <inverter+0x1ec>
 8001342:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001346:	2bb3      	cmp	r3, #179	; 0xb3
 8001348:	dc0c      	bgt.n	8001364 <inverter+0x1ec>
		compare_M1 = T0+T2;
 800134a:	897a      	ldrh	r2, [r7, #10]
 800134c:	89bb      	ldrh	r3, [r7, #12]
 800134e:	4413      	add	r3, r2
 8001350:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0+T1+T2;
 8001352:	897a      	ldrh	r2, [r7, #10]
 8001354:	89fb      	ldrh	r3, [r7, #14]
 8001356:	441a      	add	r2, r3
 8001358:	89bb      	ldrh	r3, [r7, #12]
 800135a:	4413      	add	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0;
 800135e:	897b      	ldrh	r3, [r7, #10]
 8001360:	617b      	str	r3, [r7, #20]
 8001362:	e040      	b.n	80013e6 <inverter+0x26e>
		}
	else if(angle >= 180 && angle < 240){
 8001364:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001368:	2bb3      	cmp	r3, #179	; 0xb3
 800136a:	dd10      	ble.n	800138e <inverter+0x216>
 800136c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001370:	2bef      	cmp	r3, #239	; 0xef
 8001372:	dc0c      	bgt.n	800138e <inverter+0x216>
		compare_M1 = T0+T1+T2;
 8001374:	897a      	ldrh	r2, [r7, #10]
 8001376:	89fb      	ldrh	r3, [r7, #14]
 8001378:	441a      	add	r2, r3
 800137a:	89bb      	ldrh	r3, [r7, #12]
 800137c:	4413      	add	r3, r2
 800137e:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0+T1;
 8001380:	897a      	ldrh	r2, [r7, #10]
 8001382:	89fb      	ldrh	r3, [r7, #14]
 8001384:	4413      	add	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0;
 8001388:	897b      	ldrh	r3, [r7, #10]
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	e02b      	b.n	80013e6 <inverter+0x26e>
		}
	else if(angle >= 240 && angle < 300){
 800138e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001392:	2bef      	cmp	r3, #239	; 0xef
 8001394:	dd11      	ble.n	80013ba <inverter+0x242>
 8001396:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800139a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800139e:	da0c      	bge.n	80013ba <inverter+0x242>
		compare_M1 = T0+T1+T2;
 80013a0:	897a      	ldrh	r2, [r7, #10]
 80013a2:	89fb      	ldrh	r3, [r7, #14]
 80013a4:	441a      	add	r2, r3
 80013a6:	89bb      	ldrh	r3, [r7, #12]
 80013a8:	4413      	add	r3, r2
 80013aa:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0;
 80013ac:	897b      	ldrh	r3, [r7, #10]
 80013ae:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0+T2;
 80013b0:	897a      	ldrh	r2, [r7, #10]
 80013b2:	89bb      	ldrh	r3, [r7, #12]
 80013b4:	4413      	add	r3, r2
 80013b6:	617b      	str	r3, [r7, #20]
 80013b8:	e015      	b.n	80013e6 <inverter+0x26e>
		}
	else if(angle >= 300 && angle <= 360){
 80013ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013be:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80013c2:	db10      	blt.n	80013e6 <inverter+0x26e>
 80013c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013c8:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80013cc:	dc0b      	bgt.n	80013e6 <inverter+0x26e>
		compare_M1 = T0+T1;
 80013ce:	897a      	ldrh	r2, [r7, #10]
 80013d0:	89fb      	ldrh	r3, [r7, #14]
 80013d2:	4413      	add	r3, r2
 80013d4:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0;
 80013d6:	897b      	ldrh	r3, [r7, #10]
 80013d8:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0+T1+T2;
 80013da:	897a      	ldrh	r2, [r7, #10]
 80013dc:	89fb      	ldrh	r3, [r7, #14]
 80013de:	441a      	add	r2, r3
 80013e0:	89bb      	ldrh	r3, [r7, #12]
 80013e2:	4413      	add	r3, r2
 80013e4:	617b      	str	r3, [r7, #20]
		}
//	PrintServerPrintf("OK %d %d %d %d\r\n", (uint32_t)(compare_M1), (uint32_t)(compare_M2), (uint32_t)(compare_M3), (int32_t)angle);
	TIM1->CCR1 = compare_M1;
 80013e6:	4a0c      	ldr	r2, [pc, #48]	; (8001418 <inverter+0x2a0>)
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	6353      	str	r3, [r2, #52]	; 0x34
	TIM1->CCR2 = compare_M2;
 80013ec:	4a0a      	ldr	r2, [pc, #40]	; (8001418 <inverter+0x2a0>)
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	6393      	str	r3, [r2, #56]	; 0x38
	TIM1->CCR3 = compare_M3;
 80013f2:	4a09      	ldr	r2, [pc, #36]	; (8001418 <inverter+0x2a0>)
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80013f8:	bf00      	nop
 80013fa:	3724      	adds	r7, #36	; 0x24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	b60b60b7 	.word	0xb60b60b7
 8001408:	88888889 	.word	0x88888889
 800140c:	42700000 	.word	0x42700000
 8001410:	43340000 	.word	0x43340000
 8001414:	471e3400 	.word	0x471e3400
 8001418:	40012c00 	.word	0x40012c00

0800141c <shutoff>:
void shutoff(void){
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
	TIM1->CCR1 = 0;
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <shutoff+0x20>)
 8001422:	2200      	movs	r2, #0
 8001424:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 8001426:	4b05      	ldr	r3, [pc, #20]	; (800143c <shutoff+0x20>)
 8001428:	2200      	movs	r2, #0
 800142a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 800142c:	4b03      	ldr	r3, [pc, #12]	; (800143c <shutoff+0x20>)
 800142e:	2200      	movs	r2, #0
 8001430:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001432:	bf00      	nop
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	40012c00 	.word	0x40012c00

08001440 <shutdown>:
void shutdown(void){
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1); //error
 8001444:	2100      	movs	r1, #0
 8001446:	480e      	ldr	r0, [pc, #56]	; (8001480 <shutdown+0x40>)
 8001448:	f008 fc38 	bl	8009cbc <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1); //error
 800144c:	2100      	movs	r1, #0
 800144e:	480c      	ldr	r0, [pc, #48]	; (8001480 <shutdown+0x40>)
 8001450:	f009 fd7c 	bl	800af4c <HAL_TIMEx_PWMN_Stop>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2); //error
 8001454:	2104      	movs	r1, #4
 8001456:	480a      	ldr	r0, [pc, #40]	; (8001480 <shutdown+0x40>)
 8001458:	f008 fc30 	bl	8009cbc <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2); //error
 800145c:	2104      	movs	r1, #4
 800145e:	4808      	ldr	r0, [pc, #32]	; (8001480 <shutdown+0x40>)
 8001460:	f009 fd74 	bl	800af4c <HAL_TIMEx_PWMN_Stop>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3); //error
 8001464:	2108      	movs	r1, #8
 8001466:	4806      	ldr	r0, [pc, #24]	; (8001480 <shutdown+0x40>)
 8001468:	f008 fc28 	bl	8009cbc <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3); //error
 800146c:	2108      	movs	r1, #8
 800146e:	4804      	ldr	r0, [pc, #16]	; (8001480 <shutdown+0x40>)
 8001470:	f009 fd6c 	bl	800af4c <HAL_TIMEx_PWMN_Stop>

	HAL_TIM_Base_Stop(&htim1);
 8001474:	4802      	ldr	r0, [pc, #8]	; (8001480 <shutdown+0x40>)
 8001476:	f008 fa2e 	bl	80098d6 <HAL_TIM_Base_Stop>
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000a7c 	.word	0x20000a7c

08001484 <ORBIS_init>:
 *
 *  can transmit the command while receiving position
 *
 *  max 4MHz
 */
void ORBIS_init(Encoders_Callback __IRQ_callback){
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 1);
 800148c:	2201      	movs	r2, #1
 800148e:	2140      	movs	r1, #64	; 0x40
 8001490:	4815      	ldr	r0, [pc, #84]	; (80014e8 <ORBIS_init+0x64>)
 8001492:	f006 fb99 	bl	8007bc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 1);
 8001496:	2201      	movs	r2, #1
 8001498:	2104      	movs	r1, #4
 800149a:	4814      	ldr	r0, [pc, #80]	; (80014ec <ORBIS_init+0x68>)
 800149c:	f006 fb94 	bl	8007bc8 <HAL_GPIO_WritePin>
	//setup callback
	Encoders_IRQ_callback = __IRQ_callback;
 80014a0:	4a13      	ldr	r2, [pc, #76]	; (80014f0 <ORBIS_init+0x6c>)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6013      	str	r3, [r2, #0]

	//setup DMA
	SPI1_tx_buff[0] = ORBIS_NORNAL_OPERATION;
 80014a6:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <ORBIS_init+0x70>)
 80014a8:	2274      	movs	r2, #116	; 0x74
 80014aa:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 0);
 80014ac:	2200      	movs	r2, #0
 80014ae:	2140      	movs	r1, #64	; 0x40
 80014b0:	480d      	ldr	r0, [pc, #52]	; (80014e8 <ORBIS_init+0x64>)
 80014b2:	f006 fb89 	bl	8007bc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2104      	movs	r1, #4
 80014ba:	480c      	ldr	r0, [pc, #48]	; (80014ec <ORBIS_init+0x68>)
 80014bc:	f006 fb84 	bl	8007bc8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(&hspi1, SPI1_tx_buff, SPI1_rx_buff, ORBIS_SPI_SIZE);
 80014c0:	2305      	movs	r3, #5
 80014c2:	4a0d      	ldr	r2, [pc, #52]	; (80014f8 <ORBIS_init+0x74>)
 80014c4:	490b      	ldr	r1, [pc, #44]	; (80014f4 <ORBIS_init+0x70>)
 80014c6:	480d      	ldr	r0, [pc, #52]	; (80014fc <ORBIS_init+0x78>)
 80014c8:	f007 fc5c 	bl	8008d84 <HAL_SPI_TransmitReceive_DMA>
	HAL_SPI_TransmitReceive_DMA(&hspi3, SPI3_tx_buff, SPI3_rx_buff, ORBIS_SPI_SIZE);
 80014cc:	2305      	movs	r3, #5
 80014ce:	4a0c      	ldr	r2, [pc, #48]	; (8001500 <ORBIS_init+0x7c>)
 80014d0:	490c      	ldr	r1, [pc, #48]	; (8001504 <ORBIS_init+0x80>)
 80014d2:	480d      	ldr	r0, [pc, #52]	; (8001508 <ORBIS_init+0x84>)
 80014d4:	f007 fc56 	bl	8008d84 <HAL_SPI_TransmitReceive_DMA>

	//setup timer
	HAL_TIM_Base_Start_IT(&htim3);
 80014d8:	480c      	ldr	r0, [pc, #48]	; (800150c <ORBIS_init+0x88>)
 80014da:	f008 fa23 	bl	8009924 <HAL_TIM_Base_Start_IT>

}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	48000400 	.word	0x48000400
 80014ec:	48000c00 	.word	0x48000c00
 80014f0:	200002fc 	.word	0x200002fc
 80014f4:	200002dc 	.word	0x200002dc
 80014f8:	200002e4 	.word	0x200002e4
 80014fc:	20000830 	.word	0x20000830
 8001500:	200002f4 	.word	0x200002f4
 8001504:	200002ec 	.word	0x200002ec
 8001508:	20000894 	.word	0x20000894
 800150c:	20000ac8 	.word	0x20000ac8

08001510 <HAL_SPI_TxRxCpltCallback>:
float velocity_temp;
int32_t last_pos = 0;
uint16_t count = 0;

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) {
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a63      	ldr	r2, [pc, #396]	; (80016a8 <HAL_SPI_TxRxCpltCallback+0x198>)
 800151c:	4293      	cmp	r3, r2
 800151e:	f040 809b 	bne.w	8001658 <HAL_SPI_TxRxCpltCallback+0x148>
		HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 1);
 8001522:	2201      	movs	r2, #1
 8001524:	2140      	movs	r1, #64	; 0x40
 8001526:	4861      	ldr	r0, [pc, #388]	; (80016ac <HAL_SPI_TxRxCpltCallback+0x19c>)
 8001528:	f006 fb4e 	bl	8007bc8 <HAL_GPIO_WritePin>
		data_encoders.Calculated_pos = SPI1_rx_buff[0]; //(SPI1_rx_buff[3] << 8) | (SPI1_rx_buff[2]);
 800152c:	4b60      	ldr	r3, [pc, #384]	; (80016b0 <HAL_SPI_TxRxCpltCallback+0x1a0>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	461a      	mov	r2, r3
 8001532:	4b60      	ldr	r3, [pc, #384]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 8001534:	609a      	str	r2, [r3, #8]
		data_encoders.Encoder1_pos = (uint32_t)(((uint32_t)(SPI1_rx_buff[0] << 6) | (SPI1_rx_buff[1] >> 2)) * 5625) >> 8;
 8001536:	4b5e      	ldr	r3, [pc, #376]	; (80016b0 <HAL_SPI_TxRxCpltCallback+0x1a0>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	019b      	lsls	r3, r3, #6
 800153c:	461a      	mov	r2, r3
 800153e:	4b5c      	ldr	r3, [pc, #368]	; (80016b0 <HAL_SPI_TxRxCpltCallback+0x1a0>)
 8001540:	785b      	ldrb	r3, [r3, #1]
 8001542:	089b      	lsrs	r3, r3, #2
 8001544:	b2db      	uxtb	r3, r3
 8001546:	4313      	orrs	r3, r2
 8001548:	f241 52f9 	movw	r2, #5625	; 0x15f9
 800154c:	fb02 f303 	mul.w	r3, r2, r3
 8001550:	0a1b      	lsrs	r3, r3, #8
 8001552:	4a58      	ldr	r2, [pc, #352]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 8001554:	6013      	str	r3, [r2, #0]

		if(((int32_t)data_encoders.Encoder1_pos - last_pos) > 180000)velocity_temp += ((int32_t)data_encoders.Encoder1_pos-last_pos - 360000);
 8001556:	4b57      	ldr	r3, [pc, #348]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	461a      	mov	r2, r3
 800155c:	4b56      	ldr	r3, [pc, #344]	; (80016b8 <HAL_SPI_TxRxCpltCallback+0x1a8>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	4a56      	ldr	r2, [pc, #344]	; (80016bc <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8001564:	4293      	cmp	r3, r2
 8001566:	dd16      	ble.n	8001596 <HAL_SPI_TxRxCpltCallback+0x86>
 8001568:	4b52      	ldr	r3, [pc, #328]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	461a      	mov	r2, r3
 800156e:	4b52      	ldr	r3, [pc, #328]	; (80016b8 <HAL_SPI_TxRxCpltCallback+0x1a8>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	f5a3 23af 	sub.w	r3, r3, #358400	; 0x57800
 8001578:	f5a3 63c8 	sub.w	r3, r3, #1600	; 0x640
 800157c:	ee07 3a90 	vmov	s15, r3
 8001580:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001584:	4b4e      	ldr	r3, [pc, #312]	; (80016c0 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 8001586:	edd3 7a00 	vldr	s15, [r3]
 800158a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800158e:	4b4c      	ldr	r3, [pc, #304]	; (80016c0 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 8001590:	edc3 7a00 	vstr	s15, [r3]
 8001594:	e031      	b.n	80015fa <HAL_SPI_TxRxCpltCallback+0xea>
		else if(((int32_t)data_encoders.Encoder1_pos - last_pos) < -180000)velocity_temp += ((int32_t)data_encoders.Encoder1_pos-last_pos + 360000);
 8001596:	4b47      	ldr	r3, [pc, #284]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	461a      	mov	r2, r3
 800159c:	4b46      	ldr	r3, [pc, #280]	; (80016b8 <HAL_SPI_TxRxCpltCallback+0x1a8>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	4a48      	ldr	r2, [pc, #288]	; (80016c4 <HAL_SPI_TxRxCpltCallback+0x1b4>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	da16      	bge.n	80015d6 <HAL_SPI_TxRxCpltCallback+0xc6>
 80015a8:	4b42      	ldr	r3, [pc, #264]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	461a      	mov	r2, r3
 80015ae:	4b42      	ldr	r3, [pc, #264]	; (80016b8 <HAL_SPI_TxRxCpltCallback+0x1a8>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	f503 23af 	add.w	r3, r3, #358400	; 0x57800
 80015b8:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 80015bc:	ee07 3a90 	vmov	s15, r3
 80015c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015c4:	4b3e      	ldr	r3, [pc, #248]	; (80016c0 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 80015c6:	edd3 7a00 	vldr	s15, [r3]
 80015ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ce:	4b3c      	ldr	r3, [pc, #240]	; (80016c0 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 80015d0:	edc3 7a00 	vstr	s15, [r3]
 80015d4:	e011      	b.n	80015fa <HAL_SPI_TxRxCpltCallback+0xea>
		else velocity_temp += ((int32_t)data_encoders.Encoder1_pos-last_pos);
 80015d6:	4b37      	ldr	r3, [pc, #220]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	4b36      	ldr	r3, [pc, #216]	; (80016b8 <HAL_SPI_TxRxCpltCallback+0x1a8>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	ee07 3a90 	vmov	s15, r3
 80015e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ea:	4b35      	ldr	r3, [pc, #212]	; (80016c0 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 80015ec:	edd3 7a00 	vldr	s15, [r3]
 80015f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015f4:	4b32      	ldr	r3, [pc, #200]	; (80016c0 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 80015f6:	edc3 7a00 	vstr	s15, [r3]

		last_pos = (int32_t)data_encoders.Encoder1_pos;
 80015fa:	4b2e      	ldr	r3, [pc, #184]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	461a      	mov	r2, r3
 8001600:	4b2d      	ldr	r3, [pc, #180]	; (80016b8 <HAL_SPI_TxRxCpltCallback+0x1a8>)
 8001602:	601a      	str	r2, [r3, #0]
		if(count  == 10){
 8001604:	4b30      	ldr	r3, [pc, #192]	; (80016c8 <HAL_SPI_TxRxCpltCallback+0x1b8>)
 8001606:	881b      	ldrh	r3, [r3, #0]
 8001608:	2b0a      	cmp	r3, #10
 800160a:	d11f      	bne.n	800164c <HAL_SPI_TxRxCpltCallback+0x13c>
			data_encoders.Velocity = (int32_t)(velocity_temp/360000/10*10000*60);
 800160c:	4b2c      	ldr	r3, [pc, #176]	; (80016c0 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 800160e:	edd3 7a00 	vldr	s15, [r3]
 8001612:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80016cc <HAL_SPI_TxRxCpltCallback+0x1bc>
 8001616:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800161a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800161e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001622:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80016d0 <HAL_SPI_TxRxCpltCallback+0x1c0>
 8001626:	ee67 7a87 	vmul.f32	s15, s15, s14
 800162a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80016d4 <HAL_SPI_TxRxCpltCallback+0x1c4>
 800162e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001632:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001636:	ee17 2a90 	vmov	r2, s15
 800163a:	4b1e      	ldr	r3, [pc, #120]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 800163c:	60da      	str	r2, [r3, #12]
			velocity_temp = 0;
 800163e:	4b20      	ldr	r3, [pc, #128]	; (80016c0 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 8001640:	f04f 0200 	mov.w	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
			count = 0;
 8001646:	4b20      	ldr	r3, [pc, #128]	; (80016c8 <HAL_SPI_TxRxCpltCallback+0x1b8>)
 8001648:	2200      	movs	r2, #0
 800164a:	801a      	strh	r2, [r3, #0]
		}
		count++;
 800164c:	4b1e      	ldr	r3, [pc, #120]	; (80016c8 <HAL_SPI_TxRxCpltCallback+0x1b8>)
 800164e:	881b      	ldrh	r3, [r3, #0]
 8001650:	3301      	adds	r3, #1
 8001652:	b29a      	uxth	r2, r3
 8001654:	4b1c      	ldr	r3, [pc, #112]	; (80016c8 <HAL_SPI_TxRxCpltCallback+0x1b8>)
 8001656:	801a      	strh	r2, [r3, #0]
	}
	if (hspi == &hspi3) {
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4a1f      	ldr	r2, [pc, #124]	; (80016d8 <HAL_SPI_TxRxCpltCallback+0x1c8>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d11a      	bne.n	8001696 <HAL_SPI_TxRxCpltCallback+0x186>
		HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 1);
 8001660:	2201      	movs	r2, #1
 8001662:	2104      	movs	r1, #4
 8001664:	481d      	ldr	r0, [pc, #116]	; (80016dc <HAL_SPI_TxRxCpltCallback+0x1cc>)
 8001666:	f006 faaf 	bl	8007bc8 <HAL_GPIO_WritePin>
		data_encoders.Encoder2_temp_x10 = (SPI3_rx_buff[3] << 8) | (SPI3_rx_buff[2]);
 800166a:	4b1d      	ldr	r3, [pc, #116]	; (80016e0 <HAL_SPI_TxRxCpltCallback+0x1d0>)
 800166c:	78db      	ldrb	r3, [r3, #3]
 800166e:	021b      	lsls	r3, r3, #8
 8001670:	b21a      	sxth	r2, r3
 8001672:	4b1b      	ldr	r3, [pc, #108]	; (80016e0 <HAL_SPI_TxRxCpltCallback+0x1d0>)
 8001674:	789b      	ldrb	r3, [r3, #2]
 8001676:	b21b      	sxth	r3, r3
 8001678:	4313      	orrs	r3, r2
 800167a:	b21a      	sxth	r2, r3
 800167c:	4b0d      	ldr	r3, [pc, #52]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 800167e:	825a      	strh	r2, [r3, #18]
		data_encoders.Encoder2_pos = (SPI3_rx_buff[0] << 6) | (SPI3_rx_buff[1] >> 2);
 8001680:	4b17      	ldr	r3, [pc, #92]	; (80016e0 <HAL_SPI_TxRxCpltCallback+0x1d0>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	019b      	lsls	r3, r3, #6
 8001686:	4a16      	ldr	r2, [pc, #88]	; (80016e0 <HAL_SPI_TxRxCpltCallback+0x1d0>)
 8001688:	7852      	ldrb	r2, [r2, #1]
 800168a:	0892      	lsrs	r2, r2, #2
 800168c:	b2d2      	uxtb	r2, r2
 800168e:	4313      	orrs	r3, r2
 8001690:	461a      	mov	r2, r3
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 8001694:	605a      	str	r2, [r3, #4]

	}
	//data_encoders.Calculated_pos = 10;

	Encoders_IRQ_callback(&data_encoders);
 8001696:	4b13      	ldr	r3, [pc, #76]	; (80016e4 <HAL_SPI_TxRxCpltCallback+0x1d4>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4806      	ldr	r0, [pc, #24]	; (80016b4 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 800169c:	4798      	blx	r3
}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000830 	.word	0x20000830
 80016ac:	48000400 	.word	0x48000400
 80016b0:	200002e4 	.word	0x200002e4
 80016b4:	20000300 	.word	0x20000300
 80016b8:	20000318 	.word	0x20000318
 80016bc:	0002bf20 	.word	0x0002bf20
 80016c0:	20000314 	.word	0x20000314
 80016c4:	fffd40e0 	.word	0xfffd40e0
 80016c8:	2000031c 	.word	0x2000031c
 80016cc:	48afc800 	.word	0x48afc800
 80016d0:	461c4000 	.word	0x461c4000
 80016d4:	42700000 	.word	0x42700000
 80016d8:	20000894 	.word	0x20000894
 80016dc:	48000c00 	.word	0x48000c00
 80016e0:	200002f4 	.word	0x200002f4
 80016e4:	200002fc 	.word	0x200002fc

080016e8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 0);
 80016f0:	2200      	movs	r2, #0
 80016f2:	2140      	movs	r1, #64	; 0x40
 80016f4:	480b      	ldr	r0, [pc, #44]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80016f6:	f006 fa67 	bl	8007bc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2104      	movs	r1, #4
 80016fe:	480a      	ldr	r0, [pc, #40]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001700:	f006 fa62 	bl	8007bc8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(&hspi1, SPI1_tx_buff, SPI1_rx_buff, ORBIS_SPI_SIZE);
 8001704:	2305      	movs	r3, #5
 8001706:	4a09      	ldr	r2, [pc, #36]	; (800172c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001708:	4909      	ldr	r1, [pc, #36]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800170a:	480a      	ldr	r0, [pc, #40]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800170c:	f007 fb3a 	bl	8008d84 <HAL_SPI_TransmitReceive_DMA>
	HAL_SPI_TransmitReceive_DMA(&hspi3, SPI3_tx_buff, SPI3_rx_buff, ORBIS_SPI_SIZE);
 8001710:	2305      	movs	r3, #5
 8001712:	4a09      	ldr	r2, [pc, #36]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001714:	4909      	ldr	r1, [pc, #36]	; (800173c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001716:	480a      	ldr	r0, [pc, #40]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001718:	f007 fb34 	bl	8008d84 <HAL_SPI_TransmitReceive_DMA>
}
 800171c:	bf00      	nop
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	48000400 	.word	0x48000400
 8001728:	48000c00 	.word	0x48000c00
 800172c:	200002e4 	.word	0x200002e4
 8001730:	200002dc 	.word	0x200002dc
 8001734:	20000830 	.word	0x20000830
 8001738:	200002f4 	.word	0x200002f4
 800173c:	200002ec 	.word	0x200002ec
 8001740:	20000894 	.word	0x20000894

08001744 <Compute>:
#include "PID.h"

#include <stdio.h>

void Compute(PID_instance *val)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
	if(!val->inAuto) return;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001752:	2b00      	cmp	r3, #0
 8001754:	f000 80a2 	beq.w	800189c <Compute+0x158>
	/*Compute all the working error variables*/
	float error = val->Setpoint - val->Input;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	ed93 7a02 	vldr	s14, [r3, #8]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	edd3 7a00 	vldr	s15, [r3]
 8001764:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001768:	edc7 7a03 	vstr	s15, [r7, #12]
	float dInput = (val->Input - val->lastInput);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	ed93 7a00 	vldr	s14, [r3]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	edd3 7a04 	vldr	s15, [r3, #16]
 8001778:	ee77 7a67 	vsub.f32	s15, s14, s15
 800177c:	edc7 7a02 	vstr	s15, [r7, #8]
	val->outputSum+= (val->ki * error);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	ed93 7a03 	vldr	s14, [r3, #12]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	edd3 6a06 	vldr	s13, [r3, #24]
 800178c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001790:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001794:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	edc3 7a03 	vstr	s15, [r3, #12]

	/*Add Proportional on Measurement, if P_ON_M is specified*/
	if(val->pOnM) val->outputSum-= val->pOnMKp * dInput;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d00e      	beq.n	80017c6 <Compute+0x82>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	ed93 7a03 	vldr	s14, [r3, #12]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 80017b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80017b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	edc3 7a03 	vstr	s15, [r3, #12]

	if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	ed93 7a03 	vldr	s14, [r3, #12]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80017d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017da:	dd04      	ble.n	80017e6 <Compute+0xa2>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	60da      	str	r2, [r3, #12]
 80017e4:	e00e      	b.n	8001804 <Compute+0xc0>
	else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	ed93 7a03 	vldr	s14, [r3, #12]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	edd3 7a08 	vldr	s15, [r3, #32]
 80017f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fa:	d503      	bpl.n	8001804 <Compute+0xc0>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a1a      	ldr	r2, [r3, #32]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	60da      	str	r2, [r3, #12]

	/*Add Proportional on Error, if P_ON_E is specified*/
	if(val->pOnE) val->Output = val->pOnEKp * error;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800180a:	2b00      	cmp	r3, #0
 800180c:	d00a      	beq.n	8001824 <Compute+0xe0>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001814:	edd7 7a03 	vldr	s15, [r7, #12]
 8001818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	edc3 7a01 	vstr	s15, [r3, #4]
 8001822:	e003      	b.n	800182c <Compute+0xe8>
	else val->Output = 0;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	605a      	str	r2, [r3, #4]

	/*Compute Rest of PID Output*/
	val->Output += val->outputSum - val->kd * dInput;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	edd3 6a03 	vldr	s13, [r3, #12]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	ed93 6a07 	vldr	s12, [r3, #28]
 800183e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001842:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001846:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800184a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	edc3 7a01 	vstr	s15, [r3, #4]

	if(val->Output > val->outMax) val->Output = val->outMax;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	ed93 7a01 	vldr	s14, [r3, #4]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001860:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001868:	dd04      	ble.n	8001874 <Compute+0x130>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	605a      	str	r2, [r3, #4]
 8001872:	e00e      	b.n	8001892 <Compute+0x14e>
	else if(val->Output < val->outMin) val->Output = val->outMin;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	ed93 7a01 	vldr	s14, [r3, #4]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001880:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001888:	d503      	bpl.n	8001892 <Compute+0x14e>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a1a      	ldr	r2, [r3, #32]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	605a      	str	r2, [r3, #4]

	/*Remember some variables for next time*/
	val->lastInput = val->Input;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	611a      	str	r2, [r3, #16]
 800189a:	e000      	b.n	800189e <Compute+0x15a>
	if(!val->inAuto) return;
 800189c:	bf00      	nop
}
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <SetTunings>:

void SetTunings(PID_instance *val, float Kp, float Ki, float Kd, float pOn)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b089      	sub	sp, #36	; 0x24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6178      	str	r0, [r7, #20]
 80018b0:	ed87 0a04 	vstr	s0, [r7, #16]
 80018b4:	edc7 0a03 	vstr	s1, [r7, #12]
 80018b8:	ed87 1a02 	vstr	s2, [r7, #8]
 80018bc:	edc7 1a01 	vstr	s3, [r7, #4]
   if (Kp<0 || Ki<0|| Kd<0 || pOn<0 || pOn>1) return;
 80018c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80018c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018cc:	f100 809b 	bmi.w	8001a06 <SetTunings+0x15e>
 80018d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80018d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018dc:	f100 8093 	bmi.w	8001a06 <SetTunings+0x15e>
 80018e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80018e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ec:	f100 808b 	bmi.w	8001a06 <SetTunings+0x15e>
 80018f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80018f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fc:	f100 8083 	bmi.w	8001a06 <SetTunings+0x15e>
 8001900:	edd7 7a01 	vldr	s15, [r7, #4]
 8001904:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001910:	dc79      	bgt.n	8001a06 <SetTunings+0x15e>

   val->pOnE = pOn>0; //some p on error is desired;
 8001912:	edd7 7a01 	vldr	s15, [r7, #4]
 8001916:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800191a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191e:	bfcc      	ite	gt
 8001920:	2301      	movgt	r3, #1
 8001922:	2300      	movle	r3, #0
 8001924:	b2db      	uxtb	r3, r3
 8001926:	461a      	mov	r2, r3
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
   val->pOnM = pOn<1; //some p on measurement is desired;
 800192e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001932:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001936:	eef4 7ac7 	vcmpe.f32	s15, s14
 800193a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193e:	bf4c      	ite	mi
 8001940:	2301      	movmi	r3, #1
 8001942:	2300      	movpl	r3, #0
 8001944:	b2db      	uxtb	r3, r3
 8001946:	461a      	mov	r2, r3
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

   float SampleTimeInSec = ((float)val->SampleTime)/1000000;
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001952:	ee07 3a90 	vmov	s15, r3
 8001956:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800195a:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8001a14 <SetTunings+0x16c>
 800195e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001962:	edc7 7a07 	vstr	s15, [r7, #28]
   val->kp = Kp;
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	615a      	str	r2, [r3, #20]
   val->ki = Ki * SampleTimeInSec;
 800196c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001970:	edd7 7a07 	vldr	s15, [r7, #28]
 8001974:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	edc3 7a06 	vstr	s15, [r3, #24]
   val->kd = Kd / SampleTimeInSec;
 800197e:	edd7 6a02 	vldr	s13, [r7, #8]
 8001982:	ed97 7a07 	vldr	s14, [r7, #28]
 8001986:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	edc3 7a07 	vstr	s15, [r3, #28]

  if(val->controllerDirection ==REVERSE)
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001994:	2b01      	cmp	r3, #1
 8001996:	d11d      	bne.n	80019d4 <SetTunings+0x12c>
   {
	  val->kp = (0 - val->kp);
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	edd3 7a05 	vldr	s15, [r3, #20]
 800199e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001a18 <SetTunings+0x170>
 80019a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	edc3 7a05 	vstr	s15, [r3, #20]
	  val->ki = (0 - val->ki);
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	edd3 7a06 	vldr	s15, [r3, #24]
 80019b2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001a18 <SetTunings+0x170>
 80019b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	edc3 7a06 	vstr	s15, [r3, #24]
	  val->kd = (0 - val->kd);
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	edd3 7a07 	vldr	s15, [r3, #28]
 80019c6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001a18 <SetTunings+0x170>
 80019ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	edc3 7a07 	vstr	s15, [r3, #28]
   }

  val->pOnEKp = pOn * val->kp;
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	ed93 7a05 	vldr	s14, [r3, #20]
 80019da:	edd7 7a01 	vldr	s15, [r7, #4]
 80019de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  val->pOnMKp = (1 - pOn) * val->kp;
 80019e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80019ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80019f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	edd3 7a05 	vldr	s15, [r3, #20]
 80019fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
 8001a04:	e000      	b.n	8001a08 <SetTunings+0x160>
   if (Kp<0 || Ki<0|| Kd<0 || pOn<0 || pOn>1) return;
 8001a06:	bf00      	nop
}
 8001a08:	3724      	adds	r7, #36	; 0x24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	49742400 	.word	0x49742400
 8001a18:	00000000 	.word	0x00000000

08001a1c <SetSampleTime>:

void SetSampleTime(PID_instance *val, int NewSampleTime)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]
   if (NewSampleTime > 0)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	dd25      	ble.n	8001a78 <SetSampleTime+0x5c>
   {
      float ratio  = (float)NewSampleTime
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	ee07 3a90 	vmov	s15, r3
 8001a32:	eef8 6ae7 	vcvt.f32.s32	s13, s15
                      / (float)val->SampleTime;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a3a:	ee07 3a90 	vmov	s15, r3
 8001a3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
      float ratio  = (float)NewSampleTime
 8001a42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a46:	edc7 7a03 	vstr	s15, [r7, #12]
      val->ki *= ratio;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001a50:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	edc3 7a06 	vstr	s15, [r3, #24]
      val->kd /= ratio;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	edd3 6a07 	vldr	s13, [r3, #28]
 8001a64:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	edc3 7a07 	vstr	s15, [r3, #28]
      val->SampleTime = (unsigned long)NewSampleTime;
 8001a72:	683a      	ldr	r2, [r7, #0]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	629a      	str	r2, [r3, #40]	; 0x28
   }
}
 8001a78:	bf00      	nop
 8001a7a:	3714      	adds	r7, #20
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <SetOutputLimits>:

void SetOutputLimits(PID_instance *val, float Min, float Max)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a90:	edc7 0a01 	vstr	s1, [r7, #4]
   if(Min > Max) return;
 8001a94:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a98:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa4:	dc44      	bgt.n	8001b30 <SetOutputLimits+0xac>
   val->outMin = Min;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	68ba      	ldr	r2, [r7, #8]
 8001aaa:	621a      	str	r2, [r3, #32]
   val->outMax = Max;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	625a      	str	r2, [r3, #36]	; 0x24

   if(val->Output > val->outMax) val->Output = val->outMax;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001abe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac6:	dd04      	ble.n	8001ad2 <SetOutputLimits+0x4e>
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	e00e      	b.n	8001af0 <SetOutputLimits+0x6c>
   else if(val->Output < val->outMin) val->Output = val->outMin;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	edd3 7a08 	vldr	s15, [r3, #32]
 8001ade:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae6:	d503      	bpl.n	8001af0 <SetOutputLimits+0x6c>
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	6a1a      	ldr	r2, [r3, #32]
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	605a      	str	r2, [r3, #4]

   if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	ed93 7a03 	vldr	s14, [r3, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001afc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b04:	dd04      	ble.n	8001b10 <SetOutputLimits+0x8c>
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	e010      	b.n	8001b32 <SetOutputLimits+0xae>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b24:	d505      	bpl.n	8001b32 <SetOutputLimits+0xae>
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	6a1a      	ldr	r2, [r3, #32]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	e000      	b.n	8001b32 <SetOutputLimits+0xae>
   if(Min > Max) return;
 8001b30:	bf00      	nop
}
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <SetMode>:

void SetMode(PID_instance *val, int Mode)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
    uint8_t newAuto = (Mode == AUTOMATIC);
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	bf0c      	ite	eq
 8001b4c:	2301      	moveq	r3, #1
 8001b4e:	2300      	movne	r3, #0
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	73fb      	strb	r3, [r7, #15]
    if(newAuto == !val->inAuto)
 8001b54:	7bfb      	ldrb	r3, [r7, #15]
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8001b5c:	2a00      	cmp	r2, #0
 8001b5e:	bf0c      	ite	eq
 8001b60:	2201      	moveq	r2, #1
 8001b62:	2200      	movne	r2, #0
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d102      	bne.n	8001b70 <SetMode+0x34>
    {  /*we just went from manual to auto*/
        Initialize(val);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 f808 	bl	8001b80 <Initialize>
    }
    val->inAuto = newAuto;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	7bfa      	ldrb	r2, [r7, #15]
 8001b74:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 8001b78:	bf00      	nop
 8001b7a:	3710      	adds	r7, #16
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <Initialize>:

void Initialize(PID_instance *val)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	val->lastInput = val->Input;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	611a      	str	r2, [r3, #16]
	val->outputSum = val->Output;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685a      	ldr	r2, [r3, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	60da      	str	r2, [r3, #12]
   if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001ba4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bac:	dd04      	ble.n	8001bb8 <Initialize+0x38>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	60da      	str	r2, [r3, #12]
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
}
 8001bb6:	e00f      	b.n	8001bd8 <Initialize+0x58>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	ed93 7a03 	vldr	s14, [r3, #12]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	edd3 7a08 	vldr	s15, [r3, #32]
 8001bc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bcc:	d400      	bmi.n	8001bd0 <Initialize+0x50>
}
 8001bce:	e003      	b.n	8001bd8 <Initialize+0x58>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a1a      	ldr	r2, [r3, #32]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	60da      	str	r2, [r3, #12]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <SetControllerDirection>:

void SetControllerDirection(PID_instance *val, int Direction)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
	val->controllerDirection = Direction;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <PrintServerPrintf>:
/* For convenience, define a pointer to UART handle */
UART_HandleTypeDef *uart_handle_p = &huart1;

volatile uint8_t buff[PRINT_BUFFER_SIZE];
void PrintServerPrintf(const char *fmt, ...)
{
 8001c00:	b40f      	push	{r0, r1, r2, r3}
 8001c02:	b590      	push	{r4, r7, lr}
 8001c04:	b083      	sub	sp, #12
 8001c06:	af00      	add	r7, sp, #0
/* local variable to store the final text string to be sent to UART */

/* va_list is a type to hold information about variable arguments */
va_list args;
/* va_start must be called before accessing variable argument list */
va_start(args, fmt);
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	607b      	str	r3, [r7, #4]
*
* The vsnprintf() function converts each entry in the argument list
* according to the corresponding format specifier in format. The format has
* the same form and function as the format string for the printf()
* function. */
vsnprintf((char *)buff, PRINT_BUFFER_SIZE, fmt, args);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c16:	480b      	ldr	r0, [pc, #44]	; (8001c44 <PrintServerPrintf+0x44>)
 8001c18:	f00a fefa 	bl	800ca10 <vsniprintf>
/* va_end should be executed before the function returns whenever
* va_start has been previously used in that function */
va_end(args);
HAL_UART_Transmit_DMA(uart_handle_p, (uint8_t *)buff, strlen((char *)buff));
 8001c1c:	4b0a      	ldr	r3, [pc, #40]	; (8001c48 <PrintServerPrintf+0x48>)
 8001c1e:	681c      	ldr	r4, [r3, #0]
 8001c20:	4808      	ldr	r0, [pc, #32]	; (8001c44 <PrintServerPrintf+0x44>)
 8001c22:	f7fe fafd 	bl	8000220 <strlen>
 8001c26:	4603      	mov	r3, r0
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	4905      	ldr	r1, [pc, #20]	; (8001c44 <PrintServerPrintf+0x44>)
 8001c2e:	4620      	mov	r0, r4
 8001c30:	f009 fbc8 	bl	800b3c4 <HAL_UART_Transmit_DMA>
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001c3e:	b004      	add	sp, #16
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	20000320 	.word	0x20000320
 8001c48:	200000e8 	.word	0x200000e8

08001c4c <ADC_CAL_init>:
VT_Callback VT_IRQ_callback;
Voltage_Temp VT_data;

#define Vref 3000

int32_t ADC_CAL_init(ADC_HandleTypeDef *hadc){
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b094      	sub	sp, #80	; 0x50
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef HAL_status;
	ADC_HandleTypeDef *adc_handle_CAL;

	//check if pointer is NULL
	if(hadc == NULL)return -1; //null pointer error
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d102      	bne.n	8001c60 <ADC_CAL_init+0x14>
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5e:	e1cd      	b.n	8001ffc <ADC_CAL_init+0x3b0>

	//copy pointer
	adc_handle_CAL = hadc;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	64bb      	str	r3, [r7, #72]	; 0x48

	//do a calibration
	HAL_status = HAL_ADCEx_Calibration_Start(adc_handle_CAL, ADC_SINGLE_ENDED);
 8001c64:	217f      	movs	r1, #127	; 0x7f
 8001c66:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001c68:	f003 ffc8 	bl	8005bfc <HAL_ADCEx_Calibration_Start>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (HAL_status != HAL_OK)return -2; //ADC calibration failed
 8001c72:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d002      	beq.n	8001c80 <ADC_CAL_init+0x34>
 8001c7a:	f06f 0301 	mvn.w	r3, #1
 8001c7e:	e1bd      	b.n	8001ffc <ADC_CAL_init+0x3b0>

	//start ADC
	uint16_t calibrating = number_of_calibration_points;
 8001c80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c84:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	volatile uint32_t Voltage_offset_temp[3] = {0};
 8001c88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001c94:	f107 0308 	add.w	r3, r7, #8
 8001c98:	2220      	movs	r2, #32
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f00a fec5 	bl	800ca2c <memset>
	while(calibrating){
 8001ca2:	e19c      	b.n	8001fde <ADC_CAL_init+0x392>
		sConfig.Channel = ADC_CHANNEL_0;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	60bb      	str	r3, [r7, #8]
		HAL_status = HAL_ADC_ConfigChannel(adc_handle_CAL, &sConfig); // required for code to sample both channels, why?
 8001ca8:	f107 0308 	add.w	r3, r7, #8
 8001cac:	4619      	mov	r1, r3
 8001cae:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001cb0:	f003 f950 	bl	8004f54 <HAL_ADC_ConfigChannel>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001cba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d002      	beq.n	8001cc8 <ADC_CAL_init+0x7c>
 8001cc2:	f06f 0302 	mvn.w	r3, #2
 8001cc6:	e199      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		HAL_status = HAL_ADC_Start(adc_handle_CAL);
 8001cc8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001cca:	f002 fc8b 	bl	80045e4 <HAL_ADC_Start>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001cd4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d002      	beq.n	8001ce2 <ADC_CAL_init+0x96>
 8001cdc:	f06f 0302 	mvn.w	r3, #2
 8001ce0:	e18c      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		//whait until the ADC has gotten the value
		HAL_status = HAL_ADC_PollForConversion(adc_handle_CAL, 1000);
 8001ce2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ce6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001ce8:	f002 fd6c 	bl	80047c4 <HAL_ADC_PollForConversion>
 8001cec:	4603      	mov	r3, r0
 8001cee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status == HAL_TIMEOUT)return -4; //ADC timeout
 8001cf2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001cf6:	2b03      	cmp	r3, #3
 8001cf8:	d102      	bne.n	8001d00 <ADC_CAL_init+0xb4>
 8001cfa:	f06f 0303 	mvn.w	r3, #3
 8001cfe:	e17d      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		if (HAL_status != HAL_OK)return -5; //ADC failed
 8001d00:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d002      	beq.n	8001d0e <ADC_CAL_init+0xc2>
 8001d08:	f06f 0304 	mvn.w	r3, #4
 8001d0c:	e176      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		uint32_t M3_raw = HAL_ADC_GetValue(adc_handle_CAL);
 8001d0e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001d10:	f002 fee4 	bl	8004adc <HAL_ADC_GetValue>
 8001d14:	6438      	str	r0, [r7, #64]	; 0x40
		HAL_status = HAL_ADC_Stop(adc_handle_CAL);
 8001d16:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001d18:	f002 fd20 	bl	800475c <HAL_ADC_Stop>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -6; //ADC start failed
 8001d22:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <ADC_CAL_init+0xe4>
 8001d2a:	f06f 0305 	mvn.w	r3, #5
 8001d2e:	e165      	b.n	8001ffc <ADC_CAL_init+0x3b0>

		sConfig.Channel = ADC_CHANNEL_1;
 8001d30:	4bb4      	ldr	r3, [pc, #720]	; (8002004 <ADC_CAL_init+0x3b8>)
 8001d32:	60bb      	str	r3, [r7, #8]
		HAL_status = HAL_ADC_ConfigChannel(adc_handle_CAL, &sConfig); // required for code to sample both channels, why?
 8001d34:	f107 0308 	add.w	r3, r7, #8
 8001d38:	4619      	mov	r1, r3
 8001d3a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001d3c:	f003 f90a 	bl	8004f54 <HAL_ADC_ConfigChannel>
 8001d40:	4603      	mov	r3, r0
 8001d42:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001d46:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d002      	beq.n	8001d54 <ADC_CAL_init+0x108>
 8001d4e:	f06f 0302 	mvn.w	r3, #2
 8001d52:	e153      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		HAL_status = HAL_ADC_Start(adc_handle_CAL);
 8001d54:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001d56:	f002 fc45 	bl	80045e4 <HAL_ADC_Start>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001d60:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d002      	beq.n	8001d6e <ADC_CAL_init+0x122>
 8001d68:	f06f 0302 	mvn.w	r3, #2
 8001d6c:	e146      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		//whait until the ADC has gotten the value
		HAL_status = HAL_ADC_PollForConversion(adc_handle_CAL, 1000);
 8001d6e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d72:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001d74:	f002 fd26 	bl	80047c4 <HAL_ADC_PollForConversion>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status == HAL_TIMEOUT)return -4; //ADC timeout
 8001d7e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001d82:	2b03      	cmp	r3, #3
 8001d84:	d102      	bne.n	8001d8c <ADC_CAL_init+0x140>
 8001d86:	f06f 0303 	mvn.w	r3, #3
 8001d8a:	e137      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		if (HAL_status != HAL_OK)return -5; //ADC failed
 8001d8c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d002      	beq.n	8001d9a <ADC_CAL_init+0x14e>
 8001d94:	f06f 0304 	mvn.w	r3, #4
 8001d98:	e130      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		uint32_t M2_raw = HAL_ADC_GetValue(adc_handle_CAL);
 8001d9a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001d9c:	f002 fe9e 	bl	8004adc <HAL_ADC_GetValue>
 8001da0:	63f8      	str	r0, [r7, #60]	; 0x3c
		HAL_status = HAL_ADC_Stop(adc_handle_CAL);
 8001da2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001da4:	f002 fcda 	bl	800475c <HAL_ADC_Stop>
 8001da8:	4603      	mov	r3, r0
 8001daa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -6; //ADC start failed
 8001dae:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <ADC_CAL_init+0x170>
 8001db6:	f06f 0305 	mvn.w	r3, #5
 8001dba:	e11f      	b.n	8001ffc <ADC_CAL_init+0x3b0>

		sConfig.Channel = ADC_CHANNEL_2;
 8001dbc:	4b92      	ldr	r3, [pc, #584]	; (8002008 <ADC_CAL_init+0x3bc>)
 8001dbe:	60bb      	str	r3, [r7, #8]
		HAL_status = HAL_ADC_ConfigChannel(adc_handle_CAL, &sConfig); // required for code to sample both channels, why?
 8001dc0:	f107 0308 	add.w	r3, r7, #8
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001dc8:	f003 f8c4 	bl	8004f54 <HAL_ADC_ConfigChannel>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001dd2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d002      	beq.n	8001de0 <ADC_CAL_init+0x194>
 8001dda:	f06f 0302 	mvn.w	r3, #2
 8001dde:	e10d      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		HAL_status = HAL_ADC_Start(adc_handle_CAL);
 8001de0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001de2:	f002 fbff 	bl	80045e4 <HAL_ADC_Start>
 8001de6:	4603      	mov	r3, r0
 8001de8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001dec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d002      	beq.n	8001dfa <ADC_CAL_init+0x1ae>
 8001df4:	f06f 0302 	mvn.w	r3, #2
 8001df8:	e100      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		//whait until the ADC has gotten the value
		HAL_status = HAL_ADC_PollForConversion(adc_handle_CAL, 1000);
 8001dfa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001dfe:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e00:	f002 fce0 	bl	80047c4 <HAL_ADC_PollForConversion>
 8001e04:	4603      	mov	r3, r0
 8001e06:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status == HAL_TIMEOUT)return -4; //ADC timeout
 8001e0a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e0e:	2b03      	cmp	r3, #3
 8001e10:	d102      	bne.n	8001e18 <ADC_CAL_init+0x1cc>
 8001e12:	f06f 0303 	mvn.w	r3, #3
 8001e16:	e0f1      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		if (HAL_status != HAL_OK)return -5; //ADC failed
 8001e18:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d002      	beq.n	8001e26 <ADC_CAL_init+0x1da>
 8001e20:	f06f 0304 	mvn.w	r3, #4
 8001e24:	e0ea      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		uint32_t M1_raw = HAL_ADC_GetValue(adc_handle_CAL);
 8001e26:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e28:	f002 fe58 	bl	8004adc <HAL_ADC_GetValue>
 8001e2c:	63b8      	str	r0, [r7, #56]	; 0x38
		HAL_status = HAL_ADC_Stop(adc_handle_CAL);
 8001e2e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e30:	f002 fc94 	bl	800475c <HAL_ADC_Stop>
 8001e34:	4603      	mov	r3, r0
 8001e36:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -6; //ADC start failed
 8001e3a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d002      	beq.n	8001e48 <ADC_CAL_init+0x1fc>
 8001e42:	f06f 0305 	mvn.w	r3, #5
 8001e46:	e0d9      	b.n	8001ffc <ADC_CAL_init+0x3b0>

		sConfig.Channel = ADC_CHANNEL_3;
 8001e48:	4b70      	ldr	r3, [pc, #448]	; (800200c <ADC_CAL_init+0x3c0>)
 8001e4a:	60bb      	str	r3, [r7, #8]
		HAL_status = HAL_ADC_ConfigChannel(adc_handle_CAL, &sConfig); // required for code to sample both channels, why?
 8001e4c:	f107 0308 	add.w	r3, r7, #8
 8001e50:	4619      	mov	r1, r3
 8001e52:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e54:	f003 f87e 	bl	8004f54 <HAL_ADC_ConfigChannel>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001e5e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d002      	beq.n	8001e6c <ADC_CAL_init+0x220>
 8001e66:	f06f 0302 	mvn.w	r3, #2
 8001e6a:	e0c7      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		HAL_status = HAL_ADC_Start(adc_handle_CAL);
 8001e6c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e6e:	f002 fbb9 	bl	80045e4 <HAL_ADC_Start>
 8001e72:	4603      	mov	r3, r0
 8001e74:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001e78:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d002      	beq.n	8001e86 <ADC_CAL_init+0x23a>
 8001e80:	f06f 0302 	mvn.w	r3, #2
 8001e84:	e0ba      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		//whait until the ADC has gotten the value
		HAL_status = HAL_ADC_PollForConversion(adc_handle_CAL, 1000);
 8001e86:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001e8a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e8c:	f002 fc9a 	bl	80047c4 <HAL_ADC_PollForConversion>
 8001e90:	4603      	mov	r3, r0
 8001e92:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status == HAL_TIMEOUT)return -4; //ADC timeout
 8001e96:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e9a:	2b03      	cmp	r3, #3
 8001e9c:	d102      	bne.n	8001ea4 <ADC_CAL_init+0x258>
 8001e9e:	f06f 0303 	mvn.w	r3, #3
 8001ea2:	e0ab      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		if (HAL_status != HAL_OK)return -5; //ADC failed
 8001ea4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <ADC_CAL_init+0x266>
 8001eac:	f06f 0304 	mvn.w	r3, #4
 8001eb0:	e0a4      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		uint32_t vdda_raw = HAL_ADC_GetValue(adc_handle_CAL);
 8001eb2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001eb4:	f002 fe12 	bl	8004adc <HAL_ADC_GetValue>
 8001eb8:	6378      	str	r0, [r7, #52]	; 0x34
		HAL_status = HAL_ADC_Stop(adc_handle_CAL);
 8001eba:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001ebc:	f002 fc4e 	bl	800475c <HAL_ADC_Stop>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -6; //ADC start failed
 8001ec6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d002      	beq.n	8001ed4 <ADC_CAL_init+0x288>
 8001ece:	f06f 0305 	mvn.w	r3, #5
 8001ed2:	e093      	b.n	8001ffc <ADC_CAL_init+0x3b0>
		//get current samples;
		VDDA = (int16_t)3000*(*vrefint)/(vdda_raw/number_of_oversample);
 8001ed4:	4b4e      	ldr	r3, [pc, #312]	; (8002010 <ADC_CAL_init+0x3c4>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	881b      	ldrh	r3, [r3, #0]
 8001eda:	461a      	mov	r2, r3
 8001edc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001ee0:	fb02 f303 	mul.w	r3, r2, r3
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ee8:	091b      	lsrs	r3, r3, #4
 8001eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eee:	b21a      	sxth	r2, r3
 8001ef0:	4b48      	ldr	r3, [pc, #288]	; (8002014 <ADC_CAL_init+0x3c8>)
 8001ef2:	801a      	strh	r2, [r3, #0]
		Voltage_offset_temp[0] += (int32_t)((M1_raw/number_of_oversample*VDDA)/4095)*153/100; //*153/100
 8001ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ef6:	091b      	lsrs	r3, r3, #4
 8001ef8:	4a46      	ldr	r2, [pc, #280]	; (8002014 <ADC_CAL_init+0x3c8>)
 8001efa:	8812      	ldrh	r2, [r2, #0]
 8001efc:	b212      	sxth	r2, r2
 8001efe:	fb03 f202 	mul.w	r2, r3, r2
 8001f02:	4b45      	ldr	r3, [pc, #276]	; (8002018 <ADC_CAL_init+0x3cc>)
 8001f04:	fba3 1302 	umull	r1, r3, r3, r2
 8001f08:	1ad2      	subs	r2, r2, r3
 8001f0a:	0852      	lsrs	r2, r2, #1
 8001f0c:	4413      	add	r3, r2
 8001f0e:	0adb      	lsrs	r3, r3, #11
 8001f10:	461a      	mov	r2, r3
 8001f12:	4613      	mov	r3, r2
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	4413      	add	r3, r2
 8001f18:	011a      	lsls	r2, r3, #4
 8001f1a:	4413      	add	r3, r2
 8001f1c:	4a3f      	ldr	r2, [pc, #252]	; (800201c <ADC_CAL_init+0x3d0>)
 8001f1e:	fb82 1203 	smull	r1, r2, r2, r3
 8001f22:	1152      	asrs	r2, r2, #5
 8001f24:	17db      	asrs	r3, r3, #31
 8001f26:	1ad2      	subs	r2, r2, r3
 8001f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f2a:	4413      	add	r3, r2
 8001f2c:	62bb      	str	r3, [r7, #40]	; 0x28
		Voltage_offset_temp[1] += (int32_t)((M2_raw/number_of_oversample*VDDA)/4095)*153/100;
 8001f2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f30:	091b      	lsrs	r3, r3, #4
 8001f32:	4a38      	ldr	r2, [pc, #224]	; (8002014 <ADC_CAL_init+0x3c8>)
 8001f34:	8812      	ldrh	r2, [r2, #0]
 8001f36:	b212      	sxth	r2, r2
 8001f38:	fb03 f202 	mul.w	r2, r3, r2
 8001f3c:	4b36      	ldr	r3, [pc, #216]	; (8002018 <ADC_CAL_init+0x3cc>)
 8001f3e:	fba3 1302 	umull	r1, r3, r3, r2
 8001f42:	1ad2      	subs	r2, r2, r3
 8001f44:	0852      	lsrs	r2, r2, #1
 8001f46:	4413      	add	r3, r2
 8001f48:	0adb      	lsrs	r3, r3, #11
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	4413      	add	r3, r2
 8001f52:	011a      	lsls	r2, r3, #4
 8001f54:	4413      	add	r3, r2
 8001f56:	4a31      	ldr	r2, [pc, #196]	; (800201c <ADC_CAL_init+0x3d0>)
 8001f58:	fb82 1203 	smull	r1, r2, r2, r3
 8001f5c:	1152      	asrs	r2, r2, #5
 8001f5e:	17db      	asrs	r3, r3, #31
 8001f60:	1ad2      	subs	r2, r2, r3
 8001f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f64:	4413      	add	r3, r2
 8001f66:	62fb      	str	r3, [r7, #44]	; 0x2c
		Voltage_offset_temp[2] += (int32_t)((M3_raw/number_of_oversample*VDDA)/4095)*153/100;
 8001f68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f6a:	091b      	lsrs	r3, r3, #4
 8001f6c:	4a29      	ldr	r2, [pc, #164]	; (8002014 <ADC_CAL_init+0x3c8>)
 8001f6e:	8812      	ldrh	r2, [r2, #0]
 8001f70:	b212      	sxth	r2, r2
 8001f72:	fb03 f202 	mul.w	r2, r3, r2
 8001f76:	4b28      	ldr	r3, [pc, #160]	; (8002018 <ADC_CAL_init+0x3cc>)
 8001f78:	fba3 1302 	umull	r1, r3, r3, r2
 8001f7c:	1ad2      	subs	r2, r2, r3
 8001f7e:	0852      	lsrs	r2, r2, #1
 8001f80:	4413      	add	r3, r2
 8001f82:	0adb      	lsrs	r3, r3, #11
 8001f84:	461a      	mov	r2, r3
 8001f86:	4613      	mov	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	011a      	lsls	r2, r3, #4
 8001f8e:	4413      	add	r3, r2
 8001f90:	4a22      	ldr	r2, [pc, #136]	; (800201c <ADC_CAL_init+0x3d0>)
 8001f92:	fb82 1203 	smull	r1, r2, r2, r3
 8001f96:	1152      	asrs	r2, r2, #5
 8001f98:	17db      	asrs	r3, r3, #31
 8001f9a:	1ad2      	subs	r2, r2, r3
 8001f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f9e:	4413      	add	r3, r2
 8001fa0:	633b      	str	r3, [r7, #48]	; 0x30
		calibrating--;
 8001fa2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

		if(!calibrating){
 8001fac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d114      	bne.n	8001fde <ADC_CAL_init+0x392>
			Voltage_offset[0] = Voltage_offset_temp[0]/number_of_calibration_points;
 8001fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fb6:	4a1a      	ldr	r2, [pc, #104]	; (8002020 <ADC_CAL_init+0x3d4>)
 8001fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fbc:	099b      	lsrs	r3, r3, #6
 8001fbe:	4a19      	ldr	r2, [pc, #100]	; (8002024 <ADC_CAL_init+0x3d8>)
 8001fc0:	6013      	str	r3, [r2, #0]
			Voltage_offset[1] = Voltage_offset_temp[1]/number_of_calibration_points;
 8001fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc4:	4a16      	ldr	r2, [pc, #88]	; (8002020 <ADC_CAL_init+0x3d4>)
 8001fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fca:	099b      	lsrs	r3, r3, #6
 8001fcc:	4a15      	ldr	r2, [pc, #84]	; (8002024 <ADC_CAL_init+0x3d8>)
 8001fce:	6053      	str	r3, [r2, #4]
			Voltage_offset[2] = Voltage_offset_temp[2]/number_of_calibration_points;
 8001fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fd2:	4a13      	ldr	r2, [pc, #76]	; (8002020 <ADC_CAL_init+0x3d4>)
 8001fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd8:	099b      	lsrs	r3, r3, #6
 8001fda:	4a12      	ldr	r2, [pc, #72]	; (8002024 <ADC_CAL_init+0x3d8>)
 8001fdc:	6093      	str	r3, [r2, #8]
	while(calibrating){
 8001fde:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f47f ae5e 	bne.w	8001ca4 <ADC_CAL_init+0x58>
	}



	//---------------DAC DEBUG-------------
	HAL_DAC_Init(&hdac1);
 8001fe8:	480f      	ldr	r0, [pc, #60]	; (8002028 <ADC_CAL_init+0x3dc>)
 8001fea:	f004 f84e 	bl	800608a <HAL_DAC_Init>
	HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8001fee:	2100      	movs	r1, #0
 8001ff0:	480d      	ldr	r0, [pc, #52]	; (8002028 <ADC_CAL_init+0x3dc>)
 8001ff2:	f004 f86c 	bl	80060ce <HAL_DAC_Start>


	return VDDA; //success
 8001ff6:	4b07      	ldr	r3, [pc, #28]	; (8002014 <ADC_CAL_init+0x3c8>)
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	b21b      	sxth	r3, r3
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3750      	adds	r7, #80	; 0x50
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	04300002 	.word	0x04300002
 8002008:	08600004 	.word	0x08600004
 800200c:	0c900008 	.word	0x0c900008
 8002010:	200000ec 	.word	0x200000ec
 8002014:	2000056c 	.word	0x2000056c
 8002018:	00100101 	.word	0x00100101
 800201c:	51eb851f 	.word	0x51eb851f
 8002020:	10624dd3 	.word	0x10624dd3
 8002024:	20000560 	.word	0x20000560
 8002028:	20000780 	.word	0x20000780

0800202c <current_init>:

void current_init(Current_Callback __IRQ_callback){
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
	ADC_CAL_init(&hadc1);
 8002034:	4807      	ldr	r0, [pc, #28]	; (8002054 <current_init+0x28>)
 8002036:	f7ff fe09 	bl	8001c4c <ADC_CAL_init>

	Curent_IRQ_callback = __IRQ_callback;
 800203a:	4a07      	ldr	r2, [pc, #28]	; (8002058 <current_init+0x2c>)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6013      	str	r3, [r2, #0]

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_result_DMA, number_of_channels*2);
 8002040:	2208      	movs	r2, #8
 8002042:	4906      	ldr	r1, [pc, #24]	; (800205c <current_init+0x30>)
 8002044:	4803      	ldr	r0, [pc, #12]	; (8002054 <current_init+0x28>)
 8002046:	f002 fc95 	bl	8004974 <HAL_ADC_Start_DMA>
}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	200005e4 	.word	0x200005e4
 8002058:	20000570 	.word	0x20000570
 800205c:	20000520 	.word	0x20000520

08002060 <voltage_temperature_init>:
void voltage_temperature_init(VT_Callback __IRQ_callback){
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
	VT_IRQ_callback = __IRQ_callback;
 8002068:	4a05      	ldr	r2, [pc, #20]	; (8002080 <voltage_temperature_init+0x20>)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6013      	str	r3, [r2, #0]

	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)VT_adc_result_DMA, number_of_VT_channels*2);
 800206e:	2208      	movs	r2, #8
 8002070:	4904      	ldr	r1, [pc, #16]	; (8002084 <voltage_temperature_init+0x24>)
 8002072:	4805      	ldr	r0, [pc, #20]	; (8002088 <voltage_temperature_init+0x28>)
 8002074:	f002 fc7e 	bl	8004974 <HAL_ADC_Start_DMA>
}
 8002078:	bf00      	nop
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	20000584 	.word	0x20000584
 8002084:	20000540 	.word	0x20000540
 8002088:	20000650 	.word	0x20000650

0800208c <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1){
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a78      	ldr	r2, [pc, #480]	; (8002278 <HAL_ADC_ConvHalfCpltCallback+0x1ec>)
 8002098:	4293      	cmp	r3, r2
 800209a:	f040 8093 	bne.w	80021c4 <HAL_ADC_ConvHalfCpltCallback+0x138>
		VDDA = (int16_t)3000*(*vrefint)/(adc_result_DMA[3]/number_of_oversample);
 800209e:	4b77      	ldr	r3, [pc, #476]	; (800227c <HAL_ADC_ConvHalfCpltCallback+0x1f0>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	881b      	ldrh	r3, [r3, #0]
 80020a4:	461a      	mov	r2, r3
 80020a6:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80020aa:	fb02 f303 	mul.w	r3, r2, r3
 80020ae:	461a      	mov	r2, r3
 80020b0:	4b73      	ldr	r3, [pc, #460]	; (8002280 <HAL_ADC_ConvHalfCpltCallback+0x1f4>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	091b      	lsrs	r3, r3, #4
 80020b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ba:	b21a      	sxth	r2, r3
 80020bc:	4b71      	ldr	r3, [pc, #452]	; (8002284 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 80020be:	801a      	strh	r2, [r3, #0]
		data.Current_M1 = -(int32_t)((((adc_result_DMA[2]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[0])*50;
 80020c0:	4b6f      	ldr	r3, [pc, #444]	; (8002280 <HAL_ADC_ConvHalfCpltCallback+0x1f4>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	091b      	lsrs	r3, r3, #4
 80020c6:	4a6f      	ldr	r2, [pc, #444]	; (8002284 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 80020c8:	8812      	ldrh	r2, [r2, #0]
 80020ca:	b212      	sxth	r2, r2
 80020cc:	fb03 f202 	mul.w	r2, r3, r2
 80020d0:	4b6d      	ldr	r3, [pc, #436]	; (8002288 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 80020d2:	fba3 1302 	umull	r1, r3, r3, r2
 80020d6:	1ad2      	subs	r2, r2, r3
 80020d8:	0852      	lsrs	r2, r2, #1
 80020da:	4413      	add	r3, r2
 80020dc:	0ada      	lsrs	r2, r3, #11
 80020de:	4613      	mov	r3, r2
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	4413      	add	r3, r2
 80020e4:	011a      	lsls	r2, r3, #4
 80020e6:	4413      	add	r3, r2
 80020e8:	4a68      	ldr	r2, [pc, #416]	; (800228c <HAL_ADC_ConvHalfCpltCallback+0x200>)
 80020ea:	fba2 2303 	umull	r2, r3, r2, r3
 80020ee:	095a      	lsrs	r2, r3, #5
 80020f0:	4b67      	ldr	r3, [pc, #412]	; (8002290 <HAL_ADC_ConvHalfCpltCallback+0x204>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	461a      	mov	r2, r3
 80020f8:	f06f 0331 	mvn.w	r3, #49	; 0x31
 80020fc:	fb02 f303 	mul.w	r3, r2, r3
 8002100:	4a64      	ldr	r2, [pc, #400]	; (8002294 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 8002102:	6013      	str	r3, [r2, #0]
		data.Current_M2 = -(int32_t)((((adc_result_DMA[1]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[1])*50;
 8002104:	4b5e      	ldr	r3, [pc, #376]	; (8002280 <HAL_ADC_ConvHalfCpltCallback+0x1f4>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	091b      	lsrs	r3, r3, #4
 800210a:	4a5e      	ldr	r2, [pc, #376]	; (8002284 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 800210c:	8812      	ldrh	r2, [r2, #0]
 800210e:	b212      	sxth	r2, r2
 8002110:	fb03 f202 	mul.w	r2, r3, r2
 8002114:	4b5c      	ldr	r3, [pc, #368]	; (8002288 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 8002116:	fba3 1302 	umull	r1, r3, r3, r2
 800211a:	1ad2      	subs	r2, r2, r3
 800211c:	0852      	lsrs	r2, r2, #1
 800211e:	4413      	add	r3, r2
 8002120:	0ada      	lsrs	r2, r3, #11
 8002122:	4613      	mov	r3, r2
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	4413      	add	r3, r2
 8002128:	011a      	lsls	r2, r3, #4
 800212a:	4413      	add	r3, r2
 800212c:	4a57      	ldr	r2, [pc, #348]	; (800228c <HAL_ADC_ConvHalfCpltCallback+0x200>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	095a      	lsrs	r2, r3, #5
 8002134:	4b56      	ldr	r3, [pc, #344]	; (8002290 <HAL_ADC_ConvHalfCpltCallback+0x204>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	461a      	mov	r2, r3
 800213c:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8002140:	fb02 f303 	mul.w	r3, r2, r3
 8002144:	4a53      	ldr	r2, [pc, #332]	; (8002294 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 8002146:	6053      	str	r3, [r2, #4]
		data.Current_M3 = -(int32_t)((((adc_result_DMA[0]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[2])*50;
 8002148:	4b4d      	ldr	r3, [pc, #308]	; (8002280 <HAL_ADC_ConvHalfCpltCallback+0x1f4>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	091b      	lsrs	r3, r3, #4
 800214e:	4a4d      	ldr	r2, [pc, #308]	; (8002284 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 8002150:	8812      	ldrh	r2, [r2, #0]
 8002152:	b212      	sxth	r2, r2
 8002154:	fb03 f202 	mul.w	r2, r3, r2
 8002158:	4b4b      	ldr	r3, [pc, #300]	; (8002288 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 800215a:	fba3 1302 	umull	r1, r3, r3, r2
 800215e:	1ad2      	subs	r2, r2, r3
 8002160:	0852      	lsrs	r2, r2, #1
 8002162:	4413      	add	r3, r2
 8002164:	0ada      	lsrs	r2, r3, #11
 8002166:	4613      	mov	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	4413      	add	r3, r2
 800216c:	011a      	lsls	r2, r3, #4
 800216e:	4413      	add	r3, r2
 8002170:	4a46      	ldr	r2, [pc, #280]	; (800228c <HAL_ADC_ConvHalfCpltCallback+0x200>)
 8002172:	fba2 2303 	umull	r2, r3, r2, r3
 8002176:	095a      	lsrs	r2, r3, #5
 8002178:	4b45      	ldr	r3, [pc, #276]	; (8002290 <HAL_ADC_ConvHalfCpltCallback+0x204>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	461a      	mov	r2, r3
 8002180:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8002184:	fb02 f303 	mul.w	r3, r2, r3
 8002188:	4a42      	ldr	r2, [pc, #264]	; (8002294 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 800218a:	6093      	str	r3, [r2, #8]
		data.Current_DC = (uint32_t)((abs((int)data.Current_M1)+abs((int)data.Current_M2)+abs((int)data.Current_M3))/2);
 800218c:	4b41      	ldr	r3, [pc, #260]	; (8002294 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002194:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002198:	4b3e      	ldr	r3, [pc, #248]	; (8002294 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2b00      	cmp	r3, #0
 800219e:	bfb8      	it	lt
 80021a0:	425b      	neglt	r3, r3
 80021a2:	441a      	add	r2, r3
 80021a4:	4b3b      	ldr	r3, [pc, #236]	; (8002294 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	bfb8      	it	lt
 80021ac:	425b      	neglt	r3, r3
 80021ae:	4413      	add	r3, r2
 80021b0:	0fda      	lsrs	r2, r3, #31
 80021b2:	4413      	add	r3, r2
 80021b4:	105b      	asrs	r3, r3, #1
 80021b6:	461a      	mov	r2, r3
 80021b8:	4b36      	ldr	r3, [pc, #216]	; (8002294 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 80021ba:	60da      	str	r2, [r3, #12]
		Curent_IRQ_callback(&data);
 80021bc:	4b36      	ldr	r3, [pc, #216]	; (8002298 <HAL_ADC_ConvHalfCpltCallback+0x20c>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4834      	ldr	r0, [pc, #208]	; (8002294 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 80021c2:	4798      	blx	r3
	}
	if (hadc == &hadc2){
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a35      	ldr	r2, [pc, #212]	; (800229c <HAL_ADC_ConvHalfCpltCallback+0x210>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d151      	bne.n	8002270 <HAL_ADC_ConvHalfCpltCallback+0x1e4>
		VT_data.Temp_NTC1 = (VT_adc_result_DMA[0]/number_of_VT_oversample*VDDA)/ADC_RES;
 80021cc:	4b34      	ldr	r3, [pc, #208]	; (80022a0 <HAL_ADC_ConvHalfCpltCallback+0x214>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	091b      	lsrs	r3, r3, #4
 80021d2:	4a2c      	ldr	r2, [pc, #176]	; (8002284 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 80021d4:	8812      	ldrh	r2, [r2, #0]
 80021d6:	b212      	sxth	r2, r2
 80021d8:	fb03 f202 	mul.w	r2, r3, r2
 80021dc:	4b2a      	ldr	r3, [pc, #168]	; (8002288 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 80021de:	fba3 1302 	umull	r1, r3, r3, r2
 80021e2:	1ad2      	subs	r2, r2, r3
 80021e4:	0852      	lsrs	r2, r2, #1
 80021e6:	4413      	add	r3, r2
 80021e8:	0adb      	lsrs	r3, r3, #11
 80021ea:	b25a      	sxtb	r2, r3
 80021ec:	4b2d      	ldr	r3, [pc, #180]	; (80022a4 <HAL_ADC_ConvHalfCpltCallback+0x218>)
 80021ee:	719a      	strb	r2, [r3, #6]
		VT_data.Temp_NTC2 = (VT_adc_result_DMA[1]/number_of_VT_oversample*VDDA)/ADC_RES;
 80021f0:	4b2b      	ldr	r3, [pc, #172]	; (80022a0 <HAL_ADC_ConvHalfCpltCallback+0x214>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	091b      	lsrs	r3, r3, #4
 80021f6:	4a23      	ldr	r2, [pc, #140]	; (8002284 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 80021f8:	8812      	ldrh	r2, [r2, #0]
 80021fa:	b212      	sxth	r2, r2
 80021fc:	fb03 f202 	mul.w	r2, r3, r2
 8002200:	4b21      	ldr	r3, [pc, #132]	; (8002288 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 8002202:	fba3 1302 	umull	r1, r3, r3, r2
 8002206:	1ad2      	subs	r2, r2, r3
 8002208:	0852      	lsrs	r2, r2, #1
 800220a:	4413      	add	r3, r2
 800220c:	0adb      	lsrs	r3, r3, #11
 800220e:	b25a      	sxtb	r2, r3
 8002210:	4b24      	ldr	r3, [pc, #144]	; (80022a4 <HAL_ADC_ConvHalfCpltCallback+0x218>)
 8002212:	71da      	strb	r2, [r3, #7]
		VT_data.V_Bat = (VT_adc_result_DMA[2]/number_of_VT_oversample*VDDA*34)/ADC_RES;
 8002214:	4b22      	ldr	r3, [pc, #136]	; (80022a0 <HAL_ADC_ConvHalfCpltCallback+0x214>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	091b      	lsrs	r3, r3, #4
 800221a:	4a1a      	ldr	r2, [pc, #104]	; (8002284 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 800221c:	8812      	ldrh	r2, [r2, #0]
 800221e:	b212      	sxth	r2, r2
 8002220:	fb03 f202 	mul.w	r2, r3, r2
 8002224:	4613      	mov	r3, r2
 8002226:	011b      	lsls	r3, r3, #4
 8002228:	4413      	add	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	461a      	mov	r2, r3
 800222e:	4b16      	ldr	r3, [pc, #88]	; (8002288 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 8002230:	fba3 1302 	umull	r1, r3, r3, r2
 8002234:	1ad2      	subs	r2, r2, r3
 8002236:	0852      	lsrs	r2, r2, #1
 8002238:	4413      	add	r3, r2
 800223a:	0adb      	lsrs	r3, r3, #11
 800223c:	4a19      	ldr	r2, [pc, #100]	; (80022a4 <HAL_ADC_ConvHalfCpltCallback+0x218>)
 800223e:	6013      	str	r3, [r2, #0]
		VT_data.V_aux = (VT_adc_result_DMA[3]/number_of_VT_oversample*VDDA*57)/ADC_RES/10;
 8002240:	4b17      	ldr	r3, [pc, #92]	; (80022a0 <HAL_ADC_ConvHalfCpltCallback+0x214>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	091b      	lsrs	r3, r3, #4
 8002246:	4a0f      	ldr	r2, [pc, #60]	; (8002284 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 8002248:	8812      	ldrh	r2, [r2, #0]
 800224a:	b212      	sxth	r2, r2
 800224c:	fb03 f202 	mul.w	r2, r3, r2
 8002250:	4613      	mov	r3, r2
 8002252:	00db      	lsls	r3, r3, #3
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	4413      	add	r3, r2
 800225a:	4a13      	ldr	r2, [pc, #76]	; (80022a8 <HAL_ADC_ConvHalfCpltCallback+0x21c>)
 800225c:	fba2 2303 	umull	r2, r3, r2, r3
 8002260:	0bdb      	lsrs	r3, r3, #15
 8002262:	b29a      	uxth	r2, r3
 8002264:	4b0f      	ldr	r3, [pc, #60]	; (80022a4 <HAL_ADC_ConvHalfCpltCallback+0x218>)
 8002266:	809a      	strh	r2, [r3, #4]
		VT_IRQ_callback(&VT_data);
 8002268:	4b10      	ldr	r3, [pc, #64]	; (80022ac <HAL_ADC_ConvHalfCpltCallback+0x220>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	480d      	ldr	r0, [pc, #52]	; (80022a4 <HAL_ADC_ConvHalfCpltCallback+0x218>)
 800226e:	4798      	blx	r3
	}
//	dac_value(data.Current_DC);
}
 8002270:	bf00      	nop
 8002272:	3708      	adds	r7, #8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	200005e4 	.word	0x200005e4
 800227c:	200000ec 	.word	0x200000ec
 8002280:	20000520 	.word	0x20000520
 8002284:	2000056c 	.word	0x2000056c
 8002288:	00100101 	.word	0x00100101
 800228c:	51eb851f 	.word	0x51eb851f
 8002290:	20000560 	.word	0x20000560
 8002294:	20000574 	.word	0x20000574
 8002298:	20000570 	.word	0x20000570
 800229c:	20000650 	.word	0x20000650
 80022a0:	20000540 	.word	0x20000540
 80022a4:	20000588 	.word	0x20000588
 80022a8:	ccd99a67 	.word	0xccd99a67
 80022ac:	20000584 	.word	0x20000584

080022b0 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1){
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a78      	ldr	r2, [pc, #480]	; (800249c <HAL_ADC_ConvCpltCallback+0x1ec>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	f040 8093 	bne.w	80023e8 <HAL_ADC_ConvCpltCallback+0x138>
		VDDA = (int16_t)3000*(*vrefint)/(adc_result_DMA[7]/number_of_oversample);
 80022c2:	4b77      	ldr	r3, [pc, #476]	; (80024a0 <HAL_ADC_ConvCpltCallback+0x1f0>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	881b      	ldrh	r3, [r3, #0]
 80022c8:	461a      	mov	r2, r3
 80022ca:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80022ce:	fb02 f303 	mul.w	r3, r2, r3
 80022d2:	461a      	mov	r2, r3
 80022d4:	4b73      	ldr	r3, [pc, #460]	; (80024a4 <HAL_ADC_ConvCpltCallback+0x1f4>)
 80022d6:	69db      	ldr	r3, [r3, #28]
 80022d8:	091b      	lsrs	r3, r3, #4
 80022da:	fbb2 f3f3 	udiv	r3, r2, r3
 80022de:	b21a      	sxth	r2, r3
 80022e0:	4b71      	ldr	r3, [pc, #452]	; (80024a8 <HAL_ADC_ConvCpltCallback+0x1f8>)
 80022e2:	801a      	strh	r2, [r3, #0]
		data.Current_M1 = -(int32_t)((((adc_result_DMA[6]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[0])*50;
 80022e4:	4b6f      	ldr	r3, [pc, #444]	; (80024a4 <HAL_ADC_ConvCpltCallback+0x1f4>)
 80022e6:	699b      	ldr	r3, [r3, #24]
 80022e8:	091b      	lsrs	r3, r3, #4
 80022ea:	4a6f      	ldr	r2, [pc, #444]	; (80024a8 <HAL_ADC_ConvCpltCallback+0x1f8>)
 80022ec:	8812      	ldrh	r2, [r2, #0]
 80022ee:	b212      	sxth	r2, r2
 80022f0:	fb03 f202 	mul.w	r2, r3, r2
 80022f4:	4b6d      	ldr	r3, [pc, #436]	; (80024ac <HAL_ADC_ConvCpltCallback+0x1fc>)
 80022f6:	fba3 1302 	umull	r1, r3, r3, r2
 80022fa:	1ad2      	subs	r2, r2, r3
 80022fc:	0852      	lsrs	r2, r2, #1
 80022fe:	4413      	add	r3, r2
 8002300:	0ada      	lsrs	r2, r3, #11
 8002302:	4613      	mov	r3, r2
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	4413      	add	r3, r2
 8002308:	011a      	lsls	r2, r3, #4
 800230a:	4413      	add	r3, r2
 800230c:	4a68      	ldr	r2, [pc, #416]	; (80024b0 <HAL_ADC_ConvCpltCallback+0x200>)
 800230e:	fba2 2303 	umull	r2, r3, r2, r3
 8002312:	095a      	lsrs	r2, r3, #5
 8002314:	4b67      	ldr	r3, [pc, #412]	; (80024b4 <HAL_ADC_ConvCpltCallback+0x204>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	461a      	mov	r2, r3
 800231c:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8002320:	fb02 f303 	mul.w	r3, r2, r3
 8002324:	4a64      	ldr	r2, [pc, #400]	; (80024b8 <HAL_ADC_ConvCpltCallback+0x208>)
 8002326:	6013      	str	r3, [r2, #0]
		data.Current_M2 = -(int32_t)((((adc_result_DMA[5]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[1])*50;
 8002328:	4b5e      	ldr	r3, [pc, #376]	; (80024a4 <HAL_ADC_ConvCpltCallback+0x1f4>)
 800232a:	695b      	ldr	r3, [r3, #20]
 800232c:	091b      	lsrs	r3, r3, #4
 800232e:	4a5e      	ldr	r2, [pc, #376]	; (80024a8 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8002330:	8812      	ldrh	r2, [r2, #0]
 8002332:	b212      	sxth	r2, r2
 8002334:	fb03 f202 	mul.w	r2, r3, r2
 8002338:	4b5c      	ldr	r3, [pc, #368]	; (80024ac <HAL_ADC_ConvCpltCallback+0x1fc>)
 800233a:	fba3 1302 	umull	r1, r3, r3, r2
 800233e:	1ad2      	subs	r2, r2, r3
 8002340:	0852      	lsrs	r2, r2, #1
 8002342:	4413      	add	r3, r2
 8002344:	0ada      	lsrs	r2, r3, #11
 8002346:	4613      	mov	r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	4413      	add	r3, r2
 800234c:	011a      	lsls	r2, r3, #4
 800234e:	4413      	add	r3, r2
 8002350:	4a57      	ldr	r2, [pc, #348]	; (80024b0 <HAL_ADC_ConvCpltCallback+0x200>)
 8002352:	fba2 2303 	umull	r2, r3, r2, r3
 8002356:	095a      	lsrs	r2, r3, #5
 8002358:	4b56      	ldr	r3, [pc, #344]	; (80024b4 <HAL_ADC_ConvCpltCallback+0x204>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	461a      	mov	r2, r3
 8002360:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8002364:	fb02 f303 	mul.w	r3, r2, r3
 8002368:	4a53      	ldr	r2, [pc, #332]	; (80024b8 <HAL_ADC_ConvCpltCallback+0x208>)
 800236a:	6053      	str	r3, [r2, #4]
		data.Current_M3 = -(int32_t)((((adc_result_DMA[4]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[2])*50;
 800236c:	4b4d      	ldr	r3, [pc, #308]	; (80024a4 <HAL_ADC_ConvCpltCallback+0x1f4>)
 800236e:	691b      	ldr	r3, [r3, #16]
 8002370:	091b      	lsrs	r3, r3, #4
 8002372:	4a4d      	ldr	r2, [pc, #308]	; (80024a8 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8002374:	8812      	ldrh	r2, [r2, #0]
 8002376:	b212      	sxth	r2, r2
 8002378:	fb03 f202 	mul.w	r2, r3, r2
 800237c:	4b4b      	ldr	r3, [pc, #300]	; (80024ac <HAL_ADC_ConvCpltCallback+0x1fc>)
 800237e:	fba3 1302 	umull	r1, r3, r3, r2
 8002382:	1ad2      	subs	r2, r2, r3
 8002384:	0852      	lsrs	r2, r2, #1
 8002386:	4413      	add	r3, r2
 8002388:	0ada      	lsrs	r2, r3, #11
 800238a:	4613      	mov	r3, r2
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	4413      	add	r3, r2
 8002390:	011a      	lsls	r2, r3, #4
 8002392:	4413      	add	r3, r2
 8002394:	4a46      	ldr	r2, [pc, #280]	; (80024b0 <HAL_ADC_ConvCpltCallback+0x200>)
 8002396:	fba2 2303 	umull	r2, r3, r2, r3
 800239a:	095a      	lsrs	r2, r3, #5
 800239c:	4b45      	ldr	r3, [pc, #276]	; (80024b4 <HAL_ADC_ConvCpltCallback+0x204>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	461a      	mov	r2, r3
 80023a4:	f06f 0331 	mvn.w	r3, #49	; 0x31
 80023a8:	fb02 f303 	mul.w	r3, r2, r3
 80023ac:	4a42      	ldr	r2, [pc, #264]	; (80024b8 <HAL_ADC_ConvCpltCallback+0x208>)
 80023ae:	6093      	str	r3, [r2, #8]
		data.Current_DC = (uint32_t)((abs((int)data.Current_M1)+abs((int)data.Current_M2)+abs((int)data.Current_M3))/2);
 80023b0:	4b41      	ldr	r3, [pc, #260]	; (80024b8 <HAL_ADC_ConvCpltCallback+0x208>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80023b8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80023bc:	4b3e      	ldr	r3, [pc, #248]	; (80024b8 <HAL_ADC_ConvCpltCallback+0x208>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	bfb8      	it	lt
 80023c4:	425b      	neglt	r3, r3
 80023c6:	441a      	add	r2, r3
 80023c8:	4b3b      	ldr	r3, [pc, #236]	; (80024b8 <HAL_ADC_ConvCpltCallback+0x208>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	bfb8      	it	lt
 80023d0:	425b      	neglt	r3, r3
 80023d2:	4413      	add	r3, r2
 80023d4:	0fda      	lsrs	r2, r3, #31
 80023d6:	4413      	add	r3, r2
 80023d8:	105b      	asrs	r3, r3, #1
 80023da:	461a      	mov	r2, r3
 80023dc:	4b36      	ldr	r3, [pc, #216]	; (80024b8 <HAL_ADC_ConvCpltCallback+0x208>)
 80023de:	60da      	str	r2, [r3, #12]
		Curent_IRQ_callback(&data);
 80023e0:	4b36      	ldr	r3, [pc, #216]	; (80024bc <HAL_ADC_ConvCpltCallback+0x20c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4834      	ldr	r0, [pc, #208]	; (80024b8 <HAL_ADC_ConvCpltCallback+0x208>)
 80023e6:	4798      	blx	r3
	}
	if (hadc == &hadc2){
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a35      	ldr	r2, [pc, #212]	; (80024c0 <HAL_ADC_ConvCpltCallback+0x210>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d151      	bne.n	8002494 <HAL_ADC_ConvCpltCallback+0x1e4>
		VT_data.Temp_NTC1 = (VT_adc_result_DMA[4]/number_of_VT_oversample*VDDA)/ADC_RES;
 80023f0:	4b34      	ldr	r3, [pc, #208]	; (80024c4 <HAL_ADC_ConvCpltCallback+0x214>)
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	091b      	lsrs	r3, r3, #4
 80023f6:	4a2c      	ldr	r2, [pc, #176]	; (80024a8 <HAL_ADC_ConvCpltCallback+0x1f8>)
 80023f8:	8812      	ldrh	r2, [r2, #0]
 80023fa:	b212      	sxth	r2, r2
 80023fc:	fb03 f202 	mul.w	r2, r3, r2
 8002400:	4b2a      	ldr	r3, [pc, #168]	; (80024ac <HAL_ADC_ConvCpltCallback+0x1fc>)
 8002402:	fba3 1302 	umull	r1, r3, r3, r2
 8002406:	1ad2      	subs	r2, r2, r3
 8002408:	0852      	lsrs	r2, r2, #1
 800240a:	4413      	add	r3, r2
 800240c:	0adb      	lsrs	r3, r3, #11
 800240e:	b25a      	sxtb	r2, r3
 8002410:	4b2d      	ldr	r3, [pc, #180]	; (80024c8 <HAL_ADC_ConvCpltCallback+0x218>)
 8002412:	719a      	strb	r2, [r3, #6]
		VT_data.Temp_NTC2 = (VT_adc_result_DMA[5]/number_of_VT_oversample*VDDA)/ADC_RES;
 8002414:	4b2b      	ldr	r3, [pc, #172]	; (80024c4 <HAL_ADC_ConvCpltCallback+0x214>)
 8002416:	695b      	ldr	r3, [r3, #20]
 8002418:	091b      	lsrs	r3, r3, #4
 800241a:	4a23      	ldr	r2, [pc, #140]	; (80024a8 <HAL_ADC_ConvCpltCallback+0x1f8>)
 800241c:	8812      	ldrh	r2, [r2, #0]
 800241e:	b212      	sxth	r2, r2
 8002420:	fb03 f202 	mul.w	r2, r3, r2
 8002424:	4b21      	ldr	r3, [pc, #132]	; (80024ac <HAL_ADC_ConvCpltCallback+0x1fc>)
 8002426:	fba3 1302 	umull	r1, r3, r3, r2
 800242a:	1ad2      	subs	r2, r2, r3
 800242c:	0852      	lsrs	r2, r2, #1
 800242e:	4413      	add	r3, r2
 8002430:	0adb      	lsrs	r3, r3, #11
 8002432:	b25a      	sxtb	r2, r3
 8002434:	4b24      	ldr	r3, [pc, #144]	; (80024c8 <HAL_ADC_ConvCpltCallback+0x218>)
 8002436:	71da      	strb	r2, [r3, #7]
		VT_data.V_Bat = (VT_adc_result_DMA[6]/number_of_VT_oversample*VDDA*34)/ADC_RES;
 8002438:	4b22      	ldr	r3, [pc, #136]	; (80024c4 <HAL_ADC_ConvCpltCallback+0x214>)
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	091b      	lsrs	r3, r3, #4
 800243e:	4a1a      	ldr	r2, [pc, #104]	; (80024a8 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8002440:	8812      	ldrh	r2, [r2, #0]
 8002442:	b212      	sxth	r2, r2
 8002444:	fb03 f202 	mul.w	r2, r3, r2
 8002448:	4613      	mov	r3, r2
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	4413      	add	r3, r2
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	461a      	mov	r2, r3
 8002452:	4b16      	ldr	r3, [pc, #88]	; (80024ac <HAL_ADC_ConvCpltCallback+0x1fc>)
 8002454:	fba3 1302 	umull	r1, r3, r3, r2
 8002458:	1ad2      	subs	r2, r2, r3
 800245a:	0852      	lsrs	r2, r2, #1
 800245c:	4413      	add	r3, r2
 800245e:	0adb      	lsrs	r3, r3, #11
 8002460:	4a19      	ldr	r2, [pc, #100]	; (80024c8 <HAL_ADC_ConvCpltCallback+0x218>)
 8002462:	6013      	str	r3, [r2, #0]
		VT_data.V_aux = (VT_adc_result_DMA[7]/number_of_VT_oversample*VDDA*57)/ADC_RES/10;
 8002464:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <HAL_ADC_ConvCpltCallback+0x214>)
 8002466:	69db      	ldr	r3, [r3, #28]
 8002468:	091b      	lsrs	r3, r3, #4
 800246a:	4a0f      	ldr	r2, [pc, #60]	; (80024a8 <HAL_ADC_ConvCpltCallback+0x1f8>)
 800246c:	8812      	ldrh	r2, [r2, #0]
 800246e:	b212      	sxth	r2, r2
 8002470:	fb03 f202 	mul.w	r2, r3, r2
 8002474:	4613      	mov	r3, r2
 8002476:	00db      	lsls	r3, r3, #3
 8002478:	1a9b      	subs	r3, r3, r2
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	4413      	add	r3, r2
 800247e:	4a13      	ldr	r2, [pc, #76]	; (80024cc <HAL_ADC_ConvCpltCallback+0x21c>)
 8002480:	fba2 2303 	umull	r2, r3, r2, r3
 8002484:	0bdb      	lsrs	r3, r3, #15
 8002486:	b29a      	uxth	r2, r3
 8002488:	4b0f      	ldr	r3, [pc, #60]	; (80024c8 <HAL_ADC_ConvCpltCallback+0x218>)
 800248a:	809a      	strh	r2, [r3, #4]
		VT_IRQ_callback(&VT_data);
 800248c:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <HAL_ADC_ConvCpltCallback+0x220>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	480d      	ldr	r0, [pc, #52]	; (80024c8 <HAL_ADC_ConvCpltCallback+0x218>)
 8002492:	4798      	blx	r3
	}
//	 dac_value(data.Current_DC);

}
 8002494:	bf00      	nop
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	200005e4 	.word	0x200005e4
 80024a0:	200000ec 	.word	0x200000ec
 80024a4:	20000520 	.word	0x20000520
 80024a8:	2000056c 	.word	0x2000056c
 80024ac:	00100101 	.word	0x00100101
 80024b0:	51eb851f 	.word	0x51eb851f
 80024b4:	20000560 	.word	0x20000560
 80024b8:	20000574 	.word	0x20000574
 80024bc:	20000570 	.word	0x20000570
 80024c0:	20000650 	.word	0x20000650
 80024c4:	20000540 	.word	0x20000540
 80024c8:	20000588 	.word	0x20000588
 80024cc:	ccd99a67 	.word	0xccd99a67
 80024d0:	20000584 	.word	0x20000584

080024d4 <dac_value>:

void dac_value(uint16_t V_dac){
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	80fb      	strh	r3, [r7, #6]
	uint16_t dac_value = ((V_dac*ADC_RES)/VDDA);
 80024de:	88fa      	ldrh	r2, [r7, #6]
 80024e0:	4613      	mov	r3, r2
 80024e2:	031b      	lsls	r3, r3, #12
 80024e4:	1a9b      	subs	r3, r3, r2
 80024e6:	4a08      	ldr	r2, [pc, #32]	; (8002508 <dac_value+0x34>)
 80024e8:	8812      	ldrh	r2, [r2, #0]
 80024ea:	b212      	sxth	r2, r2
 80024ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80024f0:	81fb      	strh	r3, [r7, #14]
	HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 80024f2:	89fb      	ldrh	r3, [r7, #14]
 80024f4:	2200      	movs	r2, #0
 80024f6:	2100      	movs	r1, #0
 80024f8:	4804      	ldr	r0, [pc, #16]	; (800250c <dac_value+0x38>)
 80024fa:	f003 fe3b 	bl	8006174 <HAL_DAC_SetValue>
}
 80024fe:	bf00      	nop
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	2000056c 	.word	0x2000056c
 800250c:	20000780 	.word	0x20000780

08002510 <FDCAN_Start>:
/*****************************************************************************/
/** Public API                                                              **/
/*****************************************************************************/

STATUS FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  /* Start the FDCAN bus */
  if (HAL_FDCAN_Start(hfdcan) != HAL_OK)
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f004 fc87 	bl	8006e2c <HAL_FDCAN_Start>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <FDCAN_Start+0x18>
  {
    return FDCAN_STATUS_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e00a      	b.n	800253e <FDCAN_Start+0x2e>
  }

  /* Activate the FIFO interrupt for respective fdcan controller */
  if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8002528:	2200      	movs	r2, #0
 800252a:	2101      	movs	r1, #1
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f004 fdc3 	bl	80070b8 <HAL_FDCAN_ActivateNotification>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <FDCAN_Start+0x2c>
  {
    return FDCAN_STATUS_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e000      	b.n	800253e <FDCAN_Start+0x2e>
  }

  return FDCAN_STATUS_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <FDCAN_addCallback>:

STATUS FDCAN_addCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t identifier, FDCANCallback *processData)
{
 8002548:	b480      	push	{r7}
 800254a:	b089      	sub	sp, #36	; 0x24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  /* Check if we have space to add a new Callback */
  if (FDCAN_listCallbacksCount >= FDCAN_MAX_CALLBACKS) {
 8002554:	4b18      	ldr	r3, [pc, #96]	; (80025b8 <FDCAN_addCallback+0x70>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2b09      	cmp	r3, #9
 800255a:	d901      	bls.n	8002560 <FDCAN_addCallback+0x18>
      return FDCAN_STATUS_MAX_LIMIT_REACHED;
 800255c:	2303      	movs	r3, #3
 800255e:	e025      	b.n	80025ac <FDCAN_addCallback+0x64>
  }

  /* Check if identifier already exists */
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 8002560:	2300      	movs	r3, #0
 8002562:	61fb      	str	r3, [r7, #28]
 8002564:	e00c      	b.n	8002580 <FDCAN_addCallback+0x38>
      if (FDCAN_listCallbacks[i].identifier == identifier) {
 8002566:	4a15      	ldr	r2, [pc, #84]	; (80025bc <FDCAN_addCallback+0x74>)
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4413      	add	r3, r2
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	68ba      	ldr	r2, [r7, #8]
 8002572:	429a      	cmp	r2, r3
 8002574:	d101      	bne.n	800257a <FDCAN_addCallback+0x32>
          return FDCAN_STATUS_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e018      	b.n	80025ac <FDCAN_addCallback+0x64>
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	3301      	adds	r3, #1
 800257e:	61fb      	str	r3, [r7, #28]
 8002580:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <FDCAN_addCallback+0x70>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	69fa      	ldr	r2, [r7, #28]
 8002586:	429a      	cmp	r2, r3
 8002588:	d3ed      	bcc.n	8002566 <FDCAN_addCallback+0x1e>
      }
  }

  /* Add the callback to the list and update the count */
  FDCAN_listCallbacks[FDCAN_listCallbacksCount] = (FDCANCallback_internal_t) {
 800258a:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <FDCAN_addCallback+0x70>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	490a      	ldr	r1, [pc, #40]	; (80025bc <FDCAN_addCallback+0x74>)
 8002592:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8002596:	4a09      	ldr	r2, [pc, #36]	; (80025bc <FDCAN_addCallback+0x74>)
 8002598:	00db      	lsls	r3, r3, #3
 800259a:	4413      	add	r3, r2
 800259c:	68ba      	ldr	r2, [r7, #8]
 800259e:	605a      	str	r2, [r3, #4]
      .fp = processData,
      .identifier = identifier
  };
  FDCAN_listCallbacksCount++;
 80025a0:	4b05      	ldr	r3, [pc, #20]	; (80025b8 <FDCAN_addCallback+0x70>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	3301      	adds	r3, #1
 80025a6:	4a04      	ldr	r2, [pc, #16]	; (80025b8 <FDCAN_addCallback+0x70>)
 80025a8:	6013      	str	r3, [r2, #0]

  return FDCAN_STATUS_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3724      	adds	r7, #36	; 0x24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	200005e0 	.word	0x200005e0
 80025bc:	20000590 	.word	0x20000590

080025c0 <FDCAN_sendData>:

STATUS FDCAN_sendData(FDCAN_HandleTypeDef *hfdcan, uint32_t identifier, uint8_t TxData[64])
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b08e      	sub	sp, #56	; 0x38
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  FDCAN_TxHeaderTypeDef TxHeader;

  /* Set the identifier to send */
  TxHeader.Identifier = identifier;
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	617b      	str	r3, [r7, #20]

  /* Set the data length to send */
  TxHeader.DataLength = FDCAN_DLC_BYTES_64;
 80025d0:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
 80025d4:	623b      	str	r3, [r7, #32]

  /* Set the identifier type to send */
  TxHeader.IdType = FDCAN_STANDARD_ID;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61bb      	str	r3, [r7, #24]

  /* Set the frame type to send */
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80025da:	2300      	movs	r3, #0
 80025dc:	61fb      	str	r3, [r7, #28]

  /* Set the error state indicator to send */
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80025de:	2300      	movs	r3, #0
 80025e0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the bit rate switch to send */
  TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 80025e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80025e6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set the FD format to send */
  TxHeader.FDFormat = FDCAN_FD_CAN;
 80025e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80025ec:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set the Tx event FIFO control to send */
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80025ee:	2300      	movs	r3, #0
 80025f0:	633b      	str	r3, [r7, #48]	; 0x30

  /* Set the message marker to send */
  TxHeader.MessageMarker = 0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set the message to send */
  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, TxData) != HAL_OK)
 80025f6:	f107 0314 	add.w	r3, r7, #20
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	4619      	mov	r1, r3
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f004 fc3c 	bl	8006e7c <HAL_FDCAN_AddMessageToTxFifoQ>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <FDCAN_sendData+0x4e>
  {
    return FDCAN_STATUS_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e000      	b.n	8002610 <FDCAN_sendData+0x50>
  }

  return FDCAN_STATUS_OK;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	3738      	adds	r7, #56	; 0x38
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_FDCAN_RxFifo0Callback>:
/** Local function definitions                                              **/
/*****************************************************************************/

/* This function overwrites _weak function definition in STM32 HAL FDCAN driver when linking project*/
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b09e      	sub	sp, #120	; 0x78
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  FDCAN_RxHeaderTypeDef RxHeader;
  uint8_t RxData[64];

  /* Fetch the CAN message from the FIFO buffer*/
  if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8002622:	f107 030c 	add.w	r3, r7, #12
 8002626:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800262a:	2140      	movs	r1, #64	; 0x40
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f004 fc69 	bl	8006f04 <HAL_FDCAN_GetRxMessage>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <HAL_FDCAN_RxFifo0Callback+0x24>
  {
    Error_Handler();
 8002638:	f000 fd90 	bl	800315c <Error_Handler>
  }

  /* check if we have a callback for the identifier */
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 800263c:	2300      	movs	r3, #0
 800263e:	677b      	str	r3, [r7, #116]	; 0x74
 8002640:	e012      	b.n	8002668 <HAL_FDCAN_RxFifo0Callback+0x50>
      if (FDCAN_listCallbacks[i].identifier == RxHeader.Identifier) {
 8002642:	4a0e      	ldr	r2, [pc, #56]	; (800267c <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002644:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	4413      	add	r3, r2
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800264e:	429a      	cmp	r2, r3
 8002650:	d107      	bne.n	8002662 <HAL_FDCAN_RxFifo0Callback+0x4a>
          FDCAN_listCallbacks[i].fp(RxData);
 8002652:	4a0a      	ldr	r2, [pc, #40]	; (800267c <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002654:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002656:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800265a:	f107 020c 	add.w	r2, r7, #12
 800265e:	4610      	mov	r0, r2
 8002660:	4798      	blx	r3
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 8002662:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002664:	3301      	adds	r3, #1
 8002666:	677b      	str	r3, [r7, #116]	; 0x74
 8002668:	4b05      	ldr	r3, [pc, #20]	; (8002680 <HAL_FDCAN_RxFifo0Callback+0x68>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800266e:	429a      	cmp	r2, r3
 8002670:	d3e7      	bcc.n	8002642 <HAL_FDCAN_RxFifo0Callback+0x2a>
      }
  }
}
 8002672:	bf00      	nop
 8002674:	bf00      	nop
 8002676:	3778      	adds	r7, #120	; 0x78
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	20000590 	.word	0x20000590
 8002680:	200005e0 	.word	0x200005e0

08002684 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b08c      	sub	sp, #48	; 0x30
 8002688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800268a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	605a      	str	r2, [r3, #4]
 8002694:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002696:	1d3b      	adds	r3, r7, #4
 8002698:	2220      	movs	r2, #32
 800269a:	2100      	movs	r1, #0
 800269c:	4618      	mov	r0, r3
 800269e:	f00a f9c5 	bl	800ca2c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80026a2:	4b4d      	ldr	r3, [pc, #308]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026a4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80026a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80026aa:	4b4b      	ldr	r3, [pc, #300]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026ac:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80026b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80026b2:	4b49      	ldr	r3, [pc, #292]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80026b8:	4b47      	ldr	r3, [pc, #284]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80026be:	4b46      	ldr	r3, [pc, #280]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80026c4:	4b44      	ldr	r3, [pc, #272]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026c6:	2201      	movs	r2, #1
 80026c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80026ca:	4b43      	ldr	r3, [pc, #268]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026cc:	2208      	movs	r2, #8
 80026ce:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80026d0:	4b41      	ldr	r3, [pc, #260]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80026d6:	4b40      	ldr	r3, [pc, #256]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026d8:	2201      	movs	r2, #1
 80026da:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 4;
 80026dc:	4b3e      	ldr	r3, [pc, #248]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026de:	2204      	movs	r2, #4
 80026e0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80026e2:	4b3d      	ldr	r3, [pc, #244]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80026ea:	4b3b      	ldr	r3, [pc, #236]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80026f0:	4b39      	ldr	r3, [pc, #228]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80026f6:	4b38      	ldr	r3, [pc, #224]	; (80027d8 <MX_ADC1_Init+0x154>)
 80026f8:	2201      	movs	r2, #1
 80026fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80026fe:	4b36      	ldr	r3, [pc, #216]	; (80027d8 <MX_ADC1_Init+0x154>)
 8002700:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002704:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = ENABLE;
 8002706:	4b34      	ldr	r3, [pc, #208]	; (80027d8 <MX_ADC1_Init+0x154>)
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 800270e:	4b32      	ldr	r3, [pc, #200]	; (80027d8 <MX_ADC1_Init+0x154>)
 8002710:	220c      	movs	r2, #12
 8002712:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 8002714:	4b30      	ldr	r3, [pc, #192]	; (80027d8 <MX_ADC1_Init+0x154>)
 8002716:	2200      	movs	r2, #0
 8002718:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800271a:	4b2f      	ldr	r3, [pc, #188]	; (80027d8 <MX_ADC1_Init+0x154>)
 800271c:	2200      	movs	r2, #0
 800271e:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8002720:	4b2d      	ldr	r3, [pc, #180]	; (80027d8 <MX_ADC1_Init+0x154>)
 8002722:	2201      	movs	r2, #1
 8002724:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002726:	482c      	ldr	r0, [pc, #176]	; (80027d8 <MX_ADC1_Init+0x154>)
 8002728:	f001 fdd2 	bl	80042d0 <HAL_ADC_Init>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002732:	f000 fd13 	bl	800315c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002736:	2300      	movs	r3, #0
 8002738:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800273a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800273e:	4619      	mov	r1, r3
 8002740:	4825      	ldr	r0, [pc, #148]	; (80027d8 <MX_ADC1_Init+0x154>)
 8002742:	f003 faef 	bl	8005d24 <HAL_ADCEx_MultiModeConfigChannel>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 800274c:	f000 fd06 	bl	800315c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002750:	4b22      	ldr	r3, [pc, #136]	; (80027dc <MX_ADC1_Init+0x158>)
 8002752:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002754:	2306      	movs	r3, #6
 8002756:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8002758:	2303      	movs	r3, #3
 800275a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800275c:	237f      	movs	r3, #127	; 0x7f
 800275e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002760:	2304      	movs	r3, #4
 8002762:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002764:	2300      	movs	r3, #0
 8002766:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002768:	1d3b      	adds	r3, r7, #4
 800276a:	4619      	mov	r1, r3
 800276c:	481a      	ldr	r0, [pc, #104]	; (80027d8 <MX_ADC1_Init+0x154>)
 800276e:	f002 fbf1 	bl	8004f54 <HAL_ADC_ConfigChannel>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8002778:	f000 fcf0 	bl	800315c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800277c:	4b18      	ldr	r3, [pc, #96]	; (80027e0 <MX_ADC1_Init+0x15c>)
 800277e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002780:	230c      	movs	r3, #12
 8002782:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002784:	1d3b      	adds	r3, r7, #4
 8002786:	4619      	mov	r1, r3
 8002788:	4813      	ldr	r0, [pc, #76]	; (80027d8 <MX_ADC1_Init+0x154>)
 800278a:	f002 fbe3 	bl	8004f54 <HAL_ADC_ConfigChannel>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8002794:	f000 fce2 	bl	800315c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002798:	4b12      	ldr	r3, [pc, #72]	; (80027e4 <MX_ADC1_Init+0x160>)
 800279a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800279c:	2312      	movs	r3, #18
 800279e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027a0:	1d3b      	adds	r3, r7, #4
 80027a2:	4619      	mov	r1, r3
 80027a4:	480c      	ldr	r0, [pc, #48]	; (80027d8 <MX_ADC1_Init+0x154>)
 80027a6:	f002 fbd5 	bl	8004f54 <HAL_ADC_ConfigChannel>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 80027b0:	f000 fcd4 	bl	800315c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80027b4:	4b0c      	ldr	r3, [pc, #48]	; (80027e8 <MX_ADC1_Init+0x164>)
 80027b6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80027b8:	2318      	movs	r3, #24
 80027ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027bc:	1d3b      	adds	r3, r7, #4
 80027be:	4619      	mov	r1, r3
 80027c0:	4805      	ldr	r0, [pc, #20]	; (80027d8 <MX_ADC1_Init+0x154>)
 80027c2:	f002 fbc7 	bl	8004f54 <HAL_ADC_ConfigChannel>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 80027cc:	f000 fcc6 	bl	800315c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80027d0:	bf00      	nop
 80027d2:	3730      	adds	r7, #48	; 0x30
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	200005e4 	.word	0x200005e4
 80027dc:	04300002 	.word	0x04300002
 80027e0:	08600004 	.word	0x08600004
 80027e4:	0c900008 	.word	0x0c900008
 80027e8:	cb840000 	.word	0xcb840000

080027ec <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80027f2:	463b      	mov	r3, r7
 80027f4:	2220      	movs	r2, #32
 80027f6:	2100      	movs	r1, #0
 80027f8:	4618      	mov	r0, r3
 80027fa:	f00a f917 	bl	800ca2c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80027fe:	4b47      	ldr	r3, [pc, #284]	; (800291c <MX_ADC2_Init+0x130>)
 8002800:	4a47      	ldr	r2, [pc, #284]	; (8002920 <MX_ADC2_Init+0x134>)
 8002802:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002804:	4b45      	ldr	r3, [pc, #276]	; (800291c <MX_ADC2_Init+0x130>)
 8002806:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800280a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800280c:	4b43      	ldr	r3, [pc, #268]	; (800291c <MX_ADC2_Init+0x130>)
 800280e:	2200      	movs	r2, #0
 8002810:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002812:	4b42      	ldr	r3, [pc, #264]	; (800291c <MX_ADC2_Init+0x130>)
 8002814:	2200      	movs	r2, #0
 8002816:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8002818:	4b40      	ldr	r3, [pc, #256]	; (800291c <MX_ADC2_Init+0x130>)
 800281a:	2200      	movs	r2, #0
 800281c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800281e:	4b3f      	ldr	r3, [pc, #252]	; (800291c <MX_ADC2_Init+0x130>)
 8002820:	2201      	movs	r2, #1
 8002822:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002824:	4b3d      	ldr	r3, [pc, #244]	; (800291c <MX_ADC2_Init+0x130>)
 8002826:	2204      	movs	r2, #4
 8002828:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800282a:	4b3c      	ldr	r3, [pc, #240]	; (800291c <MX_ADC2_Init+0x130>)
 800282c:	2200      	movs	r2, #0
 800282e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8002830:	4b3a      	ldr	r3, [pc, #232]	; (800291c <MX_ADC2_Init+0x130>)
 8002832:	2201      	movs	r2, #1
 8002834:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 4;
 8002836:	4b39      	ldr	r3, [pc, #228]	; (800291c <MX_ADC2_Init+0x130>)
 8002838:	2204      	movs	r2, #4
 800283a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800283c:	4b37      	ldr	r3, [pc, #220]	; (800291c <MX_ADC2_Init+0x130>)
 800283e:	2200      	movs	r2, #0
 8002840:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002844:	4b35      	ldr	r3, [pc, #212]	; (800291c <MX_ADC2_Init+0x130>)
 8002846:	2200      	movs	r2, #0
 8002848:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800284a:	4b34      	ldr	r3, [pc, #208]	; (800291c <MX_ADC2_Init+0x130>)
 800284c:	2200      	movs	r2, #0
 800284e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8002850:	4b32      	ldr	r3, [pc, #200]	; (800291c <MX_ADC2_Init+0x130>)
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002858:	4b30      	ldr	r3, [pc, #192]	; (800291c <MX_ADC2_Init+0x130>)
 800285a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800285e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = ENABLE;
 8002860:	4b2e      	ldr	r3, [pc, #184]	; (800291c <MX_ADC2_Init+0x130>)
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc2.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8002868:	4b2c      	ldr	r3, [pc, #176]	; (800291c <MX_ADC2_Init+0x130>)
 800286a:	220c      	movs	r2, #12
 800286c:	645a      	str	r2, [r3, #68]	; 0x44
  hadc2.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 800286e:	4b2b      	ldr	r3, [pc, #172]	; (800291c <MX_ADC2_Init+0x130>)
 8002870:	2200      	movs	r2, #0
 8002872:	649a      	str	r2, [r3, #72]	; 0x48
  hadc2.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8002874:	4b29      	ldr	r3, [pc, #164]	; (800291c <MX_ADC2_Init+0x130>)
 8002876:	2200      	movs	r2, #0
 8002878:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc2.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800287a:	4b28      	ldr	r3, [pc, #160]	; (800291c <MX_ADC2_Init+0x130>)
 800287c:	2201      	movs	r2, #1
 800287e:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002880:	4826      	ldr	r0, [pc, #152]	; (800291c <MX_ADC2_Init+0x130>)
 8002882:	f001 fd25 	bl	80042d0 <HAL_ADC_Init>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_ADC2_Init+0xa4>
  {
    Error_Handler();
 800288c:	f000 fc66 	bl	800315c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8002890:	4b24      	ldr	r3, [pc, #144]	; (8002924 <MX_ADC2_Init+0x138>)
 8002892:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002894:	2306      	movs	r3, #6
 8002896:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002898:	2307      	movs	r3, #7
 800289a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800289c:	237f      	movs	r3, #127	; 0x7f
 800289e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80028a0:	2304      	movs	r3, #4
 80028a2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80028a4:	2300      	movs	r3, #0
 80028a6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80028a8:	463b      	mov	r3, r7
 80028aa:	4619      	mov	r1, r3
 80028ac:	481b      	ldr	r0, [pc, #108]	; (800291c <MX_ADC2_Init+0x130>)
 80028ae:	f002 fb51 	bl	8004f54 <HAL_ADC_ConfigChannel>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <MX_ADC2_Init+0xd0>
  {
    Error_Handler();
 80028b8:	f000 fc50 	bl	800315c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80028bc:	4b1a      	ldr	r3, [pc, #104]	; (8002928 <MX_ADC2_Init+0x13c>)
 80028be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80028c0:	230c      	movs	r3, #12
 80028c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80028c4:	2300      	movs	r3, #0
 80028c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80028c8:	463b      	mov	r3, r7
 80028ca:	4619      	mov	r1, r3
 80028cc:	4813      	ldr	r0, [pc, #76]	; (800291c <MX_ADC2_Init+0x130>)
 80028ce:	f002 fb41 	bl	8004f54 <HAL_ADC_ConfigChannel>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <MX_ADC2_Init+0xf0>
  {
    Error_Handler();
 80028d8:	f000 fc40 	bl	800315c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80028dc:	4b13      	ldr	r3, [pc, #76]	; (800292c <MX_ADC2_Init+0x140>)
 80028de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80028e0:	2312      	movs	r3, #18
 80028e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80028e4:	463b      	mov	r3, r7
 80028e6:	4619      	mov	r1, r3
 80028e8:	480c      	ldr	r0, [pc, #48]	; (800291c <MX_ADC2_Init+0x130>)
 80028ea:	f002 fb33 	bl	8004f54 <HAL_ADC_ConfigChannel>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <MX_ADC2_Init+0x10c>
  {
    Error_Handler();
 80028f4:	f000 fc32 	bl	800315c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80028f8:	4b0d      	ldr	r3, [pc, #52]	; (8002930 <MX_ADC2_Init+0x144>)
 80028fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80028fc:	2318      	movs	r3, #24
 80028fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002900:	463b      	mov	r3, r7
 8002902:	4619      	mov	r1, r3
 8002904:	4805      	ldr	r0, [pc, #20]	; (800291c <MX_ADC2_Init+0x130>)
 8002906:	f002 fb25 	bl	8004f54 <HAL_ADC_ConfigChannel>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <MX_ADC2_Init+0x128>
  {
    Error_Handler();
 8002910:	f000 fc24 	bl	800315c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002914:	bf00      	nop
 8002916:	3720      	adds	r7, #32
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20000650 	.word	0x20000650
 8002920:	50000100 	.word	0x50000100
 8002924:	32601000 	.word	0x32601000
 8002928:	3ac04000 	.word	0x3ac04000
 800292c:	36902000 	.word	0x36902000
 8002930:	0c900008 	.word	0x0c900008

08002934 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b09e      	sub	sp, #120	; 0x78
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800294c:	f107 0320 	add.w	r3, r7, #32
 8002950:	2244      	movs	r2, #68	; 0x44
 8002952:	2100      	movs	r1, #0
 8002954:	4618      	mov	r0, r3
 8002956:	f00a f869 	bl	800ca2c <memset>
  if(adcHandle->Instance==ADC1)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002962:	d171      	bne.n	8002a48 <HAL_ADC_MspInit+0x114>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002964:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002968:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800296a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800296e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002970:	f107 0320 	add.w	r3, r7, #32
 8002974:	4618      	mov	r0, r3
 8002976:	f005 ff69 	bl	800884c <HAL_RCCEx_PeriphCLKConfig>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002980:	f000 fbec 	bl	800315c <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002984:	4b7a      	ldr	r3, [pc, #488]	; (8002b70 <HAL_ADC_MspInit+0x23c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	3301      	adds	r3, #1
 800298a:	4a79      	ldr	r2, [pc, #484]	; (8002b70 <HAL_ADC_MspInit+0x23c>)
 800298c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800298e:	4b78      	ldr	r3, [pc, #480]	; (8002b70 <HAL_ADC_MspInit+0x23c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d10b      	bne.n	80029ae <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002996:	4b77      	ldr	r3, [pc, #476]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 8002998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800299a:	4a76      	ldr	r2, [pc, #472]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 800299c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80029a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029a2:	4b74      	ldr	r3, [pc, #464]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 80029a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029aa:	61fb      	str	r3, [r7, #28]
 80029ac:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ae:	4b71      	ldr	r3, [pc, #452]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 80029b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b2:	4a70      	ldr	r2, [pc, #448]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 80029b4:	f043 0301 	orr.w	r3, r3, #1
 80029b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029ba:	4b6e      	ldr	r3, [pc, #440]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 80029bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	61bb      	str	r3, [r7, #24]
 80029c4:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = CURRENT_ADC_3_Pin|CURRENT_ADC_2_Pin|CURRENT_ADC_1_Pin;
 80029c6:	2307      	movs	r3, #7
 80029c8:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029ca:	2303      	movs	r3, #3
 80029cc:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80029d6:	4619      	mov	r1, r3
 80029d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029dc:	f004 ff72 	bl	80078c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80029e0:	4b65      	ldr	r3, [pc, #404]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 80029e2:	4a66      	ldr	r2, [pc, #408]	; (8002b7c <HAL_ADC_MspInit+0x248>)
 80029e4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80029e6:	4b64      	ldr	r3, [pc, #400]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 80029e8:	2205      	movs	r2, #5
 80029ea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029ec:	4b62      	ldr	r3, [pc, #392]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029f2:	4b61      	ldr	r3, [pc, #388]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80029f8:	4b5f      	ldr	r3, [pc, #380]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 80029fa:	2280      	movs	r2, #128	; 0x80
 80029fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029fe:	4b5e      	ldr	r3, [pc, #376]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 8002a00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a04:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a06:	4b5c      	ldr	r3, [pc, #368]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 8002a08:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a0c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002a0e:	4b5a      	ldr	r3, [pc, #360]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 8002a10:	2220      	movs	r2, #32
 8002a12:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002a14:	4b58      	ldr	r3, [pc, #352]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002a1a:	4857      	ldr	r0, [pc, #348]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 8002a1c:	f003 fd7a 	bl	8006514 <HAL_DMA_Init>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8002a26:	f000 fb99 	bl	800315c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a52      	ldr	r2, [pc, #328]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 8002a2e:	655a      	str	r2, [r3, #84]	; 0x54
 8002a30:	4a51      	ldr	r2, [pc, #324]	; (8002b78 <HAL_ADC_MspInit+0x244>)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002a36:	2200      	movs	r2, #0
 8002a38:	2100      	movs	r1, #0
 8002a3a:	2012      	movs	r0, #18
 8002a3c:	f003 faf1 	bl	8006022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002a40:	2012      	movs	r0, #18
 8002a42:	f003 fb08 	bl	8006056 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8002a46:	e08f      	b.n	8002b68 <HAL_ADC_MspInit+0x234>
  else if(adcHandle->Instance==ADC2)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a4c      	ldr	r2, [pc, #304]	; (8002b80 <HAL_ADC_MspInit+0x24c>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	f040 808a 	bne.w	8002b68 <HAL_ADC_MspInit+0x234>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002a54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a58:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002a5a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002a5e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a60:	f107 0320 	add.w	r3, r7, #32
 8002a64:	4618      	mov	r0, r3
 8002a66:	f005 fef1 	bl	800884c <HAL_RCCEx_PeriphCLKConfig>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <HAL_ADC_MspInit+0x140>
      Error_Handler();
 8002a70:	f000 fb74 	bl	800315c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002a74:	4b3e      	ldr	r3, [pc, #248]	; (8002b70 <HAL_ADC_MspInit+0x23c>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	4a3d      	ldr	r2, [pc, #244]	; (8002b70 <HAL_ADC_MspInit+0x23c>)
 8002a7c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002a7e:	4b3c      	ldr	r3, [pc, #240]	; (8002b70 <HAL_ADC_MspInit+0x23c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d10b      	bne.n	8002a9e <HAL_ADC_MspInit+0x16a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002a86:	4b3b      	ldr	r3, [pc, #236]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 8002a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a8a:	4a3a      	ldr	r2, [pc, #232]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 8002a8c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a92:	4b38      	ldr	r3, [pc, #224]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 8002a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a96:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a9a:	617b      	str	r3, [r7, #20]
 8002a9c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a9e:	4b35      	ldr	r3, [pc, #212]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 8002aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aa2:	4a34      	ldr	r2, [pc, #208]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 8002aa4:	f043 0301 	orr.w	r3, r3, #1
 8002aa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aaa:	4b32      	ldr	r3, [pc, #200]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 8002aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab6:	4b2f      	ldr	r3, [pc, #188]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 8002ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aba:	4a2e      	ldr	r2, [pc, #184]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 8002abc:	f043 0302 	orr.w	r3, r3, #2
 8002ac0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ac2:	4b2c      	ldr	r3, [pc, #176]	; (8002b74 <HAL_ADC_MspInit+0x240>)
 8002ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	60fb      	str	r3, [r7, #12]
 8002acc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = V_BAT_ADC_Pin|V_AUX_ADC_Pin;
 8002ace:	2360      	movs	r3, #96	; 0x60
 8002ad0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ada:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002ade:	4619      	mov	r1, r3
 8002ae0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ae4:	f004 feee 	bl	80078c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC2_NTC1_Pin|ADC2_NTC2_Pin;
 8002ae8:	f640 0304 	movw	r3, #2052	; 0x804
 8002aec:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002aee:	2303      	movs	r3, #3
 8002af0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af2:	2300      	movs	r3, #0
 8002af4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002af6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002afa:	4619      	mov	r1, r3
 8002afc:	4821      	ldr	r0, [pc, #132]	; (8002b84 <HAL_ADC_MspInit+0x250>)
 8002afe:	f004 fee1 	bl	80078c4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8002b02:	4b21      	ldr	r3, [pc, #132]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b04:	4a21      	ldr	r2, [pc, #132]	; (8002b8c <HAL_ADC_MspInit+0x258>)
 8002b06:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8002b08:	4b1f      	ldr	r3, [pc, #124]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b0a:	2224      	movs	r2, #36	; 0x24
 8002b0c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b0e:	4b1e      	ldr	r3, [pc, #120]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b14:	4b1c      	ldr	r3, [pc, #112]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002b1a:	4b1b      	ldr	r3, [pc, #108]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b1c:	2280      	movs	r2, #128	; 0x80
 8002b1e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b20:	4b19      	ldr	r3, [pc, #100]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b26:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002b28:	4b17      	ldr	r3, [pc, #92]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b2e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002b30:	4b15      	ldr	r3, [pc, #84]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b32:	2220      	movs	r2, #32
 8002b34:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002b36:	4b14      	ldr	r3, [pc, #80]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002b3c:	4812      	ldr	r0, [pc, #72]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b3e:	f003 fce9 	bl	8006514 <HAL_DMA_Init>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_ADC_MspInit+0x218>
      Error_Handler();
 8002b48:	f000 fb08 	bl	800315c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a0e      	ldr	r2, [pc, #56]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b50:	655a      	str	r2, [r3, #84]	; 0x54
 8002b52:	4a0d      	ldr	r2, [pc, #52]	; (8002b88 <HAL_ADC_MspInit+0x254>)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002b58:	2200      	movs	r2, #0
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	2012      	movs	r0, #18
 8002b5e:	f003 fa60 	bl	8006022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002b62:	2012      	movs	r0, #18
 8002b64:	f003 fa77 	bl	8006056 <HAL_NVIC_EnableIRQ>
}
 8002b68:	bf00      	nop
 8002b6a:	3778      	adds	r7, #120	; 0x78
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	2000077c 	.word	0x2000077c
 8002b74:	40021000 	.word	0x40021000
 8002b78:	200006bc 	.word	0x200006bc
 8002b7c:	40020008 	.word	0x40020008
 8002b80:	50000100 	.word	0x50000100
 8002b84:	48000400 	.word	0x48000400
 8002b88:	2000071c 	.word	0x2000071c
 8002b8c:	4002001c 	.word	0x4002001c

08002b90 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b08c      	sub	sp, #48	; 0x30
 8002b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002b96:	463b      	mov	r3, r7
 8002b98:	2230      	movs	r2, #48	; 0x30
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f009 ff45 	bl	800ca2c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002ba2:	4b16      	ldr	r3, [pc, #88]	; (8002bfc <MX_DAC1_Init+0x6c>)
 8002ba4:	4a16      	ldr	r2, [pc, #88]	; (8002c00 <MX_DAC1_Init+0x70>)
 8002ba6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002ba8:	4814      	ldr	r0, [pc, #80]	; (8002bfc <MX_DAC1_Init+0x6c>)
 8002baa:	f003 fa6e 	bl	800608a <HAL_DAC_Init>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002bb4:	f000 fad2 	bl	800315c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002bdc:	463b      	mov	r3, r7
 8002bde:	2200      	movs	r2, #0
 8002be0:	4619      	mov	r1, r3
 8002be2:	4806      	ldr	r0, [pc, #24]	; (8002bfc <MX_DAC1_Init+0x6c>)
 8002be4:	f003 faee 	bl	80061c4 <HAL_DAC_ConfigChannel>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8002bee:	f000 fab5 	bl	800315c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002bf2:	bf00      	nop
 8002bf4:	3730      	adds	r7, #48	; 0x30
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20000780 	.word	0x20000780
 8002c00:	50000800 	.word	0x50000800

08002c04 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	; 0x28
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c0c:	f107 0314 	add.w	r3, r7, #20
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	605a      	str	r2, [r3, #4]
 8002c16:	609a      	str	r2, [r3, #8]
 8002c18:	60da      	str	r2, [r3, #12]
 8002c1a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a15      	ldr	r2, [pc, #84]	; (8002c78 <HAL_DAC_MspInit+0x74>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d124      	bne.n	8002c70 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002c26:	4b15      	ldr	r3, [pc, #84]	; (8002c7c <HAL_DAC_MspInit+0x78>)
 8002c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c2a:	4a14      	ldr	r2, [pc, #80]	; (8002c7c <HAL_DAC_MspInit+0x78>)
 8002c2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c32:	4b12      	ldr	r3, [pc, #72]	; (8002c7c <HAL_DAC_MspInit+0x78>)
 8002c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c3e:	4b0f      	ldr	r3, [pc, #60]	; (8002c7c <HAL_DAC_MspInit+0x78>)
 8002c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c42:	4a0e      	ldr	r2, [pc, #56]	; (8002c7c <HAL_DAC_MspInit+0x78>)
 8002c44:	f043 0301 	orr.w	r3, r3, #1
 8002c48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c4a:	4b0c      	ldr	r3, [pc, #48]	; (8002c7c <HAL_DAC_MspInit+0x78>)
 8002c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002c56:	2310      	movs	r3, #16
 8002c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c62:	f107 0314 	add.w	r3, r7, #20
 8002c66:	4619      	mov	r1, r3
 8002c68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c6c:	f004 fe2a 	bl	80078c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8002c70:	bf00      	nop
 8002c72:	3728      	adds	r7, #40	; 0x28
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	50000800 	.word	0x50000800
 8002c7c:	40021000 	.word	0x40021000

08002c80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002c86:	4b30      	ldr	r3, [pc, #192]	; (8002d48 <MX_DMA_Init+0xc8>)
 8002c88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c8a:	4a2f      	ldr	r2, [pc, #188]	; (8002d48 <MX_DMA_Init+0xc8>)
 8002c8c:	f043 0304 	orr.w	r3, r3, #4
 8002c90:	6493      	str	r3, [r2, #72]	; 0x48
 8002c92:	4b2d      	ldr	r3, [pc, #180]	; (8002d48 <MX_DMA_Init+0xc8>)
 8002c94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c96:	f003 0304 	and.w	r3, r3, #4
 8002c9a:	60fb      	str	r3, [r7, #12]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002c9e:	4b2a      	ldr	r3, [pc, #168]	; (8002d48 <MX_DMA_Init+0xc8>)
 8002ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ca2:	4a29      	ldr	r2, [pc, #164]	; (8002d48 <MX_DMA_Init+0xc8>)
 8002ca4:	f043 0301 	orr.w	r3, r3, #1
 8002ca8:	6493      	str	r3, [r2, #72]	; 0x48
 8002caa:	4b27      	ldr	r3, [pc, #156]	; (8002d48 <MX_DMA_Init+0xc8>)
 8002cac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	60bb      	str	r3, [r7, #8]
 8002cb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002cb6:	4b24      	ldr	r3, [pc, #144]	; (8002d48 <MX_DMA_Init+0xc8>)
 8002cb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cba:	4a23      	ldr	r2, [pc, #140]	; (8002d48 <MX_DMA_Init+0xc8>)
 8002cbc:	f043 0302 	orr.w	r3, r3, #2
 8002cc0:	6493      	str	r3, [r2, #72]	; 0x48
 8002cc2:	4b21      	ldr	r3, [pc, #132]	; (8002d48 <MX_DMA_Init+0xc8>)
 8002cc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	607b      	str	r3, [r7, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002cce:	2200      	movs	r2, #0
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	200b      	movs	r0, #11
 8002cd4:	f003 f9a5 	bl	8006022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002cd8:	200b      	movs	r0, #11
 8002cda:	f003 f9bc 	bl	8006056 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002cde:	2200      	movs	r2, #0
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	200c      	movs	r0, #12
 8002ce4:	f003 f99d 	bl	8006022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002ce8:	200c      	movs	r0, #12
 8002cea:	f003 f9b4 	bl	8006056 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002cee:	2200      	movs	r2, #0
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	200d      	movs	r0, #13
 8002cf4:	f003 f995 	bl	8006022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002cf8:	200d      	movs	r0, #13
 8002cfa:	f003 f9ac 	bl	8006056 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2100      	movs	r1, #0
 8002d02:	200e      	movs	r0, #14
 8002d04:	f003 f98d 	bl	8006022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002d08:	200e      	movs	r0, #14
 8002d0a:	f003 f9a4 	bl	8006056 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8002d0e:	2200      	movs	r2, #0
 8002d10:	2100      	movs	r1, #0
 8002d12:	2038      	movs	r0, #56	; 0x38
 8002d14:	f003 f985 	bl	8006022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8002d18:	2038      	movs	r0, #56	; 0x38
 8002d1a:	f003 f99c 	bl	8006056 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8002d1e:	2200      	movs	r2, #0
 8002d20:	2100      	movs	r1, #0
 8002d22:	2039      	movs	r0, #57	; 0x39
 8002d24:	f003 f97d 	bl	8006022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8002d28:	2039      	movs	r0, #57	; 0x39
 8002d2a:	f003 f994 	bl	8006056 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2100      	movs	r1, #0
 8002d32:	203a      	movs	r0, #58	; 0x3a
 8002d34:	f003 f975 	bl	8006022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8002d38:	203a      	movs	r0, #58	; 0x3a
 8002d3a:	f003 f98c 	bl	8006056 <HAL_NVIC_EnableIRQ>

}
 8002d3e:	bf00      	nop
 8002d40:	3710      	adds	r7, #16
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40021000 	.word	0x40021000

08002d4c <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002d50:	4b20      	ldr	r3, [pc, #128]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d52:	4a21      	ldr	r2, [pc, #132]	; (8002dd8 <MX_FDCAN1_Init+0x8c>)
 8002d54:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002d56:	4b1f      	ldr	r3, [pc, #124]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002d5c:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d5e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002d62:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002d64:	4b1b      	ldr	r3, [pc, #108]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002d6a:	4b1a      	ldr	r3, [pc, #104]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002d70:	4b18      	ldr	r3, [pc, #96]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002d76:	4b17      	ldr	r3, [pc, #92]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8002d7c:	4b15      	ldr	r3, [pc, #84]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d7e:	2201      	movs	r2, #1
 8002d80:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 7;
 8002d82:	4b14      	ldr	r3, [pc, #80]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d84:	2207      	movs	r2, #7
 8002d86:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 42;
 8002d88:	4b12      	ldr	r3, [pc, #72]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d8a:	222a      	movs	r2, #42	; 0x2a
 8002d8c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 7;
 8002d8e:	4b11      	ldr	r3, [pc, #68]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d90:	2207      	movs	r2, #7
 8002d92:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8002d94:	4b0f      	ldr	r3, [pc, #60]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d96:	2201      	movs	r2, #1
 8002d98:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 9;
 8002d9a:	4b0e      	ldr	r3, [pc, #56]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002d9c:	2209      	movs	r2, #9
 8002d9e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 10;
 8002da0:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002da2:	220a      	movs	r2, #10
 8002da4:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 9;
 8002da6:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002da8:	2209      	movs	r2, #9
 8002daa:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8002dac:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002db2:	4b08      	ldr	r3, [pc, #32]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002db8:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002dbe:	4805      	ldr	r0, [pc, #20]	; (8002dd4 <MX_FDCAN1_Init+0x88>)
 8002dc0:	f003 feda 	bl	8006b78 <HAL_FDCAN_Init>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8002dca:	f000 f9c7 	bl	800315c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002dce:	bf00      	nop
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000794 	.word	0x20000794
 8002dd8:	40006400 	.word	0x40006400

08002ddc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b09a      	sub	sp, #104	; 0x68
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	605a      	str	r2, [r3, #4]
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002df4:	f107 0310 	add.w	r3, r7, #16
 8002df8:	2244      	movs	r2, #68	; 0x44
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f009 fe15 	bl	800ca2c <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a24      	ldr	r2, [pc, #144]	; (8002e98 <HAL_FDCAN_MspInit+0xbc>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d141      	bne.n	8002e90 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002e0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e10:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002e12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e16:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e18:	f107 0310 	add.w	r3, r7, #16
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f005 fd15 	bl	800884c <HAL_RCCEx_PeriphCLKConfig>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002e28:	f000 f998 	bl	800315c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002e2c:	4b1b      	ldr	r3, [pc, #108]	; (8002e9c <HAL_FDCAN_MspInit+0xc0>)
 8002e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e30:	4a1a      	ldr	r2, [pc, #104]	; (8002e9c <HAL_FDCAN_MspInit+0xc0>)
 8002e32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e36:	6593      	str	r3, [r2, #88]	; 0x58
 8002e38:	4b18      	ldr	r3, [pc, #96]	; (8002e9c <HAL_FDCAN_MspInit+0xc0>)
 8002e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e40:	60fb      	str	r3, [r7, #12]
 8002e42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e44:	4b15      	ldr	r3, [pc, #84]	; (8002e9c <HAL_FDCAN_MspInit+0xc0>)
 8002e46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e48:	4a14      	ldr	r2, [pc, #80]	; (8002e9c <HAL_FDCAN_MspInit+0xc0>)
 8002e4a:	f043 0301 	orr.w	r3, r3, #1
 8002e4e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e50:	4b12      	ldr	r3, [pc, #72]	; (8002e9c <HAL_FDCAN_MspInit+0xc0>)
 8002e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	60bb      	str	r3, [r7, #8]
 8002e5a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002e5c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002e60:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e62:	2302      	movs	r3, #2
 8002e64:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e66:	2300      	movs	r3, #0
 8002e68:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002e6e:	2309      	movs	r3, #9
 8002e70:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e72:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002e76:	4619      	mov	r1, r3
 8002e78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e7c:	f004 fd22 	bl	80078c4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8002e80:	2200      	movs	r2, #0
 8002e82:	2100      	movs	r1, #0
 8002e84:	2015      	movs	r0, #21
 8002e86:	f003 f8cc 	bl	8006022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002e8a:	2015      	movs	r0, #21
 8002e8c:	f003 f8e3 	bl	8006056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8002e90:	bf00      	nop
 8002e92:	3768      	adds	r7, #104	; 0x68
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40006400 	.word	0x40006400
 8002e9c:	40021000 	.word	0x40021000

08002ea0 <MX_FMAC_Init>:

FMAC_HandleTypeDef hfmac;

/* FMAC init function */
void MX_FMAC_Init(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 8002ea4:	4b06      	ldr	r3, [pc, #24]	; (8002ec0 <MX_FMAC_Init+0x20>)
 8002ea6:	4a07      	ldr	r2, [pc, #28]	; (8002ec4 <MX_FMAC_Init+0x24>)
 8002ea8:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 8002eaa:	4805      	ldr	r0, [pc, #20]	; (8002ec0 <MX_FMAC_Init+0x20>)
 8002eac:	f004 fc5e 	bl	800776c <HAL_FMAC_Init>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MX_FMAC_Init+0x1a>
  {
    Error_Handler();
 8002eb6:	f000 f951 	bl	800315c <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 8002eba:	bf00      	nop
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	200007f8 	.word	0x200007f8
 8002ec4:	40021400 	.word	0x40021400

08002ec8 <HAL_FMAC_MspInit>:

void HAL_FMAC_MspInit(FMAC_HandleTypeDef* fmacHandle)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]

  if(fmacHandle->Instance==FMAC)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a0a      	ldr	r2, [pc, #40]	; (8002f00 <HAL_FMAC_MspInit+0x38>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d10b      	bne.n	8002ef2 <HAL_FMAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* FMAC clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 8002eda:	4b0a      	ldr	r3, [pc, #40]	; (8002f04 <HAL_FMAC_MspInit+0x3c>)
 8002edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ede:	4a09      	ldr	r2, [pc, #36]	; (8002f04 <HAL_FMAC_MspInit+0x3c>)
 8002ee0:	f043 0310 	orr.w	r3, r3, #16
 8002ee4:	6493      	str	r3, [r2, #72]	; 0x48
 8002ee6:	4b07      	ldr	r3, [pc, #28]	; (8002f04 <HAL_FMAC_MspInit+0x3c>)
 8002ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }
}
 8002ef2:	bf00      	nop
 8002ef4:	3714      	adds	r7, #20
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	40021400 	.word	0x40021400
 8002f04:	40021000 	.word	0x40021000

08002f08 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b08a      	sub	sp, #40	; 0x28
 8002f0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f0e:	f107 0314 	add.w	r3, r7, #20
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	605a      	str	r2, [r3, #4]
 8002f18:	609a      	str	r2, [r3, #8]
 8002f1a:	60da      	str	r2, [r3, #12]
 8002f1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f1e:	4b51      	ldr	r3, [pc, #324]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f22:	4a50      	ldr	r2, [pc, #320]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f24:	f043 0320 	orr.w	r3, r3, #32
 8002f28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f2a:	4b4e      	ldr	r3, [pc, #312]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f2e:	f003 0320 	and.w	r3, r3, #32
 8002f32:	613b      	str	r3, [r7, #16]
 8002f34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f36:	4b4b      	ldr	r3, [pc, #300]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f3a:	4a4a      	ldr	r2, [pc, #296]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f3c:	f043 0304 	orr.w	r3, r3, #4
 8002f40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f42:	4b48      	ldr	r3, [pc, #288]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f46:	f003 0304 	and.w	r3, r3, #4
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f4e:	4b45      	ldr	r3, [pc, #276]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f52:	4a44      	ldr	r2, [pc, #272]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f54:	f043 0301 	orr.w	r3, r3, #1
 8002f58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f5a:	4b42      	ldr	r3, [pc, #264]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	60bb      	str	r3, [r7, #8]
 8002f64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f66:	4b3f      	ldr	r3, [pc, #252]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6a:	4a3e      	ldr	r2, [pc, #248]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f6c:	f043 0302 	orr.w	r3, r3, #2
 8002f70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f72:	4b3c      	ldr	r3, [pc, #240]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	607b      	str	r3, [r7, #4]
 8002f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f7e:	4b39      	ldr	r3, [pc, #228]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f82:	4a38      	ldr	r2, [pc, #224]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f84:	f043 0308 	orr.w	r3, r3, #8
 8002f88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f8a:	4b36      	ldr	r3, [pc, #216]	; (8003064 <MX_GPIO_Init+0x15c>)
 8002f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f8e:	f003 0308 	and.w	r3, r3, #8
 8002f92:	603b      	str	r3, [r7, #0]
 8002f94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RUNNING_LED_Pin|WARNING_LED_Pin, GPIO_PIN_RESET);
 8002f96:	2200      	movs	r2, #0
 8002f98:	21c0      	movs	r1, #192	; 0xc0
 8002f9a:	4833      	ldr	r0, [pc, #204]	; (8003068 <MX_GPIO_Init+0x160>)
 8002f9c:	f004 fe14 	bl	8007bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002faa:	f004 fe0d 	bl	8007bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, GPIO_PIN_RESET);
 8002fae:	2200      	movs	r2, #0
 8002fb0:	2104      	movs	r1, #4
 8002fb2:	482e      	ldr	r0, [pc, #184]	; (800306c <MX_GPIO_Init+0x164>)
 8002fb4:	f004 fe08 	bl	8007bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, GPIO_PIN_RESET);
 8002fb8:	2200      	movs	r2, #0
 8002fba:	2140      	movs	r1, #64	; 0x40
 8002fbc:	482c      	ldr	r0, [pc, #176]	; (8003070 <MX_GPIO_Init+0x168>)
 8002fbe:	f004 fe03 	bl	8007bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = RUNNING_LED_Pin|WARNING_LED_Pin;
 8002fc2:	23c0      	movs	r3, #192	; 0xc0
 8002fc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fd2:	f107 0314 	add.w	r3, r7, #20
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	4823      	ldr	r0, [pc, #140]	; (8003068 <MX_GPIO_Init+0x160>)
 8002fda:	f004 fc73 	bl	80078c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002fde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fe2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fec:	2300      	movs	r3, #0
 8002fee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff4:	f107 0314 	add.w	r3, r7, #20
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ffe:	f004 fc61 	bl	80078c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ERROR_LED_Pin;
 8003002:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003008:	2301      	movs	r3, #1
 800300a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300c:	2300      	movs	r3, #0
 800300e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003010:	2300      	movs	r3, #0
 8003012:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ERROR_LED_GPIO_Port, &GPIO_InitStruct);
 8003014:	f107 0314 	add.w	r3, r7, #20
 8003018:	4619      	mov	r1, r3
 800301a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800301e:	f004 fc51 	bl	80078c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER2_CS_Pin;
 8003022:	2304      	movs	r3, #4
 8003024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003026:	2301      	movs	r3, #1
 8003028:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302a:	2300      	movs	r3, #0
 800302c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800302e:	2300      	movs	r3, #0
 8003030:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ENCODER2_CS_GPIO_Port, &GPIO_InitStruct);
 8003032:	f107 0314 	add.w	r3, r7, #20
 8003036:	4619      	mov	r1, r3
 8003038:	480c      	ldr	r0, [pc, #48]	; (800306c <MX_GPIO_Init+0x164>)
 800303a:	f004 fc43 	bl	80078c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER1_CS_Pin;
 800303e:	2340      	movs	r3, #64	; 0x40
 8003040:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003042:	2301      	movs	r3, #1
 8003044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	2300      	movs	r3, #0
 8003048:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304a:	2300      	movs	r3, #0
 800304c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ENCODER1_CS_GPIO_Port, &GPIO_InitStruct);
 800304e:	f107 0314 	add.w	r3, r7, #20
 8003052:	4619      	mov	r1, r3
 8003054:	4806      	ldr	r0, [pc, #24]	; (8003070 <MX_GPIO_Init+0x168>)
 8003056:	f004 fc35 	bl	80078c4 <HAL_GPIO_Init>

}
 800305a:	bf00      	nop
 800305c:	3728      	adds	r7, #40	; 0x28
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40021000 	.word	0x40021000
 8003068:	48000800 	.word	0x48000800
 800306c:	48000c00 	.word	0x48000c00
 8003070:	48000400 	.word	0x48000400

08003074 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003078:	f000 fe05 	bl	8003c86 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800307c:	f000 f81b 	bl	80030b6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003080:	f7ff ff42 	bl	8002f08 <MX_GPIO_Init>
  MX_DMA_Init();
 8003084:	f7ff fdfc 	bl	8002c80 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8003088:	f7ff fe60 	bl	8002d4c <MX_FDCAN1_Init>
  MX_SPI1_Init();
 800308c:	f000 f86c 	bl	8003168 <MX_SPI1_Init>
  MX_SPI3_Init();
 8003090:	f000 f8a8 	bl	80031e4 <MX_SPI3_Init>
  MX_TIM1_Init();
 8003094:	f000 fb3c 	bl	8003710 <MX_TIM1_Init>
  MX_ADC1_Init();
 8003098:	f7ff faf4 	bl	8002684 <MX_ADC1_Init>
  MX_ADC2_Init();
 800309c:	f7ff fba6 	bl	80027ec <MX_ADC2_Init>
  MX_DAC1_Init();
 80030a0:	f7ff fd76 	bl	8002b90 <MX_DAC1_Init>
  MX_USART1_UART_Init();
 80030a4:	f000 fcec 	bl	8003a80 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80030a8:	f000 fbfa 	bl	80038a0 <MX_TIM3_Init>
  MX_FMAC_Init();
 80030ac:	f7ff fef8 	bl	8002ea0 <MX_FMAC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	BLDC_main();
 80030b0:	f7fd fb88 	bl	80007c4 <BLDC_main>
 80030b4:	e7fc      	b.n	80030b0 <main+0x3c>

080030b6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b094      	sub	sp, #80	; 0x50
 80030ba:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030bc:	f107 0318 	add.w	r3, r7, #24
 80030c0:	2238      	movs	r2, #56	; 0x38
 80030c2:	2100      	movs	r1, #0
 80030c4:	4618      	mov	r0, r3
 80030c6:	f009 fcb1 	bl	800ca2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030ca:	1d3b      	adds	r3, r7, #4
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	605a      	str	r2, [r3, #4]
 80030d2:	609a      	str	r2, [r3, #8]
 80030d4:	60da      	str	r2, [r3, #12]
 80030d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80030d8:	2000      	movs	r0, #0
 80030da:	f004 fd8d 	bl	8007bf8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80030de:	2302      	movs	r3, #2
 80030e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80030e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030e6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80030e8:	2340      	movs	r3, #64	; 0x40
 80030ea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030ec:	2302      	movs	r3, #2
 80030ee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80030f0:	2302      	movs	r3, #2
 80030f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80030f4:	2304      	movs	r3, #4
 80030f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 80030f8:	2350      	movs	r3, #80	; 0x50
 80030fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80030fc:	2302      	movs	r3, #2
 80030fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 8003100:	2308      	movs	r3, #8
 8003102:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003104:	2302      	movs	r3, #2
 8003106:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003108:	f107 0318 	add.w	r3, r7, #24
 800310c:	4618      	mov	r0, r3
 800310e:	f004 fe27 	bl	8007d60 <HAL_RCC_OscConfig>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <SystemClock_Config+0x66>
  {
    Error_Handler();
 8003118:	f000 f820 	bl	800315c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800311c:	230f      	movs	r3, #15
 800311e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003120:	2303      	movs	r3, #3
 8003122:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003124:	2300      	movs	r3, #0
 8003126:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003128:	2300      	movs	r3, #0
 800312a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800312c:	2300      	movs	r3, #0
 800312e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003130:	1d3b      	adds	r3, r7, #4
 8003132:	2104      	movs	r1, #4
 8003134:	4618      	mov	r0, r3
 8003136:	f005 f92b 	bl	8008390 <HAL_RCC_ClockConfig>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8003140:	f000 f80c 	bl	800315c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_16);
 8003144:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003148:	f04f 7140 	mov.w	r1, #50331648	; 0x3000000
 800314c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003150:	f005 fa5a 	bl	8008608 <HAL_RCC_MCOConfig>
}
 8003154:	bf00      	nop
 8003156:	3750      	adds	r7, #80	; 0x50
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003160:	b672      	cpsid	i
}
 8003162:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003164:	e7fe      	b.n	8003164 <Error_Handler+0x8>
	...

08003168 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi3_rx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800316c:	4b1b      	ldr	r3, [pc, #108]	; (80031dc <MX_SPI1_Init+0x74>)
 800316e:	4a1c      	ldr	r2, [pc, #112]	; (80031e0 <MX_SPI1_Init+0x78>)
 8003170:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003172:	4b1a      	ldr	r3, [pc, #104]	; (80031dc <MX_SPI1_Init+0x74>)
 8003174:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003178:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800317a:	4b18      	ldr	r3, [pc, #96]	; (80031dc <MX_SPI1_Init+0x74>)
 800317c:	2200      	movs	r2, #0
 800317e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003180:	4b16      	ldr	r3, [pc, #88]	; (80031dc <MX_SPI1_Init+0x74>)
 8003182:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003186:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003188:	4b14      	ldr	r3, [pc, #80]	; (80031dc <MX_SPI1_Init+0x74>)
 800318a:	2200      	movs	r2, #0
 800318c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800318e:	4b13      	ldr	r3, [pc, #76]	; (80031dc <MX_SPI1_Init+0x74>)
 8003190:	2201      	movs	r2, #1
 8003192:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003194:	4b11      	ldr	r3, [pc, #68]	; (80031dc <MX_SPI1_Init+0x74>)
 8003196:	f44f 7200 	mov.w	r2, #512	; 0x200
 800319a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800319c:	4b0f      	ldr	r3, [pc, #60]	; (80031dc <MX_SPI1_Init+0x74>)
 800319e:	2228      	movs	r2, #40	; 0x28
 80031a0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80031a2:	4b0e      	ldr	r3, [pc, #56]	; (80031dc <MX_SPI1_Init+0x74>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80031a8:	4b0c      	ldr	r3, [pc, #48]	; (80031dc <MX_SPI1_Init+0x74>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031ae:	4b0b      	ldr	r3, [pc, #44]	; (80031dc <MX_SPI1_Init+0x74>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80031b4:	4b09      	ldr	r3, [pc, #36]	; (80031dc <MX_SPI1_Init+0x74>)
 80031b6:	2207      	movs	r2, #7
 80031b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80031ba:	4b08      	ldr	r3, [pc, #32]	; (80031dc <MX_SPI1_Init+0x74>)
 80031bc:	2200      	movs	r2, #0
 80031be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80031c0:	4b06      	ldr	r3, [pc, #24]	; (80031dc <MX_SPI1_Init+0x74>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80031c6:	4805      	ldr	r0, [pc, #20]	; (80031dc <MX_SPI1_Init+0x74>)
 80031c8:	f005 fd30 	bl	8008c2c <HAL_SPI_Init>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80031d2:	f7ff ffc3 	bl	800315c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80031d6:	bf00      	nop
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20000830 	.word	0x20000830
 80031e0:	40013000 	.word	0x40013000

080031e4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80031e8:	4b1b      	ldr	r3, [pc, #108]	; (8003258 <MX_SPI3_Init+0x74>)
 80031ea:	4a1c      	ldr	r2, [pc, #112]	; (800325c <MX_SPI3_Init+0x78>)
 80031ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80031ee:	4b1a      	ldr	r3, [pc, #104]	; (8003258 <MX_SPI3_Init+0x74>)
 80031f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80031f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80031f6:	4b18      	ldr	r3, [pc, #96]	; (8003258 <MX_SPI3_Init+0x74>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80031fc:	4b16      	ldr	r3, [pc, #88]	; (8003258 <MX_SPI3_Init+0x74>)
 80031fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003202:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003204:	4b14      	ldr	r3, [pc, #80]	; (8003258 <MX_SPI3_Init+0x74>)
 8003206:	2200      	movs	r2, #0
 8003208:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800320a:	4b13      	ldr	r3, [pc, #76]	; (8003258 <MX_SPI3_Init+0x74>)
 800320c:	2201      	movs	r2, #1
 800320e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003210:	4b11      	ldr	r3, [pc, #68]	; (8003258 <MX_SPI3_Init+0x74>)
 8003212:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003216:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003218:	4b0f      	ldr	r3, [pc, #60]	; (8003258 <MX_SPI3_Init+0x74>)
 800321a:	2228      	movs	r2, #40	; 0x28
 800321c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800321e:	4b0e      	ldr	r3, [pc, #56]	; (8003258 <MX_SPI3_Init+0x74>)
 8003220:	2200      	movs	r2, #0
 8003222:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003224:	4b0c      	ldr	r3, [pc, #48]	; (8003258 <MX_SPI3_Init+0x74>)
 8003226:	2200      	movs	r2, #0
 8003228:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800322a:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <MX_SPI3_Init+0x74>)
 800322c:	2200      	movs	r2, #0
 800322e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8003230:	4b09      	ldr	r3, [pc, #36]	; (8003258 <MX_SPI3_Init+0x74>)
 8003232:	2207      	movs	r2, #7
 8003234:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003236:	4b08      	ldr	r3, [pc, #32]	; (8003258 <MX_SPI3_Init+0x74>)
 8003238:	2200      	movs	r2, #0
 800323a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800323c:	4b06      	ldr	r3, [pc, #24]	; (8003258 <MX_SPI3_Init+0x74>)
 800323e:	2200      	movs	r2, #0
 8003240:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003242:	4805      	ldr	r0, [pc, #20]	; (8003258 <MX_SPI3_Init+0x74>)
 8003244:	f005 fcf2 	bl	8008c2c <HAL_SPI_Init>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800324e:	f7ff ff85 	bl	800315c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003252:	bf00      	nop
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20000894 	.word	0x20000894
 800325c:	40003c00 	.word	0x40003c00

08003260 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b08c      	sub	sp, #48	; 0x30
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003268:	f107 031c 	add.w	r3, r7, #28
 800326c:	2200      	movs	r2, #0
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	605a      	str	r2, [r3, #4]
 8003272:	609a      	str	r2, [r3, #8]
 8003274:	60da      	str	r2, [r3, #12]
 8003276:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a89      	ldr	r2, [pc, #548]	; (80034a4 <HAL_SPI_MspInit+0x244>)
 800327e:	4293      	cmp	r3, r2
 8003280:	f040 8083 	bne.w	800338a <HAL_SPI_MspInit+0x12a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003284:	4b88      	ldr	r3, [pc, #544]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 8003286:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003288:	4a87      	ldr	r2, [pc, #540]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 800328a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800328e:	6613      	str	r3, [r2, #96]	; 0x60
 8003290:	4b85      	ldr	r3, [pc, #532]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 8003292:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003294:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003298:	61bb      	str	r3, [r7, #24]
 800329a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800329c:	4b82      	ldr	r3, [pc, #520]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 800329e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032a0:	4a81      	ldr	r2, [pc, #516]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 80032a2:	f043 0302 	orr.w	r3, r3, #2
 80032a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032a8:	4b7f      	ldr	r3, [pc, #508]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 80032aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	617b      	str	r3, [r7, #20]
 80032b2:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80032b4:	2338      	movs	r3, #56	; 0x38
 80032b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b8:	2302      	movs	r3, #2
 80032ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032bc:	2300      	movs	r3, #0
 80032be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032c0:	2300      	movs	r3, #0
 80032c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032c4:	2305      	movs	r3, #5
 80032c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032c8:	f107 031c 	add.w	r3, r7, #28
 80032cc:	4619      	mov	r1, r3
 80032ce:	4877      	ldr	r0, [pc, #476]	; (80034ac <HAL_SPI_MspInit+0x24c>)
 80032d0:	f004 faf8 	bl	80078c4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel3;
 80032d4:	4b76      	ldr	r3, [pc, #472]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 80032d6:	4a77      	ldr	r2, [pc, #476]	; (80034b4 <HAL_SPI_MspInit+0x254>)
 80032d8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80032da:	4b75      	ldr	r3, [pc, #468]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 80032dc:	220a      	movs	r2, #10
 80032de:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032e0:	4b73      	ldr	r3, [pc, #460]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032e6:	4b72      	ldr	r3, [pc, #456]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80032ec:	4b70      	ldr	r3, [pc, #448]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 80032ee:	2280      	movs	r2, #128	; 0x80
 80032f0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032f2:	4b6f      	ldr	r3, [pc, #444]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032f8:	4b6d      	ldr	r3, [pc, #436]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80032fe:	4b6c      	ldr	r3, [pc, #432]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 8003300:	2200      	movs	r2, #0
 8003302:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003304:	4b6a      	ldr	r3, [pc, #424]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 8003306:	2200      	movs	r2, #0
 8003308:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800330a:	4869      	ldr	r0, [pc, #420]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 800330c:	f003 f902 	bl	8006514 <HAL_DMA_Init>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8003316:	f7ff ff21 	bl	800315c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a64      	ldr	r2, [pc, #400]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 800331e:	659a      	str	r2, [r3, #88]	; 0x58
 8003320:	4a63      	ldr	r2, [pc, #396]	; (80034b0 <HAL_SPI_MspInit+0x250>)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel4;
 8003326:	4b64      	ldr	r3, [pc, #400]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 8003328:	4a64      	ldr	r2, [pc, #400]	; (80034bc <HAL_SPI_MspInit+0x25c>)
 800332a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800332c:	4b62      	ldr	r3, [pc, #392]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 800332e:	220b      	movs	r2, #11
 8003330:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003332:	4b61      	ldr	r3, [pc, #388]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 8003334:	2210      	movs	r2, #16
 8003336:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003338:	4b5f      	ldr	r3, [pc, #380]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 800333a:	2200      	movs	r2, #0
 800333c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800333e:	4b5e      	ldr	r3, [pc, #376]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 8003340:	2280      	movs	r2, #128	; 0x80
 8003342:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003344:	4b5c      	ldr	r3, [pc, #368]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 8003346:	2200      	movs	r2, #0
 8003348:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800334a:	4b5b      	ldr	r3, [pc, #364]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 800334c:	2200      	movs	r2, #0
 800334e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003350:	4b59      	ldr	r3, [pc, #356]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 8003352:	2200      	movs	r2, #0
 8003354:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003356:	4b58      	ldr	r3, [pc, #352]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 8003358:	2200      	movs	r2, #0
 800335a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800335c:	4856      	ldr	r0, [pc, #344]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 800335e:	f003 f8d9 	bl	8006514 <HAL_DMA_Init>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8003368:	f7ff fef8 	bl	800315c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a52      	ldr	r2, [pc, #328]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 8003370:	655a      	str	r2, [r3, #84]	; 0x54
 8003372:	4a51      	ldr	r2, [pc, #324]	; (80034b8 <HAL_SPI_MspInit+0x258>)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003378:	2200      	movs	r2, #0
 800337a:	2100      	movs	r1, #0
 800337c:	2023      	movs	r0, #35	; 0x23
 800337e:	f002 fe50 	bl	8006022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003382:	2023      	movs	r0, #35	; 0x23
 8003384:	f002 fe67 	bl	8006056 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8003388:	e088      	b.n	800349c <HAL_SPI_MspInit+0x23c>
  else if(spiHandle->Instance==SPI3)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a4c      	ldr	r2, [pc, #304]	; (80034c0 <HAL_SPI_MspInit+0x260>)
 8003390:	4293      	cmp	r3, r2
 8003392:	f040 8083 	bne.w	800349c <HAL_SPI_MspInit+0x23c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003396:	4b44      	ldr	r3, [pc, #272]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 8003398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339a:	4a43      	ldr	r2, [pc, #268]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 800339c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033a0:	6593      	str	r3, [r2, #88]	; 0x58
 80033a2:	4b41      	ldr	r3, [pc, #260]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 80033a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033aa:	613b      	str	r3, [r7, #16]
 80033ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033ae:	4b3e      	ldr	r3, [pc, #248]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 80033b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b2:	4a3d      	ldr	r2, [pc, #244]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 80033b4:	f043 0304 	orr.w	r3, r3, #4
 80033b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033ba:	4b3b      	ldr	r3, [pc, #236]	; (80034a8 <HAL_SPI_MspInit+0x248>)
 80033bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033be:	f003 0304 	and.w	r3, r3, #4
 80033c2:	60fb      	str	r3, [r7, #12]
 80033c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80033c6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80033ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033cc:	2302      	movs	r3, #2
 80033ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d0:	2300      	movs	r3, #0
 80033d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d4:	2300      	movs	r3, #0
 80033d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80033d8:	2306      	movs	r3, #6
 80033da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033dc:	f107 031c 	add.w	r3, r7, #28
 80033e0:	4619      	mov	r1, r3
 80033e2:	4838      	ldr	r0, [pc, #224]	; (80034c4 <HAL_SPI_MspInit+0x264>)
 80033e4:	f004 fa6e 	bl	80078c4 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA2_Channel1;
 80033e8:	4b37      	ldr	r3, [pc, #220]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 80033ea:	4a38      	ldr	r2, [pc, #224]	; (80034cc <HAL_SPI_MspInit+0x26c>)
 80033ec:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 80033ee:	4b36      	ldr	r3, [pc, #216]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 80033f0:	220e      	movs	r2, #14
 80033f2:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033f4:	4b34      	ldr	r3, [pc, #208]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033fa:	4b33      	ldr	r3, [pc, #204]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003400:	4b31      	ldr	r3, [pc, #196]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 8003402:	2280      	movs	r2, #128	; 0x80
 8003404:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003406:	4b30      	ldr	r3, [pc, #192]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 8003408:	2200      	movs	r2, #0
 800340a:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800340c:	4b2e      	ldr	r3, [pc, #184]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 800340e:	2200      	movs	r2, #0
 8003410:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 8003412:	4b2d      	ldr	r3, [pc, #180]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 8003414:	2200      	movs	r2, #0
 8003416:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003418:	4b2b      	ldr	r3, [pc, #172]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 800341a:	2200      	movs	r2, #0
 800341c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800341e:	482a      	ldr	r0, [pc, #168]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 8003420:	f003 f878 	bl	8006514 <HAL_DMA_Init>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <HAL_SPI_MspInit+0x1ce>
      Error_Handler();
 800342a:	f7ff fe97 	bl	800315c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a25      	ldr	r2, [pc, #148]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 8003432:	659a      	str	r2, [r3, #88]	; 0x58
 8003434:	4a24      	ldr	r2, [pc, #144]	; (80034c8 <HAL_SPI_MspInit+0x268>)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_spi3_tx.Instance = DMA2_Channel2;
 800343a:	4b25      	ldr	r3, [pc, #148]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 800343c:	4a25      	ldr	r2, [pc, #148]	; (80034d4 <HAL_SPI_MspInit+0x274>)
 800343e:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 8003440:	4b23      	ldr	r3, [pc, #140]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 8003442:	220f      	movs	r2, #15
 8003444:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003446:	4b22      	ldr	r3, [pc, #136]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 8003448:	2210      	movs	r2, #16
 800344a:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800344c:	4b20      	ldr	r3, [pc, #128]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 800344e:	2200      	movs	r2, #0
 8003450:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003452:	4b1f      	ldr	r3, [pc, #124]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 8003454:	2280      	movs	r2, #128	; 0x80
 8003456:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003458:	4b1d      	ldr	r3, [pc, #116]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 800345a:	2200      	movs	r2, #0
 800345c:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800345e:	4b1c      	ldr	r3, [pc, #112]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 8003460:	2200      	movs	r2, #0
 8003462:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8003464:	4b1a      	ldr	r3, [pc, #104]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 8003466:	2200      	movs	r2, #0
 8003468:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800346a:	4b19      	ldr	r3, [pc, #100]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 800346c:	2200      	movs	r2, #0
 800346e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8003470:	4817      	ldr	r0, [pc, #92]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 8003472:	f003 f84f 	bl	8006514 <HAL_DMA_Init>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <HAL_SPI_MspInit+0x220>
      Error_Handler();
 800347c:	f7ff fe6e 	bl	800315c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a13      	ldr	r2, [pc, #76]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 8003484:	655a      	str	r2, [r3, #84]	; 0x54
 8003486:	4a12      	ldr	r2, [pc, #72]	; (80034d0 <HAL_SPI_MspInit+0x270>)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800348c:	2200      	movs	r2, #0
 800348e:	2100      	movs	r1, #0
 8003490:	2033      	movs	r0, #51	; 0x33
 8003492:	f002 fdc6 	bl	8006022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8003496:	2033      	movs	r0, #51	; 0x33
 8003498:	f002 fddd 	bl	8006056 <HAL_NVIC_EnableIRQ>
}
 800349c:	bf00      	nop
 800349e:	3730      	adds	r7, #48	; 0x30
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40013000 	.word	0x40013000
 80034a8:	40021000 	.word	0x40021000
 80034ac:	48000400 	.word	0x48000400
 80034b0:	200008f8 	.word	0x200008f8
 80034b4:	40020030 	.word	0x40020030
 80034b8:	20000958 	.word	0x20000958
 80034bc:	40020044 	.word	0x40020044
 80034c0:	40003c00 	.word	0x40003c00
 80034c4:	48000800 	.word	0x48000800
 80034c8:	200009b8 	.word	0x200009b8
 80034cc:	40020408 	.word	0x40020408
 80034d0:	20000a18 	.word	0x20000a18
 80034d4:	4002041c 	.word	0x4002041c

080034d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034de:	4b0f      	ldr	r3, [pc, #60]	; (800351c <HAL_MspInit+0x44>)
 80034e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034e2:	4a0e      	ldr	r2, [pc, #56]	; (800351c <HAL_MspInit+0x44>)
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	6613      	str	r3, [r2, #96]	; 0x60
 80034ea:	4b0c      	ldr	r3, [pc, #48]	; (800351c <HAL_MspInit+0x44>)
 80034ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	607b      	str	r3, [r7, #4]
 80034f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034f6:	4b09      	ldr	r3, [pc, #36]	; (800351c <HAL_MspInit+0x44>)
 80034f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034fa:	4a08      	ldr	r2, [pc, #32]	; (800351c <HAL_MspInit+0x44>)
 80034fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003500:	6593      	str	r3, [r2, #88]	; 0x58
 8003502:	4b06      	ldr	r3, [pc, #24]	; (800351c <HAL_MspInit+0x44>)
 8003504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800350a:	603b      	str	r3, [r7, #0]
 800350c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800350e:	f004 fc17 	bl	8007d40 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003512:	bf00      	nop
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40021000 	.word	0x40021000

08003520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003524:	e7fe      	b.n	8003524 <NMI_Handler+0x4>

08003526 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003526:	b480      	push	{r7}
 8003528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800352a:	e7fe      	b.n	800352a <HardFault_Handler+0x4>

0800352c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003530:	e7fe      	b.n	8003530 <MemManage_Handler+0x4>

08003532 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003532:	b480      	push	{r7}
 8003534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003536:	e7fe      	b.n	8003536 <BusFault_Handler+0x4>

08003538 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800353c:	e7fe      	b.n	800353c <UsageFault_Handler+0x4>

0800353e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800353e:	b480      	push	{r7}
 8003540:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003542:	bf00      	nop
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003550:	bf00      	nop
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr

0800355a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800355a:	b480      	push	{r7}
 800355c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800355e:	bf00      	nop
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800356c:	f000 fbde 	bl	8003d2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003570:	bf00      	nop
 8003572:	bd80      	pop	{r7, pc}

08003574 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003578:	4802      	ldr	r0, [pc, #8]	; (8003584 <DMA1_Channel1_IRQHandler+0x10>)
 800357a:	f003 f9ae 	bl	80068da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800357e:	bf00      	nop
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	200006bc 	.word	0x200006bc

08003588 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800358c:	4802      	ldr	r0, [pc, #8]	; (8003598 <DMA1_Channel2_IRQHandler+0x10>)
 800358e:	f003 f9a4 	bl	80068da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003592:	bf00      	nop
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	2000071c 	.word	0x2000071c

0800359c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80035a0:	4802      	ldr	r0, [pc, #8]	; (80035ac <DMA1_Channel3_IRQHandler+0x10>)
 80035a2:	f003 f99a 	bl	80068da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80035a6:	bf00      	nop
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	200008f8 	.word	0x200008f8

080035b0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80035b4:	4802      	ldr	r0, [pc, #8]	; (80035c0 <DMA1_Channel4_IRQHandler+0x10>)
 80035b6:	f003 f990 	bl	80068da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80035ba:	bf00      	nop
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20000958 	.word	0x20000958

080035c4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80035c8:	4803      	ldr	r0, [pc, #12]	; (80035d8 <ADC1_2_IRQHandler+0x14>)
 80035ca:	f001 fa95 	bl	8004af8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80035ce:	4803      	ldr	r0, [pc, #12]	; (80035dc <ADC1_2_IRQHandler+0x18>)
 80035d0:	f001 fa92 	bl	8004af8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80035d4:	bf00      	nop
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	200005e4 	.word	0x200005e4
 80035dc:	20000650 	.word	0x20000650

080035e0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80035e4:	4802      	ldr	r0, [pc, #8]	; (80035f0 <FDCAN1_IT0_IRQHandler+0x10>)
 80035e6:	f003 fe4d 	bl	8007284 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80035ea:	bf00      	nop
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	20000794 	.word	0x20000794

080035f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80035f8:	4802      	ldr	r0, [pc, #8]	; (8003604 <TIM3_IRQHandler+0x10>)
 80035fa:	f006 fbf5 	bl	8009de8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80035fe:	bf00      	nop
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	20000ac8 	.word	0x20000ac8

08003608 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800360c:	4802      	ldr	r0, [pc, #8]	; (8003618 <SPI1_IRQHandler+0x10>)
 800360e:	f005 fd45 	bl	800909c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003612:	bf00      	nop
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	20000830 	.word	0x20000830

0800361c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003620:	4802      	ldr	r0, [pc, #8]	; (800362c <USART1_IRQHandler+0x10>)
 8003622:	f007 ff61 	bl	800b4e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003626:	bf00      	nop
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	20000b14 	.word	0x20000b14

08003630 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8003634:	4802      	ldr	r0, [pc, #8]	; (8003640 <SPI3_IRQHandler+0x10>)
 8003636:	f005 fd31 	bl	800909c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800363a:	bf00      	nop
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	20000894 	.word	0x20000894

08003644 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8003648:	4802      	ldr	r0, [pc, #8]	; (8003654 <DMA2_Channel1_IRQHandler+0x10>)
 800364a:	f003 f946 	bl	80068da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800364e:	bf00      	nop
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	200009b8 	.word	0x200009b8

08003658 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800365c:	4802      	ldr	r0, [pc, #8]	; (8003668 <DMA2_Channel2_IRQHandler+0x10>)
 800365e:	f003 f93c 	bl	80068da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8003662:	bf00      	nop
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	20000a18 	.word	0x20000a18

0800366c <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003670:	4802      	ldr	r0, [pc, #8]	; (800367c <DMA2_Channel3_IRQHandler+0x10>)
 8003672:	f003 f932 	bl	80068da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8003676:	bf00      	nop
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	20000ba4 	.word	0x20000ba4

08003680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003688:	4a14      	ldr	r2, [pc, #80]	; (80036dc <_sbrk+0x5c>)
 800368a:	4b15      	ldr	r3, [pc, #84]	; (80036e0 <_sbrk+0x60>)
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003694:	4b13      	ldr	r3, [pc, #76]	; (80036e4 <_sbrk+0x64>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d102      	bne.n	80036a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800369c:	4b11      	ldr	r3, [pc, #68]	; (80036e4 <_sbrk+0x64>)
 800369e:	4a12      	ldr	r2, [pc, #72]	; (80036e8 <_sbrk+0x68>)
 80036a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036a2:	4b10      	ldr	r3, [pc, #64]	; (80036e4 <_sbrk+0x64>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4413      	add	r3, r2
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d207      	bcs.n	80036c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036b0:	f009 f9c4 	bl	800ca3c <__errno>
 80036b4:	4603      	mov	r3, r0
 80036b6:	220c      	movs	r2, #12
 80036b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036ba:	f04f 33ff 	mov.w	r3, #4294967295
 80036be:	e009      	b.n	80036d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036c0:	4b08      	ldr	r3, [pc, #32]	; (80036e4 <_sbrk+0x64>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036c6:	4b07      	ldr	r3, [pc, #28]	; (80036e4 <_sbrk+0x64>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4413      	add	r3, r2
 80036ce:	4a05      	ldr	r2, [pc, #20]	; (80036e4 <_sbrk+0x64>)
 80036d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036d2:	68fb      	ldr	r3, [r7, #12]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3718      	adds	r7, #24
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	20008000 	.word	0x20008000
 80036e0:	00000400 	.word	0x00000400
 80036e4:	20000a78 	.word	0x20000a78
 80036e8:	20000d50 	.word	0x20000d50

080036ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80036f0:	4b06      	ldr	r3, [pc, #24]	; (800370c <SystemInit+0x20>)
 80036f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036f6:	4a05      	ldr	r2, [pc, #20]	; (800370c <SystemInit+0x20>)
 80036f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003700:	bf00      	nop
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	e000ed00 	.word	0xe000ed00

08003710 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b09c      	sub	sp, #112	; 0x70
 8003714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003716:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800371a:	2200      	movs	r2, #0
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	605a      	str	r2, [r3, #4]
 8003720:	609a      	str	r2, [r3, #8]
 8003722:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003724:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003728:	2200      	movs	r2, #0
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	605a      	str	r2, [r3, #4]
 800372e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003730:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003734:	2200      	movs	r2, #0
 8003736:	601a      	str	r2, [r3, #0]
 8003738:	605a      	str	r2, [r3, #4]
 800373a:	609a      	str	r2, [r3, #8]
 800373c:	60da      	str	r2, [r3, #12]
 800373e:	611a      	str	r2, [r3, #16]
 8003740:	615a      	str	r2, [r3, #20]
 8003742:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003744:	1d3b      	adds	r3, r7, #4
 8003746:	2234      	movs	r2, #52	; 0x34
 8003748:	2100      	movs	r1, #0
 800374a:	4618      	mov	r0, r3
 800374c:	f009 f96e 	bl	800ca2c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003750:	4b51      	ldr	r3, [pc, #324]	; (8003898 <MX_TIM1_Init+0x188>)
 8003752:	4a52      	ldr	r2, [pc, #328]	; (800389c <MX_TIM1_Init+0x18c>)
 8003754:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003756:	4b50      	ldr	r3, [pc, #320]	; (8003898 <MX_TIM1_Init+0x188>)
 8003758:	2200      	movs	r2, #0
 800375a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800375c:	4b4e      	ldr	r3, [pc, #312]	; (8003898 <MX_TIM1_Init+0x188>)
 800375e:	2220      	movs	r2, #32
 8003760:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1499;
 8003762:	4b4d      	ldr	r3, [pc, #308]	; (8003898 <MX_TIM1_Init+0x188>)
 8003764:	f240 52db 	movw	r2, #1499	; 0x5db
 8003768:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800376a:	4b4b      	ldr	r3, [pc, #300]	; (8003898 <MX_TIM1_Init+0x188>)
 800376c:	2200      	movs	r2, #0
 800376e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003770:	4b49      	ldr	r3, [pc, #292]	; (8003898 <MX_TIM1_Init+0x188>)
 8003772:	2200      	movs	r2, #0
 8003774:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003776:	4b48      	ldr	r3, [pc, #288]	; (8003898 <MX_TIM1_Init+0x188>)
 8003778:	2280      	movs	r2, #128	; 0x80
 800377a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800377c:	4846      	ldr	r0, [pc, #280]	; (8003898 <MX_TIM1_Init+0x188>)
 800377e:	f006 f853 	bl	8009828 <HAL_TIM_Base_Init>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003788:	f7ff fce8 	bl	800315c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800378c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003790:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003792:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003796:	4619      	mov	r1, r3
 8003798:	483f      	ldr	r0, [pc, #252]	; (8003898 <MX_TIM1_Init+0x188>)
 800379a:	f006 fdb9 	bl	800a310 <HAL_TIM_ConfigClockSource>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80037a4:	f7ff fcda 	bl	800315c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80037a8:	483b      	ldr	r0, [pc, #236]	; (8003898 <MX_TIM1_Init+0x188>)
 80037aa:	f006 f925 	bl	80099f8 <HAL_TIM_PWM_Init>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80037b4:	f7ff fcd2 	bl	800315c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037b8:	2300      	movs	r3, #0
 80037ba:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80037bc:	2300      	movs	r3, #0
 80037be:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037c0:	2300      	movs	r3, #0
 80037c2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80037c4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80037c8:	4619      	mov	r1, r3
 80037ca:	4833      	ldr	r0, [pc, #204]	; (8003898 <MX_TIM1_Init+0x188>)
 80037cc:	f007 fc1c 	bl	800b008 <HAL_TIMEx_MasterConfigSynchronization>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80037d6:	f7ff fcc1 	bl	800315c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037da:	2360      	movs	r3, #96	; 0x60
 80037dc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80037de:	2300      	movs	r3, #0
 80037e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80037e2:	2302      	movs	r3, #2
 80037e4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80037e6:	2308      	movs	r3, #8
 80037e8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037ea:	2300      	movs	r3, #0
 80037ec:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80037ee:	2300      	movs	r3, #0
 80037f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80037f2:	2300      	movs	r3, #0
 80037f4:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037f6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80037fa:	2200      	movs	r2, #0
 80037fc:	4619      	mov	r1, r3
 80037fe:	4826      	ldr	r0, [pc, #152]	; (8003898 <MX_TIM1_Init+0x188>)
 8003800:	f006 fc72 	bl	800a0e8 <HAL_TIM_PWM_ConfigChannel>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800380a:	f7ff fca7 	bl	800315c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800380e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003812:	2204      	movs	r2, #4
 8003814:	4619      	mov	r1, r3
 8003816:	4820      	ldr	r0, [pc, #128]	; (8003898 <MX_TIM1_Init+0x188>)
 8003818:	f006 fc66 	bl	800a0e8 <HAL_TIM_PWM_ConfigChannel>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8003822:	f7ff fc9b 	bl	800315c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003826:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800382a:	2208      	movs	r2, #8
 800382c:	4619      	mov	r1, r3
 800382e:	481a      	ldr	r0, [pc, #104]	; (8003898 <MX_TIM1_Init+0x188>)
 8003830:	f006 fc5a 	bl	800a0e8 <HAL_TIM_PWM_ConfigChannel>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800383a:	f7ff fc8f 	bl	800315c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800383e:	2300      	movs	r3, #0
 8003840:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003842:	2300      	movs	r3, #0
 8003844:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003846:	2300      	movs	r3, #0
 8003848:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800384a:	2300      	movs	r3, #0
 800384c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800384e:	2300      	movs	r3, #0
 8003850:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003852:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003856:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003858:	2300      	movs	r3, #0
 800385a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800385c:	2300      	movs	r3, #0
 800385e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003860:	2300      	movs	r3, #0
 8003862:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003864:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003868:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800386a:	2300      	movs	r3, #0
 800386c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800386e:	2300      	movs	r3, #0
 8003870:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003872:	2300      	movs	r3, #0
 8003874:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003876:	1d3b      	adds	r3, r7, #4
 8003878:	4619      	mov	r1, r3
 800387a:	4807      	ldr	r0, [pc, #28]	; (8003898 <MX_TIM1_Init+0x188>)
 800387c:	f007 fc46 	bl	800b10c <HAL_TIMEx_ConfigBreakDeadTime>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8003886:	f7ff fc69 	bl	800315c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800388a:	4803      	ldr	r0, [pc, #12]	; (8003898 <MX_TIM1_Init+0x188>)
 800388c:	f000 f890 	bl	80039b0 <HAL_TIM_MspPostInit>

}
 8003890:	bf00      	nop
 8003892:	3770      	adds	r7, #112	; 0x70
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	20000a7c 	.word	0x20000a7c
 800389c:	40012c00 	.word	0x40012c00

080038a0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b088      	sub	sp, #32
 80038a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038a6:	f107 0310 	add.w	r3, r7, #16
 80038aa:	2200      	movs	r2, #0
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	605a      	str	r2, [r3, #4]
 80038b0:	609a      	str	r2, [r3, #8]
 80038b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038b4:	1d3b      	adds	r3, r7, #4
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	605a      	str	r2, [r3, #4]
 80038bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80038be:	4b1d      	ldr	r3, [pc, #116]	; (8003934 <MX_TIM3_Init+0x94>)
 80038c0:	4a1d      	ldr	r2, [pc, #116]	; (8003938 <MX_TIM3_Init+0x98>)
 80038c2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 80038c4:	4b1b      	ldr	r3, [pc, #108]	; (8003934 <MX_TIM3_Init+0x94>)
 80038c6:	2203      	movs	r2, #3
 80038c8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038ca:	4b1a      	ldr	r3, [pc, #104]	; (8003934 <MX_TIM3_Init+0x94>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3999;
 80038d0:	4b18      	ldr	r3, [pc, #96]	; (8003934 <MX_TIM3_Init+0x94>)
 80038d2:	f640 729f 	movw	r2, #3999	; 0xf9f
 80038d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038d8:	4b16      	ldr	r3, [pc, #88]	; (8003934 <MX_TIM3_Init+0x94>)
 80038da:	2200      	movs	r2, #0
 80038dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80038de:	4b15      	ldr	r3, [pc, #84]	; (8003934 <MX_TIM3_Init+0x94>)
 80038e0:	2280      	movs	r2, #128	; 0x80
 80038e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80038e4:	4813      	ldr	r0, [pc, #76]	; (8003934 <MX_TIM3_Init+0x94>)
 80038e6:	f005 ff9f 	bl	8009828 <HAL_TIM_Base_Init>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d001      	beq.n	80038f4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80038f0:	f7ff fc34 	bl	800315c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80038fa:	f107 0310 	add.w	r3, r7, #16
 80038fe:	4619      	mov	r1, r3
 8003900:	480c      	ldr	r0, [pc, #48]	; (8003934 <MX_TIM3_Init+0x94>)
 8003902:	f006 fd05 	bl	800a310 <HAL_TIM_ConfigClockSource>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800390c:	f7ff fc26 	bl	800315c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003910:	2300      	movs	r3, #0
 8003912:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003914:	2300      	movs	r3, #0
 8003916:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003918:	1d3b      	adds	r3, r7, #4
 800391a:	4619      	mov	r1, r3
 800391c:	4805      	ldr	r0, [pc, #20]	; (8003934 <MX_TIM3_Init+0x94>)
 800391e:	f007 fb73 	bl	800b008 <HAL_TIMEx_MasterConfigSynchronization>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003928:	f7ff fc18 	bl	800315c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800392c:	bf00      	nop
 800392e:	3720      	adds	r7, #32
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	20000ac8 	.word	0x20000ac8
 8003938:	40000400 	.word	0x40000400

0800393c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a16      	ldr	r2, [pc, #88]	; (80039a4 <HAL_TIM_Base_MspInit+0x68>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d10c      	bne.n	8003968 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800394e:	4b16      	ldr	r3, [pc, #88]	; (80039a8 <HAL_TIM_Base_MspInit+0x6c>)
 8003950:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003952:	4a15      	ldr	r2, [pc, #84]	; (80039a8 <HAL_TIM_Base_MspInit+0x6c>)
 8003954:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003958:	6613      	str	r3, [r2, #96]	; 0x60
 800395a:	4b13      	ldr	r3, [pc, #76]	; (80039a8 <HAL_TIM_Base_MspInit+0x6c>)
 800395c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800395e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003962:	60fb      	str	r3, [r7, #12]
 8003964:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003966:	e018      	b.n	800399a <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM3)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a0f      	ldr	r2, [pc, #60]	; (80039ac <HAL_TIM_Base_MspInit+0x70>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d113      	bne.n	800399a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003972:	4b0d      	ldr	r3, [pc, #52]	; (80039a8 <HAL_TIM_Base_MspInit+0x6c>)
 8003974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003976:	4a0c      	ldr	r2, [pc, #48]	; (80039a8 <HAL_TIM_Base_MspInit+0x6c>)
 8003978:	f043 0302 	orr.w	r3, r3, #2
 800397c:	6593      	str	r3, [r2, #88]	; 0x58
 800397e:	4b0a      	ldr	r3, [pc, #40]	; (80039a8 <HAL_TIM_Base_MspInit+0x6c>)
 8003980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	60bb      	str	r3, [r7, #8]
 8003988:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800398a:	2200      	movs	r2, #0
 800398c:	2100      	movs	r1, #0
 800398e:	201d      	movs	r0, #29
 8003990:	f002 fb47 	bl	8006022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003994:	201d      	movs	r0, #29
 8003996:	f002 fb5e 	bl	8006056 <HAL_NVIC_EnableIRQ>
}
 800399a:	bf00      	nop
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40012c00 	.word	0x40012c00
 80039a8:	40021000 	.word	0x40021000
 80039ac:	40000400 	.word	0x40000400

080039b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b08a      	sub	sp, #40	; 0x28
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039b8:	f107 0314 	add.w	r3, r7, #20
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	605a      	str	r2, [r3, #4]
 80039c2:	609a      	str	r2, [r3, #8]
 80039c4:	60da      	str	r2, [r3, #12]
 80039c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a28      	ldr	r2, [pc, #160]	; (8003a70 <HAL_TIM_MspPostInit+0xc0>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d149      	bne.n	8003a66 <HAL_TIM_MspPostInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039d2:	4b28      	ldr	r3, [pc, #160]	; (8003a74 <HAL_TIM_MspPostInit+0xc4>)
 80039d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039d6:	4a27      	ldr	r2, [pc, #156]	; (8003a74 <HAL_TIM_MspPostInit+0xc4>)
 80039d8:	f043 0304 	orr.w	r3, r3, #4
 80039dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80039de:	4b25      	ldr	r3, [pc, #148]	; (8003a74 <HAL_TIM_MspPostInit+0xc4>)
 80039e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039e2:	f003 0304 	and.w	r3, r3, #4
 80039e6:	613b      	str	r3, [r7, #16]
 80039e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039ea:	4b22      	ldr	r3, [pc, #136]	; (8003a74 <HAL_TIM_MspPostInit+0xc4>)
 80039ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ee:	4a21      	ldr	r2, [pc, #132]	; (8003a74 <HAL_TIM_MspPostInit+0xc4>)
 80039f0:	f043 0302 	orr.w	r3, r3, #2
 80039f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80039f6:	4b1f      	ldr	r3, [pc, #124]	; (8003a74 <HAL_TIM_MspPostInit+0xc4>)
 80039f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	60fb      	str	r3, [r7, #12]
 8003a00:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PB13     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8003a02:	2307      	movs	r3, #7
 8003a04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a06:	2302      	movs	r3, #2
 8003a08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003a12:	2302      	movs	r3, #2
 8003a14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a16:	f107 0314 	add.w	r3, r7, #20
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	4816      	ldr	r0, [pc, #88]	; (8003a78 <HAL_TIM_MspPostInit+0xc8>)
 8003a1e:	f003 ff51 	bl	80078c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8003a22:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8003a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a28:	2302      	movs	r3, #2
 8003a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a30:	2300      	movs	r3, #0
 8003a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003a34:	2306      	movs	r3, #6
 8003a36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a38:	f107 0314 	add.w	r3, r7, #20
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	480f      	ldr	r0, [pc, #60]	; (8003a7c <HAL_TIM_MspPostInit+0xcc>)
 8003a40:	f003 ff40 	bl	80078c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003a44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a52:	2300      	movs	r3, #0
 8003a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8003a56:	2304      	movs	r3, #4
 8003a58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a5a:	f107 0314 	add.w	r3, r7, #20
 8003a5e:	4619      	mov	r1, r3
 8003a60:	4806      	ldr	r0, [pc, #24]	; (8003a7c <HAL_TIM_MspPostInit+0xcc>)
 8003a62:	f003 ff2f 	bl	80078c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003a66:	bf00      	nop
 8003a68:	3728      	adds	r7, #40	; 0x28
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	40012c00 	.word	0x40012c00
 8003a74:	40021000 	.word	0x40021000
 8003a78:	48000800 	.word	0x48000800
 8003a7c:	48000400 	.word	0x48000400

08003a80 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003a84:	4b22      	ldr	r3, [pc, #136]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003a86:	4a23      	ldr	r2, [pc, #140]	; (8003b14 <MX_USART1_UART_Init+0x94>)
 8003a88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8003a8a:	4b21      	ldr	r3, [pc, #132]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003a8c:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8003a90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a92:	4b1f      	ldr	r3, [pc, #124]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003a98:	4b1d      	ldr	r3, [pc, #116]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003a9e:	4b1c      	ldr	r3, [pc, #112]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003aa4:	4b1a      	ldr	r3, [pc, #104]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003aa6:	220c      	movs	r2, #12
 8003aa8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003aaa:	4b19      	ldr	r3, [pc, #100]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ab0:	4b17      	ldr	r3, [pc, #92]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ab6:	4b16      	ldr	r3, [pc, #88]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003abc:	4b14      	ldr	r3, [pc, #80]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ac2:	4b13      	ldr	r3, [pc, #76]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003ac8:	4811      	ldr	r0, [pc, #68]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003aca:	f007 fc2a 	bl	800b322 <HAL_UART_Init>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003ad4:	f7ff fb42 	bl	800315c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003ad8:	2100      	movs	r1, #0
 8003ada:	480d      	ldr	r0, [pc, #52]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003adc:	f008 fea1 	bl	800c822 <HAL_UARTEx_SetTxFifoThreshold>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003ae6:	f7ff fb39 	bl	800315c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003aea:	2100      	movs	r1, #0
 8003aec:	4808      	ldr	r0, [pc, #32]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003aee:	f008 fed6 	bl	800c89e <HAL_UARTEx_SetRxFifoThreshold>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d001      	beq.n	8003afc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003af8:	f7ff fb30 	bl	800315c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003afc:	4804      	ldr	r0, [pc, #16]	; (8003b10 <MX_USART1_UART_Init+0x90>)
 8003afe:	f008 fe57 	bl	800c7b0 <HAL_UARTEx_DisableFifoMode>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d001      	beq.n	8003b0c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003b08:	f7ff fb28 	bl	800315c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003b0c:	bf00      	nop
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	20000b14 	.word	0x20000b14
 8003b14:	40013800 	.word	0x40013800

08003b18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b09a      	sub	sp, #104	; 0x68
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b20:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003b24:	2200      	movs	r2, #0
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	605a      	str	r2, [r3, #4]
 8003b2a:	609a      	str	r2, [r3, #8]
 8003b2c:	60da      	str	r2, [r3, #12]
 8003b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b30:	f107 0310 	add.w	r3, r7, #16
 8003b34:	2244      	movs	r2, #68	; 0x44
 8003b36:	2100      	movs	r1, #0
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f008 ff77 	bl	800ca2c <memset>
  if(uartHandle->Instance==USART1)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a37      	ldr	r2, [pc, #220]	; (8003c20 <HAL_UART_MspInit+0x108>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d166      	bne.n	8003c16 <HAL_UART_MspInit+0xfe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b50:	f107 0310 	add.w	r3, r7, #16
 8003b54:	4618      	mov	r0, r3
 8003b56:	f004 fe79 	bl	800884c <HAL_RCCEx_PeriphCLKConfig>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003b60:	f7ff fafc 	bl	800315c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b64:	4b2f      	ldr	r3, [pc, #188]	; (8003c24 <HAL_UART_MspInit+0x10c>)
 8003b66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b68:	4a2e      	ldr	r2, [pc, #184]	; (8003c24 <HAL_UART_MspInit+0x10c>)
 8003b6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b6e:	6613      	str	r3, [r2, #96]	; 0x60
 8003b70:	4b2c      	ldr	r3, [pc, #176]	; (8003c24 <HAL_UART_MspInit+0x10c>)
 8003b72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b78:	60fb      	str	r3, [r7, #12]
 8003b7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b7c:	4b29      	ldr	r3, [pc, #164]	; (8003c24 <HAL_UART_MspInit+0x10c>)
 8003b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b80:	4a28      	ldr	r2, [pc, #160]	; (8003c24 <HAL_UART_MspInit+0x10c>)
 8003b82:	f043 0304 	orr.w	r3, r3, #4
 8003b86:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b88:	4b26      	ldr	r3, [pc, #152]	; (8003c24 <HAL_UART_MspInit+0x10c>)
 8003b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	60bb      	str	r3, [r7, #8]
 8003b92:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003b94:	2330      	movs	r3, #48	; 0x30
 8003b96:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b98:	2302      	movs	r3, #2
 8003b9a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ba4:	2307      	movs	r3, #7
 8003ba6:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ba8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003bac:	4619      	mov	r1, r3
 8003bae:	481e      	ldr	r0, [pc, #120]	; (8003c28 <HAL_UART_MspInit+0x110>)
 8003bb0:	f003 fe88 	bl	80078c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel3;
 8003bb4:	4b1d      	ldr	r3, [pc, #116]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003bb6:	4a1e      	ldr	r2, [pc, #120]	; (8003c30 <HAL_UART_MspInit+0x118>)
 8003bb8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003bba:	4b1c      	ldr	r3, [pc, #112]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003bbc:	2219      	movs	r2, #25
 8003bbe:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003bc0:	4b1a      	ldr	r3, [pc, #104]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003bc2:	2210      	movs	r2, #16
 8003bc4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bc6:	4b19      	ldr	r3, [pc, #100]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003bcc:	4b17      	ldr	r3, [pc, #92]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003bce:	2280      	movs	r2, #128	; 0x80
 8003bd0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003bd2:	4b16      	ldr	r3, [pc, #88]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bd8:	4b14      	ldr	r3, [pc, #80]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003bde:	4b13      	ldr	r3, [pc, #76]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003be4:	4b11      	ldr	r3, [pc, #68]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003bea:	4810      	ldr	r0, [pc, #64]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003bec:	f002 fc92 	bl	8006514 <HAL_DMA_Init>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 8003bf6:	f7ff fab1 	bl	800315c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a0b      	ldr	r2, [pc, #44]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003bfe:	679a      	str	r2, [r3, #120]	; 0x78
 8003c00:	4a0a      	ldr	r2, [pc, #40]	; (8003c2c <HAL_UART_MspInit+0x114>)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003c06:	2200      	movs	r2, #0
 8003c08:	2100      	movs	r1, #0
 8003c0a:	2025      	movs	r0, #37	; 0x25
 8003c0c:	f002 fa09 	bl	8006022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003c10:	2025      	movs	r0, #37	; 0x25
 8003c12:	f002 fa20 	bl	8006056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003c16:	bf00      	nop
 8003c18:	3768      	adds	r7, #104	; 0x68
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	40013800 	.word	0x40013800
 8003c24:	40021000 	.word	0x40021000
 8003c28:	48000800 	.word	0x48000800
 8003c2c:	20000ba4 	.word	0x20000ba4
 8003c30:	40020430 	.word	0x40020430

08003c34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003c34:	480d      	ldr	r0, [pc, #52]	; (8003c6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003c36:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c38:	480d      	ldr	r0, [pc, #52]	; (8003c70 <LoopForever+0x6>)
  ldr r1, =_edata
 8003c3a:	490e      	ldr	r1, [pc, #56]	; (8003c74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003c3c:	4a0e      	ldr	r2, [pc, #56]	; (8003c78 <LoopForever+0xe>)
  movs r3, #0
 8003c3e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003c40:	e002      	b.n	8003c48 <LoopCopyDataInit>

08003c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c46:	3304      	adds	r3, #4

08003c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c4c:	d3f9      	bcc.n	8003c42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c4e:	4a0b      	ldr	r2, [pc, #44]	; (8003c7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003c50:	4c0b      	ldr	r4, [pc, #44]	; (8003c80 <LoopForever+0x16>)
  movs r3, #0
 8003c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c54:	e001      	b.n	8003c5a <LoopFillZerobss>

08003c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c58:	3204      	adds	r2, #4

08003c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c5c:	d3fb      	bcc.n	8003c56 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003c5e:	f7ff fd45 	bl	80036ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c62:	f008 fef1 	bl	800ca48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003c66:	f7ff fa05 	bl	8003074 <main>

08003c6a <LoopForever>:

LoopForever:
    b LoopForever
 8003c6a:	e7fe      	b.n	8003c6a <LoopForever>
  ldr   r0, =_estack
 8003c6c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003c70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c74:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8003c78:	0800d414 	.word	0x0800d414
  ldr r2, =_sbss
 8003c7c:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8003c80:	20000d50 	.word	0x20000d50

08003c84 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003c84:	e7fe      	b.n	8003c84 <COMP1_2_3_IRQHandler>

08003c86 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c90:	2003      	movs	r0, #3
 8003c92:	f002 f9bb 	bl	800600c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c96:	200f      	movs	r0, #15
 8003c98:	f000 f80e 	bl	8003cb8 <HAL_InitTick>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d002      	beq.n	8003ca8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	71fb      	strb	r3, [r7, #7]
 8003ca6:	e001      	b.n	8003cac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ca8:	f7ff fc16 	bl	80034d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003cac:	79fb      	ldrb	r3, [r7, #7]

}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
	...

08003cb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003cc4:	4b16      	ldr	r3, [pc, #88]	; (8003d20 <HAL_InitTick+0x68>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d022      	beq.n	8003d12 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003ccc:	4b15      	ldr	r3, [pc, #84]	; (8003d24 <HAL_InitTick+0x6c>)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	4b13      	ldr	r3, [pc, #76]	; (8003d20 <HAL_InitTick+0x68>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003cd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f002 f9c6 	bl	8006072 <HAL_SYSTICK_Config>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10f      	bne.n	8003d0c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b0f      	cmp	r3, #15
 8003cf0:	d809      	bhi.n	8003d06 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	6879      	ldr	r1, [r7, #4]
 8003cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8003cfa:	f002 f992 	bl	8006022 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003cfe:	4a0a      	ldr	r2, [pc, #40]	; (8003d28 <HAL_InitTick+0x70>)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6013      	str	r3, [r2, #0]
 8003d04:	e007      	b.n	8003d16 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	73fb      	strb	r3, [r7, #15]
 8003d0a:	e004      	b.n	8003d16 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	73fb      	strb	r3, [r7, #15]
 8003d10:	e001      	b.n	8003d16 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3710      	adds	r7, #16
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	200000f8 	.word	0x200000f8
 8003d24:	200000f0 	.word	0x200000f0
 8003d28:	200000f4 	.word	0x200000f4

08003d2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d30:	4b05      	ldr	r3, [pc, #20]	; (8003d48 <HAL_IncTick+0x1c>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	4b05      	ldr	r3, [pc, #20]	; (8003d4c <HAL_IncTick+0x20>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4413      	add	r3, r2
 8003d3a:	4a03      	ldr	r2, [pc, #12]	; (8003d48 <HAL_IncTick+0x1c>)
 8003d3c:	6013      	str	r3, [r2, #0]
}
 8003d3e:	bf00      	nop
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr
 8003d48:	20000c04 	.word	0x20000c04
 8003d4c:	200000f8 	.word	0x200000f8

08003d50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  return uwTick;
 8003d54:	4b03      	ldr	r3, [pc, #12]	; (8003d64 <HAL_GetTick+0x14>)
 8003d56:	681b      	ldr	r3, [r3, #0]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	20000c04 	.word	0x20000c04

08003d68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d70:	f7ff ffee 	bl	8003d50 <HAL_GetTick>
 8003d74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d80:	d004      	beq.n	8003d8c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d82:	4b09      	ldr	r3, [pc, #36]	; (8003da8 <HAL_Delay+0x40>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	4413      	add	r3, r2
 8003d8a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d8c:	bf00      	nop
 8003d8e:	f7ff ffdf 	bl	8003d50 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d8f7      	bhi.n	8003d8e <HAL_Delay+0x26>
  {
  }
}
 8003d9e:	bf00      	nop
 8003da0:	bf00      	nop
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	200000f8 	.word	0x200000f8

08003dac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	609a      	str	r2, [r3, #8]
}
 8003dc6:	bf00      	nop
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b083      	sub	sp, #12
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
 8003dda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	609a      	str	r2, [r3, #8]
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b087      	sub	sp, #28
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
 8003e20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	3360      	adds	r3, #96	; 0x60
 8003e26:	461a      	mov	r2, r3
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	4413      	add	r3, r2
 8003e2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	4b08      	ldr	r3, [pc, #32]	; (8003e58 <LL_ADC_SetOffset+0x44>)
 8003e36:	4013      	ands	r3, r2
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003e3e:	683a      	ldr	r2, [r7, #0]
 8003e40:	430a      	orrs	r2, r1
 8003e42:	4313      	orrs	r3, r2
 8003e44:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003e4c:	bf00      	nop
 8003e4e:	371c      	adds	r7, #28
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr
 8003e58:	03fff000 	.word	0x03fff000

08003e5c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	3360      	adds	r3, #96	; 0x60
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	4413      	add	r3, r2
 8003e72:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3714      	adds	r7, #20
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b087      	sub	sp, #28
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	3360      	adds	r3, #96	; 0x60
 8003e98:	461a      	mov	r2, r3
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	4413      	add	r3, r2
 8003ea0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	431a      	orrs	r2, r3
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003eb2:	bf00      	nop
 8003eb4:	371c      	adds	r7, #28
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr

08003ebe <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	b087      	sub	sp, #28
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	60f8      	str	r0, [r7, #12]
 8003ec6:	60b9      	str	r1, [r7, #8]
 8003ec8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	3360      	adds	r3, #96	; 0x60
 8003ece:	461a      	mov	r2, r3
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4413      	add	r3, r2
 8003ed6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003ee8:	bf00      	nop
 8003eea:	371c      	adds	r7, #28
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b087      	sub	sp, #28
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	3360      	adds	r3, #96	; 0x60
 8003f04:	461a      	mov	r2, r3
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	4413      	add	r3, r2
 8003f0c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003f1e:	bf00      	nop
 8003f20:	371c      	adds	r7, #28
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b083      	sub	sp, #12
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
 8003f32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	615a      	str	r2, [r3, #20]
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d101      	bne.n	8003f68 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003f64:	2301      	movs	r3, #1
 8003f66:	e000      	b.n	8003f6a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr

08003f76 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003f76:	b480      	push	{r7}
 8003f78:	b087      	sub	sp, #28
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	60f8      	str	r0, [r7, #12]
 8003f7e:	60b9      	str	r1, [r7, #8]
 8003f80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	3330      	adds	r3, #48	; 0x30
 8003f86:	461a      	mov	r2, r3
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	0a1b      	lsrs	r3, r3, #8
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	f003 030c 	and.w	r3, r3, #12
 8003f92:	4413      	add	r3, r2
 8003f94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	f003 031f 	and.w	r3, r3, #31
 8003fa0:	211f      	movs	r1, #31
 8003fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa6:	43db      	mvns	r3, r3
 8003fa8:	401a      	ands	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	0e9b      	lsrs	r3, r3, #26
 8003fae:	f003 011f 	and.w	r1, r3, #31
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	f003 031f 	and.w	r3, r3, #31
 8003fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003fc2:	bf00      	nop
 8003fc4:	371c      	adds	r7, #28
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr

08003fce <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fda:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e000      	b.n	8003fe8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b087      	sub	sp, #28
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	3314      	adds	r3, #20
 8004004:	461a      	mov	r2, r3
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	0e5b      	lsrs	r3, r3, #25
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	4413      	add	r3, r2
 8004012:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	0d1b      	lsrs	r3, r3, #20
 800401c:	f003 031f 	and.w	r3, r3, #31
 8004020:	2107      	movs	r1, #7
 8004022:	fa01 f303 	lsl.w	r3, r1, r3
 8004026:	43db      	mvns	r3, r3
 8004028:	401a      	ands	r2, r3
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	0d1b      	lsrs	r3, r3, #20
 800402e:	f003 031f 	and.w	r3, r3, #31
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	fa01 f303 	lsl.w	r3, r1, r3
 8004038:	431a      	orrs	r2, r3
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800403e:	bf00      	nop
 8004040:	371c      	adds	r7, #28
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
	...

0800404c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800404c:	b480      	push	{r7}
 800404e:	b085      	sub	sp, #20
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a0f      	ldr	r2, [pc, #60]	; (8004098 <LL_ADC_SetChannelSingleDiff+0x4c>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d10a      	bne.n	8004076 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800406c:	431a      	orrs	r2, r3
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8004074:	e00a      	b.n	800408c <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004082:	43db      	mvns	r3, r3
 8004084:	401a      	ands	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800408c:	bf00      	nop
 800408e:	3714      	adds	r7, #20
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr
 8004098:	407f0000 	.word	0x407f0000

0800409c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f003 031f 	and.w	r3, r3, #31
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80040e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	6093      	str	r3, [r2, #8]
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004108:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800410c:	d101      	bne.n	8004112 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800410e:	2301      	movs	r3, #1
 8004110:	e000      	b.n	8004114 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004130:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004134:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004158:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800415c:	d101      	bne.n	8004162 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800415e:	2301      	movs	r3, #1
 8004160:	e000      	b.n	8004164 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004162:	2300      	movs	r3, #0
}
 8004164:	4618      	mov	r0, r3
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004180:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004184:	f043 0201 	orr.w	r2, r3, #1
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800418c:	bf00      	nop
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80041a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80041ac:	f043 0202 	orr.w	r2, r3, #2
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d101      	bne.n	80041d8 <LL_ADC_IsEnabled+0x18>
 80041d4:	2301      	movs	r3, #1
 80041d6:	e000      	b.n	80041da <LL_ADC_IsEnabled+0x1a>
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b083      	sub	sp, #12
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d101      	bne.n	80041fe <LL_ADC_IsDisableOngoing+0x18>
 80041fa:	2301      	movs	r3, #1
 80041fc:	e000      	b.n	8004200 <LL_ADC_IsDisableOngoing+0x1a>
 80041fe:	2300      	movs	r3, #0
}
 8004200:	4618      	mov	r0, r3
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800421c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004220:	f043 0204 	orr.w	r2, r3, #4
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004228:	bf00      	nop
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004244:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004248:	f043 0210 	orr.w	r2, r3, #16
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f003 0304 	and.w	r3, r3, #4
 800426c:	2b04      	cmp	r3, #4
 800426e:	d101      	bne.n	8004274 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004270:	2301      	movs	r3, #1
 8004272:	e000      	b.n	8004276 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	370c      	adds	r7, #12
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr

08004282 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004282:	b480      	push	{r7}
 8004284:	b083      	sub	sp, #12
 8004286:	af00      	add	r7, sp, #0
 8004288:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004292:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004296:	f043 0220 	orr.w	r2, r3, #32
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b083      	sub	sp, #12
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f003 0308 	and.w	r3, r3, #8
 80042ba:	2b08      	cmp	r3, #8
 80042bc:	d101      	bne.n	80042c2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80042be:	2301      	movs	r3, #1
 80042c0:	e000      	b.n	80042c4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80042d0:	b590      	push	{r4, r7, lr}
 80042d2:	b089      	sub	sp, #36	; 0x24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042d8:	2300      	movs	r3, #0
 80042da:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80042dc:	2300      	movs	r3, #0
 80042de:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e177      	b.n	80045da <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d109      	bne.n	800430c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f7fe fb1b 	bl	8002934 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4618      	mov	r0, r3
 8004312:	f7ff fef1 	bl	80040f8 <LL_ADC_IsDeepPowerDownEnabled>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d004      	beq.n	8004326 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4618      	mov	r0, r3
 8004322:	f7ff fed7 	bl	80040d4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff ff0c 	bl	8004148 <LL_ADC_IsInternalRegulatorEnabled>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d115      	bne.n	8004362 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4618      	mov	r0, r3
 800433c:	f7ff fef0 	bl	8004120 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004340:	4b9c      	ldr	r3, [pc, #624]	; (80045b4 <HAL_ADC_Init+0x2e4>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	099b      	lsrs	r3, r3, #6
 8004346:	4a9c      	ldr	r2, [pc, #624]	; (80045b8 <HAL_ADC_Init+0x2e8>)
 8004348:	fba2 2303 	umull	r2, r3, r2, r3
 800434c:	099b      	lsrs	r3, r3, #6
 800434e:	3301      	adds	r3, #1
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004354:	e002      	b.n	800435c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	3b01      	subs	r3, #1
 800435a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1f9      	bne.n	8004356 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4618      	mov	r0, r3
 8004368:	f7ff feee 	bl	8004148 <LL_ADC_IsInternalRegulatorEnabled>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10d      	bne.n	800438e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004376:	f043 0210 	orr.w	r2, r3, #16
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004382:	f043 0201 	orr.w	r2, r3, #1
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4618      	mov	r0, r3
 8004394:	f7ff ff62 	bl	800425c <LL_ADC_REG_IsConversionOngoing>
 8004398:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800439e:	f003 0310 	and.w	r3, r3, #16
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f040 8110 	bne.w	80045c8 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f040 810c 	bne.w	80045c8 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80043b8:	f043 0202 	orr.w	r2, r3, #2
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7ff fefb 	bl	80041c0 <LL_ADC_IsEnabled>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d111      	bne.n	80043f4 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80043d0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80043d4:	f7ff fef4 	bl	80041c0 <LL_ADC_IsEnabled>
 80043d8:	4604      	mov	r4, r0
 80043da:	4878      	ldr	r0, [pc, #480]	; (80045bc <HAL_ADC_Init+0x2ec>)
 80043dc:	f7ff fef0 	bl	80041c0 <LL_ADC_IsEnabled>
 80043e0:	4603      	mov	r3, r0
 80043e2:	4323      	orrs	r3, r4
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d105      	bne.n	80043f4 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	4619      	mov	r1, r3
 80043ee:	4874      	ldr	r0, [pc, #464]	; (80045c0 <HAL_ADC_Init+0x2f0>)
 80043f0:	f7ff fcdc 	bl	8003dac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	7f5b      	ldrb	r3, [r3, #29]
 80043f8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80043fe:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004404:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800440a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004412:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004414:	4313      	orrs	r3, r2
 8004416:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800441e:	2b01      	cmp	r3, #1
 8004420:	d106      	bne.n	8004430 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004426:	3b01      	subs	r3, #1
 8004428:	045b      	lsls	r3, r3, #17
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	4313      	orrs	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004434:	2b00      	cmp	r3, #0
 8004436:	d009      	beq.n	800444c <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004444:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	4313      	orrs	r3, r2
 800444a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68da      	ldr	r2, [r3, #12]
 8004452:	4b5c      	ldr	r3, [pc, #368]	; (80045c4 <HAL_ADC_Init+0x2f4>)
 8004454:	4013      	ands	r3, r2
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	6812      	ldr	r2, [r2, #0]
 800445a:	69b9      	ldr	r1, [r7, #24]
 800445c:	430b      	orrs	r3, r1
 800445e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	430a      	orrs	r2, r1
 8004474:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f7ff feee 	bl	800425c <LL_ADC_REG_IsConversionOngoing>
 8004480:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4618      	mov	r0, r3
 8004488:	f7ff ff0f 	bl	80042aa <LL_ADC_INJ_IsConversionOngoing>
 800448c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d16d      	bne.n	8004570 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d16a      	bne.n	8004570 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800449e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044a6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80044a8:	4313      	orrs	r3, r2
 80044aa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044b6:	f023 0302 	bic.w	r3, r3, #2
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	6812      	ldr	r2, [r2, #0]
 80044be:	69b9      	ldr	r1, [r7, #24]
 80044c0:	430b      	orrs	r3, r1
 80044c2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	691b      	ldr	r3, [r3, #16]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d017      	beq.n	80044fc <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	691a      	ldr	r2, [r3, #16]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80044da:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80044e4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80044e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	6911      	ldr	r1, [r2, #16]
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6812      	ldr	r2, [r2, #0]
 80044f4:	430b      	orrs	r3, r1
 80044f6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80044fa:	e013      	b.n	8004524 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	691a      	ldr	r2, [r3, #16]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800450a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	6812      	ldr	r2, [r2, #0]
 8004518:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800451c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004520:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800452a:	2b01      	cmp	r3, #1
 800452c:	d118      	bne.n	8004560 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004538:	f023 0304 	bic.w	r3, r3, #4
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004544:	4311      	orrs	r1, r2
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800454a:	4311      	orrs	r1, r2
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004550:	430a      	orrs	r2, r1
 8004552:	431a      	orrs	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f042 0201 	orr.w	r2, r2, #1
 800455c:	611a      	str	r2, [r3, #16]
 800455e:	e007      	b.n	8004570 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	691a      	ldr	r2, [r3, #16]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0201 	bic.w	r2, r2, #1
 800456e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	695b      	ldr	r3, [r3, #20]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d10c      	bne.n	8004592 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457e:	f023 010f 	bic.w	r1, r3, #15
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	1e5a      	subs	r2, r3, #1
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	430a      	orrs	r2, r1
 800458e:	631a      	str	r2, [r3, #48]	; 0x30
 8004590:	e007      	b.n	80045a2 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 020f 	bic.w	r2, r2, #15
 80045a0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045a6:	f023 0303 	bic.w	r3, r3, #3
 80045aa:	f043 0201 	orr.w	r2, r3, #1
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	65da      	str	r2, [r3, #92]	; 0x5c
 80045b2:	e011      	b.n	80045d8 <HAL_ADC_Init+0x308>
 80045b4:	200000f0 	.word	0x200000f0
 80045b8:	053e2d63 	.word	0x053e2d63
 80045bc:	50000100 	.word	0x50000100
 80045c0:	50000300 	.word	0x50000300
 80045c4:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045cc:	f043 0210 	orr.w	r2, r3, #16
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80045d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3724      	adds	r7, #36	; 0x24
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd90      	pop	{r4, r7, pc}
 80045e2:	bf00      	nop

080045e4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80045ec:	4859      	ldr	r0, [pc, #356]	; (8004754 <HAL_ADC_Start+0x170>)
 80045ee:	f7ff fd55 	bl	800409c <LL_ADC_GetMultimode>
 80045f2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7ff fe2f 	bl	800425c <LL_ADC_REG_IsConversionOngoing>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	f040 809f 	bne.w	8004744 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800460c:	2b01      	cmp	r3, #1
 800460e:	d101      	bne.n	8004614 <HAL_ADC_Start+0x30>
 8004610:	2302      	movs	r3, #2
 8004612:	e09a      	b.n	800474a <HAL_ADC_Start+0x166>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f001 f945 	bl	80058ac <ADC_Enable>
 8004622:	4603      	mov	r3, r0
 8004624:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004626:	7dfb      	ldrb	r3, [r7, #23]
 8004628:	2b00      	cmp	r3, #0
 800462a:	f040 8086 	bne.w	800473a <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004632:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004636:	f023 0301 	bic.w	r3, r3, #1
 800463a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a44      	ldr	r2, [pc, #272]	; (8004758 <HAL_ADC_Start+0x174>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d002      	beq.n	8004652 <HAL_ADC_Start+0x6e>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	e001      	b.n	8004656 <HAL_ADC_Start+0x72>
 8004652:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6812      	ldr	r2, [r2, #0]
 800465a:	4293      	cmp	r3, r2
 800465c:	d002      	beq.n	8004664 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d105      	bne.n	8004670 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004668:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004674:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800467c:	d106      	bne.n	800468c <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004682:	f023 0206 	bic.w	r2, r3, #6
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	661a      	str	r2, [r3, #96]	; 0x60
 800468a:	e002      	b.n	8004692 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	221c      	movs	r2, #28
 8004698:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a2c      	ldr	r2, [pc, #176]	; (8004758 <HAL_ADC_Start+0x174>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d002      	beq.n	80046b2 <HAL_ADC_Start+0xce>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	e001      	b.n	80046b6 <HAL_ADC_Start+0xd2>
 80046b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	6812      	ldr	r2, [r2, #0]
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d008      	beq.n	80046d0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d005      	beq.n	80046d0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	2b05      	cmp	r3, #5
 80046c8:	d002      	beq.n	80046d0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	2b09      	cmp	r3, #9
 80046ce:	d114      	bne.n	80046fa <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d007      	beq.n	80046ee <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80046e6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7ff fd8a 	bl	800420c <LL_ADC_REG_StartConversion>
 80046f8:	e026      	b.n	8004748 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a13      	ldr	r2, [pc, #76]	; (8004758 <HAL_ADC_Start+0x174>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d002      	beq.n	8004716 <HAL_ADC_Start+0x132>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	e001      	b.n	800471a <HAL_ADC_Start+0x136>
 8004716:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800471a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00f      	beq.n	8004748 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800472c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004730:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	65da      	str	r2, [r3, #92]	; 0x5c
 8004738:	e006      	b.n	8004748 <HAL_ADC_Start+0x164>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004742:	e001      	b.n	8004748 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004744:	2302      	movs	r3, #2
 8004746:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004748:	7dfb      	ldrb	r3, [r7, #23]
}
 800474a:	4618      	mov	r0, r3
 800474c:	3718      	adds	r7, #24
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	50000300 	.word	0x50000300
 8004758:	50000100 	.word	0x50000100

0800475c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800476a:	2b01      	cmp	r3, #1
 800476c:	d101      	bne.n	8004772 <HAL_ADC_Stop+0x16>
 800476e:	2302      	movs	r3, #2
 8004770:	e023      	b.n	80047ba <HAL_ADC_Stop+0x5e>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800477a:	2103      	movs	r1, #3
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 ffd9 	bl	8005734 <ADC_ConversionStop>
 8004782:	4603      	mov	r3, r0
 8004784:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004786:	7bfb      	ldrb	r3, [r7, #15]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d111      	bne.n	80047b0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f001 f8ef 	bl	8005970 <ADC_Disable>
 8004792:	4603      	mov	r3, r0
 8004794:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004796:	7bfb      	ldrb	r3, [r7, #15]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d109      	bne.n	80047b0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047a0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80047a4:	f023 0301 	bic.w	r3, r3, #1
 80047a8:	f043 0201 	orr.w	r2, r3, #1
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3710      	adds	r7, #16
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
	...

080047c4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b088      	sub	sp, #32
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80047ce:	4867      	ldr	r0, [pc, #412]	; (800496c <HAL_ADC_PollForConversion+0x1a8>)
 80047d0:	f7ff fc64 	bl	800409c <LL_ADC_GetMultimode>
 80047d4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	2b08      	cmp	r3, #8
 80047dc:	d102      	bne.n	80047e4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80047de:	2308      	movs	r3, #8
 80047e0:	61fb      	str	r3, [r7, #28]
 80047e2:	e02a      	b.n	800483a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d005      	beq.n	80047f6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2b05      	cmp	r3, #5
 80047ee:	d002      	beq.n	80047f6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	2b09      	cmp	r3, #9
 80047f4:	d111      	bne.n	800481a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	f003 0301 	and.w	r3, r3, #1
 8004800:	2b00      	cmp	r3, #0
 8004802:	d007      	beq.n	8004814 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004808:	f043 0220 	orr.w	r2, r3, #32
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e0a6      	b.n	8004962 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004814:	2304      	movs	r3, #4
 8004816:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004818:	e00f      	b.n	800483a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800481a:	4854      	ldr	r0, [pc, #336]	; (800496c <HAL_ADC_PollForConversion+0x1a8>)
 800481c:	f7ff fc4c 	bl	80040b8 <LL_ADC_GetMultiDMATransfer>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d007      	beq.n	8004836 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800482a:	f043 0220 	orr.w	r2, r3, #32
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e095      	b.n	8004962 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004836:	2304      	movs	r3, #4
 8004838:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800483a:	f7ff fa89 	bl	8003d50 <HAL_GetTick>
 800483e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004840:	e021      	b.n	8004886 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004848:	d01d      	beq.n	8004886 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800484a:	f7ff fa81 	bl	8003d50 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	429a      	cmp	r2, r3
 8004858:	d302      	bcc.n	8004860 <HAL_ADC_PollForConversion+0x9c>
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d112      	bne.n	8004886 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	4013      	ands	r3, r2
 800486a:	2b00      	cmp	r3, #0
 800486c:	d10b      	bne.n	8004886 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004872:	f043 0204 	orr.w	r2, r3, #4
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e06d      	b.n	8004962 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	4013      	ands	r3, r2
 8004890:	2b00      	cmp	r3, #0
 8004892:	d0d6      	beq.n	8004842 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004898:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4618      	mov	r0, r3
 80048a6:	f7ff fb53 	bl	8003f50 <LL_ADC_REG_IsTriggerSourceSWStart>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d01c      	beq.n	80048ea <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	7f5b      	ldrb	r3, [r3, #29]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d118      	bne.n	80048ea <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0308 	and.w	r3, r3, #8
 80048c2:	2b08      	cmp	r3, #8
 80048c4:	d111      	bne.n	80048ea <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d105      	bne.n	80048ea <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e2:	f043 0201 	orr.w	r2, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a20      	ldr	r2, [pc, #128]	; (8004970 <HAL_ADC_PollForConversion+0x1ac>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d002      	beq.n	80048fa <HAL_ADC_PollForConversion+0x136>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	e001      	b.n	80048fe <HAL_ADC_PollForConversion+0x13a>
 80048fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	6812      	ldr	r2, [r2, #0]
 8004902:	4293      	cmp	r3, r2
 8004904:	d008      	beq.n	8004918 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d005      	beq.n	8004918 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	2b05      	cmp	r3, #5
 8004910:	d002      	beq.n	8004918 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	2b09      	cmp	r3, #9
 8004916:	d104      	bne.n	8004922 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	61bb      	str	r3, [r7, #24]
 8004920:	e00d      	b.n	800493e <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a12      	ldr	r2, [pc, #72]	; (8004970 <HAL_ADC_PollForConversion+0x1ac>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d002      	beq.n	8004932 <HAL_ADC_PollForConversion+0x16e>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	e001      	b.n	8004936 <HAL_ADC_PollForConversion+0x172>
 8004932:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004936:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	2b08      	cmp	r3, #8
 8004942:	d104      	bne.n	800494e <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2208      	movs	r2, #8
 800494a:	601a      	str	r2, [r3, #0]
 800494c:	e008      	b.n	8004960 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d103      	bne.n	8004960 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	220c      	movs	r2, #12
 800495e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3720      	adds	r7, #32
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	50000300 	.word	0x50000300
 8004970:	50000100 	.word	0x50000100

08004974 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004980:	4851      	ldr	r0, [pc, #324]	; (8004ac8 <HAL_ADC_Start_DMA+0x154>)
 8004982:	f7ff fb8b 	bl	800409c <LL_ADC_GetMultimode>
 8004986:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4618      	mov	r0, r3
 800498e:	f7ff fc65 	bl	800425c <LL_ADC_REG_IsConversionOngoing>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	f040 808f 	bne.w	8004ab8 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d101      	bne.n	80049a8 <HAL_ADC_Start_DMA+0x34>
 80049a4:	2302      	movs	r3, #2
 80049a6:	e08a      	b.n	8004abe <HAL_ADC_Start_DMA+0x14a>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d005      	beq.n	80049c2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	2b05      	cmp	r3, #5
 80049ba:	d002      	beq.n	80049c2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	2b09      	cmp	r3, #9
 80049c0:	d173      	bne.n	8004aaa <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80049c2:	68f8      	ldr	r0, [r7, #12]
 80049c4:	f000 ff72 	bl	80058ac <ADC_Enable>
 80049c8:	4603      	mov	r3, r0
 80049ca:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80049cc:	7dfb      	ldrb	r3, [r7, #23]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d166      	bne.n	8004aa0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049d6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80049da:	f023 0301 	bic.w	r3, r3, #1
 80049de:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a38      	ldr	r2, [pc, #224]	; (8004acc <HAL_ADC_Start_DMA+0x158>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d002      	beq.n	80049f6 <HAL_ADC_Start_DMA+0x82>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	e001      	b.n	80049fa <HAL_ADC_Start_DMA+0x86>
 80049f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	6812      	ldr	r2, [r2, #0]
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d002      	beq.n	8004a08 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d105      	bne.n	8004a14 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a0c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d006      	beq.n	8004a2e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a24:	f023 0206 	bic.w	r2, r3, #6
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	661a      	str	r2, [r3, #96]	; 0x60
 8004a2c:	e002      	b.n	8004a34 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a38:	4a25      	ldr	r2, [pc, #148]	; (8004ad0 <HAL_ADC_Start_DMA+0x15c>)
 8004a3a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a40:	4a24      	ldr	r2, [pc, #144]	; (8004ad4 <HAL_ADC_Start_DMA+0x160>)
 8004a42:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a48:	4a23      	ldr	r2, [pc, #140]	; (8004ad8 <HAL_ADC_Start_DMA+0x164>)
 8004a4a:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	221c      	movs	r2, #28
 8004a52:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	685a      	ldr	r2, [r3, #4]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f042 0210 	orr.w	r2, r2, #16
 8004a6a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68da      	ldr	r2, [r3, #12]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	3340      	adds	r3, #64	; 0x40
 8004a86:	4619      	mov	r1, r3
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f001 fdea 	bl	8006664 <HAL_DMA_Start_IT>
 8004a90:	4603      	mov	r3, r0
 8004a92:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7ff fbb7 	bl	800420c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004a9e:	e00d      	b.n	8004abc <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8004aa8:	e008      	b.n	8004abc <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004ab6:	e001      	b.n	8004abc <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004ab8:	2302      	movs	r3, #2
 8004aba:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004abc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3718      	adds	r7, #24
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	50000300 	.word	0x50000300
 8004acc:	50000100 	.word	0x50000100
 8004ad0:	08005a2f 	.word	0x08005a2f
 8004ad4:	08005b07 	.word	0x08005b07
 8004ad8:	08005b23 	.word	0x08005b23

08004adc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
	...

08004af8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b08a      	sub	sp, #40	; 0x28
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004b00:	2300      	movs	r3, #0
 8004b02:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b14:	4883      	ldr	r0, [pc, #524]	; (8004d24 <HAL_ADC_IRQHandler+0x22c>)
 8004b16:	f7ff fac1 	bl	800409c <LL_ADC_GetMultimode>
 8004b1a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d017      	beq.n	8004b56 <HAL_ADC_IRQHandler+0x5e>
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	f003 0302 	and.w	r3, r3, #2
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d012      	beq.n	8004b56 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d105      	bne.n	8004b48 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b40:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f001 f8e1 	bl	8005d10 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2202      	movs	r2, #2
 8004b54:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	f003 0304 	and.w	r3, r3, #4
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d004      	beq.n	8004b6a <HAL_ADC_IRQHandler+0x72>
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	f003 0304 	and.w	r3, r3, #4
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d10a      	bne.n	8004b80 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f000 8085 	beq.w	8004c80 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	f003 0308 	and.w	r3, r3, #8
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d07f      	beq.n	8004c80 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d105      	bne.n	8004b98 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b90:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7ff f9d7 	bl	8003f50 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d064      	beq.n	8004c72 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a5e      	ldr	r2, [pc, #376]	; (8004d28 <HAL_ADC_IRQHandler+0x230>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d002      	beq.n	8004bb8 <HAL_ADC_IRQHandler+0xc0>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	e001      	b.n	8004bbc <HAL_ADC_IRQHandler+0xc4>
 8004bb8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	6812      	ldr	r2, [r2, #0]
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d008      	beq.n	8004bd6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d005      	beq.n	8004bd6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2b05      	cmp	r3, #5
 8004bce:	d002      	beq.n	8004bd6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	2b09      	cmp	r3, #9
 8004bd4:	d104      	bne.n	8004be0 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	623b      	str	r3, [r7, #32]
 8004bde:	e00d      	b.n	8004bfc <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a50      	ldr	r2, [pc, #320]	; (8004d28 <HAL_ADC_IRQHandler+0x230>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d002      	beq.n	8004bf0 <HAL_ADC_IRQHandler+0xf8>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	e001      	b.n	8004bf4 <HAL_ADC_IRQHandler+0xfc>
 8004bf0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004bf4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004bfc:	6a3b      	ldr	r3, [r7, #32]
 8004bfe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d135      	bne.n	8004c72 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0308 	and.w	r3, r3, #8
 8004c10:	2b08      	cmp	r3, #8
 8004c12:	d12e      	bne.n	8004c72 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7ff fb1f 	bl	800425c <LL_ADC_REG_IsConversionOngoing>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d11a      	bne.n	8004c5a <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f022 020c 	bic.w	r2, r2, #12
 8004c32:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c38:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d112      	bne.n	8004c72 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c50:	f043 0201 	orr.w	r2, r3, #1
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	65da      	str	r2, [r3, #92]	; 0x5c
 8004c58:	e00b      	b.n	8004c72 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c5e:	f043 0210 	orr.w	r2, r3, #16
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c6a:	f043 0201 	orr.w	r2, r3, #1
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7fd fb1c 	bl	80022b0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	220c      	movs	r2, #12
 8004c7e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	f003 0320 	and.w	r3, r3, #32
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d004      	beq.n	8004c94 <HAL_ADC_IRQHandler+0x19c>
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	f003 0320 	and.w	r3, r3, #32
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d10b      	bne.n	8004cac <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	f000 809e 	beq.w	8004ddc <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004ca0:	69bb      	ldr	r3, [r7, #24]
 8004ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f000 8098 	beq.w	8004ddc <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cb0:	f003 0310 	and.w	r3, r3, #16
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d105      	bne.n	8004cc4 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cbc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7ff f980 	bl	8003fce <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004cce:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7ff f93b 	bl	8003f50 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004cda:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a11      	ldr	r2, [pc, #68]	; (8004d28 <HAL_ADC_IRQHandler+0x230>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d002      	beq.n	8004cec <HAL_ADC_IRQHandler+0x1f4>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	e001      	b.n	8004cf0 <HAL_ADC_IRQHandler+0x1f8>
 8004cec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	6812      	ldr	r2, [r2, #0]
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d008      	beq.n	8004d0a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d005      	beq.n	8004d0a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	2b06      	cmp	r3, #6
 8004d02:	d002      	beq.n	8004d0a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	2b07      	cmp	r3, #7
 8004d08:	d104      	bne.n	8004d14 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	623b      	str	r3, [r7, #32]
 8004d12:	e011      	b.n	8004d38 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a03      	ldr	r2, [pc, #12]	; (8004d28 <HAL_ADC_IRQHandler+0x230>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d006      	beq.n	8004d2c <HAL_ADC_IRQHandler+0x234>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	e005      	b.n	8004d30 <HAL_ADC_IRQHandler+0x238>
 8004d24:	50000300 	.word	0x50000300
 8004d28:	50000100 	.word	0x50000100
 8004d2c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004d30:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d047      	beq.n	8004dce <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004d3e:	6a3b      	ldr	r3, [r7, #32]
 8004d40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d007      	beq.n	8004d58 <HAL_ADC_IRQHandler+0x260>
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d03f      	beq.n	8004dce <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004d4e:	6a3b      	ldr	r3, [r7, #32]
 8004d50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d13a      	bne.n	8004dce <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d62:	2b40      	cmp	r3, #64	; 0x40
 8004d64:	d133      	bne.n	8004dce <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004d66:	6a3b      	ldr	r3, [r7, #32]
 8004d68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d12e      	bne.n	8004dce <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7ff fa98 	bl	80042aa <LL_ADC_INJ_IsConversionOngoing>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d11a      	bne.n	8004db6 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685a      	ldr	r2, [r3, #4]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004d8e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d94:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d112      	bne.n	8004dce <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dac:	f043 0201 	orr.w	r2, r3, #1
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	65da      	str	r2, [r3, #92]	; 0x5c
 8004db4:	e00b      	b.n	8004dce <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dba:	f043 0210 	orr.w	r2, r3, #16
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dc6:	f043 0201 	orr.w	r2, r3, #1
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 ff76 	bl	8005cc0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	2260      	movs	r2, #96	; 0x60
 8004dda:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d011      	beq.n	8004e0a <HAL_ADC_IRQHandler+0x312>
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00c      	beq.n	8004e0a <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004df4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f000 f895 	bl	8004f2c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2280      	movs	r2, #128	; 0x80
 8004e08:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d012      	beq.n	8004e3a <HAL_ADC_IRQHandler+0x342>
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00d      	beq.n	8004e3a <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e22:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 ff5c 	bl	8005ce8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e38:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d012      	beq.n	8004e6a <HAL_ADC_IRQHandler+0x372>
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00d      	beq.n	8004e6a <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e52:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 ff4e 	bl	8005cfc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e68:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	f003 0310 	and.w	r3, r3, #16
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d036      	beq.n	8004ee2 <HAL_ADC_IRQHandler+0x3ea>
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	f003 0310 	and.w	r3, r3, #16
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d031      	beq.n	8004ee2 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d102      	bne.n	8004e8c <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8004e86:	2301      	movs	r3, #1
 8004e88:	627b      	str	r3, [r7, #36]	; 0x24
 8004e8a:	e014      	b.n	8004eb6 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d008      	beq.n	8004ea4 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004e92:	4825      	ldr	r0, [pc, #148]	; (8004f28 <HAL_ADC_IRQHandler+0x430>)
 8004e94:	f7ff f910 	bl	80040b8 <LL_ADC_GetMultiDMATransfer>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00b      	beq.n	8004eb6 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ea2:	e008      	b.n	8004eb6 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d001      	beq.n	8004eb6 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d10e      	bne.n	8004eda <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ec0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ecc:	f043 0202 	orr.w	r2, r3, #2
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f000 f833 	bl	8004f40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2210      	movs	r2, #16
 8004ee0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d018      	beq.n	8004f1e <HAL_ADC_IRQHandler+0x426>
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d013      	beq.n	8004f1e <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004efa:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f06:	f043 0208 	orr.w	r2, r3, #8
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f16:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f000 fedb 	bl	8005cd4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004f1e:	bf00      	nop
 8004f20:	3728      	adds	r7, #40	; 0x28
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	50000300 	.word	0x50000300

08004f2c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr

08004f54 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b0b6      	sub	sp, #216	; 0xd8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004f64:	2300      	movs	r3, #0
 8004f66:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d101      	bne.n	8004f76 <HAL_ADC_ConfigChannel+0x22>
 8004f72:	2302      	movs	r3, #2
 8004f74:	e3c8      	b.n	8005708 <HAL_ADC_ConfigChannel+0x7b4>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7ff f96a 	bl	800425c <LL_ADC_REG_IsConversionOngoing>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f040 83ad 	bne.w	80056ea <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6818      	ldr	r0, [r3, #0]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	6859      	ldr	r1, [r3, #4]
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	f7fe ffea 	bl	8003f76 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7ff f958 	bl	800425c <LL_ADC_REG_IsConversionOngoing>
 8004fac:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f7ff f978 	bl	80042aa <LL_ADC_INJ_IsConversionOngoing>
 8004fba:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004fbe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	f040 81d9 	bne.w	800537a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004fc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f040 81d4 	bne.w	800537a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004fda:	d10f      	bne.n	8004ffc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6818      	ldr	r0, [r3, #0]
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	f7ff f804 	bl	8003ff4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7fe ff98 	bl	8003f2a <LL_ADC_SetSamplingTimeCommonConfig>
 8004ffa:	e00e      	b.n	800501a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6818      	ldr	r0, [r3, #0]
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	6819      	ldr	r1, [r3, #0]
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	461a      	mov	r2, r3
 800500a:	f7fe fff3 	bl	8003ff4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2100      	movs	r1, #0
 8005014:	4618      	mov	r0, r3
 8005016:	f7fe ff88 	bl	8003f2a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	695a      	ldr	r2, [r3, #20]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	08db      	lsrs	r3, r3, #3
 8005026:	f003 0303 	and.w	r3, r3, #3
 800502a:	005b      	lsls	r3, r3, #1
 800502c:	fa02 f303 	lsl.w	r3, r2, r3
 8005030:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	2b04      	cmp	r3, #4
 800503a:	d022      	beq.n	8005082 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6818      	ldr	r0, [r3, #0]
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	6919      	ldr	r1, [r3, #16]
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800504c:	f7fe fee2 	bl	8003e14 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6818      	ldr	r0, [r3, #0]
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	6919      	ldr	r1, [r3, #16]
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	461a      	mov	r2, r3
 800505e:	f7fe ff2e 	bl	8003ebe <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6818      	ldr	r0, [r3, #0]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	6919      	ldr	r1, [r3, #16]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	7f1b      	ldrb	r3, [r3, #28]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d102      	bne.n	8005078 <HAL_ADC_ConfigChannel+0x124>
 8005072:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005076:	e000      	b.n	800507a <HAL_ADC_ConfigChannel+0x126>
 8005078:	2300      	movs	r3, #0
 800507a:	461a      	mov	r2, r3
 800507c:	f7fe ff3a 	bl	8003ef4 <LL_ADC_SetOffsetSaturation>
 8005080:	e17b      	b.n	800537a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2100      	movs	r1, #0
 8005088:	4618      	mov	r0, r3
 800508a:	f7fe fee7 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 800508e:	4603      	mov	r3, r0
 8005090:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005094:	2b00      	cmp	r3, #0
 8005096:	d10a      	bne.n	80050ae <HAL_ADC_ConfigChannel+0x15a>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2100      	movs	r1, #0
 800509e:	4618      	mov	r0, r3
 80050a0:	f7fe fedc 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 80050a4:	4603      	mov	r3, r0
 80050a6:	0e9b      	lsrs	r3, r3, #26
 80050a8:	f003 021f 	and.w	r2, r3, #31
 80050ac:	e01e      	b.n	80050ec <HAL_ADC_ConfigChannel+0x198>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2100      	movs	r1, #0
 80050b4:	4618      	mov	r0, r3
 80050b6:	f7fe fed1 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 80050ba:	4603      	mov	r3, r0
 80050bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80050c4:	fa93 f3a3 	rbit	r3, r3
 80050c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80050cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80050d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80050d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d101      	bne.n	80050e0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80050dc:	2320      	movs	r3, #32
 80050de:	e004      	b.n	80050ea <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80050e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050e4:	fab3 f383 	clz	r3, r3
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d105      	bne.n	8005104 <HAL_ADC_ConfigChannel+0x1b0>
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	0e9b      	lsrs	r3, r3, #26
 80050fe:	f003 031f 	and.w	r3, r3, #31
 8005102:	e018      	b.n	8005136 <HAL_ADC_ConfigChannel+0x1e2>
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800510c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005110:	fa93 f3a3 	rbit	r3, r3
 8005114:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005118:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800511c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005120:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005124:	2b00      	cmp	r3, #0
 8005126:	d101      	bne.n	800512c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8005128:	2320      	movs	r3, #32
 800512a:	e004      	b.n	8005136 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800512c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005130:	fab3 f383 	clz	r3, r3
 8005134:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005136:	429a      	cmp	r2, r3
 8005138:	d106      	bne.n	8005148 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2200      	movs	r2, #0
 8005140:	2100      	movs	r1, #0
 8005142:	4618      	mov	r0, r3
 8005144:	f7fe fea0 	bl	8003e88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2101      	movs	r1, #1
 800514e:	4618      	mov	r0, r3
 8005150:	f7fe fe84 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 8005154:	4603      	mov	r3, r0
 8005156:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10a      	bne.n	8005174 <HAL_ADC_ConfigChannel+0x220>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2101      	movs	r1, #1
 8005164:	4618      	mov	r0, r3
 8005166:	f7fe fe79 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 800516a:	4603      	mov	r3, r0
 800516c:	0e9b      	lsrs	r3, r3, #26
 800516e:	f003 021f 	and.w	r2, r3, #31
 8005172:	e01e      	b.n	80051b2 <HAL_ADC_ConfigChannel+0x25e>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2101      	movs	r1, #1
 800517a:	4618      	mov	r0, r3
 800517c:	f7fe fe6e 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 8005180:	4603      	mov	r3, r0
 8005182:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005186:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800518a:	fa93 f3a3 	rbit	r3, r3
 800518e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8005192:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005196:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800519a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80051a2:	2320      	movs	r3, #32
 80051a4:	e004      	b.n	80051b0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80051a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80051aa:	fab3 f383 	clz	r3, r3
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d105      	bne.n	80051ca <HAL_ADC_ConfigChannel+0x276>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	0e9b      	lsrs	r3, r3, #26
 80051c4:	f003 031f 	and.w	r3, r3, #31
 80051c8:	e018      	b.n	80051fc <HAL_ADC_ConfigChannel+0x2a8>
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80051d6:	fa93 f3a3 	rbit	r3, r3
 80051da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80051de:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80051e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80051e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80051ee:	2320      	movs	r3, #32
 80051f0:	e004      	b.n	80051fc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80051f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80051f6:	fab3 f383 	clz	r3, r3
 80051fa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d106      	bne.n	800520e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2200      	movs	r2, #0
 8005206:	2101      	movs	r1, #1
 8005208:	4618      	mov	r0, r3
 800520a:	f7fe fe3d 	bl	8003e88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2102      	movs	r1, #2
 8005214:	4618      	mov	r0, r3
 8005216:	f7fe fe21 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 800521a:	4603      	mov	r3, r0
 800521c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005220:	2b00      	cmp	r3, #0
 8005222:	d10a      	bne.n	800523a <HAL_ADC_ConfigChannel+0x2e6>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2102      	movs	r1, #2
 800522a:	4618      	mov	r0, r3
 800522c:	f7fe fe16 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 8005230:	4603      	mov	r3, r0
 8005232:	0e9b      	lsrs	r3, r3, #26
 8005234:	f003 021f 	and.w	r2, r3, #31
 8005238:	e01e      	b.n	8005278 <HAL_ADC_ConfigChannel+0x324>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2102      	movs	r1, #2
 8005240:	4618      	mov	r0, r3
 8005242:	f7fe fe0b 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 8005246:	4603      	mov	r3, r0
 8005248:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800524c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005250:	fa93 f3a3 	rbit	r3, r3
 8005254:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8005258:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800525c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8005260:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005264:	2b00      	cmp	r3, #0
 8005266:	d101      	bne.n	800526c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8005268:	2320      	movs	r3, #32
 800526a:	e004      	b.n	8005276 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800526c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005270:	fab3 f383 	clz	r3, r3
 8005274:	b2db      	uxtb	r3, r3
 8005276:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005280:	2b00      	cmp	r3, #0
 8005282:	d105      	bne.n	8005290 <HAL_ADC_ConfigChannel+0x33c>
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	0e9b      	lsrs	r3, r3, #26
 800528a:	f003 031f 	and.w	r3, r3, #31
 800528e:	e016      	b.n	80052be <HAL_ADC_ConfigChannel+0x36a>
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005298:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800529c:	fa93 f3a3 	rbit	r3, r3
 80052a0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80052a2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80052a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80052a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80052b0:	2320      	movs	r3, #32
 80052b2:	e004      	b.n	80052be <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80052b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80052b8:	fab3 f383 	clz	r3, r3
 80052bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80052be:	429a      	cmp	r2, r3
 80052c0:	d106      	bne.n	80052d0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2200      	movs	r2, #0
 80052c8:	2102      	movs	r1, #2
 80052ca:	4618      	mov	r0, r3
 80052cc:	f7fe fddc 	bl	8003e88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2103      	movs	r1, #3
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7fe fdc0 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 80052dc:	4603      	mov	r3, r0
 80052de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10a      	bne.n	80052fc <HAL_ADC_ConfigChannel+0x3a8>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2103      	movs	r1, #3
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7fe fdb5 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 80052f2:	4603      	mov	r3, r0
 80052f4:	0e9b      	lsrs	r3, r3, #26
 80052f6:	f003 021f 	and.w	r2, r3, #31
 80052fa:	e017      	b.n	800532c <HAL_ADC_ConfigChannel+0x3d8>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2103      	movs	r1, #3
 8005302:	4618      	mov	r0, r3
 8005304:	f7fe fdaa 	bl	8003e5c <LL_ADC_GetOffsetChannel>
 8005308:	4603      	mov	r3, r0
 800530a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800530e:	fa93 f3a3 	rbit	r3, r3
 8005312:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005314:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005316:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8005318:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800531a:	2b00      	cmp	r3, #0
 800531c:	d101      	bne.n	8005322 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800531e:	2320      	movs	r3, #32
 8005320:	e003      	b.n	800532a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8005322:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005324:	fab3 f383 	clz	r3, r3
 8005328:	b2db      	uxtb	r3, r3
 800532a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005334:	2b00      	cmp	r3, #0
 8005336:	d105      	bne.n	8005344 <HAL_ADC_ConfigChannel+0x3f0>
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	0e9b      	lsrs	r3, r3, #26
 800533e:	f003 031f 	and.w	r3, r3, #31
 8005342:	e011      	b.n	8005368 <HAL_ADC_ConfigChannel+0x414>
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800534a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800534c:	fa93 f3a3 	rbit	r3, r3
 8005350:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005352:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005354:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005356:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800535c:	2320      	movs	r3, #32
 800535e:	e003      	b.n	8005368 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8005360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005362:	fab3 f383 	clz	r3, r3
 8005366:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005368:	429a      	cmp	r2, r3
 800536a:	d106      	bne.n	800537a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2200      	movs	r2, #0
 8005372:	2103      	movs	r1, #3
 8005374:	4618      	mov	r0, r3
 8005376:	f7fe fd87 	bl	8003e88 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4618      	mov	r0, r3
 8005380:	f7fe ff1e 	bl	80041c0 <LL_ADC_IsEnabled>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	f040 8140 	bne.w	800560c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6818      	ldr	r0, [r3, #0]
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	6819      	ldr	r1, [r3, #0]
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	461a      	mov	r2, r3
 800539a:	f7fe fe57 	bl	800404c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	4a8f      	ldr	r2, [pc, #572]	; (80055e0 <HAL_ADC_ConfigChannel+0x68c>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	f040 8131 	bne.w	800560c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d10b      	bne.n	80053d2 <HAL_ADC_ConfigChannel+0x47e>
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	0e9b      	lsrs	r3, r3, #26
 80053c0:	3301      	adds	r3, #1
 80053c2:	f003 031f 	and.w	r3, r3, #31
 80053c6:	2b09      	cmp	r3, #9
 80053c8:	bf94      	ite	ls
 80053ca:	2301      	movls	r3, #1
 80053cc:	2300      	movhi	r3, #0
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	e019      	b.n	8005406 <HAL_ADC_ConfigChannel+0x4b2>
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053da:	fa93 f3a3 	rbit	r3, r3
 80053de:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80053e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053e2:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80053e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d101      	bne.n	80053ee <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80053ea:	2320      	movs	r3, #32
 80053ec:	e003      	b.n	80053f6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80053ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053f0:	fab3 f383 	clz	r3, r3
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	3301      	adds	r3, #1
 80053f8:	f003 031f 	and.w	r3, r3, #31
 80053fc:	2b09      	cmp	r3, #9
 80053fe:	bf94      	ite	ls
 8005400:	2301      	movls	r3, #1
 8005402:	2300      	movhi	r3, #0
 8005404:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005406:	2b00      	cmp	r3, #0
 8005408:	d079      	beq.n	80054fe <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005412:	2b00      	cmp	r3, #0
 8005414:	d107      	bne.n	8005426 <HAL_ADC_ConfigChannel+0x4d2>
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	0e9b      	lsrs	r3, r3, #26
 800541c:	3301      	adds	r3, #1
 800541e:	069b      	lsls	r3, r3, #26
 8005420:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005424:	e015      	b.n	8005452 <HAL_ADC_ConfigChannel+0x4fe>
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800542c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800542e:	fa93 f3a3 	rbit	r3, r3
 8005432:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005434:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005436:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005438:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800543e:	2320      	movs	r3, #32
 8005440:	e003      	b.n	800544a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8005442:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005444:	fab3 f383 	clz	r3, r3
 8005448:	b2db      	uxtb	r3, r3
 800544a:	3301      	adds	r3, #1
 800544c:	069b      	lsls	r3, r3, #26
 800544e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800545a:	2b00      	cmp	r3, #0
 800545c:	d109      	bne.n	8005472 <HAL_ADC_ConfigChannel+0x51e>
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	0e9b      	lsrs	r3, r3, #26
 8005464:	3301      	adds	r3, #1
 8005466:	f003 031f 	and.w	r3, r3, #31
 800546a:	2101      	movs	r1, #1
 800546c:	fa01 f303 	lsl.w	r3, r1, r3
 8005470:	e017      	b.n	80054a2 <HAL_ADC_ConfigChannel+0x54e>
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005478:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800547a:	fa93 f3a3 	rbit	r3, r3
 800547e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8005480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005482:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8005484:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005486:	2b00      	cmp	r3, #0
 8005488:	d101      	bne.n	800548e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800548a:	2320      	movs	r3, #32
 800548c:	e003      	b.n	8005496 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800548e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005490:	fab3 f383 	clz	r3, r3
 8005494:	b2db      	uxtb	r3, r3
 8005496:	3301      	adds	r3, #1
 8005498:	f003 031f 	and.w	r3, r3, #31
 800549c:	2101      	movs	r1, #1
 800549e:	fa01 f303 	lsl.w	r3, r1, r3
 80054a2:	ea42 0103 	orr.w	r1, r2, r3
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10a      	bne.n	80054c8 <HAL_ADC_ConfigChannel+0x574>
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	0e9b      	lsrs	r3, r3, #26
 80054b8:	3301      	adds	r3, #1
 80054ba:	f003 021f 	and.w	r2, r3, #31
 80054be:	4613      	mov	r3, r2
 80054c0:	005b      	lsls	r3, r3, #1
 80054c2:	4413      	add	r3, r2
 80054c4:	051b      	lsls	r3, r3, #20
 80054c6:	e018      	b.n	80054fa <HAL_ADC_ConfigChannel+0x5a6>
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054d0:	fa93 f3a3 	rbit	r3, r3
 80054d4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80054d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80054da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d101      	bne.n	80054e4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80054e0:	2320      	movs	r3, #32
 80054e2:	e003      	b.n	80054ec <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80054e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054e6:	fab3 f383 	clz	r3, r3
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	3301      	adds	r3, #1
 80054ee:	f003 021f 	and.w	r2, r3, #31
 80054f2:	4613      	mov	r3, r2
 80054f4:	005b      	lsls	r3, r3, #1
 80054f6:	4413      	add	r3, r2
 80054f8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80054fa:	430b      	orrs	r3, r1
 80054fc:	e081      	b.n	8005602 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005506:	2b00      	cmp	r3, #0
 8005508:	d107      	bne.n	800551a <HAL_ADC_ConfigChannel+0x5c6>
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	0e9b      	lsrs	r3, r3, #26
 8005510:	3301      	adds	r3, #1
 8005512:	069b      	lsls	r3, r3, #26
 8005514:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005518:	e015      	b.n	8005546 <HAL_ADC_ConfigChannel+0x5f2>
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005522:	fa93 f3a3 	rbit	r3, r3
 8005526:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800552a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800552c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8005532:	2320      	movs	r3, #32
 8005534:	e003      	b.n	800553e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8005536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005538:	fab3 f383 	clz	r3, r3
 800553c:	b2db      	uxtb	r3, r3
 800553e:	3301      	adds	r3, #1
 8005540:	069b      	lsls	r3, r3, #26
 8005542:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800554e:	2b00      	cmp	r3, #0
 8005550:	d109      	bne.n	8005566 <HAL_ADC_ConfigChannel+0x612>
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	0e9b      	lsrs	r3, r3, #26
 8005558:	3301      	adds	r3, #1
 800555a:	f003 031f 	and.w	r3, r3, #31
 800555e:	2101      	movs	r1, #1
 8005560:	fa01 f303 	lsl.w	r3, r1, r3
 8005564:	e017      	b.n	8005596 <HAL_ADC_ConfigChannel+0x642>
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800556c:	6a3b      	ldr	r3, [r7, #32]
 800556e:	fa93 f3a3 	rbit	r3, r3
 8005572:	61fb      	str	r3, [r7, #28]
  return result;
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800557e:	2320      	movs	r3, #32
 8005580:	e003      	b.n	800558a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8005582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005584:	fab3 f383 	clz	r3, r3
 8005588:	b2db      	uxtb	r3, r3
 800558a:	3301      	adds	r3, #1
 800558c:	f003 031f 	and.w	r3, r3, #31
 8005590:	2101      	movs	r1, #1
 8005592:	fa01 f303 	lsl.w	r3, r1, r3
 8005596:	ea42 0103 	orr.w	r1, r2, r3
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d10d      	bne.n	80055c2 <HAL_ADC_ConfigChannel+0x66e>
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	0e9b      	lsrs	r3, r3, #26
 80055ac:	3301      	adds	r3, #1
 80055ae:	f003 021f 	and.w	r2, r3, #31
 80055b2:	4613      	mov	r3, r2
 80055b4:	005b      	lsls	r3, r3, #1
 80055b6:	4413      	add	r3, r2
 80055b8:	3b1e      	subs	r3, #30
 80055ba:	051b      	lsls	r3, r3, #20
 80055bc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80055c0:	e01e      	b.n	8005600 <HAL_ADC_ConfigChannel+0x6ac>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	fa93 f3a3 	rbit	r3, r3
 80055ce:	613b      	str	r3, [r7, #16]
  return result;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d104      	bne.n	80055e4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80055da:	2320      	movs	r3, #32
 80055dc:	e006      	b.n	80055ec <HAL_ADC_ConfigChannel+0x698>
 80055de:	bf00      	nop
 80055e0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	fab3 f383 	clz	r3, r3
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	3301      	adds	r3, #1
 80055ee:	f003 021f 	and.w	r2, r3, #31
 80055f2:	4613      	mov	r3, r2
 80055f4:	005b      	lsls	r3, r3, #1
 80055f6:	4413      	add	r3, r2
 80055f8:	3b1e      	subs	r3, #30
 80055fa:	051b      	lsls	r3, r3, #20
 80055fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005600:	430b      	orrs	r3, r1
 8005602:	683a      	ldr	r2, [r7, #0]
 8005604:	6892      	ldr	r2, [r2, #8]
 8005606:	4619      	mov	r1, r3
 8005608:	f7fe fcf4 	bl	8003ff4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	4b3f      	ldr	r3, [pc, #252]	; (8005710 <HAL_ADC_ConfigChannel+0x7bc>)
 8005612:	4013      	ands	r3, r2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d071      	beq.n	80056fc <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005618:	483e      	ldr	r0, [pc, #248]	; (8005714 <HAL_ADC_ConfigChannel+0x7c0>)
 800561a:	f7fe fbed 	bl	8003df8 <LL_ADC_GetCommonPathInternalCh>
 800561e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a3c      	ldr	r2, [pc, #240]	; (8005718 <HAL_ADC_ConfigChannel+0x7c4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d004      	beq.n	8005636 <HAL_ADC_ConfigChannel+0x6e2>
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a3a      	ldr	r2, [pc, #232]	; (800571c <HAL_ADC_ConfigChannel+0x7c8>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d127      	bne.n	8005686 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005636:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800563a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d121      	bne.n	8005686 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800564a:	d157      	bne.n	80056fc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800564c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005650:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005654:	4619      	mov	r1, r3
 8005656:	482f      	ldr	r0, [pc, #188]	; (8005714 <HAL_ADC_ConfigChannel+0x7c0>)
 8005658:	f7fe fbbb 	bl	8003dd2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800565c:	4b30      	ldr	r3, [pc, #192]	; (8005720 <HAL_ADC_ConfigChannel+0x7cc>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	099b      	lsrs	r3, r3, #6
 8005662:	4a30      	ldr	r2, [pc, #192]	; (8005724 <HAL_ADC_ConfigChannel+0x7d0>)
 8005664:	fba2 2303 	umull	r2, r3, r2, r3
 8005668:	099b      	lsrs	r3, r3, #6
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	4613      	mov	r3, r2
 800566e:	005b      	lsls	r3, r3, #1
 8005670:	4413      	add	r3, r2
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005676:	e002      	b.n	800567e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	3b01      	subs	r3, #1
 800567c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d1f9      	bne.n	8005678 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005684:	e03a      	b.n	80056fc <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a27      	ldr	r2, [pc, #156]	; (8005728 <HAL_ADC_ConfigChannel+0x7d4>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d113      	bne.n	80056b8 <HAL_ADC_ConfigChannel+0x764>
 8005690:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005694:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005698:	2b00      	cmp	r3, #0
 800569a:	d10d      	bne.n	80056b8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a22      	ldr	r2, [pc, #136]	; (800572c <HAL_ADC_ConfigChannel+0x7d8>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d02a      	beq.n	80056fc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80056a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80056aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80056ae:	4619      	mov	r1, r3
 80056b0:	4818      	ldr	r0, [pc, #96]	; (8005714 <HAL_ADC_ConfigChannel+0x7c0>)
 80056b2:	f7fe fb8e 	bl	8003dd2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80056b6:	e021      	b.n	80056fc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a1c      	ldr	r2, [pc, #112]	; (8005730 <HAL_ADC_ConfigChannel+0x7dc>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d11c      	bne.n	80056fc <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80056c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80056c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d116      	bne.n	80056fc <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a16      	ldr	r2, [pc, #88]	; (800572c <HAL_ADC_ConfigChannel+0x7d8>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d011      	beq.n	80056fc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80056d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80056dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80056e0:	4619      	mov	r1, r3
 80056e2:	480c      	ldr	r0, [pc, #48]	; (8005714 <HAL_ADC_ConfigChannel+0x7c0>)
 80056e4:	f7fe fb75 	bl	8003dd2 <LL_ADC_SetCommonPathInternalCh>
 80056e8:	e008      	b.n	80056fc <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056ee:	f043 0220 	orr.w	r2, r3, #32
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005704:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005708:	4618      	mov	r0, r3
 800570a:	37d8      	adds	r7, #216	; 0xd8
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	80080000 	.word	0x80080000
 8005714:	50000300 	.word	0x50000300
 8005718:	c3210000 	.word	0xc3210000
 800571c:	90c00010 	.word	0x90c00010
 8005720:	200000f0 	.word	0x200000f0
 8005724:	053e2d63 	.word	0x053e2d63
 8005728:	c7520000 	.word	0xc7520000
 800572c:	50000100 	.word	0x50000100
 8005730:	cb840000 	.word	0xcb840000

08005734 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b088      	sub	sp, #32
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800573e:	2300      	movs	r3, #0
 8005740:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4618      	mov	r0, r3
 800574c:	f7fe fd86 	bl	800425c <LL_ADC_REG_IsConversionOngoing>
 8005750:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4618      	mov	r0, r3
 8005758:	f7fe fda7 	bl	80042aa <LL_ADC_INJ_IsConversionOngoing>
 800575c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d103      	bne.n	800576c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 8098 	beq.w	800589c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d02a      	beq.n	80057d0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	7f5b      	ldrb	r3, [r3, #29]
 800577e:	2b01      	cmp	r3, #1
 8005780:	d126      	bne.n	80057d0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	7f1b      	ldrb	r3, [r3, #28]
 8005786:	2b01      	cmp	r3, #1
 8005788:	d122      	bne.n	80057d0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800578a:	2301      	movs	r3, #1
 800578c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800578e:	e014      	b.n	80057ba <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	4a45      	ldr	r2, [pc, #276]	; (80058a8 <ADC_ConversionStop+0x174>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d90d      	bls.n	80057b4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800579c:	f043 0210 	orr.w	r2, r3, #16
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a8:	f043 0201 	orr.w	r2, r3, #1
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e074      	b.n	800589e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	3301      	adds	r3, #1
 80057b8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057c4:	2b40      	cmp	r3, #64	; 0x40
 80057c6:	d1e3      	bne.n	8005790 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2240      	movs	r2, #64	; 0x40
 80057ce:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d014      	beq.n	8005800 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4618      	mov	r0, r3
 80057dc:	f7fe fd3e 	bl	800425c <LL_ADC_REG_IsConversionOngoing>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00c      	beq.n	8005800 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7fe fcfb 	bl	80041e6 <LL_ADC_IsDisableOngoing>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d104      	bne.n	8005800 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7fe fd1a 	bl	8004234 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	2b01      	cmp	r3, #1
 8005804:	d014      	beq.n	8005830 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4618      	mov	r0, r3
 800580c:	f7fe fd4d 	bl	80042aa <LL_ADC_INJ_IsConversionOngoing>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00c      	beq.n	8005830 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4618      	mov	r0, r3
 800581c:	f7fe fce3 	bl	80041e6 <LL_ADC_IsDisableOngoing>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d104      	bne.n	8005830 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4618      	mov	r0, r3
 800582c:	f7fe fd29 	bl	8004282 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	2b02      	cmp	r3, #2
 8005834:	d005      	beq.n	8005842 <ADC_ConversionStop+0x10e>
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	2b03      	cmp	r3, #3
 800583a:	d105      	bne.n	8005848 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800583c:	230c      	movs	r3, #12
 800583e:	617b      	str	r3, [r7, #20]
        break;
 8005840:	e005      	b.n	800584e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005842:	2308      	movs	r3, #8
 8005844:	617b      	str	r3, [r7, #20]
        break;
 8005846:	e002      	b.n	800584e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005848:	2304      	movs	r3, #4
 800584a:	617b      	str	r3, [r7, #20]
        break;
 800584c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800584e:	f7fe fa7f 	bl	8003d50 <HAL_GetTick>
 8005852:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005854:	e01b      	b.n	800588e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005856:	f7fe fa7b 	bl	8003d50 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	2b05      	cmp	r3, #5
 8005862:	d914      	bls.n	800588e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689a      	ldr	r2, [r3, #8]
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	4013      	ands	r3, r2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00d      	beq.n	800588e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005876:	f043 0210 	orr.w	r2, r3, #16
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005882:	f043 0201 	orr.w	r2, r3, #1
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e007      	b.n	800589e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	4013      	ands	r3, r2
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1dc      	bne.n	8005856 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3720      	adds	r7, #32
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	a33fffff 	.word	0xa33fffff

080058ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4618      	mov	r0, r3
 80058ba:	f7fe fc81 	bl	80041c0 <LL_ADC_IsEnabled>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d14d      	bne.n	8005960 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	689a      	ldr	r2, [r3, #8]
 80058ca:	4b28      	ldr	r3, [pc, #160]	; (800596c <ADC_Enable+0xc0>)
 80058cc:	4013      	ands	r3, r2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00d      	beq.n	80058ee <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058d6:	f043 0210 	orr.w	r2, r3, #16
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058e2:	f043 0201 	orr.w	r2, r3, #1
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e039      	b.n	8005962 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7fe fc3c 	bl	8004170 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80058f8:	f7fe fa2a 	bl	8003d50 <HAL_GetTick>
 80058fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80058fe:	e028      	b.n	8005952 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4618      	mov	r0, r3
 8005906:	f7fe fc5b 	bl	80041c0 <LL_ADC_IsEnabled>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d104      	bne.n	800591a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4618      	mov	r0, r3
 8005916:	f7fe fc2b 	bl	8004170 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800591a:	f7fe fa19 	bl	8003d50 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d914      	bls.n	8005952 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b01      	cmp	r3, #1
 8005934:	d00d      	beq.n	8005952 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800593a:	f043 0210 	orr.w	r2, r3, #16
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005946:	f043 0201 	orr.w	r2, r3, #1
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e007      	b.n	8005962 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	2b01      	cmp	r3, #1
 800595e:	d1cf      	bne.n	8005900 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	8000003f 	.word	0x8000003f

08005970 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4618      	mov	r0, r3
 800597e:	f7fe fc32 	bl	80041e6 <LL_ADC_IsDisableOngoing>
 8005982:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4618      	mov	r0, r3
 800598a:	f7fe fc19 	bl	80041c0 <LL_ADC_IsEnabled>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d047      	beq.n	8005a24 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d144      	bne.n	8005a24 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f003 030d 	and.w	r3, r3, #13
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d10c      	bne.n	80059c2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7fe fbf3 	bl	8004198 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2203      	movs	r2, #3
 80059b8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80059ba:	f7fe f9c9 	bl	8003d50 <HAL_GetTick>
 80059be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80059c0:	e029      	b.n	8005a16 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059c6:	f043 0210 	orr.w	r2, r3, #16
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059d2:	f043 0201 	orr.w	r2, r3, #1
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e023      	b.n	8005a26 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80059de:	f7fe f9b7 	bl	8003d50 <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d914      	bls.n	8005a16 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00d      	beq.n	8005a16 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059fe:	f043 0210 	orr.w	r2, r3, #16
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a0a:	f043 0201 	orr.w	r2, r3, #1
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e007      	b.n	8005a26 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	f003 0301 	and.w	r3, r3, #1
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1dc      	bne.n	80059de <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3710      	adds	r7, #16
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b084      	sub	sp, #16
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a40:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d14b      	bne.n	8005ae0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a4c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 0308 	and.w	r3, r3, #8
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d021      	beq.n	8005aa6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7fe fa72 	bl	8003f50 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d032      	beq.n	8005ad8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d12b      	bne.n	8005ad8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d11f      	bne.n	8005ad8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a9c:	f043 0201 	orr.w	r2, r3, #1
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	65da      	str	r2, [r3, #92]	; 0x5c
 8005aa4:	e018      	b.n	8005ad8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	f003 0302 	and.w	r3, r3, #2
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d111      	bne.n	8005ad8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ab8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ac4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d105      	bne.n	8005ad8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ad0:	f043 0201 	orr.w	r2, r3, #1
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f7fc fbe9 	bl	80022b0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005ade:	e00e      	b.n	8005afe <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ae4:	f003 0310 	and.w	r3, r3, #16
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d003      	beq.n	8005af4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f7ff fa27 	bl	8004f40 <HAL_ADC_ErrorCallback>
}
 8005af2:	e004      	b.n	8005afe <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	4798      	blx	r3
}
 8005afe:	bf00      	nop
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b084      	sub	sp, #16
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b12:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005b14:	68f8      	ldr	r0, [r7, #12]
 8005b16:	f7fc fab9 	bl	800208c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005b1a:	bf00      	nop
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b084      	sub	sp, #16
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b34:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b40:	f043 0204 	orr.w	r2, r3, #4
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f7ff f9f9 	bl	8004f40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005b4e:	bf00      	nop
 8005b50:	3710      	adds	r7, #16
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}

08005b56 <LL_ADC_IsEnabled>:
{
 8005b56:	b480      	push	{r7}
 8005b58:	b083      	sub	sp, #12
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d101      	bne.n	8005b6e <LL_ADC_IsEnabled+0x18>
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e000      	b.n	8005b70 <LL_ADC_IsEnabled+0x1a>
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <LL_ADC_StartCalibration>:
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005b8e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005b92:	683a      	ldr	r2, [r7, #0]
 8005b94:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	609a      	str	r2, [r3, #8]
}
 8005ba2:	bf00      	nop
 8005ba4:	370c      	adds	r7, #12
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <LL_ADC_IsCalibrationOnGoing>:
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005bbe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005bc2:	d101      	bne.n	8005bc8 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e000      	b.n	8005bca <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	370c      	adds	r7, #12
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <LL_ADC_REG_IsConversionOngoing>:
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	b083      	sub	sp, #12
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f003 0304 	and.w	r3, r3, #4
 8005be6:	2b04      	cmp	r3, #4
 8005be8:	d101      	bne.n	8005bee <LL_ADC_REG_IsConversionOngoing+0x18>
 8005bea:	2301      	movs	r3, #1
 8005bec:	e000      	b.n	8005bf0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005c06:	2300      	movs	r3, #0
 8005c08:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d101      	bne.n	8005c18 <HAL_ADCEx_Calibration_Start+0x1c>
 8005c14:	2302      	movs	r3, #2
 8005c16:	e04d      	b.n	8005cb4 <HAL_ADCEx_Calibration_Start+0xb8>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f7ff fea5 	bl	8005970 <ADC_Disable>
 8005c26:	4603      	mov	r3, r0
 8005c28:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005c2a:	7bfb      	ldrb	r3, [r7, #15]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d136      	bne.n	8005c9e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c34:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005c38:	f023 0302 	bic.w	r3, r3, #2
 8005c3c:	f043 0202 	orr.w	r2, r3, #2
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6839      	ldr	r1, [r7, #0]
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7ff ff96 	bl	8005b7c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005c50:	e014      	b.n	8005c7c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	3301      	adds	r3, #1
 8005c56:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	4a18      	ldr	r2, [pc, #96]	; (8005cbc <HAL_ADCEx_Calibration_Start+0xc0>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d90d      	bls.n	8005c7c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c64:	f023 0312 	bic.w	r3, r3, #18
 8005c68:	f043 0210 	orr.w	r2, r3, #16
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e01b      	b.n	8005cb4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4618      	mov	r0, r3
 8005c82:	f7ff ff94 	bl	8005bae <LL_ADC_IsCalibrationOnGoing>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d1e2      	bne.n	8005c52 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c90:	f023 0303 	bic.w	r3, r3, #3
 8005c94:	f043 0201 	orr.w	r2, r3, #1
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	65da      	str	r2, [r3, #92]	; 0x5c
 8005c9c:	e005      	b.n	8005caa <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ca2:	f043 0210 	orr.w	r2, r3, #16
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3710      	adds	r7, #16
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	0004de01 	.word	0x0004de01

08005cc0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005d18:	bf00      	nop
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005d24:	b590      	push	{r4, r7, lr}
 8005d26:	b0a1      	sub	sp, #132	; 0x84
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d101      	bne.n	8005d42 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005d3e:	2302      	movs	r3, #2
 8005d40:	e08b      	b.n	8005e5a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005d4e:	2300      	movs	r3, #0
 8005d50:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005d5a:	d102      	bne.n	8005d62 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005d5c:	4b41      	ldr	r3, [pc, #260]	; (8005e64 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005d5e:	60bb      	str	r3, [r7, #8]
 8005d60:	e001      	b.n	8005d66 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005d62:	2300      	movs	r3, #0
 8005d64:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d10b      	bne.n	8005d84 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d70:	f043 0220 	orr.w	r2, r3, #32
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e06a      	b.n	8005e5a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7ff ff25 	bl	8005bd6 <LL_ADC_REG_IsConversionOngoing>
 8005d8c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7ff ff1f 	bl	8005bd6 <LL_ADC_REG_IsConversionOngoing>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d14c      	bne.n	8005e38 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005d9e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d149      	bne.n	8005e38 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005da4:	4b30      	ldr	r3, [pc, #192]	; (8005e68 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8005da6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d028      	beq.n	8005e02 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005db0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	6859      	ldr	r1, [r3, #4]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005dc2:	035b      	lsls	r3, r3, #13
 8005dc4:	430b      	orrs	r3, r1
 8005dc6:	431a      	orrs	r2, r3
 8005dc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dca:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005dcc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005dd0:	f7ff fec1 	bl	8005b56 <LL_ADC_IsEnabled>
 8005dd4:	4604      	mov	r4, r0
 8005dd6:	4823      	ldr	r0, [pc, #140]	; (8005e64 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005dd8:	f7ff febd 	bl	8005b56 <LL_ADC_IsEnabled>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	4323      	orrs	r3, r4
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d133      	bne.n	8005e4c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005de4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005dec:	f023 030f 	bic.w	r3, r3, #15
 8005df0:	683a      	ldr	r2, [r7, #0]
 8005df2:	6811      	ldr	r1, [r2, #0]
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	6892      	ldr	r2, [r2, #8]
 8005df8:	430a      	orrs	r2, r1
 8005dfa:	431a      	orrs	r2, r3
 8005dfc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dfe:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005e00:	e024      	b.n	8005e4c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005e02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e0c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005e0e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005e12:	f7ff fea0 	bl	8005b56 <LL_ADC_IsEnabled>
 8005e16:	4604      	mov	r4, r0
 8005e18:	4812      	ldr	r0, [pc, #72]	; (8005e64 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005e1a:	f7ff fe9c 	bl	8005b56 <LL_ADC_IsEnabled>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	4323      	orrs	r3, r4
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d112      	bne.n	8005e4c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005e26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005e2e:	f023 030f 	bic.w	r3, r3, #15
 8005e32:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005e34:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005e36:	e009      	b.n	8005e4c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e3c:	f043 0220 	orr.w	r2, r3, #32
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8005e4a:	e000      	b.n	8005e4e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005e4c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005e56:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3784      	adds	r7, #132	; 0x84
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd90      	pop	{r4, r7, pc}
 8005e62:	bf00      	nop
 8005e64:	50000100 	.word	0x50000100
 8005e68:	50000300 	.word	0x50000300

08005e6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b085      	sub	sp, #20
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f003 0307 	and.w	r3, r3, #7
 8005e7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e7c:	4b0c      	ldr	r3, [pc, #48]	; (8005eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e82:	68ba      	ldr	r2, [r7, #8]
 8005e84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e88:	4013      	ands	r3, r2
 8005e8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e9e:	4a04      	ldr	r2, [pc, #16]	; (8005eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	60d3      	str	r3, [r2, #12]
}
 8005ea4:	bf00      	nop
 8005ea6:	3714      	adds	r7, #20
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr
 8005eb0:	e000ed00 	.word	0xe000ed00

08005eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005eb8:	4b04      	ldr	r3, [pc, #16]	; (8005ecc <__NVIC_GetPriorityGrouping+0x18>)
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	0a1b      	lsrs	r3, r3, #8
 8005ebe:	f003 0307 	and.w	r3, r3, #7
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr
 8005ecc:	e000ed00 	.word	0xe000ed00

08005ed0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	db0b      	blt.n	8005efa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ee2:	79fb      	ldrb	r3, [r7, #7]
 8005ee4:	f003 021f 	and.w	r2, r3, #31
 8005ee8:	4907      	ldr	r1, [pc, #28]	; (8005f08 <__NVIC_EnableIRQ+0x38>)
 8005eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eee:	095b      	lsrs	r3, r3, #5
 8005ef0:	2001      	movs	r0, #1
 8005ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8005ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005efa:	bf00      	nop
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop
 8005f08:	e000e100 	.word	0xe000e100

08005f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b083      	sub	sp, #12
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	4603      	mov	r3, r0
 8005f14:	6039      	str	r1, [r7, #0]
 8005f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	db0a      	blt.n	8005f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	b2da      	uxtb	r2, r3
 8005f24:	490c      	ldr	r1, [pc, #48]	; (8005f58 <__NVIC_SetPriority+0x4c>)
 8005f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f2a:	0112      	lsls	r2, r2, #4
 8005f2c:	b2d2      	uxtb	r2, r2
 8005f2e:	440b      	add	r3, r1
 8005f30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f34:	e00a      	b.n	8005f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	b2da      	uxtb	r2, r3
 8005f3a:	4908      	ldr	r1, [pc, #32]	; (8005f5c <__NVIC_SetPriority+0x50>)
 8005f3c:	79fb      	ldrb	r3, [r7, #7]
 8005f3e:	f003 030f 	and.w	r3, r3, #15
 8005f42:	3b04      	subs	r3, #4
 8005f44:	0112      	lsls	r2, r2, #4
 8005f46:	b2d2      	uxtb	r2, r2
 8005f48:	440b      	add	r3, r1
 8005f4a:	761a      	strb	r2, [r3, #24]
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr
 8005f58:	e000e100 	.word	0xe000e100
 8005f5c:	e000ed00 	.word	0xe000ed00

08005f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b089      	sub	sp, #36	; 0x24
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f003 0307 	and.w	r3, r3, #7
 8005f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	f1c3 0307 	rsb	r3, r3, #7
 8005f7a:	2b04      	cmp	r3, #4
 8005f7c:	bf28      	it	cs
 8005f7e:	2304      	movcs	r3, #4
 8005f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	3304      	adds	r3, #4
 8005f86:	2b06      	cmp	r3, #6
 8005f88:	d902      	bls.n	8005f90 <NVIC_EncodePriority+0x30>
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	3b03      	subs	r3, #3
 8005f8e:	e000      	b.n	8005f92 <NVIC_EncodePriority+0x32>
 8005f90:	2300      	movs	r3, #0
 8005f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f94:	f04f 32ff 	mov.w	r2, #4294967295
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9e:	43da      	mvns	r2, r3
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	401a      	ands	r2, r3
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	fa01 f303 	lsl.w	r3, r1, r3
 8005fb2:	43d9      	mvns	r1, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fb8:	4313      	orrs	r3, r2
         );
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3724      	adds	r7, #36	; 0x24
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr
	...

08005fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005fd8:	d301      	bcc.n	8005fde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e00f      	b.n	8005ffe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005fde:	4a0a      	ldr	r2, [pc, #40]	; (8006008 <SysTick_Config+0x40>)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005fe6:	210f      	movs	r1, #15
 8005fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fec:	f7ff ff8e 	bl	8005f0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ff0:	4b05      	ldr	r3, [pc, #20]	; (8006008 <SysTick_Config+0x40>)
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005ff6:	4b04      	ldr	r3, [pc, #16]	; (8006008 <SysTick_Config+0x40>)
 8005ff8:	2207      	movs	r2, #7
 8005ffa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3708      	adds	r7, #8
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	e000e010 	.word	0xe000e010

0800600c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f7ff ff29 	bl	8005e6c <__NVIC_SetPriorityGrouping>
}
 800601a:	bf00      	nop
 800601c:	3708      	adds	r7, #8
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}

08006022 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006022:	b580      	push	{r7, lr}
 8006024:	b086      	sub	sp, #24
 8006026:	af00      	add	r7, sp, #0
 8006028:	4603      	mov	r3, r0
 800602a:	60b9      	str	r1, [r7, #8]
 800602c:	607a      	str	r2, [r7, #4]
 800602e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006030:	f7ff ff40 	bl	8005eb4 <__NVIC_GetPriorityGrouping>
 8006034:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	68b9      	ldr	r1, [r7, #8]
 800603a:	6978      	ldr	r0, [r7, #20]
 800603c:	f7ff ff90 	bl	8005f60 <NVIC_EncodePriority>
 8006040:	4602      	mov	r2, r0
 8006042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006046:	4611      	mov	r1, r2
 8006048:	4618      	mov	r0, r3
 800604a:	f7ff ff5f 	bl	8005f0c <__NVIC_SetPriority>
}
 800604e:	bf00      	nop
 8006050:	3718      	adds	r7, #24
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}

08006056 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b082      	sub	sp, #8
 800605a:	af00      	add	r7, sp, #0
 800605c:	4603      	mov	r3, r0
 800605e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006064:	4618      	mov	r0, r3
 8006066:	f7ff ff33 	bl	8005ed0 <__NVIC_EnableIRQ>
}
 800606a:	bf00      	nop
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b082      	sub	sp, #8
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f7ff ffa4 	bl	8005fc8 <SysTick_Config>
 8006080:	4603      	mov	r3, r0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3708      	adds	r7, #8
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}

0800608a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800608a:	b580      	push	{r7, lr}
 800608c:	b082      	sub	sp, #8
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e014      	b.n	80060c6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	791b      	ldrb	r3, [r3, #4]
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d105      	bne.n	80060b2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f7fc fda9 	bl	8002c04 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2202      	movs	r2, #2
 80060b6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3708      	adds	r7, #8
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80060ce:	b580      	push	{r7, lr}
 80060d0:	b082      	sub	sp, #8
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
 80060d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	795b      	ldrb	r3, [r3, #5]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d101      	bne.n	80060e4 <HAL_DAC_Start+0x16>
 80060e0:	2302      	movs	r3, #2
 80060e2:	e043      	b.n	800616c <HAL_DAC_Start+0x9e>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2202      	movs	r2, #2
 80060ee:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6819      	ldr	r1, [r3, #0]
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	f003 0310 	and.w	r3, r3, #16
 80060fc:	2201      	movs	r2, #1
 80060fe:	409a      	lsls	r2, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	430a      	orrs	r2, r1
 8006106:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8006108:	2001      	movs	r0, #1
 800610a:	f7fd fe2d 	bl	8003d68 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d10f      	bne.n	8006134 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800611e:	2b02      	cmp	r3, #2
 8006120:	d11d      	bne.n	800615e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	685a      	ldr	r2, [r3, #4]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f042 0201 	orr.w	r2, r2, #1
 8006130:	605a      	str	r2, [r3, #4]
 8006132:	e014      	b.n	800615e <HAL_DAC_Start+0x90>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	f003 0310 	and.w	r3, r3, #16
 8006144:	2102      	movs	r1, #2
 8006146:	fa01 f303 	lsl.w	r3, r1, r3
 800614a:	429a      	cmp	r2, r3
 800614c:	d107      	bne.n	800615e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f042 0202 	orr.w	r2, r2, #2
 800615c:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2201      	movs	r2, #1
 8006162:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800616a:	2300      	movs	r3, #0
}
 800616c:	4618      	mov	r0, r3
 800616e:	3708      	adds	r7, #8
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8006174:	b480      	push	{r7}
 8006176:	b087      	sub	sp, #28
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
 8006180:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8006182:	2300      	movs	r3, #0
 8006184:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d105      	bne.n	80061a4 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4413      	add	r3, r2
 800619e:	3308      	adds	r3, #8
 80061a0:	617b      	str	r3, [r7, #20]
 80061a2:	e004      	b.n	80061ae <HAL_DAC_SetValue+0x3a>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80061a4:	697a      	ldr	r2, [r7, #20]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4413      	add	r3, r2
 80061aa:	3314      	adds	r3, #20
 80061ac:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	461a      	mov	r2, r3
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	371c      	adds	r7, #28
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b08a      	sub	sp, #40	; 0x28
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	60f8      	str	r0, [r7, #12]
 80061cc:	60b9      	str	r1, [r7, #8]
 80061ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	795b      	ldrb	r3, [r3, #5]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d101      	bne.n	80061dc <HAL_DAC_ConfigChannel+0x18>
 80061d8:	2302      	movs	r3, #2
 80061da:	e192      	b.n	8006502 <HAL_DAC_ConfigChannel+0x33e>
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2201      	movs	r2, #1
 80061e0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2202      	movs	r2, #2
 80061e6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	2b04      	cmp	r3, #4
 80061ee:	d174      	bne.n	80062da <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80061f0:	f7fd fdae 	bl	8003d50 <HAL_GetTick>
 80061f4:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d134      	bne.n	8006266 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80061fc:	e011      	b.n	8006222 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80061fe:	f7fd fda7 	bl	8003d50 <HAL_GetTick>
 8006202:	4602      	mov	r2, r0
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	1ad3      	subs	r3, r2, r3
 8006208:	2b01      	cmp	r3, #1
 800620a:	d90a      	bls.n	8006222 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	f043 0208 	orr.w	r2, r3, #8
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2203      	movs	r2, #3
 800621c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800621e:	2303      	movs	r3, #3
 8006220:	e16f      	b.n	8006502 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006228:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1e6      	bne.n	80061fe <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8006230:	2001      	movs	r0, #1
 8006232:	f7fd fd99 	bl	8003d68 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68ba      	ldr	r2, [r7, #8]
 800623c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800623e:	641a      	str	r2, [r3, #64]	; 0x40
 8006240:	e01e      	b.n	8006280 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006242:	f7fd fd85 	bl	8003d50 <HAL_GetTick>
 8006246:	4602      	mov	r2, r0
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	1ad3      	subs	r3, r2, r3
 800624c:	2b01      	cmp	r3, #1
 800624e:	d90a      	bls.n	8006266 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	f043 0208 	orr.w	r2, r3, #8
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2203      	movs	r2, #3
 8006260:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e14d      	b.n	8006502 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800626c:	2b00      	cmp	r3, #0
 800626e:	dbe8      	blt.n	8006242 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8006270:	2001      	movs	r0, #1
 8006272:	f7fd fd79 	bl	8003d68 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68ba      	ldr	r2, [r7, #8]
 800627c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800627e:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f003 0310 	and.w	r3, r3, #16
 800628c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8006290:	fa01 f303 	lsl.w	r3, r1, r3
 8006294:	43db      	mvns	r3, r3
 8006296:	ea02 0103 	and.w	r1, r2, r3
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f003 0310 	and.w	r3, r3, #16
 80062a4:	409a      	lsls	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	430a      	orrs	r2, r1
 80062ac:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f003 0310 	and.w	r3, r3, #16
 80062ba:	21ff      	movs	r1, #255	; 0xff
 80062bc:	fa01 f303 	lsl.w	r3, r1, r3
 80062c0:	43db      	mvns	r3, r3
 80062c2:	ea02 0103 	and.w	r1, r2, r3
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f003 0310 	and.w	r3, r3, #16
 80062d0:	409a      	lsls	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	430a      	orrs	r2, r1
 80062d8:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	69db      	ldr	r3, [r3, #28]
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d11d      	bne.n	800631e <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f003 0310 	and.w	r3, r3, #16
 80062f0:	221f      	movs	r2, #31
 80062f2:	fa02 f303 	lsl.w	r3, r2, r3
 80062f6:	43db      	mvns	r3, r3
 80062f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062fa:	4013      	ands	r3, r2
 80062fc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	6a1b      	ldr	r3, [r3, #32]
 8006302:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f003 0310 	and.w	r3, r3, #16
 800630a:	69ba      	ldr	r2, [r7, #24]
 800630c:	fa02 f303 	lsl.w	r3, r2, r3
 8006310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006312:	4313      	orrs	r3, r2
 8006314:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800631c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006324:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f003 0310 	and.w	r3, r3, #16
 800632c:	2207      	movs	r2, #7
 800632e:	fa02 f303 	lsl.w	r3, r2, r3
 8006332:	43db      	mvns	r3, r3
 8006334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006336:	4013      	ands	r3, r2
 8006338:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d102      	bne.n	8006348 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8006342:	2300      	movs	r3, #0
 8006344:	623b      	str	r3, [r7, #32]
 8006346:	e00f      	b.n	8006368 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	2b02      	cmp	r3, #2
 800634e:	d102      	bne.n	8006356 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8006350:	2301      	movs	r3, #1
 8006352:	623b      	str	r3, [r7, #32]
 8006354:	e008      	b.n	8006368 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	695b      	ldr	r3, [r3, #20]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d102      	bne.n	8006364 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800635e:	2301      	movs	r3, #1
 8006360:	623b      	str	r3, [r7, #32]
 8006362:	e001      	b.n	8006368 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8006364:	2300      	movs	r3, #0
 8006366:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	689a      	ldr	r2, [r3, #8]
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	695b      	ldr	r3, [r3, #20]
 8006370:	4313      	orrs	r3, r2
 8006372:	6a3a      	ldr	r2, [r7, #32]
 8006374:	4313      	orrs	r3, r2
 8006376:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f003 0310 	and.w	r3, r3, #16
 800637e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006382:	fa02 f303 	lsl.w	r3, r2, r3
 8006386:	43db      	mvns	r3, r3
 8006388:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800638a:	4013      	ands	r3, r2
 800638c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	791b      	ldrb	r3, [r3, #4]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d102      	bne.n	800639c <HAL_DAC_ConfigChannel+0x1d8>
 8006396:	f44f 7380 	mov.w	r3, #256	; 0x100
 800639a:	e000      	b.n	800639e <HAL_DAC_ConfigChannel+0x1da>
 800639c:	2300      	movs	r3, #0
 800639e:	69ba      	ldr	r2, [r7, #24]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f003 0310 	and.w	r3, r3, #16
 80063aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063ae:	fa02 f303 	lsl.w	r3, r2, r3
 80063b2:	43db      	mvns	r3, r3
 80063b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063b6:	4013      	ands	r3, r2
 80063b8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	795b      	ldrb	r3, [r3, #5]
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d102      	bne.n	80063c8 <HAL_DAC_ConfigChannel+0x204>
 80063c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063c6:	e000      	b.n	80063ca <HAL_DAC_ConfigChannel+0x206>
 80063c8:	2300      	movs	r3, #0
 80063ca:	69ba      	ldr	r2, [r7, #24]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80063d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80063d6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d114      	bne.n	800640a <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80063e0:	f002 f9b8 	bl	8008754 <HAL_RCC_GetHCLKFreq>
 80063e4:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	4a48      	ldr	r2, [pc, #288]	; (800650c <HAL_DAC_ConfigChannel+0x348>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d904      	bls.n	80063f8 <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80063ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063f4:	627b      	str	r3, [r7, #36]	; 0x24
 80063f6:	e00f      	b.n	8006418 <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	4a45      	ldr	r2, [pc, #276]	; (8006510 <HAL_DAC_ConfigChannel+0x34c>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d90a      	bls.n	8006416 <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006402:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006406:	627b      	str	r3, [r7, #36]	; 0x24
 8006408:	e006      	b.n	8006418 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006410:	4313      	orrs	r3, r2
 8006412:	627b      	str	r3, [r7, #36]	; 0x24
 8006414:	e000      	b.n	8006418 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8006416:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f003 0310 	and.w	r3, r3, #16
 800641e:	69ba      	ldr	r2, [r7, #24]
 8006420:	fa02 f303 	lsl.w	r3, r2, r3
 8006424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006426:	4313      	orrs	r3, r2
 8006428:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006430:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	6819      	ldr	r1, [r3, #0]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f003 0310 	and.w	r3, r3, #16
 800643e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006442:	fa02 f303 	lsl.w	r3, r2, r3
 8006446:	43da      	mvns	r2, r3
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	400a      	ands	r2, r1
 800644e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f003 0310 	and.w	r3, r3, #16
 800645e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006462:	fa02 f303 	lsl.w	r3, r2, r3
 8006466:	43db      	mvns	r3, r3
 8006468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800646a:	4013      	ands	r3, r2
 800646c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f003 0310 	and.w	r3, r3, #16
 800647a:	69ba      	ldr	r2, [r7, #24]
 800647c:	fa02 f303 	lsl.w	r3, r2, r3
 8006480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006482:	4313      	orrs	r3, r2
 8006484:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800648c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	6819      	ldr	r1, [r3, #0]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f003 0310 	and.w	r3, r3, #16
 800649a:	22c0      	movs	r2, #192	; 0xc0
 800649c:	fa02 f303 	lsl.w	r3, r2, r3
 80064a0:	43da      	mvns	r2, r3
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	400a      	ands	r2, r1
 80064a8:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	089b      	lsrs	r3, r3, #2
 80064b0:	f003 030f 	and.w	r3, r3, #15
 80064b4:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	089b      	lsrs	r3, r3, #2
 80064bc:	021b      	lsls	r3, r3, #8
 80064be:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80064c2:	69ba      	ldr	r2, [r7, #24]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f003 0310 	and.w	r3, r3, #16
 80064d4:	f640 710f 	movw	r1, #3855	; 0xf0f
 80064d8:	fa01 f303 	lsl.w	r3, r1, r3
 80064dc:	43db      	mvns	r3, r3
 80064de:	ea02 0103 	and.w	r1, r2, r3
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f003 0310 	and.w	r3, r3, #16
 80064e8:	69ba      	ldr	r2, [r7, #24]
 80064ea:	409a      	lsls	r2, r3
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2201      	movs	r2, #1
 80064f8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3728      	adds	r7, #40	; 0x28
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	09896800 	.word	0x09896800
 8006510:	04c4b400 	.word	0x04c4b400

08006514 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d101      	bne.n	8006526 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e08d      	b.n	8006642 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	461a      	mov	r2, r3
 800652c:	4b47      	ldr	r3, [pc, #284]	; (800664c <HAL_DMA_Init+0x138>)
 800652e:	429a      	cmp	r2, r3
 8006530:	d80f      	bhi.n	8006552 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	461a      	mov	r2, r3
 8006538:	4b45      	ldr	r3, [pc, #276]	; (8006650 <HAL_DMA_Init+0x13c>)
 800653a:	4413      	add	r3, r2
 800653c:	4a45      	ldr	r2, [pc, #276]	; (8006654 <HAL_DMA_Init+0x140>)
 800653e:	fba2 2303 	umull	r2, r3, r2, r3
 8006542:	091b      	lsrs	r3, r3, #4
 8006544:	009a      	lsls	r2, r3, #2
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a42      	ldr	r2, [pc, #264]	; (8006658 <HAL_DMA_Init+0x144>)
 800654e:	641a      	str	r2, [r3, #64]	; 0x40
 8006550:	e00e      	b.n	8006570 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	461a      	mov	r2, r3
 8006558:	4b40      	ldr	r3, [pc, #256]	; (800665c <HAL_DMA_Init+0x148>)
 800655a:	4413      	add	r3, r2
 800655c:	4a3d      	ldr	r2, [pc, #244]	; (8006654 <HAL_DMA_Init+0x140>)
 800655e:	fba2 2303 	umull	r2, r3, r2, r3
 8006562:	091b      	lsrs	r3, r3, #4
 8006564:	009a      	lsls	r2, r3, #2
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a3c      	ldr	r2, [pc, #240]	; (8006660 <HAL_DMA_Init+0x14c>)
 800656e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2202      	movs	r2, #2
 8006574:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006586:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800658a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006594:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	691b      	ldr	r3, [r3, #16]
 800659a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	699b      	ldr	r3, [r3, #24]
 80065a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80065b4:	68fa      	ldr	r2, [r7, #12]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 fa76 	bl	8006ab4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80065d0:	d102      	bne.n	80065d8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065e0:	b2d2      	uxtb	r2, r2
 80065e2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80065ec:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d010      	beq.n	8006618 <HAL_DMA_Init+0x104>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	2b04      	cmp	r3, #4
 80065fc:	d80c      	bhi.n	8006618 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 fa96 	bl	8006b30 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006608:	2200      	movs	r2, #0
 800660a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006614:	605a      	str	r2, [r3, #4]
 8006616:	e008      	b.n	800662a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3710      	adds	r7, #16
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
 800664a:	bf00      	nop
 800664c:	40020407 	.word	0x40020407
 8006650:	bffdfff8 	.word	0xbffdfff8
 8006654:	cccccccd 	.word	0xcccccccd
 8006658:	40020000 	.word	0x40020000
 800665c:	bffdfbf8 	.word	0xbffdfbf8
 8006660:	40020400 	.word	0x40020400

08006664 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b086      	sub	sp, #24
 8006668:	af00      	add	r7, sp, #0
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	607a      	str	r2, [r7, #4]
 8006670:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006672:	2300      	movs	r3, #0
 8006674:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800667c:	2b01      	cmp	r3, #1
 800667e:	d101      	bne.n	8006684 <HAL_DMA_Start_IT+0x20>
 8006680:	2302      	movs	r3, #2
 8006682:	e066      	b.n	8006752 <HAL_DMA_Start_IT+0xee>
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006692:	b2db      	uxtb	r3, r3
 8006694:	2b01      	cmp	r3, #1
 8006696:	d155      	bne.n	8006744 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2202      	movs	r2, #2
 800669c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f022 0201 	bic.w	r2, r2, #1
 80066b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	68b9      	ldr	r1, [r7, #8]
 80066bc:	68f8      	ldr	r0, [r7, #12]
 80066be:	f000 f9bb 	bl	8006a38 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d008      	beq.n	80066dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f042 020e 	orr.w	r2, r2, #14
 80066d8:	601a      	str	r2, [r3, #0]
 80066da:	e00f      	b.n	80066fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f022 0204 	bic.w	r2, r2, #4
 80066ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f042 020a 	orr.w	r2, r2, #10
 80066fa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006706:	2b00      	cmp	r3, #0
 8006708:	d007      	beq.n	800671a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006714:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006718:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800671e:	2b00      	cmp	r3, #0
 8006720:	d007      	beq.n	8006732 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800672c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006730:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f042 0201 	orr.w	r2, r2, #1
 8006740:	601a      	str	r2, [r3, #0]
 8006742:	e005      	b.n	8006750 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800674c:	2302      	movs	r3, #2
 800674e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006750:	7dfb      	ldrb	r3, [r7, #23]
}
 8006752:	4618      	mov	r0, r3
 8006754:	3718      	adds	r7, #24
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}

0800675a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800675a:	b480      	push	{r7}
 800675c:	b085      	sub	sp, #20
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006762:	2300      	movs	r3, #0
 8006764:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800676c:	b2db      	uxtb	r3, r3
 800676e:	2b02      	cmp	r3, #2
 8006770:	d005      	beq.n	800677e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2204      	movs	r2, #4
 8006776:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	73fb      	strb	r3, [r7, #15]
 800677c:	e037      	b.n	80067ee <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f022 020e 	bic.w	r2, r2, #14
 800678c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006798:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800679c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f022 0201 	bic.w	r2, r2, #1
 80067ac:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067b2:	f003 021f 	and.w	r2, r3, #31
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ba:	2101      	movs	r1, #1
 80067bc:	fa01 f202 	lsl.w	r2, r1, r2
 80067c0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80067ca:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00c      	beq.n	80067ee <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067e2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80067ec:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2201      	movs	r2, #1
 80067f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80067fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006800:	4618      	mov	r0, r3
 8006802:	3714      	adds	r7, #20
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006814:	2300      	movs	r3, #0
 8006816:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800681e:	b2db      	uxtb	r3, r3
 8006820:	2b02      	cmp	r3, #2
 8006822:	d00d      	beq.n	8006840 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2204      	movs	r2, #4
 8006828:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2201      	movs	r2, #1
 800682e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	73fb      	strb	r3, [r7, #15]
 800683e:	e047      	b.n	80068d0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f022 020e 	bic.w	r2, r2, #14
 800684e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f022 0201 	bic.w	r2, r2, #1
 800685e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800686a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800686e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006874:	f003 021f 	and.w	r2, r3, #31
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687c:	2101      	movs	r1, #1
 800687e:	fa01 f202 	lsl.w	r2, r1, r2
 8006882:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800688c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00c      	beq.n	80068b0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80068a4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80068ae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d003      	beq.n	80068d0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	4798      	blx	r3
    }
  }
  return status;
 80068d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3710      	adds	r7, #16
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}

080068da <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80068da:	b580      	push	{r7, lr}
 80068dc:	b084      	sub	sp, #16
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068f6:	f003 031f 	and.w	r3, r3, #31
 80068fa:	2204      	movs	r2, #4
 80068fc:	409a      	lsls	r2, r3
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	4013      	ands	r3, r2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d026      	beq.n	8006954 <HAL_DMA_IRQHandler+0x7a>
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	f003 0304 	and.w	r3, r3, #4
 800690c:	2b00      	cmp	r3, #0
 800690e:	d021      	beq.n	8006954 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0320 	and.w	r3, r3, #32
 800691a:	2b00      	cmp	r3, #0
 800691c:	d107      	bne.n	800692e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f022 0204 	bic.w	r2, r2, #4
 800692c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006932:	f003 021f 	and.w	r2, r3, #31
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800693a:	2104      	movs	r1, #4
 800693c:	fa01 f202 	lsl.w	r2, r1, r2
 8006940:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006946:	2b00      	cmp	r3, #0
 8006948:	d071      	beq.n	8006a2e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006952:	e06c      	b.n	8006a2e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006958:	f003 031f 	and.w	r3, r3, #31
 800695c:	2202      	movs	r2, #2
 800695e:	409a      	lsls	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	4013      	ands	r3, r2
 8006964:	2b00      	cmp	r3, #0
 8006966:	d02e      	beq.n	80069c6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	f003 0302 	and.w	r3, r3, #2
 800696e:	2b00      	cmp	r3, #0
 8006970:	d029      	beq.n	80069c6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0320 	and.w	r3, r3, #32
 800697c:	2b00      	cmp	r3, #0
 800697e:	d10b      	bne.n	8006998 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f022 020a 	bic.w	r2, r2, #10
 800698e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800699c:	f003 021f 	and.w	r2, r3, #31
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a4:	2102      	movs	r1, #2
 80069a6:	fa01 f202 	lsl.w	r2, r1, r2
 80069aa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d038      	beq.n	8006a2e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80069c4:	e033      	b.n	8006a2e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ca:	f003 031f 	and.w	r3, r3, #31
 80069ce:	2208      	movs	r2, #8
 80069d0:	409a      	lsls	r2, r3
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	4013      	ands	r3, r2
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d02a      	beq.n	8006a30 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	f003 0308 	and.w	r3, r3, #8
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d025      	beq.n	8006a30 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f022 020e 	bic.w	r2, r2, #14
 80069f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069f8:	f003 021f 	and.w	r2, r3, #31
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a00:	2101      	movs	r1, #1
 8006a02:	fa01 f202 	lsl.w	r2, r1, r2
 8006a06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d004      	beq.n	8006a30 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006a2e:	bf00      	nop
 8006a30:	bf00      	nop
}
 8006a32:	3710      	adds	r7, #16
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
 8006a44:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006a4e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d004      	beq.n	8006a62 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a5c:	68fa      	ldr	r2, [r7, #12]
 8006a5e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006a60:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a66:	f003 021f 	and.w	r2, r3, #31
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a6e:	2101      	movs	r1, #1
 8006a70:	fa01 f202 	lsl.w	r2, r1, r2
 8006a74:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	683a      	ldr	r2, [r7, #0]
 8006a7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	2b10      	cmp	r3, #16
 8006a84:	d108      	bne.n	8006a98 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006a96:	e007      	b.n	8006aa8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68ba      	ldr	r2, [r7, #8]
 8006a9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	687a      	ldr	r2, [r7, #4]
 8006aa6:	60da      	str	r2, [r3, #12]
}
 8006aa8:	bf00      	nop
 8006aaa:	3714      	adds	r7, #20
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b087      	sub	sp, #28
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	4b16      	ldr	r3, [pc, #88]	; (8006b1c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d802      	bhi.n	8006ace <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006ac8:	4b15      	ldr	r3, [pc, #84]	; (8006b20 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006aca:	617b      	str	r3, [r7, #20]
 8006acc:	e001      	b.n	8006ad2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8006ace:	4b15      	ldr	r3, [pc, #84]	; (8006b24 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006ad0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	3b08      	subs	r3, #8
 8006ade:	4a12      	ldr	r2, [pc, #72]	; (8006b28 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae4:	091b      	lsrs	r3, r3, #4
 8006ae6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aec:	089b      	lsrs	r3, r3, #2
 8006aee:	009a      	lsls	r2, r3, #2
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	4413      	add	r3, r2
 8006af4:	461a      	mov	r2, r3
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a0b      	ldr	r2, [pc, #44]	; (8006b2c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006afe:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f003 031f 	and.w	r3, r3, #31
 8006b06:	2201      	movs	r2, #1
 8006b08:	409a      	lsls	r2, r3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006b0e:	bf00      	nop
 8006b10:	371c      	adds	r7, #28
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr
 8006b1a:	bf00      	nop
 8006b1c:	40020407 	.word	0x40020407
 8006b20:	40020800 	.word	0x40020800
 8006b24:	40020820 	.word	0x40020820
 8006b28:	cccccccd 	.word	0xcccccccd
 8006b2c:	40020880 	.word	0x40020880

08006b30 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b085      	sub	sp, #20
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	4b0b      	ldr	r3, [pc, #44]	; (8006b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006b44:	4413      	add	r3, r2
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	461a      	mov	r2, r3
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a08      	ldr	r2, [pc, #32]	; (8006b74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006b52:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	3b01      	subs	r3, #1
 8006b58:	f003 031f 	and.w	r3, r3, #31
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	409a      	lsls	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8006b64:	bf00      	nop
 8006b66:	3714      	adds	r7, #20
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr
 8006b70:	1000823f 	.word	0x1000823f
 8006b74:	40020940 	.word	0x40020940

08006b78 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b084      	sub	sp, #16
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d101      	bne.n	8006b8a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e147      	b.n	8006e1a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d106      	bne.n	8006ba4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7fc f91c 	bl	8002ddc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	699a      	ldr	r2, [r3, #24]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f022 0210 	bic.w	r2, r2, #16
 8006bb2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006bb4:	f7fd f8cc 	bl	8003d50 <HAL_GetTick>
 8006bb8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006bba:	e012      	b.n	8006be2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006bbc:	f7fd f8c8 	bl	8003d50 <HAL_GetTick>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	2b0a      	cmp	r3, #10
 8006bc8:	d90b      	bls.n	8006be2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bce:	f043 0201 	orr.w	r2, r3, #1
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2203      	movs	r2, #3
 8006bda:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e11b      	b.n	8006e1a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	699b      	ldr	r3, [r3, #24]
 8006be8:	f003 0308 	and.w	r3, r3, #8
 8006bec:	2b08      	cmp	r3, #8
 8006bee:	d0e5      	beq.n	8006bbc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699a      	ldr	r2, [r3, #24]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f042 0201 	orr.w	r2, r2, #1
 8006bfe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c00:	f7fd f8a6 	bl	8003d50 <HAL_GetTick>
 8006c04:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006c06:	e012      	b.n	8006c2e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006c08:	f7fd f8a2 	bl	8003d50 <HAL_GetTick>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	2b0a      	cmp	r3, #10
 8006c14:	d90b      	bls.n	8006c2e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c1a:	f043 0201 	orr.w	r2, r3, #1
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2203      	movs	r2, #3
 8006c26:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e0f5      	b.n	8006e1a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	699b      	ldr	r3, [r3, #24]
 8006c34:	f003 0301 	and.w	r3, r3, #1
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d0e5      	beq.n	8006c08 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	699a      	ldr	r2, [r3, #24]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f042 0202 	orr.w	r2, r2, #2
 8006c4a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a74      	ldr	r2, [pc, #464]	; (8006e24 <HAL_FDCAN_Init+0x2ac>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d103      	bne.n	8006c5e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006c56:	4a74      	ldr	r2, [pc, #464]	; (8006e28 <HAL_FDCAN_Init+0x2b0>)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	7c1b      	ldrb	r3, [r3, #16]
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d108      	bne.n	8006c78 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	699a      	ldr	r2, [r3, #24]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c74:	619a      	str	r2, [r3, #24]
 8006c76:	e007      	b.n	8006c88 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	699a      	ldr	r2, [r3, #24]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c86:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	7c5b      	ldrb	r3, [r3, #17]
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d108      	bne.n	8006ca2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	699a      	ldr	r2, [r3, #24]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c9e:	619a      	str	r2, [r3, #24]
 8006ca0:	e007      	b.n	8006cb2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	699a      	ldr	r2, [r3, #24]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006cb0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	7c9b      	ldrb	r3, [r3, #18]
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d108      	bne.n	8006ccc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	699a      	ldr	r2, [r3, #24]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006cc8:	619a      	str	r2, [r3, #24]
 8006cca:	e007      	b.n	8006cdc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	699a      	ldr	r2, [r3, #24]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006cda:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	699b      	ldr	r3, [r3, #24]
 8006ce2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	689a      	ldr	r2, [r3, #8]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	699a      	ldr	r2, [r3, #24]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8006d00:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	691a      	ldr	r2, [r3, #16]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f022 0210 	bic.w	r2, r2, #16
 8006d10:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d108      	bne.n	8006d2c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	699a      	ldr	r2, [r3, #24]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f042 0204 	orr.w	r2, r2, #4
 8006d28:	619a      	str	r2, [r3, #24]
 8006d2a:	e02c      	b.n	8006d86 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d028      	beq.n	8006d86 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	d01c      	beq.n	8006d76 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	699a      	ldr	r2, [r3, #24]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006d4a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	691a      	ldr	r2, [r3, #16]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f042 0210 	orr.w	r2, r2, #16
 8006d5a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	2b03      	cmp	r3, #3
 8006d62:	d110      	bne.n	8006d86 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	699a      	ldr	r2, [r3, #24]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f042 0220 	orr.w	r2, r2, #32
 8006d72:	619a      	str	r2, [r3, #24]
 8006d74:	e007      	b.n	8006d86 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	699a      	ldr	r2, [r3, #24]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f042 0220 	orr.w	r2, r2, #32
 8006d84:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	699b      	ldr	r3, [r3, #24]
 8006d8a:	3b01      	subs	r3, #1
 8006d8c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	69db      	ldr	r3, [r3, #28]
 8006d92:	3b01      	subs	r3, #1
 8006d94:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006d96:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a1b      	ldr	r3, [r3, #32]
 8006d9c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006d9e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	3b01      	subs	r3, #1
 8006da8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006dae:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006db0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dba:	d115      	bne.n	8006de8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dc0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006dca:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006dd4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006de4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006de6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	430a      	orrs	r2, r1
 8006dfa:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 fbe2 	bl	80075c8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3710      	adds	r7, #16
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
 8006e22:	bf00      	nop
 8006e24:	40006400 	.word	0x40006400
 8006e28:	40006500 	.word	0x40006500

08006e2c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d110      	bne.n	8006e62 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2202      	movs	r2, #2
 8006e44:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	699a      	ldr	r2, [r3, #24]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f022 0201 	bic.w	r2, r2, #1
 8006e56:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	e006      	b.n	8006e70 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e66:	f043 0204 	orr.w	r2, r3, #4
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
  }
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr

08006e7c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b086      	sub	sp, #24
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d12c      	bne.n	8006eee <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006e9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d007      	beq.n	8006eb4 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ea8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e023      	b.n	8006efc <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006ebc:	0c1b      	lsrs	r3, r3, #16
 8006ebe:	f003 0303 	and.w	r3, r3, #3
 8006ec2:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	68b9      	ldr	r1, [r7, #8]
 8006eca:	68f8      	ldr	r0, [r7, #12]
 8006ecc:	f000 fbd2 	bl	8007674 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2101      	movs	r1, #1
 8006ed6:	697a      	ldr	r2, [r7, #20]
 8006ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8006edc:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	409a      	lsls	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8006eea:	2300      	movs	r3, #0
 8006eec:	e006      	b.n	8006efc <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ef2:	f043 0208 	orr.w	r2, r3, #8
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
  }
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3718      	adds	r7, #24
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}

08006f04 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b08b      	sub	sp, #44	; 0x2c
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	60f8      	str	r0, [r7, #12]
 8006f0c:	60b9      	str	r1, [r7, #8]
 8006f0e:	607a      	str	r2, [r7, #4]
 8006f10:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006f18:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8006f1a:	7efb      	ldrb	r3, [r7, #27]
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	f040 80bc 	bne.w	800709a <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	2b40      	cmp	r3, #64	; 0x40
 8006f26:	d121      	bne.n	8006f6c <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f30:	f003 030f 	and.w	r3, r3, #15
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d107      	bne.n	8006f48 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f3c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e0af      	b.n	80070a8 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f50:	0a1b      	lsrs	r3, r3, #8
 8006f52:	f003 0303 	and.w	r3, r3, #3
 8006f56:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8006f5c:	69fa      	ldr	r2, [r7, #28]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	00db      	lsls	r3, r3, #3
 8006f62:	4413      	add	r3, r2
 8006f64:	00db      	lsls	r3, r3, #3
 8006f66:	440b      	add	r3, r1
 8006f68:	627b      	str	r3, [r7, #36]	; 0x24
 8006f6a:	e020      	b.n	8006fae <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006f74:	f003 030f 	and.w	r3, r3, #15
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d107      	bne.n	8006f8c <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f80:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e08d      	b.n	80070a8 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006f94:	0a1b      	lsrs	r3, r3, #8
 8006f96:	f003 0303 	and.w	r3, r3, #3
 8006f9a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006fa0:	69fa      	ldr	r2, [r7, #28]
 8006fa2:	4613      	mov	r3, r2
 8006fa4:	00db      	lsls	r3, r3, #3
 8006fa6:	4413      	add	r3, r2
 8006fa8:	00db      	lsls	r3, r3, #3
 8006faa:	440b      	add	r3, r1
 8006fac:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d107      	bne.n	8006fd2 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	0c9b      	lsrs	r3, r3, #18
 8006fc8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	601a      	str	r2, [r3, #0]
 8006fd0:	e005      	b.n	8006fde <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8006fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8006ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff8:	3304      	adds	r3, #4
 8006ffa:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	b29a      	uxth	r2, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8007006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800701e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800702a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	0e1b      	lsrs	r3, r3, #24
 8007030:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	0fda      	lsrs	r2, r3, #31
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8007042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007044:	3304      	adds	r3, #4
 8007046:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8007048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800704a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800704c:	2300      	movs	r3, #0
 800704e:	623b      	str	r3, [r7, #32]
 8007050:	e00a      	b.n	8007068 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8007052:	697a      	ldr	r2, [r7, #20]
 8007054:	6a3b      	ldr	r3, [r7, #32]
 8007056:	441a      	add	r2, r3
 8007058:	6839      	ldr	r1, [r7, #0]
 800705a:	6a3b      	ldr	r3, [r7, #32]
 800705c:	440b      	add	r3, r1
 800705e:	7812      	ldrb	r2, [r2, #0]
 8007060:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007062:	6a3b      	ldr	r3, [r7, #32]
 8007064:	3301      	adds	r3, #1
 8007066:	623b      	str	r3, [r7, #32]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	0c1b      	lsrs	r3, r3, #16
 800706e:	4a11      	ldr	r2, [pc, #68]	; (80070b4 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8007070:	5cd3      	ldrb	r3, [r2, r3]
 8007072:	461a      	mov	r2, r3
 8007074:	6a3b      	ldr	r3, [r7, #32]
 8007076:	4293      	cmp	r3, r2
 8007078:	d3eb      	bcc.n	8007052 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	2b40      	cmp	r3, #64	; 0x40
 800707e:	d105      	bne.n	800708c <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	69fa      	ldr	r2, [r7, #28]
 8007086:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800708a:	e004      	b.n	8007096 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	69fa      	ldr	r2, [r7, #28]
 8007092:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8007096:	2300      	movs	r3, #0
 8007098:	e006      	b.n	80070a8 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800709e:	f043 0208 	orr.w	r2, r3, #8
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
  }
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	372c      	adds	r7, #44	; 0x2c
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr
 80070b4:	0800d398 	.word	0x0800d398

080070b8 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b087      	sub	sp, #28
 80070bc:	af00      	add	r7, sp, #0
 80070be:	60f8      	str	r0, [r7, #12]
 80070c0:	60b9      	str	r1, [r7, #8]
 80070c2:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80070ca:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80070cc:	7dfb      	ldrb	r3, [r7, #23]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d003      	beq.n	80070da <HAL_FDCAN_ActivateNotification+0x22>
 80070d2:	7dfb      	ldrb	r3, [r7, #23]
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	f040 80c8 	bne.w	800726a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070e0:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	f003 0307 	and.w	r3, r3, #7
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d004      	beq.n	80070f6 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d03b      	beq.n	800716e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d004      	beq.n	800710a <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f003 0302 	and.w	r3, r3, #2
 8007106:	2b00      	cmp	r3, #0
 8007108:	d031      	beq.n	800716e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007110:	2b00      	cmp	r3, #0
 8007112:	d004      	beq.n	800711e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	f003 0304 	and.w	r3, r3, #4
 800711a:	2b00      	cmp	r3, #0
 800711c:	d027      	beq.n	800716e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007124:	2b00      	cmp	r3, #0
 8007126:	d004      	beq.n	8007132 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	f003 0308 	and.w	r3, r3, #8
 800712e:	2b00      	cmp	r3, #0
 8007130:	d01d      	beq.n	800716e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007138:	2b00      	cmp	r3, #0
 800713a:	d004      	beq.n	8007146 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	f003 0310 	and.w	r3, r3, #16
 8007142:	2b00      	cmp	r3, #0
 8007144:	d013      	beq.n	800716e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800714c:	2b00      	cmp	r3, #0
 800714e:	d004      	beq.n	800715a <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	f003 0320 	and.w	r3, r3, #32
 8007156:	2b00      	cmp	r3, #0
 8007158:	d009      	beq.n	800716e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007160:	2b00      	cmp	r3, #0
 8007162:	d00c      	beq.n	800717e <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800716a:	2b00      	cmp	r3, #0
 800716c:	d107      	bne.n	800717e <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f042 0201 	orr.w	r2, r2, #1
 800717c:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	f003 0307 	and.w	r3, r3, #7
 8007184:	2b00      	cmp	r3, #0
 8007186:	d004      	beq.n	8007192 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	f003 0301 	and.w	r3, r3, #1
 800718e:	2b00      	cmp	r3, #0
 8007190:	d13b      	bne.n	800720a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007198:	2b00      	cmp	r3, #0
 800719a:	d004      	beq.n	80071a6 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d131      	bne.n	800720a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d004      	beq.n	80071ba <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	f003 0304 	and.w	r3, r3, #4
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d127      	bne.n	800720a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d004      	beq.n	80071ce <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	f003 0308 	and.w	r3, r3, #8
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d11d      	bne.n	800720a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d004      	beq.n	80071e2 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	f003 0310 	and.w	r3, r3, #16
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d113      	bne.n	800720a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d004      	beq.n	80071f6 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	f003 0320 	and.w	r3, r3, #32
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d109      	bne.n	800720a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d00c      	beq.n	800721a <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007206:	2b00      	cmp	r3, #0
 8007208:	d007      	beq.n	800721a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f042 0202 	orr.w	r2, r2, #2
 8007218:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007220:	2b00      	cmp	r3, #0
 8007222:	d009      	beq.n	8007238 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	430a      	orrs	r2, r1
 8007234:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800723e:	2b00      	cmp	r3, #0
 8007240:	d009      	beq.n	8007256 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	430a      	orrs	r2, r1
 8007252:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	68ba      	ldr	r2, [r7, #8]
 8007262:	430a      	orrs	r2, r1
 8007264:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8007266:	2300      	movs	r3, #0
 8007268:	e006      	b.n	8007278 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800726e:	f043 0202 	orr.w	r2, r3, #2
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
  }
}
 8007278:	4618      	mov	r0, r3
 800727a:	371c      	adds	r7, #28
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b08a      	sub	sp, #40	; 0x28
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007292:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8007296:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800729e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072a0:	4013      	ands	r3, r2
 80072a2:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072aa:	f003 0307 	and.w	r3, r3, #7
 80072ae:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072b6:	6a3a      	ldr	r2, [r7, #32]
 80072b8:	4013      	ands	r3, r2
 80072ba:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80072c6:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072ce:	69fa      	ldr	r2, [r7, #28]
 80072d0:	4013      	ands	r3, r2
 80072d2:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072da:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80072de:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072e6:	69ba      	ldr	r2, [r7, #24]
 80072e8:	4013      	ands	r3, r2
 80072ea:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072f2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80072f6:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	4013      	ands	r3, r2
 8007302:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800730a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00d      	beq.n	800732e <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800731c:	2b00      	cmp	r3, #0
 800731e:	d006      	beq.n	800732e <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2240      	movs	r2, #64	; 0x40
 8007326:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 f92e 	bl	800758a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007338:	2b00      	cmp	r3, #0
 800733a:	d01b      	beq.n	8007374 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007346:	2b00      	cmp	r3, #0
 8007348:	d014      	beq.n	8007374 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8007352:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800735c:	693a      	ldr	r2, [r7, #16]
 800735e:	4013      	ands	r3, r2
 8007360:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f44f 7280 	mov.w	r2, #256	; 0x100
 800736a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800736c:	6939      	ldr	r1, [r7, #16]
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f8ec 	bl	800754c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8007374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007376:	2b00      	cmp	r3, #0
 8007378:	d007      	beq.n	800738a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007380:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007382:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 f8b6 	bl	80074f6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800738a:	6a3b      	ldr	r3, [r7, #32]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d007      	beq.n	80073a0 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	6a3a      	ldr	r2, [r7, #32]
 8007396:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8007398:	6a39      	ldr	r1, [r7, #32]
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f7fb f93c 	bl	8002618 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d007      	beq.n	80073b6 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	69fa      	ldr	r2, [r7, #28]
 80073ac:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80073ae:	69f9      	ldr	r1, [r7, #28]
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 f8ab 	bl	800750c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d00e      	beq.n	80073e2 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d007      	beq.n	80073e2 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073da:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 f8a0 	bl	8007522 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d01a      	beq.n	8007426 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d013      	beq.n	8007426 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8007406:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	4013      	ands	r3, r2
 8007414:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2280      	movs	r2, #128	; 0x80
 800741c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800741e:	68f9      	ldr	r1, [r7, #12]
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 f888 	bl	8007536 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800742c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007430:	2b00      	cmp	r3, #0
 8007432:	d00e      	beq.n	8007452 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800743a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d007      	beq.n	8007452 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800744a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f888 	bl	8007562 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007458:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00e      	beq.n	800747e <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007466:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800746a:	2b00      	cmp	r3, #0
 800746c:	d007      	beq.n	800747e <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007476:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 f87c 	bl	8007576 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007484:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d011      	beq.n	80074b0 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007492:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00a      	beq.n	80074b0 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80074a2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074a8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d007      	beq.n	80074c6 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	697a      	ldr	r2, [r7, #20]
 80074bc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80074be:	6979      	ldr	r1, [r7, #20]
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 f876 	bl	80075b2 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d009      	beq.n	80074e0 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	69ba      	ldr	r2, [r7, #24]
 80074d2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80074d8:	69bb      	ldr	r3, [r7, #24]
 80074da:	431a      	orrs	r2, r3
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d002      	beq.n	80074ee <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 f858 	bl	800759e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80074ee:	bf00      	nop
 80074f0:	3728      	adds	r7, #40	; 0x28
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80074f6:	b480      	push	{r7}
 80074f8:	b083      	sub	sp, #12
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
 80074fe:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8007500:	bf00      	nop
 8007502:	370c      	adds	r7, #12
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr

0800750c <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8007516:	bf00      	nop
 8007518:	370c      	adds	r7, #12
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr

08007522 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007522:	b480      	push	{r7}
 8007524:	b083      	sub	sp, #12
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800752a:	bf00      	nop
 800752c:	370c      	adds	r7, #12
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr

08007536 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007536:	b480      	push	{r7}
 8007538:	b083      	sub	sp, #12
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
 800753e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8007540:	bf00      	nop
 8007542:	370c      	adds	r7, #12
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800754c:	b480      	push	{r7}
 800754e:	b083      	sub	sp, #12
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8007556:	bf00      	nop
 8007558:	370c      	adds	r7, #12
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007562:	b480      	push	{r7}
 8007564:	b083      	sub	sp, #12
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800756a:	bf00      	nop
 800756c:	370c      	adds	r7, #12
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr

08007576 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007576:	b480      	push	{r7}
 8007578:	b083      	sub	sp, #12
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800757e:	bf00      	nop
 8007580:	370c      	adds	r7, #12
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800758a:	b480      	push	{r7}
 800758c:	b083      	sub	sp, #12
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8007592:	bf00      	nop
 8007594:	370c      	adds	r7, #12
 8007596:	46bd      	mov	sp, r7
 8007598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759c:	4770      	bx	lr

0800759e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800759e:	b480      	push	{r7}
 80075a0:	b083      	sub	sp, #12
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80075a6:	bf00      	nop
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr

080075b2 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80075b2:	b480      	push	{r7}
 80075b4:	b083      	sub	sp, #12
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
 80075ba:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80075bc:	bf00      	nop
 80075be:	370c      	adds	r7, #12
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80075d0:	4b27      	ldr	r3, [pc, #156]	; (8007670 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80075d2:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	68ba      	ldr	r2, [r7, #8]
 80075d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80075e2:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ea:	041a      	lsls	r2, r3, #16
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	430a      	orrs	r2, r1
 80075f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007608:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007610:	061a      	lsls	r2, r3, #24
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	430a      	orrs	r2, r1
 8007618:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	60fb      	str	r3, [r7, #12]
 8007648:	e005      	b.n	8007656 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2200      	movs	r2, #0
 800764e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	3304      	adds	r3, #4
 8007654:	60fb      	str	r3, [r7, #12]
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800765c:	68fa      	ldr	r2, [r7, #12]
 800765e:	429a      	cmp	r2, r3
 8007660:	d3f3      	bcc.n	800764a <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8007662:	bf00      	nop
 8007664:	bf00      	nop
 8007666:	3714      	adds	r7, #20
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr
 8007670:	4000a400 	.word	0x4000a400

08007674 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8007674:	b480      	push	{r7}
 8007676:	b089      	sub	sp, #36	; 0x24
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	607a      	str	r2, [r7, #4]
 8007680:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10a      	bne.n	80076a0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8007692:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800769a:	4313      	orrs	r3, r2
 800769c:	61fb      	str	r3, [r7, #28]
 800769e:	e00a      	b.n	80076b6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80076a8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80076ae:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80076b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076b4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	6a1b      	ldr	r3, [r3, #32]
 80076ba:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80076c0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80076c6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80076cc:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80076d2:	4313      	orrs	r3, r2
 80076d4:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80076da:	683a      	ldr	r2, [r7, #0]
 80076dc:	4613      	mov	r3, r2
 80076de:	00db      	lsls	r3, r3, #3
 80076e0:	4413      	add	r3, r2
 80076e2:	00db      	lsls	r3, r3, #3
 80076e4:	440b      	add	r3, r1
 80076e6:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80076e8:	69bb      	ldr	r3, [r7, #24]
 80076ea:	69fa      	ldr	r2, [r7, #28]
 80076ec:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80076ee:	69bb      	ldr	r3, [r7, #24]
 80076f0:	3304      	adds	r3, #4
 80076f2:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	693a      	ldr	r2, [r7, #16]
 80076f8:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	3304      	adds	r3, #4
 80076fe:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007700:	2300      	movs	r3, #0
 8007702:	617b      	str	r3, [r7, #20]
 8007704:	e020      	b.n	8007748 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	3303      	adds	r3, #3
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	4413      	add	r3, r2
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	3302      	adds	r3, #2
 8007716:	6879      	ldr	r1, [r7, #4]
 8007718:	440b      	add	r3, r1
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800771e:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	3301      	adds	r3, #1
 8007724:	6879      	ldr	r1, [r7, #4]
 8007726:	440b      	add	r3, r1
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800772c:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800772e:	6879      	ldr	r1, [r7, #4]
 8007730:	697a      	ldr	r2, [r7, #20]
 8007732:	440a      	add	r2, r1
 8007734:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007736:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800773c:	69bb      	ldr	r3, [r7, #24]
 800773e:	3304      	adds	r3, #4
 8007740:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	3304      	adds	r3, #4
 8007746:	617b      	str	r3, [r7, #20]
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	0c1b      	lsrs	r3, r3, #16
 800774e:	4a06      	ldr	r2, [pc, #24]	; (8007768 <FDCAN_CopyMessageToRAM+0xf4>)
 8007750:	5cd3      	ldrb	r3, [r2, r3]
 8007752:	461a      	mov	r2, r3
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	4293      	cmp	r3, r2
 8007758:	d3d5      	bcc.n	8007706 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800775a:	bf00      	nop
 800775c:	bf00      	nop
 800775e:	3724      	adds	r7, #36	; 0x24
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr
 8007768:	0800d398 	.word	0x0800d398

0800776c <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d101      	bne.n	800777e <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e033      	b.n	80077e6 <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007784:	b2db      	uxtb	r3, r3
 8007786:	2b00      	cmp	r3, #0
 8007788:	d106      	bne.n	8007798 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2200      	movs	r2, #0
 800778e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f7fb fb98 	bl	8002ec8 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 f854 	bl	800784c <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 f822 	bl	80077ee <FMAC_Reset>
 80077aa:	4603      	mov	r3, r0
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d10c      	bne.n	80077ca <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077b4:	f043 0210 	orr.w	r2, r3, #16
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	22a0      	movs	r2, #160	; 0xa0
 80077c0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	73fb      	strb	r3, [r7, #15]
 80077c8:	e008      	b.n	80077dc <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2220      	movs	r2, #32
 80077d4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_OK;
 80077d8:	2300      	movs	r3, #0
 80077da:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 80077e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}

080077ee <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 80077ee:	b580      	push	{r7, lr}
 80077f0:	b084      	sub	sp, #16
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077f6:	f7fc faab 	bl	8003d50 <HAL_GetTick>
 80077fa:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	691a      	ldr	r2, [r3, #16]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800780a:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 800780c:	e00f      	b.n	800782e <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 800780e:	f7fc fa9f 	bl	8003d50 <HAL_GetTick>
 8007812:	4602      	mov	r2, r0
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	1ad3      	subs	r3, r2, r3
 8007818:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800781c:	d907      	bls.n	800782e <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007822:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	e00a      	b.n	8007844 <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007838:	2b00      	cmp	r3, #0
 800783a:	d1e8      	bne.n	800780e <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2200      	movs	r2, #0
 8007840:	635a      	str	r2, [r3, #52]	; 0x34
  return HAL_OK;
 8007842:	2300      	movs	r3, #0
}
 8007844:	4618      	mov	r0, r3
 8007846:	3710      	adds	r7, #16
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 f807 	bl	8007868 <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 f81b 	bl	8007896 <FMAC_ResetOutputStateAndDataPointers>
}
 8007860:	bf00      	nop
 8007862:	3708      	adds	r7, #8
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2220      	movs	r2, #32
 8007886:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
}
 800788a:	bf00      	nop
 800788c:	370c      	adds	r7, #12
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr

08007896 <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8007896:	b480      	push	{r7}
 8007898:	b083      	sub	sp, #12
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2220      	movs	r2, #32
 80078b4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 80078b8:	bf00      	nop
 80078ba:	370c      	adds	r7, #12
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr

080078c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b087      	sub	sp, #28
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80078ce:	2300      	movs	r3, #0
 80078d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80078d2:	e15a      	b.n	8007b8a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	2101      	movs	r1, #1
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	fa01 f303 	lsl.w	r3, r1, r3
 80078e0:	4013      	ands	r3, r2
 80078e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f000 814c 	beq.w	8007b84 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	f003 0303 	and.w	r3, r3, #3
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d005      	beq.n	8007904 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007900:	2b02      	cmp	r3, #2
 8007902:	d130      	bne.n	8007966 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	005b      	lsls	r3, r3, #1
 800790e:	2203      	movs	r2, #3
 8007910:	fa02 f303 	lsl.w	r3, r2, r3
 8007914:	43db      	mvns	r3, r3
 8007916:	693a      	ldr	r2, [r7, #16]
 8007918:	4013      	ands	r3, r2
 800791a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	68da      	ldr	r2, [r3, #12]
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	005b      	lsls	r3, r3, #1
 8007924:	fa02 f303 	lsl.w	r3, r2, r3
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	4313      	orrs	r3, r2
 800792c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	693a      	ldr	r2, [r7, #16]
 8007932:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800793a:	2201      	movs	r2, #1
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	fa02 f303 	lsl.w	r3, r2, r3
 8007942:	43db      	mvns	r3, r3
 8007944:	693a      	ldr	r2, [r7, #16]
 8007946:	4013      	ands	r3, r2
 8007948:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	091b      	lsrs	r3, r3, #4
 8007950:	f003 0201 	and.w	r2, r3, #1
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	fa02 f303 	lsl.w	r3, r2, r3
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	4313      	orrs	r3, r2
 800795e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	693a      	ldr	r2, [r7, #16]
 8007964:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	f003 0303 	and.w	r3, r3, #3
 800796e:	2b03      	cmp	r3, #3
 8007970:	d017      	beq.n	80079a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	68db      	ldr	r3, [r3, #12]
 8007976:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	005b      	lsls	r3, r3, #1
 800797c:	2203      	movs	r2, #3
 800797e:	fa02 f303 	lsl.w	r3, r2, r3
 8007982:	43db      	mvns	r3, r3
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	4013      	ands	r3, r2
 8007988:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	689a      	ldr	r2, [r3, #8]
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	005b      	lsls	r3, r3, #1
 8007992:	fa02 f303 	lsl.w	r3, r2, r3
 8007996:	693a      	ldr	r2, [r7, #16]
 8007998:	4313      	orrs	r3, r2
 800799a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	f003 0303 	and.w	r3, r3, #3
 80079aa:	2b02      	cmp	r3, #2
 80079ac:	d123      	bne.n	80079f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	08da      	lsrs	r2, r3, #3
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	3208      	adds	r2, #8
 80079b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	f003 0307 	and.w	r3, r3, #7
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	220f      	movs	r2, #15
 80079c6:	fa02 f303 	lsl.w	r3, r2, r3
 80079ca:	43db      	mvns	r3, r3
 80079cc:	693a      	ldr	r2, [r7, #16]
 80079ce:	4013      	ands	r3, r2
 80079d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	691a      	ldr	r2, [r3, #16]
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	f003 0307 	and.w	r3, r3, #7
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	fa02 f303 	lsl.w	r3, r2, r3
 80079e2:	693a      	ldr	r2, [r7, #16]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	08da      	lsrs	r2, r3, #3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	3208      	adds	r2, #8
 80079f0:	6939      	ldr	r1, [r7, #16]
 80079f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	005b      	lsls	r3, r3, #1
 8007a00:	2203      	movs	r2, #3
 8007a02:	fa02 f303 	lsl.w	r3, r2, r3
 8007a06:	43db      	mvns	r3, r3
 8007a08:	693a      	ldr	r2, [r7, #16]
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	f003 0203 	and.w	r2, r3, #3
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	005b      	lsls	r3, r3, #1
 8007a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1e:	693a      	ldr	r2, [r7, #16]
 8007a20:	4313      	orrs	r3, r2
 8007a22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	693a      	ldr	r2, [r7, #16]
 8007a28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	f000 80a6 	beq.w	8007b84 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a38:	4b5b      	ldr	r3, [pc, #364]	; (8007ba8 <HAL_GPIO_Init+0x2e4>)
 8007a3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a3c:	4a5a      	ldr	r2, [pc, #360]	; (8007ba8 <HAL_GPIO_Init+0x2e4>)
 8007a3e:	f043 0301 	orr.w	r3, r3, #1
 8007a42:	6613      	str	r3, [r2, #96]	; 0x60
 8007a44:	4b58      	ldr	r3, [pc, #352]	; (8007ba8 <HAL_GPIO_Init+0x2e4>)
 8007a46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a48:	f003 0301 	and.w	r3, r3, #1
 8007a4c:	60bb      	str	r3, [r7, #8]
 8007a4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007a50:	4a56      	ldr	r2, [pc, #344]	; (8007bac <HAL_GPIO_Init+0x2e8>)
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	089b      	lsrs	r3, r3, #2
 8007a56:	3302      	adds	r3, #2
 8007a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f003 0303 	and.w	r3, r3, #3
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	220f      	movs	r2, #15
 8007a68:	fa02 f303 	lsl.w	r3, r2, r3
 8007a6c:	43db      	mvns	r3, r3
 8007a6e:	693a      	ldr	r2, [r7, #16]
 8007a70:	4013      	ands	r3, r2
 8007a72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007a7a:	d01f      	beq.n	8007abc <HAL_GPIO_Init+0x1f8>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a4c      	ldr	r2, [pc, #304]	; (8007bb0 <HAL_GPIO_Init+0x2ec>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d019      	beq.n	8007ab8 <HAL_GPIO_Init+0x1f4>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a4b      	ldr	r2, [pc, #300]	; (8007bb4 <HAL_GPIO_Init+0x2f0>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d013      	beq.n	8007ab4 <HAL_GPIO_Init+0x1f0>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a4a      	ldr	r2, [pc, #296]	; (8007bb8 <HAL_GPIO_Init+0x2f4>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d00d      	beq.n	8007ab0 <HAL_GPIO_Init+0x1ec>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a49      	ldr	r2, [pc, #292]	; (8007bbc <HAL_GPIO_Init+0x2f8>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d007      	beq.n	8007aac <HAL_GPIO_Init+0x1e8>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a48      	ldr	r2, [pc, #288]	; (8007bc0 <HAL_GPIO_Init+0x2fc>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d101      	bne.n	8007aa8 <HAL_GPIO_Init+0x1e4>
 8007aa4:	2305      	movs	r3, #5
 8007aa6:	e00a      	b.n	8007abe <HAL_GPIO_Init+0x1fa>
 8007aa8:	2306      	movs	r3, #6
 8007aaa:	e008      	b.n	8007abe <HAL_GPIO_Init+0x1fa>
 8007aac:	2304      	movs	r3, #4
 8007aae:	e006      	b.n	8007abe <HAL_GPIO_Init+0x1fa>
 8007ab0:	2303      	movs	r3, #3
 8007ab2:	e004      	b.n	8007abe <HAL_GPIO_Init+0x1fa>
 8007ab4:	2302      	movs	r3, #2
 8007ab6:	e002      	b.n	8007abe <HAL_GPIO_Init+0x1fa>
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e000      	b.n	8007abe <HAL_GPIO_Init+0x1fa>
 8007abc:	2300      	movs	r3, #0
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	f002 0203 	and.w	r2, r2, #3
 8007ac4:	0092      	lsls	r2, r2, #2
 8007ac6:	4093      	lsls	r3, r2
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007ace:	4937      	ldr	r1, [pc, #220]	; (8007bac <HAL_GPIO_Init+0x2e8>)
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	089b      	lsrs	r3, r3, #2
 8007ad4:	3302      	adds	r3, #2
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007adc:	4b39      	ldr	r3, [pc, #228]	; (8007bc4 <HAL_GPIO_Init+0x300>)
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	43db      	mvns	r3, r3
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	4013      	ands	r3, r2
 8007aea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d003      	beq.n	8007b00 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007af8:	693a      	ldr	r2, [r7, #16]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007b00:	4a30      	ldr	r2, [pc, #192]	; (8007bc4 <HAL_GPIO_Init+0x300>)
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007b06:	4b2f      	ldr	r3, [pc, #188]	; (8007bc4 <HAL_GPIO_Init+0x300>)
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	43db      	mvns	r3, r3
 8007b10:	693a      	ldr	r2, [r7, #16]
 8007b12:	4013      	ands	r3, r2
 8007b14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d003      	beq.n	8007b2a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007b22:	693a      	ldr	r2, [r7, #16]
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007b2a:	4a26      	ldr	r2, [pc, #152]	; (8007bc4 <HAL_GPIO_Init+0x300>)
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007b30:	4b24      	ldr	r3, [pc, #144]	; (8007bc4 <HAL_GPIO_Init+0x300>)
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	43db      	mvns	r3, r3
 8007b3a:	693a      	ldr	r2, [r7, #16]
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d003      	beq.n	8007b54 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007b4c:	693a      	ldr	r2, [r7, #16]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007b54:	4a1b      	ldr	r2, [pc, #108]	; (8007bc4 <HAL_GPIO_Init+0x300>)
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007b5a:	4b1a      	ldr	r3, [pc, #104]	; (8007bc4 <HAL_GPIO_Init+0x300>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	43db      	mvns	r3, r3
 8007b64:	693a      	ldr	r2, [r7, #16]
 8007b66:	4013      	ands	r3, r2
 8007b68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d003      	beq.n	8007b7e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007b7e:	4a11      	ldr	r2, [pc, #68]	; (8007bc4 <HAL_GPIO_Init+0x300>)
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	3301      	adds	r3, #1
 8007b88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	fa22 f303 	lsr.w	r3, r2, r3
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f47f ae9d 	bne.w	80078d4 <HAL_GPIO_Init+0x10>
  }
}
 8007b9a:	bf00      	nop
 8007b9c:	bf00      	nop
 8007b9e:	371c      	adds	r7, #28
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr
 8007ba8:	40021000 	.word	0x40021000
 8007bac:	40010000 	.word	0x40010000
 8007bb0:	48000400 	.word	0x48000400
 8007bb4:	48000800 	.word	0x48000800
 8007bb8:	48000c00 	.word	0x48000c00
 8007bbc:	48001000 	.word	0x48001000
 8007bc0:	48001400 	.word	0x48001400
 8007bc4:	40010400 	.word	0x40010400

08007bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	807b      	strh	r3, [r7, #2]
 8007bd4:	4613      	mov	r3, r2
 8007bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007bd8:	787b      	ldrb	r3, [r7, #1]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d003      	beq.n	8007be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007bde:	887a      	ldrh	r2, [r7, #2]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007be4:	e002      	b.n	8007bec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007be6:	887a      	ldrh	r2, [r7, #2]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007bec:	bf00      	nop
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b085      	sub	sp, #20
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d141      	bne.n	8007c8a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007c06:	4b4b      	ldr	r3, [pc, #300]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007c0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c12:	d131      	bne.n	8007c78 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007c14:	4b47      	ldr	r3, [pc, #284]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c1a:	4a46      	ldr	r2, [pc, #280]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007c24:	4b43      	ldr	r3, [pc, #268]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007c2c:	4a41      	ldr	r2, [pc, #260]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007c32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007c34:	4b40      	ldr	r3, [pc, #256]	; (8007d38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	2232      	movs	r2, #50	; 0x32
 8007c3a:	fb02 f303 	mul.w	r3, r2, r3
 8007c3e:	4a3f      	ldr	r2, [pc, #252]	; (8007d3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007c40:	fba2 2303 	umull	r2, r3, r2, r3
 8007c44:	0c9b      	lsrs	r3, r3, #18
 8007c46:	3301      	adds	r3, #1
 8007c48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007c4a:	e002      	b.n	8007c52 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007c52:	4b38      	ldr	r3, [pc, #224]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c54:	695b      	ldr	r3, [r3, #20]
 8007c56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c5e:	d102      	bne.n	8007c66 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d1f2      	bne.n	8007c4c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007c66:	4b33      	ldr	r3, [pc, #204]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c72:	d158      	bne.n	8007d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007c74:	2303      	movs	r3, #3
 8007c76:	e057      	b.n	8007d28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007c78:	4b2e      	ldr	r3, [pc, #184]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c7e:	4a2d      	ldr	r2, [pc, #180]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007c88:	e04d      	b.n	8007d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c90:	d141      	bne.n	8007d16 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007c92:	4b28      	ldr	r3, [pc, #160]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007c9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c9e:	d131      	bne.n	8007d04 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007ca0:	4b24      	ldr	r3, [pc, #144]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ca6:	4a23      	ldr	r2, [pc, #140]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ca8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007cac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007cb0:	4b20      	ldr	r3, [pc, #128]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007cb8:	4a1e      	ldr	r2, [pc, #120]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007cbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007cc0:	4b1d      	ldr	r3, [pc, #116]	; (8007d38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2232      	movs	r2, #50	; 0x32
 8007cc6:	fb02 f303 	mul.w	r3, r2, r3
 8007cca:	4a1c      	ldr	r2, [pc, #112]	; (8007d3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd0:	0c9b      	lsrs	r3, r3, #18
 8007cd2:	3301      	adds	r3, #1
 8007cd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007cd6:	e002      	b.n	8007cde <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	3b01      	subs	r3, #1
 8007cdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007cde:	4b15      	ldr	r3, [pc, #84]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ce0:	695b      	ldr	r3, [r3, #20]
 8007ce2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ce6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007cea:	d102      	bne.n	8007cf2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1f2      	bne.n	8007cd8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007cf2:	4b10      	ldr	r3, [pc, #64]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cf4:	695b      	ldr	r3, [r3, #20]
 8007cf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007cfe:	d112      	bne.n	8007d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007d00:	2303      	movs	r3, #3
 8007d02:	e011      	b.n	8007d28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d04:	4b0b      	ldr	r3, [pc, #44]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d0a:	4a0a      	ldr	r2, [pc, #40]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d10:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007d14:	e007      	b.n	8007d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007d16:	4b07      	ldr	r3, [pc, #28]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007d1e:	4a05      	ldr	r2, [pc, #20]	; (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d20:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007d24:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3714      	adds	r7, #20
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr
 8007d34:	40007000 	.word	0x40007000
 8007d38:	200000f0 	.word	0x200000f0
 8007d3c:	431bde83 	.word	0x431bde83

08007d40 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007d40:	b480      	push	{r7}
 8007d42:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007d44:	4b05      	ldr	r3, [pc, #20]	; (8007d5c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	4a04      	ldr	r2, [pc, #16]	; (8007d5c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007d4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007d4e:	6093      	str	r3, [r2, #8]
}
 8007d50:	bf00      	nop
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	40007000 	.word	0x40007000

08007d60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b088      	sub	sp, #32
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d101      	bne.n	8007d72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e306      	b.n	8008380 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f003 0301 	and.w	r3, r3, #1
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d075      	beq.n	8007e6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d7e:	4b97      	ldr	r3, [pc, #604]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	f003 030c 	and.w	r3, r3, #12
 8007d86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007d88:	4b94      	ldr	r3, [pc, #592]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007d8a:	68db      	ldr	r3, [r3, #12]
 8007d8c:	f003 0303 	and.w	r3, r3, #3
 8007d90:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	2b0c      	cmp	r3, #12
 8007d96:	d102      	bne.n	8007d9e <HAL_RCC_OscConfig+0x3e>
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	2b03      	cmp	r3, #3
 8007d9c:	d002      	beq.n	8007da4 <HAL_RCC_OscConfig+0x44>
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	2b08      	cmp	r3, #8
 8007da2:	d10b      	bne.n	8007dbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007da4:	4b8d      	ldr	r3, [pc, #564]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d05b      	beq.n	8007e68 <HAL_RCC_OscConfig+0x108>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d157      	bne.n	8007e68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e2e1      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007dc4:	d106      	bne.n	8007dd4 <HAL_RCC_OscConfig+0x74>
 8007dc6:	4b85      	ldr	r3, [pc, #532]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a84      	ldr	r2, [pc, #528]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007dd0:	6013      	str	r3, [r2, #0]
 8007dd2:	e01d      	b.n	8007e10 <HAL_RCC_OscConfig+0xb0>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007ddc:	d10c      	bne.n	8007df8 <HAL_RCC_OscConfig+0x98>
 8007dde:	4b7f      	ldr	r3, [pc, #508]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a7e      	ldr	r2, [pc, #504]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007de4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007de8:	6013      	str	r3, [r2, #0]
 8007dea:	4b7c      	ldr	r3, [pc, #496]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a7b      	ldr	r2, [pc, #492]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007df0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007df4:	6013      	str	r3, [r2, #0]
 8007df6:	e00b      	b.n	8007e10 <HAL_RCC_OscConfig+0xb0>
 8007df8:	4b78      	ldr	r3, [pc, #480]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a77      	ldr	r2, [pc, #476]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007dfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e02:	6013      	str	r3, [r2, #0]
 8007e04:	4b75      	ldr	r3, [pc, #468]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a74      	ldr	r2, [pc, #464]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007e0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d013      	beq.n	8007e40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e18:	f7fb ff9a 	bl	8003d50 <HAL_GetTick>
 8007e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e1e:	e008      	b.n	8007e32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e20:	f7fb ff96 	bl	8003d50 <HAL_GetTick>
 8007e24:	4602      	mov	r2, r0
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	2b64      	cmp	r3, #100	; 0x64
 8007e2c:	d901      	bls.n	8007e32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007e2e:	2303      	movs	r3, #3
 8007e30:	e2a6      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e32:	4b6a      	ldr	r3, [pc, #424]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d0f0      	beq.n	8007e20 <HAL_RCC_OscConfig+0xc0>
 8007e3e:	e014      	b.n	8007e6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e40:	f7fb ff86 	bl	8003d50 <HAL_GetTick>
 8007e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e46:	e008      	b.n	8007e5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e48:	f7fb ff82 	bl	8003d50 <HAL_GetTick>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	1ad3      	subs	r3, r2, r3
 8007e52:	2b64      	cmp	r3, #100	; 0x64
 8007e54:	d901      	bls.n	8007e5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007e56:	2303      	movs	r3, #3
 8007e58:	e292      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e5a:	4b60      	ldr	r3, [pc, #384]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1f0      	bne.n	8007e48 <HAL_RCC_OscConfig+0xe8>
 8007e66:	e000      	b.n	8007e6a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f003 0302 	and.w	r3, r3, #2
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d075      	beq.n	8007f62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e76:	4b59      	ldr	r3, [pc, #356]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	f003 030c 	and.w	r3, r3, #12
 8007e7e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e80:	4b56      	ldr	r3, [pc, #344]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	f003 0303 	and.w	r3, r3, #3
 8007e88:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	2b0c      	cmp	r3, #12
 8007e8e:	d102      	bne.n	8007e96 <HAL_RCC_OscConfig+0x136>
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d002      	beq.n	8007e9c <HAL_RCC_OscConfig+0x13c>
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	2b04      	cmp	r3, #4
 8007e9a:	d11f      	bne.n	8007edc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e9c:	4b4f      	ldr	r3, [pc, #316]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d005      	beq.n	8007eb4 <HAL_RCC_OscConfig+0x154>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d101      	bne.n	8007eb4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e265      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007eb4:	4b49      	ldr	r3, [pc, #292]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	691b      	ldr	r3, [r3, #16]
 8007ec0:	061b      	lsls	r3, r3, #24
 8007ec2:	4946      	ldr	r1, [pc, #280]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007ec8:	4b45      	ldr	r3, [pc, #276]	; (8007fe0 <HAL_RCC_OscConfig+0x280>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f7fb fef3 	bl	8003cb8 <HAL_InitTick>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d043      	beq.n	8007f60 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e251      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d023      	beq.n	8007f2c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007ee4:	4b3d      	ldr	r3, [pc, #244]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a3c      	ldr	r2, [pc, #240]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ef0:	f7fb ff2e 	bl	8003d50 <HAL_GetTick>
 8007ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ef6:	e008      	b.n	8007f0a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ef8:	f7fb ff2a 	bl	8003d50 <HAL_GetTick>
 8007efc:	4602      	mov	r2, r0
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	1ad3      	subs	r3, r2, r3
 8007f02:	2b02      	cmp	r3, #2
 8007f04:	d901      	bls.n	8007f0a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007f06:	2303      	movs	r3, #3
 8007f08:	e23a      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007f0a:	4b34      	ldr	r3, [pc, #208]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d0f0      	beq.n	8007ef8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f16:	4b31      	ldr	r3, [pc, #196]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	061b      	lsls	r3, r3, #24
 8007f24:	492d      	ldr	r1, [pc, #180]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f26:	4313      	orrs	r3, r2
 8007f28:	604b      	str	r3, [r1, #4]
 8007f2a:	e01a      	b.n	8007f62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f2c:	4b2b      	ldr	r3, [pc, #172]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a2a      	ldr	r2, [pc, #168]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f38:	f7fb ff0a 	bl	8003d50 <HAL_GetTick>
 8007f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f3e:	e008      	b.n	8007f52 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f40:	f7fb ff06 	bl	8003d50 <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d901      	bls.n	8007f52 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e216      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f52:	4b22      	ldr	r3, [pc, #136]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d1f0      	bne.n	8007f40 <HAL_RCC_OscConfig+0x1e0>
 8007f5e:	e000      	b.n	8007f62 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007f60:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f003 0308 	and.w	r3, r3, #8
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d041      	beq.n	8007ff2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	695b      	ldr	r3, [r3, #20]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d01c      	beq.n	8007fb0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007f76:	4b19      	ldr	r3, [pc, #100]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007f7c:	4a17      	ldr	r2, [pc, #92]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f7e:	f043 0301 	orr.w	r3, r3, #1
 8007f82:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f86:	f7fb fee3 	bl	8003d50 <HAL_GetTick>
 8007f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007f8c:	e008      	b.n	8007fa0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f8e:	f7fb fedf 	bl	8003d50 <HAL_GetTick>
 8007f92:	4602      	mov	r2, r0
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	1ad3      	subs	r3, r2, r3
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	d901      	bls.n	8007fa0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	e1ef      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007fa0:	4b0e      	ldr	r3, [pc, #56]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007fa6:	f003 0302 	and.w	r3, r3, #2
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d0ef      	beq.n	8007f8e <HAL_RCC_OscConfig+0x22e>
 8007fae:	e020      	b.n	8007ff2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007fb0:	4b0a      	ldr	r3, [pc, #40]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007fb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007fb6:	4a09      	ldr	r2, [pc, #36]	; (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007fb8:	f023 0301 	bic.w	r3, r3, #1
 8007fbc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fc0:	f7fb fec6 	bl	8003d50 <HAL_GetTick>
 8007fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007fc6:	e00d      	b.n	8007fe4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007fc8:	f7fb fec2 	bl	8003d50 <HAL_GetTick>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	1ad3      	subs	r3, r2, r3
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d906      	bls.n	8007fe4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	e1d2      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
 8007fda:	bf00      	nop
 8007fdc:	40021000 	.word	0x40021000
 8007fe0:	200000f4 	.word	0x200000f4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007fe4:	4b8c      	ldr	r3, [pc, #560]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8007fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007fea:	f003 0302 	and.w	r3, r3, #2
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d1ea      	bne.n	8007fc8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f003 0304 	and.w	r3, r3, #4
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f000 80a6 	beq.w	800814c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008000:	2300      	movs	r3, #0
 8008002:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008004:	4b84      	ldr	r3, [pc, #528]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800800c:	2b00      	cmp	r3, #0
 800800e:	d101      	bne.n	8008014 <HAL_RCC_OscConfig+0x2b4>
 8008010:	2301      	movs	r3, #1
 8008012:	e000      	b.n	8008016 <HAL_RCC_OscConfig+0x2b6>
 8008014:	2300      	movs	r3, #0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00d      	beq.n	8008036 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800801a:	4b7f      	ldr	r3, [pc, #508]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800801c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800801e:	4a7e      	ldr	r2, [pc, #504]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008020:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008024:	6593      	str	r3, [r2, #88]	; 0x58
 8008026:	4b7c      	ldr	r3, [pc, #496]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008028:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800802a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800802e:	60fb      	str	r3, [r7, #12]
 8008030:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008032:	2301      	movs	r3, #1
 8008034:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008036:	4b79      	ldr	r3, [pc, #484]	; (800821c <HAL_RCC_OscConfig+0x4bc>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800803e:	2b00      	cmp	r3, #0
 8008040:	d118      	bne.n	8008074 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008042:	4b76      	ldr	r3, [pc, #472]	; (800821c <HAL_RCC_OscConfig+0x4bc>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a75      	ldr	r2, [pc, #468]	; (800821c <HAL_RCC_OscConfig+0x4bc>)
 8008048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800804c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800804e:	f7fb fe7f 	bl	8003d50 <HAL_GetTick>
 8008052:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008054:	e008      	b.n	8008068 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008056:	f7fb fe7b 	bl	8003d50 <HAL_GetTick>
 800805a:	4602      	mov	r2, r0
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	1ad3      	subs	r3, r2, r3
 8008060:	2b02      	cmp	r3, #2
 8008062:	d901      	bls.n	8008068 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008064:	2303      	movs	r3, #3
 8008066:	e18b      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008068:	4b6c      	ldr	r3, [pc, #432]	; (800821c <HAL_RCC_OscConfig+0x4bc>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008070:	2b00      	cmp	r3, #0
 8008072:	d0f0      	beq.n	8008056 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	2b01      	cmp	r3, #1
 800807a:	d108      	bne.n	800808e <HAL_RCC_OscConfig+0x32e>
 800807c:	4b66      	ldr	r3, [pc, #408]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800807e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008082:	4a65      	ldr	r2, [pc, #404]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008084:	f043 0301 	orr.w	r3, r3, #1
 8008088:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800808c:	e024      	b.n	80080d8 <HAL_RCC_OscConfig+0x378>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	2b05      	cmp	r3, #5
 8008094:	d110      	bne.n	80080b8 <HAL_RCC_OscConfig+0x358>
 8008096:	4b60      	ldr	r3, [pc, #384]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800809c:	4a5e      	ldr	r2, [pc, #376]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800809e:	f043 0304 	orr.w	r3, r3, #4
 80080a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80080a6:	4b5c      	ldr	r3, [pc, #368]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080ac:	4a5a      	ldr	r2, [pc, #360]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080ae:	f043 0301 	orr.w	r3, r3, #1
 80080b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80080b6:	e00f      	b.n	80080d8 <HAL_RCC_OscConfig+0x378>
 80080b8:	4b57      	ldr	r3, [pc, #348]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080be:	4a56      	ldr	r2, [pc, #344]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080c0:	f023 0301 	bic.w	r3, r3, #1
 80080c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80080c8:	4b53      	ldr	r3, [pc, #332]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080ce:	4a52      	ldr	r2, [pc, #328]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080d0:	f023 0304 	bic.w	r3, r3, #4
 80080d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d016      	beq.n	800810e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080e0:	f7fb fe36 	bl	8003d50 <HAL_GetTick>
 80080e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080e6:	e00a      	b.n	80080fe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080e8:	f7fb fe32 	bl	8003d50 <HAL_GetTick>
 80080ec:	4602      	mov	r2, r0
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	1ad3      	subs	r3, r2, r3
 80080f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d901      	bls.n	80080fe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e140      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080fe:	4b46      	ldr	r3, [pc, #280]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008100:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008104:	f003 0302 	and.w	r3, r3, #2
 8008108:	2b00      	cmp	r3, #0
 800810a:	d0ed      	beq.n	80080e8 <HAL_RCC_OscConfig+0x388>
 800810c:	e015      	b.n	800813a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800810e:	f7fb fe1f 	bl	8003d50 <HAL_GetTick>
 8008112:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008114:	e00a      	b.n	800812c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008116:	f7fb fe1b 	bl	8003d50 <HAL_GetTick>
 800811a:	4602      	mov	r2, r0
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	f241 3288 	movw	r2, #5000	; 0x1388
 8008124:	4293      	cmp	r3, r2
 8008126:	d901      	bls.n	800812c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	e129      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800812c:	4b3a      	ldr	r3, [pc, #232]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800812e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008132:	f003 0302 	and.w	r3, r3, #2
 8008136:	2b00      	cmp	r3, #0
 8008138:	d1ed      	bne.n	8008116 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800813a:	7ffb      	ldrb	r3, [r7, #31]
 800813c:	2b01      	cmp	r3, #1
 800813e:	d105      	bne.n	800814c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008140:	4b35      	ldr	r3, [pc, #212]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008144:	4a34      	ldr	r2, [pc, #208]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008146:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800814a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 0320 	and.w	r3, r3, #32
 8008154:	2b00      	cmp	r3, #0
 8008156:	d03c      	beq.n	80081d2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d01c      	beq.n	800819a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008160:	4b2d      	ldr	r3, [pc, #180]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008162:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008166:	4a2c      	ldr	r2, [pc, #176]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008168:	f043 0301 	orr.w	r3, r3, #1
 800816c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008170:	f7fb fdee 	bl	8003d50 <HAL_GetTick>
 8008174:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008176:	e008      	b.n	800818a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008178:	f7fb fdea 	bl	8003d50 <HAL_GetTick>
 800817c:	4602      	mov	r2, r0
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	2b02      	cmp	r3, #2
 8008184:	d901      	bls.n	800818a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e0fa      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800818a:	4b23      	ldr	r3, [pc, #140]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800818c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008190:	f003 0302 	and.w	r3, r3, #2
 8008194:	2b00      	cmp	r3, #0
 8008196:	d0ef      	beq.n	8008178 <HAL_RCC_OscConfig+0x418>
 8008198:	e01b      	b.n	80081d2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800819a:	4b1f      	ldr	r3, [pc, #124]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800819c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80081a0:	4a1d      	ldr	r2, [pc, #116]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80081a2:	f023 0301 	bic.w	r3, r3, #1
 80081a6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081aa:	f7fb fdd1 	bl	8003d50 <HAL_GetTick>
 80081ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80081b0:	e008      	b.n	80081c4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081b2:	f7fb fdcd 	bl	8003d50 <HAL_GetTick>
 80081b6:	4602      	mov	r2, r0
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	1ad3      	subs	r3, r2, r3
 80081bc:	2b02      	cmp	r3, #2
 80081be:	d901      	bls.n	80081c4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80081c0:	2303      	movs	r3, #3
 80081c2:	e0dd      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80081c4:	4b14      	ldr	r3, [pc, #80]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80081c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80081ca:	f003 0302 	and.w	r3, r3, #2
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d1ef      	bne.n	80081b2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	69db      	ldr	r3, [r3, #28]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f000 80d1 	beq.w	800837e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80081dc:	4b0e      	ldr	r3, [pc, #56]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	f003 030c 	and.w	r3, r3, #12
 80081e4:	2b0c      	cmp	r3, #12
 80081e6:	f000 808b 	beq.w	8008300 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	69db      	ldr	r3, [r3, #28]
 80081ee:	2b02      	cmp	r3, #2
 80081f0:	d15e      	bne.n	80082b0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081f2:	4b09      	ldr	r3, [pc, #36]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a08      	ldr	r2, [pc, #32]	; (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80081f8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80081fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081fe:	f7fb fda7 	bl	8003d50 <HAL_GetTick>
 8008202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008204:	e00c      	b.n	8008220 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008206:	f7fb fda3 	bl	8003d50 <HAL_GetTick>
 800820a:	4602      	mov	r2, r0
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	1ad3      	subs	r3, r2, r3
 8008210:	2b02      	cmp	r3, #2
 8008212:	d905      	bls.n	8008220 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008214:	2303      	movs	r3, #3
 8008216:	e0b3      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
 8008218:	40021000 	.word	0x40021000
 800821c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008220:	4b59      	ldr	r3, [pc, #356]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008228:	2b00      	cmp	r3, #0
 800822a:	d1ec      	bne.n	8008206 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800822c:	4b56      	ldr	r3, [pc, #344]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 800822e:	68da      	ldr	r2, [r3, #12]
 8008230:	4b56      	ldr	r3, [pc, #344]	; (800838c <HAL_RCC_OscConfig+0x62c>)
 8008232:	4013      	ands	r3, r2
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	6a11      	ldr	r1, [r2, #32]
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800823c:	3a01      	subs	r2, #1
 800823e:	0112      	lsls	r2, r2, #4
 8008240:	4311      	orrs	r1, r2
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008246:	0212      	lsls	r2, r2, #8
 8008248:	4311      	orrs	r1, r2
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800824e:	0852      	lsrs	r2, r2, #1
 8008250:	3a01      	subs	r2, #1
 8008252:	0552      	lsls	r2, r2, #21
 8008254:	4311      	orrs	r1, r2
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800825a:	0852      	lsrs	r2, r2, #1
 800825c:	3a01      	subs	r2, #1
 800825e:	0652      	lsls	r2, r2, #25
 8008260:	4311      	orrs	r1, r2
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008266:	06d2      	lsls	r2, r2, #27
 8008268:	430a      	orrs	r2, r1
 800826a:	4947      	ldr	r1, [pc, #284]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 800826c:	4313      	orrs	r3, r2
 800826e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008270:	4b45      	ldr	r3, [pc, #276]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a44      	ldr	r2, [pc, #272]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 8008276:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800827a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800827c:	4b42      	ldr	r3, [pc, #264]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 800827e:	68db      	ldr	r3, [r3, #12]
 8008280:	4a41      	ldr	r2, [pc, #260]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 8008282:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008286:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008288:	f7fb fd62 	bl	8003d50 <HAL_GetTick>
 800828c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800828e:	e008      	b.n	80082a2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008290:	f7fb fd5e 	bl	8003d50 <HAL_GetTick>
 8008294:	4602      	mov	r2, r0
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	2b02      	cmp	r3, #2
 800829c:	d901      	bls.n	80082a2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800829e:	2303      	movs	r3, #3
 80082a0:	e06e      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80082a2:	4b39      	ldr	r3, [pc, #228]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d0f0      	beq.n	8008290 <HAL_RCC_OscConfig+0x530>
 80082ae:	e066      	b.n	800837e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80082b0:	4b35      	ldr	r3, [pc, #212]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a34      	ldr	r2, [pc, #208]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 80082b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80082ba:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80082bc:	4b32      	ldr	r3, [pc, #200]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	4a31      	ldr	r2, [pc, #196]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 80082c2:	f023 0303 	bic.w	r3, r3, #3
 80082c6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80082c8:	4b2f      	ldr	r3, [pc, #188]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	4a2e      	ldr	r2, [pc, #184]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 80082ce:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80082d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082d6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082d8:	f7fb fd3a 	bl	8003d50 <HAL_GetTick>
 80082dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082de:	e008      	b.n	80082f2 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082e0:	f7fb fd36 	bl	8003d50 <HAL_GetTick>
 80082e4:	4602      	mov	r2, r0
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	2b02      	cmp	r3, #2
 80082ec:	d901      	bls.n	80082f2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80082ee:	2303      	movs	r3, #3
 80082f0:	e046      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082f2:	4b25      	ldr	r3, [pc, #148]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d1f0      	bne.n	80082e0 <HAL_RCC_OscConfig+0x580>
 80082fe:	e03e      	b.n	800837e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	69db      	ldr	r3, [r3, #28]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d101      	bne.n	800830c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	e039      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800830c:	4b1e      	ldr	r3, [pc, #120]	; (8008388 <HAL_RCC_OscConfig+0x628>)
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	f003 0203 	and.w	r2, r3, #3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6a1b      	ldr	r3, [r3, #32]
 800831c:	429a      	cmp	r2, r3
 800831e:	d12c      	bne.n	800837a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800832a:	3b01      	subs	r3, #1
 800832c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800832e:	429a      	cmp	r2, r3
 8008330:	d123      	bne.n	800837a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800833e:	429a      	cmp	r2, r3
 8008340:	d11b      	bne.n	800837a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800834c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800834e:	429a      	cmp	r2, r3
 8008350:	d113      	bne.n	800837a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800835c:	085b      	lsrs	r3, r3, #1
 800835e:	3b01      	subs	r3, #1
 8008360:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008362:	429a      	cmp	r2, r3
 8008364:	d109      	bne.n	800837a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008370:	085b      	lsrs	r3, r3, #1
 8008372:	3b01      	subs	r3, #1
 8008374:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008376:	429a      	cmp	r2, r3
 8008378:	d001      	beq.n	800837e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e000      	b.n	8008380 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3720      	adds	r7, #32
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}
 8008388:	40021000 	.word	0x40021000
 800838c:	019f800c 	.word	0x019f800c

08008390 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b086      	sub	sp, #24
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
 8008398:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800839a:	2300      	movs	r3, #0
 800839c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d101      	bne.n	80083a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	e11e      	b.n	80085e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80083a8:	4b91      	ldr	r3, [pc, #580]	; (80085f0 <HAL_RCC_ClockConfig+0x260>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f003 030f 	and.w	r3, r3, #15
 80083b0:	683a      	ldr	r2, [r7, #0]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d910      	bls.n	80083d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083b6:	4b8e      	ldr	r3, [pc, #568]	; (80085f0 <HAL_RCC_ClockConfig+0x260>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f023 020f 	bic.w	r2, r3, #15
 80083be:	498c      	ldr	r1, [pc, #560]	; (80085f0 <HAL_RCC_ClockConfig+0x260>)
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083c6:	4b8a      	ldr	r3, [pc, #552]	; (80085f0 <HAL_RCC_ClockConfig+0x260>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f003 030f 	and.w	r3, r3, #15
 80083ce:	683a      	ldr	r2, [r7, #0]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d001      	beq.n	80083d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80083d4:	2301      	movs	r3, #1
 80083d6:	e106      	b.n	80085e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f003 0301 	and.w	r3, r3, #1
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d073      	beq.n	80084cc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	2b03      	cmp	r3, #3
 80083ea:	d129      	bne.n	8008440 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80083ec:	4b81      	ldr	r3, [pc, #516]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d101      	bne.n	80083fc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80083f8:	2301      	movs	r3, #1
 80083fa:	e0f4      	b.n	80085e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80083fc:	f000 f9e2 	bl	80087c4 <RCC_GetSysClockFreqFromPLLSource>
 8008400:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	4a7c      	ldr	r2, [pc, #496]	; (80085f8 <HAL_RCC_ClockConfig+0x268>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d93f      	bls.n	800848a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800840a:	4b7a      	ldr	r3, [pc, #488]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d009      	beq.n	800842a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800841e:	2b00      	cmp	r3, #0
 8008420:	d033      	beq.n	800848a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008426:	2b00      	cmp	r3, #0
 8008428:	d12f      	bne.n	800848a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800842a:	4b72      	ldr	r3, [pc, #456]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008432:	4a70      	ldr	r2, [pc, #448]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 8008434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008438:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800843a:	2380      	movs	r3, #128	; 0x80
 800843c:	617b      	str	r3, [r7, #20]
 800843e:	e024      	b.n	800848a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	2b02      	cmp	r3, #2
 8008446:	d107      	bne.n	8008458 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008448:	4b6a      	ldr	r3, [pc, #424]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008450:	2b00      	cmp	r3, #0
 8008452:	d109      	bne.n	8008468 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	e0c6      	b.n	80085e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008458:	4b66      	ldr	r3, [pc, #408]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008460:	2b00      	cmp	r3, #0
 8008462:	d101      	bne.n	8008468 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e0be      	b.n	80085e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008468:	f000 f914 	bl	8008694 <HAL_RCC_GetSysClockFreq>
 800846c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	4a61      	ldr	r2, [pc, #388]	; (80085f8 <HAL_RCC_ClockConfig+0x268>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d909      	bls.n	800848a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008476:	4b5f      	ldr	r3, [pc, #380]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800847e:	4a5d      	ldr	r2, [pc, #372]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 8008480:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008484:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008486:	2380      	movs	r3, #128	; 0x80
 8008488:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800848a:	4b5a      	ldr	r3, [pc, #360]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	f023 0203 	bic.w	r2, r3, #3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	4957      	ldr	r1, [pc, #348]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 8008498:	4313      	orrs	r3, r2
 800849a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800849c:	f7fb fc58 	bl	8003d50 <HAL_GetTick>
 80084a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80084a2:	e00a      	b.n	80084ba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80084a4:	f7fb fc54 	bl	8003d50 <HAL_GetTick>
 80084a8:	4602      	mov	r2, r0
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	1ad3      	subs	r3, r2, r3
 80084ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d901      	bls.n	80084ba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80084b6:	2303      	movs	r3, #3
 80084b8:	e095      	b.n	80085e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80084ba:	4b4e      	ldr	r3, [pc, #312]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	f003 020c 	and.w	r2, r3, #12
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	685b      	ldr	r3, [r3, #4]
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d1eb      	bne.n	80084a4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f003 0302 	and.w	r3, r3, #2
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d023      	beq.n	8008520 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f003 0304 	and.w	r3, r3, #4
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d005      	beq.n	80084f0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80084e4:	4b43      	ldr	r3, [pc, #268]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	4a42      	ldr	r2, [pc, #264]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 80084ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80084ee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f003 0308 	and.w	r3, r3, #8
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d007      	beq.n	800850c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80084fc:	4b3d      	ldr	r3, [pc, #244]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008504:	4a3b      	ldr	r2, [pc, #236]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 8008506:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800850a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800850c:	4b39      	ldr	r3, [pc, #228]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	689b      	ldr	r3, [r3, #8]
 8008518:	4936      	ldr	r1, [pc, #216]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 800851a:	4313      	orrs	r3, r2
 800851c:	608b      	str	r3, [r1, #8]
 800851e:	e008      	b.n	8008532 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	2b80      	cmp	r3, #128	; 0x80
 8008524:	d105      	bne.n	8008532 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008526:	4b33      	ldr	r3, [pc, #204]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	4a32      	ldr	r2, [pc, #200]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 800852c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008530:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008532:	4b2f      	ldr	r3, [pc, #188]	; (80085f0 <HAL_RCC_ClockConfig+0x260>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f003 030f 	and.w	r3, r3, #15
 800853a:	683a      	ldr	r2, [r7, #0]
 800853c:	429a      	cmp	r2, r3
 800853e:	d21d      	bcs.n	800857c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008540:	4b2b      	ldr	r3, [pc, #172]	; (80085f0 <HAL_RCC_ClockConfig+0x260>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f023 020f 	bic.w	r2, r3, #15
 8008548:	4929      	ldr	r1, [pc, #164]	; (80085f0 <HAL_RCC_ClockConfig+0x260>)
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	4313      	orrs	r3, r2
 800854e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008550:	f7fb fbfe 	bl	8003d50 <HAL_GetTick>
 8008554:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008556:	e00a      	b.n	800856e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008558:	f7fb fbfa 	bl	8003d50 <HAL_GetTick>
 800855c:	4602      	mov	r2, r0
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	f241 3288 	movw	r2, #5000	; 0x1388
 8008566:	4293      	cmp	r3, r2
 8008568:	d901      	bls.n	800856e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800856a:	2303      	movs	r3, #3
 800856c:	e03b      	b.n	80085e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800856e:	4b20      	ldr	r3, [pc, #128]	; (80085f0 <HAL_RCC_ClockConfig+0x260>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f003 030f 	and.w	r3, r3, #15
 8008576:	683a      	ldr	r2, [r7, #0]
 8008578:	429a      	cmp	r2, r3
 800857a:	d1ed      	bne.n	8008558 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f003 0304 	and.w	r3, r3, #4
 8008584:	2b00      	cmp	r3, #0
 8008586:	d008      	beq.n	800859a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008588:	4b1a      	ldr	r3, [pc, #104]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 800858a:	689b      	ldr	r3, [r3, #8]
 800858c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	4917      	ldr	r1, [pc, #92]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 8008596:	4313      	orrs	r3, r2
 8008598:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 0308 	and.w	r3, r3, #8
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d009      	beq.n	80085ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80085a6:	4b13      	ldr	r3, [pc, #76]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	691b      	ldr	r3, [r3, #16]
 80085b2:	00db      	lsls	r3, r3, #3
 80085b4:	490f      	ldr	r1, [pc, #60]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 80085b6:	4313      	orrs	r3, r2
 80085b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80085ba:	f000 f86b 	bl	8008694 <HAL_RCC_GetSysClockFreq>
 80085be:	4602      	mov	r2, r0
 80085c0:	4b0c      	ldr	r3, [pc, #48]	; (80085f4 <HAL_RCC_ClockConfig+0x264>)
 80085c2:	689b      	ldr	r3, [r3, #8]
 80085c4:	091b      	lsrs	r3, r3, #4
 80085c6:	f003 030f 	and.w	r3, r3, #15
 80085ca:	490c      	ldr	r1, [pc, #48]	; (80085fc <HAL_RCC_ClockConfig+0x26c>)
 80085cc:	5ccb      	ldrb	r3, [r1, r3]
 80085ce:	f003 031f 	and.w	r3, r3, #31
 80085d2:	fa22 f303 	lsr.w	r3, r2, r3
 80085d6:	4a0a      	ldr	r2, [pc, #40]	; (8008600 <HAL_RCC_ClockConfig+0x270>)
 80085d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80085da:	4b0a      	ldr	r3, [pc, #40]	; (8008604 <HAL_RCC_ClockConfig+0x274>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4618      	mov	r0, r3
 80085e0:	f7fb fb6a 	bl	8003cb8 <HAL_InitTick>
 80085e4:	4603      	mov	r3, r0
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3718      	adds	r7, #24
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	40022000 	.word	0x40022000
 80085f4:	40021000 	.word	0x40021000
 80085f8:	04c4b400 	.word	0x04c4b400
 80085fc:	0800d380 	.word	0x0800d380
 8008600:	200000f0 	.word	0x200000f0
 8008604:	200000f4 	.word	0x200000f4

08008608 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b08c      	sub	sp, #48	; 0x30
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8008614:	2302      	movs	r3, #2
 8008616:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8008618:	2303      	movs	r3, #3
 800861a:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 800861c:	2300      	movs	r3, #0
 800861e:	61bb      	str	r3, [r7, #24]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008626:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	0c1b      	lsrs	r3, r3, #16
 800862c:	f003 030f 	and.w	r3, r3, #15
 8008630:	f503 1390 	add.w	r3, r3, #1179648	; 0x120000
 8008634:	029b      	lsls	r3, r3, #10
 8008636:	62bb      	str	r3, [r7, #40]	; 0x28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	0c1b      	lsrs	r3, r3, #16
 800863c:	f003 030f 	and.w	r3, r3, #15
 8008640:	627b      	str	r3, [r7, #36]	; 0x24
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 8008642:	4b13      	ldr	r3, [pc, #76]	; (8008690 <HAL_RCC_MCOConfig+0x88>)
 8008644:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008646:	2101      	movs	r1, #1
 8008648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864a:	fa01 f303 	lsl.w	r3, r1, r3
 800864e:	4910      	ldr	r1, [pc, #64]	; (8008690 <HAL_RCC_MCOConfig+0x88>)
 8008650:	4313      	orrs	r3, r2
 8008652:	64cb      	str	r3, [r1, #76]	; 0x4c

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	b29b      	uxth	r3, r3
 8008658:	613b      	str	r3, [r7, #16]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	0d1b      	lsrs	r3, r3, #20
 800865e:	b2db      	uxtb	r3, r3
 8008660:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8008662:	f107 0310 	add.w	r3, r7, #16
 8008666:	4619      	mov	r1, r3
 8008668:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800866a:	f7ff f92b 	bl	80078c4 <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 800866e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008670:	2b00      	cmp	r3, #0
 8008672:	d109      	bne.n	8008688 <HAL_RCC_MCOConfig+0x80>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8008674:	4b06      	ldr	r3, [pc, #24]	; (8008690 <HAL_RCC_MCOConfig+0x88>)
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800867c:	68b9      	ldr	r1, [r7, #8]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	430b      	orrs	r3, r1
 8008682:	4903      	ldr	r1, [pc, #12]	; (8008690 <HAL_RCC_MCOConfig+0x88>)
 8008684:	4313      	orrs	r3, r2
 8008686:	608b      	str	r3, [r1, #8]
  }
}
 8008688:	bf00      	nop
 800868a:	3730      	adds	r7, #48	; 0x30
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	40021000 	.word	0x40021000

08008694 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008694:	b480      	push	{r7}
 8008696:	b087      	sub	sp, #28
 8008698:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800869a:	4b2c      	ldr	r3, [pc, #176]	; (800874c <HAL_RCC_GetSysClockFreq+0xb8>)
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	f003 030c 	and.w	r3, r3, #12
 80086a2:	2b04      	cmp	r3, #4
 80086a4:	d102      	bne.n	80086ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80086a6:	4b2a      	ldr	r3, [pc, #168]	; (8008750 <HAL_RCC_GetSysClockFreq+0xbc>)
 80086a8:	613b      	str	r3, [r7, #16]
 80086aa:	e047      	b.n	800873c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80086ac:	4b27      	ldr	r3, [pc, #156]	; (800874c <HAL_RCC_GetSysClockFreq+0xb8>)
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	f003 030c 	and.w	r3, r3, #12
 80086b4:	2b08      	cmp	r3, #8
 80086b6:	d102      	bne.n	80086be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80086b8:	4b25      	ldr	r3, [pc, #148]	; (8008750 <HAL_RCC_GetSysClockFreq+0xbc>)
 80086ba:	613b      	str	r3, [r7, #16]
 80086bc:	e03e      	b.n	800873c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80086be:	4b23      	ldr	r3, [pc, #140]	; (800874c <HAL_RCC_GetSysClockFreq+0xb8>)
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	f003 030c 	and.w	r3, r3, #12
 80086c6:	2b0c      	cmp	r3, #12
 80086c8:	d136      	bne.n	8008738 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80086ca:	4b20      	ldr	r3, [pc, #128]	; (800874c <HAL_RCC_GetSysClockFreq+0xb8>)
 80086cc:	68db      	ldr	r3, [r3, #12]
 80086ce:	f003 0303 	and.w	r3, r3, #3
 80086d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80086d4:	4b1d      	ldr	r3, [pc, #116]	; (800874c <HAL_RCC_GetSysClockFreq+0xb8>)
 80086d6:	68db      	ldr	r3, [r3, #12]
 80086d8:	091b      	lsrs	r3, r3, #4
 80086da:	f003 030f 	and.w	r3, r3, #15
 80086de:	3301      	adds	r3, #1
 80086e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2b03      	cmp	r3, #3
 80086e6:	d10c      	bne.n	8008702 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086e8:	4a19      	ldr	r2, [pc, #100]	; (8008750 <HAL_RCC_GetSysClockFreq+0xbc>)
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80086f0:	4a16      	ldr	r2, [pc, #88]	; (800874c <HAL_RCC_GetSysClockFreq+0xb8>)
 80086f2:	68d2      	ldr	r2, [r2, #12]
 80086f4:	0a12      	lsrs	r2, r2, #8
 80086f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80086fa:	fb02 f303 	mul.w	r3, r2, r3
 80086fe:	617b      	str	r3, [r7, #20]
      break;
 8008700:	e00c      	b.n	800871c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008702:	4a13      	ldr	r2, [pc, #76]	; (8008750 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	fbb2 f3f3 	udiv	r3, r2, r3
 800870a:	4a10      	ldr	r2, [pc, #64]	; (800874c <HAL_RCC_GetSysClockFreq+0xb8>)
 800870c:	68d2      	ldr	r2, [r2, #12]
 800870e:	0a12      	lsrs	r2, r2, #8
 8008710:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008714:	fb02 f303 	mul.w	r3, r2, r3
 8008718:	617b      	str	r3, [r7, #20]
      break;
 800871a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800871c:	4b0b      	ldr	r3, [pc, #44]	; (800874c <HAL_RCC_GetSysClockFreq+0xb8>)
 800871e:	68db      	ldr	r3, [r3, #12]
 8008720:	0e5b      	lsrs	r3, r3, #25
 8008722:	f003 0303 	and.w	r3, r3, #3
 8008726:	3301      	adds	r3, #1
 8008728:	005b      	lsls	r3, r3, #1
 800872a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800872c:	697a      	ldr	r2, [r7, #20]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	fbb2 f3f3 	udiv	r3, r2, r3
 8008734:	613b      	str	r3, [r7, #16]
 8008736:	e001      	b.n	800873c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008738:	2300      	movs	r3, #0
 800873a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800873c:	693b      	ldr	r3, [r7, #16]
}
 800873e:	4618      	mov	r0, r3
 8008740:	371c      	adds	r7, #28
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	40021000 	.word	0x40021000
 8008750:	00f42400 	.word	0x00f42400

08008754 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008754:	b480      	push	{r7}
 8008756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008758:	4b03      	ldr	r3, [pc, #12]	; (8008768 <HAL_RCC_GetHCLKFreq+0x14>)
 800875a:	681b      	ldr	r3, [r3, #0]
}
 800875c:	4618      	mov	r0, r3
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	200000f0 	.word	0x200000f0

0800876c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008770:	f7ff fff0 	bl	8008754 <HAL_RCC_GetHCLKFreq>
 8008774:	4602      	mov	r2, r0
 8008776:	4b06      	ldr	r3, [pc, #24]	; (8008790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	0a1b      	lsrs	r3, r3, #8
 800877c:	f003 0307 	and.w	r3, r3, #7
 8008780:	4904      	ldr	r1, [pc, #16]	; (8008794 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008782:	5ccb      	ldrb	r3, [r1, r3]
 8008784:	f003 031f 	and.w	r3, r3, #31
 8008788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800878c:	4618      	mov	r0, r3
 800878e:	bd80      	pop	{r7, pc}
 8008790:	40021000 	.word	0x40021000
 8008794:	0800d390 	.word	0x0800d390

08008798 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800879c:	f7ff ffda 	bl	8008754 <HAL_RCC_GetHCLKFreq>
 80087a0:	4602      	mov	r2, r0
 80087a2:	4b06      	ldr	r3, [pc, #24]	; (80087bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80087a4:	689b      	ldr	r3, [r3, #8]
 80087a6:	0adb      	lsrs	r3, r3, #11
 80087a8:	f003 0307 	and.w	r3, r3, #7
 80087ac:	4904      	ldr	r1, [pc, #16]	; (80087c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80087ae:	5ccb      	ldrb	r3, [r1, r3]
 80087b0:	f003 031f 	and.w	r3, r3, #31
 80087b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	bd80      	pop	{r7, pc}
 80087bc:	40021000 	.word	0x40021000
 80087c0:	0800d390 	.word	0x0800d390

080087c4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b087      	sub	sp, #28
 80087c8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80087ca:	4b1e      	ldr	r3, [pc, #120]	; (8008844 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087cc:	68db      	ldr	r3, [r3, #12]
 80087ce:	f003 0303 	and.w	r3, r3, #3
 80087d2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80087d4:	4b1b      	ldr	r3, [pc, #108]	; (8008844 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087d6:	68db      	ldr	r3, [r3, #12]
 80087d8:	091b      	lsrs	r3, r3, #4
 80087da:	f003 030f 	and.w	r3, r3, #15
 80087de:	3301      	adds	r3, #1
 80087e0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	2b03      	cmp	r3, #3
 80087e6:	d10c      	bne.n	8008802 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80087e8:	4a17      	ldr	r2, [pc, #92]	; (8008848 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80087f0:	4a14      	ldr	r2, [pc, #80]	; (8008844 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087f2:	68d2      	ldr	r2, [r2, #12]
 80087f4:	0a12      	lsrs	r2, r2, #8
 80087f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80087fa:	fb02 f303 	mul.w	r3, r2, r3
 80087fe:	617b      	str	r3, [r7, #20]
    break;
 8008800:	e00c      	b.n	800881c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008802:	4a11      	ldr	r2, [pc, #68]	; (8008848 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	fbb2 f3f3 	udiv	r3, r2, r3
 800880a:	4a0e      	ldr	r2, [pc, #56]	; (8008844 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800880c:	68d2      	ldr	r2, [r2, #12]
 800880e:	0a12      	lsrs	r2, r2, #8
 8008810:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008814:	fb02 f303 	mul.w	r3, r2, r3
 8008818:	617b      	str	r3, [r7, #20]
    break;
 800881a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800881c:	4b09      	ldr	r3, [pc, #36]	; (8008844 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	0e5b      	lsrs	r3, r3, #25
 8008822:	f003 0303 	and.w	r3, r3, #3
 8008826:	3301      	adds	r3, #1
 8008828:	005b      	lsls	r3, r3, #1
 800882a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800882c:	697a      	ldr	r2, [r7, #20]
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	fbb2 f3f3 	udiv	r3, r2, r3
 8008834:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008836:	687b      	ldr	r3, [r7, #4]
}
 8008838:	4618      	mov	r0, r3
 800883a:	371c      	adds	r7, #28
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr
 8008844:	40021000 	.word	0x40021000
 8008848:	00f42400 	.word	0x00f42400

0800884c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b086      	sub	sp, #24
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008854:	2300      	movs	r3, #0
 8008856:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008858:	2300      	movs	r3, #0
 800885a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008864:	2b00      	cmp	r3, #0
 8008866:	f000 8098 	beq.w	800899a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800886a:	2300      	movs	r3, #0
 800886c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800886e:	4b43      	ldr	r3, [pc, #268]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008876:	2b00      	cmp	r3, #0
 8008878:	d10d      	bne.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800887a:	4b40      	ldr	r3, [pc, #256]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800887c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800887e:	4a3f      	ldr	r2, [pc, #252]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008884:	6593      	str	r3, [r2, #88]	; 0x58
 8008886:	4b3d      	ldr	r3, [pc, #244]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800888a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800888e:	60bb      	str	r3, [r7, #8]
 8008890:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008892:	2301      	movs	r3, #1
 8008894:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008896:	4b3a      	ldr	r3, [pc, #232]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a39      	ldr	r2, [pc, #228]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800889c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80088a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80088a2:	f7fb fa55 	bl	8003d50 <HAL_GetTick>
 80088a6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088a8:	e009      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80088aa:	f7fb fa51 	bl	8003d50 <HAL_GetTick>
 80088ae:	4602      	mov	r2, r0
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	1ad3      	subs	r3, r2, r3
 80088b4:	2b02      	cmp	r3, #2
 80088b6:	d902      	bls.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80088b8:	2303      	movs	r3, #3
 80088ba:	74fb      	strb	r3, [r7, #19]
        break;
 80088bc:	e005      	b.n	80088ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088be:	4b30      	ldr	r3, [pc, #192]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d0ef      	beq.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80088ca:	7cfb      	ldrb	r3, [r7, #19]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d159      	bne.n	8008984 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80088d0:	4b2a      	ldr	r3, [pc, #168]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088da:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d01e      	beq.n	8008920 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088e6:	697a      	ldr	r2, [r7, #20]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d019      	beq.n	8008920 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80088ec:	4b23      	ldr	r3, [pc, #140]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80088f8:	4b20      	ldr	r3, [pc, #128]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088fe:	4a1f      	ldr	r2, [pc, #124]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008900:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008904:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008908:	4b1c      	ldr	r3, [pc, #112]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800890a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800890e:	4a1b      	ldr	r2, [pc, #108]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008910:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008914:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008918:	4a18      	ldr	r2, [pc, #96]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	f003 0301 	and.w	r3, r3, #1
 8008926:	2b00      	cmp	r3, #0
 8008928:	d016      	beq.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800892a:	f7fb fa11 	bl	8003d50 <HAL_GetTick>
 800892e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008930:	e00b      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008932:	f7fb fa0d 	bl	8003d50 <HAL_GetTick>
 8008936:	4602      	mov	r2, r0
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	1ad3      	subs	r3, r2, r3
 800893c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008940:	4293      	cmp	r3, r2
 8008942:	d902      	bls.n	800894a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008944:	2303      	movs	r3, #3
 8008946:	74fb      	strb	r3, [r7, #19]
            break;
 8008948:	e006      	b.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800894a:	4b0c      	ldr	r3, [pc, #48]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800894c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008950:	f003 0302 	and.w	r3, r3, #2
 8008954:	2b00      	cmp	r3, #0
 8008956:	d0ec      	beq.n	8008932 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008958:	7cfb      	ldrb	r3, [r7, #19]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d10b      	bne.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800895e:	4b07      	ldr	r3, [pc, #28]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008964:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800896c:	4903      	ldr	r1, [pc, #12]	; (800897c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800896e:	4313      	orrs	r3, r2
 8008970:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008974:	e008      	b.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008976:	7cfb      	ldrb	r3, [r7, #19]
 8008978:	74bb      	strb	r3, [r7, #18]
 800897a:	e005      	b.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800897c:	40021000 	.word	0x40021000
 8008980:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008984:	7cfb      	ldrb	r3, [r7, #19]
 8008986:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008988:	7c7b      	ldrb	r3, [r7, #17]
 800898a:	2b01      	cmp	r3, #1
 800898c:	d105      	bne.n	800899a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800898e:	4ba6      	ldr	r3, [pc, #664]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008992:	4aa5      	ldr	r2, [pc, #660]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008994:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008998:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0301 	and.w	r3, r3, #1
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00a      	beq.n	80089bc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80089a6:	4ba0      	ldr	r3, [pc, #640]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089ac:	f023 0203 	bic.w	r2, r3, #3
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	499c      	ldr	r1, [pc, #624]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089b6:	4313      	orrs	r3, r2
 80089b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f003 0302 	and.w	r3, r3, #2
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d00a      	beq.n	80089de <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80089c8:	4b97      	ldr	r3, [pc, #604]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089ce:	f023 020c 	bic.w	r2, r3, #12
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	689b      	ldr	r3, [r3, #8]
 80089d6:	4994      	ldr	r1, [pc, #592]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089d8:	4313      	orrs	r3, r2
 80089da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f003 0304 	and.w	r3, r3, #4
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d00a      	beq.n	8008a00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80089ea:	4b8f      	ldr	r3, [pc, #572]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089f0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	68db      	ldr	r3, [r3, #12]
 80089f8:	498b      	ldr	r1, [pc, #556]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089fa:	4313      	orrs	r3, r2
 80089fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f003 0308 	and.w	r3, r3, #8
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d00a      	beq.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008a0c:	4b86      	ldr	r3, [pc, #536]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a12:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	691b      	ldr	r3, [r3, #16]
 8008a1a:	4983      	ldr	r1, [pc, #524]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 0320 	and.w	r3, r3, #32
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d00a      	beq.n	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008a2e:	4b7e      	ldr	r3, [pc, #504]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a34:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	695b      	ldr	r3, [r3, #20]
 8008a3c:	497a      	ldr	r1, [pc, #488]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00a      	beq.n	8008a66 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008a50:	4b75      	ldr	r3, [pc, #468]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a56:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	699b      	ldr	r3, [r3, #24]
 8008a5e:	4972      	ldr	r1, [pc, #456]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a60:	4313      	orrs	r3, r2
 8008a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d00a      	beq.n	8008a88 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008a72:	4b6d      	ldr	r3, [pc, #436]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a78:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	69db      	ldr	r3, [r3, #28]
 8008a80:	4969      	ldr	r1, [pc, #420]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a82:	4313      	orrs	r3, r2
 8008a84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d00a      	beq.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008a94:	4b64      	ldr	r3, [pc, #400]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a9a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6a1b      	ldr	r3, [r3, #32]
 8008aa2:	4961      	ldr	r1, [pc, #388]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008aa4:	4313      	orrs	r3, r2
 8008aa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00a      	beq.n	8008acc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008ab6:	4b5c      	ldr	r3, [pc, #368]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008abc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ac4:	4958      	ldr	r1, [pc, #352]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d015      	beq.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008ad8:	4b53      	ldr	r3, [pc, #332]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ade:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ae6:	4950      	ldr	r1, [pc, #320]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ae8:	4313      	orrs	r3, r2
 8008aea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008af2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008af6:	d105      	bne.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008af8:	4b4b      	ldr	r3, [pc, #300]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008afa:	68db      	ldr	r3, [r3, #12]
 8008afc:	4a4a      	ldr	r2, [pc, #296]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008afe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b02:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d015      	beq.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008b10:	4b45      	ldr	r3, [pc, #276]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b16:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b1e:	4942      	ldr	r1, [pc, #264]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b20:	4313      	orrs	r3, r2
 8008b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008b2e:	d105      	bne.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008b30:	4b3d      	ldr	r3, [pc, #244]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b32:	68db      	ldr	r3, [r3, #12]
 8008b34:	4a3c      	ldr	r2, [pc, #240]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b36:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b3a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d015      	beq.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008b48:	4b37      	ldr	r3, [pc, #220]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b4e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b56:	4934      	ldr	r1, [pc, #208]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b62:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008b66:	d105      	bne.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008b68:	4b2f      	ldr	r3, [pc, #188]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b6a:	68db      	ldr	r3, [r3, #12]
 8008b6c:	4a2e      	ldr	r2, [pc, #184]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b72:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d015      	beq.n	8008bac <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008b80:	4b29      	ldr	r3, [pc, #164]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b86:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b8e:	4926      	ldr	r1, [pc, #152]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b90:	4313      	orrs	r3, r2
 8008b92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008b9e:	d105      	bne.n	8008bac <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008ba0:	4b21      	ldr	r3, [pc, #132]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	4a20      	ldr	r2, [pc, #128]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ba6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008baa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d015      	beq.n	8008be4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008bb8:	4b1b      	ldr	r3, [pc, #108]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bbe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc6:	4918      	ldr	r1, [pc, #96]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008bd6:	d105      	bne.n	8008be4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008bd8:	4b13      	ldr	r3, [pc, #76]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bda:	68db      	ldr	r3, [r3, #12]
 8008bdc:	4a12      	ldr	r2, [pc, #72]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008be2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d015      	beq.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008bf0:	4b0d      	ldr	r3, [pc, #52]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bf6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bfe:	490a      	ldr	r1, [pc, #40]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c00:	4313      	orrs	r3, r2
 8008c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008c0e:	d105      	bne.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008c10:	4b05      	ldr	r3, [pc, #20]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c12:	68db      	ldr	r3, [r3, #12]
 8008c14:	4a04      	ldr	r2, [pc, #16]	; (8008c28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c1a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008c1c:	7cbb      	ldrb	r3, [r7, #18]
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3718      	adds	r7, #24
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}
 8008c26:	bf00      	nop
 8008c28:	40021000 	.word	0x40021000

08008c2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d101      	bne.n	8008c3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e09d      	b.n	8008d7a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d108      	bne.n	8008c58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c4e:	d009      	beq.n	8008c64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2200      	movs	r2, #0
 8008c54:	61da      	str	r2, [r3, #28]
 8008c56:	e005      	b.n	8008c64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008c70:	b2db      	uxtb	r3, r3
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d106      	bne.n	8008c84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f7fa faee 	bl	8003260 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2202      	movs	r2, #2
 8008c88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c9a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008ca4:	d902      	bls.n	8008cac <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	60fb      	str	r3, [r7, #12]
 8008caa:	e002      	b.n	8008cb2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008cac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008cb0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	68db      	ldr	r3, [r3, #12]
 8008cb6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008cba:	d007      	beq.n	8008ccc <HAL_SPI_Init+0xa0>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008cc4:	d002      	beq.n	8008ccc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008cdc:	431a      	orrs	r2, r3
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	691b      	ldr	r3, [r3, #16]
 8008ce2:	f003 0302 	and.w	r3, r3, #2
 8008ce6:	431a      	orrs	r2, r3
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	695b      	ldr	r3, [r3, #20]
 8008cec:	f003 0301 	and.w	r3, r3, #1
 8008cf0:	431a      	orrs	r2, r3
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	699b      	ldr	r3, [r3, #24]
 8008cf6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008cfa:	431a      	orrs	r2, r3
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	69db      	ldr	r3, [r3, #28]
 8008d00:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008d04:	431a      	orrs	r2, r3
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6a1b      	ldr	r3, [r3, #32]
 8008d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d0e:	ea42 0103 	orr.w	r1, r2, r3
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d16:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	430a      	orrs	r2, r1
 8008d20:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	0c1b      	lsrs	r3, r3, #16
 8008d28:	f003 0204 	and.w	r2, r3, #4
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d30:	f003 0310 	and.w	r3, r3, #16
 8008d34:	431a      	orrs	r2, r3
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d3a:	f003 0308 	and.w	r3, r3, #8
 8008d3e:	431a      	orrs	r2, r3
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	68db      	ldr	r3, [r3, #12]
 8008d44:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008d48:	ea42 0103 	orr.w	r1, r2, r3
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	430a      	orrs	r2, r1
 8008d58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	69da      	ldr	r2, [r3, #28]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008d78:	2300      	movs	r3, #0
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3710      	adds	r7, #16
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
	...

08008d84 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b086      	sub	sp, #24
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	607a      	str	r2, [r7, #4]
 8008d90:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008d92:	2300      	movs	r3, #0
 8008d94:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d101      	bne.n	8008da4 <HAL_SPI_TransmitReceive_DMA+0x20>
 8008da0:	2302      	movs	r3, #2
 8008da2:	e16c      	b.n	800907e <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2201      	movs	r2, #1
 8008da8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008db2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8008dba:	7dbb      	ldrb	r3, [r7, #22]
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d00d      	beq.n	8008ddc <HAL_SPI_TransmitReceive_DMA+0x58>
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008dc6:	d106      	bne.n	8008dd6 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d102      	bne.n	8008dd6 <HAL_SPI_TransmitReceive_DMA+0x52>
 8008dd0:	7dbb      	ldrb	r3, [r7, #22]
 8008dd2:	2b04      	cmp	r3, #4
 8008dd4:	d002      	beq.n	8008ddc <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8008dd6:	2302      	movs	r3, #2
 8008dd8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008dda:	e14b      	b.n	8009074 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d005      	beq.n	8008dee <HAL_SPI_TransmitReceive_DMA+0x6a>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d002      	beq.n	8008dee <HAL_SPI_TransmitReceive_DMA+0x6a>
 8008de8:	887b      	ldrh	r3, [r7, #2]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d102      	bne.n	8008df4 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8008dee:	2301      	movs	r3, #1
 8008df0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008df2:	e13f      	b.n	8009074 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	2b04      	cmp	r3, #4
 8008dfe:	d003      	beq.n	8008e08 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2205      	movs	r2, #5
 8008e04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	68ba      	ldr	r2, [r7, #8]
 8008e12:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	887a      	ldrh	r2, [r7, #2]
 8008e18:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	887a      	ldrh	r2, [r7, #2]
 8008e1e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	887a      	ldrh	r2, [r7, #2]
 8008e2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	887a      	ldrh	r2, [r7, #2]
 8008e32:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	685a      	ldr	r2, [r3, #4]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8008e50:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	68db      	ldr	r3, [r3, #12]
 8008e56:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e5a:	d908      	bls.n	8008e6e <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	685a      	ldr	r2, [r3, #4]
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008e6a:	605a      	str	r2, [r3, #4]
 8008e6c:	e06f      	b.n	8008f4e <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	685a      	ldr	r2, [r3, #4]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008e7c:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e82:	699b      	ldr	r3, [r3, #24]
 8008e84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e88:	d126      	bne.n	8008ed8 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8008e8e:	f003 0301 	and.w	r3, r3, #1
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d10f      	bne.n	8008eb6 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	685a      	ldr	r2, [r3, #4]
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008ea4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	085b      	lsrs	r3, r3, #1
 8008eae:	b29a      	uxth	r2, r3
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008eb4:	e010      	b.n	8008ed8 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	685a      	ldr	r2, [r3, #4]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ec4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eca:	b29b      	uxth	r3, r3
 8008ecc:	085b      	lsrs	r3, r3, #1
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	3301      	adds	r3, #1
 8008ed2:	b29a      	uxth	r2, r3
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008edc:	699b      	ldr	r3, [r3, #24]
 8008ede:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ee2:	d134      	bne.n	8008f4e <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	685a      	ldr	r2, [r3, #4]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008ef2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	f003 0301 	and.w	r3, r3, #1
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d111      	bne.n	8008f28 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	685a      	ldr	r2, [r3, #4]
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f12:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	085b      	lsrs	r3, r3, #1
 8008f1e:	b29a      	uxth	r2, r3
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008f26:	e012      	b.n	8008f4e <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	685a      	ldr	r2, [r3, #4]
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f36:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	085b      	lsrs	r3, r3, #1
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	3301      	adds	r3, #1
 8008f46:	b29a      	uxth	r2, r3
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008f54:	b2db      	uxtb	r3, r3
 8008f56:	2b04      	cmp	r3, #4
 8008f58:	d108      	bne.n	8008f6c <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f5e:	4a4a      	ldr	r2, [pc, #296]	; (8009088 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8008f60:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f66:	4a49      	ldr	r2, [pc, #292]	; (800908c <HAL_SPI_TransmitReceive_DMA+0x308>)
 8008f68:	62da      	str	r2, [r3, #44]	; 0x2c
 8008f6a:	e007      	b.n	8008f7c <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f70:	4a47      	ldr	r2, [pc, #284]	; (8009090 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 8008f72:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f78:	4a46      	ldr	r2, [pc, #280]	; (8009094 <HAL_SPI_TransmitReceive_DMA+0x310>)
 8008f7a:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f80:	4a45      	ldr	r2, [pc, #276]	; (8009098 <HAL_SPI_TransmitReceive_DMA+0x314>)
 8008f82:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f88:	2200      	movs	r2, #0
 8008f8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	330c      	adds	r3, #12
 8008f96:	4619      	mov	r1, r3
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f9c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008fa4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008fa6:	f7fd fb5d 	bl	8006664 <HAL_DMA_Start_IT>
 8008faa:	4603      	mov	r3, r0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d00c      	beq.n	8008fca <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fb4:	f043 0210 	orr.w	r2, r3, #16
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8008fc8:	e054      	b.n	8009074 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	685a      	ldr	r2, [r3, #4]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f042 0201 	orr.w	r2, r2, #1
 8008fd8:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fde:	2200      	movs	r2, #0
 8008fe0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fee:	2200      	movs	r2, #0
 8008ff0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009002:	4619      	mov	r1, r3
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	330c      	adds	r3, #12
 800900a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009010:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009012:	f7fd fb27 	bl	8006664 <HAL_DMA_Start_IT>
 8009016:	4603      	mov	r3, r0
 8009018:	2b00      	cmp	r3, #0
 800901a:	d00c      	beq.n	8009036 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009020:	f043 0210 	orr.w	r2, r3, #16
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8009028:	2301      	movs	r3, #1
 800902a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2201      	movs	r2, #1
 8009030:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8009034:	e01e      	b.n	8009074 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009040:	2b40      	cmp	r3, #64	; 0x40
 8009042:	d007      	beq.n	8009054 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009052:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	685a      	ldr	r2, [r3, #4]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f042 0220 	orr.w	r2, r2, #32
 8009062:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	685a      	ldr	r2, [r3, #4]
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f042 0202 	orr.w	r2, r2, #2
 8009072:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2200      	movs	r2, #0
 8009078:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800907c:	7dfb      	ldrb	r3, [r7, #23]
}
 800907e:	4618      	mov	r0, r3
 8009080:	3718      	adds	r7, #24
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
 8009086:	bf00      	nop
 8009088:	0800940d 	.word	0x0800940d
 800908c:	080092d5 	.word	0x080092d5
 8009090:	08009429 	.word	0x08009429
 8009094:	0800937d 	.word	0x0800937d
 8009098:	08009445 	.word	0x08009445

0800909c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b088      	sub	sp, #32
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	689b      	ldr	r3, [r3, #8]
 80090b2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80090b4:	69bb      	ldr	r3, [r7, #24]
 80090b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d10e      	bne.n	80090dc <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d009      	beq.n	80090dc <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d004      	beq.n	80090dc <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	4798      	blx	r3
    return;
 80090da:	e0ce      	b.n	800927a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80090dc:	69bb      	ldr	r3, [r7, #24]
 80090de:	f003 0302 	and.w	r3, r3, #2
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d009      	beq.n	80090fa <HAL_SPI_IRQHandler+0x5e>
 80090e6:	69fb      	ldr	r3, [r7, #28]
 80090e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d004      	beq.n	80090fa <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	4798      	blx	r3
    return;
 80090f8:	e0bf      	b.n	800927a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80090fa:	69bb      	ldr	r3, [r7, #24]
 80090fc:	f003 0320 	and.w	r3, r3, #32
 8009100:	2b00      	cmp	r3, #0
 8009102:	d10a      	bne.n	800911a <HAL_SPI_IRQHandler+0x7e>
 8009104:	69bb      	ldr	r3, [r7, #24]
 8009106:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800910a:	2b00      	cmp	r3, #0
 800910c:	d105      	bne.n	800911a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800910e:	69bb      	ldr	r3, [r7, #24]
 8009110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009114:	2b00      	cmp	r3, #0
 8009116:	f000 80b0 	beq.w	800927a <HAL_SPI_IRQHandler+0x1de>
 800911a:	69fb      	ldr	r3, [r7, #28]
 800911c:	f003 0320 	and.w	r3, r3, #32
 8009120:	2b00      	cmp	r3, #0
 8009122:	f000 80aa 	beq.w	800927a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800912c:	2b00      	cmp	r3, #0
 800912e:	d023      	beq.n	8009178 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009136:	b2db      	uxtb	r3, r3
 8009138:	2b03      	cmp	r3, #3
 800913a:	d011      	beq.n	8009160 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009140:	f043 0204 	orr.w	r2, r3, #4
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009148:	2300      	movs	r3, #0
 800914a:	617b      	str	r3, [r7, #20]
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	68db      	ldr	r3, [r3, #12]
 8009152:	617b      	str	r3, [r7, #20]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	689b      	ldr	r3, [r3, #8]
 800915a:	617b      	str	r3, [r7, #20]
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	e00b      	b.n	8009178 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009160:	2300      	movs	r3, #0
 8009162:	613b      	str	r3, [r7, #16]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	68db      	ldr	r3, [r3, #12]
 800916a:	613b      	str	r3, [r7, #16]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	689b      	ldr	r3, [r3, #8]
 8009172:	613b      	str	r3, [r7, #16]
 8009174:	693b      	ldr	r3, [r7, #16]
        return;
 8009176:	e080      	b.n	800927a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009178:	69bb      	ldr	r3, [r7, #24]
 800917a:	f003 0320 	and.w	r3, r3, #32
 800917e:	2b00      	cmp	r3, #0
 8009180:	d014      	beq.n	80091ac <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009186:	f043 0201 	orr.w	r2, r3, #1
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800918e:	2300      	movs	r3, #0
 8009190:	60fb      	str	r3, [r7, #12]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	689b      	ldr	r3, [r3, #8]
 8009198:	60fb      	str	r3, [r7, #12]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	681a      	ldr	r2, [r3, #0]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091a8:	601a      	str	r2, [r3, #0]
 80091aa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80091ac:	69bb      	ldr	r3, [r7, #24]
 80091ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d00c      	beq.n	80091d0 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091ba:	f043 0208 	orr.w	r2, r3, #8
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80091c2:	2300      	movs	r3, #0
 80091c4:	60bb      	str	r3, [r7, #8]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	60bb      	str	r3, [r7, #8]
 80091ce:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d04f      	beq.n	8009278 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	685a      	ldr	r2, [r3, #4]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80091e6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2201      	movs	r2, #1
 80091ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80091f0:	69fb      	ldr	r3, [r7, #28]
 80091f2:	f003 0302 	and.w	r3, r3, #2
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d104      	bne.n	8009204 <HAL_SPI_IRQHandler+0x168>
 80091fa:	69fb      	ldr	r3, [r7, #28]
 80091fc:	f003 0301 	and.w	r3, r3, #1
 8009200:	2b00      	cmp	r3, #0
 8009202:	d034      	beq.n	800926e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	685a      	ldr	r2, [r3, #4]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f022 0203 	bic.w	r2, r2, #3
 8009212:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009218:	2b00      	cmp	r3, #0
 800921a:	d011      	beq.n	8009240 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009220:	4a17      	ldr	r2, [pc, #92]	; (8009280 <HAL_SPI_IRQHandler+0x1e4>)
 8009222:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009228:	4618      	mov	r0, r3
 800922a:	f7fd faef 	bl	800680c <HAL_DMA_Abort_IT>
 800922e:	4603      	mov	r3, r0
 8009230:	2b00      	cmp	r3, #0
 8009232:	d005      	beq.n	8009240 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009238:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009244:	2b00      	cmp	r3, #0
 8009246:	d016      	beq.n	8009276 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800924c:	4a0c      	ldr	r2, [pc, #48]	; (8009280 <HAL_SPI_IRQHandler+0x1e4>)
 800924e:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009254:	4618      	mov	r0, r3
 8009256:	f7fd fad9 	bl	800680c <HAL_DMA_Abort_IT>
 800925a:	4603      	mov	r3, r0
 800925c:	2b00      	cmp	r3, #0
 800925e:	d00a      	beq.n	8009276 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009264:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800926c:	e003      	b.n	8009276 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 f826 	bl	80092c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009274:	e000      	b.n	8009278 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8009276:	bf00      	nop
    return;
 8009278:	bf00      	nop
  }
}
 800927a:	3720      	adds	r7, #32
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}
 8009280:	08009485 	.word	0x08009485

08009284 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009284:	b480      	push	{r7}
 8009286:	b083      	sub	sp, #12
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800928c:	bf00      	nop
 800928e:	370c      	adds	r7, #12
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr

08009298 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009298:	b480      	push	{r7}
 800929a:	b083      	sub	sp, #12
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80092a0:	bf00      	nop
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr

080092ac <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80092b4:	bf00      	nop
 80092b6:	370c      	adds	r7, #12
 80092b8:	46bd      	mov	sp, r7
 80092ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092be:	4770      	bx	lr

080092c0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80092c0:	b480      	push	{r7}
 80092c2:	b083      	sub	sp, #12
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80092c8:	bf00      	nop
 80092ca:	370c      	adds	r7, #12
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b084      	sub	sp, #16
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e0:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80092e2:	f7fa fd35 	bl	8003d50 <HAL_GetTick>
 80092e6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f003 0320 	and.w	r3, r3, #32
 80092f2:	2b20      	cmp	r3, #32
 80092f4:	d03c      	beq.n	8009370 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	685a      	ldr	r2, [r3, #4]
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f022 0220 	bic.w	r2, r2, #32
 8009304:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	689b      	ldr	r3, [r3, #8]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d10d      	bne.n	800932a <SPI_DMAReceiveCplt+0x56>
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	685b      	ldr	r3, [r3, #4]
 8009312:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009316:	d108      	bne.n	800932a <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	685a      	ldr	r2, [r3, #4]
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f022 0203 	bic.w	r2, r2, #3
 8009326:	605a      	str	r2, [r3, #4]
 8009328:	e007      	b.n	800933a <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	685a      	ldr	r2, [r3, #4]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f022 0201 	bic.w	r2, r2, #1
 8009338:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800933a:	68ba      	ldr	r2, [r7, #8]
 800933c:	2164      	movs	r1, #100	; 0x64
 800933e:	68f8      	ldr	r0, [r7, #12]
 8009340:	f000 f9d4 	bl	80096ec <SPI_EndRxTransaction>
 8009344:	4603      	mov	r3, r0
 8009346:	2b00      	cmp	r3, #0
 8009348:	d002      	beq.n	8009350 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	2220      	movs	r2, #32
 800934e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2200      	movs	r2, #0
 8009354:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009364:	2b00      	cmp	r3, #0
 8009366:	d003      	beq.n	8009370 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009368:	68f8      	ldr	r0, [r7, #12]
 800936a:	f7ff ffa9 	bl	80092c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800936e:	e002      	b.n	8009376 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8009370:	68f8      	ldr	r0, [r7, #12]
 8009372:	f7ff ff87 	bl	8009284 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009376:	3710      	adds	r7, #16
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}

0800937c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b084      	sub	sp, #16
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009388:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800938a:	f7fa fce1 	bl	8003d50 <HAL_GetTick>
 800938e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f003 0320 	and.w	r3, r3, #32
 800939a:	2b20      	cmp	r3, #32
 800939c:	d030      	beq.n	8009400 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	685a      	ldr	r2, [r3, #4]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f022 0220 	bic.w	r2, r2, #32
 80093ac:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80093ae:	68ba      	ldr	r2, [r7, #8]
 80093b0:	2164      	movs	r1, #100	; 0x64
 80093b2:	68f8      	ldr	r0, [r7, #12]
 80093b4:	f000 f9f2 	bl	800979c <SPI_EndRxTxTransaction>
 80093b8:	4603      	mov	r3, r0
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d005      	beq.n	80093ca <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093c2:	f043 0220 	orr.w	r2, r3, #32
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	685a      	ldr	r2, [r3, #4]
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f022 0203 	bic.w	r2, r2, #3
 80093d8:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	2200      	movs	r2, #0
 80093de:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	2200      	movs	r2, #0
 80093e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	2201      	movs	r2, #1
 80093ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d003      	beq.n	8009400 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80093f8:	68f8      	ldr	r0, [r7, #12]
 80093fa:	f7ff ff61 	bl	80092c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80093fe:	e002      	b.n	8009406 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8009400:	68f8      	ldr	r0, [r7, #12]
 8009402:	f7f8 f885 	bl	8001510 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009406:	3710      	adds	r7, #16
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009418:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800941a:	68f8      	ldr	r0, [r7, #12]
 800941c:	f7ff ff3c 	bl	8009298 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009420:	bf00      	nop
 8009422:	3710      	adds	r7, #16
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b084      	sub	sp, #16
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009434:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f7ff ff38 	bl	80092ac <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800943c:	bf00      	nop
 800943e:	3710      	adds	r7, #16
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}

08009444 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009450:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	685a      	ldr	r2, [r3, #4]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f022 0203 	bic.w	r2, r2, #3
 8009460:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009466:	f043 0210 	orr.w	r2, r3, #16
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2201      	movs	r2, #1
 8009472:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009476:	68f8      	ldr	r0, [r7, #12]
 8009478:	f7ff ff22 	bl	80092c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800947c:	bf00      	nop
 800947e:	3710      	adds	r7, #16
 8009480:	46bd      	mov	sp, r7
 8009482:	bd80      	pop	{r7, pc}

08009484 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009490:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2200      	movs	r2, #0
 8009496:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	2200      	movs	r2, #0
 800949e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80094a0:	68f8      	ldr	r0, [r7, #12]
 80094a2:	f7ff ff0d 	bl	80092c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80094a6:	bf00      	nop
 80094a8:	3710      	adds	r7, #16
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
	...

080094b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b088      	sub	sp, #32
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	603b      	str	r3, [r7, #0]
 80094bc:	4613      	mov	r3, r2
 80094be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80094c0:	f7fa fc46 	bl	8003d50 <HAL_GetTick>
 80094c4:	4602      	mov	r2, r0
 80094c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094c8:	1a9b      	subs	r3, r3, r2
 80094ca:	683a      	ldr	r2, [r7, #0]
 80094cc:	4413      	add	r3, r2
 80094ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80094d0:	f7fa fc3e 	bl	8003d50 <HAL_GetTick>
 80094d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80094d6:	4b39      	ldr	r3, [pc, #228]	; (80095bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	015b      	lsls	r3, r3, #5
 80094dc:	0d1b      	lsrs	r3, r3, #20
 80094de:	69fa      	ldr	r2, [r7, #28]
 80094e0:	fb02 f303 	mul.w	r3, r2, r3
 80094e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094e6:	e054      	b.n	8009592 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ee:	d050      	beq.n	8009592 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80094f0:	f7fa fc2e 	bl	8003d50 <HAL_GetTick>
 80094f4:	4602      	mov	r2, r0
 80094f6:	69bb      	ldr	r3, [r7, #24]
 80094f8:	1ad3      	subs	r3, r2, r3
 80094fa:	69fa      	ldr	r2, [r7, #28]
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d902      	bls.n	8009506 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d13d      	bne.n	8009582 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	685a      	ldr	r2, [r3, #4]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009514:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800951e:	d111      	bne.n	8009544 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	689b      	ldr	r3, [r3, #8]
 8009524:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009528:	d004      	beq.n	8009534 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009532:	d107      	bne.n	8009544 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009542:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009548:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800954c:	d10f      	bne.n	800956e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	681a      	ldr	r2, [r3, #0]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800955c:	601a      	str	r2, [r3, #0]
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800956c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2201      	movs	r2, #1
 8009572:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2200      	movs	r2, #0
 800957a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800957e:	2303      	movs	r3, #3
 8009580:	e017      	b.n	80095b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d101      	bne.n	800958c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009588:	2300      	movs	r3, #0
 800958a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800958c:	697b      	ldr	r3, [r7, #20]
 800958e:	3b01      	subs	r3, #1
 8009590:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	689a      	ldr	r2, [r3, #8]
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	4013      	ands	r3, r2
 800959c:	68ba      	ldr	r2, [r7, #8]
 800959e:	429a      	cmp	r2, r3
 80095a0:	bf0c      	ite	eq
 80095a2:	2301      	moveq	r3, #1
 80095a4:	2300      	movne	r3, #0
 80095a6:	b2db      	uxtb	r3, r3
 80095a8:	461a      	mov	r2, r3
 80095aa:	79fb      	ldrb	r3, [r7, #7]
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d19b      	bne.n	80094e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80095b0:	2300      	movs	r3, #0
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3720      	adds	r7, #32
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}
 80095ba:	bf00      	nop
 80095bc:	200000f0 	.word	0x200000f0

080095c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b08a      	sub	sp, #40	; 0x28
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	607a      	str	r2, [r7, #4]
 80095cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80095ce:	2300      	movs	r3, #0
 80095d0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80095d2:	f7fa fbbd 	bl	8003d50 <HAL_GetTick>
 80095d6:	4602      	mov	r2, r0
 80095d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095da:	1a9b      	subs	r3, r3, r2
 80095dc:	683a      	ldr	r2, [r7, #0]
 80095de:	4413      	add	r3, r2
 80095e0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80095e2:	f7fa fbb5 	bl	8003d50 <HAL_GetTick>
 80095e6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	330c      	adds	r3, #12
 80095ee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80095f0:	4b3d      	ldr	r3, [pc, #244]	; (80096e8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80095f2:	681a      	ldr	r2, [r3, #0]
 80095f4:	4613      	mov	r3, r2
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	4413      	add	r3, r2
 80095fa:	00da      	lsls	r2, r3, #3
 80095fc:	1ad3      	subs	r3, r2, r3
 80095fe:	0d1b      	lsrs	r3, r3, #20
 8009600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009602:	fb02 f303 	mul.w	r3, r2, r3
 8009606:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009608:	e060      	b.n	80096cc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009610:	d107      	bne.n	8009622 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d104      	bne.n	8009622 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	781b      	ldrb	r3, [r3, #0]
 800961c:	b2db      	uxtb	r3, r3
 800961e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009620:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009628:	d050      	beq.n	80096cc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800962a:	f7fa fb91 	bl	8003d50 <HAL_GetTick>
 800962e:	4602      	mov	r2, r0
 8009630:	6a3b      	ldr	r3, [r7, #32]
 8009632:	1ad3      	subs	r3, r2, r3
 8009634:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009636:	429a      	cmp	r2, r3
 8009638:	d902      	bls.n	8009640 <SPI_WaitFifoStateUntilTimeout+0x80>
 800963a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800963c:	2b00      	cmp	r3, #0
 800963e:	d13d      	bne.n	80096bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	685a      	ldr	r2, [r3, #4]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800964e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009658:	d111      	bne.n	800967e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	689b      	ldr	r3, [r3, #8]
 800965e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009662:	d004      	beq.n	800966e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800966c:	d107      	bne.n	800967e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800967c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009682:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009686:	d10f      	bne.n	80096a8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	681a      	ldr	r2, [r3, #0]
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009696:	601a      	str	r2, [r3, #0]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80096a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2201      	movs	r2, #1
 80096ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	2200      	movs	r2, #0
 80096b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80096b8:	2303      	movs	r3, #3
 80096ba:	e010      	b.n	80096de <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80096bc:	69bb      	ldr	r3, [r7, #24]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d101      	bne.n	80096c6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80096c2:	2300      	movs	r3, #0
 80096c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80096c6:	69bb      	ldr	r3, [r7, #24]
 80096c8:	3b01      	subs	r3, #1
 80096ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	689a      	ldr	r2, [r3, #8]
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	4013      	ands	r3, r2
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d196      	bne.n	800960a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3728      	adds	r7, #40	; 0x28
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
 80096e6:	bf00      	nop
 80096e8:	200000f0 	.word	0x200000f0

080096ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b086      	sub	sp, #24
 80096f0:	af02      	add	r7, sp, #8
 80096f2:	60f8      	str	r0, [r7, #12]
 80096f4:	60b9      	str	r1, [r7, #8]
 80096f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	685b      	ldr	r3, [r3, #4]
 80096fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009700:	d111      	bne.n	8009726 <SPI_EndRxTransaction+0x3a>
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800970a:	d004      	beq.n	8009716 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009714:	d107      	bne.n	8009726 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009724:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	9300      	str	r3, [sp, #0]
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	2200      	movs	r2, #0
 800972e:	2180      	movs	r1, #128	; 0x80
 8009730:	68f8      	ldr	r0, [r7, #12]
 8009732:	f7ff febd 	bl	80094b0 <SPI_WaitFlagStateUntilTimeout>
 8009736:	4603      	mov	r3, r0
 8009738:	2b00      	cmp	r3, #0
 800973a:	d007      	beq.n	800974c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009740:	f043 0220 	orr.w	r2, r3, #32
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009748:	2303      	movs	r3, #3
 800974a:	e023      	b.n	8009794 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009754:	d11d      	bne.n	8009792 <SPI_EndRxTransaction+0xa6>
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	689b      	ldr	r3, [r3, #8]
 800975a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800975e:	d004      	beq.n	800976a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009768:	d113      	bne.n	8009792 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	9300      	str	r3, [sp, #0]
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	2200      	movs	r2, #0
 8009772:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	f7ff ff22 	bl	80095c0 <SPI_WaitFifoStateUntilTimeout>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d007      	beq.n	8009792 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009786:	f043 0220 	orr.w	r2, r3, #32
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800978e:	2303      	movs	r3, #3
 8009790:	e000      	b.n	8009794 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af02      	add	r7, sp, #8
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	60b9      	str	r1, [r7, #8]
 80097a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	9300      	str	r3, [sp, #0]
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	2200      	movs	r2, #0
 80097b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80097b4:	68f8      	ldr	r0, [r7, #12]
 80097b6:	f7ff ff03 	bl	80095c0 <SPI_WaitFifoStateUntilTimeout>
 80097ba:	4603      	mov	r3, r0
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d007      	beq.n	80097d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097c4:	f043 0220 	orr.w	r2, r3, #32
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80097cc:	2303      	movs	r3, #3
 80097ce:	e027      	b.n	8009820 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	9300      	str	r3, [sp, #0]
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	2200      	movs	r2, #0
 80097d8:	2180      	movs	r1, #128	; 0x80
 80097da:	68f8      	ldr	r0, [r7, #12]
 80097dc:	f7ff fe68 	bl	80094b0 <SPI_WaitFlagStateUntilTimeout>
 80097e0:	4603      	mov	r3, r0
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d007      	beq.n	80097f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097ea:	f043 0220 	orr.w	r2, r3, #32
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80097f2:	2303      	movs	r3, #3
 80097f4:	e014      	b.n	8009820 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	9300      	str	r3, [sp, #0]
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	2200      	movs	r2, #0
 80097fe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009802:	68f8      	ldr	r0, [r7, #12]
 8009804:	f7ff fedc 	bl	80095c0 <SPI_WaitFifoStateUntilTimeout>
 8009808:	4603      	mov	r3, r0
 800980a:	2b00      	cmp	r3, #0
 800980c:	d007      	beq.n	800981e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009812:	f043 0220 	orr.w	r2, r3, #32
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800981a:	2303      	movs	r3, #3
 800981c:	e000      	b.n	8009820 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800981e:	2300      	movs	r3, #0
}
 8009820:	4618      	mov	r0, r3
 8009822:	3710      	adds	r7, #16
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}

08009828 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b082      	sub	sp, #8
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d101      	bne.n	800983a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009836:	2301      	movs	r3, #1
 8009838:	e049      	b.n	80098ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009840:	b2db      	uxtb	r3, r3
 8009842:	2b00      	cmp	r3, #0
 8009844:	d106      	bne.n	8009854 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f7fa f874 	bl	800393c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2202      	movs	r2, #2
 8009858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	3304      	adds	r3, #4
 8009864:	4619      	mov	r1, r3
 8009866:	4610      	mov	r0, r2
 8009868:	f000 fe74 	bl	800a554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2201      	movs	r2, #1
 8009870:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2201      	movs	r2, #1
 8009878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2201      	movs	r2, #1
 8009880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2201      	movs	r2, #1
 8009888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2201      	movs	r2, #1
 8009890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2201      	movs	r2, #1
 8009898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2201      	movs	r2, #1
 80098a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2201      	movs	r2, #1
 80098a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2201      	movs	r2, #1
 80098b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2201      	movs	r2, #1
 80098b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2201      	movs	r2, #1
 80098c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2201      	movs	r2, #1
 80098c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80098cc:	2300      	movs	r3, #0
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3708      	adds	r7, #8
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}

080098d6 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80098d6:	b480      	push	{r7}
 80098d8:	b083      	sub	sp, #12
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	6a1a      	ldr	r2, [r3, #32]
 80098e4:	f241 1311 	movw	r3, #4369	; 0x1111
 80098e8:	4013      	ands	r3, r2
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d10f      	bne.n	800990e <HAL_TIM_Base_Stop+0x38>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	6a1a      	ldr	r2, [r3, #32]
 80098f4:	f244 4344 	movw	r3, #17476	; 0x4444
 80098f8:	4013      	ands	r3, r2
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d107      	bne.n	800990e <HAL_TIM_Base_Stop+0x38>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	681a      	ldr	r2, [r3, #0]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f022 0201 	bic.w	r2, r2, #1
 800990c:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2201      	movs	r2, #1
 8009912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009916:	2300      	movs	r3, #0
}
 8009918:	4618      	mov	r0, r3
 800991a:	370c      	adds	r7, #12
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr

08009924 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009924:	b480      	push	{r7}
 8009926:	b085      	sub	sp, #20
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009932:	b2db      	uxtb	r3, r3
 8009934:	2b01      	cmp	r3, #1
 8009936:	d001      	beq.n	800993c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009938:	2301      	movs	r3, #1
 800993a:	e04a      	b.n	80099d2 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2202      	movs	r2, #2
 8009940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	68da      	ldr	r2, [r3, #12]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f042 0201 	orr.w	r2, r2, #1
 8009952:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a21      	ldr	r2, [pc, #132]	; (80099e0 <HAL_TIM_Base_Start_IT+0xbc>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d018      	beq.n	8009990 <HAL_TIM_Base_Start_IT+0x6c>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009966:	d013      	beq.n	8009990 <HAL_TIM_Base_Start_IT+0x6c>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a1d      	ldr	r2, [pc, #116]	; (80099e4 <HAL_TIM_Base_Start_IT+0xc0>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d00e      	beq.n	8009990 <HAL_TIM_Base_Start_IT+0x6c>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a1c      	ldr	r2, [pc, #112]	; (80099e8 <HAL_TIM_Base_Start_IT+0xc4>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d009      	beq.n	8009990 <HAL_TIM_Base_Start_IT+0x6c>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a1a      	ldr	r2, [pc, #104]	; (80099ec <HAL_TIM_Base_Start_IT+0xc8>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d004      	beq.n	8009990 <HAL_TIM_Base_Start_IT+0x6c>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a19      	ldr	r2, [pc, #100]	; (80099f0 <HAL_TIM_Base_Start_IT+0xcc>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d115      	bne.n	80099bc <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	689a      	ldr	r2, [r3, #8]
 8009996:	4b17      	ldr	r3, [pc, #92]	; (80099f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8009998:	4013      	ands	r3, r2
 800999a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2b06      	cmp	r3, #6
 80099a0:	d015      	beq.n	80099ce <HAL_TIM_Base_Start_IT+0xaa>
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099a8:	d011      	beq.n	80099ce <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f042 0201 	orr.w	r2, r2, #1
 80099b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099ba:	e008      	b.n	80099ce <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	681a      	ldr	r2, [r3, #0]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f042 0201 	orr.w	r2, r2, #1
 80099ca:	601a      	str	r2, [r3, #0]
 80099cc:	e000      	b.n	80099d0 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80099d0:	2300      	movs	r3, #0
}
 80099d2:	4618      	mov	r0, r3
 80099d4:	3714      	adds	r7, #20
 80099d6:	46bd      	mov	sp, r7
 80099d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099dc:	4770      	bx	lr
 80099de:	bf00      	nop
 80099e0:	40012c00 	.word	0x40012c00
 80099e4:	40000400 	.word	0x40000400
 80099e8:	40000800 	.word	0x40000800
 80099ec:	40013400 	.word	0x40013400
 80099f0:	40014000 	.word	0x40014000
 80099f4:	00010007 	.word	0x00010007

080099f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b082      	sub	sp, #8
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d101      	bne.n	8009a0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009a06:	2301      	movs	r3, #1
 8009a08:	e049      	b.n	8009a9e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a10:	b2db      	uxtb	r3, r3
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d106      	bne.n	8009a24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f000 f841 	bl	8009aa6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2202      	movs	r2, #2
 8009a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681a      	ldr	r2, [r3, #0]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	3304      	adds	r3, #4
 8009a34:	4619      	mov	r1, r3
 8009a36:	4610      	mov	r0, r2
 8009a38:	f000 fd8c 	bl	800a554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2201      	movs	r2, #1
 8009a48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2201      	movs	r2, #1
 8009a58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2201      	movs	r2, #1
 8009a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2201      	movs	r2, #1
 8009a68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2201      	movs	r2, #1
 8009a70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2201      	movs	r2, #1
 8009a78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2201      	movs	r2, #1
 8009a80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2201      	movs	r2, #1
 8009a88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009a9c:	2300      	movs	r3, #0
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3708      	adds	r7, #8
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}

08009aa6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009aa6:	b480      	push	{r7}
 8009aa8:	b083      	sub	sp, #12
 8009aaa:	af00      	add	r7, sp, #0
 8009aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009aae:	bf00      	nop
 8009ab0:	370c      	adds	r7, #12
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab8:	4770      	bx	lr
	...

08009abc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b084      	sub	sp, #16
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d109      	bne.n	8009ae0 <HAL_TIM_PWM_Start+0x24>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	2b01      	cmp	r3, #1
 8009ad6:	bf14      	ite	ne
 8009ad8:	2301      	movne	r3, #1
 8009ada:	2300      	moveq	r3, #0
 8009adc:	b2db      	uxtb	r3, r3
 8009ade:	e03c      	b.n	8009b5a <HAL_TIM_PWM_Start+0x9e>
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	2b04      	cmp	r3, #4
 8009ae4:	d109      	bne.n	8009afa <HAL_TIM_PWM_Start+0x3e>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009aec:	b2db      	uxtb	r3, r3
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	bf14      	ite	ne
 8009af2:	2301      	movne	r3, #1
 8009af4:	2300      	moveq	r3, #0
 8009af6:	b2db      	uxtb	r3, r3
 8009af8:	e02f      	b.n	8009b5a <HAL_TIM_PWM_Start+0x9e>
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	2b08      	cmp	r3, #8
 8009afe:	d109      	bne.n	8009b14 <HAL_TIM_PWM_Start+0x58>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009b06:	b2db      	uxtb	r3, r3
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	bf14      	ite	ne
 8009b0c:	2301      	movne	r3, #1
 8009b0e:	2300      	moveq	r3, #0
 8009b10:	b2db      	uxtb	r3, r3
 8009b12:	e022      	b.n	8009b5a <HAL_TIM_PWM_Start+0x9e>
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	2b0c      	cmp	r3, #12
 8009b18:	d109      	bne.n	8009b2e <HAL_TIM_PWM_Start+0x72>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b20:	b2db      	uxtb	r3, r3
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	bf14      	ite	ne
 8009b26:	2301      	movne	r3, #1
 8009b28:	2300      	moveq	r3, #0
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	e015      	b.n	8009b5a <HAL_TIM_PWM_Start+0x9e>
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	2b10      	cmp	r3, #16
 8009b32:	d109      	bne.n	8009b48 <HAL_TIM_PWM_Start+0x8c>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	bf14      	ite	ne
 8009b40:	2301      	movne	r3, #1
 8009b42:	2300      	moveq	r3, #0
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	e008      	b.n	8009b5a <HAL_TIM_PWM_Start+0x9e>
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	2b01      	cmp	r3, #1
 8009b52:	bf14      	ite	ne
 8009b54:	2301      	movne	r3, #1
 8009b56:	2300      	moveq	r3, #0
 8009b58:	b2db      	uxtb	r3, r3
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d001      	beq.n	8009b62 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	e097      	b.n	8009c92 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d104      	bne.n	8009b72 <HAL_TIM_PWM_Start+0xb6>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2202      	movs	r2, #2
 8009b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b70:	e023      	b.n	8009bba <HAL_TIM_PWM_Start+0xfe>
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	2b04      	cmp	r3, #4
 8009b76:	d104      	bne.n	8009b82 <HAL_TIM_PWM_Start+0xc6>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2202      	movs	r2, #2
 8009b7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b80:	e01b      	b.n	8009bba <HAL_TIM_PWM_Start+0xfe>
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	2b08      	cmp	r3, #8
 8009b86:	d104      	bne.n	8009b92 <HAL_TIM_PWM_Start+0xd6>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2202      	movs	r2, #2
 8009b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009b90:	e013      	b.n	8009bba <HAL_TIM_PWM_Start+0xfe>
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	2b0c      	cmp	r3, #12
 8009b96:	d104      	bne.n	8009ba2 <HAL_TIM_PWM_Start+0xe6>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2202      	movs	r2, #2
 8009b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009ba0:	e00b      	b.n	8009bba <HAL_TIM_PWM_Start+0xfe>
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	2b10      	cmp	r3, #16
 8009ba6:	d104      	bne.n	8009bb2 <HAL_TIM_PWM_Start+0xf6>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2202      	movs	r2, #2
 8009bac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009bb0:	e003      	b.n	8009bba <HAL_TIM_PWM_Start+0xfe>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2202      	movs	r2, #2
 8009bb6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	6839      	ldr	r1, [r7, #0]
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f001 f8e8 	bl	800ad98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	4a33      	ldr	r2, [pc, #204]	; (8009c9c <HAL_TIM_PWM_Start+0x1e0>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d013      	beq.n	8009bfa <HAL_TIM_PWM_Start+0x13e>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	4a32      	ldr	r2, [pc, #200]	; (8009ca0 <HAL_TIM_PWM_Start+0x1e4>)
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d00e      	beq.n	8009bfa <HAL_TIM_PWM_Start+0x13e>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	4a30      	ldr	r2, [pc, #192]	; (8009ca4 <HAL_TIM_PWM_Start+0x1e8>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d009      	beq.n	8009bfa <HAL_TIM_PWM_Start+0x13e>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	4a2f      	ldr	r2, [pc, #188]	; (8009ca8 <HAL_TIM_PWM_Start+0x1ec>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d004      	beq.n	8009bfa <HAL_TIM_PWM_Start+0x13e>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	4a2d      	ldr	r2, [pc, #180]	; (8009cac <HAL_TIM_PWM_Start+0x1f0>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d101      	bne.n	8009bfe <HAL_TIM_PWM_Start+0x142>
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	e000      	b.n	8009c00 <HAL_TIM_PWM_Start+0x144>
 8009bfe:	2300      	movs	r3, #0
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d007      	beq.n	8009c14 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009c12:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4a20      	ldr	r2, [pc, #128]	; (8009c9c <HAL_TIM_PWM_Start+0x1e0>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d018      	beq.n	8009c50 <HAL_TIM_PWM_Start+0x194>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c26:	d013      	beq.n	8009c50 <HAL_TIM_PWM_Start+0x194>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a20      	ldr	r2, [pc, #128]	; (8009cb0 <HAL_TIM_PWM_Start+0x1f4>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d00e      	beq.n	8009c50 <HAL_TIM_PWM_Start+0x194>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a1f      	ldr	r2, [pc, #124]	; (8009cb4 <HAL_TIM_PWM_Start+0x1f8>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d009      	beq.n	8009c50 <HAL_TIM_PWM_Start+0x194>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a17      	ldr	r2, [pc, #92]	; (8009ca0 <HAL_TIM_PWM_Start+0x1e4>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d004      	beq.n	8009c50 <HAL_TIM_PWM_Start+0x194>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4a16      	ldr	r2, [pc, #88]	; (8009ca4 <HAL_TIM_PWM_Start+0x1e8>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d115      	bne.n	8009c7c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	689a      	ldr	r2, [r3, #8]
 8009c56:	4b18      	ldr	r3, [pc, #96]	; (8009cb8 <HAL_TIM_PWM_Start+0x1fc>)
 8009c58:	4013      	ands	r3, r2
 8009c5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	2b06      	cmp	r3, #6
 8009c60:	d015      	beq.n	8009c8e <HAL_TIM_PWM_Start+0x1d2>
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c68:	d011      	beq.n	8009c8e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	681a      	ldr	r2, [r3, #0]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f042 0201 	orr.w	r2, r2, #1
 8009c78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c7a:	e008      	b.n	8009c8e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f042 0201 	orr.w	r2, r2, #1
 8009c8a:	601a      	str	r2, [r3, #0]
 8009c8c:	e000      	b.n	8009c90 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009c90:	2300      	movs	r3, #0
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3710      	adds	r7, #16
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}
 8009c9a:	bf00      	nop
 8009c9c:	40012c00 	.word	0x40012c00
 8009ca0:	40013400 	.word	0x40013400
 8009ca4:	40014000 	.word	0x40014000
 8009ca8:	40014400 	.word	0x40014400
 8009cac:	40014800 	.word	0x40014800
 8009cb0:	40000400 	.word	0x40000400
 8009cb4:	40000800 	.word	0x40000800
 8009cb8:	00010007 	.word	0x00010007

08009cbc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
 8009cc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	6839      	ldr	r1, [r7, #0]
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f001 f862 	bl	800ad98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4a3e      	ldr	r2, [pc, #248]	; (8009dd4 <HAL_TIM_PWM_Stop+0x118>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d013      	beq.n	8009d06 <HAL_TIM_PWM_Stop+0x4a>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4a3d      	ldr	r2, [pc, #244]	; (8009dd8 <HAL_TIM_PWM_Stop+0x11c>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d00e      	beq.n	8009d06 <HAL_TIM_PWM_Stop+0x4a>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	4a3b      	ldr	r2, [pc, #236]	; (8009ddc <HAL_TIM_PWM_Stop+0x120>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d009      	beq.n	8009d06 <HAL_TIM_PWM_Stop+0x4a>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4a3a      	ldr	r2, [pc, #232]	; (8009de0 <HAL_TIM_PWM_Stop+0x124>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d004      	beq.n	8009d06 <HAL_TIM_PWM_Stop+0x4a>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a38      	ldr	r2, [pc, #224]	; (8009de4 <HAL_TIM_PWM_Stop+0x128>)
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d101      	bne.n	8009d0a <HAL_TIM_PWM_Stop+0x4e>
 8009d06:	2301      	movs	r3, #1
 8009d08:	e000      	b.n	8009d0c <HAL_TIM_PWM_Stop+0x50>
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d017      	beq.n	8009d40 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	6a1a      	ldr	r2, [r3, #32]
 8009d16:	f241 1311 	movw	r3, #4369	; 0x1111
 8009d1a:	4013      	ands	r3, r2
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d10f      	bne.n	8009d40 <HAL_TIM_PWM_Stop+0x84>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	6a1a      	ldr	r2, [r3, #32]
 8009d26:	f244 4344 	movw	r3, #17476	; 0x4444
 8009d2a:	4013      	ands	r3, r2
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d107      	bne.n	8009d40 <HAL_TIM_PWM_Stop+0x84>
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009d3e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	6a1a      	ldr	r2, [r3, #32]
 8009d46:	f241 1311 	movw	r3, #4369	; 0x1111
 8009d4a:	4013      	ands	r3, r2
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d10f      	bne.n	8009d70 <HAL_TIM_PWM_Stop+0xb4>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	6a1a      	ldr	r2, [r3, #32]
 8009d56:	f244 4344 	movw	r3, #17476	; 0x4444
 8009d5a:	4013      	ands	r3, r2
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d107      	bne.n	8009d70 <HAL_TIM_PWM_Stop+0xb4>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f022 0201 	bic.w	r2, r2, #1
 8009d6e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d104      	bne.n	8009d80 <HAL_TIM_PWM_Stop+0xc4>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2201      	movs	r2, #1
 8009d7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009d7e:	e023      	b.n	8009dc8 <HAL_TIM_PWM_Stop+0x10c>
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	2b04      	cmp	r3, #4
 8009d84:	d104      	bne.n	8009d90 <HAL_TIM_PWM_Stop+0xd4>
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2201      	movs	r2, #1
 8009d8a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009d8e:	e01b      	b.n	8009dc8 <HAL_TIM_PWM_Stop+0x10c>
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	2b08      	cmp	r3, #8
 8009d94:	d104      	bne.n	8009da0 <HAL_TIM_PWM_Stop+0xe4>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2201      	movs	r2, #1
 8009d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009d9e:	e013      	b.n	8009dc8 <HAL_TIM_PWM_Stop+0x10c>
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	2b0c      	cmp	r3, #12
 8009da4:	d104      	bne.n	8009db0 <HAL_TIM_PWM_Stop+0xf4>
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2201      	movs	r2, #1
 8009daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009dae:	e00b      	b.n	8009dc8 <HAL_TIM_PWM_Stop+0x10c>
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	2b10      	cmp	r3, #16
 8009db4:	d104      	bne.n	8009dc0 <HAL_TIM_PWM_Stop+0x104>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2201      	movs	r2, #1
 8009dba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009dbe:	e003      	b.n	8009dc8 <HAL_TIM_PWM_Stop+0x10c>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3708      	adds	r7, #8
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	40012c00 	.word	0x40012c00
 8009dd8:	40013400 	.word	0x40013400
 8009ddc:	40014000 	.word	0x40014000
 8009de0:	40014400 	.word	0x40014400
 8009de4:	40014800 	.word	0x40014800

08009de8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b082      	sub	sp, #8
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	691b      	ldr	r3, [r3, #16]
 8009df6:	f003 0302 	and.w	r3, r3, #2
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	d122      	bne.n	8009e44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	68db      	ldr	r3, [r3, #12]
 8009e04:	f003 0302 	and.w	r3, r3, #2
 8009e08:	2b02      	cmp	r3, #2
 8009e0a:	d11b      	bne.n	8009e44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f06f 0202 	mvn.w	r2, #2
 8009e14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2201      	movs	r2, #1
 8009e1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	699b      	ldr	r3, [r3, #24]
 8009e22:	f003 0303 	and.w	r3, r3, #3
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d003      	beq.n	8009e32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 fb74 	bl	800a518 <HAL_TIM_IC_CaptureCallback>
 8009e30:	e005      	b.n	8009e3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f000 fb66 	bl	800a504 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 fb77 	bl	800a52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2200      	movs	r2, #0
 8009e42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	691b      	ldr	r3, [r3, #16]
 8009e4a:	f003 0304 	and.w	r3, r3, #4
 8009e4e:	2b04      	cmp	r3, #4
 8009e50:	d122      	bne.n	8009e98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	68db      	ldr	r3, [r3, #12]
 8009e58:	f003 0304 	and.w	r3, r3, #4
 8009e5c:	2b04      	cmp	r3, #4
 8009e5e:	d11b      	bne.n	8009e98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f06f 0204 	mvn.w	r2, #4
 8009e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2202      	movs	r2, #2
 8009e6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	699b      	ldr	r3, [r3, #24]
 8009e76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d003      	beq.n	8009e86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f000 fb4a 	bl	800a518 <HAL_TIM_IC_CaptureCallback>
 8009e84:	e005      	b.n	8009e92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 fb3c 	bl	800a504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f000 fb4d 	bl	800a52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2200      	movs	r2, #0
 8009e96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	691b      	ldr	r3, [r3, #16]
 8009e9e:	f003 0308 	and.w	r3, r3, #8
 8009ea2:	2b08      	cmp	r3, #8
 8009ea4:	d122      	bne.n	8009eec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	68db      	ldr	r3, [r3, #12]
 8009eac:	f003 0308 	and.w	r3, r3, #8
 8009eb0:	2b08      	cmp	r3, #8
 8009eb2:	d11b      	bne.n	8009eec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f06f 0208 	mvn.w	r2, #8
 8009ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2204      	movs	r2, #4
 8009ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	69db      	ldr	r3, [r3, #28]
 8009eca:	f003 0303 	and.w	r3, r3, #3
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d003      	beq.n	8009eda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	f000 fb20 	bl	800a518 <HAL_TIM_IC_CaptureCallback>
 8009ed8:	e005      	b.n	8009ee6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 fb12 	bl	800a504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f000 fb23 	bl	800a52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	691b      	ldr	r3, [r3, #16]
 8009ef2:	f003 0310 	and.w	r3, r3, #16
 8009ef6:	2b10      	cmp	r3, #16
 8009ef8:	d122      	bne.n	8009f40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	68db      	ldr	r3, [r3, #12]
 8009f00:	f003 0310 	and.w	r3, r3, #16
 8009f04:	2b10      	cmp	r3, #16
 8009f06:	d11b      	bne.n	8009f40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f06f 0210 	mvn.w	r2, #16
 8009f10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2208      	movs	r2, #8
 8009f16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	69db      	ldr	r3, [r3, #28]
 8009f1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d003      	beq.n	8009f2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 faf6 	bl	800a518 <HAL_TIM_IC_CaptureCallback>
 8009f2c:	e005      	b.n	8009f3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f000 fae8 	bl	800a504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f000 faf9 	bl	800a52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	691b      	ldr	r3, [r3, #16]
 8009f46:	f003 0301 	and.w	r3, r3, #1
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d10e      	bne.n	8009f6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	f003 0301 	and.w	r3, r3, #1
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	d107      	bne.n	8009f6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f06f 0201 	mvn.w	r2, #1
 8009f64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f7f7 fbbe 	bl	80016e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	691b      	ldr	r3, [r3, #16]
 8009f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f76:	2b80      	cmp	r3, #128	; 0x80
 8009f78:	d10e      	bne.n	8009f98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	68db      	ldr	r3, [r3, #12]
 8009f80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f84:	2b80      	cmp	r3, #128	; 0x80
 8009f86:	d107      	bne.n	8009f98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f001 f964 	bl	800b260 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	691b      	ldr	r3, [r3, #16]
 8009f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009fa6:	d10e      	bne.n	8009fc6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	68db      	ldr	r3, [r3, #12]
 8009fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fb2:	2b80      	cmp	r3, #128	; 0x80
 8009fb4:	d107      	bne.n	8009fc6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f001 f957 	bl	800b274 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	691b      	ldr	r3, [r3, #16]
 8009fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fd0:	2b40      	cmp	r3, #64	; 0x40
 8009fd2:	d10e      	bne.n	8009ff2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	68db      	ldr	r3, [r3, #12]
 8009fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fde:	2b40      	cmp	r3, #64	; 0x40
 8009fe0:	d107      	bne.n	8009ff2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009fea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f000 faa7 	bl	800a540 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	691b      	ldr	r3, [r3, #16]
 8009ff8:	f003 0320 	and.w	r3, r3, #32
 8009ffc:	2b20      	cmp	r3, #32
 8009ffe:	d10e      	bne.n	800a01e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	68db      	ldr	r3, [r3, #12]
 800a006:	f003 0320 	and.w	r3, r3, #32
 800a00a:	2b20      	cmp	r3, #32
 800a00c:	d107      	bne.n	800a01e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f06f 0220 	mvn.w	r2, #32
 800a016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f001 f917 	bl	800b24c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	691b      	ldr	r3, [r3, #16]
 800a024:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a028:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a02c:	d10f      	bne.n	800a04e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a038:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a03c:	d107      	bne.n	800a04e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800a046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f001 f91d 	bl	800b288 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	691b      	ldr	r3, [r3, #16]
 800a054:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a058:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a05c:	d10f      	bne.n	800a07e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a068:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a06c:	d107      	bne.n	800a07e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800a076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f001 f90f 	bl	800b29c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	691b      	ldr	r3, [r3, #16]
 800a084:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a088:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a08c:	d10f      	bne.n	800a0ae <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	68db      	ldr	r3, [r3, #12]
 800a094:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a098:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a09c:	d107      	bne.n	800a0ae <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800a0a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f001 f901 	bl	800b2b0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	691b      	ldr	r3, [r3, #16]
 800a0b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a0b8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a0bc:	d10f      	bne.n	800a0de <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a0c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a0cc:	d107      	bne.n	800a0de <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800a0d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f001 f8f3 	bl	800b2c4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a0de:	bf00      	nop
 800a0e0:	3708      	adds	r7, #8
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
	...

0800a0e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b086      	sub	sp, #24
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	60f8      	str	r0, [r7, #12]
 800a0f0:	60b9      	str	r1, [r7, #8]
 800a0f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0fe:	2b01      	cmp	r3, #1
 800a100:	d101      	bne.n	800a106 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a102:	2302      	movs	r3, #2
 800a104:	e0ff      	b.n	800a306 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2201      	movs	r2, #1
 800a10a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2b14      	cmp	r3, #20
 800a112:	f200 80f0 	bhi.w	800a2f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a116:	a201      	add	r2, pc, #4	; (adr r2, 800a11c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a11c:	0800a171 	.word	0x0800a171
 800a120:	0800a2f7 	.word	0x0800a2f7
 800a124:	0800a2f7 	.word	0x0800a2f7
 800a128:	0800a2f7 	.word	0x0800a2f7
 800a12c:	0800a1b1 	.word	0x0800a1b1
 800a130:	0800a2f7 	.word	0x0800a2f7
 800a134:	0800a2f7 	.word	0x0800a2f7
 800a138:	0800a2f7 	.word	0x0800a2f7
 800a13c:	0800a1f3 	.word	0x0800a1f3
 800a140:	0800a2f7 	.word	0x0800a2f7
 800a144:	0800a2f7 	.word	0x0800a2f7
 800a148:	0800a2f7 	.word	0x0800a2f7
 800a14c:	0800a233 	.word	0x0800a233
 800a150:	0800a2f7 	.word	0x0800a2f7
 800a154:	0800a2f7 	.word	0x0800a2f7
 800a158:	0800a2f7 	.word	0x0800a2f7
 800a15c:	0800a275 	.word	0x0800a275
 800a160:	0800a2f7 	.word	0x0800a2f7
 800a164:	0800a2f7 	.word	0x0800a2f7
 800a168:	0800a2f7 	.word	0x0800a2f7
 800a16c:	0800a2b5 	.word	0x0800a2b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	68b9      	ldr	r1, [r7, #8]
 800a176:	4618      	mov	r0, r3
 800a178:	f000 fa7c 	bl	800a674 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	699a      	ldr	r2, [r3, #24]
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f042 0208 	orr.w	r2, r2, #8
 800a18a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	699a      	ldr	r2, [r3, #24]
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f022 0204 	bic.w	r2, r2, #4
 800a19a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	6999      	ldr	r1, [r3, #24]
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	691a      	ldr	r2, [r3, #16]
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	430a      	orrs	r2, r1
 800a1ac:	619a      	str	r2, [r3, #24]
      break;
 800a1ae:	e0a5      	b.n	800a2fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	68b9      	ldr	r1, [r7, #8]
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	f000 faec 	bl	800a794 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	699a      	ldr	r2, [r3, #24]
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a1ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	699a      	ldr	r2, [r3, #24]
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a1da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	6999      	ldr	r1, [r3, #24]
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	691b      	ldr	r3, [r3, #16]
 800a1e6:	021a      	lsls	r2, r3, #8
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	430a      	orrs	r2, r1
 800a1ee:	619a      	str	r2, [r3, #24]
      break;
 800a1f0:	e084      	b.n	800a2fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	68b9      	ldr	r1, [r7, #8]
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f000 fb55 	bl	800a8a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	69da      	ldr	r2, [r3, #28]
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f042 0208 	orr.w	r2, r2, #8
 800a20c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	69da      	ldr	r2, [r3, #28]
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f022 0204 	bic.w	r2, r2, #4
 800a21c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	69d9      	ldr	r1, [r3, #28]
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	691a      	ldr	r2, [r3, #16]
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	430a      	orrs	r2, r1
 800a22e:	61da      	str	r2, [r3, #28]
      break;
 800a230:	e064      	b.n	800a2fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	68b9      	ldr	r1, [r7, #8]
 800a238:	4618      	mov	r0, r3
 800a23a:	f000 fbbd 	bl	800a9b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	69da      	ldr	r2, [r3, #28]
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a24c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	69da      	ldr	r2, [r3, #28]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a25c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	69d9      	ldr	r1, [r3, #28]
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	691b      	ldr	r3, [r3, #16]
 800a268:	021a      	lsls	r2, r3, #8
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	430a      	orrs	r2, r1
 800a270:	61da      	str	r2, [r3, #28]
      break;
 800a272:	e043      	b.n	800a2fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	68b9      	ldr	r1, [r7, #8]
 800a27a:	4618      	mov	r0, r3
 800a27c:	f000 fc26 	bl	800aacc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f042 0208 	orr.w	r2, r2, #8
 800a28e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f022 0204 	bic.w	r2, r2, #4
 800a29e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	691a      	ldr	r2, [r3, #16]
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	430a      	orrs	r2, r1
 800a2b0:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800a2b2:	e023      	b.n	800a2fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	68b9      	ldr	r1, [r7, #8]
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f000 fc6a 	bl	800ab94 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a2ce:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a2de:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	691b      	ldr	r3, [r3, #16]
 800a2ea:	021a      	lsls	r2, r3, #8
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	430a      	orrs	r2, r1
 800a2f2:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800a2f4:	e002      	b.n	800a2fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	75fb      	strb	r3, [r7, #23]
      break;
 800a2fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2200      	movs	r2, #0
 800a300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a304:	7dfb      	ldrb	r3, [r7, #23]
}
 800a306:	4618      	mov	r0, r3
 800a308:	3718      	adds	r7, #24
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
 800a30e:	bf00      	nop

0800a310 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a31a:	2300      	movs	r3, #0
 800a31c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a324:	2b01      	cmp	r3, #1
 800a326:	d101      	bne.n	800a32c <HAL_TIM_ConfigClockSource+0x1c>
 800a328:	2302      	movs	r3, #2
 800a32a:	e0de      	b.n	800a4ea <HAL_TIM_ConfigClockSource+0x1da>
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2201      	movs	r2, #1
 800a330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2202      	movs	r2, #2
 800a338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	689b      	ldr	r3, [r3, #8]
 800a342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800a34a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a34e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a356:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	68ba      	ldr	r2, [r7, #8]
 800a35e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a63      	ldr	r2, [pc, #396]	; (800a4f4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a366:	4293      	cmp	r3, r2
 800a368:	f000 80a9 	beq.w	800a4be <HAL_TIM_ConfigClockSource+0x1ae>
 800a36c:	4a61      	ldr	r2, [pc, #388]	; (800a4f4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	f200 80ae 	bhi.w	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a374:	4a60      	ldr	r2, [pc, #384]	; (800a4f8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a376:	4293      	cmp	r3, r2
 800a378:	f000 80a1 	beq.w	800a4be <HAL_TIM_ConfigClockSource+0x1ae>
 800a37c:	4a5e      	ldr	r2, [pc, #376]	; (800a4f8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	f200 80a6 	bhi.w	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a384:	4a5d      	ldr	r2, [pc, #372]	; (800a4fc <HAL_TIM_ConfigClockSource+0x1ec>)
 800a386:	4293      	cmp	r3, r2
 800a388:	f000 8099 	beq.w	800a4be <HAL_TIM_ConfigClockSource+0x1ae>
 800a38c:	4a5b      	ldr	r2, [pc, #364]	; (800a4fc <HAL_TIM_ConfigClockSource+0x1ec>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	f200 809e 	bhi.w	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a394:	4a5a      	ldr	r2, [pc, #360]	; (800a500 <HAL_TIM_ConfigClockSource+0x1f0>)
 800a396:	4293      	cmp	r3, r2
 800a398:	f000 8091 	beq.w	800a4be <HAL_TIM_ConfigClockSource+0x1ae>
 800a39c:	4a58      	ldr	r2, [pc, #352]	; (800a500 <HAL_TIM_ConfigClockSource+0x1f0>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	f200 8096 	bhi.w	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a3a4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a3a8:	f000 8089 	beq.w	800a4be <HAL_TIM_ConfigClockSource+0x1ae>
 800a3ac:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a3b0:	f200 808e 	bhi.w	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a3b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a3b8:	d03e      	beq.n	800a438 <HAL_TIM_ConfigClockSource+0x128>
 800a3ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a3be:	f200 8087 	bhi.w	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a3c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3c6:	f000 8086 	beq.w	800a4d6 <HAL_TIM_ConfigClockSource+0x1c6>
 800a3ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3ce:	d87f      	bhi.n	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a3d0:	2b70      	cmp	r3, #112	; 0x70
 800a3d2:	d01a      	beq.n	800a40a <HAL_TIM_ConfigClockSource+0xfa>
 800a3d4:	2b70      	cmp	r3, #112	; 0x70
 800a3d6:	d87b      	bhi.n	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a3d8:	2b60      	cmp	r3, #96	; 0x60
 800a3da:	d050      	beq.n	800a47e <HAL_TIM_ConfigClockSource+0x16e>
 800a3dc:	2b60      	cmp	r3, #96	; 0x60
 800a3de:	d877      	bhi.n	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a3e0:	2b50      	cmp	r3, #80	; 0x50
 800a3e2:	d03c      	beq.n	800a45e <HAL_TIM_ConfigClockSource+0x14e>
 800a3e4:	2b50      	cmp	r3, #80	; 0x50
 800a3e6:	d873      	bhi.n	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a3e8:	2b40      	cmp	r3, #64	; 0x40
 800a3ea:	d058      	beq.n	800a49e <HAL_TIM_ConfigClockSource+0x18e>
 800a3ec:	2b40      	cmp	r3, #64	; 0x40
 800a3ee:	d86f      	bhi.n	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a3f0:	2b30      	cmp	r3, #48	; 0x30
 800a3f2:	d064      	beq.n	800a4be <HAL_TIM_ConfigClockSource+0x1ae>
 800a3f4:	2b30      	cmp	r3, #48	; 0x30
 800a3f6:	d86b      	bhi.n	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a3f8:	2b20      	cmp	r3, #32
 800a3fa:	d060      	beq.n	800a4be <HAL_TIM_ConfigClockSource+0x1ae>
 800a3fc:	2b20      	cmp	r3, #32
 800a3fe:	d867      	bhi.n	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
 800a400:	2b00      	cmp	r3, #0
 800a402:	d05c      	beq.n	800a4be <HAL_TIM_ConfigClockSource+0x1ae>
 800a404:	2b10      	cmp	r3, #16
 800a406:	d05a      	beq.n	800a4be <HAL_TIM_ConfigClockSource+0x1ae>
 800a408:	e062      	b.n	800a4d0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6818      	ldr	r0, [r3, #0]
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	6899      	ldr	r1, [r3, #8]
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	685a      	ldr	r2, [r3, #4]
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	68db      	ldr	r3, [r3, #12]
 800a41a:	f000 fc9d 	bl	800ad58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	689b      	ldr	r3, [r3, #8]
 800a424:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a42c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	68ba      	ldr	r2, [r7, #8]
 800a434:	609a      	str	r2, [r3, #8]
      break;
 800a436:	e04f      	b.n	800a4d8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6818      	ldr	r0, [r3, #0]
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	6899      	ldr	r1, [r3, #8]
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	685a      	ldr	r2, [r3, #4]
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	68db      	ldr	r3, [r3, #12]
 800a448:	f000 fc86 	bl	800ad58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	689a      	ldr	r2, [r3, #8]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a45a:	609a      	str	r2, [r3, #8]
      break;
 800a45c:	e03c      	b.n	800a4d8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6818      	ldr	r0, [r3, #0]
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	6859      	ldr	r1, [r3, #4]
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	68db      	ldr	r3, [r3, #12]
 800a46a:	461a      	mov	r2, r3
 800a46c:	f000 fbf8 	bl	800ac60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	2150      	movs	r1, #80	; 0x50
 800a476:	4618      	mov	r0, r3
 800a478:	f000 fc51 	bl	800ad1e <TIM_ITRx_SetConfig>
      break;
 800a47c:	e02c      	b.n	800a4d8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6818      	ldr	r0, [r3, #0]
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	6859      	ldr	r1, [r3, #4]
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	68db      	ldr	r3, [r3, #12]
 800a48a:	461a      	mov	r2, r3
 800a48c:	f000 fc17 	bl	800acbe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	2160      	movs	r1, #96	; 0x60
 800a496:	4618      	mov	r0, r3
 800a498:	f000 fc41 	bl	800ad1e <TIM_ITRx_SetConfig>
      break;
 800a49c:	e01c      	b.n	800a4d8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6818      	ldr	r0, [r3, #0]
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	6859      	ldr	r1, [r3, #4]
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	68db      	ldr	r3, [r3, #12]
 800a4aa:	461a      	mov	r2, r3
 800a4ac:	f000 fbd8 	bl	800ac60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	2140      	movs	r1, #64	; 0x40
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	f000 fc31 	bl	800ad1e <TIM_ITRx_SetConfig>
      break;
 800a4bc:	e00c      	b.n	800a4d8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	4619      	mov	r1, r3
 800a4c8:	4610      	mov	r0, r2
 800a4ca:	f000 fc28 	bl	800ad1e <TIM_ITRx_SetConfig>
      break;
 800a4ce:	e003      	b.n	800a4d8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	73fb      	strb	r3, [r7, #15]
      break;
 800a4d4:	e000      	b.n	800a4d8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800a4d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2201      	movs	r2, #1
 800a4dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a4e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3710      	adds	r7, #16
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}
 800a4f2:	bf00      	nop
 800a4f4:	00100070 	.word	0x00100070
 800a4f8:	00100040 	.word	0x00100040
 800a4fc:	00100030 	.word	0x00100030
 800a500:	00100020 	.word	0x00100020

0800a504 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a504:	b480      	push	{r7}
 800a506:	b083      	sub	sp, #12
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a50c:	bf00      	nop
 800a50e:	370c      	adds	r7, #12
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr

0800a518 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a520:	bf00      	nop
 800a522:	370c      	adds	r7, #12
 800a524:	46bd      	mov	sp, r7
 800a526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52a:	4770      	bx	lr

0800a52c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b083      	sub	sp, #12
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a534:	bf00      	nop
 800a536:	370c      	adds	r7, #12
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a540:	b480      	push	{r7}
 800a542:	b083      	sub	sp, #12
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a548:	bf00      	nop
 800a54a:	370c      	adds	r7, #12
 800a54c:	46bd      	mov	sp, r7
 800a54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a552:	4770      	bx	lr

0800a554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a554:	b480      	push	{r7}
 800a556:	b085      	sub	sp, #20
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a3c      	ldr	r2, [pc, #240]	; (800a658 <TIM_Base_SetConfig+0x104>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d00f      	beq.n	800a58c <TIM_Base_SetConfig+0x38>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a572:	d00b      	beq.n	800a58c <TIM_Base_SetConfig+0x38>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	4a39      	ldr	r2, [pc, #228]	; (800a65c <TIM_Base_SetConfig+0x108>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	d007      	beq.n	800a58c <TIM_Base_SetConfig+0x38>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	4a38      	ldr	r2, [pc, #224]	; (800a660 <TIM_Base_SetConfig+0x10c>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d003      	beq.n	800a58c <TIM_Base_SetConfig+0x38>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	4a37      	ldr	r2, [pc, #220]	; (800a664 <TIM_Base_SetConfig+0x110>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d108      	bne.n	800a59e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a592:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	685b      	ldr	r3, [r3, #4]
 800a598:	68fa      	ldr	r2, [r7, #12]
 800a59a:	4313      	orrs	r3, r2
 800a59c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	4a2d      	ldr	r2, [pc, #180]	; (800a658 <TIM_Base_SetConfig+0x104>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d01b      	beq.n	800a5de <TIM_Base_SetConfig+0x8a>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5ac:	d017      	beq.n	800a5de <TIM_Base_SetConfig+0x8a>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	4a2a      	ldr	r2, [pc, #168]	; (800a65c <TIM_Base_SetConfig+0x108>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d013      	beq.n	800a5de <TIM_Base_SetConfig+0x8a>
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	4a29      	ldr	r2, [pc, #164]	; (800a660 <TIM_Base_SetConfig+0x10c>)
 800a5ba:	4293      	cmp	r3, r2
 800a5bc:	d00f      	beq.n	800a5de <TIM_Base_SetConfig+0x8a>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	4a28      	ldr	r2, [pc, #160]	; (800a664 <TIM_Base_SetConfig+0x110>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d00b      	beq.n	800a5de <TIM_Base_SetConfig+0x8a>
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	4a27      	ldr	r2, [pc, #156]	; (800a668 <TIM_Base_SetConfig+0x114>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d007      	beq.n	800a5de <TIM_Base_SetConfig+0x8a>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	4a26      	ldr	r2, [pc, #152]	; (800a66c <TIM_Base_SetConfig+0x118>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d003      	beq.n	800a5de <TIM_Base_SetConfig+0x8a>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	4a25      	ldr	r2, [pc, #148]	; (800a670 <TIM_Base_SetConfig+0x11c>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d108      	bne.n	800a5f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a5e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	68db      	ldr	r3, [r3, #12]
 800a5ea:	68fa      	ldr	r2, [r7, #12]
 800a5ec:	4313      	orrs	r3, r2
 800a5ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	695b      	ldr	r3, [r3, #20]
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	68fa      	ldr	r2, [r7, #12]
 800a602:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	689a      	ldr	r2, [r3, #8]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	681a      	ldr	r2, [r3, #0]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	4a10      	ldr	r2, [pc, #64]	; (800a658 <TIM_Base_SetConfig+0x104>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d00f      	beq.n	800a63c <TIM_Base_SetConfig+0xe8>
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	4a11      	ldr	r2, [pc, #68]	; (800a664 <TIM_Base_SetConfig+0x110>)
 800a620:	4293      	cmp	r3, r2
 800a622:	d00b      	beq.n	800a63c <TIM_Base_SetConfig+0xe8>
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	4a10      	ldr	r2, [pc, #64]	; (800a668 <TIM_Base_SetConfig+0x114>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d007      	beq.n	800a63c <TIM_Base_SetConfig+0xe8>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	4a0f      	ldr	r2, [pc, #60]	; (800a66c <TIM_Base_SetConfig+0x118>)
 800a630:	4293      	cmp	r3, r2
 800a632:	d003      	beq.n	800a63c <TIM_Base_SetConfig+0xe8>
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	4a0e      	ldr	r2, [pc, #56]	; (800a670 <TIM_Base_SetConfig+0x11c>)
 800a638:	4293      	cmp	r3, r2
 800a63a:	d103      	bne.n	800a644 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	691a      	ldr	r2, [r3, #16]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2201      	movs	r2, #1
 800a648:	615a      	str	r2, [r3, #20]
}
 800a64a:	bf00      	nop
 800a64c:	3714      	adds	r7, #20
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr
 800a656:	bf00      	nop
 800a658:	40012c00 	.word	0x40012c00
 800a65c:	40000400 	.word	0x40000400
 800a660:	40000800 	.word	0x40000800
 800a664:	40013400 	.word	0x40013400
 800a668:	40014000 	.word	0x40014000
 800a66c:	40014400 	.word	0x40014400
 800a670:	40014800 	.word	0x40014800

0800a674 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a674:	b480      	push	{r7}
 800a676:	b087      	sub	sp, #28
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
 800a67c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6a1b      	ldr	r3, [r3, #32]
 800a682:	f023 0201 	bic.w	r2, r3, #1
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6a1b      	ldr	r3, [r3, #32]
 800a68e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	699b      	ldr	r3, [r3, #24]
 800a69a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a6a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	f023 0303 	bic.w	r3, r3, #3
 800a6ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	68fa      	ldr	r2, [r7, #12]
 800a6b6:	4313      	orrs	r3, r2
 800a6b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	f023 0302 	bic.w	r3, r3, #2
 800a6c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	689b      	ldr	r3, [r3, #8]
 800a6c6:	697a      	ldr	r2, [r7, #20]
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	4a2c      	ldr	r2, [pc, #176]	; (800a780 <TIM_OC1_SetConfig+0x10c>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d00f      	beq.n	800a6f4 <TIM_OC1_SetConfig+0x80>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	4a2b      	ldr	r2, [pc, #172]	; (800a784 <TIM_OC1_SetConfig+0x110>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d00b      	beq.n	800a6f4 <TIM_OC1_SetConfig+0x80>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	4a2a      	ldr	r2, [pc, #168]	; (800a788 <TIM_OC1_SetConfig+0x114>)
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d007      	beq.n	800a6f4 <TIM_OC1_SetConfig+0x80>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	4a29      	ldr	r2, [pc, #164]	; (800a78c <TIM_OC1_SetConfig+0x118>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d003      	beq.n	800a6f4 <TIM_OC1_SetConfig+0x80>
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	4a28      	ldr	r2, [pc, #160]	; (800a790 <TIM_OC1_SetConfig+0x11c>)
 800a6f0:	4293      	cmp	r3, r2
 800a6f2:	d10c      	bne.n	800a70e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	f023 0308 	bic.w	r3, r3, #8
 800a6fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	68db      	ldr	r3, [r3, #12]
 800a700:	697a      	ldr	r2, [r7, #20]
 800a702:	4313      	orrs	r3, r2
 800a704:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	f023 0304 	bic.w	r3, r3, #4
 800a70c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	4a1b      	ldr	r2, [pc, #108]	; (800a780 <TIM_OC1_SetConfig+0x10c>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d00f      	beq.n	800a736 <TIM_OC1_SetConfig+0xc2>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	4a1a      	ldr	r2, [pc, #104]	; (800a784 <TIM_OC1_SetConfig+0x110>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d00b      	beq.n	800a736 <TIM_OC1_SetConfig+0xc2>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	4a19      	ldr	r2, [pc, #100]	; (800a788 <TIM_OC1_SetConfig+0x114>)
 800a722:	4293      	cmp	r3, r2
 800a724:	d007      	beq.n	800a736 <TIM_OC1_SetConfig+0xc2>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	4a18      	ldr	r2, [pc, #96]	; (800a78c <TIM_OC1_SetConfig+0x118>)
 800a72a:	4293      	cmp	r3, r2
 800a72c:	d003      	beq.n	800a736 <TIM_OC1_SetConfig+0xc2>
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	4a17      	ldr	r2, [pc, #92]	; (800a790 <TIM_OC1_SetConfig+0x11c>)
 800a732:	4293      	cmp	r3, r2
 800a734:	d111      	bne.n	800a75a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a73c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a73e:	693b      	ldr	r3, [r7, #16]
 800a740:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a744:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	695b      	ldr	r3, [r3, #20]
 800a74a:	693a      	ldr	r2, [r7, #16]
 800a74c:	4313      	orrs	r3, r2
 800a74e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	699b      	ldr	r3, [r3, #24]
 800a754:	693a      	ldr	r2, [r7, #16]
 800a756:	4313      	orrs	r3, r2
 800a758:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	693a      	ldr	r2, [r7, #16]
 800a75e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	68fa      	ldr	r2, [r7, #12]
 800a764:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	685a      	ldr	r2, [r3, #4]
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	697a      	ldr	r2, [r7, #20]
 800a772:	621a      	str	r2, [r3, #32]
}
 800a774:	bf00      	nop
 800a776:	371c      	adds	r7, #28
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr
 800a780:	40012c00 	.word	0x40012c00
 800a784:	40013400 	.word	0x40013400
 800a788:	40014000 	.word	0x40014000
 800a78c:	40014400 	.word	0x40014400
 800a790:	40014800 	.word	0x40014800

0800a794 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a794:	b480      	push	{r7}
 800a796:	b087      	sub	sp, #28
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
 800a79c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6a1b      	ldr	r3, [r3, #32]
 800a7a2:	f023 0210 	bic.w	r2, r3, #16
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6a1b      	ldr	r3, [r3, #32]
 800a7ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	699b      	ldr	r3, [r3, #24]
 800a7ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a7c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a7c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a7ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	021b      	lsls	r3, r3, #8
 800a7d6:	68fa      	ldr	r2, [r7, #12]
 800a7d8:	4313      	orrs	r3, r2
 800a7da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a7dc:	697b      	ldr	r3, [r7, #20]
 800a7de:	f023 0320 	bic.w	r3, r3, #32
 800a7e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	689b      	ldr	r3, [r3, #8]
 800a7e8:	011b      	lsls	r3, r3, #4
 800a7ea:	697a      	ldr	r2, [r7, #20]
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	4a28      	ldr	r2, [pc, #160]	; (800a894 <TIM_OC2_SetConfig+0x100>)
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	d003      	beq.n	800a800 <TIM_OC2_SetConfig+0x6c>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	4a27      	ldr	r2, [pc, #156]	; (800a898 <TIM_OC2_SetConfig+0x104>)
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d10d      	bne.n	800a81c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a800:	697b      	ldr	r3, [r7, #20]
 800a802:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a806:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	68db      	ldr	r3, [r3, #12]
 800a80c:	011b      	lsls	r3, r3, #4
 800a80e:	697a      	ldr	r2, [r7, #20]
 800a810:	4313      	orrs	r3, r2
 800a812:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a81a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	4a1d      	ldr	r2, [pc, #116]	; (800a894 <TIM_OC2_SetConfig+0x100>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d00f      	beq.n	800a844 <TIM_OC2_SetConfig+0xb0>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	4a1c      	ldr	r2, [pc, #112]	; (800a898 <TIM_OC2_SetConfig+0x104>)
 800a828:	4293      	cmp	r3, r2
 800a82a:	d00b      	beq.n	800a844 <TIM_OC2_SetConfig+0xb0>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	4a1b      	ldr	r2, [pc, #108]	; (800a89c <TIM_OC2_SetConfig+0x108>)
 800a830:	4293      	cmp	r3, r2
 800a832:	d007      	beq.n	800a844 <TIM_OC2_SetConfig+0xb0>
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	4a1a      	ldr	r2, [pc, #104]	; (800a8a0 <TIM_OC2_SetConfig+0x10c>)
 800a838:	4293      	cmp	r3, r2
 800a83a:	d003      	beq.n	800a844 <TIM_OC2_SetConfig+0xb0>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	4a19      	ldr	r2, [pc, #100]	; (800a8a4 <TIM_OC2_SetConfig+0x110>)
 800a840:	4293      	cmp	r3, r2
 800a842:	d113      	bne.n	800a86c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a84a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a852:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	695b      	ldr	r3, [r3, #20]
 800a858:	009b      	lsls	r3, r3, #2
 800a85a:	693a      	ldr	r2, [r7, #16]
 800a85c:	4313      	orrs	r3, r2
 800a85e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	699b      	ldr	r3, [r3, #24]
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	693a      	ldr	r2, [r7, #16]
 800a868:	4313      	orrs	r3, r2
 800a86a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	693a      	ldr	r2, [r7, #16]
 800a870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	685a      	ldr	r2, [r3, #4]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	697a      	ldr	r2, [r7, #20]
 800a884:	621a      	str	r2, [r3, #32]
}
 800a886:	bf00      	nop
 800a888:	371c      	adds	r7, #28
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr
 800a892:	bf00      	nop
 800a894:	40012c00 	.word	0x40012c00
 800a898:	40013400 	.word	0x40013400
 800a89c:	40014000 	.word	0x40014000
 800a8a0:	40014400 	.word	0x40014400
 800a8a4:	40014800 	.word	0x40014800

0800a8a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b087      	sub	sp, #28
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
 800a8b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6a1b      	ldr	r3, [r3, #32]
 800a8b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6a1b      	ldr	r3, [r3, #32]
 800a8c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	685b      	ldr	r3, [r3, #4]
 800a8c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	69db      	ldr	r3, [r3, #28]
 800a8ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a8d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f023 0303 	bic.w	r3, r3, #3
 800a8e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	68fa      	ldr	r2, [r7, #12]
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a8f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	689b      	ldr	r3, [r3, #8]
 800a8fa:	021b      	lsls	r3, r3, #8
 800a8fc:	697a      	ldr	r2, [r7, #20]
 800a8fe:	4313      	orrs	r3, r2
 800a900:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	4a27      	ldr	r2, [pc, #156]	; (800a9a4 <TIM_OC3_SetConfig+0xfc>)
 800a906:	4293      	cmp	r3, r2
 800a908:	d003      	beq.n	800a912 <TIM_OC3_SetConfig+0x6a>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	4a26      	ldr	r2, [pc, #152]	; (800a9a8 <TIM_OC3_SetConfig+0x100>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	d10d      	bne.n	800a92e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a918:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	68db      	ldr	r3, [r3, #12]
 800a91e:	021b      	lsls	r3, r3, #8
 800a920:	697a      	ldr	r2, [r7, #20]
 800a922:	4313      	orrs	r3, r2
 800a924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a92c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	4a1c      	ldr	r2, [pc, #112]	; (800a9a4 <TIM_OC3_SetConfig+0xfc>)
 800a932:	4293      	cmp	r3, r2
 800a934:	d00f      	beq.n	800a956 <TIM_OC3_SetConfig+0xae>
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	4a1b      	ldr	r2, [pc, #108]	; (800a9a8 <TIM_OC3_SetConfig+0x100>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d00b      	beq.n	800a956 <TIM_OC3_SetConfig+0xae>
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	4a1a      	ldr	r2, [pc, #104]	; (800a9ac <TIM_OC3_SetConfig+0x104>)
 800a942:	4293      	cmp	r3, r2
 800a944:	d007      	beq.n	800a956 <TIM_OC3_SetConfig+0xae>
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	4a19      	ldr	r2, [pc, #100]	; (800a9b0 <TIM_OC3_SetConfig+0x108>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d003      	beq.n	800a956 <TIM_OC3_SetConfig+0xae>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	4a18      	ldr	r2, [pc, #96]	; (800a9b4 <TIM_OC3_SetConfig+0x10c>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d113      	bne.n	800a97e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a95c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a964:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	695b      	ldr	r3, [r3, #20]
 800a96a:	011b      	lsls	r3, r3, #4
 800a96c:	693a      	ldr	r2, [r7, #16]
 800a96e:	4313      	orrs	r3, r2
 800a970:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	699b      	ldr	r3, [r3, #24]
 800a976:	011b      	lsls	r3, r3, #4
 800a978:	693a      	ldr	r2, [r7, #16]
 800a97a:	4313      	orrs	r3, r2
 800a97c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	693a      	ldr	r2, [r7, #16]
 800a982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	68fa      	ldr	r2, [r7, #12]
 800a988:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	685a      	ldr	r2, [r3, #4]
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	697a      	ldr	r2, [r7, #20]
 800a996:	621a      	str	r2, [r3, #32]
}
 800a998:	bf00      	nop
 800a99a:	371c      	adds	r7, #28
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr
 800a9a4:	40012c00 	.word	0x40012c00
 800a9a8:	40013400 	.word	0x40013400
 800a9ac:	40014000 	.word	0x40014000
 800a9b0:	40014400 	.word	0x40014400
 800a9b4:	40014800 	.word	0x40014800

0800a9b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b087      	sub	sp, #28
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
 800a9c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6a1b      	ldr	r3, [r3, #32]
 800a9c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6a1b      	ldr	r3, [r3, #32]
 800a9d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	69db      	ldr	r3, [r3, #28]
 800a9de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a9e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a9ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a9f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	021b      	lsls	r3, r3, #8
 800a9fa:	68fa      	ldr	r2, [r7, #12]
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aa06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	689b      	ldr	r3, [r3, #8]
 800aa0c:	031b      	lsls	r3, r3, #12
 800aa0e:	697a      	ldr	r2, [r7, #20]
 800aa10:	4313      	orrs	r3, r2
 800aa12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	4a28      	ldr	r2, [pc, #160]	; (800aab8 <TIM_OC4_SetConfig+0x100>)
 800aa18:	4293      	cmp	r3, r2
 800aa1a:	d003      	beq.n	800aa24 <TIM_OC4_SetConfig+0x6c>
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	4a27      	ldr	r2, [pc, #156]	; (800aabc <TIM_OC4_SetConfig+0x104>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d10d      	bne.n	800aa40 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aa2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	68db      	ldr	r3, [r3, #12]
 800aa30:	031b      	lsls	r3, r3, #12
 800aa32:	697a      	ldr	r2, [r7, #20]
 800aa34:	4313      	orrs	r3, r2
 800aa36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aa3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	4a1d      	ldr	r2, [pc, #116]	; (800aab8 <TIM_OC4_SetConfig+0x100>)
 800aa44:	4293      	cmp	r3, r2
 800aa46:	d00f      	beq.n	800aa68 <TIM_OC4_SetConfig+0xb0>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	4a1c      	ldr	r2, [pc, #112]	; (800aabc <TIM_OC4_SetConfig+0x104>)
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d00b      	beq.n	800aa68 <TIM_OC4_SetConfig+0xb0>
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	4a1b      	ldr	r2, [pc, #108]	; (800aac0 <TIM_OC4_SetConfig+0x108>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d007      	beq.n	800aa68 <TIM_OC4_SetConfig+0xb0>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	4a1a      	ldr	r2, [pc, #104]	; (800aac4 <TIM_OC4_SetConfig+0x10c>)
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	d003      	beq.n	800aa68 <TIM_OC4_SetConfig+0xb0>
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	4a19      	ldr	r2, [pc, #100]	; (800aac8 <TIM_OC4_SetConfig+0x110>)
 800aa64:	4293      	cmp	r3, r2
 800aa66:	d113      	bne.n	800aa90 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aa6e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800aa70:	693b      	ldr	r3, [r7, #16]
 800aa72:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aa76:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	695b      	ldr	r3, [r3, #20]
 800aa7c:	019b      	lsls	r3, r3, #6
 800aa7e:	693a      	ldr	r2, [r7, #16]
 800aa80:	4313      	orrs	r3, r2
 800aa82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	699b      	ldr	r3, [r3, #24]
 800aa88:	019b      	lsls	r3, r3, #6
 800aa8a:	693a      	ldr	r2, [r7, #16]
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	693a      	ldr	r2, [r7, #16]
 800aa94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	68fa      	ldr	r2, [r7, #12]
 800aa9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	685a      	ldr	r2, [r3, #4]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	697a      	ldr	r2, [r7, #20]
 800aaa8:	621a      	str	r2, [r3, #32]
}
 800aaaa:	bf00      	nop
 800aaac:	371c      	adds	r7, #28
 800aaae:	46bd      	mov	sp, r7
 800aab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab4:	4770      	bx	lr
 800aab6:	bf00      	nop
 800aab8:	40012c00 	.word	0x40012c00
 800aabc:	40013400 	.word	0x40013400
 800aac0:	40014000 	.word	0x40014000
 800aac4:	40014400 	.word	0x40014400
 800aac8:	40014800 	.word	0x40014800

0800aacc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800aacc:	b480      	push	{r7}
 800aace:	b087      	sub	sp, #28
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
 800aad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6a1b      	ldr	r3, [r3, #32]
 800aada:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6a1b      	ldr	r3, [r3, #32]
 800aae6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	685b      	ldr	r3, [r3, #4]
 800aaec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aaf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aafa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aafe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	68fa      	ldr	r2, [r7, #12]
 800ab06:	4313      	orrs	r3, r2
 800ab08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ab0a:	693b      	ldr	r3, [r7, #16]
 800ab0c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ab10:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	689b      	ldr	r3, [r3, #8]
 800ab16:	041b      	lsls	r3, r3, #16
 800ab18:	693a      	ldr	r2, [r7, #16]
 800ab1a:	4313      	orrs	r3, r2
 800ab1c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	4a17      	ldr	r2, [pc, #92]	; (800ab80 <TIM_OC5_SetConfig+0xb4>)
 800ab22:	4293      	cmp	r3, r2
 800ab24:	d00f      	beq.n	800ab46 <TIM_OC5_SetConfig+0x7a>
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	4a16      	ldr	r2, [pc, #88]	; (800ab84 <TIM_OC5_SetConfig+0xb8>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d00b      	beq.n	800ab46 <TIM_OC5_SetConfig+0x7a>
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	4a15      	ldr	r2, [pc, #84]	; (800ab88 <TIM_OC5_SetConfig+0xbc>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d007      	beq.n	800ab46 <TIM_OC5_SetConfig+0x7a>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	4a14      	ldr	r2, [pc, #80]	; (800ab8c <TIM_OC5_SetConfig+0xc0>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d003      	beq.n	800ab46 <TIM_OC5_SetConfig+0x7a>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	4a13      	ldr	r2, [pc, #76]	; (800ab90 <TIM_OC5_SetConfig+0xc4>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d109      	bne.n	800ab5a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ab46:	697b      	ldr	r3, [r7, #20]
 800ab48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ab4c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	695b      	ldr	r3, [r3, #20]
 800ab52:	021b      	lsls	r3, r3, #8
 800ab54:	697a      	ldr	r2, [r7, #20]
 800ab56:	4313      	orrs	r3, r2
 800ab58:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	697a      	ldr	r2, [r7, #20]
 800ab5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	68fa      	ldr	r2, [r7, #12]
 800ab64:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	685a      	ldr	r2, [r3, #4]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	693a      	ldr	r2, [r7, #16]
 800ab72:	621a      	str	r2, [r3, #32]
}
 800ab74:	bf00      	nop
 800ab76:	371c      	adds	r7, #28
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr
 800ab80:	40012c00 	.word	0x40012c00
 800ab84:	40013400 	.word	0x40013400
 800ab88:	40014000 	.word	0x40014000
 800ab8c:	40014400 	.word	0x40014400
 800ab90:	40014800 	.word	0x40014800

0800ab94 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b087      	sub	sp, #28
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
 800ab9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6a1b      	ldr	r3, [r3, #32]
 800aba2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6a1b      	ldr	r3, [r3, #32]
 800abae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	685b      	ldr	r3, [r3, #4]
 800abb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800abba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800abc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800abc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	021b      	lsls	r3, r3, #8
 800abce:	68fa      	ldr	r2, [r7, #12]
 800abd0:	4313      	orrs	r3, r2
 800abd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800abd4:	693b      	ldr	r3, [r7, #16]
 800abd6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800abda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	689b      	ldr	r3, [r3, #8]
 800abe0:	051b      	lsls	r3, r3, #20
 800abe2:	693a      	ldr	r2, [r7, #16]
 800abe4:	4313      	orrs	r3, r2
 800abe6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	4a18      	ldr	r2, [pc, #96]	; (800ac4c <TIM_OC6_SetConfig+0xb8>)
 800abec:	4293      	cmp	r3, r2
 800abee:	d00f      	beq.n	800ac10 <TIM_OC6_SetConfig+0x7c>
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	4a17      	ldr	r2, [pc, #92]	; (800ac50 <TIM_OC6_SetConfig+0xbc>)
 800abf4:	4293      	cmp	r3, r2
 800abf6:	d00b      	beq.n	800ac10 <TIM_OC6_SetConfig+0x7c>
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	4a16      	ldr	r2, [pc, #88]	; (800ac54 <TIM_OC6_SetConfig+0xc0>)
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d007      	beq.n	800ac10 <TIM_OC6_SetConfig+0x7c>
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	4a15      	ldr	r2, [pc, #84]	; (800ac58 <TIM_OC6_SetConfig+0xc4>)
 800ac04:	4293      	cmp	r3, r2
 800ac06:	d003      	beq.n	800ac10 <TIM_OC6_SetConfig+0x7c>
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	4a14      	ldr	r2, [pc, #80]	; (800ac5c <TIM_OC6_SetConfig+0xc8>)
 800ac0c:	4293      	cmp	r3, r2
 800ac0e:	d109      	bne.n	800ac24 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ac10:	697b      	ldr	r3, [r7, #20]
 800ac12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ac16:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	695b      	ldr	r3, [r3, #20]
 800ac1c:	029b      	lsls	r3, r3, #10
 800ac1e:	697a      	ldr	r2, [r7, #20]
 800ac20:	4313      	orrs	r3, r2
 800ac22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	697a      	ldr	r2, [r7, #20]
 800ac28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	68fa      	ldr	r2, [r7, #12]
 800ac2e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	685a      	ldr	r2, [r3, #4]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	693a      	ldr	r2, [r7, #16]
 800ac3c:	621a      	str	r2, [r3, #32]
}
 800ac3e:	bf00      	nop
 800ac40:	371c      	adds	r7, #28
 800ac42:	46bd      	mov	sp, r7
 800ac44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac48:	4770      	bx	lr
 800ac4a:	bf00      	nop
 800ac4c:	40012c00 	.word	0x40012c00
 800ac50:	40013400 	.word	0x40013400
 800ac54:	40014000 	.word	0x40014000
 800ac58:	40014400 	.word	0x40014400
 800ac5c:	40014800 	.word	0x40014800

0800ac60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b087      	sub	sp, #28
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	60f8      	str	r0, [r7, #12]
 800ac68:	60b9      	str	r1, [r7, #8]
 800ac6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	6a1b      	ldr	r3, [r3, #32]
 800ac70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	6a1b      	ldr	r3, [r3, #32]
 800ac76:	f023 0201 	bic.w	r2, r3, #1
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	699b      	ldr	r3, [r3, #24]
 800ac82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ac84:	693b      	ldr	r3, [r7, #16]
 800ac86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ac8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	011b      	lsls	r3, r3, #4
 800ac90:	693a      	ldr	r2, [r7, #16]
 800ac92:	4313      	orrs	r3, r2
 800ac94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	f023 030a 	bic.w	r3, r3, #10
 800ac9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ac9e:	697a      	ldr	r2, [r7, #20]
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	4313      	orrs	r3, r2
 800aca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	693a      	ldr	r2, [r7, #16]
 800acaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	697a      	ldr	r2, [r7, #20]
 800acb0:	621a      	str	r2, [r3, #32]
}
 800acb2:	bf00      	nop
 800acb4:	371c      	adds	r7, #28
 800acb6:	46bd      	mov	sp, r7
 800acb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbc:	4770      	bx	lr

0800acbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800acbe:	b480      	push	{r7}
 800acc0:	b087      	sub	sp, #28
 800acc2:	af00      	add	r7, sp, #0
 800acc4:	60f8      	str	r0, [r7, #12]
 800acc6:	60b9      	str	r1, [r7, #8]
 800acc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	6a1b      	ldr	r3, [r3, #32]
 800acce:	f023 0210 	bic.w	r2, r3, #16
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	699b      	ldr	r3, [r3, #24]
 800acda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	6a1b      	ldr	r3, [r3, #32]
 800ace0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ace2:	697b      	ldr	r3, [r7, #20]
 800ace4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ace8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	031b      	lsls	r3, r3, #12
 800acee:	697a      	ldr	r2, [r7, #20]
 800acf0:	4313      	orrs	r3, r2
 800acf2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800acfa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	011b      	lsls	r3, r3, #4
 800ad00:	693a      	ldr	r2, [r7, #16]
 800ad02:	4313      	orrs	r3, r2
 800ad04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	697a      	ldr	r2, [r7, #20]
 800ad0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	693a      	ldr	r2, [r7, #16]
 800ad10:	621a      	str	r2, [r3, #32]
}
 800ad12:	bf00      	nop
 800ad14:	371c      	adds	r7, #28
 800ad16:	46bd      	mov	sp, r7
 800ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1c:	4770      	bx	lr

0800ad1e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ad1e:	b480      	push	{r7}
 800ad20:	b085      	sub	sp, #20
 800ad22:	af00      	add	r7, sp, #0
 800ad24:	6078      	str	r0, [r7, #4]
 800ad26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	689b      	ldr	r3, [r3, #8]
 800ad2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800ad34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad3a:	683a      	ldr	r2, [r7, #0]
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	f043 0307 	orr.w	r3, r3, #7
 800ad44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	68fa      	ldr	r2, [r7, #12]
 800ad4a:	609a      	str	r2, [r3, #8]
}
 800ad4c:	bf00      	nop
 800ad4e:	3714      	adds	r7, #20
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b087      	sub	sp, #28
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	60f8      	str	r0, [r7, #12]
 800ad60:	60b9      	str	r1, [r7, #8]
 800ad62:	607a      	str	r2, [r7, #4]
 800ad64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	689b      	ldr	r3, [r3, #8]
 800ad6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ad72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	021a      	lsls	r2, r3, #8
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	431a      	orrs	r2, r3
 800ad7c:	68bb      	ldr	r3, [r7, #8]
 800ad7e:	4313      	orrs	r3, r2
 800ad80:	697a      	ldr	r2, [r7, #20]
 800ad82:	4313      	orrs	r3, r2
 800ad84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	697a      	ldr	r2, [r7, #20]
 800ad8a:	609a      	str	r2, [r3, #8]
}
 800ad8c:	bf00      	nop
 800ad8e:	371c      	adds	r7, #28
 800ad90:	46bd      	mov	sp, r7
 800ad92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad96:	4770      	bx	lr

0800ad98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b087      	sub	sp, #28
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	60f8      	str	r0, [r7, #12]
 800ada0:	60b9      	str	r1, [r7, #8]
 800ada2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	f003 031f 	and.w	r3, r3, #31
 800adaa:	2201      	movs	r2, #1
 800adac:	fa02 f303 	lsl.w	r3, r2, r3
 800adb0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	6a1a      	ldr	r2, [r3, #32]
 800adb6:	697b      	ldr	r3, [r7, #20]
 800adb8:	43db      	mvns	r3, r3
 800adba:	401a      	ands	r2, r3
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	6a1a      	ldr	r2, [r3, #32]
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	f003 031f 	and.w	r3, r3, #31
 800adca:	6879      	ldr	r1, [r7, #4]
 800adcc:	fa01 f303 	lsl.w	r3, r1, r3
 800add0:	431a      	orrs	r2, r3
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	621a      	str	r2, [r3, #32]
}
 800add6:	bf00      	nop
 800add8:	371c      	adds	r7, #28
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr
	...

0800ade4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b084      	sub	sp, #16
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
 800adec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d109      	bne.n	800ae08 <HAL_TIMEx_PWMN_Start+0x24>
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	bf14      	ite	ne
 800ae00:	2301      	movne	r3, #1
 800ae02:	2300      	moveq	r3, #0
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	e022      	b.n	800ae4e <HAL_TIMEx_PWMN_Start+0x6a>
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	2b04      	cmp	r3, #4
 800ae0c:	d109      	bne.n	800ae22 <HAL_TIMEx_PWMN_Start+0x3e>
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae14:	b2db      	uxtb	r3, r3
 800ae16:	2b01      	cmp	r3, #1
 800ae18:	bf14      	ite	ne
 800ae1a:	2301      	movne	r3, #1
 800ae1c:	2300      	moveq	r3, #0
 800ae1e:	b2db      	uxtb	r3, r3
 800ae20:	e015      	b.n	800ae4e <HAL_TIMEx_PWMN_Start+0x6a>
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	2b08      	cmp	r3, #8
 800ae26:	d109      	bne.n	800ae3c <HAL_TIMEx_PWMN_Start+0x58>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ae2e:	b2db      	uxtb	r3, r3
 800ae30:	2b01      	cmp	r3, #1
 800ae32:	bf14      	ite	ne
 800ae34:	2301      	movne	r3, #1
 800ae36:	2300      	moveq	r3, #0
 800ae38:	b2db      	uxtb	r3, r3
 800ae3a:	e008      	b.n	800ae4e <HAL_TIMEx_PWMN_Start+0x6a>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	bf14      	ite	ne
 800ae48:	2301      	movne	r3, #1
 800ae4a:	2300      	moveq	r3, #0
 800ae4c:	b2db      	uxtb	r3, r3
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d001      	beq.n	800ae56 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800ae52:	2301      	movs	r3, #1
 800ae54:	e069      	b.n	800af2a <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d104      	bne.n	800ae66 <HAL_TIMEx_PWMN_Start+0x82>
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	2202      	movs	r2, #2
 800ae60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae64:	e013      	b.n	800ae8e <HAL_TIMEx_PWMN_Start+0xaa>
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	2b04      	cmp	r3, #4
 800ae6a:	d104      	bne.n	800ae76 <HAL_TIMEx_PWMN_Start+0x92>
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2202      	movs	r2, #2
 800ae70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae74:	e00b      	b.n	800ae8e <HAL_TIMEx_PWMN_Start+0xaa>
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	2b08      	cmp	r3, #8
 800ae7a:	d104      	bne.n	800ae86 <HAL_TIMEx_PWMN_Start+0xa2>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2202      	movs	r2, #2
 800ae80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ae84:	e003      	b.n	800ae8e <HAL_TIMEx_PWMN_Start+0xaa>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2202      	movs	r2, #2
 800ae8a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	2204      	movs	r2, #4
 800ae94:	6839      	ldr	r1, [r7, #0]
 800ae96:	4618      	mov	r0, r3
 800ae98:	f000 fa1e 	bl	800b2d8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800aeaa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a20      	ldr	r2, [pc, #128]	; (800af34 <HAL_TIMEx_PWMN_Start+0x150>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d018      	beq.n	800aee8 <HAL_TIMEx_PWMN_Start+0x104>
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aebe:	d013      	beq.n	800aee8 <HAL_TIMEx_PWMN_Start+0x104>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a1c      	ldr	r2, [pc, #112]	; (800af38 <HAL_TIMEx_PWMN_Start+0x154>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d00e      	beq.n	800aee8 <HAL_TIMEx_PWMN_Start+0x104>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a1b      	ldr	r2, [pc, #108]	; (800af3c <HAL_TIMEx_PWMN_Start+0x158>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d009      	beq.n	800aee8 <HAL_TIMEx_PWMN_Start+0x104>
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a19      	ldr	r2, [pc, #100]	; (800af40 <HAL_TIMEx_PWMN_Start+0x15c>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d004      	beq.n	800aee8 <HAL_TIMEx_PWMN_Start+0x104>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a18      	ldr	r2, [pc, #96]	; (800af44 <HAL_TIMEx_PWMN_Start+0x160>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d115      	bne.n	800af14 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	689a      	ldr	r2, [r3, #8]
 800aeee:	4b16      	ldr	r3, [pc, #88]	; (800af48 <HAL_TIMEx_PWMN_Start+0x164>)
 800aef0:	4013      	ands	r3, r2
 800aef2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	2b06      	cmp	r3, #6
 800aef8:	d015      	beq.n	800af26 <HAL_TIMEx_PWMN_Start+0x142>
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af00:	d011      	beq.n	800af26 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	681a      	ldr	r2, [r3, #0]
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f042 0201 	orr.w	r2, r2, #1
 800af10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af12:	e008      	b.n	800af26 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	681a      	ldr	r2, [r3, #0]
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	f042 0201 	orr.w	r2, r2, #1
 800af22:	601a      	str	r2, [r3, #0]
 800af24:	e000      	b.n	800af28 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af26:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800af28:	2300      	movs	r3, #0
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3710      	adds	r7, #16
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	bf00      	nop
 800af34:	40012c00 	.word	0x40012c00
 800af38:	40000400 	.word	0x40000400
 800af3c:	40000800 	.word	0x40000800
 800af40:	40013400 	.word	0x40013400
 800af44:	40014000 	.word	0x40014000
 800af48:	00010007 	.word	0x00010007

0800af4c <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b082      	sub	sp, #8
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
 800af54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	2200      	movs	r2, #0
 800af5c:	6839      	ldr	r1, [r7, #0]
 800af5e:	4618      	mov	r0, r3
 800af60:	f000 f9ba 	bl	800b2d8 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	6a1a      	ldr	r2, [r3, #32]
 800af6a:	f241 1311 	movw	r3, #4369	; 0x1111
 800af6e:	4013      	ands	r3, r2
 800af70:	2b00      	cmp	r3, #0
 800af72:	d10f      	bne.n	800af94 <HAL_TIMEx_PWMN_Stop+0x48>
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	6a1a      	ldr	r2, [r3, #32]
 800af7a:	f244 4344 	movw	r3, #17476	; 0x4444
 800af7e:	4013      	ands	r3, r2
 800af80:	2b00      	cmp	r3, #0
 800af82:	d107      	bne.n	800af94 <HAL_TIMEx_PWMN_Stop+0x48>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800af92:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	6a1a      	ldr	r2, [r3, #32]
 800af9a:	f241 1311 	movw	r3, #4369	; 0x1111
 800af9e:	4013      	ands	r3, r2
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d10f      	bne.n	800afc4 <HAL_TIMEx_PWMN_Stop+0x78>
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	6a1a      	ldr	r2, [r3, #32]
 800afaa:	f244 4344 	movw	r3, #17476	; 0x4444
 800afae:	4013      	ands	r3, r2
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d107      	bne.n	800afc4 <HAL_TIMEx_PWMN_Stop+0x78>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	681a      	ldr	r2, [r3, #0]
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f022 0201 	bic.w	r2, r2, #1
 800afc2:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d104      	bne.n	800afd4 <HAL_TIMEx_PWMN_Stop+0x88>
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	2201      	movs	r2, #1
 800afce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800afd2:	e013      	b.n	800affc <HAL_TIMEx_PWMN_Stop+0xb0>
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	2b04      	cmp	r3, #4
 800afd8:	d104      	bne.n	800afe4 <HAL_TIMEx_PWMN_Stop+0x98>
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2201      	movs	r2, #1
 800afde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800afe2:	e00b      	b.n	800affc <HAL_TIMEx_PWMN_Stop+0xb0>
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	2b08      	cmp	r3, #8
 800afe8:	d104      	bne.n	800aff4 <HAL_TIMEx_PWMN_Stop+0xa8>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2201      	movs	r2, #1
 800afee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800aff2:	e003      	b.n	800affc <HAL_TIMEx_PWMN_Stop+0xb0>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2201      	movs	r2, #1
 800aff8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 800affc:	2300      	movs	r3, #0
}
 800affe:	4618      	mov	r0, r3
 800b000:	3708      	adds	r7, #8
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
	...

0800b008 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b008:	b480      	push	{r7}
 800b00a:	b085      	sub	sp, #20
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
 800b010:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b018:	2b01      	cmp	r3, #1
 800b01a:	d101      	bne.n	800b020 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b01c:	2302      	movs	r3, #2
 800b01e:	e065      	b.n	800b0ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2201      	movs	r2, #1
 800b024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2202      	movs	r2, #2
 800b02c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	685b      	ldr	r3, [r3, #4]
 800b036:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	689b      	ldr	r3, [r3, #8]
 800b03e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a2c      	ldr	r2, [pc, #176]	; (800b0f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b046:	4293      	cmp	r3, r2
 800b048:	d004      	beq.n	800b054 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	4a2b      	ldr	r2, [pc, #172]	; (800b0fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d108      	bne.n	800b066 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b05a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	685b      	ldr	r3, [r3, #4]
 800b060:	68fa      	ldr	r2, [r7, #12]
 800b062:	4313      	orrs	r3, r2
 800b064:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800b06c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b070:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	68fa      	ldr	r2, [r7, #12]
 800b078:	4313      	orrs	r3, r2
 800b07a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	68fa      	ldr	r2, [r7, #12]
 800b082:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	4a1b      	ldr	r2, [pc, #108]	; (800b0f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d018      	beq.n	800b0c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b096:	d013      	beq.n	800b0c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4a18      	ldr	r2, [pc, #96]	; (800b100 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d00e      	beq.n	800b0c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	4a17      	ldr	r2, [pc, #92]	; (800b104 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d009      	beq.n	800b0c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4a12      	ldr	r2, [pc, #72]	; (800b0fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d004      	beq.n	800b0c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4a13      	ldr	r2, [pc, #76]	; (800b108 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	d10c      	bne.n	800b0da <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b0c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	689b      	ldr	r3, [r3, #8]
 800b0cc:	68ba      	ldr	r2, [r7, #8]
 800b0ce:	4313      	orrs	r3, r2
 800b0d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	68ba      	ldr	r2, [r7, #8]
 800b0d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2201      	movs	r2, #1
 800b0de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b0ea:	2300      	movs	r3, #0
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3714      	adds	r7, #20
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f6:	4770      	bx	lr
 800b0f8:	40012c00 	.word	0x40012c00
 800b0fc:	40013400 	.word	0x40013400
 800b100:	40000400 	.word	0x40000400
 800b104:	40000800 	.word	0x40000800
 800b108:	40014000 	.word	0x40014000

0800b10c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b10c:	b480      	push	{r7}
 800b10e:	b085      	sub	sp, #20
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b116:	2300      	movs	r3, #0
 800b118:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b120:	2b01      	cmp	r3, #1
 800b122:	d101      	bne.n	800b128 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b124:	2302      	movs	r3, #2
 800b126:	e087      	b.n	800b238 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2201      	movs	r2, #1
 800b12c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	68db      	ldr	r3, [r3, #12]
 800b13a:	4313      	orrs	r3, r2
 800b13c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	689b      	ldr	r3, [r3, #8]
 800b148:	4313      	orrs	r3, r2
 800b14a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	4313      	orrs	r3, r2
 800b158:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	4313      	orrs	r3, r2
 800b166:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	691b      	ldr	r3, [r3, #16]
 800b172:	4313      	orrs	r3, r2
 800b174:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	695b      	ldr	r3, [r3, #20]
 800b180:	4313      	orrs	r3, r2
 800b182:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b18e:	4313      	orrs	r3, r2
 800b190:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	699b      	ldr	r3, [r3, #24]
 800b19c:	041b      	lsls	r3, r3, #16
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	4a27      	ldr	r2, [pc, #156]	; (800b244 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d004      	beq.n	800b1b6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	4a25      	ldr	r2, [pc, #148]	; (800b248 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	d106      	bne.n	800b1c4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	69db      	ldr	r3, [r3, #28]
 800b1c0:	4313      	orrs	r3, r2
 800b1c2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	4a1e      	ldr	r2, [pc, #120]	; (800b244 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b1ca:	4293      	cmp	r3, r2
 800b1cc:	d004      	beq.n	800b1d8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	4a1d      	ldr	r2, [pc, #116]	; (800b248 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b1d4:	4293      	cmp	r3, r2
 800b1d6:	d126      	bne.n	800b226 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1e2:	051b      	lsls	r3, r3, #20
 800b1e4:	4313      	orrs	r3, r2
 800b1e6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	6a1b      	ldr	r3, [r3, #32]
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b200:	4313      	orrs	r3, r2
 800b202:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	4a0e      	ldr	r2, [pc, #56]	; (800b244 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b20a:	4293      	cmp	r3, r2
 800b20c:	d004      	beq.n	800b218 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	4a0d      	ldr	r2, [pc, #52]	; (800b248 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b214:	4293      	cmp	r3, r2
 800b216:	d106      	bne.n	800b226 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b222:	4313      	orrs	r3, r2
 800b224:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	68fa      	ldr	r2, [r7, #12]
 800b22c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	2200      	movs	r2, #0
 800b232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b236:	2300      	movs	r3, #0
}
 800b238:	4618      	mov	r0, r3
 800b23a:	3714      	adds	r7, #20
 800b23c:	46bd      	mov	sp, r7
 800b23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b242:	4770      	bx	lr
 800b244:	40012c00 	.word	0x40012c00
 800b248:	40013400 	.word	0x40013400

0800b24c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b24c:	b480      	push	{r7}
 800b24e:	b083      	sub	sp, #12
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b254:	bf00      	nop
 800b256:	370c      	adds	r7, #12
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr

0800b260 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b260:	b480      	push	{r7}
 800b262:	b083      	sub	sp, #12
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b268:	bf00      	nop
 800b26a:	370c      	adds	r7, #12
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr

0800b274 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b274:	b480      	push	{r7}
 800b276:	b083      	sub	sp, #12
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b27c:	bf00      	nop
 800b27e:	370c      	adds	r7, #12
 800b280:	46bd      	mov	sp, r7
 800b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b286:	4770      	bx	lr

0800b288 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b288:	b480      	push	{r7}
 800b28a:	b083      	sub	sp, #12
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b290:	bf00      	nop
 800b292:	370c      	adds	r7, #12
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr

0800b29c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b083      	sub	sp, #12
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b2a4:	bf00      	nop
 800b2a6:	370c      	adds	r7, #12
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b083      	sub	sp, #12
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b2b8:	bf00      	nop
 800b2ba:	370c      	adds	r7, #12
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c2:	4770      	bx	lr

0800b2c4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	b083      	sub	sp, #12
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b2cc:	bf00      	nop
 800b2ce:	370c      	adds	r7, #12
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr

0800b2d8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b087      	sub	sp, #28
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	60f8      	str	r0, [r7, #12]
 800b2e0:	60b9      	str	r1, [r7, #8]
 800b2e2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	f003 031f 	and.w	r3, r3, #31
 800b2ea:	2204      	movs	r2, #4
 800b2ec:	fa02 f303 	lsl.w	r3, r2, r3
 800b2f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	6a1a      	ldr	r2, [r3, #32]
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	43db      	mvns	r3, r3
 800b2fa:	401a      	ands	r2, r3
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	6a1a      	ldr	r2, [r3, #32]
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	f003 031f 	and.w	r3, r3, #31
 800b30a:	6879      	ldr	r1, [r7, #4]
 800b30c:	fa01 f303 	lsl.w	r3, r1, r3
 800b310:	431a      	orrs	r2, r3
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	621a      	str	r2, [r3, #32]
}
 800b316:	bf00      	nop
 800b318:	371c      	adds	r7, #28
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr

0800b322 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b322:	b580      	push	{r7, lr}
 800b324:	b082      	sub	sp, #8
 800b326:	af00      	add	r7, sp, #0
 800b328:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d101      	bne.n	800b334 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b330:	2301      	movs	r3, #1
 800b332:	e042      	b.n	800b3ba <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d106      	bne.n	800b34c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2200      	movs	r2, #0
 800b342:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f7f8 fbe6 	bl	8003b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2224      	movs	r2, #36	; 0x24
 800b350:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	681a      	ldr	r2, [r3, #0]
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f022 0201 	bic.w	r2, r2, #1
 800b362:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f000 fc01 	bl	800bb6c <UART_SetConfig>
 800b36a:	4603      	mov	r3, r0
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d101      	bne.n	800b374 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b370:	2301      	movs	r3, #1
 800b372:	e022      	b.n	800b3ba <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d002      	beq.n	800b382 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f000 fec1 	bl	800c104 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	685a      	ldr	r2, [r3, #4]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b390:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	689a      	ldr	r2, [r3, #8]
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b3a0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	681a      	ldr	r2, [r3, #0]
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	f042 0201 	orr.w	r2, r2, #1
 800b3b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 ff48 	bl	800c248 <UART_CheckIdleState>
 800b3b8:	4603      	mov	r3, r0
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3708      	adds	r7, #8
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
	...

0800b3c4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b08a      	sub	sp, #40	; 0x28
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b3d8:	2b20      	cmp	r3, #32
 800b3da:	d17a      	bne.n	800b4d2 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d002      	beq.n	800b3e8 <HAL_UART_Transmit_DMA+0x24>
 800b3e2:	88fb      	ldrh	r3, [r7, #6]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d101      	bne.n	800b3ec <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	e073      	b.n	800b4d4 <HAL_UART_Transmit_DMA+0x110>
    }

    __HAL_LOCK(huart);
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b3f2:	2b01      	cmp	r3, #1
 800b3f4:	d101      	bne.n	800b3fa <HAL_UART_Transmit_DMA+0x36>
 800b3f6:	2302      	movs	r3, #2
 800b3f8:	e06c      	b.n	800b4d4 <HAL_UART_Transmit_DMA+0x110>
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	2201      	movs	r2, #1
 800b3fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	68ba      	ldr	r2, [r7, #8]
 800b406:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	88fa      	ldrh	r2, [r7, #6]
 800b40c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	88fa      	ldrh	r2, [r7, #6]
 800b414:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	2200      	movs	r2, #0
 800b41c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	2221      	movs	r2, #33	; 0x21
 800b424:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d02c      	beq.n	800b48a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b434:	4a29      	ldr	r2, [pc, #164]	; (800b4dc <HAL_UART_Transmit_DMA+0x118>)
 800b436:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b43c:	4a28      	ldr	r2, [pc, #160]	; (800b4e0 <HAL_UART_Transmit_DMA+0x11c>)
 800b43e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b444:	4a27      	ldr	r2, [pc, #156]	; (800b4e4 <HAL_UART_Transmit_DMA+0x120>)
 800b446:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b44c:	2200      	movs	r2, #0
 800b44e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b458:	4619      	mov	r1, r3
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	3328      	adds	r3, #40	; 0x28
 800b460:	461a      	mov	r2, r3
 800b462:	88fb      	ldrh	r3, [r7, #6]
 800b464:	f7fb f8fe 	bl	8006664 <HAL_DMA_Start_IT>
 800b468:	4603      	mov	r3, r0
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d00d      	beq.n	800b48a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	2210      	movs	r2, #16
 800b472:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	2200      	movs	r2, #0
 800b47a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	2220      	movs	r2, #32
 800b482:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800b486:	2301      	movs	r3, #1
 800b488:	e024      	b.n	800b4d4 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	2240      	movs	r2, #64	; 0x40
 800b490:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	2200      	movs	r2, #0
 800b496:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	3308      	adds	r3, #8
 800b4a0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4a2:	697b      	ldr	r3, [r7, #20]
 800b4a4:	e853 3f00 	ldrex	r3, [r3]
 800b4a8:	613b      	str	r3, [r7, #16]
   return(result);
 800b4aa:	693b      	ldr	r3, [r7, #16]
 800b4ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4b0:	627b      	str	r3, [r7, #36]	; 0x24
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	3308      	adds	r3, #8
 800b4b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4ba:	623a      	str	r2, [r7, #32]
 800b4bc:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4be:	69f9      	ldr	r1, [r7, #28]
 800b4c0:	6a3a      	ldr	r2, [r7, #32]
 800b4c2:	e841 2300 	strex	r3, r2, [r1]
 800b4c6:	61bb      	str	r3, [r7, #24]
   return(result);
 800b4c8:	69bb      	ldr	r3, [r7, #24]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d1e5      	bne.n	800b49a <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	e000      	b.n	800b4d4 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800b4d2:	2302      	movs	r3, #2
  }
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3728      	adds	r7, #40	; 0x28
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}
 800b4dc:	0800c5bd 	.word	0x0800c5bd
 800b4e0:	0800c657 	.word	0x0800c657
 800b4e4:	0800c673 	.word	0x0800c673

0800b4e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b0ba      	sub	sp, #232	; 0xe8
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	69db      	ldr	r3, [r3, #28]
 800b4f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	689b      	ldr	r3, [r3, #8]
 800b50a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b50e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800b512:	f640 030f 	movw	r3, #2063	; 0x80f
 800b516:	4013      	ands	r3, r2
 800b518:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800b51c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b520:	2b00      	cmp	r3, #0
 800b522:	d11b      	bne.n	800b55c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b528:	f003 0320 	and.w	r3, r3, #32
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d015      	beq.n	800b55c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b534:	f003 0320 	and.w	r3, r3, #32
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d105      	bne.n	800b548 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b53c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b544:	2b00      	cmp	r3, #0
 800b546:	d009      	beq.n	800b55c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	f000 82d6 	beq.w	800bafe <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b556:	6878      	ldr	r0, [r7, #4]
 800b558:	4798      	blx	r3
      }
      return;
 800b55a:	e2d0      	b.n	800bafe <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b55c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b560:	2b00      	cmp	r3, #0
 800b562:	f000 811f 	beq.w	800b7a4 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b566:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800b56a:	4b8b      	ldr	r3, [pc, #556]	; (800b798 <HAL_UART_IRQHandler+0x2b0>)
 800b56c:	4013      	ands	r3, r2
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d106      	bne.n	800b580 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b572:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800b576:	4b89      	ldr	r3, [pc, #548]	; (800b79c <HAL_UART_IRQHandler+0x2b4>)
 800b578:	4013      	ands	r3, r2
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	f000 8112 	beq.w	800b7a4 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b580:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b584:	f003 0301 	and.w	r3, r3, #1
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d011      	beq.n	800b5b0 <HAL_UART_IRQHandler+0xc8>
 800b58c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b594:	2b00      	cmp	r3, #0
 800b596:	d00b      	beq.n	800b5b0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	2201      	movs	r2, #1
 800b59e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b5a6:	f043 0201 	orr.w	r2, r3, #1
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b5b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b5b4:	f003 0302 	and.w	r3, r3, #2
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d011      	beq.n	800b5e0 <HAL_UART_IRQHandler+0xf8>
 800b5bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b5c0:	f003 0301 	and.w	r3, r3, #1
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d00b      	beq.n	800b5e0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	2202      	movs	r2, #2
 800b5ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b5d6:	f043 0204 	orr.w	r2, r3, #4
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b5e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b5e4:	f003 0304 	and.w	r3, r3, #4
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d011      	beq.n	800b610 <HAL_UART_IRQHandler+0x128>
 800b5ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b5f0:	f003 0301 	and.w	r3, r3, #1
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d00b      	beq.n	800b610 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	2204      	movs	r2, #4
 800b5fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b606:	f043 0202 	orr.w	r2, r3, #2
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b614:	f003 0308 	and.w	r3, r3, #8
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d017      	beq.n	800b64c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b61c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b620:	f003 0320 	and.w	r3, r3, #32
 800b624:	2b00      	cmp	r3, #0
 800b626:	d105      	bne.n	800b634 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b628:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800b62c:	4b5a      	ldr	r3, [pc, #360]	; (800b798 <HAL_UART_IRQHandler+0x2b0>)
 800b62e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b630:	2b00      	cmp	r3, #0
 800b632:	d00b      	beq.n	800b64c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	2208      	movs	r2, #8
 800b63a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b642:	f043 0208 	orr.w	r2, r3, #8
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b64c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b650:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b654:	2b00      	cmp	r3, #0
 800b656:	d012      	beq.n	800b67e <HAL_UART_IRQHandler+0x196>
 800b658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b65c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b660:	2b00      	cmp	r3, #0
 800b662:	d00c      	beq.n	800b67e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b66c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b674:	f043 0220 	orr.w	r2, r3, #32
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b684:	2b00      	cmp	r3, #0
 800b686:	f000 823c 	beq.w	800bb02 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b68a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b68e:	f003 0320 	and.w	r3, r3, #32
 800b692:	2b00      	cmp	r3, #0
 800b694:	d013      	beq.n	800b6be <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b696:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b69a:	f003 0320 	and.w	r3, r3, #32
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d105      	bne.n	800b6ae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b6a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b6a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d007      	beq.n	800b6be <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d003      	beq.n	800b6be <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b6c4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6d2:	2b40      	cmp	r3, #64	; 0x40
 800b6d4:	d005      	beq.n	800b6e2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b6d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b6da:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d04f      	beq.n	800b782 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f000 ff04 	bl	800c4f0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	689b      	ldr	r3, [r3, #8]
 800b6ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6f2:	2b40      	cmp	r3, #64	; 0x40
 800b6f4:	d141      	bne.n	800b77a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	3308      	adds	r3, #8
 800b6fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b700:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b704:	e853 3f00 	ldrex	r3, [r3]
 800b708:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b70c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b710:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b714:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	3308      	adds	r3, #8
 800b71e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b722:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b726:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b72a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b72e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b732:	e841 2300 	strex	r3, r2, [r1]
 800b736:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b73a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d1d9      	bne.n	800b6f6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b746:	2b00      	cmp	r3, #0
 800b748:	d013      	beq.n	800b772 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b74e:	4a14      	ldr	r2, [pc, #80]	; (800b7a0 <HAL_UART_IRQHandler+0x2b8>)
 800b750:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b756:	4618      	mov	r0, r3
 800b758:	f7fb f858 	bl	800680c <HAL_DMA_Abort_IT>
 800b75c:	4603      	mov	r3, r0
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d017      	beq.n	800b792 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800b76c:	4610      	mov	r0, r2
 800b76e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b770:	e00f      	b.n	800b792 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	f000 f9e4 	bl	800bb40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b778:	e00b      	b.n	800b792 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f000 f9e0 	bl	800bb40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b780:	e007      	b.n	800b792 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b782:	6878      	ldr	r0, [r7, #4]
 800b784:	f000 f9dc 	bl	800bb40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2200      	movs	r2, #0
 800b78c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800b790:	e1b7      	b.n	800bb02 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b792:	bf00      	nop
    return;
 800b794:	e1b5      	b.n	800bb02 <HAL_UART_IRQHandler+0x61a>
 800b796:	bf00      	nop
 800b798:	10000001 	.word	0x10000001
 800b79c:	04000120 	.word	0x04000120
 800b7a0:	0800c6f3 	.word	0x0800c6f3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b7a8:	2b01      	cmp	r3, #1
 800b7aa:	f040 814a 	bne.w	800ba42 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b7ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b7b2:	f003 0310 	and.w	r3, r3, #16
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	f000 8143 	beq.w	800ba42 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b7bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b7c0:	f003 0310 	and.w	r3, r3, #16
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	f000 813c 	beq.w	800ba42 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	2210      	movs	r2, #16
 800b7d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	689b      	ldr	r3, [r3, #8]
 800b7d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7dc:	2b40      	cmp	r3, #64	; 0x40
 800b7de:	f040 80b5 	bne.w	800b94c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	685b      	ldr	r3, [r3, #4]
 800b7ea:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b7ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	f000 8187 	beq.w	800bb06 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b7fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b802:	429a      	cmp	r2, r3
 800b804:	f080 817f 	bcs.w	800bb06 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b80e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	f003 0320 	and.w	r3, r3, #32
 800b81e:	2b00      	cmp	r3, #0
 800b820:	f040 8086 	bne.w	800b930 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b82c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b830:	e853 3f00 	ldrex	r3, [r3]
 800b834:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b838:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b83c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b840:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	461a      	mov	r2, r3
 800b84a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b84e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b852:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b856:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b85a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b85e:	e841 2300 	strex	r3, r2, [r1]
 800b862:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b866:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d1da      	bne.n	800b824 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	3308      	adds	r3, #8
 800b874:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b876:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b878:	e853 3f00 	ldrex	r3, [r3]
 800b87c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b87e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b880:	f023 0301 	bic.w	r3, r3, #1
 800b884:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	3308      	adds	r3, #8
 800b88e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b892:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b896:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b898:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b89a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b89e:	e841 2300 	strex	r3, r2, [r1]
 800b8a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b8a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d1e1      	bne.n	800b86e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	3308      	adds	r3, #8
 800b8b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b8b4:	e853 3f00 	ldrex	r3, [r3]
 800b8b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b8ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b8bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b8c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	3308      	adds	r3, #8
 800b8ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b8ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b8d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b8d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b8d6:	e841 2300 	strex	r3, r2, [r1]
 800b8da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b8dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d1e3      	bne.n	800b8aa <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2220      	movs	r2, #32
 800b8e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8f8:	e853 3f00 	ldrex	r3, [r3]
 800b8fc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b8fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b900:	f023 0310 	bic.w	r3, r3, #16
 800b904:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	461a      	mov	r2, r3
 800b90e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b912:	65bb      	str	r3, [r7, #88]	; 0x58
 800b914:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b916:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b918:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b91a:	e841 2300 	strex	r3, r2, [r1]
 800b91e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b920:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b922:	2b00      	cmp	r3, #0
 800b924:	d1e4      	bne.n	800b8f0 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b92a:	4618      	mov	r0, r3
 800b92c:	f7fa ff15 	bl	800675a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b93c:	b29b      	uxth	r3, r3
 800b93e:	1ad3      	subs	r3, r2, r3
 800b940:	b29b      	uxth	r3, r3
 800b942:	4619      	mov	r1, r3
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	f000 f905 	bl	800bb54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b94a:	e0dc      	b.n	800bb06 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b958:	b29b      	uxth	r3, r3
 800b95a:	1ad3      	subs	r3, r2, r3
 800b95c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b966:	b29b      	uxth	r3, r3
 800b968:	2b00      	cmp	r3, #0
 800b96a:	f000 80ce 	beq.w	800bb0a <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800b96e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b972:	2b00      	cmp	r3, #0
 800b974:	f000 80c9 	beq.w	800bb0a <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b97e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b980:	e853 3f00 	ldrex	r3, [r3]
 800b984:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b988:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b98c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	461a      	mov	r2, r3
 800b996:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b99a:	647b      	str	r3, [r7, #68]	; 0x44
 800b99c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b99e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b9a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b9a2:	e841 2300 	strex	r3, r2, [r1]
 800b9a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b9a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d1e4      	bne.n	800b978 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	3308      	adds	r3, #8
 800b9b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9b8:	e853 3f00 	ldrex	r3, [r3]
 800b9bc:	623b      	str	r3, [r7, #32]
   return(result);
 800b9be:	6a3b      	ldr	r3, [r7, #32]
 800b9c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b9c4:	f023 0301 	bic.w	r3, r3, #1
 800b9c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	3308      	adds	r3, #8
 800b9d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b9d6:	633a      	str	r2, [r7, #48]	; 0x30
 800b9d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b9dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b9de:	e841 2300 	strex	r3, r2, [r1]
 800b9e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b9e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d1e1      	bne.n	800b9ae <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2220      	movs	r2, #32
 800b9ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba04:	693b      	ldr	r3, [r7, #16]
 800ba06:	e853 3f00 	ldrex	r3, [r3]
 800ba0a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	f023 0310 	bic.w	r3, r3, #16
 800ba12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ba20:	61fb      	str	r3, [r7, #28]
 800ba22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba24:	69b9      	ldr	r1, [r7, #24]
 800ba26:	69fa      	ldr	r2, [r7, #28]
 800ba28:	e841 2300 	strex	r3, r2, [r1]
 800ba2c:	617b      	str	r3, [r7, #20]
   return(result);
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d1e4      	bne.n	800b9fe <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ba34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ba38:	4619      	mov	r1, r3
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f000 f88a 	bl	800bb54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ba40:	e063      	b.n	800bb0a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ba42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d00e      	beq.n	800ba6c <HAL_UART_IRQHandler+0x584>
 800ba4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ba52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d008      	beq.n	800ba6c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800ba62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	f000 fe85 	bl	800c774 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba6a:	e051      	b.n	800bb10 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ba6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d014      	beq.n	800baa2 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ba78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d105      	bne.n	800ba90 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ba84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ba88:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d008      	beq.n	800baa2 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d03a      	beq.n	800bb0e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ba9c:	6878      	ldr	r0, [r7, #4]
 800ba9e:	4798      	blx	r3
    }
    return;
 800baa0:	e035      	b.n	800bb0e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800baa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800baa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d009      	beq.n	800bac2 <HAL_UART_IRQHandler+0x5da>
 800baae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d003      	beq.n	800bac2 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f000 fe2f 	bl	800c71e <UART_EndTransmit_IT>
    return;
 800bac0:	e026      	b.n	800bb10 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800bac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bac6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d009      	beq.n	800bae2 <HAL_UART_IRQHandler+0x5fa>
 800bace:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bad2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d003      	beq.n	800bae2 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800bada:	6878      	ldr	r0, [r7, #4]
 800badc:	f000 fe5e 	bl	800c79c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bae0:	e016      	b.n	800bb10 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800bae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bae6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800baea:	2b00      	cmp	r3, #0
 800baec:	d010      	beq.n	800bb10 <HAL_UART_IRQHandler+0x628>
 800baee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	da0c      	bge.n	800bb10 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f000 fe46 	bl	800c788 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bafc:	e008      	b.n	800bb10 <HAL_UART_IRQHandler+0x628>
      return;
 800bafe:	bf00      	nop
 800bb00:	e006      	b.n	800bb10 <HAL_UART_IRQHandler+0x628>
    return;
 800bb02:	bf00      	nop
 800bb04:	e004      	b.n	800bb10 <HAL_UART_IRQHandler+0x628>
      return;
 800bb06:	bf00      	nop
 800bb08:	e002      	b.n	800bb10 <HAL_UART_IRQHandler+0x628>
      return;
 800bb0a:	bf00      	nop
 800bb0c:	e000      	b.n	800bb10 <HAL_UART_IRQHandler+0x628>
    return;
 800bb0e:	bf00      	nop
  }
}
 800bb10:	37e8      	adds	r7, #232	; 0xe8
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}
 800bb16:	bf00      	nop

0800bb18 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bb18:	b480      	push	{r7}
 800bb1a:	b083      	sub	sp, #12
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bb20:	bf00      	nop
 800bb22:	370c      	adds	r7, #12
 800bb24:	46bd      	mov	sp, r7
 800bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2a:	4770      	bx	lr

0800bb2c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b083      	sub	sp, #12
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800bb34:	bf00      	nop
 800bb36:	370c      	adds	r7, #12
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3e:	4770      	bx	lr

0800bb40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bb40:	b480      	push	{r7}
 800bb42:	b083      	sub	sp, #12
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bb48:	bf00      	nop
 800bb4a:	370c      	adds	r7, #12
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb52:	4770      	bx	lr

0800bb54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bb54:	b480      	push	{r7}
 800bb56:	b083      	sub	sp, #12
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
 800bb5c:	460b      	mov	r3, r1
 800bb5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bb60:	bf00      	nop
 800bb62:	370c      	adds	r7, #12
 800bb64:	46bd      	mov	sp, r7
 800bb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6a:	4770      	bx	lr

0800bb6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bb6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bb70:	b08c      	sub	sp, #48	; 0x30
 800bb72:	af00      	add	r7, sp, #0
 800bb74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bb76:	2300      	movs	r3, #0
 800bb78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bb7c:	697b      	ldr	r3, [r7, #20]
 800bb7e:	689a      	ldr	r2, [r3, #8]
 800bb80:	697b      	ldr	r3, [r7, #20]
 800bb82:	691b      	ldr	r3, [r3, #16]
 800bb84:	431a      	orrs	r2, r3
 800bb86:	697b      	ldr	r3, [r7, #20]
 800bb88:	695b      	ldr	r3, [r3, #20]
 800bb8a:	431a      	orrs	r2, r3
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	69db      	ldr	r3, [r3, #28]
 800bb90:	4313      	orrs	r3, r2
 800bb92:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bb94:	697b      	ldr	r3, [r7, #20]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	681a      	ldr	r2, [r3, #0]
 800bb9a:	4bab      	ldr	r3, [pc, #684]	; (800be48 <UART_SetConfig+0x2dc>)
 800bb9c:	4013      	ands	r3, r2
 800bb9e:	697a      	ldr	r2, [r7, #20]
 800bba0:	6812      	ldr	r2, [r2, #0]
 800bba2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bba4:	430b      	orrs	r3, r1
 800bba6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bba8:	697b      	ldr	r3, [r7, #20]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bbb2:	697b      	ldr	r3, [r7, #20]
 800bbb4:	68da      	ldr	r2, [r3, #12]
 800bbb6:	697b      	ldr	r3, [r7, #20]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	430a      	orrs	r2, r1
 800bbbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	699b      	ldr	r3, [r3, #24]
 800bbc2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bbc4:	697b      	ldr	r3, [r7, #20]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	4aa0      	ldr	r2, [pc, #640]	; (800be4c <UART_SetConfig+0x2e0>)
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	d004      	beq.n	800bbd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	6a1b      	ldr	r3, [r3, #32]
 800bbd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bbd4:	4313      	orrs	r3, r2
 800bbd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bbd8:	697b      	ldr	r3, [r7, #20]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	689b      	ldr	r3, [r3, #8]
 800bbde:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800bbe2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800bbe6:	697a      	ldr	r2, [r7, #20]
 800bbe8:	6812      	ldr	r2, [r2, #0]
 800bbea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bbec:	430b      	orrs	r3, r1
 800bbee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbf6:	f023 010f 	bic.w	r1, r3, #15
 800bbfa:	697b      	ldr	r3, [r7, #20]
 800bbfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	430a      	orrs	r2, r1
 800bc04:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a91      	ldr	r2, [pc, #580]	; (800be50 <UART_SetConfig+0x2e4>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d125      	bne.n	800bc5c <UART_SetConfig+0xf0>
 800bc10:	4b90      	ldr	r3, [pc, #576]	; (800be54 <UART_SetConfig+0x2e8>)
 800bc12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc16:	f003 0303 	and.w	r3, r3, #3
 800bc1a:	2b03      	cmp	r3, #3
 800bc1c:	d81a      	bhi.n	800bc54 <UART_SetConfig+0xe8>
 800bc1e:	a201      	add	r2, pc, #4	; (adr r2, 800bc24 <UART_SetConfig+0xb8>)
 800bc20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc24:	0800bc35 	.word	0x0800bc35
 800bc28:	0800bc45 	.word	0x0800bc45
 800bc2c:	0800bc3d 	.word	0x0800bc3d
 800bc30:	0800bc4d 	.word	0x0800bc4d
 800bc34:	2301      	movs	r3, #1
 800bc36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc3a:	e0d6      	b.n	800bdea <UART_SetConfig+0x27e>
 800bc3c:	2302      	movs	r3, #2
 800bc3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc42:	e0d2      	b.n	800bdea <UART_SetConfig+0x27e>
 800bc44:	2304      	movs	r3, #4
 800bc46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc4a:	e0ce      	b.n	800bdea <UART_SetConfig+0x27e>
 800bc4c:	2308      	movs	r3, #8
 800bc4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc52:	e0ca      	b.n	800bdea <UART_SetConfig+0x27e>
 800bc54:	2310      	movs	r3, #16
 800bc56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc5a:	e0c6      	b.n	800bdea <UART_SetConfig+0x27e>
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	4a7d      	ldr	r2, [pc, #500]	; (800be58 <UART_SetConfig+0x2ec>)
 800bc62:	4293      	cmp	r3, r2
 800bc64:	d138      	bne.n	800bcd8 <UART_SetConfig+0x16c>
 800bc66:	4b7b      	ldr	r3, [pc, #492]	; (800be54 <UART_SetConfig+0x2e8>)
 800bc68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc6c:	f003 030c 	and.w	r3, r3, #12
 800bc70:	2b0c      	cmp	r3, #12
 800bc72:	d82d      	bhi.n	800bcd0 <UART_SetConfig+0x164>
 800bc74:	a201      	add	r2, pc, #4	; (adr r2, 800bc7c <UART_SetConfig+0x110>)
 800bc76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc7a:	bf00      	nop
 800bc7c:	0800bcb1 	.word	0x0800bcb1
 800bc80:	0800bcd1 	.word	0x0800bcd1
 800bc84:	0800bcd1 	.word	0x0800bcd1
 800bc88:	0800bcd1 	.word	0x0800bcd1
 800bc8c:	0800bcc1 	.word	0x0800bcc1
 800bc90:	0800bcd1 	.word	0x0800bcd1
 800bc94:	0800bcd1 	.word	0x0800bcd1
 800bc98:	0800bcd1 	.word	0x0800bcd1
 800bc9c:	0800bcb9 	.word	0x0800bcb9
 800bca0:	0800bcd1 	.word	0x0800bcd1
 800bca4:	0800bcd1 	.word	0x0800bcd1
 800bca8:	0800bcd1 	.word	0x0800bcd1
 800bcac:	0800bcc9 	.word	0x0800bcc9
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcb6:	e098      	b.n	800bdea <UART_SetConfig+0x27e>
 800bcb8:	2302      	movs	r3, #2
 800bcba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcbe:	e094      	b.n	800bdea <UART_SetConfig+0x27e>
 800bcc0:	2304      	movs	r3, #4
 800bcc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcc6:	e090      	b.n	800bdea <UART_SetConfig+0x27e>
 800bcc8:	2308      	movs	r3, #8
 800bcca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcce:	e08c      	b.n	800bdea <UART_SetConfig+0x27e>
 800bcd0:	2310      	movs	r3, #16
 800bcd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcd6:	e088      	b.n	800bdea <UART_SetConfig+0x27e>
 800bcd8:	697b      	ldr	r3, [r7, #20]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	4a5f      	ldr	r2, [pc, #380]	; (800be5c <UART_SetConfig+0x2f0>)
 800bcde:	4293      	cmp	r3, r2
 800bce0:	d125      	bne.n	800bd2e <UART_SetConfig+0x1c2>
 800bce2:	4b5c      	ldr	r3, [pc, #368]	; (800be54 <UART_SetConfig+0x2e8>)
 800bce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bce8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bcec:	2b30      	cmp	r3, #48	; 0x30
 800bcee:	d016      	beq.n	800bd1e <UART_SetConfig+0x1b2>
 800bcf0:	2b30      	cmp	r3, #48	; 0x30
 800bcf2:	d818      	bhi.n	800bd26 <UART_SetConfig+0x1ba>
 800bcf4:	2b20      	cmp	r3, #32
 800bcf6:	d00a      	beq.n	800bd0e <UART_SetConfig+0x1a2>
 800bcf8:	2b20      	cmp	r3, #32
 800bcfa:	d814      	bhi.n	800bd26 <UART_SetConfig+0x1ba>
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d002      	beq.n	800bd06 <UART_SetConfig+0x19a>
 800bd00:	2b10      	cmp	r3, #16
 800bd02:	d008      	beq.n	800bd16 <UART_SetConfig+0x1aa>
 800bd04:	e00f      	b.n	800bd26 <UART_SetConfig+0x1ba>
 800bd06:	2300      	movs	r3, #0
 800bd08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd0c:	e06d      	b.n	800bdea <UART_SetConfig+0x27e>
 800bd0e:	2302      	movs	r3, #2
 800bd10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd14:	e069      	b.n	800bdea <UART_SetConfig+0x27e>
 800bd16:	2304      	movs	r3, #4
 800bd18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd1c:	e065      	b.n	800bdea <UART_SetConfig+0x27e>
 800bd1e:	2308      	movs	r3, #8
 800bd20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd24:	e061      	b.n	800bdea <UART_SetConfig+0x27e>
 800bd26:	2310      	movs	r3, #16
 800bd28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd2c:	e05d      	b.n	800bdea <UART_SetConfig+0x27e>
 800bd2e:	697b      	ldr	r3, [r7, #20]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	4a4b      	ldr	r2, [pc, #300]	; (800be60 <UART_SetConfig+0x2f4>)
 800bd34:	4293      	cmp	r3, r2
 800bd36:	d125      	bne.n	800bd84 <UART_SetConfig+0x218>
 800bd38:	4b46      	ldr	r3, [pc, #280]	; (800be54 <UART_SetConfig+0x2e8>)
 800bd3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd3e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bd42:	2bc0      	cmp	r3, #192	; 0xc0
 800bd44:	d016      	beq.n	800bd74 <UART_SetConfig+0x208>
 800bd46:	2bc0      	cmp	r3, #192	; 0xc0
 800bd48:	d818      	bhi.n	800bd7c <UART_SetConfig+0x210>
 800bd4a:	2b80      	cmp	r3, #128	; 0x80
 800bd4c:	d00a      	beq.n	800bd64 <UART_SetConfig+0x1f8>
 800bd4e:	2b80      	cmp	r3, #128	; 0x80
 800bd50:	d814      	bhi.n	800bd7c <UART_SetConfig+0x210>
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d002      	beq.n	800bd5c <UART_SetConfig+0x1f0>
 800bd56:	2b40      	cmp	r3, #64	; 0x40
 800bd58:	d008      	beq.n	800bd6c <UART_SetConfig+0x200>
 800bd5a:	e00f      	b.n	800bd7c <UART_SetConfig+0x210>
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd62:	e042      	b.n	800bdea <UART_SetConfig+0x27e>
 800bd64:	2302      	movs	r3, #2
 800bd66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd6a:	e03e      	b.n	800bdea <UART_SetConfig+0x27e>
 800bd6c:	2304      	movs	r3, #4
 800bd6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd72:	e03a      	b.n	800bdea <UART_SetConfig+0x27e>
 800bd74:	2308      	movs	r3, #8
 800bd76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd7a:	e036      	b.n	800bdea <UART_SetConfig+0x27e>
 800bd7c:	2310      	movs	r3, #16
 800bd7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd82:	e032      	b.n	800bdea <UART_SetConfig+0x27e>
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	4a30      	ldr	r2, [pc, #192]	; (800be4c <UART_SetConfig+0x2e0>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d12a      	bne.n	800bde4 <UART_SetConfig+0x278>
 800bd8e:	4b31      	ldr	r3, [pc, #196]	; (800be54 <UART_SetConfig+0x2e8>)
 800bd90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd94:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800bd98:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bd9c:	d01a      	beq.n	800bdd4 <UART_SetConfig+0x268>
 800bd9e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bda2:	d81b      	bhi.n	800bddc <UART_SetConfig+0x270>
 800bda4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bda8:	d00c      	beq.n	800bdc4 <UART_SetConfig+0x258>
 800bdaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bdae:	d815      	bhi.n	800bddc <UART_SetConfig+0x270>
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d003      	beq.n	800bdbc <UART_SetConfig+0x250>
 800bdb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bdb8:	d008      	beq.n	800bdcc <UART_SetConfig+0x260>
 800bdba:	e00f      	b.n	800bddc <UART_SetConfig+0x270>
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bdc2:	e012      	b.n	800bdea <UART_SetConfig+0x27e>
 800bdc4:	2302      	movs	r3, #2
 800bdc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bdca:	e00e      	b.n	800bdea <UART_SetConfig+0x27e>
 800bdcc:	2304      	movs	r3, #4
 800bdce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bdd2:	e00a      	b.n	800bdea <UART_SetConfig+0x27e>
 800bdd4:	2308      	movs	r3, #8
 800bdd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bdda:	e006      	b.n	800bdea <UART_SetConfig+0x27e>
 800bddc:	2310      	movs	r3, #16
 800bdde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bde2:	e002      	b.n	800bdea <UART_SetConfig+0x27e>
 800bde4:	2310      	movs	r3, #16
 800bde6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bdea:	697b      	ldr	r3, [r7, #20]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	4a17      	ldr	r2, [pc, #92]	; (800be4c <UART_SetConfig+0x2e0>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	f040 80a8 	bne.w	800bf46 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bdf6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bdfa:	2b08      	cmp	r3, #8
 800bdfc:	d834      	bhi.n	800be68 <UART_SetConfig+0x2fc>
 800bdfe:	a201      	add	r2, pc, #4	; (adr r2, 800be04 <UART_SetConfig+0x298>)
 800be00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be04:	0800be29 	.word	0x0800be29
 800be08:	0800be69 	.word	0x0800be69
 800be0c:	0800be31 	.word	0x0800be31
 800be10:	0800be69 	.word	0x0800be69
 800be14:	0800be37 	.word	0x0800be37
 800be18:	0800be69 	.word	0x0800be69
 800be1c:	0800be69 	.word	0x0800be69
 800be20:	0800be69 	.word	0x0800be69
 800be24:	0800be3f 	.word	0x0800be3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be28:	f7fc fca0 	bl	800876c <HAL_RCC_GetPCLK1Freq>
 800be2c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800be2e:	e021      	b.n	800be74 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800be30:	4b0c      	ldr	r3, [pc, #48]	; (800be64 <UART_SetConfig+0x2f8>)
 800be32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800be34:	e01e      	b.n	800be74 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800be36:	f7fc fc2d 	bl	8008694 <HAL_RCC_GetSysClockFreq>
 800be3a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800be3c:	e01a      	b.n	800be74 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800be42:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800be44:	e016      	b.n	800be74 <UART_SetConfig+0x308>
 800be46:	bf00      	nop
 800be48:	cfff69f3 	.word	0xcfff69f3
 800be4c:	40008000 	.word	0x40008000
 800be50:	40013800 	.word	0x40013800
 800be54:	40021000 	.word	0x40021000
 800be58:	40004400 	.word	0x40004400
 800be5c:	40004800 	.word	0x40004800
 800be60:	40004c00 	.word	0x40004c00
 800be64:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800be68:	2300      	movs	r3, #0
 800be6a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800be6c:	2301      	movs	r3, #1
 800be6e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800be72:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800be74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be76:	2b00      	cmp	r3, #0
 800be78:	f000 812a 	beq.w	800c0d0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800be7c:	697b      	ldr	r3, [r7, #20]
 800be7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be80:	4a9e      	ldr	r2, [pc, #632]	; (800c0fc <UART_SetConfig+0x590>)
 800be82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be86:	461a      	mov	r2, r3
 800be88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be8a:	fbb3 f3f2 	udiv	r3, r3, r2
 800be8e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800be90:	697b      	ldr	r3, [r7, #20]
 800be92:	685a      	ldr	r2, [r3, #4]
 800be94:	4613      	mov	r3, r2
 800be96:	005b      	lsls	r3, r3, #1
 800be98:	4413      	add	r3, r2
 800be9a:	69ba      	ldr	r2, [r7, #24]
 800be9c:	429a      	cmp	r2, r3
 800be9e:	d305      	bcc.n	800beac <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	685b      	ldr	r3, [r3, #4]
 800bea4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bea6:	69ba      	ldr	r2, [r7, #24]
 800bea8:	429a      	cmp	r2, r3
 800beaa:	d903      	bls.n	800beb4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800beac:	2301      	movs	r3, #1
 800beae:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800beb2:	e10d      	b.n	800c0d0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800beb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beb6:	2200      	movs	r2, #0
 800beb8:	60bb      	str	r3, [r7, #8]
 800beba:	60fa      	str	r2, [r7, #12]
 800bebc:	697b      	ldr	r3, [r7, #20]
 800bebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bec0:	4a8e      	ldr	r2, [pc, #568]	; (800c0fc <UART_SetConfig+0x590>)
 800bec2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bec6:	b29b      	uxth	r3, r3
 800bec8:	2200      	movs	r2, #0
 800beca:	603b      	str	r3, [r7, #0]
 800becc:	607a      	str	r2, [r7, #4]
 800bece:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bed2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bed6:	f7f4 f9fb 	bl	80002d0 <__aeabi_uldivmod>
 800beda:	4602      	mov	r2, r0
 800bedc:	460b      	mov	r3, r1
 800bede:	4610      	mov	r0, r2
 800bee0:	4619      	mov	r1, r3
 800bee2:	f04f 0200 	mov.w	r2, #0
 800bee6:	f04f 0300 	mov.w	r3, #0
 800beea:	020b      	lsls	r3, r1, #8
 800beec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bef0:	0202      	lsls	r2, r0, #8
 800bef2:	6979      	ldr	r1, [r7, #20]
 800bef4:	6849      	ldr	r1, [r1, #4]
 800bef6:	0849      	lsrs	r1, r1, #1
 800bef8:	2000      	movs	r0, #0
 800befa:	460c      	mov	r4, r1
 800befc:	4605      	mov	r5, r0
 800befe:	eb12 0804 	adds.w	r8, r2, r4
 800bf02:	eb43 0905 	adc.w	r9, r3, r5
 800bf06:	697b      	ldr	r3, [r7, #20]
 800bf08:	685b      	ldr	r3, [r3, #4]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	469a      	mov	sl, r3
 800bf0e:	4693      	mov	fp, r2
 800bf10:	4652      	mov	r2, sl
 800bf12:	465b      	mov	r3, fp
 800bf14:	4640      	mov	r0, r8
 800bf16:	4649      	mov	r1, r9
 800bf18:	f7f4 f9da 	bl	80002d0 <__aeabi_uldivmod>
 800bf1c:	4602      	mov	r2, r0
 800bf1e:	460b      	mov	r3, r1
 800bf20:	4613      	mov	r3, r2
 800bf22:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bf24:	6a3b      	ldr	r3, [r7, #32]
 800bf26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bf2a:	d308      	bcc.n	800bf3e <UART_SetConfig+0x3d2>
 800bf2c:	6a3b      	ldr	r3, [r7, #32]
 800bf2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bf32:	d204      	bcs.n	800bf3e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800bf34:	697b      	ldr	r3, [r7, #20]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	6a3a      	ldr	r2, [r7, #32]
 800bf3a:	60da      	str	r2, [r3, #12]
 800bf3c:	e0c8      	b.n	800c0d0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800bf3e:	2301      	movs	r3, #1
 800bf40:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800bf44:	e0c4      	b.n	800c0d0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	69db      	ldr	r3, [r3, #28]
 800bf4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bf4e:	d167      	bne.n	800c020 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800bf50:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bf54:	2b08      	cmp	r3, #8
 800bf56:	d828      	bhi.n	800bfaa <UART_SetConfig+0x43e>
 800bf58:	a201      	add	r2, pc, #4	; (adr r2, 800bf60 <UART_SetConfig+0x3f4>)
 800bf5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf5e:	bf00      	nop
 800bf60:	0800bf85 	.word	0x0800bf85
 800bf64:	0800bf8d 	.word	0x0800bf8d
 800bf68:	0800bf95 	.word	0x0800bf95
 800bf6c:	0800bfab 	.word	0x0800bfab
 800bf70:	0800bf9b 	.word	0x0800bf9b
 800bf74:	0800bfab 	.word	0x0800bfab
 800bf78:	0800bfab 	.word	0x0800bfab
 800bf7c:	0800bfab 	.word	0x0800bfab
 800bf80:	0800bfa3 	.word	0x0800bfa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf84:	f7fc fbf2 	bl	800876c <HAL_RCC_GetPCLK1Freq>
 800bf88:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bf8a:	e014      	b.n	800bfb6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bf8c:	f7fc fc04 	bl	8008798 <HAL_RCC_GetPCLK2Freq>
 800bf90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bf92:	e010      	b.n	800bfb6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bf94:	4b5a      	ldr	r3, [pc, #360]	; (800c100 <UART_SetConfig+0x594>)
 800bf96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bf98:	e00d      	b.n	800bfb6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bf9a:	f7fc fb7b 	bl	8008694 <HAL_RCC_GetSysClockFreq>
 800bf9e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bfa0:	e009      	b.n	800bfb6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bfa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bfa6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bfa8:	e005      	b.n	800bfb6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800bfaa:	2300      	movs	r3, #0
 800bfac:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800bfae:	2301      	movs	r3, #1
 800bfb0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800bfb4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bfb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	f000 8089 	beq.w	800c0d0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfc2:	4a4e      	ldr	r2, [pc, #312]	; (800c0fc <UART_SetConfig+0x590>)
 800bfc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfc8:	461a      	mov	r2, r3
 800bfca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfcc:	fbb3 f3f2 	udiv	r3, r3, r2
 800bfd0:	005a      	lsls	r2, r3, #1
 800bfd2:	697b      	ldr	r3, [r7, #20]
 800bfd4:	685b      	ldr	r3, [r3, #4]
 800bfd6:	085b      	lsrs	r3, r3, #1
 800bfd8:	441a      	add	r2, r3
 800bfda:	697b      	ldr	r3, [r7, #20]
 800bfdc:	685b      	ldr	r3, [r3, #4]
 800bfde:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfe2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bfe4:	6a3b      	ldr	r3, [r7, #32]
 800bfe6:	2b0f      	cmp	r3, #15
 800bfe8:	d916      	bls.n	800c018 <UART_SetConfig+0x4ac>
 800bfea:	6a3b      	ldr	r3, [r7, #32]
 800bfec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bff0:	d212      	bcs.n	800c018 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bff2:	6a3b      	ldr	r3, [r7, #32]
 800bff4:	b29b      	uxth	r3, r3
 800bff6:	f023 030f 	bic.w	r3, r3, #15
 800bffa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bffc:	6a3b      	ldr	r3, [r7, #32]
 800bffe:	085b      	lsrs	r3, r3, #1
 800c000:	b29b      	uxth	r3, r3
 800c002:	f003 0307 	and.w	r3, r3, #7
 800c006:	b29a      	uxth	r2, r3
 800c008:	8bfb      	ldrh	r3, [r7, #30]
 800c00a:	4313      	orrs	r3, r2
 800c00c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c00e:	697b      	ldr	r3, [r7, #20]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	8bfa      	ldrh	r2, [r7, #30]
 800c014:	60da      	str	r2, [r3, #12]
 800c016:	e05b      	b.n	800c0d0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c018:	2301      	movs	r3, #1
 800c01a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c01e:	e057      	b.n	800c0d0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c020:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c024:	2b08      	cmp	r3, #8
 800c026:	d828      	bhi.n	800c07a <UART_SetConfig+0x50e>
 800c028:	a201      	add	r2, pc, #4	; (adr r2, 800c030 <UART_SetConfig+0x4c4>)
 800c02a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c02e:	bf00      	nop
 800c030:	0800c055 	.word	0x0800c055
 800c034:	0800c05d 	.word	0x0800c05d
 800c038:	0800c065 	.word	0x0800c065
 800c03c:	0800c07b 	.word	0x0800c07b
 800c040:	0800c06b 	.word	0x0800c06b
 800c044:	0800c07b 	.word	0x0800c07b
 800c048:	0800c07b 	.word	0x0800c07b
 800c04c:	0800c07b 	.word	0x0800c07b
 800c050:	0800c073 	.word	0x0800c073
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c054:	f7fc fb8a 	bl	800876c <HAL_RCC_GetPCLK1Freq>
 800c058:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c05a:	e014      	b.n	800c086 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c05c:	f7fc fb9c 	bl	8008798 <HAL_RCC_GetPCLK2Freq>
 800c060:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c062:	e010      	b.n	800c086 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c064:	4b26      	ldr	r3, [pc, #152]	; (800c100 <UART_SetConfig+0x594>)
 800c066:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c068:	e00d      	b.n	800c086 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c06a:	f7fc fb13 	bl	8008694 <HAL_RCC_GetSysClockFreq>
 800c06e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c070:	e009      	b.n	800c086 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c072:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c076:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c078:	e005      	b.n	800c086 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800c07a:	2300      	movs	r3, #0
 800c07c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c07e:	2301      	movs	r3, #1
 800c080:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c084:	bf00      	nop
    }

    if (pclk != 0U)
 800c086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d021      	beq.n	800c0d0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c090:	4a1a      	ldr	r2, [pc, #104]	; (800c0fc <UART_SetConfig+0x590>)
 800c092:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c096:	461a      	mov	r2, r3
 800c098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c09a:	fbb3 f2f2 	udiv	r2, r3, r2
 800c09e:	697b      	ldr	r3, [r7, #20]
 800c0a0:	685b      	ldr	r3, [r3, #4]
 800c0a2:	085b      	lsrs	r3, r3, #1
 800c0a4:	441a      	add	r2, r3
 800c0a6:	697b      	ldr	r3, [r7, #20]
 800c0a8:	685b      	ldr	r3, [r3, #4]
 800c0aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c0b0:	6a3b      	ldr	r3, [r7, #32]
 800c0b2:	2b0f      	cmp	r3, #15
 800c0b4:	d909      	bls.n	800c0ca <UART_SetConfig+0x55e>
 800c0b6:	6a3b      	ldr	r3, [r7, #32]
 800c0b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0bc:	d205      	bcs.n	800c0ca <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c0be:	6a3b      	ldr	r3, [r7, #32]
 800c0c0:	b29a      	uxth	r2, r3
 800c0c2:	697b      	ldr	r3, [r7, #20]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	60da      	str	r2, [r3, #12]
 800c0c8:	e002      	b.n	800c0d0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c0d0:	697b      	ldr	r3, [r7, #20]
 800c0d2:	2201      	movs	r2, #1
 800c0d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c0d8:	697b      	ldr	r3, [r7, #20]
 800c0da:	2201      	movs	r2, #1
 800c0dc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c0e0:	697b      	ldr	r3, [r7, #20]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c0e6:	697b      	ldr	r3, [r7, #20]
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c0ec:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3730      	adds	r7, #48	; 0x30
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c0fa:	bf00      	nop
 800c0fc:	0800d3a8 	.word	0x0800d3a8
 800c100:	00f42400 	.word	0x00f42400

0800c104 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c104:	b480      	push	{r7}
 800c106:	b083      	sub	sp, #12
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c110:	f003 0301 	and.w	r3, r3, #1
 800c114:	2b00      	cmp	r3, #0
 800c116:	d00a      	beq.n	800c12e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	430a      	orrs	r2, r1
 800c12c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c132:	f003 0302 	and.w	r3, r3, #2
 800c136:	2b00      	cmp	r3, #0
 800c138:	d00a      	beq.n	800c150 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	685b      	ldr	r3, [r3, #4]
 800c140:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	430a      	orrs	r2, r1
 800c14e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c154:	f003 0304 	and.w	r3, r3, #4
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d00a      	beq.n	800c172 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	685b      	ldr	r3, [r3, #4]
 800c162:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	430a      	orrs	r2, r1
 800c170:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c176:	f003 0308 	and.w	r3, r3, #8
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d00a      	beq.n	800c194 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	685b      	ldr	r3, [r3, #4]
 800c184:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	430a      	orrs	r2, r1
 800c192:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c198:	f003 0310 	and.w	r3, r3, #16
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d00a      	beq.n	800c1b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	689b      	ldr	r3, [r3, #8]
 800c1a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	430a      	orrs	r2, r1
 800c1b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1ba:	f003 0320 	and.w	r3, r3, #32
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d00a      	beq.n	800c1d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	689b      	ldr	r3, [r3, #8]
 800c1c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	430a      	orrs	r2, r1
 800c1d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d01a      	beq.n	800c21a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	685b      	ldr	r3, [r3, #4]
 800c1ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	430a      	orrs	r2, r1
 800c1f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c202:	d10a      	bne.n	800c21a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	685b      	ldr	r3, [r3, #4]
 800c20a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	430a      	orrs	r2, r1
 800c218:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c21e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c222:	2b00      	cmp	r3, #0
 800c224:	d00a      	beq.n	800c23c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	430a      	orrs	r2, r1
 800c23a:	605a      	str	r2, [r3, #4]
  }
}
 800c23c:	bf00      	nop
 800c23e:	370c      	adds	r7, #12
 800c240:	46bd      	mov	sp, r7
 800c242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c246:	4770      	bx	lr

0800c248 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b086      	sub	sp, #24
 800c24c:	af02      	add	r7, sp, #8
 800c24e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2200      	movs	r2, #0
 800c254:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c258:	f7f7 fd7a 	bl	8003d50 <HAL_GetTick>
 800c25c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f003 0308 	and.w	r3, r3, #8
 800c268:	2b08      	cmp	r3, #8
 800c26a:	d10e      	bne.n	800c28a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c26c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c270:	9300      	str	r3, [sp, #0]
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	2200      	movs	r2, #0
 800c276:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f000 f82f 	bl	800c2de <UART_WaitOnFlagUntilTimeout>
 800c280:	4603      	mov	r3, r0
 800c282:	2b00      	cmp	r3, #0
 800c284:	d001      	beq.n	800c28a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c286:	2303      	movs	r3, #3
 800c288:	e025      	b.n	800c2d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f003 0304 	and.w	r3, r3, #4
 800c294:	2b04      	cmp	r3, #4
 800c296:	d10e      	bne.n	800c2b6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c298:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c29c:	9300      	str	r3, [sp, #0]
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f000 f819 	bl	800c2de <UART_WaitOnFlagUntilTimeout>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d001      	beq.n	800c2b6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c2b2:	2303      	movs	r3, #3
 800c2b4:	e00f      	b.n	800c2d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2220      	movs	r2, #32
 800c2ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	2220      	movs	r2, #32
 800c2c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c2d4:	2300      	movs	r3, #0
}
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	3710      	adds	r7, #16
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	bd80      	pop	{r7, pc}

0800c2de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c2de:	b580      	push	{r7, lr}
 800c2e0:	b09c      	sub	sp, #112	; 0x70
 800c2e2:	af00      	add	r7, sp, #0
 800c2e4:	60f8      	str	r0, [r7, #12]
 800c2e6:	60b9      	str	r1, [r7, #8]
 800c2e8:	603b      	str	r3, [r7, #0]
 800c2ea:	4613      	mov	r3, r2
 800c2ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c2ee:	e0a9      	b.n	800c444 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c2f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2f6:	f000 80a5 	beq.w	800c444 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c2fa:	f7f7 fd29 	bl	8003d50 <HAL_GetTick>
 800c2fe:	4602      	mov	r2, r0
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	1ad3      	subs	r3, r2, r3
 800c304:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c306:	429a      	cmp	r2, r3
 800c308:	d302      	bcc.n	800c310 <UART_WaitOnFlagUntilTimeout+0x32>
 800c30a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d140      	bne.n	800c392 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c318:	e853 3f00 	ldrex	r3, [r3]
 800c31c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c31e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c320:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c324:	667b      	str	r3, [r7, #100]	; 0x64
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	461a      	mov	r2, r3
 800c32c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c32e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c330:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c332:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c334:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c336:	e841 2300 	strex	r3, r2, [r1]
 800c33a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c33c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d1e6      	bne.n	800c310 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	3308      	adds	r3, #8
 800c348:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c34a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c34c:	e853 3f00 	ldrex	r3, [r3]
 800c350:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c354:	f023 0301 	bic.w	r3, r3, #1
 800c358:	663b      	str	r3, [r7, #96]	; 0x60
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	3308      	adds	r3, #8
 800c360:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c362:	64ba      	str	r2, [r7, #72]	; 0x48
 800c364:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c366:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c368:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c36a:	e841 2300 	strex	r3, r2, [r1]
 800c36e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c372:	2b00      	cmp	r3, #0
 800c374:	d1e5      	bne.n	800c342 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	2220      	movs	r2, #32
 800c37a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	2220      	movs	r2, #32
 800c382:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	2200      	movs	r2, #0
 800c38a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800c38e:	2303      	movs	r3, #3
 800c390:	e069      	b.n	800c466 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	f003 0304 	and.w	r3, r3, #4
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d051      	beq.n	800c444 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	69db      	ldr	r3, [r3, #28]
 800c3a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c3aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c3ae:	d149      	bne.n	800c444 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c3b8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c2:	e853 3f00 	ldrex	r3, [r3]
 800c3c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c3c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3ca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c3ce:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	461a      	mov	r2, r3
 800c3d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c3d8:	637b      	str	r3, [r7, #52]	; 0x34
 800c3da:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c3de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c3e0:	e841 2300 	strex	r3, r2, [r1]
 800c3e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c3e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d1e6      	bne.n	800c3ba <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	3308      	adds	r3, #8
 800c3f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3f4:	697b      	ldr	r3, [r7, #20]
 800c3f6:	e853 3f00 	ldrex	r3, [r3]
 800c3fa:	613b      	str	r3, [r7, #16]
   return(result);
 800c3fc:	693b      	ldr	r3, [r7, #16]
 800c3fe:	f023 0301 	bic.w	r3, r3, #1
 800c402:	66bb      	str	r3, [r7, #104]	; 0x68
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	3308      	adds	r3, #8
 800c40a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c40c:	623a      	str	r2, [r7, #32]
 800c40e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c410:	69f9      	ldr	r1, [r7, #28]
 800c412:	6a3a      	ldr	r2, [r7, #32]
 800c414:	e841 2300 	strex	r3, r2, [r1]
 800c418:	61bb      	str	r3, [r7, #24]
   return(result);
 800c41a:	69bb      	ldr	r3, [r7, #24]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d1e5      	bne.n	800c3ec <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	2220      	movs	r2, #32
 800c424:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	2220      	movs	r2, #32
 800c42c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	2220      	movs	r2, #32
 800c434:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	2200      	movs	r2, #0
 800c43c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800c440:	2303      	movs	r3, #3
 800c442:	e010      	b.n	800c466 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	69da      	ldr	r2, [r3, #28]
 800c44a:	68bb      	ldr	r3, [r7, #8]
 800c44c:	4013      	ands	r3, r2
 800c44e:	68ba      	ldr	r2, [r7, #8]
 800c450:	429a      	cmp	r2, r3
 800c452:	bf0c      	ite	eq
 800c454:	2301      	moveq	r3, #1
 800c456:	2300      	movne	r3, #0
 800c458:	b2db      	uxtb	r3, r3
 800c45a:	461a      	mov	r2, r3
 800c45c:	79fb      	ldrb	r3, [r7, #7]
 800c45e:	429a      	cmp	r2, r3
 800c460:	f43f af46 	beq.w	800c2f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c464:	2300      	movs	r3, #0
}
 800c466:	4618      	mov	r0, r3
 800c468:	3770      	adds	r7, #112	; 0x70
 800c46a:	46bd      	mov	sp, r7
 800c46c:	bd80      	pop	{r7, pc}

0800c46e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c46e:	b480      	push	{r7}
 800c470:	b08f      	sub	sp, #60	; 0x3c
 800c472:	af00      	add	r7, sp, #0
 800c474:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c47c:	6a3b      	ldr	r3, [r7, #32]
 800c47e:	e853 3f00 	ldrex	r3, [r3]
 800c482:	61fb      	str	r3, [r7, #28]
   return(result);
 800c484:	69fb      	ldr	r3, [r7, #28]
 800c486:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c48a:	637b      	str	r3, [r7, #52]	; 0x34
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	461a      	mov	r2, r3
 800c492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c494:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c496:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c498:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c49a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c49c:	e841 2300 	strex	r3, r2, [r1]
 800c4a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c4a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d1e6      	bne.n	800c476 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	3308      	adds	r3, #8
 800c4ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	e853 3f00 	ldrex	r3, [r3]
 800c4b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800c4be:	633b      	str	r3, [r7, #48]	; 0x30
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	3308      	adds	r3, #8
 800c4c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c4c8:	61ba      	str	r2, [r7, #24]
 800c4ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4cc:	6979      	ldr	r1, [r7, #20]
 800c4ce:	69ba      	ldr	r2, [r7, #24]
 800c4d0:	e841 2300 	strex	r3, r2, [r1]
 800c4d4:	613b      	str	r3, [r7, #16]
   return(result);
 800c4d6:	693b      	ldr	r3, [r7, #16]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d1e5      	bne.n	800c4a8 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2220      	movs	r2, #32
 800c4e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800c4e4:	bf00      	nop
 800c4e6:	373c      	adds	r7, #60	; 0x3c
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	4770      	bx	lr

0800c4f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b095      	sub	sp, #84	; 0x54
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c500:	e853 3f00 	ldrex	r3, [r3]
 800c504:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c508:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c50c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	461a      	mov	r2, r3
 800c514:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c516:	643b      	str	r3, [r7, #64]	; 0x40
 800c518:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c51a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c51c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c51e:	e841 2300 	strex	r3, r2, [r1]
 800c522:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c526:	2b00      	cmp	r3, #0
 800c528:	d1e6      	bne.n	800c4f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	3308      	adds	r3, #8
 800c530:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c532:	6a3b      	ldr	r3, [r7, #32]
 800c534:	e853 3f00 	ldrex	r3, [r3]
 800c538:	61fb      	str	r3, [r7, #28]
   return(result);
 800c53a:	69fb      	ldr	r3, [r7, #28]
 800c53c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c540:	f023 0301 	bic.w	r3, r3, #1
 800c544:	64bb      	str	r3, [r7, #72]	; 0x48
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	3308      	adds	r3, #8
 800c54c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c54e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c550:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c552:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c554:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c556:	e841 2300 	strex	r3, r2, [r1]
 800c55a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d1e3      	bne.n	800c52a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c566:	2b01      	cmp	r3, #1
 800c568:	d118      	bne.n	800c59c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	e853 3f00 	ldrex	r3, [r3]
 800c576:	60bb      	str	r3, [r7, #8]
   return(result);
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	f023 0310 	bic.w	r3, r3, #16
 800c57e:	647b      	str	r3, [r7, #68]	; 0x44
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	461a      	mov	r2, r3
 800c586:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c588:	61bb      	str	r3, [r7, #24]
 800c58a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c58c:	6979      	ldr	r1, [r7, #20]
 800c58e:	69ba      	ldr	r2, [r7, #24]
 800c590:	e841 2300 	strex	r3, r2, [r1]
 800c594:	613b      	str	r3, [r7, #16]
   return(result);
 800c596:	693b      	ldr	r3, [r7, #16]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d1e6      	bne.n	800c56a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2220      	movs	r2, #32
 800c5a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	671a      	str	r2, [r3, #112]	; 0x70
}
 800c5b0:	bf00      	nop
 800c5b2:	3754      	adds	r7, #84	; 0x54
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ba:	4770      	bx	lr

0800c5bc <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b090      	sub	sp, #64	; 0x40
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5c8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	f003 0320 	and.w	r3, r3, #32
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d137      	bne.n	800c648 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800c5d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c5da:	2200      	movs	r2, #0
 800c5dc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c5e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	3308      	adds	r3, #8
 800c5e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5ea:	e853 3f00 	ldrex	r3, [r3]
 800c5ee:	623b      	str	r3, [r7, #32]
   return(result);
 800c5f0:	6a3b      	ldr	r3, [r7, #32]
 800c5f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c5f6:	63bb      	str	r3, [r7, #56]	; 0x38
 800c5f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	3308      	adds	r3, #8
 800c5fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c600:	633a      	str	r2, [r7, #48]	; 0x30
 800c602:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c604:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c606:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c608:	e841 2300 	strex	r3, r2, [r1]
 800c60c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c60e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c610:	2b00      	cmp	r3, #0
 800c612:	d1e5      	bne.n	800c5e0 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c614:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c61a:	693b      	ldr	r3, [r7, #16]
 800c61c:	e853 3f00 	ldrex	r3, [r3]
 800c620:	60fb      	str	r3, [r7, #12]
   return(result);
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c628:	637b      	str	r3, [r7, #52]	; 0x34
 800c62a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	461a      	mov	r2, r3
 800c630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c632:	61fb      	str	r3, [r7, #28]
 800c634:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c636:	69b9      	ldr	r1, [r7, #24]
 800c638:	69fa      	ldr	r2, [r7, #28]
 800c63a:	e841 2300 	strex	r3, r2, [r1]
 800c63e:	617b      	str	r3, [r7, #20]
   return(result);
 800c640:	697b      	ldr	r3, [r7, #20]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d1e6      	bne.n	800c614 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c646:	e002      	b.n	800c64e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800c648:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800c64a:	f7ff fa65 	bl	800bb18 <HAL_UART_TxCpltCallback>
}
 800c64e:	bf00      	nop
 800c650:	3740      	adds	r7, #64	; 0x40
 800c652:	46bd      	mov	sp, r7
 800c654:	bd80      	pop	{r7, pc}

0800c656 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c656:	b580      	push	{r7, lr}
 800c658:	b084      	sub	sp, #16
 800c65a:	af00      	add	r7, sp, #0
 800c65c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c662:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c664:	68f8      	ldr	r0, [r7, #12]
 800c666:	f7ff fa61 	bl	800bb2c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c66a:	bf00      	nop
 800c66c:	3710      	adds	r7, #16
 800c66e:	46bd      	mov	sp, r7
 800c670:	bd80      	pop	{r7, pc}

0800c672 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c672:	b580      	push	{r7, lr}
 800c674:	b086      	sub	sp, #24
 800c676:	af00      	add	r7, sp, #0
 800c678:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c67e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c686:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c688:	697b      	ldr	r3, [r7, #20]
 800c68a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c68e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c690:	697b      	ldr	r3, [r7, #20]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	689b      	ldr	r3, [r3, #8]
 800c696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c69a:	2b80      	cmp	r3, #128	; 0x80
 800c69c:	d109      	bne.n	800c6b2 <UART_DMAError+0x40>
 800c69e:	693b      	ldr	r3, [r7, #16]
 800c6a0:	2b21      	cmp	r3, #33	; 0x21
 800c6a2:	d106      	bne.n	800c6b2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c6a4:	697b      	ldr	r3, [r7, #20]
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800c6ac:	6978      	ldr	r0, [r7, #20]
 800c6ae:	f7ff fede 	bl	800c46e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c6b2:	697b      	ldr	r3, [r7, #20]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	689b      	ldr	r3, [r3, #8]
 800c6b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6bc:	2b40      	cmp	r3, #64	; 0x40
 800c6be:	d109      	bne.n	800c6d4 <UART_DMAError+0x62>
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	2b22      	cmp	r3, #34	; 0x22
 800c6c4:	d106      	bne.n	800c6d4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c6c6:	697b      	ldr	r3, [r7, #20]
 800c6c8:	2200      	movs	r2, #0
 800c6ca:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800c6ce:	6978      	ldr	r0, [r7, #20]
 800c6d0:	f7ff ff0e 	bl	800c4f0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c6d4:	697b      	ldr	r3, [r7, #20]
 800c6d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c6da:	f043 0210 	orr.w	r2, r3, #16
 800c6de:	697b      	ldr	r3, [r7, #20]
 800c6e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c6e4:	6978      	ldr	r0, [r7, #20]
 800c6e6:	f7ff fa2b 	bl	800bb40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c6ea:	bf00      	nop
 800c6ec:	3718      	adds	r7, #24
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}

0800c6f2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c6f2:	b580      	push	{r7, lr}
 800c6f4:	b084      	sub	sp, #16
 800c6f6:	af00      	add	r7, sp, #0
 800c6f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	2200      	movs	r2, #0
 800c704:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	2200      	movs	r2, #0
 800c70c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c710:	68f8      	ldr	r0, [r7, #12]
 800c712:	f7ff fa15 	bl	800bb40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c716:	bf00      	nop
 800c718:	3710      	adds	r7, #16
 800c71a:	46bd      	mov	sp, r7
 800c71c:	bd80      	pop	{r7, pc}

0800c71e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c71e:	b580      	push	{r7, lr}
 800c720:	b088      	sub	sp, #32
 800c722:	af00      	add	r7, sp, #0
 800c724:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	e853 3f00 	ldrex	r3, [r3]
 800c732:	60bb      	str	r3, [r7, #8]
   return(result);
 800c734:	68bb      	ldr	r3, [r7, #8]
 800c736:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c73a:	61fb      	str	r3, [r7, #28]
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	461a      	mov	r2, r3
 800c742:	69fb      	ldr	r3, [r7, #28]
 800c744:	61bb      	str	r3, [r7, #24]
 800c746:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c748:	6979      	ldr	r1, [r7, #20]
 800c74a:	69ba      	ldr	r2, [r7, #24]
 800c74c:	e841 2300 	strex	r3, r2, [r1]
 800c750:	613b      	str	r3, [r7, #16]
   return(result);
 800c752:	693b      	ldr	r3, [r7, #16]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d1e6      	bne.n	800c726 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2220      	movs	r2, #32
 800c75c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	2200      	movs	r2, #0
 800c764:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	f7ff f9d6 	bl	800bb18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c76c:	bf00      	nop
 800c76e:	3720      	adds	r7, #32
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c774:	b480      	push	{r7}
 800c776:	b083      	sub	sp, #12
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c77c:	bf00      	nop
 800c77e:	370c      	adds	r7, #12
 800c780:	46bd      	mov	sp, r7
 800c782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c786:	4770      	bx	lr

0800c788 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c788:	b480      	push	{r7}
 800c78a:	b083      	sub	sp, #12
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c790:	bf00      	nop
 800c792:	370c      	adds	r7, #12
 800c794:	46bd      	mov	sp, r7
 800c796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79a:	4770      	bx	lr

0800c79c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b083      	sub	sp, #12
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c7a4:	bf00      	nop
 800c7a6:	370c      	adds	r7, #12
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ae:	4770      	bx	lr

0800c7b0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c7b0:	b480      	push	{r7}
 800c7b2:	b085      	sub	sp, #20
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c7be:	2b01      	cmp	r3, #1
 800c7c0:	d101      	bne.n	800c7c6 <HAL_UARTEx_DisableFifoMode+0x16>
 800c7c2:	2302      	movs	r3, #2
 800c7c4:	e027      	b.n	800c816 <HAL_UARTEx_DisableFifoMode+0x66>
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	2201      	movs	r2, #1
 800c7ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	2224      	movs	r2, #36	; 0x24
 800c7d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	681a      	ldr	r2, [r3, #0]
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	f022 0201 	bic.w	r2, r2, #1
 800c7ec:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c7f4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	68fa      	ldr	r2, [r7, #12]
 800c802:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2220      	movs	r2, #32
 800c808:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2200      	movs	r2, #0
 800c810:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c814:	2300      	movs	r3, #0
}
 800c816:	4618      	mov	r0, r3
 800c818:	3714      	adds	r7, #20
 800c81a:	46bd      	mov	sp, r7
 800c81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c820:	4770      	bx	lr

0800c822 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c822:	b580      	push	{r7, lr}
 800c824:	b084      	sub	sp, #16
 800c826:	af00      	add	r7, sp, #0
 800c828:	6078      	str	r0, [r7, #4]
 800c82a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c832:	2b01      	cmp	r3, #1
 800c834:	d101      	bne.n	800c83a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c836:	2302      	movs	r3, #2
 800c838:	e02d      	b.n	800c896 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2201      	movs	r2, #1
 800c83e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	2224      	movs	r2, #36	; 0x24
 800c846:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	681a      	ldr	r2, [r3, #0]
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	f022 0201 	bic.w	r2, r2, #1
 800c860:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	689b      	ldr	r3, [r3, #8]
 800c868:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	683a      	ldr	r2, [r7, #0]
 800c872:	430a      	orrs	r2, r1
 800c874:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c876:	6878      	ldr	r0, [r7, #4]
 800c878:	f000 f850 	bl	800c91c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	68fa      	ldr	r2, [r7, #12]
 800c882:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2220      	movs	r2, #32
 800c888:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2200      	movs	r2, #0
 800c890:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c894:	2300      	movs	r3, #0
}
 800c896:	4618      	mov	r0, r3
 800c898:	3710      	adds	r7, #16
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bd80      	pop	{r7, pc}

0800c89e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c89e:	b580      	push	{r7, lr}
 800c8a0:	b084      	sub	sp, #16
 800c8a2:	af00      	add	r7, sp, #0
 800c8a4:	6078      	str	r0, [r7, #4]
 800c8a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c8ae:	2b01      	cmp	r3, #1
 800c8b0:	d101      	bne.n	800c8b6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c8b2:	2302      	movs	r3, #2
 800c8b4:	e02d      	b.n	800c912 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	2201      	movs	r2, #1
 800c8ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	2224      	movs	r2, #36	; 0x24
 800c8c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	681a      	ldr	r2, [r3, #0]
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	f022 0201 	bic.w	r2, r2, #1
 800c8dc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	689b      	ldr	r3, [r3, #8]
 800c8e4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	683a      	ldr	r2, [r7, #0]
 800c8ee:	430a      	orrs	r2, r1
 800c8f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c8f2:	6878      	ldr	r0, [r7, #4]
 800c8f4:	f000 f812 	bl	800c91c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	68fa      	ldr	r2, [r7, #12]
 800c8fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2220      	movs	r2, #32
 800c904:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2200      	movs	r2, #0
 800c90c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c910:	2300      	movs	r3, #0
}
 800c912:	4618      	mov	r0, r3
 800c914:	3710      	adds	r7, #16
 800c916:	46bd      	mov	sp, r7
 800c918:	bd80      	pop	{r7, pc}
	...

0800c91c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c91c:	b480      	push	{r7}
 800c91e:	b085      	sub	sp, #20
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d108      	bne.n	800c93e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2201      	movs	r2, #1
 800c930:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	2201      	movs	r2, #1
 800c938:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c93c:	e031      	b.n	800c9a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c93e:	2308      	movs	r3, #8
 800c940:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c942:	2308      	movs	r3, #8
 800c944:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	689b      	ldr	r3, [r3, #8]
 800c94c:	0e5b      	lsrs	r3, r3, #25
 800c94e:	b2db      	uxtb	r3, r3
 800c950:	f003 0307 	and.w	r3, r3, #7
 800c954:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	689b      	ldr	r3, [r3, #8]
 800c95c:	0f5b      	lsrs	r3, r3, #29
 800c95e:	b2db      	uxtb	r3, r3
 800c960:	f003 0307 	and.w	r3, r3, #7
 800c964:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c966:	7bbb      	ldrb	r3, [r7, #14]
 800c968:	7b3a      	ldrb	r2, [r7, #12]
 800c96a:	4911      	ldr	r1, [pc, #68]	; (800c9b0 <UARTEx_SetNbDataToProcess+0x94>)
 800c96c:	5c8a      	ldrb	r2, [r1, r2]
 800c96e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c972:	7b3a      	ldrb	r2, [r7, #12]
 800c974:	490f      	ldr	r1, [pc, #60]	; (800c9b4 <UARTEx_SetNbDataToProcess+0x98>)
 800c976:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c978:	fb93 f3f2 	sdiv	r3, r3, r2
 800c97c:	b29a      	uxth	r2, r3
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c984:	7bfb      	ldrb	r3, [r7, #15]
 800c986:	7b7a      	ldrb	r2, [r7, #13]
 800c988:	4909      	ldr	r1, [pc, #36]	; (800c9b0 <UARTEx_SetNbDataToProcess+0x94>)
 800c98a:	5c8a      	ldrb	r2, [r1, r2]
 800c98c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c990:	7b7a      	ldrb	r2, [r7, #13]
 800c992:	4908      	ldr	r1, [pc, #32]	; (800c9b4 <UARTEx_SetNbDataToProcess+0x98>)
 800c994:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c996:	fb93 f3f2 	sdiv	r3, r3, r2
 800c99a:	b29a      	uxth	r2, r3
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c9a2:	bf00      	nop
 800c9a4:	3714      	adds	r7, #20
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ac:	4770      	bx	lr
 800c9ae:	bf00      	nop
 800c9b0:	0800d3c0 	.word	0x0800d3c0
 800c9b4:	0800d3c8 	.word	0x0800d3c8

0800c9b8 <_vsniprintf_r>:
 800c9b8:	b530      	push	{r4, r5, lr}
 800c9ba:	4614      	mov	r4, r2
 800c9bc:	2c00      	cmp	r4, #0
 800c9be:	b09b      	sub	sp, #108	; 0x6c
 800c9c0:	4605      	mov	r5, r0
 800c9c2:	461a      	mov	r2, r3
 800c9c4:	da05      	bge.n	800c9d2 <_vsniprintf_r+0x1a>
 800c9c6:	238b      	movs	r3, #139	; 0x8b
 800c9c8:	6003      	str	r3, [r0, #0]
 800c9ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c9ce:	b01b      	add	sp, #108	; 0x6c
 800c9d0:	bd30      	pop	{r4, r5, pc}
 800c9d2:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c9d6:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c9da:	bf14      	ite	ne
 800c9dc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c9e0:	4623      	moveq	r3, r4
 800c9e2:	9302      	str	r3, [sp, #8]
 800c9e4:	9305      	str	r3, [sp, #20]
 800c9e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c9ea:	9100      	str	r1, [sp, #0]
 800c9ec:	9104      	str	r1, [sp, #16]
 800c9ee:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c9f2:	4669      	mov	r1, sp
 800c9f4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c9f6:	f000 f9ad 	bl	800cd54 <_svfiprintf_r>
 800c9fa:	1c43      	adds	r3, r0, #1
 800c9fc:	bfbc      	itt	lt
 800c9fe:	238b      	movlt	r3, #139	; 0x8b
 800ca00:	602b      	strlt	r3, [r5, #0]
 800ca02:	2c00      	cmp	r4, #0
 800ca04:	d0e3      	beq.n	800c9ce <_vsniprintf_r+0x16>
 800ca06:	9b00      	ldr	r3, [sp, #0]
 800ca08:	2200      	movs	r2, #0
 800ca0a:	701a      	strb	r2, [r3, #0]
 800ca0c:	e7df      	b.n	800c9ce <_vsniprintf_r+0x16>
	...

0800ca10 <vsniprintf>:
 800ca10:	b507      	push	{r0, r1, r2, lr}
 800ca12:	9300      	str	r3, [sp, #0]
 800ca14:	4613      	mov	r3, r2
 800ca16:	460a      	mov	r2, r1
 800ca18:	4601      	mov	r1, r0
 800ca1a:	4803      	ldr	r0, [pc, #12]	; (800ca28 <vsniprintf+0x18>)
 800ca1c:	6800      	ldr	r0, [r0, #0]
 800ca1e:	f7ff ffcb 	bl	800c9b8 <_vsniprintf_r>
 800ca22:	b003      	add	sp, #12
 800ca24:	f85d fb04 	ldr.w	pc, [sp], #4
 800ca28:	20000148 	.word	0x20000148

0800ca2c <memset>:
 800ca2c:	4402      	add	r2, r0
 800ca2e:	4603      	mov	r3, r0
 800ca30:	4293      	cmp	r3, r2
 800ca32:	d100      	bne.n	800ca36 <memset+0xa>
 800ca34:	4770      	bx	lr
 800ca36:	f803 1b01 	strb.w	r1, [r3], #1
 800ca3a:	e7f9      	b.n	800ca30 <memset+0x4>

0800ca3c <__errno>:
 800ca3c:	4b01      	ldr	r3, [pc, #4]	; (800ca44 <__errno+0x8>)
 800ca3e:	6818      	ldr	r0, [r3, #0]
 800ca40:	4770      	bx	lr
 800ca42:	bf00      	nop
 800ca44:	20000148 	.word	0x20000148

0800ca48 <__libc_init_array>:
 800ca48:	b570      	push	{r4, r5, r6, lr}
 800ca4a:	4d0d      	ldr	r5, [pc, #52]	; (800ca80 <__libc_init_array+0x38>)
 800ca4c:	4c0d      	ldr	r4, [pc, #52]	; (800ca84 <__libc_init_array+0x3c>)
 800ca4e:	1b64      	subs	r4, r4, r5
 800ca50:	10a4      	asrs	r4, r4, #2
 800ca52:	2600      	movs	r6, #0
 800ca54:	42a6      	cmp	r6, r4
 800ca56:	d109      	bne.n	800ca6c <__libc_init_array+0x24>
 800ca58:	4d0b      	ldr	r5, [pc, #44]	; (800ca88 <__libc_init_array+0x40>)
 800ca5a:	4c0c      	ldr	r4, [pc, #48]	; (800ca8c <__libc_init_array+0x44>)
 800ca5c:	f000 fc6a 	bl	800d334 <_init>
 800ca60:	1b64      	subs	r4, r4, r5
 800ca62:	10a4      	asrs	r4, r4, #2
 800ca64:	2600      	movs	r6, #0
 800ca66:	42a6      	cmp	r6, r4
 800ca68:	d105      	bne.n	800ca76 <__libc_init_array+0x2e>
 800ca6a:	bd70      	pop	{r4, r5, r6, pc}
 800ca6c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca70:	4798      	blx	r3
 800ca72:	3601      	adds	r6, #1
 800ca74:	e7ee      	b.n	800ca54 <__libc_init_array+0xc>
 800ca76:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca7a:	4798      	blx	r3
 800ca7c:	3601      	adds	r6, #1
 800ca7e:	e7f2      	b.n	800ca66 <__libc_init_array+0x1e>
 800ca80:	0800d40c 	.word	0x0800d40c
 800ca84:	0800d40c 	.word	0x0800d40c
 800ca88:	0800d40c 	.word	0x0800d40c
 800ca8c:	0800d410 	.word	0x0800d410

0800ca90 <__retarget_lock_acquire_recursive>:
 800ca90:	4770      	bx	lr

0800ca92 <__retarget_lock_release_recursive>:
 800ca92:	4770      	bx	lr

0800ca94 <memcpy>:
 800ca94:	440a      	add	r2, r1
 800ca96:	4291      	cmp	r1, r2
 800ca98:	f100 33ff 	add.w	r3, r0, #4294967295
 800ca9c:	d100      	bne.n	800caa0 <memcpy+0xc>
 800ca9e:	4770      	bx	lr
 800caa0:	b510      	push	{r4, lr}
 800caa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800caa6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800caaa:	4291      	cmp	r1, r2
 800caac:	d1f9      	bne.n	800caa2 <memcpy+0xe>
 800caae:	bd10      	pop	{r4, pc}

0800cab0 <_free_r>:
 800cab0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cab2:	2900      	cmp	r1, #0
 800cab4:	d044      	beq.n	800cb40 <_free_r+0x90>
 800cab6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800caba:	9001      	str	r0, [sp, #4]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	f1a1 0404 	sub.w	r4, r1, #4
 800cac2:	bfb8      	it	lt
 800cac4:	18e4      	addlt	r4, r4, r3
 800cac6:	f000 f8df 	bl	800cc88 <__malloc_lock>
 800caca:	4a1e      	ldr	r2, [pc, #120]	; (800cb44 <_free_r+0x94>)
 800cacc:	9801      	ldr	r0, [sp, #4]
 800cace:	6813      	ldr	r3, [r2, #0]
 800cad0:	b933      	cbnz	r3, 800cae0 <_free_r+0x30>
 800cad2:	6063      	str	r3, [r4, #4]
 800cad4:	6014      	str	r4, [r2, #0]
 800cad6:	b003      	add	sp, #12
 800cad8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cadc:	f000 b8da 	b.w	800cc94 <__malloc_unlock>
 800cae0:	42a3      	cmp	r3, r4
 800cae2:	d908      	bls.n	800caf6 <_free_r+0x46>
 800cae4:	6825      	ldr	r5, [r4, #0]
 800cae6:	1961      	adds	r1, r4, r5
 800cae8:	428b      	cmp	r3, r1
 800caea:	bf01      	itttt	eq
 800caec:	6819      	ldreq	r1, [r3, #0]
 800caee:	685b      	ldreq	r3, [r3, #4]
 800caf0:	1949      	addeq	r1, r1, r5
 800caf2:	6021      	streq	r1, [r4, #0]
 800caf4:	e7ed      	b.n	800cad2 <_free_r+0x22>
 800caf6:	461a      	mov	r2, r3
 800caf8:	685b      	ldr	r3, [r3, #4]
 800cafa:	b10b      	cbz	r3, 800cb00 <_free_r+0x50>
 800cafc:	42a3      	cmp	r3, r4
 800cafe:	d9fa      	bls.n	800caf6 <_free_r+0x46>
 800cb00:	6811      	ldr	r1, [r2, #0]
 800cb02:	1855      	adds	r5, r2, r1
 800cb04:	42a5      	cmp	r5, r4
 800cb06:	d10b      	bne.n	800cb20 <_free_r+0x70>
 800cb08:	6824      	ldr	r4, [r4, #0]
 800cb0a:	4421      	add	r1, r4
 800cb0c:	1854      	adds	r4, r2, r1
 800cb0e:	42a3      	cmp	r3, r4
 800cb10:	6011      	str	r1, [r2, #0]
 800cb12:	d1e0      	bne.n	800cad6 <_free_r+0x26>
 800cb14:	681c      	ldr	r4, [r3, #0]
 800cb16:	685b      	ldr	r3, [r3, #4]
 800cb18:	6053      	str	r3, [r2, #4]
 800cb1a:	440c      	add	r4, r1
 800cb1c:	6014      	str	r4, [r2, #0]
 800cb1e:	e7da      	b.n	800cad6 <_free_r+0x26>
 800cb20:	d902      	bls.n	800cb28 <_free_r+0x78>
 800cb22:	230c      	movs	r3, #12
 800cb24:	6003      	str	r3, [r0, #0]
 800cb26:	e7d6      	b.n	800cad6 <_free_r+0x26>
 800cb28:	6825      	ldr	r5, [r4, #0]
 800cb2a:	1961      	adds	r1, r4, r5
 800cb2c:	428b      	cmp	r3, r1
 800cb2e:	bf04      	itt	eq
 800cb30:	6819      	ldreq	r1, [r3, #0]
 800cb32:	685b      	ldreq	r3, [r3, #4]
 800cb34:	6063      	str	r3, [r4, #4]
 800cb36:	bf04      	itt	eq
 800cb38:	1949      	addeq	r1, r1, r5
 800cb3a:	6021      	streq	r1, [r4, #0]
 800cb3c:	6054      	str	r4, [r2, #4]
 800cb3e:	e7ca      	b.n	800cad6 <_free_r+0x26>
 800cb40:	b003      	add	sp, #12
 800cb42:	bd30      	pop	{r4, r5, pc}
 800cb44:	20000d48 	.word	0x20000d48

0800cb48 <sbrk_aligned>:
 800cb48:	b570      	push	{r4, r5, r6, lr}
 800cb4a:	4e0e      	ldr	r6, [pc, #56]	; (800cb84 <sbrk_aligned+0x3c>)
 800cb4c:	460c      	mov	r4, r1
 800cb4e:	6831      	ldr	r1, [r6, #0]
 800cb50:	4605      	mov	r5, r0
 800cb52:	b911      	cbnz	r1, 800cb5a <sbrk_aligned+0x12>
 800cb54:	f000 fba6 	bl	800d2a4 <_sbrk_r>
 800cb58:	6030      	str	r0, [r6, #0]
 800cb5a:	4621      	mov	r1, r4
 800cb5c:	4628      	mov	r0, r5
 800cb5e:	f000 fba1 	bl	800d2a4 <_sbrk_r>
 800cb62:	1c43      	adds	r3, r0, #1
 800cb64:	d00a      	beq.n	800cb7c <sbrk_aligned+0x34>
 800cb66:	1cc4      	adds	r4, r0, #3
 800cb68:	f024 0403 	bic.w	r4, r4, #3
 800cb6c:	42a0      	cmp	r0, r4
 800cb6e:	d007      	beq.n	800cb80 <sbrk_aligned+0x38>
 800cb70:	1a21      	subs	r1, r4, r0
 800cb72:	4628      	mov	r0, r5
 800cb74:	f000 fb96 	bl	800d2a4 <_sbrk_r>
 800cb78:	3001      	adds	r0, #1
 800cb7a:	d101      	bne.n	800cb80 <sbrk_aligned+0x38>
 800cb7c:	f04f 34ff 	mov.w	r4, #4294967295
 800cb80:	4620      	mov	r0, r4
 800cb82:	bd70      	pop	{r4, r5, r6, pc}
 800cb84:	20000d4c 	.word	0x20000d4c

0800cb88 <_malloc_r>:
 800cb88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb8c:	1ccd      	adds	r5, r1, #3
 800cb8e:	f025 0503 	bic.w	r5, r5, #3
 800cb92:	3508      	adds	r5, #8
 800cb94:	2d0c      	cmp	r5, #12
 800cb96:	bf38      	it	cc
 800cb98:	250c      	movcc	r5, #12
 800cb9a:	2d00      	cmp	r5, #0
 800cb9c:	4607      	mov	r7, r0
 800cb9e:	db01      	blt.n	800cba4 <_malloc_r+0x1c>
 800cba0:	42a9      	cmp	r1, r5
 800cba2:	d905      	bls.n	800cbb0 <_malloc_r+0x28>
 800cba4:	230c      	movs	r3, #12
 800cba6:	603b      	str	r3, [r7, #0]
 800cba8:	2600      	movs	r6, #0
 800cbaa:	4630      	mov	r0, r6
 800cbac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbb0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800cc84 <_malloc_r+0xfc>
 800cbb4:	f000 f868 	bl	800cc88 <__malloc_lock>
 800cbb8:	f8d8 3000 	ldr.w	r3, [r8]
 800cbbc:	461c      	mov	r4, r3
 800cbbe:	bb5c      	cbnz	r4, 800cc18 <_malloc_r+0x90>
 800cbc0:	4629      	mov	r1, r5
 800cbc2:	4638      	mov	r0, r7
 800cbc4:	f7ff ffc0 	bl	800cb48 <sbrk_aligned>
 800cbc8:	1c43      	adds	r3, r0, #1
 800cbca:	4604      	mov	r4, r0
 800cbcc:	d155      	bne.n	800cc7a <_malloc_r+0xf2>
 800cbce:	f8d8 4000 	ldr.w	r4, [r8]
 800cbd2:	4626      	mov	r6, r4
 800cbd4:	2e00      	cmp	r6, #0
 800cbd6:	d145      	bne.n	800cc64 <_malloc_r+0xdc>
 800cbd8:	2c00      	cmp	r4, #0
 800cbda:	d048      	beq.n	800cc6e <_malloc_r+0xe6>
 800cbdc:	6823      	ldr	r3, [r4, #0]
 800cbde:	4631      	mov	r1, r6
 800cbe0:	4638      	mov	r0, r7
 800cbe2:	eb04 0903 	add.w	r9, r4, r3
 800cbe6:	f000 fb5d 	bl	800d2a4 <_sbrk_r>
 800cbea:	4581      	cmp	r9, r0
 800cbec:	d13f      	bne.n	800cc6e <_malloc_r+0xe6>
 800cbee:	6821      	ldr	r1, [r4, #0]
 800cbf0:	1a6d      	subs	r5, r5, r1
 800cbf2:	4629      	mov	r1, r5
 800cbf4:	4638      	mov	r0, r7
 800cbf6:	f7ff ffa7 	bl	800cb48 <sbrk_aligned>
 800cbfa:	3001      	adds	r0, #1
 800cbfc:	d037      	beq.n	800cc6e <_malloc_r+0xe6>
 800cbfe:	6823      	ldr	r3, [r4, #0]
 800cc00:	442b      	add	r3, r5
 800cc02:	6023      	str	r3, [r4, #0]
 800cc04:	f8d8 3000 	ldr.w	r3, [r8]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d038      	beq.n	800cc7e <_malloc_r+0xf6>
 800cc0c:	685a      	ldr	r2, [r3, #4]
 800cc0e:	42a2      	cmp	r2, r4
 800cc10:	d12b      	bne.n	800cc6a <_malloc_r+0xe2>
 800cc12:	2200      	movs	r2, #0
 800cc14:	605a      	str	r2, [r3, #4]
 800cc16:	e00f      	b.n	800cc38 <_malloc_r+0xb0>
 800cc18:	6822      	ldr	r2, [r4, #0]
 800cc1a:	1b52      	subs	r2, r2, r5
 800cc1c:	d41f      	bmi.n	800cc5e <_malloc_r+0xd6>
 800cc1e:	2a0b      	cmp	r2, #11
 800cc20:	d917      	bls.n	800cc52 <_malloc_r+0xca>
 800cc22:	1961      	adds	r1, r4, r5
 800cc24:	42a3      	cmp	r3, r4
 800cc26:	6025      	str	r5, [r4, #0]
 800cc28:	bf18      	it	ne
 800cc2a:	6059      	strne	r1, [r3, #4]
 800cc2c:	6863      	ldr	r3, [r4, #4]
 800cc2e:	bf08      	it	eq
 800cc30:	f8c8 1000 	streq.w	r1, [r8]
 800cc34:	5162      	str	r2, [r4, r5]
 800cc36:	604b      	str	r3, [r1, #4]
 800cc38:	4638      	mov	r0, r7
 800cc3a:	f104 060b 	add.w	r6, r4, #11
 800cc3e:	f000 f829 	bl	800cc94 <__malloc_unlock>
 800cc42:	f026 0607 	bic.w	r6, r6, #7
 800cc46:	1d23      	adds	r3, r4, #4
 800cc48:	1af2      	subs	r2, r6, r3
 800cc4a:	d0ae      	beq.n	800cbaa <_malloc_r+0x22>
 800cc4c:	1b9b      	subs	r3, r3, r6
 800cc4e:	50a3      	str	r3, [r4, r2]
 800cc50:	e7ab      	b.n	800cbaa <_malloc_r+0x22>
 800cc52:	42a3      	cmp	r3, r4
 800cc54:	6862      	ldr	r2, [r4, #4]
 800cc56:	d1dd      	bne.n	800cc14 <_malloc_r+0x8c>
 800cc58:	f8c8 2000 	str.w	r2, [r8]
 800cc5c:	e7ec      	b.n	800cc38 <_malloc_r+0xb0>
 800cc5e:	4623      	mov	r3, r4
 800cc60:	6864      	ldr	r4, [r4, #4]
 800cc62:	e7ac      	b.n	800cbbe <_malloc_r+0x36>
 800cc64:	4634      	mov	r4, r6
 800cc66:	6876      	ldr	r6, [r6, #4]
 800cc68:	e7b4      	b.n	800cbd4 <_malloc_r+0x4c>
 800cc6a:	4613      	mov	r3, r2
 800cc6c:	e7cc      	b.n	800cc08 <_malloc_r+0x80>
 800cc6e:	230c      	movs	r3, #12
 800cc70:	603b      	str	r3, [r7, #0]
 800cc72:	4638      	mov	r0, r7
 800cc74:	f000 f80e 	bl	800cc94 <__malloc_unlock>
 800cc78:	e797      	b.n	800cbaa <_malloc_r+0x22>
 800cc7a:	6025      	str	r5, [r4, #0]
 800cc7c:	e7dc      	b.n	800cc38 <_malloc_r+0xb0>
 800cc7e:	605b      	str	r3, [r3, #4]
 800cc80:	deff      	udf	#255	; 0xff
 800cc82:	bf00      	nop
 800cc84:	20000d48 	.word	0x20000d48

0800cc88 <__malloc_lock>:
 800cc88:	4801      	ldr	r0, [pc, #4]	; (800cc90 <__malloc_lock+0x8>)
 800cc8a:	f7ff bf01 	b.w	800ca90 <__retarget_lock_acquire_recursive>
 800cc8e:	bf00      	nop
 800cc90:	20000d44 	.word	0x20000d44

0800cc94 <__malloc_unlock>:
 800cc94:	4801      	ldr	r0, [pc, #4]	; (800cc9c <__malloc_unlock+0x8>)
 800cc96:	f7ff befc 	b.w	800ca92 <__retarget_lock_release_recursive>
 800cc9a:	bf00      	nop
 800cc9c:	20000d44 	.word	0x20000d44

0800cca0 <__ssputs_r>:
 800cca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cca4:	688e      	ldr	r6, [r1, #8]
 800cca6:	461f      	mov	r7, r3
 800cca8:	42be      	cmp	r6, r7
 800ccaa:	680b      	ldr	r3, [r1, #0]
 800ccac:	4682      	mov	sl, r0
 800ccae:	460c      	mov	r4, r1
 800ccb0:	4690      	mov	r8, r2
 800ccb2:	d82c      	bhi.n	800cd0e <__ssputs_r+0x6e>
 800ccb4:	898a      	ldrh	r2, [r1, #12]
 800ccb6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ccba:	d026      	beq.n	800cd0a <__ssputs_r+0x6a>
 800ccbc:	6965      	ldr	r5, [r4, #20]
 800ccbe:	6909      	ldr	r1, [r1, #16]
 800ccc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ccc4:	eba3 0901 	sub.w	r9, r3, r1
 800ccc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cccc:	1c7b      	adds	r3, r7, #1
 800ccce:	444b      	add	r3, r9
 800ccd0:	106d      	asrs	r5, r5, #1
 800ccd2:	429d      	cmp	r5, r3
 800ccd4:	bf38      	it	cc
 800ccd6:	461d      	movcc	r5, r3
 800ccd8:	0553      	lsls	r3, r2, #21
 800ccda:	d527      	bpl.n	800cd2c <__ssputs_r+0x8c>
 800ccdc:	4629      	mov	r1, r5
 800ccde:	f7ff ff53 	bl	800cb88 <_malloc_r>
 800cce2:	4606      	mov	r6, r0
 800cce4:	b360      	cbz	r0, 800cd40 <__ssputs_r+0xa0>
 800cce6:	6921      	ldr	r1, [r4, #16]
 800cce8:	464a      	mov	r2, r9
 800ccea:	f7ff fed3 	bl	800ca94 <memcpy>
 800ccee:	89a3      	ldrh	r3, [r4, #12]
 800ccf0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ccf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccf8:	81a3      	strh	r3, [r4, #12]
 800ccfa:	6126      	str	r6, [r4, #16]
 800ccfc:	6165      	str	r5, [r4, #20]
 800ccfe:	444e      	add	r6, r9
 800cd00:	eba5 0509 	sub.w	r5, r5, r9
 800cd04:	6026      	str	r6, [r4, #0]
 800cd06:	60a5      	str	r5, [r4, #8]
 800cd08:	463e      	mov	r6, r7
 800cd0a:	42be      	cmp	r6, r7
 800cd0c:	d900      	bls.n	800cd10 <__ssputs_r+0x70>
 800cd0e:	463e      	mov	r6, r7
 800cd10:	6820      	ldr	r0, [r4, #0]
 800cd12:	4632      	mov	r2, r6
 800cd14:	4641      	mov	r1, r8
 800cd16:	f000 faab 	bl	800d270 <memmove>
 800cd1a:	68a3      	ldr	r3, [r4, #8]
 800cd1c:	1b9b      	subs	r3, r3, r6
 800cd1e:	60a3      	str	r3, [r4, #8]
 800cd20:	6823      	ldr	r3, [r4, #0]
 800cd22:	4433      	add	r3, r6
 800cd24:	6023      	str	r3, [r4, #0]
 800cd26:	2000      	movs	r0, #0
 800cd28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd2c:	462a      	mov	r2, r5
 800cd2e:	f000 fac9 	bl	800d2c4 <_realloc_r>
 800cd32:	4606      	mov	r6, r0
 800cd34:	2800      	cmp	r0, #0
 800cd36:	d1e0      	bne.n	800ccfa <__ssputs_r+0x5a>
 800cd38:	6921      	ldr	r1, [r4, #16]
 800cd3a:	4650      	mov	r0, sl
 800cd3c:	f7ff feb8 	bl	800cab0 <_free_r>
 800cd40:	230c      	movs	r3, #12
 800cd42:	f8ca 3000 	str.w	r3, [sl]
 800cd46:	89a3      	ldrh	r3, [r4, #12]
 800cd48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd4c:	81a3      	strh	r3, [r4, #12]
 800cd4e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd52:	e7e9      	b.n	800cd28 <__ssputs_r+0x88>

0800cd54 <_svfiprintf_r>:
 800cd54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd58:	4698      	mov	r8, r3
 800cd5a:	898b      	ldrh	r3, [r1, #12]
 800cd5c:	061b      	lsls	r3, r3, #24
 800cd5e:	b09d      	sub	sp, #116	; 0x74
 800cd60:	4607      	mov	r7, r0
 800cd62:	460d      	mov	r5, r1
 800cd64:	4614      	mov	r4, r2
 800cd66:	d50e      	bpl.n	800cd86 <_svfiprintf_r+0x32>
 800cd68:	690b      	ldr	r3, [r1, #16]
 800cd6a:	b963      	cbnz	r3, 800cd86 <_svfiprintf_r+0x32>
 800cd6c:	2140      	movs	r1, #64	; 0x40
 800cd6e:	f7ff ff0b 	bl	800cb88 <_malloc_r>
 800cd72:	6028      	str	r0, [r5, #0]
 800cd74:	6128      	str	r0, [r5, #16]
 800cd76:	b920      	cbnz	r0, 800cd82 <_svfiprintf_r+0x2e>
 800cd78:	230c      	movs	r3, #12
 800cd7a:	603b      	str	r3, [r7, #0]
 800cd7c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd80:	e0d0      	b.n	800cf24 <_svfiprintf_r+0x1d0>
 800cd82:	2340      	movs	r3, #64	; 0x40
 800cd84:	616b      	str	r3, [r5, #20]
 800cd86:	2300      	movs	r3, #0
 800cd88:	9309      	str	r3, [sp, #36]	; 0x24
 800cd8a:	2320      	movs	r3, #32
 800cd8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd90:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd94:	2330      	movs	r3, #48	; 0x30
 800cd96:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cf3c <_svfiprintf_r+0x1e8>
 800cd9a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd9e:	f04f 0901 	mov.w	r9, #1
 800cda2:	4623      	mov	r3, r4
 800cda4:	469a      	mov	sl, r3
 800cda6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdaa:	b10a      	cbz	r2, 800cdb0 <_svfiprintf_r+0x5c>
 800cdac:	2a25      	cmp	r2, #37	; 0x25
 800cdae:	d1f9      	bne.n	800cda4 <_svfiprintf_r+0x50>
 800cdb0:	ebba 0b04 	subs.w	fp, sl, r4
 800cdb4:	d00b      	beq.n	800cdce <_svfiprintf_r+0x7a>
 800cdb6:	465b      	mov	r3, fp
 800cdb8:	4622      	mov	r2, r4
 800cdba:	4629      	mov	r1, r5
 800cdbc:	4638      	mov	r0, r7
 800cdbe:	f7ff ff6f 	bl	800cca0 <__ssputs_r>
 800cdc2:	3001      	adds	r0, #1
 800cdc4:	f000 80a9 	beq.w	800cf1a <_svfiprintf_r+0x1c6>
 800cdc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cdca:	445a      	add	r2, fp
 800cdcc:	9209      	str	r2, [sp, #36]	; 0x24
 800cdce:	f89a 3000 	ldrb.w	r3, [sl]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	f000 80a1 	beq.w	800cf1a <_svfiprintf_r+0x1c6>
 800cdd8:	2300      	movs	r3, #0
 800cdda:	f04f 32ff 	mov.w	r2, #4294967295
 800cdde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cde2:	f10a 0a01 	add.w	sl, sl, #1
 800cde6:	9304      	str	r3, [sp, #16]
 800cde8:	9307      	str	r3, [sp, #28]
 800cdea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cdee:	931a      	str	r3, [sp, #104]	; 0x68
 800cdf0:	4654      	mov	r4, sl
 800cdf2:	2205      	movs	r2, #5
 800cdf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdf8:	4850      	ldr	r0, [pc, #320]	; (800cf3c <_svfiprintf_r+0x1e8>)
 800cdfa:	f7f3 fa19 	bl	8000230 <memchr>
 800cdfe:	9a04      	ldr	r2, [sp, #16]
 800ce00:	b9d8      	cbnz	r0, 800ce3a <_svfiprintf_r+0xe6>
 800ce02:	06d0      	lsls	r0, r2, #27
 800ce04:	bf44      	itt	mi
 800ce06:	2320      	movmi	r3, #32
 800ce08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce0c:	0711      	lsls	r1, r2, #28
 800ce0e:	bf44      	itt	mi
 800ce10:	232b      	movmi	r3, #43	; 0x2b
 800ce12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce16:	f89a 3000 	ldrb.w	r3, [sl]
 800ce1a:	2b2a      	cmp	r3, #42	; 0x2a
 800ce1c:	d015      	beq.n	800ce4a <_svfiprintf_r+0xf6>
 800ce1e:	9a07      	ldr	r2, [sp, #28]
 800ce20:	4654      	mov	r4, sl
 800ce22:	2000      	movs	r0, #0
 800ce24:	f04f 0c0a 	mov.w	ip, #10
 800ce28:	4621      	mov	r1, r4
 800ce2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce2e:	3b30      	subs	r3, #48	; 0x30
 800ce30:	2b09      	cmp	r3, #9
 800ce32:	d94d      	bls.n	800ced0 <_svfiprintf_r+0x17c>
 800ce34:	b1b0      	cbz	r0, 800ce64 <_svfiprintf_r+0x110>
 800ce36:	9207      	str	r2, [sp, #28]
 800ce38:	e014      	b.n	800ce64 <_svfiprintf_r+0x110>
 800ce3a:	eba0 0308 	sub.w	r3, r0, r8
 800ce3e:	fa09 f303 	lsl.w	r3, r9, r3
 800ce42:	4313      	orrs	r3, r2
 800ce44:	9304      	str	r3, [sp, #16]
 800ce46:	46a2      	mov	sl, r4
 800ce48:	e7d2      	b.n	800cdf0 <_svfiprintf_r+0x9c>
 800ce4a:	9b03      	ldr	r3, [sp, #12]
 800ce4c:	1d19      	adds	r1, r3, #4
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	9103      	str	r1, [sp, #12]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	bfbb      	ittet	lt
 800ce56:	425b      	neglt	r3, r3
 800ce58:	f042 0202 	orrlt.w	r2, r2, #2
 800ce5c:	9307      	strge	r3, [sp, #28]
 800ce5e:	9307      	strlt	r3, [sp, #28]
 800ce60:	bfb8      	it	lt
 800ce62:	9204      	strlt	r2, [sp, #16]
 800ce64:	7823      	ldrb	r3, [r4, #0]
 800ce66:	2b2e      	cmp	r3, #46	; 0x2e
 800ce68:	d10c      	bne.n	800ce84 <_svfiprintf_r+0x130>
 800ce6a:	7863      	ldrb	r3, [r4, #1]
 800ce6c:	2b2a      	cmp	r3, #42	; 0x2a
 800ce6e:	d134      	bne.n	800ceda <_svfiprintf_r+0x186>
 800ce70:	9b03      	ldr	r3, [sp, #12]
 800ce72:	1d1a      	adds	r2, r3, #4
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	9203      	str	r2, [sp, #12]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	bfb8      	it	lt
 800ce7c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce80:	3402      	adds	r4, #2
 800ce82:	9305      	str	r3, [sp, #20]
 800ce84:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800cf4c <_svfiprintf_r+0x1f8>
 800ce88:	7821      	ldrb	r1, [r4, #0]
 800ce8a:	2203      	movs	r2, #3
 800ce8c:	4650      	mov	r0, sl
 800ce8e:	f7f3 f9cf 	bl	8000230 <memchr>
 800ce92:	b138      	cbz	r0, 800cea4 <_svfiprintf_r+0x150>
 800ce94:	9b04      	ldr	r3, [sp, #16]
 800ce96:	eba0 000a 	sub.w	r0, r0, sl
 800ce9a:	2240      	movs	r2, #64	; 0x40
 800ce9c:	4082      	lsls	r2, r0
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	3401      	adds	r4, #1
 800cea2:	9304      	str	r3, [sp, #16]
 800cea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cea8:	4825      	ldr	r0, [pc, #148]	; (800cf40 <_svfiprintf_r+0x1ec>)
 800ceaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ceae:	2206      	movs	r2, #6
 800ceb0:	f7f3 f9be 	bl	8000230 <memchr>
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	d038      	beq.n	800cf2a <_svfiprintf_r+0x1d6>
 800ceb8:	4b22      	ldr	r3, [pc, #136]	; (800cf44 <_svfiprintf_r+0x1f0>)
 800ceba:	bb1b      	cbnz	r3, 800cf04 <_svfiprintf_r+0x1b0>
 800cebc:	9b03      	ldr	r3, [sp, #12]
 800cebe:	3307      	adds	r3, #7
 800cec0:	f023 0307 	bic.w	r3, r3, #7
 800cec4:	3308      	adds	r3, #8
 800cec6:	9303      	str	r3, [sp, #12]
 800cec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ceca:	4433      	add	r3, r6
 800cecc:	9309      	str	r3, [sp, #36]	; 0x24
 800cece:	e768      	b.n	800cda2 <_svfiprintf_r+0x4e>
 800ced0:	fb0c 3202 	mla	r2, ip, r2, r3
 800ced4:	460c      	mov	r4, r1
 800ced6:	2001      	movs	r0, #1
 800ced8:	e7a6      	b.n	800ce28 <_svfiprintf_r+0xd4>
 800ceda:	2300      	movs	r3, #0
 800cedc:	3401      	adds	r4, #1
 800cede:	9305      	str	r3, [sp, #20]
 800cee0:	4619      	mov	r1, r3
 800cee2:	f04f 0c0a 	mov.w	ip, #10
 800cee6:	4620      	mov	r0, r4
 800cee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ceec:	3a30      	subs	r2, #48	; 0x30
 800ceee:	2a09      	cmp	r2, #9
 800cef0:	d903      	bls.n	800cefa <_svfiprintf_r+0x1a6>
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d0c6      	beq.n	800ce84 <_svfiprintf_r+0x130>
 800cef6:	9105      	str	r1, [sp, #20]
 800cef8:	e7c4      	b.n	800ce84 <_svfiprintf_r+0x130>
 800cefa:	fb0c 2101 	mla	r1, ip, r1, r2
 800cefe:	4604      	mov	r4, r0
 800cf00:	2301      	movs	r3, #1
 800cf02:	e7f0      	b.n	800cee6 <_svfiprintf_r+0x192>
 800cf04:	ab03      	add	r3, sp, #12
 800cf06:	9300      	str	r3, [sp, #0]
 800cf08:	462a      	mov	r2, r5
 800cf0a:	4b0f      	ldr	r3, [pc, #60]	; (800cf48 <_svfiprintf_r+0x1f4>)
 800cf0c:	a904      	add	r1, sp, #16
 800cf0e:	4638      	mov	r0, r7
 800cf10:	f3af 8000 	nop.w
 800cf14:	1c42      	adds	r2, r0, #1
 800cf16:	4606      	mov	r6, r0
 800cf18:	d1d6      	bne.n	800cec8 <_svfiprintf_r+0x174>
 800cf1a:	89ab      	ldrh	r3, [r5, #12]
 800cf1c:	065b      	lsls	r3, r3, #25
 800cf1e:	f53f af2d 	bmi.w	800cd7c <_svfiprintf_r+0x28>
 800cf22:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf24:	b01d      	add	sp, #116	; 0x74
 800cf26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf2a:	ab03      	add	r3, sp, #12
 800cf2c:	9300      	str	r3, [sp, #0]
 800cf2e:	462a      	mov	r2, r5
 800cf30:	4b05      	ldr	r3, [pc, #20]	; (800cf48 <_svfiprintf_r+0x1f4>)
 800cf32:	a904      	add	r1, sp, #16
 800cf34:	4638      	mov	r0, r7
 800cf36:	f000 f879 	bl	800d02c <_printf_i>
 800cf3a:	e7eb      	b.n	800cf14 <_svfiprintf_r+0x1c0>
 800cf3c:	0800d3d0 	.word	0x0800d3d0
 800cf40:	0800d3da 	.word	0x0800d3da
 800cf44:	00000000 	.word	0x00000000
 800cf48:	0800cca1 	.word	0x0800cca1
 800cf4c:	0800d3d6 	.word	0x0800d3d6

0800cf50 <_printf_common>:
 800cf50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf54:	4616      	mov	r6, r2
 800cf56:	4699      	mov	r9, r3
 800cf58:	688a      	ldr	r2, [r1, #8]
 800cf5a:	690b      	ldr	r3, [r1, #16]
 800cf5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cf60:	4293      	cmp	r3, r2
 800cf62:	bfb8      	it	lt
 800cf64:	4613      	movlt	r3, r2
 800cf66:	6033      	str	r3, [r6, #0]
 800cf68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cf6c:	4607      	mov	r7, r0
 800cf6e:	460c      	mov	r4, r1
 800cf70:	b10a      	cbz	r2, 800cf76 <_printf_common+0x26>
 800cf72:	3301      	adds	r3, #1
 800cf74:	6033      	str	r3, [r6, #0]
 800cf76:	6823      	ldr	r3, [r4, #0]
 800cf78:	0699      	lsls	r1, r3, #26
 800cf7a:	bf42      	ittt	mi
 800cf7c:	6833      	ldrmi	r3, [r6, #0]
 800cf7e:	3302      	addmi	r3, #2
 800cf80:	6033      	strmi	r3, [r6, #0]
 800cf82:	6825      	ldr	r5, [r4, #0]
 800cf84:	f015 0506 	ands.w	r5, r5, #6
 800cf88:	d106      	bne.n	800cf98 <_printf_common+0x48>
 800cf8a:	f104 0a19 	add.w	sl, r4, #25
 800cf8e:	68e3      	ldr	r3, [r4, #12]
 800cf90:	6832      	ldr	r2, [r6, #0]
 800cf92:	1a9b      	subs	r3, r3, r2
 800cf94:	42ab      	cmp	r3, r5
 800cf96:	dc26      	bgt.n	800cfe6 <_printf_common+0x96>
 800cf98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cf9c:	1e13      	subs	r3, r2, #0
 800cf9e:	6822      	ldr	r2, [r4, #0]
 800cfa0:	bf18      	it	ne
 800cfa2:	2301      	movne	r3, #1
 800cfa4:	0692      	lsls	r2, r2, #26
 800cfa6:	d42b      	bmi.n	800d000 <_printf_common+0xb0>
 800cfa8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cfac:	4649      	mov	r1, r9
 800cfae:	4638      	mov	r0, r7
 800cfb0:	47c0      	blx	r8
 800cfb2:	3001      	adds	r0, #1
 800cfb4:	d01e      	beq.n	800cff4 <_printf_common+0xa4>
 800cfb6:	6823      	ldr	r3, [r4, #0]
 800cfb8:	6922      	ldr	r2, [r4, #16]
 800cfba:	f003 0306 	and.w	r3, r3, #6
 800cfbe:	2b04      	cmp	r3, #4
 800cfc0:	bf02      	ittt	eq
 800cfc2:	68e5      	ldreq	r5, [r4, #12]
 800cfc4:	6833      	ldreq	r3, [r6, #0]
 800cfc6:	1aed      	subeq	r5, r5, r3
 800cfc8:	68a3      	ldr	r3, [r4, #8]
 800cfca:	bf0c      	ite	eq
 800cfcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cfd0:	2500      	movne	r5, #0
 800cfd2:	4293      	cmp	r3, r2
 800cfd4:	bfc4      	itt	gt
 800cfd6:	1a9b      	subgt	r3, r3, r2
 800cfd8:	18ed      	addgt	r5, r5, r3
 800cfda:	2600      	movs	r6, #0
 800cfdc:	341a      	adds	r4, #26
 800cfde:	42b5      	cmp	r5, r6
 800cfe0:	d11a      	bne.n	800d018 <_printf_common+0xc8>
 800cfe2:	2000      	movs	r0, #0
 800cfe4:	e008      	b.n	800cff8 <_printf_common+0xa8>
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	4652      	mov	r2, sl
 800cfea:	4649      	mov	r1, r9
 800cfec:	4638      	mov	r0, r7
 800cfee:	47c0      	blx	r8
 800cff0:	3001      	adds	r0, #1
 800cff2:	d103      	bne.n	800cffc <_printf_common+0xac>
 800cff4:	f04f 30ff 	mov.w	r0, #4294967295
 800cff8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cffc:	3501      	adds	r5, #1
 800cffe:	e7c6      	b.n	800cf8e <_printf_common+0x3e>
 800d000:	18e1      	adds	r1, r4, r3
 800d002:	1c5a      	adds	r2, r3, #1
 800d004:	2030      	movs	r0, #48	; 0x30
 800d006:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d00a:	4422      	add	r2, r4
 800d00c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d010:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d014:	3302      	adds	r3, #2
 800d016:	e7c7      	b.n	800cfa8 <_printf_common+0x58>
 800d018:	2301      	movs	r3, #1
 800d01a:	4622      	mov	r2, r4
 800d01c:	4649      	mov	r1, r9
 800d01e:	4638      	mov	r0, r7
 800d020:	47c0      	blx	r8
 800d022:	3001      	adds	r0, #1
 800d024:	d0e6      	beq.n	800cff4 <_printf_common+0xa4>
 800d026:	3601      	adds	r6, #1
 800d028:	e7d9      	b.n	800cfde <_printf_common+0x8e>
	...

0800d02c <_printf_i>:
 800d02c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d030:	7e0f      	ldrb	r7, [r1, #24]
 800d032:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d034:	2f78      	cmp	r7, #120	; 0x78
 800d036:	4691      	mov	r9, r2
 800d038:	4680      	mov	r8, r0
 800d03a:	460c      	mov	r4, r1
 800d03c:	469a      	mov	sl, r3
 800d03e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d042:	d807      	bhi.n	800d054 <_printf_i+0x28>
 800d044:	2f62      	cmp	r7, #98	; 0x62
 800d046:	d80a      	bhi.n	800d05e <_printf_i+0x32>
 800d048:	2f00      	cmp	r7, #0
 800d04a:	f000 80d4 	beq.w	800d1f6 <_printf_i+0x1ca>
 800d04e:	2f58      	cmp	r7, #88	; 0x58
 800d050:	f000 80c0 	beq.w	800d1d4 <_printf_i+0x1a8>
 800d054:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d058:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d05c:	e03a      	b.n	800d0d4 <_printf_i+0xa8>
 800d05e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d062:	2b15      	cmp	r3, #21
 800d064:	d8f6      	bhi.n	800d054 <_printf_i+0x28>
 800d066:	a101      	add	r1, pc, #4	; (adr r1, 800d06c <_printf_i+0x40>)
 800d068:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d06c:	0800d0c5 	.word	0x0800d0c5
 800d070:	0800d0d9 	.word	0x0800d0d9
 800d074:	0800d055 	.word	0x0800d055
 800d078:	0800d055 	.word	0x0800d055
 800d07c:	0800d055 	.word	0x0800d055
 800d080:	0800d055 	.word	0x0800d055
 800d084:	0800d0d9 	.word	0x0800d0d9
 800d088:	0800d055 	.word	0x0800d055
 800d08c:	0800d055 	.word	0x0800d055
 800d090:	0800d055 	.word	0x0800d055
 800d094:	0800d055 	.word	0x0800d055
 800d098:	0800d1dd 	.word	0x0800d1dd
 800d09c:	0800d105 	.word	0x0800d105
 800d0a0:	0800d197 	.word	0x0800d197
 800d0a4:	0800d055 	.word	0x0800d055
 800d0a8:	0800d055 	.word	0x0800d055
 800d0ac:	0800d1ff 	.word	0x0800d1ff
 800d0b0:	0800d055 	.word	0x0800d055
 800d0b4:	0800d105 	.word	0x0800d105
 800d0b8:	0800d055 	.word	0x0800d055
 800d0bc:	0800d055 	.word	0x0800d055
 800d0c0:	0800d19f 	.word	0x0800d19f
 800d0c4:	682b      	ldr	r3, [r5, #0]
 800d0c6:	1d1a      	adds	r2, r3, #4
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	602a      	str	r2, [r5, #0]
 800d0cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d0d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d0d4:	2301      	movs	r3, #1
 800d0d6:	e09f      	b.n	800d218 <_printf_i+0x1ec>
 800d0d8:	6820      	ldr	r0, [r4, #0]
 800d0da:	682b      	ldr	r3, [r5, #0]
 800d0dc:	0607      	lsls	r7, r0, #24
 800d0de:	f103 0104 	add.w	r1, r3, #4
 800d0e2:	6029      	str	r1, [r5, #0]
 800d0e4:	d501      	bpl.n	800d0ea <_printf_i+0xbe>
 800d0e6:	681e      	ldr	r6, [r3, #0]
 800d0e8:	e003      	b.n	800d0f2 <_printf_i+0xc6>
 800d0ea:	0646      	lsls	r6, r0, #25
 800d0ec:	d5fb      	bpl.n	800d0e6 <_printf_i+0xba>
 800d0ee:	f9b3 6000 	ldrsh.w	r6, [r3]
 800d0f2:	2e00      	cmp	r6, #0
 800d0f4:	da03      	bge.n	800d0fe <_printf_i+0xd2>
 800d0f6:	232d      	movs	r3, #45	; 0x2d
 800d0f8:	4276      	negs	r6, r6
 800d0fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d0fe:	485a      	ldr	r0, [pc, #360]	; (800d268 <_printf_i+0x23c>)
 800d100:	230a      	movs	r3, #10
 800d102:	e012      	b.n	800d12a <_printf_i+0xfe>
 800d104:	682b      	ldr	r3, [r5, #0]
 800d106:	6820      	ldr	r0, [r4, #0]
 800d108:	1d19      	adds	r1, r3, #4
 800d10a:	6029      	str	r1, [r5, #0]
 800d10c:	0605      	lsls	r5, r0, #24
 800d10e:	d501      	bpl.n	800d114 <_printf_i+0xe8>
 800d110:	681e      	ldr	r6, [r3, #0]
 800d112:	e002      	b.n	800d11a <_printf_i+0xee>
 800d114:	0641      	lsls	r1, r0, #25
 800d116:	d5fb      	bpl.n	800d110 <_printf_i+0xe4>
 800d118:	881e      	ldrh	r6, [r3, #0]
 800d11a:	4853      	ldr	r0, [pc, #332]	; (800d268 <_printf_i+0x23c>)
 800d11c:	2f6f      	cmp	r7, #111	; 0x6f
 800d11e:	bf0c      	ite	eq
 800d120:	2308      	moveq	r3, #8
 800d122:	230a      	movne	r3, #10
 800d124:	2100      	movs	r1, #0
 800d126:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d12a:	6865      	ldr	r5, [r4, #4]
 800d12c:	60a5      	str	r5, [r4, #8]
 800d12e:	2d00      	cmp	r5, #0
 800d130:	bfa2      	ittt	ge
 800d132:	6821      	ldrge	r1, [r4, #0]
 800d134:	f021 0104 	bicge.w	r1, r1, #4
 800d138:	6021      	strge	r1, [r4, #0]
 800d13a:	b90e      	cbnz	r6, 800d140 <_printf_i+0x114>
 800d13c:	2d00      	cmp	r5, #0
 800d13e:	d04b      	beq.n	800d1d8 <_printf_i+0x1ac>
 800d140:	4615      	mov	r5, r2
 800d142:	fbb6 f1f3 	udiv	r1, r6, r3
 800d146:	fb03 6711 	mls	r7, r3, r1, r6
 800d14a:	5dc7      	ldrb	r7, [r0, r7]
 800d14c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d150:	4637      	mov	r7, r6
 800d152:	42bb      	cmp	r3, r7
 800d154:	460e      	mov	r6, r1
 800d156:	d9f4      	bls.n	800d142 <_printf_i+0x116>
 800d158:	2b08      	cmp	r3, #8
 800d15a:	d10b      	bne.n	800d174 <_printf_i+0x148>
 800d15c:	6823      	ldr	r3, [r4, #0]
 800d15e:	07de      	lsls	r6, r3, #31
 800d160:	d508      	bpl.n	800d174 <_printf_i+0x148>
 800d162:	6923      	ldr	r3, [r4, #16]
 800d164:	6861      	ldr	r1, [r4, #4]
 800d166:	4299      	cmp	r1, r3
 800d168:	bfde      	ittt	le
 800d16a:	2330      	movle	r3, #48	; 0x30
 800d16c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d170:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d174:	1b52      	subs	r2, r2, r5
 800d176:	6122      	str	r2, [r4, #16]
 800d178:	f8cd a000 	str.w	sl, [sp]
 800d17c:	464b      	mov	r3, r9
 800d17e:	aa03      	add	r2, sp, #12
 800d180:	4621      	mov	r1, r4
 800d182:	4640      	mov	r0, r8
 800d184:	f7ff fee4 	bl	800cf50 <_printf_common>
 800d188:	3001      	adds	r0, #1
 800d18a:	d14a      	bne.n	800d222 <_printf_i+0x1f6>
 800d18c:	f04f 30ff 	mov.w	r0, #4294967295
 800d190:	b004      	add	sp, #16
 800d192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d196:	6823      	ldr	r3, [r4, #0]
 800d198:	f043 0320 	orr.w	r3, r3, #32
 800d19c:	6023      	str	r3, [r4, #0]
 800d19e:	4833      	ldr	r0, [pc, #204]	; (800d26c <_printf_i+0x240>)
 800d1a0:	2778      	movs	r7, #120	; 0x78
 800d1a2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d1a6:	6823      	ldr	r3, [r4, #0]
 800d1a8:	6829      	ldr	r1, [r5, #0]
 800d1aa:	061f      	lsls	r7, r3, #24
 800d1ac:	f851 6b04 	ldr.w	r6, [r1], #4
 800d1b0:	d402      	bmi.n	800d1b8 <_printf_i+0x18c>
 800d1b2:	065f      	lsls	r7, r3, #25
 800d1b4:	bf48      	it	mi
 800d1b6:	b2b6      	uxthmi	r6, r6
 800d1b8:	07df      	lsls	r7, r3, #31
 800d1ba:	bf48      	it	mi
 800d1bc:	f043 0320 	orrmi.w	r3, r3, #32
 800d1c0:	6029      	str	r1, [r5, #0]
 800d1c2:	bf48      	it	mi
 800d1c4:	6023      	strmi	r3, [r4, #0]
 800d1c6:	b91e      	cbnz	r6, 800d1d0 <_printf_i+0x1a4>
 800d1c8:	6823      	ldr	r3, [r4, #0]
 800d1ca:	f023 0320 	bic.w	r3, r3, #32
 800d1ce:	6023      	str	r3, [r4, #0]
 800d1d0:	2310      	movs	r3, #16
 800d1d2:	e7a7      	b.n	800d124 <_printf_i+0xf8>
 800d1d4:	4824      	ldr	r0, [pc, #144]	; (800d268 <_printf_i+0x23c>)
 800d1d6:	e7e4      	b.n	800d1a2 <_printf_i+0x176>
 800d1d8:	4615      	mov	r5, r2
 800d1da:	e7bd      	b.n	800d158 <_printf_i+0x12c>
 800d1dc:	682b      	ldr	r3, [r5, #0]
 800d1de:	6826      	ldr	r6, [r4, #0]
 800d1e0:	6961      	ldr	r1, [r4, #20]
 800d1e2:	1d18      	adds	r0, r3, #4
 800d1e4:	6028      	str	r0, [r5, #0]
 800d1e6:	0635      	lsls	r5, r6, #24
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	d501      	bpl.n	800d1f0 <_printf_i+0x1c4>
 800d1ec:	6019      	str	r1, [r3, #0]
 800d1ee:	e002      	b.n	800d1f6 <_printf_i+0x1ca>
 800d1f0:	0670      	lsls	r0, r6, #25
 800d1f2:	d5fb      	bpl.n	800d1ec <_printf_i+0x1c0>
 800d1f4:	8019      	strh	r1, [r3, #0]
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	6123      	str	r3, [r4, #16]
 800d1fa:	4615      	mov	r5, r2
 800d1fc:	e7bc      	b.n	800d178 <_printf_i+0x14c>
 800d1fe:	682b      	ldr	r3, [r5, #0]
 800d200:	1d1a      	adds	r2, r3, #4
 800d202:	602a      	str	r2, [r5, #0]
 800d204:	681d      	ldr	r5, [r3, #0]
 800d206:	6862      	ldr	r2, [r4, #4]
 800d208:	2100      	movs	r1, #0
 800d20a:	4628      	mov	r0, r5
 800d20c:	f7f3 f810 	bl	8000230 <memchr>
 800d210:	b108      	cbz	r0, 800d216 <_printf_i+0x1ea>
 800d212:	1b40      	subs	r0, r0, r5
 800d214:	6060      	str	r0, [r4, #4]
 800d216:	6863      	ldr	r3, [r4, #4]
 800d218:	6123      	str	r3, [r4, #16]
 800d21a:	2300      	movs	r3, #0
 800d21c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d220:	e7aa      	b.n	800d178 <_printf_i+0x14c>
 800d222:	6923      	ldr	r3, [r4, #16]
 800d224:	462a      	mov	r2, r5
 800d226:	4649      	mov	r1, r9
 800d228:	4640      	mov	r0, r8
 800d22a:	47d0      	blx	sl
 800d22c:	3001      	adds	r0, #1
 800d22e:	d0ad      	beq.n	800d18c <_printf_i+0x160>
 800d230:	6823      	ldr	r3, [r4, #0]
 800d232:	079b      	lsls	r3, r3, #30
 800d234:	d413      	bmi.n	800d25e <_printf_i+0x232>
 800d236:	68e0      	ldr	r0, [r4, #12]
 800d238:	9b03      	ldr	r3, [sp, #12]
 800d23a:	4298      	cmp	r0, r3
 800d23c:	bfb8      	it	lt
 800d23e:	4618      	movlt	r0, r3
 800d240:	e7a6      	b.n	800d190 <_printf_i+0x164>
 800d242:	2301      	movs	r3, #1
 800d244:	4632      	mov	r2, r6
 800d246:	4649      	mov	r1, r9
 800d248:	4640      	mov	r0, r8
 800d24a:	47d0      	blx	sl
 800d24c:	3001      	adds	r0, #1
 800d24e:	d09d      	beq.n	800d18c <_printf_i+0x160>
 800d250:	3501      	adds	r5, #1
 800d252:	68e3      	ldr	r3, [r4, #12]
 800d254:	9903      	ldr	r1, [sp, #12]
 800d256:	1a5b      	subs	r3, r3, r1
 800d258:	42ab      	cmp	r3, r5
 800d25a:	dcf2      	bgt.n	800d242 <_printf_i+0x216>
 800d25c:	e7eb      	b.n	800d236 <_printf_i+0x20a>
 800d25e:	2500      	movs	r5, #0
 800d260:	f104 0619 	add.w	r6, r4, #25
 800d264:	e7f5      	b.n	800d252 <_printf_i+0x226>
 800d266:	bf00      	nop
 800d268:	0800d3e1 	.word	0x0800d3e1
 800d26c:	0800d3f2 	.word	0x0800d3f2

0800d270 <memmove>:
 800d270:	4288      	cmp	r0, r1
 800d272:	b510      	push	{r4, lr}
 800d274:	eb01 0402 	add.w	r4, r1, r2
 800d278:	d902      	bls.n	800d280 <memmove+0x10>
 800d27a:	4284      	cmp	r4, r0
 800d27c:	4623      	mov	r3, r4
 800d27e:	d807      	bhi.n	800d290 <memmove+0x20>
 800d280:	1e43      	subs	r3, r0, #1
 800d282:	42a1      	cmp	r1, r4
 800d284:	d008      	beq.n	800d298 <memmove+0x28>
 800d286:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d28a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d28e:	e7f8      	b.n	800d282 <memmove+0x12>
 800d290:	4402      	add	r2, r0
 800d292:	4601      	mov	r1, r0
 800d294:	428a      	cmp	r2, r1
 800d296:	d100      	bne.n	800d29a <memmove+0x2a>
 800d298:	bd10      	pop	{r4, pc}
 800d29a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d29e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d2a2:	e7f7      	b.n	800d294 <memmove+0x24>

0800d2a4 <_sbrk_r>:
 800d2a4:	b538      	push	{r3, r4, r5, lr}
 800d2a6:	4d06      	ldr	r5, [pc, #24]	; (800d2c0 <_sbrk_r+0x1c>)
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	4604      	mov	r4, r0
 800d2ac:	4608      	mov	r0, r1
 800d2ae:	602b      	str	r3, [r5, #0]
 800d2b0:	f7f6 f9e6 	bl	8003680 <_sbrk>
 800d2b4:	1c43      	adds	r3, r0, #1
 800d2b6:	d102      	bne.n	800d2be <_sbrk_r+0x1a>
 800d2b8:	682b      	ldr	r3, [r5, #0]
 800d2ba:	b103      	cbz	r3, 800d2be <_sbrk_r+0x1a>
 800d2bc:	6023      	str	r3, [r4, #0]
 800d2be:	bd38      	pop	{r3, r4, r5, pc}
 800d2c0:	20000d40 	.word	0x20000d40

0800d2c4 <_realloc_r>:
 800d2c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2c8:	4680      	mov	r8, r0
 800d2ca:	4614      	mov	r4, r2
 800d2cc:	460e      	mov	r6, r1
 800d2ce:	b921      	cbnz	r1, 800d2da <_realloc_r+0x16>
 800d2d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2d4:	4611      	mov	r1, r2
 800d2d6:	f7ff bc57 	b.w	800cb88 <_malloc_r>
 800d2da:	b92a      	cbnz	r2, 800d2e8 <_realloc_r+0x24>
 800d2dc:	f7ff fbe8 	bl	800cab0 <_free_r>
 800d2e0:	4625      	mov	r5, r4
 800d2e2:	4628      	mov	r0, r5
 800d2e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2e8:	f000 f81b 	bl	800d322 <_malloc_usable_size_r>
 800d2ec:	4284      	cmp	r4, r0
 800d2ee:	4607      	mov	r7, r0
 800d2f0:	d802      	bhi.n	800d2f8 <_realloc_r+0x34>
 800d2f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d2f6:	d812      	bhi.n	800d31e <_realloc_r+0x5a>
 800d2f8:	4621      	mov	r1, r4
 800d2fa:	4640      	mov	r0, r8
 800d2fc:	f7ff fc44 	bl	800cb88 <_malloc_r>
 800d300:	4605      	mov	r5, r0
 800d302:	2800      	cmp	r0, #0
 800d304:	d0ed      	beq.n	800d2e2 <_realloc_r+0x1e>
 800d306:	42bc      	cmp	r4, r7
 800d308:	4622      	mov	r2, r4
 800d30a:	4631      	mov	r1, r6
 800d30c:	bf28      	it	cs
 800d30e:	463a      	movcs	r2, r7
 800d310:	f7ff fbc0 	bl	800ca94 <memcpy>
 800d314:	4631      	mov	r1, r6
 800d316:	4640      	mov	r0, r8
 800d318:	f7ff fbca 	bl	800cab0 <_free_r>
 800d31c:	e7e1      	b.n	800d2e2 <_realloc_r+0x1e>
 800d31e:	4635      	mov	r5, r6
 800d320:	e7df      	b.n	800d2e2 <_realloc_r+0x1e>

0800d322 <_malloc_usable_size_r>:
 800d322:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d326:	1f18      	subs	r0, r3, #4
 800d328:	2b00      	cmp	r3, #0
 800d32a:	bfbc      	itt	lt
 800d32c:	580b      	ldrlt	r3, [r1, r0]
 800d32e:	18c0      	addlt	r0, r0, r3
 800d330:	4770      	bx	lr
	...

0800d334 <_init>:
 800d334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d336:	bf00      	nop
 800d338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d33a:	bc08      	pop	{r3}
 800d33c:	469e      	mov	lr, r3
 800d33e:	4770      	bx	lr

0800d340 <_fini>:
 800d340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d342:	bf00      	nop
 800d344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d346:	bc08      	pop	{r3}
 800d348:	469e      	mov	lr, r3
 800d34a:	4770      	bx	lr
