{"vcs1":{"timestamp_begin":1682289586.367033733, "rt":0.85, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1682289587.251518458, "rt":1.39, "ut":0.21, "st":0.22}}
{"link":{"timestamp_begin":1682289588.663229333, "rt":1.63, "ut":0.06, "st":1.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682289586.078036370}
{"VCS_COMP_START_TIME": 1682289586.078036370}
{"VCS_COMP_END_TIME": 1682289591.151467510}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340896}}
{"stitch_vcselab": {"peak_mem": 238988}}
