/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : d4a5e5a
Date     : Feb  9 2024
Type     : Engineering
Log Time   : Fri Feb  9 07:12:59 2024 GMT
#Unconstrained setup timing startpoint/endpoint

timing_node_id node_type node_name
-------------- --------- ---------
1 .input at (35,1) rx.inpad[0]
2 .input at (42,1) sw[0].inpad[0]
3 .input at (34,1) sw[1].inpad[0]
4 .input at (32,1) sw[2].inpad[0]
5 .input at (42,1) sw[3].inpad[0]
6 .input at (36,1) sw[4].inpad[0]
7 .input at (36,1) sw[5].inpad[0]
8 .input at (37,1) sw[6].inpad[0]
9 .input at (34,1) sw[7].inpad[0]
10 .input at (37,1) sw[8].inpad[0]
11 .input at (36,1) sw[9].inpad[0]
12 .input at (34,1) sw[10].inpad[0]
13 .input at (30,1) sw[11].inpad[0]
14 .input at (41,1) sw[12].inpad[0]
15 .input at (36,1) sw[13].inpad[0]
16 .input at (36,1) sw[14].inpad[0]
17 .input at (38,1) sw[15].inpad[0]
12833 dffre at (39,24) tx.Q[0]
74690 dffre at (42,25) iomem_rdata[16].D[0]
74692 dffre at (34,21) iomem_rdata[17].D[0]
74694 dffre at (32,28) iomem_rdata[18].D[0]
74696 dffre at (42,27) iomem_rdata[19].D[0]
74698 dffre at (36,22) iomem_rdata[20].D[0]
74700 dffre at (36,22) iomem_rdata[21].D[0]
74702 dffre at (37,25) iomem_rdata[22].D[0]
74704 dffre at (34,23) iomem_rdata[23].D[0]
74706 dffre at (37,24) iomem_rdata[24].D[0]
74708 dffre at (36,22) iomem_rdata[25].D[0]
74710 dffre at (34,26) iomem_rdata[26].D[0]
74712 dffre at (30,21) iomem_rdata[27].D[0]
74714 dffre at (41,21) iomem_rdata[28].D[0]
74716 dffre at (36,22) iomem_rdata[29].D[0]
74718 dffre at (36,23) iomem_rdata[30].D[0]
74720 dffre at (36,24) iomem_rdata[31].D[0]
83448 .output at (37,1) out:led[0].outpad[0]
83450 .output at (41,1) out:led[1].outpad[0]
83452 .output at (38,1) out:led[2].outpad[0]
83454 .output at (38,1) out:led[3].outpad[0]
83456 .output at (40,1) out:led[4].outpad[0]
83458 .output at (39,1) out:led[5].outpad[0]
83460 .output at (38,1) out:led[6].outpad[0]
83462 .output at (39,1) out:led[7].outpad[0]
83464 .output at (37,1) out:led[8].outpad[0]
83466 .output at (38,1) out:led[9].outpad[0]
83468 .output at (44,1) out:led[10].outpad[0]
83470 .output at (40,1) out:led[11].outpad[0]
83472 .output at (37,1) out:led[12].outpad[0]
83474 .output at (35,1) out:led[13].outpad[0]
83476 .output at (41,1) out:led[14].outpad[0]
83478 .output at (30,1) out:led[15].outpad[0]
91692 .output at (39,1) out:tx.outpad[0]

#End of unconstrained setup startpoint/endpoint report
