

================================================================
== Vitis HLS Report for 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'
================================================================
* Date:           Thu May 15 15:32:07 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Eindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                   |
    |   min   |         max         |    min    |     max     | min |         max         |                      Type                     |
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        3|  4611686009837453312|  30.000 ns|  4.6e+10 sec|    2|  4611686009837453312|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |                                   |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        |             Loop Name             |   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- VITIS_LOOP_52_1_VITIS_LOOP_53_2  |        1|  4611686009837453312|        24|          4|          1|  0 ~ 1152921502459363329|       yes|
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1350|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    192|    -|
|Register         |        -|    -|    1022|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1022|   1606|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_1_fu_510_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln52_2_fu_274_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln52_3_fu_312_p2               |         +|   0|  0|  53|          46|          46|
    |add_ln52_4_fu_400_p2               |         +|   0|  0|  46|          46|          46|
    |add_ln52_5_fu_416_p2               |         +|   0|  0|  46|          46|          46|
    |add_ln52_fu_240_p2                 |         +|   0|  0|  71|          64|           1|
    |add_ln53_fu_488_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln58_1_fu_619_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln58_fu_615_p2                 |         +|   0|  0|  32|          32|          32|
    |empty_28_fu_449_p2                 |         +|   0|  0|  47|          47|          47|
    |empty_29_fu_482_p2                 |         +|   0|  0|  47|          47|          47|
    |empty_30_fu_547_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_31_fu_553_p2                 |         +|   0|  0|  71|          64|          64|
    |p_add14_fu_378_p2                  |         +|   0|  0|  54|          47|          47|
    |p_add16_fu_466_p2                  |         +|   0|  0|  47|          47|          47|
    |p_add21_fu_348_p2                  |         +|   0|  0|  54|          47|          47|
    |p_add23_fu_433_p2                  |         +|   0|  0|  47|          47|          47|
    |sum_1_fu_623_p2                    |         +|   0|  0|  32|          32|          32|
    |tmp16_fu_542_p2                    |         +|   0|  0|  71|          64|          64|
    |sub_ln61_1_fu_666_p2               |         -|   0|  0|  38|           1|          31|
    |sub_ln61_fu_647_p2                 |         -|   0|  0|  39|           1|          32|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage0_iter6  |       and|   0|  0|   2|           1|           1|
    |first_iter_2_fu_318_p2             |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln52_fu_235_p2                |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln53_1_fu_497_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln53_fu_258_p2                |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_io                 |        or|   0|  0|   2|           1|           1|
    |select_ln52_1_fu_280_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln52_fu_266_p3              |    select|   0|  0|  31|           1|          31|
    |select_ln61_fu_675_p3              |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1350|        1071|        1070|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_blk_n_B                      |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |i_fu_132                          |   9|          2|   32|         64|
    |indvar_flatten37_fu_136           |   9|          2|   64|        128|
    |j_fu_128                          |   9|          2|   31|         62|
    |m_axi_gmem_ARADDR                 |  14|          3|   64|        192|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 192|         42|  206|        479|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln52_3_reg_753                |  38|   0|   46|          8|
    |add_ln52_5_reg_772                |  42|   0|   46|          4|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_28_reg_777                  |  42|   0|   47|          5|
    |empty_29_reg_782                  |  42|   0|   47|          5|
    |first_iter_2_reg_758              |   1|   0|    1|          0|
    |gmem_addr_4_read_1_reg_819        |  32|   0|   32|          0|
    |gmem_addr_4_reg_796               |  64|   0|   64|          0|
    |gmem_addr_5_read_1_reg_829        |  32|   0|   32|          0|
    |gmem_addr_5_read_reg_824          |  32|   0|   32|          0|
    |gmem_addr_5_reg_802               |  64|   0|   64|          0|
    |i_fu_132                          |  32|   0|   32|          0|
    |icmp_ln52_reg_733                 |   1|   0|    1|          0|
    |icmp_ln53_1_reg_787               |   1|   0|    1|          0|
    |indvar_flatten37_fu_136           |  64|   0|   64|          0|
    |j_fu_128                          |  31|   0|   31|          0|
    |p_add14_reg_767                   |  38|   0|   47|          9|
    |p_add21_reg_762                   |  38|   0|   47|          9|
    |select_ln52_1_reg_743             |  32|   0|   32|          0|
    |select_ln52_reg_737               |  31|   0|   31|          0|
    |select_ln61_reg_849               |  31|   0|   31|          0|
    |sext_ln53_mid2_v_reg_791          |  62|   0|   62|          0|
    |sum_1_reg_834                     |  32|   0|   32|          0|
    |sum_reg_814                       |  32|   0|   32|          0|
    |tmp_15_reg_839                    |   1|   0|    1|          0|
    |tmp_7_reg_844                     |  30|   0|   30|          0|
    |zext_ln20_cast_reg_728            |  32|   0|   64|         32|
    |icmp_ln52_reg_733                 |  64|  32|    1|          0|
    |icmp_ln53_1_reg_787               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1022|  64|  968|         72|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                    gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                    gmem|       pointer|
|div2_i               |   in|   32|     ap_none|                                                  div2_i|        scalar|
|bound                |   in|   64|     ap_none|                                                   bound|        scalar|
|input_r              |   in|   64|     ap_none|                                                 input_r|        scalar|
|zext_ln20            |   in|   32|     ap_none|                                               zext_ln20|        scalar|
|avg_out              |   in|   64|     ap_none|                                                 avg_out|        scalar|
+---------------------+-----+-----+------------+--------------------------------------------------------+--------------+

