 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 08:32:22 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Thu Nov 19 08:32:22 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis
Library Name:      khu_sensor_pad_08_chip_finish
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        30208
    Number of Pins:                168717
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                32595
    Average Pins Per Net (Signal): 3.09109

Chip Utilization:
    Total Std Cell Area:           437885.71
    Total Pad Cell Area:           462403.20
    Core Size:     width 1024.76, height 1022.40; area 1047714.62
    Pad Core Size: width 1124.76, height 1124.76; area 1265085.06
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         41.79% 
    Cell/Core Ratio:               41.79%
    Cell/Chip Ratio:               45.93%
    Number of Cell Rows:            284

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3546
	fd3qd1_hd	STD	2434
	oa22d1_hd	STD	2058
	nd2d1_hd	STD	2056
	fd2qd1_hd	STD	2037
	xn2d1_hd	STD	1926
	fad1_hd		STD	1712
	nr2d1_hd	STD	1409
	scg2d2_hd	STD	1131
	nid2_hd		STD	1115
	ao22d1_hd	STD	1077
	ivd2_hd		STD	800
	oa21d1_hd	STD	782
	nid1_hd		STD	611
	had1_hd		STD	552
	oa211d1_hd	STD	497
	ao21d1_hd	STD	481
	ivd12_hd	STD	393
	ivd4_hd		STD	355
	clkxo2d2_hd	STD	333
	nr4d1_hd	STD	303
	ad2d1_hd	STD	278
	nd3d1_hd	STD	262
	nd4d1_hd	STD	209
	nr3d1_hd	STD	205
	fd3qd2_hd	STD	201
	nr2bd1_hd	STD	194
	or2d1_hd	STD	188
	fds2eqd1_hd	STD	179
	cglpd1_hd	STD	174
	nd2bd1_hd	STD	166
	scg4d1_hd	STD	144
	fd1eqd1_hd	STD	132
	scg6d1_hd	STD	131
	fd1qd1_hd	STD	117
	fad4_hd		STD	103
	ivd3_hd		STD	100
	ao211d1_hd	STD	95
	ivd6_hd		STD	93
	ivd8_hd		STD	91
	mx2d1_hd	STD	86
	scg13d1_hd	STD	83
	clknd2d4_hd	STD	75
	scg15d1_hd	STD	70
	nr2ad1_hd	STD	67
	oa22ad1_hd	STD	66
	scg14d1_hd	STD	59
	scg16d1_hd	STD	52
	scg17d1_hd	STD	46
	nd3bd1_hd	STD	42
	or4d1_hd	STD	42
	nr2d4_hd	STD	40
	clkxo2d1_hd	STD	39
	fd2d1_hd	STD	34
	scg20d1_hd	STD	32
	oa22d2_hd	STD	31
	or2d2_hd	STD	29
	ad4d1_hd	STD	28
	scg5d1_hd	STD	27
	scg22d1_hd	STD	25
	nr2d2_hd	STD	24
	xo3d1_hd	STD	23
	scg18d1_hd	STD	23
	oa21d2_hd	STD	23
	scg2d1_hd	STD	21
	fds2d1_hd	STD	20
	clknd2d2_hd	STD	20
	scg9d1_hd	STD	19
	ad3d1_hd	STD	18
	fd2qd2_hd	STD	18
	ad2d2_hd	STD	18
	oa211d2_hd	STD	16
	ivd16_hd	STD	16
	scg12d1_hd	STD	15
	scg10d1_hd	STD	14
	nr2d6_hd	STD	14
	ad2d4_hd	STD	12
	ao21d4_hd	STD	12
	scg20d2_hd	STD	12
	fd2qd4_hd	STD	11
	or3d1_hd	STD	11
	ao21d2_hd	STD	11
	scg21d1_hd	STD	10
	fds2eqd2_hd	STD	9
	mx2id1_hd	STD	9
	nr4d2_hd	STD	9
	nid4_hd		STD	8
	nid6_hd		STD	8
	nd2d2_hd	STD	7
	oa21d4_hd	STD	7
	fd1qd2_hd	STD	6
	ao22d2_hd	STD	6
	fd1eqd2_hd	STD	6
	scg11d1_hd	STD	5
	fad2_hd		STD	5
	scg22d2_hd	STD	5
	ivd20_hd	STD	5
	ao22ad1_hd	STD	4
	fj2d1_hd	STD	4
	xo2d2_hd	STD	4
	xo2d4_hd	STD	4
	ao22d4_hd	STD	4
	xn2d2_hd	STD	4
	nr3d2_hd	STD	3
	nid8_hd		STD	3
	scg8d1_hd	STD	3
	or2d4_hd	STD	3
	nd3d2_hd	STD	3
	nid16_hd	STD	3
	xo2d1_hd	STD	2
	mx4d1_hd	STD	2
	nd2d6_hd	STD	2
	or2d8_hd	STD	2
	or3d2_hd	STD	2
	nr4d4_hd	STD	2
	scg9d2_hd	STD	2
	clknd2d6_hd	STD	2
	fd3qd4_hd	STD	2
	nid3_hd		STD	2
	ivd24_hd	STD	2
	or2bd2_hd	STD	2
	oa31d1_hd	STD	1
	fds2d2_hd	STD	1
	oa32d1_hd	STD	1
	clkmx2d1_hd	STD	1
	nd2d4_hd	STD	1
	fd3d1_hd	STD	1
	ao31d1_hd	STD	1
	scg16d2_hd	STD	1
	scg13d2_hd	STD	1
	clknd2d1_hd	STD	1
	clkad2d1_hd	STD	1
	ad3d2_hd	STD	1
	nid12_hd	STD	1
	nr3ad1_hd	STD	1
	ad2bd4_hd	STD	1
	nid20_hd	STD	1
	nid24_hd	STD	1
	oa21d8_hd	STD	1
	scg2d4_hd	STD	1
	ft2d4_hd	STD	1
	ad2bd2_hd	STD	1
	scg6d2_hd	STD	1
	ad3d4_hd	STD	1
	iofillerh5_p	IO	48
	iofillerh10_p	IO	22
	vssoh_p		IO	12
	vdd33oph_p	IO	10
	vssiph_p	IO	8
	vdd12ih_p	IO	8
	phob12_p	IO	6
	vdd12ih_core_p	IO	5
	iofillerh30_p	IO	4
	phic_p		IO	3
	phbct12_p	IO	2
	phbct24_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  3.34	 on layer (1)	 MET1
    Average gCell capacity  5.61	 on layer (2)	 MET2
    Average gCell capacity  6.34	 on layer (3)	 MET3
    Average gCell capacity  5.95	 on layer (4)	 MET4
    Average gCell capacity  6.32	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =    10 Max = 0 GRCs =    84 (0.03%)
    Initial. H routing: Overflow =     3 Max = 0 (GRCs = 28) GRCs =    28 (0.02%)
    Initial. V routing: Overflow =     7 Max = 0 (GRCs = 56) GRCs =    56 (0.04%)
     
    phase1. Both Dirs: Overflow =    10 Max = 0 GRCs =    84 (0.03%)
    phase1. H routing: Overflow =     3 Max = 0 (GRCs = 28) GRCs =    28 (0.02%)
    phase1. V routing: Overflow =     7 Max = 0 (GRCs = 56) GRCs =    56 (0.04%)
     
    phase2. Both Dirs: Overflow =    81 Max = 1 GRCs =   123 (0.04%)
    phase2. H routing: Overflow =    48 Max = 1 (GRCs = 45) GRCs =    58 (0.04%)
    phase2. V routing: Overflow =    33 Max = 1 (GRCs = 26) GRCs =    65 (0.04%)
     
    Total Wire Length = 319.94
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 0.00
    Layer MET3 wire length = 0.00
    Layer MET4 wire length = 319.94
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 245
    Via VIA12 count = 49
    Via VIA23 count = 49
    Via VIA34 count = 73
    Via VIA45 count = 74
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2701

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 264 of 374

    Number of wires with overlap after iteration 1 = 143 of 254

    Total MET1 wire length: 0.0
    Total MET2 wire length: 53.5
    Total MET3 wire length: 42.1
    Total MET4 wire length: 350.4
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 446.0

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2701

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 59: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 60: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 61: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 62: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	@@@@ Total number of instance ports with antenna violations =	3
     
    Iteration 63: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Elapsed real time: 0:00:06
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:05 total = 0:00:05
    Total Proc Memory(MB): 2774
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:05
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 3 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	Min-max layer : 1
    	Short : 2
    Total number of nets = 32595
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 3
    Total number of antenna violations = 1
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2774
     
    Cumulative run time upto current stage: Elapsed = 0:00:07 CPU = 0:00:06
     
    Total Wire Length =                    1240367 micron
    Total Number of Contacts =             262809
    Total Number of Wires =                227946
    Total Number of PtConns =              2475
    Total Number of Routed Wires =       227946
    Total Routed Wire Length =           1239239 micron
    Total Number of Routed Contacts =       262809
    	Layer           MET1 :      58164 micron
    	Layer           MET2 :     358235 micron
    	Layer           MET3 :     558350 micron
    	Layer           MET4 :     265613 micron
    	Layer           MET5 :          5 micron
    	Layer           MET6 :          0 micron
    	Via            VIA45 :        918
    	Via        VIA45_1x2 :         58
    	Via        VIA45_2x1 :          1
    	Via            VIA34 :       4677
    	Via       VIA34(rot) :        145
    	Via        VIA34_2x1 :      26902
    	Via   VIA34(rot)_1x2 :         32
    	Via   VIA34(rot)_2x1 :         11
    	Via        VIA34_1x2 :       3532
    	Via            VIA23 :       3862
    	Via       VIA23(rot) :          7
    	Via        VIA23_1x2 :      76185
    	Via   VIA23(rot)_2x1 :         25
    	Via   VIA23(rot)_1x2 :        391
    	Via        VIA23_2x1 :      27587
    	Via            VIA12 :      77160
    	Via       VIA12(rot) :       3063
    	Via        VIA12_2x1 :       5728
    	Via   VIA12(rot)_1x2 :      11341
    	Via   VIA12(rot)_2x1 :       1914
    	Via        VIA12_1x2 :      19270
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
            Weight 1     = 32.29% (38253   vias)
            Un-optimized = 67.71% (80223   vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
            Weight 1     = 96.42% (104188  vias)
            Un-optimized =  3.58% (3869    vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
            Weight 1     = 86.34% (30477   vias)
            Un-optimized = 13.66% (4822    vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
            Weight 1     =  6.04% (59      vias)
            Un-optimized = 93.96% (918     vias)
     
      Total double via conversion rate    = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
     
      The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
            Weight 1     = 32.29% (38253   vias)
            Un-optimized = 67.71% (80223   vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
            Weight 1     = 96.42% (104188  vias)
            Un-optimized =  3.58% (3869    vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
            Weight 1     = 86.34% (30477   vias)
            Un-optimized = 13.66% (4822    vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
            Weight 1     =  6.04% (59      vias)
            Un-optimized = 93.96% (918     vias)
     

DRC information: 
      Short: 2 
      Min-max layer: 1 
      Antenna: 1 
      Total error number: 4

Ring Wiring Statistics:
    metal3 Wire Length(count):               4236.64(4)
    metal4 Wire Length(count):               4212.44(4)
    metal5 Wire Length(count):               2215.42(2)
    metal6 Wire Length(count):               2226.56(2)
  ==============================================
    Total Wire Length(count):               12891.06(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              50855.04(48)
    metal6 Wire Length(count):              50564.64(48)
  ==============================================
    Total Wire Length(count):              101419.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             418208.21(628)
    metal5 Wire Length(count):                 63.68(301)
  ==============================================
    Total Wire Length(count):              418271.89(929)
    Number of via1 Contacts:           7199
    Number of via2 Contacts:           7142
    Number of via3 Contacts:           7142
    Number of via4 Contacts:           6692
    Number of via5 Contacts:           6359
  ==============================================
    Total Number of Contacts:    34534

Signal Wiring Statistics:
    metal1 Wire Length(count):              58140.05(3598)
    metal2 Wire Length(count):             357412.85(116856)
    metal3 Wire Length(count):             528972.72(75246)
    metal4 Wire Length(count):             231725.69(18897)
    metal5 Wire Length(count):                  5.34(1)
  ==============================================
    Total Wire Length(count):             1176256.65(214598)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             79752	       67.7
        via1_1x2       VIA12(2)             21150	       17.9
        via1_2x1       VIA12(2)             16981	       14.4
 Default via for layer via1:                   67.7%
 Yield-optmized via for layer via1:            32.3%

        via2           VIA23(4)              3201	       2.98
        via2_2x1       VIA23(4)             27970	       26.1
        via2_1x2       VIA23(4)             76181	         71
 Default via for layer via2:                   2.98%
 Yield-optmized via for layer via2:            97%

        via3           VIA34(6)               709	       2.28
        via3_1x2       VIA34(6)              3535	       11.3
        via3_2x1       VIA34(6)             26918	       86.4
 Default via for layer via3:                   2.28%
 Yield-optmized via for layer via3:            97.7%

        via4           VIA45(8)                 1	         50
        via4_1x2       VIA45(8)                 1	         50
 Default via for layer via4:                   50%
 Yield-optmized via for layer via4:            50%


 Double Via rate for all layers:           67.4%
  ==============================================
    Total Number of Contacts:    256399

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         58050.93 ( 9.61%)            89.12 ( 0.02%)
    metal2         15785.86 ( 2.61%)        341626.99 (59.71%)
    metal3        526711.24 (87.19%)          2261.48 ( 0.40%)
    metal4          3565.81 ( 0.59%)        228159.88 (39.88%)
    metal5             5.34 ( 0.00%)             0.00 ( 0.00%)
  ==============================================================
    Total         604119.18                 572137.47
1
