

================================================================
== Synthesis Summary Report of 'kernel'
================================================================
+ General Information: 
    * Date:           Fri Jul 14 14:26:51 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        fpga
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplusRFSOC
    * Target device:  xczu28dr-ffvg1517-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |            |            |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |+ kernel                                             |     -|  0.00|        -|          -|         -|        -|     -|        no|  16 (~0%)|  14 (~0%)|  7380 (~0%)|   7304 (1%)|    -|
    | + kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2   |     -|  0.00|      258|  2.580e+03|         -|      258|     -|        no|         -|         -|    12 (~0%)|    82 (~0%)|    -|
    |  o VITIS_LOOP_27_1_VITIS_LOOP_28_2                  |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|         -|         -|           -|           -|    -|
    | o VITIS_LOOP_65_1                                   |     -|  7.30|        -|          -|      2040|        -|     -|        no|         -|         -|           -|           -|    -|
    |  + kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3  |     -|  0.00|     1024|  1.024e+04|         -|     1024|     -|        no|   2 (~0%)|         -|  1597 (~0%)|  1130 (~0%)|    -|
    |   o VITIS_LOOP_69_2_VITIS_LOOP_71_3                 |    II|  7.30|     1022|  1.022e+04|        48|        5|   196|       yes|         -|         -|           -|           -|    -|
    |  + kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5  |     -|  0.00|      789|  7.890e+03|         -|      789|     -|        no|         -|         -|   213 (~0%)|   309 (~0%)|    -|
    |   o VITIS_LOOP_88_4_VITIS_LOOP_90_5                 |    II|  7.30|      787|  7.870e+03|         8|        4|   196|       yes|         -|         -|           -|           -|    -|
    |  + kernel_Pipeline_VITIS_LOOP_97_6                  |     -|  0.00|      103|  1.030e+03|         -|      103|     -|        no|         -|         -|  1187 (~0%)|   828 (~0%)|    -|
    |   o VITIS_LOOP_97_6                                 |    II|  7.30|      101|  1.010e+03|        50|        4|    14|       yes|         -|         -|           -|           -|    -|
    |  + kernel_Pipeline_VITIS_LOOP_104_7                 |     -|  0.00|       88|    880.000|         -|       88|     -|        no|         -|         -|   848 (~0%)|   729 (~0%)|    -|
    |   o VITIS_LOOP_104_7                                |    II|  7.30|       86|    860.000|        35|        4|    14|       yes|         -|         -|           -|           -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem1 | 1 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | v_1        | 0x10   | 32    | W      | Data signal of v                 |                                                                      |
| s_axi_control | v_2        | 0x14   | 32    | W      | Data signal of v                 |                                                                      |
| s_axi_control | convFPGA_1 | 0x1c   | 32    | W      | Data signal of convFPGA          |                                                                      |
| s_axi_control | convFPGA_2 | 0x20   | 32    | W      | Data signal of convFPGA          |                                                                      |
| s_axi_control | numIter_1  | 0x28   | 32    | W      | Data signal of numIter           |                                                                      |
| s_axi_control | numIter_2  | 0x2c   | 32    | W      | Data signal of numIter           |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| v        | inout     | double*       |
| convFPGA | out       | bool*         |
| numIter  | out       | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| v        | m_axi_gmem0   | interface |          |                                      |
| v        | s_axi_control | register  | offset   | name=v_1 offset=0x10 range=32        |
| v        | s_axi_control | register  | offset   | name=v_2 offset=0x14 range=32        |
| convFPGA | m_axi_gmem1   | interface |          |                                      |
| convFPGA | s_axi_control | register  | offset   | name=convFPGA_1 offset=0x1c range=32 |
| convFPGA | s_axi_control | register  | offset   | name=convFPGA_2 offset=0x20 range=32 |
| numIter  | m_axi_gmem1   | interface |          |                                      |
| numIter  | s_axi_control | register  | offset   | name=numIter_1 offset=0x28 range=32  |
| numIter  | s_axi_control | register  | offset   | name=numIter_2 offset=0x2c range=32  |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+-----------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location         |
+--------------+-----------+--------+-------+-----------------+-----------------------+
| m_axi_gmem0  | write     | 256    | 64    | VITIS_LOOP_27_1 | fpga/kernel.cpp:27:19 |
| m_axi_gmem0  | read      | 3      | 64    |                 |                       |
+--------------+-----------+--------+-------+-----------------+-----------------------+

* All M_AXI Variable Accesses
+--------------+----------+------------------------+-----------+--------------+--------+------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location        | Direction | Burst Status | Length | Loop             | Loop Location          | Resolution | Problem                                                                                                  |
+--------------+----------+------------------------+-----------+--------------+--------+------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | v        | fpga/kernel.cpp:29:25  | write     | Widen Fail   |        | VITIS_LOOP_28_2  | fpga/kernel.cpp:28:27  | 214-353    | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | v        | fpga/kernel.cpp:29:25  | write     | Inferred     | 256    | VITIS_LOOP_27_1  | fpga/kernel.cpp:27:19  |            |                                                                                                          |
| m_axi_gmem0  | v        | fpga/kernel.cpp:76:7   | read      | Widen Fail   |        |                  |                        | 214-353    | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | v        | fpga/kernel.cpp:76:25  | read      | Widen Fail   |        |                  |                        | 214-353    | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | v        | fpga/kernel.cpp:76:7   | read      | Fail         |        | VITIS_LOOP_71_3  | fpga/kernel.cpp:71:21  | 214-230    | Stride is incompatible                                                                                   |
| m_axi_gmem0  | v        | fpga/kernel.cpp:76:25  | read      | Fail         |        | VITIS_LOOP_71_3  | fpga/kernel.cpp:71:21  | 214-230    | Stride is incompatible                                                                                   |
| m_axi_gmem0  | v        | fpga/kernel.cpp:76:7   | read      | Inferred     | 3      | VITIS_LOOP_71_3  | fpga/kernel.cpp:71:21  |            |                                                                                                          |
| m_axi_gmem0  | v        | fpga/kernel.cpp:76:25  | read      | Inferred     | 3      | VITIS_LOOP_71_3  | fpga/kernel.cpp:71:21  |            |                                                                                                          |
| m_axi_gmem0  | v        | fpga/kernel.cpp:77:28  | read      | Fail         |        | VITIS_LOOP_71_3  | fpga/kernel.cpp:71:21  | 214-230    | Stride is incompatible                                                                                   |
| m_axi_gmem0  | v        | fpga/kernel.cpp:77:7   | read      | Fail         |        | VITIS_LOOP_71_3  | fpga/kernel.cpp:71:21  | 214-230    | Stride is incompatible                                                                                   |
| m_axi_gmem0  | v        | fpga/kernel.cpp:79:29  | read      | Widen Fail   |        |                  |                        | 214-353    | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | v        | fpga/kernel.cpp:79:29  | read      | Fail         |        | VITIS_LOOP_71_3  | fpga/kernel.cpp:71:21  | 214-230    | Stride is incompatible                                                                                   |
| m_axi_gmem0  | v        | fpga/kernel.cpp:79:29  | read      | Inferred     | 3      | VITIS_LOOP_71_3  | fpga/kernel.cpp:71:21  |            |                                                                                                          |
| m_axi_gmem0  | v        | fpga/kernel.cpp:92:17  | write     | Fail         |        | VITIS_LOOP_90_5  | fpga/kernel.cpp:90:21  | 214-230    | Stride is incompatible                                                                                   |
| m_axi_gmem0  |          | fpga/kernel.cpp:97:20  | write     | Fail         |        |                  |                        | 214-224    | Could not burst due to multiple potential writes to the same bundle in the same region.                  |
| m_axi_gmem0  |          | fpga/kernel.cpp:97:20  | read      | Fail         |        |                  |                        | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.                   |
| m_axi_gmem0  | v        | fpga/kernel.cpp:99:19  | read      | Widen Fail   |        | VITIS_LOOP_97_6  | fpga/kernel.cpp:97:20  | 214-353    | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | v        | fpga/kernel.cpp:99:17  | write     | Fail         |        |                  |                        | 214-231    | Access is clobbered by load                                                                              |
| m_axi_gmem0  | v        | fpga/kernel.cpp:99:19  | read      | Inferred     | 14     | VITIS_LOOP_97_6  | fpga/kernel.cpp:97:20  |            |                                                                                                          |
| m_axi_gmem0  | v        | fpga/kernel.cpp:100:23 | write     | Widen Fail   |        | VITIS_LOOP_97_6  | fpga/kernel.cpp:97:20  | 214-353    | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | v        | fpga/kernel.cpp:100:25 | read      | Widen Fail   |        | VITIS_LOOP_97_6  | fpga/kernel.cpp:97:20  | 214-353    | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | v        | fpga/kernel.cpp:100:23 | write     | Inferred     | 14     | VITIS_LOOP_97_6  | fpga/kernel.cpp:97:20  |            |                                                                                                          |
| m_axi_gmem0  | v        | fpga/kernel.cpp:100:25 | read      | Inferred     | 14     | VITIS_LOOP_97_6  | fpga/kernel.cpp:97:20  |            |                                                                                                          |
| m_axi_gmem0  | v        | fpga/kernel.cpp:101:14 | read      | Fail         |        |                  |                        | 214-231    | Access is clobbered by store                                                                             |
| m_axi_gmem0  | v        | fpga/kernel.cpp:106:17 | write     | Fail         |        | VITIS_LOOP_104_7 | fpga/kernel.cpp:104:21 | 214-230    | Stride is incompatible                                                                                   |
| m_axi_gmem0  | v        | fpga/kernel.cpp:106:19 | read      | Fail         |        | VITIS_LOOP_104_7 | fpga/kernel.cpp:104:21 | 214-230    | Stride is incompatible                                                                                   |
| m_axi_gmem0  | v        | fpga/kernel.cpp:107:23 | write     | Fail         |        | VITIS_LOOP_104_7 | fpga/kernel.cpp:104:21 | 214-230    | Stride is incompatible                                                                                   |
| m_axi_gmem0  | v        | fpga/kernel.cpp:107:25 | read      | Fail         |        | VITIS_LOOP_104_7 | fpga/kernel.cpp:104:21 | 214-230    | Stride is incompatible                                                                                   |
+--------------+----------+------------------------+-----------+--------------+--------+------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+-------------+------+--------+---------+
| Name                                               | DSP | Pragma | Variable    | Op   | Impl   | Latency |
+----------------------------------------------------+-----+--------+-------------+------+--------+---------+
| + kernel                                           | 14  |        |             |      |        |         |
|   add_ln65_fu_311_p2                               | -   |        | add_ln65    | add  | fabric | 0       |
|   add_ln65_1_fu_316_p2                             | -   |        | add_ln65_1  | add  | fabric | 0       |
|   add_ln65_2_fu_321_p2                             | -   |        | add_ln65_2  | add  | fabric | 0       |
|   n_2_fu_416_p2                                    | -   |        | n_2         | add  | fabric | 0       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U30                | 11  |        | w           | dmul | maxdsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U33           | -   |        | e_3         | ddiv | fabric | 21      |
|  + kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 | 0   |        |             |      |        |         |
|    add_ln27_fu_97_p2                               | -   |        | add_ln27    | add  | fabric | 0       |
|  + kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 | 0   |        |             |      |        |         |
|    add_ln69_fu_263_p2                              | -   |        | add_ln69    | add  | fabric | 0       |
|    add_ln69_1_fu_303_p2                            | -   |        | add_ln69_1  | add  | fabric | 0       |
|    add_ln69_2_fu_317_p2                            | -   |        | add_ln69_2  | add  | fabric | 0       |
|    add_ln75_fu_339_p2                              | -   |        | add_ln75    | add  | fabric | 0       |
|    add_ln75_1_fu_369_p2                            | -   |        | add_ln75_1  | add  | fabric | 0       |
|    add_ln77_fu_398_p2                              | -   |        | add_ln77    | add  | fabric | 0       |
|    add_ln77_1_fu_452_p2                            | -   |        | add_ln77_1  | add  | fabric | 0       |
|    add_ln77_2_fu_481_p2                            | -   |        | add_ln77_2  | add  | fabric | 0       |
|    add_ln77_3_fu_496_p2                            | -   |        | add_ln77_3  | add  | fabric | 0       |
|    add_ln77_4_fu_534_p2                            | -   |        | add_ln77_4  | add  | fabric | 0       |
|    add_ln71_fu_404_p2                              | -   |        | add_ln71    | add  | fabric | 0       |
|  + kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 | 0   |        |             |      |        |         |
|    add_ln88_fu_177_p2                              | -   |        | add_ln88    | add  | fabric | 0       |
|    add_ln88_1_fu_203_p2                            | -   |        | add_ln88_1  | add  | fabric | 0       |
|    add_ln92_fu_244_p2                              | -   |        | add_ln92    | add  | fabric | 0       |
|    add_ln90_fu_260_p2                              | -   |        | add_ln90    | add  | fabric | 0       |
|  + kernel_Pipeline_VITIS_LOOP_97_6                 | 0   |        |             |      |        |         |
|    add_ln97_1_fu_242_p2                            | -   |        | add_ln97_1  | add  | fabric | 0       |
|    add_ln99_fu_252_p2                              | -   |        | add_ln99    | add  | fabric | 0       |
|    add_ln99_1_fu_295_p2                            | -   |        | add_ln99_1  | add  | fabric | 0       |
|    add_ln100_fu_320_p2                             | -   |        | add_ln100   | add  | fabric | 0       |
|    add_ln100_1_fu_324_p2                           | -   |        | add_ln100_1 | add  | fabric | 0       |
|    add_ln97_fu_258_p2                              | -   |        | add_ln97    | add  | fabric | 0       |
|  + kernel_Pipeline_VITIS_LOOP_104_7                | 0   |        |             |      |        |         |
|    add_ln106_fu_208_p2                             | -   |        | add_ln106   | add  | fabric | 0       |
|    add_ln106_1_fu_248_p2                           | -   |        | add_ln106_1 | add  | fabric | 0       |
|    add_ln107_fu_286_p2                             | -   |        | add_ln107   | add  | fabric | 0       |
|    add_ln107_1_fu_320_p2                           | -   |        | add_ln107_1 | add  | fabric | 0       |
|    add_ln104_fu_224_p2                             | -   |        | add_ln104   | add  | fabric | 0       |
+----------------------------------------------------+-----+--------+-------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------------------------------+------+------+--------+----------+---------+------+---------+
| Name                                               | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+----------------------------------------------------+------+------+--------+----------+---------+------+---------+
| + kernel                                           | 16   | 0    |        |          |         |      |         |
|   vp_U                                             | 4    | -    |        | vp       | ram_1p  | auto | 1       |
|  + kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 | 2    | 0    |        |          |         |      |         |
|    f_U                                             | 2    | -    |        | f        | rom_1p  | auto | 1       |
+----------------------------------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------+----------------------------------------+
| Type      | Options                                  | Location                               |
+-----------+------------------------------------------+----------------------------------------+
| interface | m_axi depth=16*16 port=v bundle=gmem0    | fpga/kernel.cpp:38 in kernel, v        |
| interface | m_axi depth=1 port=convFPGA bundle=gmem1 | fpga/kernel.cpp:39 in kernel, convFPGA |
| interface | m_axi depth=1 port=numIter bundle=gmem1  | fpga/kernel.cpp:40 in kernel, numIter  |
| interface | s_axilite port=v                         | fpga/kernel.cpp:42 in kernel, v        |
| interface | s_axilite port=convFPGA                  | fpga/kernel.cpp:43 in kernel, convFPGA |
| interface | s_axilite port=numIter                   | fpga/kernel.cpp:44 in kernel, numIter  |
| interface | s_axilite port=return                    | fpga/kernel.cpp:49 in kernel, return   |
+-----------+------------------------------------------+----------------------------------------+


