
Zone2_LOCAL2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078a4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  080079b4  080079b4  000089b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ac8  08007ac8  00009014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007ac8  08007ac8  00009014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007ac8  08007ac8  00009014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ac8  08007ac8  00008ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007acc  08007acc  00008acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08007ad0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c00  20000014  08007ae4  00009014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c14  08007ae4  00009c14  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001502b  00000000  00000000  0000903d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003213  00000000  00000000  0001e068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001260  00000000  00000000  00021280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e3b  00000000  00000000  000224e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000037c7  00000000  00000000  0002331b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013964  00000000  00000000  00026ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000911bc  00000000  00000000  0003a446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb602  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ca0  00000000  00000000  000cb648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000d02e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	0800799c 	.word	0x0800799c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	0800799c 	.word	0x0800799c

08000150 <crc_xor>:
volatile uint8_t SPI1_ERR_FLAG = 0;
volatile uint8_t SPI2_ERR_FLAG = 0;


/* util: XOR CRC (0..5) */
static uint8_t crc_xor(const uint8_t *p, int n) {
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	6039      	str	r1, [r7, #0]
  uint8_t c = 0;
 800015a:	2300      	movs	r3, #0
 800015c:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < n; i++) c ^= p[i];
 800015e:	2300      	movs	r3, #0
 8000160:	60bb      	str	r3, [r7, #8]
 8000162:	e009      	b.n	8000178 <crc_xor+0x28>
 8000164:	68bb      	ldr	r3, [r7, #8]
 8000166:	687a      	ldr	r2, [r7, #4]
 8000168:	4413      	add	r3, r2
 800016a:	781a      	ldrb	r2, [r3, #0]
 800016c:	7bfb      	ldrb	r3, [r7, #15]
 800016e:	4053      	eors	r3, r2
 8000170:	73fb      	strb	r3, [r7, #15]
 8000172:	68bb      	ldr	r3, [r7, #8]
 8000174:	3301      	adds	r3, #1
 8000176:	60bb      	str	r3, [r7, #8]
 8000178:	68ba      	ldr	r2, [r7, #8]
 800017a:	683b      	ldr	r3, [r7, #0]
 800017c:	429a      	cmp	r2, r3
 800017e:	dbf1      	blt.n	8000164 <crc_xor+0x14>
  return c;
 8000180:	7bfb      	ldrb	r3, [r7, #15]
}
 8000182:	4618      	mov	r0, r3
 8000184:	3714      	adds	r7, #20
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr

0800018c <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 800018c:	b580      	push	{r7, lr}
 800018e:	b082      	sub	sp, #8
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) { // 초음파 수신 완료
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	4a0c      	ldr	r2, [pc, #48]	@ (80001cc <HAL_SPI_TxRxCpltCallback+0x40>)
 800019a:	4293      	cmp	r3, r2
 800019c:	d106      	bne.n	80001ac <HAL_SPI_TxRxCpltCallback+0x20>
		osThreadFlagsSet(SPI1Handle, FLAG_SONIC_DMA_COMPLETE); // spi1으로 온 콜백이면 spi1Task 깨우기(초음파)
 800019e:	4b0c      	ldr	r3, [pc, #48]	@ (80001d0 <HAL_SPI_TxRxCpltCallback+0x44>)
 80001a0:	681b      	ldr	r3, [r3, #0]
 80001a2:	2104      	movs	r1, #4
 80001a4:	4618      	mov	r0, r3
 80001a6:	f004 fa0d 	bl	80045c4 <osThreadFlagsSet>
	}
	else if (hspi->Instance == SPI2) { // 모터 드라이버 전송 완료
		osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_DMA_COMPLETE); // spi2로 온 콜백이면 spi2Task 깨우기(모터드라이버)
	}
}
 80001aa:	e00a      	b.n	80001c2 <HAL_SPI_TxRxCpltCallback+0x36>
	else if (hspi->Instance == SPI2) { // 모터 드라이버 전송 완료
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	4a08      	ldr	r2, [pc, #32]	@ (80001d4 <HAL_SPI_TxRxCpltCallback+0x48>)
 80001b2:	4293      	cmp	r3, r2
 80001b4:	d105      	bne.n	80001c2 <HAL_SPI_TxRxCpltCallback+0x36>
		osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_DMA_COMPLETE); // spi2로 온 콜백이면 spi2Task 깨우기(모터드라이버)
 80001b6:	4b08      	ldr	r3, [pc, #32]	@ (80001d8 <HAL_SPI_TxRxCpltCallback+0x4c>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	2108      	movs	r1, #8
 80001bc:	4618      	mov	r0, r3
 80001be:	f004 fa01 	bl	80045c4 <osThreadFlagsSet>
}
 80001c2:	bf00      	nop
 80001c4:	3708      	adds	r7, #8
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	40013000 	.word	0x40013000
 80001d0:	20000260 	.word	0x20000260
 80001d4:	40003800 	.word	0x40003800
 80001d8:	20000268 	.word	0x20000268

080001dc <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 80001dc:	b580      	push	{r7, lr}
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000220 <HAL_SPI_ErrorCallback+0x44>)
 80001ea:	4293      	cmp	r3, r2
 80001ec:	d107      	bne.n	80001fe <HAL_SPI_ErrorCallback+0x22>
		HAL_SPI_DMAStop(hspi); // 멈추고
 80001ee:	6878      	ldr	r0, [r7, #4]
 80001f0:	f003 fcae 	bl	8003b50 <HAL_SPI_DMAStop>
		hspi->State = HAL_SPI_STATE_READY; // 강제로 통신 가능 상태로 복구
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	2201      	movs	r2, #1
 80001f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	}
	else if (hspi->Instance == SPI2) {
		HAL_SPI_DMAStop(hspi);
		hspi->State = HAL_SPI_STATE_READY;
	}
}
 80001fc:	e00b      	b.n	8000216 <HAL_SPI_ErrorCallback+0x3a>
	else if (hspi->Instance == SPI2) {
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	4a08      	ldr	r2, [pc, #32]	@ (8000224 <HAL_SPI_ErrorCallback+0x48>)
 8000204:	4293      	cmp	r3, r2
 8000206:	d106      	bne.n	8000216 <HAL_SPI_ErrorCallback+0x3a>
		HAL_SPI_DMAStop(hspi);
 8000208:	6878      	ldr	r0, [r7, #4]
 800020a:	f003 fca1 	bl	8003b50 <HAL_SPI_DMAStop>
		hspi->State = HAL_SPI_STATE_READY;
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	2201      	movs	r2, #1
 8000212:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 8000216:	bf00      	nop
 8000218:	3708      	adds	r7, #8
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	40013000 	.word	0x40013000
 8000224:	40003800 	.word	0x40003800

08000228 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	4603      	mov	r3, r0
 8000230:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == DRDY_Pin){
 8000232:	88fb      	ldrh	r3, [r7, #6]
 8000234:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000238:	d105      	bne.n	8000246 <HAL_GPIO_EXTI_Callback+0x1e>
		osThreadFlagsSet(SPI1Handle, FLAG_SONIC_READ); // 초음파 데이터 읽어가세용 spi1Task 꺠움.
 800023a:	4b05      	ldr	r3, [pc, #20]	@ (8000250 <HAL_GPIO_EXTI_Callback+0x28>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	2101      	movs	r1, #1
 8000240:	4618      	mov	r0, r3
 8000242:	f004 f9bf 	bl	80045c4 <osThreadFlagsSet>
	}
}
 8000246:	bf00      	nop
 8000248:	3708      	adds	r7, #8
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	20000260 	.word	0x20000260

08000254 <Put_Latest_Data>:
CAN_CNT can_rx_err_cnt; // 에러 카운터
uint32_t last_zone_rx_time; // 하트비트 감시용 타임 기록
static uint8_t state_global = OFF; // ****** 상태 ******* : 항상 직접 메모리에서 접근하게.
uint8_t global_tx_counter = 0; // CAN 송신 패킷에 넣을 카운터

void Put_Latest_Data(osMessageQueueId_t queueHandle, int16_t data){ // Size 1 Queue Overwrite하기
 8000254:	b580      	push	{r7, lr}
 8000256:	b084      	sub	sp, #16
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
 800025c:	460b      	mov	r3, r1
 800025e:	807b      	strh	r3, [r7, #2]
	int16_t msg = data;
 8000260:	887b      	ldrh	r3, [r7, #2]
 8000262:	81fb      	strh	r3, [r7, #14]
	    if(osMessageQueueGetCount(queueHandle) > 0){ // 1개 이상이면
 8000264:	6878      	ldr	r0, [r7, #4]
 8000266:	f004 fbdb 	bl	8004a20 <osMessageQueueGetCount>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d006      	beq.n	800027e <Put_Latest_Data+0x2a>
	        int16_t dummy;
	        osMessageQueueGet(queueHandle, &dummy, NULL, 0); // 더미에다 빼버리고
 8000270:	f107 010c 	add.w	r1, r7, #12
 8000274:	2300      	movs	r3, #0
 8000276:	2200      	movs	r2, #0
 8000278:	6878      	ldr	r0, [r7, #4]
 800027a:	f004 fb73 	bl	8004964 <osMessageQueueGet>
	    }
	    osMessageQueuePut(queueHandle, &msg, 0, 0); // 새거 넣음
 800027e:	f107 010e 	add.w	r1, r7, #14
 8000282:	2300      	movs	r3, #0
 8000284:	2200      	movs	r2, #0
 8000286:	6878      	ldr	r0, [r7, #4]
 8000288:	f004 fb0c 	bl	80048a4 <osMessageQueuePut>
}
 800028c:	bf00      	nop
 800028e:	3710      	adds	r7, #16
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}

08000294 <CAN_OFF_FILTER>:

void CAN_OFF_FILTER(){
 8000294:	b580      	push	{r7, lr}
 8000296:	b08a      	sub	sp, #40	@ 0x28
 8000298:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canFilter;
				// Zone에서 Hearbeat이제 안보내고 안받음. 이제 CAN은 ZONE1<->ZONE2만 씀.
					canFilter.FilterBank = 0;                       // 필터 뱅크 0번 사용
 800029a:	2300      	movs	r3, #0
 800029c:	617b      	str	r3, [r7, #20]
					canFilter.FilterMode = CAN_FILTERMODE_IDLIST;   // 리스트 모드
 800029e:	2301      	movs	r3, #1
 80002a0:	61bb      	str	r3, [r7, #24]
					canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 80002a2:	2300      	movs	r3, #0
 80002a4:	61fb      	str	r3, [r7, #28]
					canFilter.FilterIdHigh = (0x001 << 5); // 모터 고장 ID
 80002a6:	2320      	movs	r3, #32
 80002a8:	603b      	str	r3, [r7, #0]
					canFilter.FilterIdLow = (0x002 << 5); // EMERGENCY 전용
 80002aa:	2340      	movs	r3, #64	@ 0x40
 80002ac:	607b      	str	r3, [r7, #4]
					canFilter.FilterMaskIdHigh = (0x004 << 5); // 중앙 제어기의 상태 전파
 80002ae:	2380      	movs	r3, #128	@ 0x80
 80002b0:	60bb      	str	r3, [r7, #8]
					canFilter.FilterMaskIdLow = (0x000 << 5); // Zone1의 페달 데이터
 80002b2:	2300      	movs	r3, #0
 80002b4:	60fb      	str	r3, [r7, #12]
					canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;  // FIFO 0번에 할당
 80002b6:	2300      	movs	r3, #0
 80002b8:	613b      	str	r3, [r7, #16]
					canFilter.FilterActivation = DISABLE;            // 필터 활성화
 80002ba:	2300      	movs	r3, #0
 80002bc:	623b      	str	r3, [r7, #32]
					canFilter.SlaveStartFilterBank = 14;
 80002be:	230e      	movs	r3, #14
 80002c0:	627b      	str	r3, [r7, #36]	@ 0x24
					canFilter.FilterActivation = CAN_FILTER_DISABLE;
 80002c2:	2300      	movs	r3, #0
 80002c4:	623b      	str	r3, [r7, #32]
					HAL_CAN_ConfigFilter(&hcan, &canFilter);
 80002c6:	463b      	mov	r3, r7
 80002c8:	4619      	mov	r1, r3
 80002ca:	4803      	ldr	r0, [pc, #12]	@ (80002d8 <CAN_OFF_FILTER+0x44>)
 80002cc:	f001 fb61 	bl	8001992 <HAL_CAN_ConfigFilter>
}
 80002d0:	bf00      	nop
 80002d2:	3728      	adds	r7, #40	@ 0x28
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	20000030 	.word	0x20000030

080002dc <CAN_ERR_HANDLE>:

void CAN_ERR_HANDLE(uint32_t ID, CAN_Err_Type type){ // CAN 송,수신 포괄 에러 처리
 80002dc:	b580      	push	{r7, lr}
 80002de:	b082      	sub	sp, #8
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
 80002e4:	460b      	mov	r3, r1
 80002e6:	70fb      	strb	r3, [r7, #3]
	switch(ID){
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80002ee:	4293      	cmp	r3, r2
 80002f0:	d041      	beq.n	8000376 <CAN_ERR_HANDLE+0x9a>
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80002f8:	d24d      	bcs.n	8000396 <CAN_ERR_HANDLE+0xba>
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8000300:	d00f      	beq.n	8000322 <CAN_ERR_HANDLE+0x46>
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8000308:	d845      	bhi.n	8000396 <CAN_ERR_HANDLE+0xba>
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	2b20      	cmp	r3, #32
 800030e:	d008      	beq.n	8000322 <CAN_ERR_HANDLE+0x46>
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	2b20      	cmp	r3, #32
 8000314:	d83f      	bhi.n	8000396 <CAN_ERR_HANDLE+0xba>
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	2b04      	cmp	r3, #4
 800031a:	d019      	beq.n	8000350 <CAN_ERR_HANDLE+0x74>
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	2b11      	cmp	r3, #17
 8000320:	d139      	bne.n	8000396 <CAN_ERR_HANDLE+0xba>
	case ID_2_SONIC:
	case ID_2_MOTOR_STATUS:
	case ID_2_MOTOR_SPI_ERR:
		can_rx_err_cnt.z2++;
 8000322:	4b22      	ldr	r3, [pc, #136]	@ (80003ac <CAN_ERR_HANDLE+0xd0>)
 8000324:	785b      	ldrb	r3, [r3, #1]
 8000326:	3301      	adds	r3, #1
 8000328:	b2da      	uxtb	r2, r3
 800032a:	4b20      	ldr	r3, [pc, #128]	@ (80003ac <CAN_ERR_HANDLE+0xd0>)
 800032c:	705a      	strb	r2, [r3, #1]
		if(can_rx_err_cnt.z2>=20){
 800032e:	4b1f      	ldr	r3, [pc, #124]	@ (80003ac <CAN_ERR_HANDLE+0xd0>)
 8000330:	785b      	ldrb	r3, [r3, #1]
 8000332:	2b13      	cmp	r3, #19
 8000334:	d931      	bls.n	800039a <CAN_ERR_HANDLE+0xbe>
			state_global = BROKEN_SELF;
 8000336:	4b1e      	ldr	r3, [pc, #120]	@ (80003b0 <CAN_ERR_HANDLE+0xd4>)
 8000338:	2280      	movs	r2, #128	@ 0x80
 800033a:	701a      	strb	r2, [r3, #0]
			osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_SEND); // 깨우고
 800033c:	4b1d      	ldr	r3, [pc, #116]	@ (80003b4 <CAN_ERR_HANDLE+0xd8>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	2102      	movs	r1, #2
 8000342:	4618      	mov	r0, r3
 8000344:	f004 f93e 	bl	80045c4 <osThreadFlagsSet>
			// 주체가 나임. 내 can이 망가진거면 can 끄고 비상정지 해야됌. 왜냐면 어짜피 페달 데이터나 Emergency 상태 전파를 못받으니깐
			HAL_CAN_Stop(&hcan);
 8000348:	481b      	ldr	r0, [pc, #108]	@ (80003b8 <CAN_ERR_HANDLE+0xdc>)
 800034a:	f001 fc2f 	bl	8001bac <HAL_CAN_Stop>
		}
		break;
 800034e:	e024      	b.n	800039a <CAN_ERR_HANDLE+0xbe>
	case ID_CENTRAL_STATUS:
		can_rx_err_cnt.central++;
 8000350:	4b16      	ldr	r3, [pc, #88]	@ (80003ac <CAN_ERR_HANDLE+0xd0>)
 8000352:	791b      	ldrb	r3, [r3, #4]
 8000354:	3301      	adds	r3, #1
 8000356:	b2da      	uxtb	r2, r3
 8000358:	4b14      	ldr	r3, [pc, #80]	@ (80003ac <CAN_ERR_HANDLE+0xd0>)
 800035a:	711a      	strb	r2, [r3, #4]
		if(can_rx_err_cnt.central>=20 || type == ERR_TYPE_RX_TIMEOUT){
 800035c:	4b13      	ldr	r3, [pc, #76]	@ (80003ac <CAN_ERR_HANDLE+0xd0>)
 800035e:	791b      	ldrb	r3, [r3, #4]
 8000360:	2b13      	cmp	r3, #19
 8000362:	d802      	bhi.n	800036a <CAN_ERR_HANDLE+0x8e>
 8000364:	78fb      	ldrb	r3, [r7, #3]
 8000366:	2b01      	cmp	r3, #1
 8000368:	d119      	bne.n	800039e <CAN_ERR_HANDLE+0xc2>
			CAN_OFF_FILTER();
 800036a:	f7ff ff93 	bl	8000294 <CAN_OFF_FILTER>
				state_global = CENTRAL_DOWN;  // 주체가 너임 -> CAN STOP 안함. 왜냐? Zone1으로부터 Pedal 정보를 게속 받기 위해서.
 800036e:	4b10      	ldr	r3, [pc, #64]	@ (80003b0 <CAN_ERR_HANDLE+0xd4>)
 8000370:	2240      	movs	r2, #64	@ 0x40
 8000372:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000374:	e013      	b.n	800039e <CAN_ERR_HANDLE+0xc2>

	case ID_HARDWARE_ERR:
		if(type == ERR_TYPE_HW){
 8000376:	78fb      	ldrb	r3, [r7, #3]
 8000378:	2b03      	cmp	r3, #3
 800037a:	d112      	bne.n	80003a2 <CAN_ERR_HANDLE+0xc6>
			state_global = BROKEN_SELF;
 800037c:	4b0c      	ldr	r3, [pc, #48]	@ (80003b0 <CAN_ERR_HANDLE+0xd4>)
 800037e:	2280      	movs	r2, #128	@ 0x80
 8000380:	701a      	strb	r2, [r3, #0]
			osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_SEND); // 모터 깨워서 0 보내게 함
 8000382:	4b0c      	ldr	r3, [pc, #48]	@ (80003b4 <CAN_ERR_HANDLE+0xd8>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	2102      	movs	r1, #2
 8000388:	4618      	mov	r0, r3
 800038a:	f004 f91b 	bl	80045c4 <osThreadFlagsSet>
			HAL_CAN_Stop(&hcan); // 내가 망가졌으면 그냥 꺼버리고 Isolation시킴
 800038e:	480a      	ldr	r0, [pc, #40]	@ (80003b8 <CAN_ERR_HANDLE+0xdc>)
 8000390:	f001 fc0c 	bl	8001bac <HAL_CAN_Stop>
		}
		break;
 8000394:	e005      	b.n	80003a2 <CAN_ERR_HANDLE+0xc6>

	default:
		break;
 8000396:	bf00      	nop
 8000398:	e004      	b.n	80003a4 <CAN_ERR_HANDLE+0xc8>
		break;
 800039a:	bf00      	nop
 800039c:	e002      	b.n	80003a4 <CAN_ERR_HANDLE+0xc8>
		break;
 800039e:	bf00      	nop
 80003a0:	e000      	b.n	80003a4 <CAN_ERR_HANDLE+0xc8>
		break;
 80003a2:	bf00      	nop
	}
}
 80003a4:	bf00      	nop
 80003a6:	3708      	adds	r7, #8
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}
 80003ac:	200002b0 	.word	0x200002b0
 80003b0:	20000000 	.word	0x20000000
 80003b4:	20000268 	.word	0x20000268
 80003b8:	20000030 	.word	0x20000030

080003bc <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b08e      	sub	sp, #56	@ 0x38
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rxHeader;
	CAN_Payload_t payload = { 0 };
 80003c4:	f107 030c 	add.w	r3, r7, #12
 80003c8:	2200      	movs	r2, #0
 80003ca:	601a      	str	r2, [r3, #0]
 80003cc:	605a      	str	r2, [r3, #4]

    if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, payload.bytes) == HAL_OK){
 80003ce:	f107 030c 	add.w	r3, r7, #12
 80003d2:	f107 0214 	add.w	r2, r7, #20
 80003d6:	2100      	movs	r1, #0
 80003d8:	6878      	ldr	r0, [r7, #4]
 80003da:	f001 fd33 	bl	8001e44 <HAL_CAN_GetRxMessage>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	f040 80bd 	bne.w	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    	if(rxHeader.IDE == CAN_ID_STD){
 80003e6:	69fb      	ldr	r3, [r7, #28]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	f040 80b9 	bne.w	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			uint8_t received_sum = 0;
 80003ee:	2300      	movs	r3, #0
 80003f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    			for (int i = 0; i < 7; i++) { // Checksum
 80003f4:	2300      	movs	r3, #0
 80003f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80003f8:	e00c      	b.n	8000414 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
    				received_sum += payload.bytes[i];
 80003fa:	f107 020c 	add.w	r2, r7, #12
 80003fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000400:	4413      	add	r3, r2
 8000402:	781a      	ldrb	r2, [r3, #0]
 8000404:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000408:	4413      	add	r3, r2
 800040a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    			for (int i = 0; i < 7; i++) { // Checksum
 800040e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000410:	3301      	adds	r3, #1
 8000412:	633b      	str	r3, [r7, #48]	@ 0x30
 8000414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000416:	2b06      	cmp	r3, #6
 8000418:	ddef      	ble.n	80003fa <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
    			}
    			if (received_sum != payload.bytes[7]) { // payload.byte[7] = 맨끝은 체크섬임
 800041a:	7cfb      	ldrb	r3, [r7, #19]
 800041c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8000420:	429a      	cmp	r2, r3
 8000422:	d005      	beq.n	8000430 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
    				CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_CHKSUM);
 8000424:	697b      	ldr	r3, [r7, #20]
 8000426:	2104      	movs	r1, #4
 8000428:	4618      	mov	r0, r3
 800042a:	f7ff ff57 	bl	80002dc <CAN_ERR_HANDLE>
    				return; // 이번거 데이터 오염되었다 판단, 그냥 건너뜀
 800042e:	e097      	b.n	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			}
    			switch (rxHeader.StdId) {
 8000430:	697b      	ldr	r3, [r7, #20]
 8000432:	2b40      	cmp	r3, #64	@ 0x40
 8000434:	f000 8089 	beq.w	800054a <HAL_CAN_RxFifo0MsgPendingCallback+0x18e>
 8000438:	2b40      	cmp	r3, #64	@ 0x40
 800043a:	f200 8091 	bhi.w	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
 800043e:	2b04      	cmp	r3, #4
 8000440:	d058      	beq.n	80004f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>
 8000442:	2b04      	cmp	r3, #4
 8000444:	f200 808c 	bhi.w	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
 8000448:	2b01      	cmp	r3, #1
 800044a:	d002      	beq.n	8000452 <HAL_CAN_RxFifo0MsgPendingCallback+0x96>
 800044c:	2b02      	cmp	r3, #2
 800044e:	d024      	beq.n	800049a <HAL_CAN_RxFifo0MsgPendingCallback+0xde>
 8000450:	e086      	b.n	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			case ID_CENTRAL_MOTOR_ERR:
    				if (payload.data16.counter == last_counter.central) {
 8000452:	7cba      	ldrb	r2, [r7, #18]
 8000454:	4b44      	ldr	r3, [pc, #272]	@ (8000568 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8000456:	791b      	ldrb	r3, [r3, #4]
 8000458:	429a      	cmp	r2, r3
 800045a:	d10f      	bne.n	800047c <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>
    					if (++stuck_counter.central > 5) {
 800045c:	4b43      	ldr	r3, [pc, #268]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 800045e:	791b      	ldrb	r3, [r3, #4]
 8000460:	3301      	adds	r3, #1
 8000462:	b2da      	uxtb	r2, r3
 8000464:	4b41      	ldr	r3, [pc, #260]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8000466:	711a      	strb	r2, [r3, #4]
 8000468:	4b40      	ldr	r3, [pc, #256]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 800046a:	791b      	ldrb	r3, [r3, #4]
 800046c:	2b05      	cmp	r3, #5
 800046e:	d90b      	bls.n	8000488 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 8000470:	697b      	ldr	r3, [r7, #20]
 8000472:	2100      	movs	r1, #0
 8000474:	4618      	mov	r0, r3
 8000476:	f7ff ff31 	bl	80002dc <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 800047a:	e071      	b.n	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    					}
    				}
    				else {
    					stuck_counter.central = 0;
 800047c:	4b3b      	ldr	r3, [pc, #236]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 800047e:	2200      	movs	r2, #0
 8000480:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 8000482:	7cba      	ldrb	r2, [r7, #18]
 8000484:	4b38      	ldr	r3, [pc, #224]	@ (8000568 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8000486:	711a      	strb	r2, [r3, #4]
    				}
    				last_zone_rx_time = HAL_GetTick();
 8000488:	f001 f97e 	bl	8001788 <HAL_GetTick>
 800048c:	4603      	mov	r3, r0
 800048e:	4a38      	ldr	r2, [pc, #224]	@ (8000570 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 8000490:	6013      	str	r3, [r2, #0]
    				state_global = MOTOR_ERR;
 8000492:	4b38      	ldr	r3, [pc, #224]	@ (8000574 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 8000494:	2210      	movs	r2, #16
 8000496:	701a      	strb	r2, [r3, #0]
    				break;
 8000498:	e062      	b.n	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			case ID_CENTRAL_EMERGENCY:
    				if (payload.data16.counter == last_counter.central) {
 800049a:	7cba      	ldrb	r2, [r7, #18]
 800049c:	4b32      	ldr	r3, [pc, #200]	@ (8000568 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 800049e:	791b      	ldrb	r3, [r3, #4]
 80004a0:	429a      	cmp	r2, r3
 80004a2:	d10f      	bne.n	80004c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>
    					if (++stuck_counter.central > 5) {
 80004a4:	4b31      	ldr	r3, [pc, #196]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 80004a6:	791b      	ldrb	r3, [r3, #4]
 80004a8:	3301      	adds	r3, #1
 80004aa:	b2da      	uxtb	r2, r3
 80004ac:	4b2f      	ldr	r3, [pc, #188]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 80004ae:	711a      	strb	r2, [r3, #4]
 80004b0:	4b2e      	ldr	r3, [pc, #184]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 80004b2:	791b      	ldrb	r3, [r3, #4]
 80004b4:	2b05      	cmp	r3, #5
 80004b6:	d90b      	bls.n	80004d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 80004b8:	697b      	ldr	r3, [r7, #20]
 80004ba:	2100      	movs	r1, #0
 80004bc:	4618      	mov	r0, r3
 80004be:	f7ff ff0d 	bl	80002dc <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 80004c2:	e04d      	b.n	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    					}
    				}
    				else {
    					stuck_counter.central = 0;
 80004c4:	4b29      	ldr	r3, [pc, #164]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 80004ca:	7cba      	ldrb	r2, [r7, #18]
 80004cc:	4b26      	ldr	r3, [pc, #152]	@ (8000568 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 80004ce:	711a      	strb	r2, [r3, #4]
    				}
    				last_zone_rx_time = HAL_GetTick();
 80004d0:	f001 f95a 	bl	8001788 <HAL_GetTick>
 80004d4:	4603      	mov	r3, r0
 80004d6:	4a26      	ldr	r2, [pc, #152]	@ (8000570 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 80004d8:	6013      	str	r3, [r2, #0]
    				state_global = EMERGENCY;
 80004da:	4b26      	ldr	r3, [pc, #152]	@ (8000574 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 80004dc:	2208      	movs	r2, #8
 80004de:	701a      	strb	r2, [r3, #0]
    				g_pedal = 0;
 80004e0:	4b25      	ldr	r3, [pc, #148]	@ (8000578 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	801a      	strh	r2, [r3, #0]
    				osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_SEND);
 80004e6:	4b25      	ldr	r3, [pc, #148]	@ (800057c <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	2102      	movs	r1, #2
 80004ec:	4618      	mov	r0, r3
 80004ee:	f004 f869 	bl	80045c4 <osThreadFlagsSet>
    				break;
 80004f2:	e035      	b.n	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			case ID_CENTRAL_STATUS:
    				if (payload.data16.counter == last_counter.central) { // 어라라 저번에 온거랑 카운터(스퀀스)가 똑같네? 그럼 중앙 제어기 이상한데
 80004f4:	7cba      	ldrb	r2, [r7, #18]
 80004f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000568 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 80004f8:	791b      	ldrb	r3, [r3, #4]
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d10f      	bne.n	800051e <HAL_CAN_RxFifo0MsgPendingCallback+0x162>
    					if (++stuck_counter.central > 5) { // 5번넘게 이상하면
 80004fe:	4b1b      	ldr	r3, [pc, #108]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8000500:	791b      	ldrb	r3, [r3, #4]
 8000502:	3301      	adds	r3, #1
 8000504:	b2da      	uxtb	r2, r3
 8000506:	4b19      	ldr	r3, [pc, #100]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8000508:	711a      	strb	r2, [r3, #4]
 800050a:	4b18      	ldr	r3, [pc, #96]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 800050c:	791b      	ldrb	r3, [r3, #4]
 800050e:	2b05      	cmp	r3, #5
 8000510:	d90b      	bls.n	800052a <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK); // 에러핸들러 실행
 8000512:	697b      	ldr	r3, [r7, #20]
 8000514:	2100      	movs	r1, #0
 8000516:	4618      	mov	r0, r3
 8000518:	f7ff fee0 	bl	80002dc <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 800051c:	e020      	b.n	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    					}
    				}
    				else { // 음 카운터가 잘 증가되어서 왔군
    					stuck_counter.central = 0;
 800051e:	4b13      	ldr	r3, [pc, #76]	@ (800056c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8000520:	2200      	movs	r2, #0
 8000522:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 8000524:	7cba      	ldrb	r2, [r7, #18]
 8000526:	4b10      	ldr	r3, [pc, #64]	@ (8000568 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8000528:	711a      	strb	r2, [r3, #4]
    				}

    				if (rxHeader.DLC == 8) {
 800052a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800052c:	2b08      	cmp	r3, #8
 800052e:	d103      	bne.n	8000538 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>
    					state_global = payload.data16.data; // *** 상태 업데이트 (atomic)
 8000530:	89bb      	ldrh	r3, [r7, #12]
 8000532:	b2da      	uxtb	r2, r3
 8000534:	4b0f      	ldr	r3, [pc, #60]	@ (8000574 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 8000536:	701a      	strb	r2, [r3, #0]

    				}
    				can_rx_err_cnt.central = 0;
 8000538:	4b11      	ldr	r3, [pc, #68]	@ (8000580 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 800053a:	2200      	movs	r2, #0
 800053c:	711a      	strb	r2, [r3, #4]
    				last_zone_rx_time = HAL_GetTick(); // 중앙제어기 HeartBeat 감지용
 800053e:	f001 f923 	bl	8001788 <HAL_GetTick>
 8000542:	4603      	mov	r3, r0
 8000544:	4a0a      	ldr	r2, [pc, #40]	@ (8000570 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 8000546:	6013      	str	r3, [r2, #0]
    				break;
 8000548:	e00a      	b.n	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			case ID_1_PEDAL: // DRIVE 상태에서 전송됨이 송신측인 Zone1측에서 보장됌. CENTRAL_DOWN시에도 이 ID로 ZONE1으로부터 페달값 계속 수신
        			g_pedal = payload.data16.data;
 800054a:	89bb      	ldrh	r3, [r7, #12]
 800054c:	b21a      	sxth	r2, r3
 800054e:	4b0a      	ldr	r3, [pc, #40]	@ (8000578 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 8000550:	801a      	strh	r2, [r3, #0]
        			osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_SEND);
 8000552:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	2102      	movs	r1, #2
 8000558:	4618      	mov	r0, r3
 800055a:	f004 f833 	bl	80045c4 <osThreadFlagsSet>
        			break;
 800055e:	bf00      	nop
    			}
    	}
    }
}
 8000560:	3738      	adds	r7, #56	@ 0x38
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	200002a8 	.word	0x200002a8
 800056c:	200002a0 	.word	0x200002a0
 8000570:	200002b8 	.word	0x200002b8
 8000574:	20000000 	.word	0x20000000
 8000578:	20000276 	.word	0x20000276
 800057c:	20000268 	.word	0x20000268
 8000580:	200002b0 	.word	0x200002b0

08000584 <CAN_SEND>:

void CAN_SEND(uint32_t ID) {
 8000584:	b580      	push	{r7, lr}
 8000586:	b08e      	sub	sp, #56	@ 0x38
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	    CAN_TxHeaderTypeDef txHeader ={0};
 800058c:	f107 0314 	add.w	r3, r7, #20
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]
 8000598:	60da      	str	r2, [r3, #12]
 800059a:	611a      	str	r2, [r3, #16]
 800059c:	615a      	str	r2, [r3, #20]
	    uint32_t txMailbox;
	    CAN_Payload_t payload ={0};
 800059e:	f107 0308 	add.w	r3, r7, #8
 80005a2:	2200      	movs	r2, #0
 80005a4:	601a      	str	r2, [r3, #0]
 80005a6:	605a      	str	r2, [r3, #4]

	    // CAN 필드 설정
	    txHeader.IDE = CAN_ID_STD; // 표준 ID
 80005a8:	2300      	movs	r3, #0
 80005aa:	61fb      	str	r3, [r7, #28]
	    txHeader.RTR = CAN_RTR_DATA; // 리모트가 아닌 '데이터' 프레임입니다
 80005ac:	2300      	movs	r3, #0
 80005ae:	623b      	str	r3, [r7, #32]
	    txHeader.TransmitGlobalTime = DISABLE;
 80005b0:	2300      	movs	r3, #0
 80005b2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	    txHeader.StdId = ID;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	617b      	str	r3, [r7, #20]
	    txHeader.DLC = 8; // 데이터 8바이트에요
 80005ba:	2308      	movs	r3, #8
 80005bc:	627b      	str	r3, [r7, #36]	@ 0x24
	    payload.data16.counter = global_tx_counter++;
 80005be:	4b38      	ldr	r3, [pc, #224]	@ (80006a0 <CAN_SEND+0x11c>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	1c5a      	adds	r2, r3, #1
 80005c4:	b2d1      	uxtb	r1, r2
 80005c6:	4a36      	ldr	r2, [pc, #216]	@ (80006a0 <CAN_SEND+0x11c>)
 80005c8:	7011      	strb	r1, [r2, #0]
 80005ca:	73bb      	strb	r3, [r7, #14]
	    switch(ID){ // ID에 따라 실을 데이터 결정
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 80005d2:	d016      	beq.n	8000602 <CAN_SEND+0x7e>
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 80005da:	d81e      	bhi.n	800061a <CAN_SEND+0x96>
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2b72      	cmp	r3, #114	@ 0x72
 80005e0:	d018      	beq.n	8000614 <CAN_SEND+0x90>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2b72      	cmp	r3, #114	@ 0x72
 80005e6:	d818      	bhi.n	800061a <CAN_SEND+0x96>
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2b11      	cmp	r3, #17
 80005ec:	d003      	beq.n	80005f6 <CAN_SEND+0x72>
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	2b20      	cmp	r3, #32
 80005f2:	d00c      	beq.n	800060e <CAN_SEND+0x8a>
 80005f4:	e011      	b.n	800061a <CAN_SEND+0x96>
		case ID_2_SONIC:
			payload.data16.data = g_distance; //초음파거리
 80005f6:	4b2b      	ldr	r3, [pc, #172]	@ (80006a4 <CAN_SEND+0x120>)
 80005f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005fc:	b29b      	uxth	r3, r3
 80005fe:	813b      	strh	r3, [r7, #8]
			break;
 8000600:	e00b      	b.n	800061a <CAN_SEND+0x96>
		case ID_2_MOTOR_STATUS:
			payload.data16.data = g_pedal_from_driver; //페달측정값
 8000602:	4b29      	ldr	r3, [pc, #164]	@ (80006a8 <CAN_SEND+0x124>)
 8000604:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000608:	b29b      	uxth	r3, r3
 800060a:	813b      	strh	r3, [r7, #8]
			//payload.data16.counter = 0; // 의도적인 고장 EMERGENCY
			break;
 800060c:	e005      	b.n	800061a <CAN_SEND+0x96>
		case ID_2_MOTOR_SPI_ERR:
			payload.data16.data = 0;
 800060e:	2300      	movs	r3, #0
 8000610:	813b      	strh	r3, [r7, #8]
			break;
 8000612:	e002      	b.n	800061a <CAN_SEND+0x96>
		case ID_2_HB:
			payload.data16.data = state_global; //HEARTBEAT론 현 반영 상태 보냄
 8000614:	4b25      	ldr	r3, [pc, #148]	@ (80006ac <CAN_SEND+0x128>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	813b      	strh	r3, [r7, #8]
			//payload.data16.counter = 0; // 의도적인 고장 EMERGENCY
	    }


	    uint8_t sum = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	        for (int i = 0; i < 7; i++) {
 8000620:	2300      	movs	r3, #0
 8000622:	633b      	str	r3, [r7, #48]	@ 0x30
 8000624:	e00c      	b.n	8000640 <CAN_SEND+0xbc>
	        	sum += payload.bytes[i];
 8000626:	f107 0208 	add.w	r2, r7, #8
 800062a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800062c:	4413      	add	r3, r2
 800062e:	781a      	ldrb	r2, [r3, #0]
 8000630:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000634:	4413      	add	r3, r2
 8000636:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	        for (int i = 0; i < 7; i++) {
 800063a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800063c:	3301      	adds	r3, #1
 800063e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000642:	2b06      	cmp	r3, #6
 8000644:	ddef      	ble.n	8000626 <CAN_SEND+0xa2>
	        }
	        payload.data16.checksum = sum;
 8000646:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800064a:	73fb      	strb	r3, [r7, #15]

	    uint32_t tick = HAL_GetTick();
 800064c:	f001 f89c 	bl	8001788 <HAL_GetTick>
 8000650:	62f8      	str	r0, [r7, #44]	@ 0x2c
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 8000652:	e00b      	b.n	800066c <CAN_SEND+0xe8>
	    	if (HAL_GetTick() - tick > 10) {
 8000654:	f001 f898 	bl	8001788 <HAL_GetTick>
 8000658:	4602      	mov	r2, r0
 800065a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800065c:	1ad3      	subs	r3, r2, r3
 800065e:	2b0a      	cmp	r3, #10
 8000660:	d904      	bls.n	800066c <CAN_SEND+0xe8>
	    		CAN_ERR_HANDLE(ID, ERR_TYPE_TX_FAIL); // 메일박스 고임 타임아웃처리
 8000662:	2102      	movs	r1, #2
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f7ff fe39 	bl	80002dc <CAN_ERR_HANDLE>
 800066a:	e016      	b.n	800069a <CAN_SEND+0x116>
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 800066c:	4810      	ldr	r0, [pc, #64]	@ (80006b0 <CAN_SEND+0x12c>)
 800066e:	f001 fbb5 	bl	8001ddc <HAL_CAN_GetTxMailboxesFreeLevel>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d0ed      	beq.n	8000654 <CAN_SEND+0xd0>
	    		return; // 타임아웃 시 포기
	    	}
	    }

	    if (HAL_CAN_AddTxMessage(&hcan, &txHeader, payload.bytes, &txMailbox) != HAL_OK) {
 8000678:	f107 0310 	add.w	r3, r7, #16
 800067c:	f107 0208 	add.w	r2, r7, #8
 8000680:	f107 0114 	add.w	r1, r7, #20
 8000684:	480a      	ldr	r0, [pc, #40]	@ (80006b0 <CAN_SEND+0x12c>)
 8000686:	f001 fada 	bl	8001c3e <HAL_CAN_AddTxMessage>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d004      	beq.n	800069a <CAN_SEND+0x116>
	    	CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW); // 창구에서 거절
 8000690:	2103      	movs	r1, #3
 8000692:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8000696:	f7ff fe21 	bl	80002dc <CAN_ERR_HANDLE>
	    }
}
 800069a:	3738      	adds	r7, #56	@ 0x38
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	200002bc 	.word	0x200002bc
 80006a4:	20000274 	.word	0x20000274
 80006a8:	20000278 	.word	0x20000278
 80006ac:	20000000 	.word	0x20000000
 80006b0:	20000030 	.word	0x20000030

080006b4 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b08e      	sub	sp, #56	@ 0x38
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	      uint32_t err = HAL_CAN_GetError(hcan);
 80006bc:	6878      	ldr	r0, [r7, #4]
 80006be:	f001 ff48 	bl	8002552 <HAL_CAN_GetError>
 80006c2:	62f8      	str	r0, [r7, #44]	@ 0x2c
	      uint8_t any = 0;
 80006c4:	2300      	movs	r3, #0
 80006c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	      if(err & HAL_CAN_ERROR_BOF){
 80006ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006cc:	f003 0304 	and.w	r3, r3, #4
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d007      	beq.n	80006e4 <HAL_CAN_ErrorCallback+0x30>
	    	  any = 1;
 80006d4:	2301      	movs	r3, #1
 80006d6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW); // 하드웨어적 에러
 80006da:	2103      	movs	r1, #3
 80006dc:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 80006e0:	f7ff fdfc 	bl	80002dc <CAN_ERR_HANDLE>
	      }

	      if(err & HAL_CAN_ERROR_ACK){ // ACK 응답이 없는 경우
 80006e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006e6:	f003 0320 	and.w	r3, r3, #32
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d008      	beq.n	8000700 <HAL_CAN_ErrorCallback+0x4c>
	    	  any = 1;
 80006ee:	2301      	movs	r3, #1
 80006f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  can_rx_err_cnt.central++; // 중앙 제어기 이상하다 +1
 80006f4:	4b17      	ldr	r3, [pc, #92]	@ (8000754 <HAL_CAN_ErrorCallback+0xa0>)
 80006f6:	791b      	ldrb	r3, [r3, #4]
 80006f8:	3301      	adds	r3, #1
 80006fa:	b2da      	uxtb	r2, r3
 80006fc:	4b15      	ldr	r3, [pc, #84]	@ (8000754 <HAL_CAN_ErrorCallback+0xa0>)
 80006fe:	711a      	strb	r2, [r3, #4]
	      }

	      if(err & HAL_CAN_ERROR_RX_FOV0){ // FIFO가 가득 찼을때
 8000700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000702:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000706:	2b00      	cmp	r3, #0
 8000708:	d016      	beq.n	8000738 <HAL_CAN_ErrorCallback+0x84>
	    	  any = 1;
 800070a:	2301      	movs	r3, #1
 800070c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_RxHeaderTypeDef rxHeader;
	    	  uint8_t dummyData[8];

	    	  // FIFO 0의 메시지 개수를 확인하여 모두 읽어서 버림
	    	  uint32_t fillLevel = HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0);
 8000710:	2100      	movs	r1, #0
 8000712:	6878      	ldr	r0, [r7, #4]
 8000714:	f001 fcb7 	bl	8002086 <HAL_CAN_GetRxFifoFillLevel>
 8000718:	6338      	str	r0, [r7, #48]	@ 0x30

	    	  while (fillLevel > 0) {
 800071a:	e00a      	b.n	8000732 <HAL_CAN_ErrorCallback+0x7e>
	    	  // 메시지 읽으면 fifo 비워짐
	    	  HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, dummyData);
 800071c:	f107 0308 	add.w	r3, r7, #8
 8000720:	f107 0210 	add.w	r2, r7, #16
 8000724:	2100      	movs	r1, #0
 8000726:	6878      	ldr	r0, [r7, #4]
 8000728:	f001 fb8c 	bl	8001e44 <HAL_CAN_GetRxMessage>
	    	  fillLevel--;
 800072c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800072e:	3b01      	subs	r3, #1
 8000730:	633b      	str	r3, [r7, #48]	@ 0x30
	    	  while (fillLevel > 0) {
 8000732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000734:	2b00      	cmp	r3, #0
 8000736:	d1f1      	bne.n	800071c <HAL_CAN_ErrorCallback+0x68>
	    	  }
	      }
	      if(!any){ // 위의 경우들은 아닌경우, 포괄에러처리
 8000738:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800073c:	2b00      	cmp	r3, #0
 800073e:	d104      	bne.n	800074a <HAL_CAN_ErrorCallback+0x96>
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW);
 8000740:	2103      	movs	r1, #3
 8000742:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8000746:	f7ff fdc9 	bl	80002dc <CAN_ERR_HANDLE>
	      }
}
 800074a:	bf00      	nop
 800074c:	3738      	adds	r7, #56	@ 0x38
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	200002b0 	.word	0x200002b0

08000758 <CAN_INIT>:

void CAN_INIT(){
 8000758:	b580      	push	{r7, lr}
 800075a:	b08a      	sub	sp, #40	@ 0x28
 800075c:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canFilter;

	canFilter.FilterBank = 0;                       // 필터 뱅크 0번 사용
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]
	canFilter.FilterMode = CAN_FILTERMODE_IDLIST;   // 리스트 모드
 8000762:	2301      	movs	r3, #1
 8000764:	61bb      	str	r3, [r7, #24]
	canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 8000766:	2300      	movs	r3, #0
 8000768:	61fb      	str	r3, [r7, #28]
	canFilter.FilterIdHigh = (0x001 << 5); // 모터 고장 ID
 800076a:	2320      	movs	r3, #32
 800076c:	603b      	str	r3, [r7, #0]
	canFilter.FilterIdLow = (0x002 << 5); // EMERGENCY 전용
 800076e:	2340      	movs	r3, #64	@ 0x40
 8000770:	607b      	str	r3, [r7, #4]
	canFilter.FilterMaskIdHigh = (0x004 << 5); // 중앙 제어기의 상태 전파
 8000772:	2380      	movs	r3, #128	@ 0x80
 8000774:	60bb      	str	r3, [r7, #8]
	canFilter.FilterMaskIdLow = (0x000 << 5); // Zone1의 페달 데이터
 8000776:	2300      	movs	r3, #0
 8000778:	60fb      	str	r3, [r7, #12]
	canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;  // FIFO 0번에 할당
 800077a:	2300      	movs	r3, #0
 800077c:	613b      	str	r3, [r7, #16]
	canFilter.FilterActivation = ENABLE;            // 필터 활성화
 800077e:	2301      	movs	r3, #1
 8000780:	623b      	str	r3, [r7, #32]
	canFilter.SlaveStartFilterBank = 14;
 8000782:	230e      	movs	r3, #14
 8000784:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &canFilter) != HAL_OK) {
 8000786:	463b      	mov	r3, r7
 8000788:	4619      	mov	r1, r3
 800078a:	4816      	ldr	r0, [pc, #88]	@ (80007e4 <CAN_INIT+0x8c>)
 800078c:	f001 f901 	bl	8001992 <HAL_CAN_ConfigFilter>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <CAN_INIT+0x42>
	    Error_Handler();
 8000796:	f000 fcdf 	bl	8001158 <Error_Handler>
	}

	canFilter.FilterBank = 1;
 800079a:	2301      	movs	r3, #1
 800079c:	617b      	str	r3, [r7, #20]
	canFilter.FilterIdHigh = (0x040 << 5);
 800079e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007a2:	603b      	str	r3, [r7, #0]
	canFilter.FilterIdLow = (0x000 << 5);
 80007a4:	2300      	movs	r3, #0
 80007a6:	607b      	str	r3, [r7, #4]
	canFilter.FilterMaskIdHigh = (0x000 << 5);
 80007a8:	2300      	movs	r3, #0
 80007aa:	60bb      	str	r3, [r7, #8]
	canFilter.FilterMaskIdLow = (0x000 << 5);
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]

	if (HAL_CAN_ConfigFilter(&hcan, &canFilter) != HAL_OK) {
 80007b0:	463b      	mov	r3, r7
 80007b2:	4619      	mov	r1, r3
 80007b4:	480b      	ldr	r0, [pc, #44]	@ (80007e4 <CAN_INIT+0x8c>)
 80007b6:	f001 f8ec 	bl	8001992 <HAL_CAN_ConfigFilter>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <CAN_INIT+0x6c>
		Error_Handler();
 80007c0:	f000 fcca 	bl	8001158 <Error_Handler>
	}
	// CAN 설정
	last_zone_rx_time = HAL_GetTick(); // last_zone_rx_time : Hearbeat용
 80007c4:	f000 ffe0 	bl	8001788 <HAL_GetTick>
 80007c8:	4603      	mov	r3, r0
 80007ca:	4a07      	ldr	r2, [pc, #28]	@ (80007e8 <CAN_INIT+0x90>)
 80007cc:	6013      	str	r3, [r2, #0]
	HAL_CAN_Start(&hcan); // 시작
 80007ce:	4805      	ldr	r0, [pc, #20]	@ (80007e4 <CAN_INIT+0x8c>)
 80007d0:	f001 f9a8 	bl	8001b24 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING); // 콜백수신 시작
 80007d4:	2102      	movs	r1, #2
 80007d6:	4803      	ldr	r0, [pc, #12]	@ (80007e4 <CAN_INIT+0x8c>)
 80007d8:	f001 fc7c 	bl	80020d4 <HAL_CAN_ActivateNotification>

}
 80007dc:	bf00      	nop
 80007de:	3728      	adds	r7, #40	@ 0x28
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20000030 	.word	0x20000030
 80007e8:	200002b8 	.word	0x200002b8

080007ec <main>:

int main(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  HAL_Init();
 80007f0:	f000 ff72 	bl	80016d8 <HAL_Init>

  SystemClock_Config();
 80007f4:	f000 faf2 	bl	8000ddc <SystemClock_Config>

  MX_GPIO_Init();
 80007f8:	f000 fc34 	bl	8001064 <MX_GPIO_Init>
  MX_DMA_Init();
 80007fc:	f000 fbfc 	bl	8000ff8 <MX_DMA_Init>
  MX_SPI1_Init();
 8000800:	f000 fb64 	bl	8000ecc <MX_SPI1_Init>
  MX_CAN_Init();
 8000804:	f000 fb2c 	bl	8000e60 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000808:	f000 fbcc 	bl	8000fa4 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 800080c:	f000 fb94 	bl	8000f38 <MX_SPI2_Init>

  CAN_INIT();
 8000810:	f7ff ffa2 	bl	8000758 <CAN_INIT>

  osKernelInitialize();
 8000814:	f003 fde6 	bl	80043e4 <osKernelInitialize>

  cansonicQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &cansonicQueue_attributes); // 큐 설정
 8000818:	4a15      	ldr	r2, [pc, #84]	@ (8000870 <main+0x84>)
 800081a:	2102      	movs	r1, #2
 800081c:	2001      	movs	r0, #1
 800081e:	f003 ffcd 	bl	80047bc <osMessageQueueNew>
 8000822:	4603      	mov	r3, r0
 8000824:	4a13      	ldr	r2, [pc, #76]	@ (8000874 <main+0x88>)
 8000826:	6013      	str	r3, [r2, #0]
  canpedalQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &canpedalQueue_attributes);
 8000828:	4a13      	ldr	r2, [pc, #76]	@ (8000878 <main+0x8c>)
 800082a:	2102      	movs	r1, #2
 800082c:	2001      	movs	r0, #1
 800082e:	f003 ffc5 	bl	80047bc <osMessageQueueNew>
 8000832:	4603      	mov	r3, r0
 8000834:	4a11      	ldr	r2, [pc, #68]	@ (800087c <main+0x90>)
 8000836:	6013      	str	r3, [r2, #0]

  SPI1Handle = osThreadNew(spi1Task, NULL, &SPI1_attributes); // Task 설정
 8000838:	4a11      	ldr	r2, [pc, #68]	@ (8000880 <main+0x94>)
 800083a:	2100      	movs	r1, #0
 800083c:	4811      	ldr	r0, [pc, #68]	@ (8000884 <main+0x98>)
 800083e:	f003 fe2e 	bl	800449e <osThreadNew>
 8000842:	4603      	mov	r3, r0
 8000844:	4a10      	ldr	r2, [pc, #64]	@ (8000888 <main+0x9c>)
 8000846:	6013      	str	r3, [r2, #0]
  CANHandle = osThreadNew(canTask, NULL, &CAN_attributes);
 8000848:	4a10      	ldr	r2, [pc, #64]	@ (800088c <main+0xa0>)
 800084a:	2100      	movs	r1, #0
 800084c:	4810      	ldr	r0, [pc, #64]	@ (8000890 <main+0xa4>)
 800084e:	f003 fe26 	bl	800449e <osThreadNew>
 8000852:	4603      	mov	r3, r0
 8000854:	4a0f      	ldr	r2, [pc, #60]	@ (8000894 <main+0xa8>)
 8000856:	6013      	str	r3, [r2, #0]
  SPI2Handle = osThreadNew(spi2Task, NULL, &SPI2_attributes);
 8000858:	4a0f      	ldr	r2, [pc, #60]	@ (8000898 <main+0xac>)
 800085a:	2100      	movs	r1, #0
 800085c:	480f      	ldr	r0, [pc, #60]	@ (800089c <main+0xb0>)
 800085e:	f003 fe1e 	bl	800449e <osThreadNew>
 8000862:	4603      	mov	r3, r0
 8000864:	4a0e      	ldr	r2, [pc, #56]	@ (80008a0 <main+0xb4>)
 8000866:	6013      	str	r3, [r2, #0]

  osKernelStart(); // 태스크 스케줄링 시작
 8000868:	f003 fdde 	bl	8004428 <osKernelStart>

  while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <main+0x80>
 8000870:	08007a6c 	.word	0x08007a6c
 8000874:	2000026c 	.word	0x2000026c
 8000878:	08007a84 	.word	0x08007a84
 800087c:	20000270 	.word	0x20000270
 8000880:	08007a00 	.word	0x08007a00
 8000884:	080008a5 	.word	0x080008a5
 8000888:	20000260 	.word	0x20000260
 800088c:	08007a24 	.word	0x08007a24
 8000890:	08000a45 	.word	0x08000a45
 8000894:	20000264 	.word	0x20000264
 8000898:	08007a48 	.word	0x08007a48
 800089c:	08000bd9 	.word	0x08000bd9
 80008a0:	20000268 	.word	0x20000268

080008a4 <spi1Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_spi1Task */
void spi1Task(void *argument)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	  uint8_t SPI1_ERR_CNT = 0;
 80008ac:	2300      	movs	r3, #0
 80008ae:	75fb      	strb	r3, [r7, #23]
	  uint8_t last_rx_seq = 0xFF;
 80008b0:	23ff      	movs	r3, #255	@ 0xff
 80008b2:	75bb      	strb	r3, [r7, #22]
	  uint8_t seq = 0; // [수정 1] 시퀀스 변수 추가
 80008b4:	2300      	movs	r3, #0
 80008b6:	757b      	strb	r3, [r7, #21]

	  for(;;)
	  {
	    // [1] DRDY 신호 대기 (초음파 센서가 "나 데이터 준비됐어" 할 때까지)
	    uint32_t result = osThreadFlagsWait(FLAG_SONIC_READ, osFlagsWaitAny, 150);
 80008b8:	2296      	movs	r2, #150	@ 0x96
 80008ba:	2100      	movs	r1, #0
 80008bc:	2001      	movs	r0, #1
 80008be:	f003 fecf 	bl	8004660 <osThreadFlagsWait>
 80008c2:	60f8      	str	r0, [r7, #12]

	    // [2] 초음파 값 받기
	    if (result & FLAG_SONIC_READ) {
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	f003 0301 	and.w	r3, r3, #1
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d0f4      	beq.n	80008b8 <spi1Task+0x14>

	        // [수정 2] 전송할 TX 패킷 만들기 (이게 없으면 슬레이브가 응답 안 함)
	        sonic_tx.pkt.header = 0xAA;
 80008ce:	4b55      	ldr	r3, [pc, #340]	@ (8000a24 <spi1Task+0x180>)
 80008d0:	22aa      	movs	r2, #170	@ 0xaa
 80008d2:	701a      	strb	r2, [r3, #0]
	        sonic_tx.pkt.data = 0; // 마스터는 데이터 요청용이므로 0 보냄
 80008d4:	4b53      	ldr	r3, [pc, #332]	@ (8000a24 <spi1Task+0x180>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	705a      	strb	r2, [r3, #1]
 80008da:	2200      	movs	r2, #0
 80008dc:	709a      	strb	r2, [r3, #2]
	        sonic_tx.pkt.status = state_global; // 현재 내 상태 알려줌
 80008de:	4b52      	ldr	r3, [pc, #328]	@ (8000a28 <spi1Task+0x184>)
 80008e0:	781a      	ldrb	r2, [r3, #0]
 80008e2:	4b50      	ldr	r3, [pc, #320]	@ (8000a24 <spi1Task+0x180>)
 80008e4:	70da      	strb	r2, [r3, #3]
	        sonic_tx.pkt.seq = seq++;
 80008e6:	7d7b      	ldrb	r3, [r7, #21]
 80008e8:	1c5a      	adds	r2, r3, #1
 80008ea:	757a      	strb	r2, [r7, #21]
 80008ec:	4a4d      	ldr	r2, [pc, #308]	@ (8000a24 <spi1Task+0x180>)
 80008ee:	7113      	strb	r3, [r2, #4]
	        sonic_tx.pkt.reserved = 0;
 80008f0:	4b4c      	ldr	r3, [pc, #304]	@ (8000a24 <spi1Task+0x180>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	715a      	strb	r2, [r3, #5]
	        sonic_tx.pkt.crc = crc_xor(sonic_tx.bytes, 6);
 80008f6:	2106      	movs	r1, #6
 80008f8:	484a      	ldr	r0, [pc, #296]	@ (8000a24 <spi1Task+0x180>)
 80008fa:	f7ff fc29 	bl	8000150 <crc_xor>
 80008fe:	4603      	mov	r3, r0
 8000900:	461a      	mov	r2, r3
 8000902:	4b48      	ldr	r3, [pc, #288]	@ (8000a24 <spi1Task+0x180>)
 8000904:	719a      	strb	r2, [r3, #6]
	        sonic_tx.pkt.tail = 0xED;
 8000906:	4b47      	ldr	r3, [pc, #284]	@ (8000a24 <spi1Task+0x180>)
 8000908:	22ed      	movs	r2, #237	@ 0xed
 800090a:	71da      	strb	r2, [r3, #7]

	    	bool frame_valid = true;
 800090c:	2301      	movs	r3, #1
 800090e:	753b      	strb	r3, [r7, #20]

	    	HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_RESET); // CS Low
 8000910:	2200      	movs	r2, #0
 8000912:	2108      	movs	r1, #8
 8000914:	4845      	ldr	r0, [pc, #276]	@ (8000a2c <spi1Task+0x188>)
 8000916:	f002 fb5b 	bl	8002fd0 <HAL_GPIO_WritePin>
	    	if(HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t*)&sonic_tx, (uint8_t*)&sonic_rx, 8) == HAL_OK){
 800091a:	2308      	movs	r3, #8
 800091c:	4a44      	ldr	r2, [pc, #272]	@ (8000a30 <spi1Task+0x18c>)
 800091e:	4941      	ldr	r1, [pc, #260]	@ (8000a24 <spi1Task+0x180>)
 8000920:	4844      	ldr	r0, [pc, #272]	@ (8000a34 <spi1Task+0x190>)
 8000922:	f003 f819 	bl	8003958 <HAL_SPI_TransmitReceive_DMA>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d113      	bne.n	8000954 <spi1Task+0xb0>
	    		// 타임아웃 20ms
	    		uint32_t sonic_res = osThreadFlagsWait(FLAG_SONIC_DMA_COMPLETE, osFlagsWaitAny, 20);
 800092c:	2214      	movs	r2, #20
 800092e:	2100      	movs	r1, #0
 8000930:	2004      	movs	r0, #4
 8000932:	f003 fe95 	bl	8004660 <osThreadFlagsWait>
 8000936:	60b8      	str	r0, [r7, #8]

	    		if(sonic_res == osFlagsErrorTimeout){ // DMA 타임아웃
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	f113 0f02 	cmn.w	r3, #2
 800093e:	d10b      	bne.n	8000958 <spi1Task+0xb4>
	    			HAL_SPI_DMAStop(&hspi1);
 8000940:	483c      	ldr	r0, [pc, #240]	@ (8000a34 <spi1Task+0x190>)
 8000942:	f003 f905 	bl	8003b50 <HAL_SPI_DMAStop>
	    			hspi1.State = HAL_SPI_STATE_READY;
 8000946:	4b3b      	ldr	r3, [pc, #236]	@ (8000a34 <spi1Task+0x190>)
 8000948:	2201      	movs	r2, #1
 800094a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	    			frame_valid = false;
 800094e:	2300      	movs	r3, #0
 8000950:	753b      	strb	r3, [r7, #20]
 8000952:	e001      	b.n	8000958 <spi1Task+0xb4>
	    		}
	    	}
	    	else{
	    		frame_valid = false;
 8000954:	2300      	movs	r3, #0
 8000956:	753b      	strb	r3, [r7, #20]
	    	}
	    	HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_SET); // CS High
 8000958:	2201      	movs	r2, #1
 800095a:	2108      	movs	r1, #8
 800095c:	4833      	ldr	r0, [pc, #204]	@ (8000a2c <spi1Task+0x188>)
 800095e:	f002 fb37 	bl	8002fd0 <HAL_GPIO_WritePin>

	    	// 데이터 검증
	    	if(frame_valid){
 8000962:	7d3b      	ldrb	r3, [r7, #20]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d017      	beq.n	8000998 <spi1Task+0xf4>
	        	if(sonic_rx.pkt.header != 0xAA) frame_valid = false;
 8000968:	4b31      	ldr	r3, [pc, #196]	@ (8000a30 <spi1Task+0x18c>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2baa      	cmp	r3, #170	@ 0xaa
 800096e:	d001      	beq.n	8000974 <spi1Task+0xd0>
 8000970:	2300      	movs	r3, #0
 8000972:	753b      	strb	r3, [r7, #20]
	        	if(sonic_rx.pkt.tail != 0xED) frame_valid = false;
 8000974:	4b2e      	ldr	r3, [pc, #184]	@ (8000a30 <spi1Task+0x18c>)
 8000976:	79db      	ldrb	r3, [r3, #7]
 8000978:	2bed      	cmp	r3, #237	@ 0xed
 800097a:	d001      	beq.n	8000980 <spi1Task+0xdc>
 800097c:	2300      	movs	r3, #0
 800097e:	753b      	strb	r3, [r7, #20]
	        	if(crc_xor((uint8_t *)&sonic_rx.pkt, 6) != sonic_rx.pkt.crc) frame_valid = false;
 8000980:	2106      	movs	r1, #6
 8000982:	482b      	ldr	r0, [pc, #172]	@ (8000a30 <spi1Task+0x18c>)
 8000984:	f7ff fbe4 	bl	8000150 <crc_xor>
 8000988:	4603      	mov	r3, r0
 800098a:	461a      	mov	r2, r3
 800098c:	4b28      	ldr	r3, [pc, #160]	@ (8000a30 <spi1Task+0x18c>)
 800098e:	799b      	ldrb	r3, [r3, #6]
 8000990:	429a      	cmp	r2, r3
 8000992:	d001      	beq.n	8000998 <spi1Task+0xf4>
 8000994:	2300      	movs	r3, #0
 8000996:	753b      	strb	r3, [r7, #20]
	    	}

	        // [수정 3] 에러 처리 로직 개선 (continue 제거)
	        bool skip_update = false;
 8000998:	2300      	movs	r3, #0
 800099a:	74fb      	strb	r3, [r7, #19]

	    	if(!frame_valid){
 800099c:	7d3b      	ldrb	r3, [r7, #20]
 800099e:	f083 0301 	eor.w	r3, r3, #1
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d00b      	beq.n	80009c0 <spi1Task+0x11c>
	    		if(++SPI1_ERR_CNT >= 5){
 80009a8:	7dfb      	ldrb	r3, [r7, #23]
 80009aa:	3301      	adds	r3, #1
 80009ac:	75fb      	strb	r3, [r7, #23]
 80009ae:	7dfb      	ldrb	r3, [r7, #23]
 80009b0:	2b04      	cmp	r3, #4
 80009b2:	d902      	bls.n	80009ba <spi1Task+0x116>

	    			SPI1_ERR_FLAG = 1;
 80009b4:	4b20      	ldr	r3, [pc, #128]	@ (8000a38 <spi1Task+0x194>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	701a      	strb	r2, [r3, #0]
	    		}
	    		skip_update = true; // 이번 턴은 업데이트 건너뜀
 80009ba:	2301      	movs	r3, #1
 80009bc:	74fb      	strb	r3, [r7, #19]
 80009be:	e01a      	b.n	80009f6 <spi1Task+0x152>
	    	}
	        else if (sonic_rx.pkt.seq == last_rx_seq) {
 80009c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a30 <spi1Task+0x18c>)
 80009c2:	791b      	ldrb	r3, [r3, #4]
 80009c4:	7dba      	ldrb	r2, [r7, #22]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d10b      	bne.n	80009e2 <spi1Task+0x13e>
	    	    if (++SPI1_ERR_CNT >= 5)
 80009ca:	7dfb      	ldrb	r3, [r7, #23]
 80009cc:	3301      	adds	r3, #1
 80009ce:	75fb      	strb	r3, [r7, #23]
 80009d0:	7dfb      	ldrb	r3, [r7, #23]
 80009d2:	2b04      	cmp	r3, #4
 80009d4:	d902      	bls.n	80009dc <spi1Task+0x138>
	    	        SPI1_ERR_FLAG = 1;
 80009d6:	4b18      	ldr	r3, [pc, #96]	@ (8000a38 <spi1Task+0x194>)
 80009d8:	2201      	movs	r2, #1
 80009da:	701a      	strb	r2, [r3, #0]
	    	    skip_update = true; // 중복 데이터니 업데이트 건너뜀
 80009dc:	2301      	movs	r3, #1
 80009de:	74fb      	strb	r3, [r7, #19]
 80009e0:	e009      	b.n	80009f6 <spi1Task+0x152>
	    	}
	        else {
	            // 정상 데이터 수신
	        	last_rx_seq = sonic_rx.pkt.seq;
 80009e2:	4b13      	ldr	r3, [pc, #76]	@ (8000a30 <spi1Task+0x18c>)
 80009e4:	791b      	ldrb	r3, [r3, #4]
 80009e6:	75bb      	strb	r3, [r7, #22]
	        	SPI1_ERR_CNT = 0;
 80009e8:	2300      	movs	r3, #0
 80009ea:	75fb      	strb	r3, [r7, #23]
	        	SPI1_ERR_FLAG = 0;
 80009ec:	4b12      	ldr	r3, [pc, #72]	@ (8000a38 <spi1Task+0x194>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	701a      	strb	r2, [r3, #0]
	            skip_update = false;
 80009f2:	2300      	movs	r3, #0
 80009f4:	74fb      	strb	r3, [r7, #19]
	        }

	        // [수정 4] 유효할 때만 값 업데이트 및 큐 전송
	        if(!skip_update) {
 80009f6:	7cfb      	ldrb	r3, [r7, #19]
 80009f8:	f083 0301 	eor.w	r3, r3, #1
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	f43f af5a 	beq.w	80008b8 <spi1Task+0x14>
	        	g_distance = sonic_rx.pkt.data; // 값 업데이트
 8000a04:	4b0a      	ldr	r3, [pc, #40]	@ (8000a30 <spi1Task+0x18c>)
 8000a06:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 8000a0a:	b21a      	sxth	r2, r3
 8000a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a3c <spi1Task+0x198>)
 8000a0e:	801a      	strh	r2, [r3, #0]
	        	Put_Latest_Data(cansonicQueueHandle, g_distance); // 큐로 보냄
 8000a10:	4b0b      	ldr	r3, [pc, #44]	@ (8000a40 <spi1Task+0x19c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a09      	ldr	r2, [pc, #36]	@ (8000a3c <spi1Task+0x198>)
 8000a16:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff fc19 	bl	8000254 <Put_Latest_Data>
	  {
 8000a22:	e749      	b.n	80008b8 <spi1Task+0x14>
 8000a24:	20000294 	.word	0x20000294
 8000a28:	20000000 	.word	0x20000000
 8000a2c:	40010800 	.word	0x40010800
 8000a30:	2000028c 	.word	0x2000028c
 8000a34:	20000058 	.word	0x20000058
 8000a38:	2000029c 	.word	0x2000029c
 8000a3c:	20000274 	.word	0x20000274
 8000a40:	2000026c 	.word	0x2000026c

08000a44 <canTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_canTask */
void canTask(void *argument)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b086      	sub	sp, #24
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN canTask */
	uint16_t rx_msg;
	uint32_t tick = osKernelGetTickCount();
 8000a4c:	f003 fd12 	bl	8004474 <osKernelGetTickCount>
 8000a50:	6178      	str	r0, [r7, #20]
	const uint32_t kPeriod = 10U; // 10ms 주기 (100Hz)
 8000a52:	230a      	movs	r3, #10
 8000a54:	60fb      	str	r3, [r7, #12]
	uint8_t state_local = OFF;
 8000a56:	2301      	movs	r3, #1
 8000a58:	74fb      	strb	r3, [r7, #19]
  /* Infinite loop */
  for(;;)
  {
	  tick += kPeriod;
 8000a5a:	697a      	ldr	r2, [r7, #20]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	4413      	add	r3, r2
 8000a60:	617b      	str	r3, [r7, #20]
	  state_local = state_global;
 8000a62:	4b57      	ldr	r3, [pc, #348]	@ (8000bc0 <canTask+0x17c>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	74fb      	strb	r3, [r7, #19]
	  // Central의 하트비트 검사
      if ((state_local != OFF) && (state_local != CENTRAL_DOWN) && (state_local != BROKEN_SELF))
 8000a68:	7cfb      	ldrb	r3, [r7, #19]
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	d00f      	beq.n	8000a8e <canTask+0x4a>
 8000a6e:	7cfb      	ldrb	r3, [r7, #19]
 8000a70:	2b40      	cmp	r3, #64	@ 0x40
 8000a72:	d00c      	beq.n	8000a8e <canTask+0x4a>
 8000a74:	7cfb      	ldrb	r3, [r7, #19]
 8000a76:	2b80      	cmp	r3, #128	@ 0x80
 8000a78:	d009      	beq.n	8000a8e <canTask+0x4a>
      {
          if (HAL_GetTick() - last_zone_rx_time > 200) {
 8000a7a:	f000 fe85 	bl	8001788 <HAL_GetTick>
 8000a7e:	4602      	mov	r2, r0
 8000a80:	4b50      	ldr	r3, [pc, #320]	@ (8000bc4 <canTask+0x180>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	1ad3      	subs	r3, r2, r3
 8000a86:	2bc8      	cmp	r3, #200	@ 0xc8
 8000a88:	d901      	bls.n	8000a8e <canTask+0x4a>
        	  state_local = CENTRAL_DOWN;
 8000a8a:	2340      	movs	r3, #64	@ 0x40
 8000a8c:	74fb      	strb	r3, [r7, #19]
          }
      }
	  if(SPI2_ERR_FLAG){
 8000a8e:	4b4e      	ldr	r3, [pc, #312]	@ (8000bc8 <canTask+0x184>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d002      	beq.n	8000a9e <canTask+0x5a>
		  CAN_SEND(ID_2_MOTOR_SPI_ERR);
 8000a98:	2020      	movs	r0, #32
 8000a9a:	f7ff fd73 	bl	8000584 <CAN_SEND>
	  }
	  // CAN 통신 중단 플래그 확인
	  switch(state_local){
 8000a9e:	7cfb      	ldrb	r3, [r7, #19]
 8000aa0:	2b80      	cmp	r3, #128	@ 0x80
 8000aa2:	d04e      	beq.n	8000b42 <canTask+0xfe>
 8000aa4:	2b80      	cmp	r3, #128	@ 0x80
 8000aa6:	f300 8086 	bgt.w	8000bb6 <canTask+0x172>
 8000aaa:	2b20      	cmp	r3, #32
 8000aac:	dc46      	bgt.n	8000b3c <canTask+0xf8>
 8000aae:	2b02      	cmp	r3, #2
 8000ab0:	f2c0 8081 	blt.w	8000bb6 <canTask+0x172>
 8000ab4:	3b02      	subs	r3, #2
 8000ab6:	2b1e      	cmp	r3, #30
 8000ab8:	d87d      	bhi.n	8000bb6 <canTask+0x172>
 8000aba:	a201      	add	r2, pc, #4	@ (adr r2, 8000ac0 <canTask+0x7c>)
 8000abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac0:	08000bab 	.word	0x08000bab
 8000ac4:	08000bb7 	.word	0x08000bb7
 8000ac8:	08000b71 	.word	0x08000b71
 8000acc:	08000bb7 	.word	0x08000bb7
 8000ad0:	08000bb7 	.word	0x08000bb7
 8000ad4:	08000bb7 	.word	0x08000bb7
 8000ad8:	08000b4b 	.word	0x08000b4b
 8000adc:	08000bb7 	.word	0x08000bb7
 8000ae0:	08000bb7 	.word	0x08000bb7
 8000ae4:	08000bb7 	.word	0x08000bb7
 8000ae8:	08000bb7 	.word	0x08000bb7
 8000aec:	08000bb7 	.word	0x08000bb7
 8000af0:	08000bb7 	.word	0x08000bb7
 8000af4:	08000bb7 	.word	0x08000bb7
 8000af8:	08000bab 	.word	0x08000bab
 8000afc:	08000bb7 	.word	0x08000bb7
 8000b00:	08000bb7 	.word	0x08000bb7
 8000b04:	08000bb7 	.word	0x08000bb7
 8000b08:	08000bb7 	.word	0x08000bb7
 8000b0c:	08000bb7 	.word	0x08000bb7
 8000b10:	08000bb7 	.word	0x08000bb7
 8000b14:	08000bb7 	.word	0x08000bb7
 8000b18:	08000bb7 	.word	0x08000bb7
 8000b1c:	08000bb7 	.word	0x08000bb7
 8000b20:	08000bb7 	.word	0x08000bb7
 8000b24:	08000bb7 	.word	0x08000bb7
 8000b28:	08000bb7 	.word	0x08000bb7
 8000b2c:	08000bb7 	.word	0x08000bb7
 8000b30:	08000bb7 	.word	0x08000bb7
 8000b34:	08000bb7 	.word	0x08000bb7
 8000b38:	08000b71 	.word	0x08000b71
 8000b3c:	2b40      	cmp	r3, #64	@ 0x40
 8000b3e:	d038      	beq.n	8000bb2 <canTask+0x16e>

      case CENTRAL_DOWN: // 중앙 다운에서 Zone2는 Zone1의 페달 데이터만 받을 뿐 아무것도 송신하지는 않는다.
    	  CAN_OFF_FILTER();
      case OFF:
      default:
          break;
 8000b40:	e039      	b.n	8000bb6 <canTask+0x172>
           HAL_CAN_Stop(&hcan);
 8000b42:	4822      	ldr	r0, [pc, #136]	@ (8000bcc <canTask+0x188>)
 8000b44:	f001 f832 	bl	8001bac <HAL_CAN_Stop>
           break;
 8000b48:	e036      	b.n	8000bb8 <canTask+0x174>
          if (osMessageQueueGet(canpedalQueueHandle, &rx_msg, NULL, 0) == osOK) {// spi2Task에서 큐에 삽입했으면!
 8000b4a:	4b21      	ldr	r3, [pc, #132]	@ (8000bd0 <canTask+0x18c>)
 8000b4c:	6818      	ldr	r0, [r3, #0]
 8000b4e:	f107 010a 	add.w	r1, r7, #10
 8000b52:	2300      	movs	r3, #0
 8000b54:	2200      	movs	r2, #0
 8000b56:	f003 ff05 	bl	8004964 <osMessageQueueGet>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d103      	bne.n	8000b68 <canTask+0x124>
              CAN_SEND(ID_2_MOTOR_STATUS);
 8000b60:	f44f 7088 	mov.w	r0, #272	@ 0x110
 8000b64:	f7ff fd0e 	bl	8000584 <CAN_SEND>
          CAN_SEND(ID_2_HB); // Heartbeat 전송
 8000b68:	2072      	movs	r0, #114	@ 0x72
 8000b6a:	f7ff fd0b 	bl	8000584 <CAN_SEND>
          break;
 8000b6e:	e023      	b.n	8000bb8 <canTask+0x174>
          if (osMessageQueueGet(cansonicQueueHandle, &rx_msg, NULL, 0) == osOK) {// spi1Task에서 큐에 삽입했으면!
 8000b70:	4b18      	ldr	r3, [pc, #96]	@ (8000bd4 <canTask+0x190>)
 8000b72:	6818      	ldr	r0, [r3, #0]
 8000b74:	f107 010a 	add.w	r1, r7, #10
 8000b78:	2300      	movs	r3, #0
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f003 fef2 	bl	8004964 <osMessageQueueGet>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d102      	bne.n	8000b8c <canTask+0x148>
               CAN_SEND(ID_2_SONIC);
 8000b86:	2011      	movs	r0, #17
 8000b88:	f7ff fcfc 	bl	8000584 <CAN_SEND>
          if (osMessageQueueGet(canpedalQueueHandle, &rx_msg, NULL, 0) == osOK) {// spi2Task에서 큐에 삽입했으면!
 8000b8c:	4b10      	ldr	r3, [pc, #64]	@ (8000bd0 <canTask+0x18c>)
 8000b8e:	6818      	ldr	r0, [r3, #0]
 8000b90:	f107 010a 	add.w	r1, r7, #10
 8000b94:	2300      	movs	r3, #0
 8000b96:	2200      	movs	r2, #0
 8000b98:	f003 fee4 	bl	8004964 <osMessageQueueGet>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d103      	bne.n	8000baa <canTask+0x166>
               CAN_SEND(ID_2_MOTOR_STATUS);
 8000ba2:	f44f 7088 	mov.w	r0, #272	@ 0x110
 8000ba6:	f7ff fced 	bl	8000584 <CAN_SEND>
          CAN_SEND(ID_2_HB);
 8000baa:	2072      	movs	r0, #114	@ 0x72
 8000bac:	f7ff fcea 	bl	8000584 <CAN_SEND>
          break;
 8000bb0:	e002      	b.n	8000bb8 <canTask+0x174>
    	  CAN_OFF_FILTER();
 8000bb2:	f7ff fb6f 	bl	8000294 <CAN_OFF_FILTER>
          break;
 8000bb6:	bf00      	nop
	  }
	  osDelayUntil(tick); // 100Hz
 8000bb8:	6978      	ldr	r0, [r7, #20]
 8000bba:	f003 fdd2 	bl	8004762 <osDelayUntil>
	  tick += kPeriod;
 8000bbe:	e74c      	b.n	8000a5a <canTask+0x16>
 8000bc0:	20000000 	.word	0x20000000
 8000bc4:	200002b8 	.word	0x200002b8
 8000bc8:	2000029d 	.word	0x2000029d
 8000bcc:	20000030 	.word	0x20000030
 8000bd0:	20000270 	.word	0x20000270
 8000bd4:	2000026c 	.word	0x2000026c

08000bd8 <spi2Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_spi2Task */
void spi2Task(void *argument)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b088      	sub	sp, #32
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN spi2Task */
	uint8_t seq = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	77fb      	strb	r3, [r7, #31]
	uint8_t state_local = OFF;
 8000be4:	2301      	movs	r3, #1
 8000be6:	753b      	strb	r3, [r7, #20]
	uint32_t tick = osKernelGetTickCount();
 8000be8:	f003 fc44 	bl	8004474 <osKernelGetTickCount>
 8000bec:	61b8      	str	r0, [r7, #24]
	const uint32_t kPeriod = 10U; // 10ms 주기 (100Hz)
 8000bee:	230a      	movs	r3, #10
 8000bf0:	613b      	str	r3, [r7, #16]
	uint8_t SPI2_ERR_CNT = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	75fb      	strb	r3, [r7, #23]
	uint8_t last_rx_seq = 0xFF;
 8000bf6:	23ff      	movs	r3, #255	@ 0xff
 8000bf8:	75bb      	strb	r3, [r7, #22]
  /* Infinite loop */
  for(;;)
  {

	  tick += kPeriod;
 8000bfa:	69ba      	ldr	r2, [r7, #24]
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	4413      	add	r3, r2
 8000c00:	61bb      	str	r3, [r7, #24]
	  state_local = state_global;
 8000c02:	4b6d      	ldr	r3, [pc, #436]	@ (8000db8 <spi2Task+0x1e0>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	753b      	strb	r3, [r7, #20]
	  uint32_t result = osThreadFlagsWait(FLAG_MOTOR_SEND, osFlagsWaitAny, osWaitForever);
 8000c08:	f04f 32ff 	mov.w	r2, #4294967295
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	2002      	movs	r0, #2
 8000c10:	f003 fd26 	bl	8004660 <osThreadFlagsWait>
 8000c14:	60f8      	str	r0, [r7, #12]
	  // [3] 모터 버퍼 긁어와서 DMA 전용 버퍼에 저장 //아니 지금 든 생각인데 그냥 태스크를 SPI1, SPI2로 하면 되는거아님?
	    if(result & FLAG_MOTOR_SEND){ // CAN RX CALLBACK에서 들어왔다면
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	f003 0302 	and.w	r3, r3, #2
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	f000 80c2 	beq.w	8000da6 <spi2Task+0x1ce>
	    	bool frame_valid = true;
 8000c22:	2301      	movs	r3, #1
 8000c24:	757b      	strb	r3, [r7, #21]
	    	if((state_local != DRIVE) && (state_local != CENTRAL_DOWN)) g_pedal = 0;// EMERGENCY, MOTOR_ERR, PEDAL_ERR 등 다 여기서 걸려서 g_pedal = 0으로 모터 정지.
 8000c26:	7d3b      	ldrb	r3, [r7, #20]
 8000c28:	2b04      	cmp	r3, #4
 8000c2a:	d005      	beq.n	8000c38 <spi2Task+0x60>
 8000c2c:	7d3b      	ldrb	r3, [r7, #20]
 8000c2e:	2b40      	cmp	r3, #64	@ 0x40
 8000c30:	d002      	beq.n	8000c38 <spi2Task+0x60>
 8000c32:	4b62      	ldr	r3, [pc, #392]	@ (8000dbc <spi2Task+0x1e4>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	801a      	strh	r2, [r3, #0]

	    	g_pedal = (g_pedal < 0) ? 0 : ((g_pedal > 3000) ? 3000 : g_pedal); // 랩 처리. 최대 3000까지만 듀티 허용
 8000c38:	4b60      	ldr	r3, [pc, #384]	@ (8000dbc <spi2Task+0x1e4>)
 8000c3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	db09      	blt.n	8000c56 <spi2Task+0x7e>
 8000c42:	4b5e      	ldr	r3, [pc, #376]	@ (8000dbc <spi2Task+0x1e4>)
 8000c44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c48:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	bfa8      	it	ge
 8000c50:	4613      	movge	r3, r2
 8000c52:	b21b      	sxth	r3, r3
 8000c54:	e000      	b.n	8000c58 <spi2Task+0x80>
 8000c56:	2300      	movs	r3, #0
 8000c58:	4a58      	ldr	r2, [pc, #352]	@ (8000dbc <spi2Task+0x1e4>)
 8000c5a:	8013      	strh	r3, [r2, #0]
	    	// SPI DMA 보낼 패킷 구성
	    	pedal_tx.pkt.header = 0xAA;
 8000c5c:	4b58      	ldr	r3, [pc, #352]	@ (8000dc0 <spi2Task+0x1e8>)
 8000c5e:	22aa      	movs	r2, #170	@ 0xaa
 8000c60:	701a      	strb	r2, [r3, #0]
	    	pedal_tx.pkt.data = g_pedal;
 8000c62:	4b56      	ldr	r3, [pc, #344]	@ (8000dbc <spi2Task+0x1e4>)
 8000c64:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000c68:	4b55      	ldr	r3, [pc, #340]	@ (8000dc0 <spi2Task+0x1e8>)
 8000c6a:	f8a3 2001 	strh.w	r2, [r3, #1]
	    	pedal_tx.pkt.status = SPI2_ERR_FLAG? 0xFF : 0x00;
 8000c6e:	4b55      	ldr	r3, [pc, #340]	@ (8000dc4 <spi2Task+0x1ec>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <spi2Task+0xa4>
 8000c78:	22ff      	movs	r2, #255	@ 0xff
 8000c7a:	e000      	b.n	8000c7e <spi2Task+0xa6>
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	4b50      	ldr	r3, [pc, #320]	@ (8000dc0 <spi2Task+0x1e8>)
 8000c80:	70da      	strb	r2, [r3, #3]
	    	pedal_tx.pkt.seq = seq++;
 8000c82:	7ffb      	ldrb	r3, [r7, #31]
 8000c84:	1c5a      	adds	r2, r3, #1
 8000c86:	77fa      	strb	r2, [r7, #31]
 8000c88:	4a4d      	ldr	r2, [pc, #308]	@ (8000dc0 <spi2Task+0x1e8>)
 8000c8a:	7113      	strb	r3, [r2, #4]
	    	pedal_tx.pkt.reserved = 0x00;
 8000c8c:	4b4c      	ldr	r3, [pc, #304]	@ (8000dc0 <spi2Task+0x1e8>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	715a      	strb	r2, [r3, #5]
	    	pedal_tx.pkt.crc = crc_xor(pedal_tx.bytes, 6);
 8000c92:	2106      	movs	r1, #6
 8000c94:	484a      	ldr	r0, [pc, #296]	@ (8000dc0 <spi2Task+0x1e8>)
 8000c96:	f7ff fa5b 	bl	8000150 <crc_xor>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	4b48      	ldr	r3, [pc, #288]	@ (8000dc0 <spi2Task+0x1e8>)
 8000ca0:	719a      	strb	r2, [r3, #6]
	    	pedal_tx.pkt.tail = 0xED;
 8000ca2:	4b47      	ldr	r3, [pc, #284]	@ (8000dc0 <spi2Task+0x1e8>)
 8000ca4:	22ed      	movs	r2, #237	@ 0xed
 8000ca6:	71da      	strb	r2, [r3, #7]

	    	HAL_GPIO_WritePin(CS_MOTOR_GPIO_Port, CS_MOTOR_Pin, GPIO_PIN_RESET); // 이제 SPI 보낸다
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2110      	movs	r1, #16
 8000cac:	4846      	ldr	r0, [pc, #280]	@ (8000dc8 <spi2Task+0x1f0>)
 8000cae:	f002 f98f 	bl	8002fd0 <HAL_GPIO_WritePin>
	    	if(HAL_SPI_TransmitReceive_DMA(&hspi2, pedal_tx.bytes, pedal_rx.bytes, 8) == HAL_OK) { // 모터 드라이버 담당 MCU에게 전송
 8000cb2:	2308      	movs	r3, #8
 8000cb4:	4a45      	ldr	r2, [pc, #276]	@ (8000dcc <spi2Task+0x1f4>)
 8000cb6:	4942      	ldr	r1, [pc, #264]	@ (8000dc0 <spi2Task+0x1e8>)
 8000cb8:	4845      	ldr	r0, [pc, #276]	@ (8000dd0 <spi2Task+0x1f8>)
 8000cba:	f002 fe4d 	bl	8003958 <HAL_SPI_TransmitReceive_DMA>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d112      	bne.n	8000cea <spi2Task+0x112>
	    		uint32_t motor_res = osThreadFlagsWait(FLAG_MOTOR_DMA_COMPLETE, osFlagsWaitAny, 10); // 완료 대기
 8000cc4:	220a      	movs	r2, #10
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	2008      	movs	r0, #8
 8000cca:	f003 fcc9 	bl	8004660 <osThreadFlagsWait>
 8000cce:	60b8      	str	r0, [r7, #8]
	    		    		if(motor_res == osFlagsErrorTimeout){ // 고장시
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	f113 0f02 	cmn.w	r3, #2
 8000cd6:	d108      	bne.n	8000cea <spi2Task+0x112>
	    		    			HAL_SPI_DMAStop(&hspi2); // 멈추고
 8000cd8:	483d      	ldr	r0, [pc, #244]	@ (8000dd0 <spi2Task+0x1f8>)
 8000cda:	f002 ff39 	bl	8003b50 <HAL_SPI_DMAStop>
	    		    			hspi2.State = HAL_SPI_STATE_READY; // READY로 강제 변경해 RECOVERY 유도
 8000cde:	4b3c      	ldr	r3, [pc, #240]	@ (8000dd0 <spi2Task+0x1f8>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	    		    			frame_valid = false;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	757b      	strb	r3, [r7, #21]
	    		    		}
	    	}
	    	HAL_GPIO_WritePin(CS_MOTOR_GPIO_Port, CS_MOTOR_Pin, GPIO_PIN_SET); // SPI 다 보냈다
 8000cea:	2201      	movs	r2, #1
 8000cec:	2110      	movs	r1, #16
 8000cee:	4836      	ldr	r0, [pc, #216]	@ (8000dc8 <spi2Task+0x1f0>)
 8000cf0:	f002 f96e 	bl	8002fd0 <HAL_GPIO_WritePin>

	    	// SPI 에러 처리 -> 하드웨어로 감지하지 못하는, 데이터 검증 및 상대방이 살아있는지 여부
	    	if(frame_valid){
 8000cf4:	7d7b      	ldrb	r3, [r7, #21]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d017      	beq.n	8000d2a <spi2Task+0x152>
	        	if(pedal_rx.pkt.header != 0xAA) frame_valid = false;
 8000cfa:	4b34      	ldr	r3, [pc, #208]	@ (8000dcc <spi2Task+0x1f4>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	2baa      	cmp	r3, #170	@ 0xaa
 8000d00:	d001      	beq.n	8000d06 <spi2Task+0x12e>
 8000d02:	2300      	movs	r3, #0
 8000d04:	757b      	strb	r3, [r7, #21]
	        	if(pedal_rx.pkt.tail != 0xED) frame_valid = false;
 8000d06:	4b31      	ldr	r3, [pc, #196]	@ (8000dcc <spi2Task+0x1f4>)
 8000d08:	79db      	ldrb	r3, [r3, #7]
 8000d0a:	2bed      	cmp	r3, #237	@ 0xed
 8000d0c:	d001      	beq.n	8000d12 <spi2Task+0x13a>
 8000d0e:	2300      	movs	r3, #0
 8000d10:	757b      	strb	r3, [r7, #21]
	        	if(crc_xor((uint8_t *)&pedal_rx.pkt, 6) != pedal_rx.pkt.crc) frame_valid = false;
 8000d12:	2106      	movs	r1, #6
 8000d14:	482d      	ldr	r0, [pc, #180]	@ (8000dcc <spi2Task+0x1f4>)
 8000d16:	f7ff fa1b 	bl	8000150 <crc_xor>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000dcc <spi2Task+0x1f4>)
 8000d20:	799b      	ldrb	r3, [r3, #6]
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d001      	beq.n	8000d2a <spi2Task+0x152>
 8000d26:	2300      	movs	r3, #0
 8000d28:	757b      	strb	r3, [r7, #21]
	    	}
	    	if(!frame_valid){
 8000d2a:	7d7b      	ldrb	r3, [r7, #21]
 8000d2c:	f083 0301 	eor.w	r3, r3, #1
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d00d      	beq.n	8000d52 <spi2Task+0x17a>
	    		if(++SPI2_ERR_CNT >= 20){
 8000d36:	7dfb      	ldrb	r3, [r7, #23]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	75fb      	strb	r3, [r7, #23]
 8000d3c:	7dfb      	ldrb	r3, [r7, #23]
 8000d3e:	2b13      	cmp	r3, #19
 8000d40:	d935      	bls.n	8000dae <spi2Task+0x1d6>
	    			if(state_global == DRIVE) SPI2_ERR_FLAG = 1;
 8000d42:	4b1d      	ldr	r3, [pc, #116]	@ (8000db8 <spi2Task+0x1e0>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b04      	cmp	r3, #4
 8000d48:	d131      	bne.n	8000dae <spi2Task+0x1d6>
 8000d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc4 <spi2Task+0x1ec>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
	    		}
	    		continue;
 8000d50:	e02d      	b.n	8000dae <spi2Task+0x1d6>
	    	}

	    	if (pedal_rx.pkt.seq == last_rx_seq) {
 8000d52:	4b1e      	ldr	r3, [pc, #120]	@ (8000dcc <spi2Task+0x1f4>)
 8000d54:	791b      	ldrb	r3, [r3, #4]
 8000d56:	7dba      	ldrb	r2, [r7, #22]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d10d      	bne.n	8000d78 <spi2Task+0x1a0>
	    	    if (++SPI2_ERR_CNT >= 20)
 8000d5c:	7dfb      	ldrb	r3, [r7, #23]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	75fb      	strb	r3, [r7, #23]
 8000d62:	7dfb      	ldrb	r3, [r7, #23]
 8000d64:	2b13      	cmp	r3, #19
 8000d66:	d924      	bls.n	8000db2 <spi2Task+0x1da>
	    	    	if(state_global == DRIVE) SPI2_ERR_FLAG = 1;
 8000d68:	4b13      	ldr	r3, [pc, #76]	@ (8000db8 <spi2Task+0x1e0>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	2b04      	cmp	r3, #4
 8000d6e:	d120      	bne.n	8000db2 <spi2Task+0x1da>
 8000d70:	4b14      	ldr	r3, [pc, #80]	@ (8000dc4 <spi2Task+0x1ec>)
 8000d72:	2201      	movs	r2, #1
 8000d74:	701a      	strb	r2, [r3, #0]
	    	    continue;
 8000d76:	e01c      	b.n	8000db2 <spi2Task+0x1da>
	    	}
	    	last_rx_seq = pedal_rx.pkt.seq;
 8000d78:	4b14      	ldr	r3, [pc, #80]	@ (8000dcc <spi2Task+0x1f4>)
 8000d7a:	791b      	ldrb	r3, [r3, #4]
 8000d7c:	75bb      	strb	r3, [r7, #22]
	    	g_pedal_from_driver = pedal_rx.pkt.data;
 8000d7e:	4b13      	ldr	r3, [pc, #76]	@ (8000dcc <spi2Task+0x1f4>)
 8000d80:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 8000d84:	b21a      	sxth	r2, r3
 8000d86:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <spi2Task+0x1fc>)
 8000d88:	801a      	strh	r2, [r3, #0]
	    	SPI2_ERR_CNT = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	75fb      	strb	r3, [r7, #23]
	    	SPI2_ERR_FLAG = 0;
 8000d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc4 <spi2Task+0x1ec>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	701a      	strb	r2, [r3, #0]
	    	Put_Latest_Data(canpedalQueueHandle, g_pedal); // 잘 보냈다. 큐 대신 플래그 세워도 되나 큰 오버헤드 없다고 판단해 구조적 통일성을 위함.
 8000d94:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <spi2Task+0x200>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a08      	ldr	r2, [pc, #32]	@ (8000dbc <spi2Task+0x1e4>)
 8000d9a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000d9e:	4611      	mov	r1, r2
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff fa57 	bl	8000254 <Put_Latest_Data>
	    }
	    osDelayUntil(tick); // 100Hz
 8000da6:	69b8      	ldr	r0, [r7, #24]
 8000da8:	f003 fcdb 	bl	8004762 <osDelayUntil>
 8000dac:	e725      	b.n	8000bfa <spi2Task+0x22>
	    		continue;
 8000dae:	bf00      	nop
 8000db0:	e723      	b.n	8000bfa <spi2Task+0x22>
	    	    continue;
 8000db2:	bf00      	nop
  {
 8000db4:	e721      	b.n	8000bfa <spi2Task+0x22>
 8000db6:	bf00      	nop
 8000db8:	20000000 	.word	0x20000000
 8000dbc:	20000276 	.word	0x20000276
 8000dc0:	20000284 	.word	0x20000284
 8000dc4:	2000029d 	.word	0x2000029d
 8000dc8:	40010800 	.word	0x40010800
 8000dcc:	2000027c 	.word	0x2000027c
 8000dd0:	200000b0 	.word	0x200000b0
 8000dd4:	20000278 	.word	0x20000278
 8000dd8:	20000270 	.word	0x20000270

08000ddc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b090      	sub	sp, #64	@ 0x40
 8000de0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000de2:	f107 0318 	add.w	r3, r7, #24
 8000de6:	2228      	movs	r2, #40	@ 0x28
 8000de8:	2100      	movs	r1, #0
 8000dea:	4618      	mov	r0, r3
 8000dec:	f006 fd9c 	bl	8007928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000df0:	1d3b      	adds	r3, r7, #4
 8000df2:	2200      	movs	r2, #0
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	605a      	str	r2, [r3, #4]
 8000df8:	609a      	str	r2, [r3, #8]
 8000dfa:	60da      	str	r2, [r3, #12]
 8000dfc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e02:	2301      	movs	r3, #1
 8000e04:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e06:	2310      	movs	r3, #16
 8000e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000e12:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e18:	f107 0318 	add.w	r3, r7, #24
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f002 f907 	bl	8003030 <HAL_RCC_OscConfig>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000e28:	f000 f996 	bl	8001158 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e2c:	230f      	movs	r3, #15
 8000e2e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e30:	2302      	movs	r3, #2
 8000e32:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e34:	2300      	movs	r3, #0
 8000e36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e3c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	2102      	movs	r1, #2
 8000e46:	4618      	mov	r0, r3
 8000e48:	f002 fb74 	bl	8003534 <HAL_RCC_ClockConfig>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000e52:	f000 f981 	bl	8001158 <Error_Handler>
  }
}
 8000e56:	bf00      	nop
 8000e58:	3740      	adds	r7, #64	@ 0x40
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000e64:	4b17      	ldr	r3, [pc, #92]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000e66:	4a18      	ldr	r2, [pc, #96]	@ (8000ec8 <MX_CAN_Init+0x68>)
 8000e68:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000e6a:	4b16      	ldr	r3, [pc, #88]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000e6c:	2204      	movs	r2, #4
 8000e6e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000e70:	4b14      	ldr	r3, [pc, #80]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e76:	4b13      	ldr	r3, [pc, #76]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000e7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000e7e:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8000e82:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000e84:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000e86:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000e8a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000e8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000e92:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000e98:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8000e9e:	4b09      	ldr	r3, [pc, #36]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000ea4:	4b07      	ldr	r3, [pc, #28]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000eaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000eb0:	4804      	ldr	r0, [pc, #16]	@ (8000ec4 <MX_CAN_Init+0x64>)
 8000eb2:	f000 fc73 	bl	800179c <HAL_CAN_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000ebc:	f000 f94c 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000030 	.word	0x20000030
 8000ec8:	40006400 	.word	0x40006400

08000ecc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ed0:	4b17      	ldr	r3, [pc, #92]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000ed2:	4a18      	ldr	r2, [pc, #96]	@ (8000f34 <MX_SPI1_Init+0x68>)
 8000ed4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ed6:	4b16      	ldr	r3, [pc, #88]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000ed8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000edc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ede:	4b14      	ldr	r3, [pc, #80]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ee4:	4b12      	ldr	r3, [pc, #72]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eea:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000ef8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000efc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000efe:	4b0c      	ldr	r3, [pc, #48]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000f00:	2228      	movs	r2, #40	@ 0x28
 8000f02:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f0a:	4b09      	ldr	r3, [pc, #36]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f10:	4b07      	ldr	r3, [pc, #28]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f16:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000f18:	220a      	movs	r2, #10
 8000f1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f1c:	4804      	ldr	r0, [pc, #16]	@ (8000f30 <MX_SPI1_Init+0x64>)
 8000f1e:	f002 fc97 	bl	8003850 <HAL_SPI_Init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f28:	f000 f916 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000058 	.word	0x20000058
 8000f34:	40013000 	.word	0x40013000

08000f38 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f3c:	4b17      	ldr	r3, [pc, #92]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f3e:	4a18      	ldr	r2, [pc, #96]	@ (8000fa0 <MX_SPI2_Init+0x68>)
 8000f40:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f42:	4b16      	ldr	r3, [pc, #88]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f48:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f4a:	4b14      	ldr	r3, [pc, #80]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f50:	4b12      	ldr	r3, [pc, #72]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f56:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f62:	4b0e      	ldr	r3, [pc, #56]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f68:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f6c:	2220      	movs	r2, #32
 8000f6e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f70:	4b0a      	ldr	r3, [pc, #40]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f76:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f7c:	4b07      	ldr	r3, [pc, #28]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000f82:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f84:	220a      	movs	r2, #10
 8000f86:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f88:	4804      	ldr	r0, [pc, #16]	@ (8000f9c <MX_SPI2_Init+0x64>)
 8000f8a:	f002 fc61 	bl	8003850 <HAL_SPI_Init>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000f94:	f000 f8e0 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	200000b0 	.word	0x200000b0
 8000fa0:	40003800 	.word	0x40003800

08000fa4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fa8:	4b11      	ldr	r3, [pc, #68]	@ (8000ff0 <MX_USART1_UART_Init+0x4c>)
 8000faa:	4a12      	ldr	r2, [pc, #72]	@ (8000ff4 <MX_USART1_UART_Init+0x50>)
 8000fac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000fae:	4b10      	ldr	r3, [pc, #64]	@ (8000ff0 <MX_USART1_UART_Init+0x4c>)
 8000fb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff0 <MX_USART1_UART_Init+0x4c>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff0 <MX_USART1_UART_Init+0x4c>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff0 <MX_USART1_UART_Init+0x4c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000fc8:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <MX_USART1_UART_Init+0x4c>)
 8000fca:	220c      	movs	r2, #12
 8000fcc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fce:	4b08      	ldr	r3, [pc, #32]	@ (8000ff0 <MX_USART1_UART_Init+0x4c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd4:	4b06      	ldr	r3, [pc, #24]	@ (8000ff0 <MX_USART1_UART_Init+0x4c>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000fda:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <MX_USART1_UART_Init+0x4c>)
 8000fdc:	f003 f8ef 	bl	80041be <HAL_UART_Init>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000fe6:	f000 f8b7 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000218 	.word	0x20000218
 8000ff4:	40013800 	.word	0x40013800

08000ff8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ffe:	4b18      	ldr	r3, [pc, #96]	@ (8001060 <MX_DMA_Init+0x68>)
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	4a17      	ldr	r2, [pc, #92]	@ (8001060 <MX_DMA_Init+0x68>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	6153      	str	r3, [r2, #20]
 800100a:	4b15      	ldr	r3, [pc, #84]	@ (8001060 <MX_DMA_Init+0x68>)
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001016:	2200      	movs	r2, #0
 8001018:	2105      	movs	r1, #5
 800101a:	200c      	movs	r0, #12
 800101c:	f001 fb7b 	bl	8002716 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001020:	200c      	movs	r0, #12
 8001022:	f001 fb94 	bl	800274e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2105      	movs	r1, #5
 800102a:	200d      	movs	r0, #13
 800102c:	f001 fb73 	bl	8002716 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001030:	200d      	movs	r0, #13
 8001032:	f001 fb8c 	bl	800274e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2105      	movs	r1, #5
 800103a:	200e      	movs	r0, #14
 800103c:	f001 fb6b 	bl	8002716 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001040:	200e      	movs	r0, #14
 8001042:	f001 fb84 	bl	800274e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001046:	2200      	movs	r2, #0
 8001048:	2105      	movs	r1, #5
 800104a:	200f      	movs	r0, #15
 800104c:	f001 fb63 	bl	8002716 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001050:	200f      	movs	r0, #15
 8001052:	f001 fb7c 	bl	800274e <HAL_NVIC_EnableIRQ>

}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40021000 	.word	0x40021000

08001064 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106a:	f107 0310 	add.w	r3, r7, #16
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]
 8001074:	609a      	str	r2, [r3, #8]
 8001076:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001078:	4b32      	ldr	r3, [pc, #200]	@ (8001144 <MX_GPIO_Init+0xe0>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	4a31      	ldr	r2, [pc, #196]	@ (8001144 <MX_GPIO_Init+0xe0>)
 800107e:	f043 0310 	orr.w	r3, r3, #16
 8001082:	6193      	str	r3, [r2, #24]
 8001084:	4b2f      	ldr	r3, [pc, #188]	@ (8001144 <MX_GPIO_Init+0xe0>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	f003 0310 	and.w	r3, r3, #16
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001090:	4b2c      	ldr	r3, [pc, #176]	@ (8001144 <MX_GPIO_Init+0xe0>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	4a2b      	ldr	r2, [pc, #172]	@ (8001144 <MX_GPIO_Init+0xe0>)
 8001096:	f043 0304 	orr.w	r3, r3, #4
 800109a:	6193      	str	r3, [r2, #24]
 800109c:	4b29      	ldr	r3, [pc, #164]	@ (8001144 <MX_GPIO_Init+0xe0>)
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	f003 0304 	and.w	r3, r3, #4
 80010a4:	60bb      	str	r3, [r7, #8]
 80010a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a8:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <MX_GPIO_Init+0xe0>)
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	4a25      	ldr	r2, [pc, #148]	@ (8001144 <MX_GPIO_Init+0xe0>)
 80010ae:	f043 0308 	orr.w	r3, r3, #8
 80010b2:	6193      	str	r3, [r2, #24]
 80010b4:	4b23      	ldr	r3, [pc, #140]	@ (8001144 <MX_GPIO_Init+0xe0>)
 80010b6:	699b      	ldr	r3, [r3, #24]
 80010b8:	f003 0308 	and.w	r3, r3, #8
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010c6:	4820      	ldr	r0, [pc, #128]	@ (8001148 <MX_GPIO_Init+0xe4>)
 80010c8:	f001 ff82 	bl	8002fd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_SONIC_Pin|CS_MOTOR_Pin, GPIO_PIN_SET);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2118      	movs	r1, #24
 80010d0:	481e      	ldr	r0, [pc, #120]	@ (800114c <MX_GPIO_Init+0xe8>)
 80010d2:	f001 ff7d 	bl	8002fd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80010d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010dc:	2301      	movs	r3, #1
 80010de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e4:	2302      	movs	r3, #2
 80010e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80010e8:	f107 0310 	add.w	r3, r7, #16
 80010ec:	4619      	mov	r1, r3
 80010ee:	4816      	ldr	r0, [pc, #88]	@ (8001148 <MX_GPIO_Init+0xe4>)
 80010f0:	f001 fdea 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_SONIC_Pin CS_MOTOR_Pin */
  GPIO_InitStruct.Pin = CS_SONIC_Pin|CS_MOTOR_Pin;
 80010f4:	2318      	movs	r3, #24
 80010f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2302      	movs	r3, #2
 8001102:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001104:	f107 0310 	add.w	r3, r7, #16
 8001108:	4619      	mov	r1, r3
 800110a:	4810      	ldr	r0, [pc, #64]	@ (800114c <MX_GPIO_Init+0xe8>)
 800110c:	f001 fddc 	bl	8002cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRDY_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin;
 8001110:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001114:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001116:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <MX_GPIO_Init+0xec>)
 8001118:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DRDY_GPIO_Port, &GPIO_InitStruct);
 800111e:	f107 0310 	add.w	r3, r7, #16
 8001122:	4619      	mov	r1, r3
 8001124:	480b      	ldr	r0, [pc, #44]	@ (8001154 <MX_GPIO_Init+0xf0>)
 8001126:	f001 fdcf 	bl	8002cc8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 800112a:	2200      	movs	r2, #0
 800112c:	2106      	movs	r1, #6
 800112e:	2028      	movs	r0, #40	@ 0x28
 8001130:	f001 faf1 	bl	8002716 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001134:	2028      	movs	r0, #40	@ 0x28
 8001136:	f001 fb0a 	bl	800274e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800113a:	bf00      	nop
 800113c:	3720      	adds	r7, #32
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40021000 	.word	0x40021000
 8001148:	40011000 	.word	0x40011000
 800114c:	40010800 	.word	0x40010800
 8001150:	10110000 	.word	0x10110000
 8001154:	40010c00 	.word	0x40010c00

08001158 <Error_Handler>:

/* USER CODE END 4 */


void Error_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800115c:	b672      	cpsid	i
}
 800115e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <Error_Handler+0x8>

08001164 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800116a:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <HAL_MspInit+0x68>)
 800116c:	699b      	ldr	r3, [r3, #24]
 800116e:	4a17      	ldr	r2, [pc, #92]	@ (80011cc <HAL_MspInit+0x68>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6193      	str	r3, [r2, #24]
 8001176:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <HAL_MspInit+0x68>)
 8001178:	699b      	ldr	r3, [r3, #24]
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001182:	4b12      	ldr	r3, [pc, #72]	@ (80011cc <HAL_MspInit+0x68>)
 8001184:	69db      	ldr	r3, [r3, #28]
 8001186:	4a11      	ldr	r2, [pc, #68]	@ (80011cc <HAL_MspInit+0x68>)
 8001188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800118c:	61d3      	str	r3, [r2, #28]
 800118e:	4b0f      	ldr	r3, [pc, #60]	@ (80011cc <HAL_MspInit+0x68>)
 8001190:	69db      	ldr	r3, [r3, #28]
 8001192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	210f      	movs	r1, #15
 800119e:	f06f 0001 	mvn.w	r0, #1
 80011a2:	f001 fab8 	bl	8002716 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80011a6:	4b0a      	ldr	r3, [pc, #40]	@ (80011d0 <HAL_MspInit+0x6c>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	4a04      	ldr	r2, [pc, #16]	@ (80011d0 <HAL_MspInit+0x6c>)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c2:	bf00      	nop
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40021000 	.word	0x40021000
 80011d0:	40010000 	.word	0x40010000

080011d4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011dc:	f107 0310 	add.w	r3, r7, #16
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a20      	ldr	r2, [pc, #128]	@ (8001270 <HAL_CAN_MspInit+0x9c>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d139      	bne.n	8001268 <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80011f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001274 <HAL_CAN_MspInit+0xa0>)
 80011f6:	69db      	ldr	r3, [r3, #28]
 80011f8:	4a1e      	ldr	r2, [pc, #120]	@ (8001274 <HAL_CAN_MspInit+0xa0>)
 80011fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011fe:	61d3      	str	r3, [r2, #28]
 8001200:	4b1c      	ldr	r3, [pc, #112]	@ (8001274 <HAL_CAN_MspInit+0xa0>)
 8001202:	69db      	ldr	r3, [r3, #28]
 8001204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120c:	4b19      	ldr	r3, [pc, #100]	@ (8001274 <HAL_CAN_MspInit+0xa0>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a18      	ldr	r2, [pc, #96]	@ (8001274 <HAL_CAN_MspInit+0xa0>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6193      	str	r3, [r2, #24]
 8001218:	4b16      	ldr	r3, [pc, #88]	@ (8001274 <HAL_CAN_MspInit+0xa0>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	60bb      	str	r3, [r7, #8]
 8001222:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001224:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001228:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800122a:	2300      	movs	r3, #0
 800122c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001232:	f107 0310 	add.w	r3, r7, #16
 8001236:	4619      	mov	r1, r3
 8001238:	480f      	ldr	r0, [pc, #60]	@ (8001278 <HAL_CAN_MspInit+0xa4>)
 800123a:	f001 fd45 	bl	8002cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800123e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001242:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001244:	2302      	movs	r3, #2
 8001246:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001248:	2303      	movs	r3, #3
 800124a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 0310 	add.w	r3, r7, #16
 8001250:	4619      	mov	r1, r3
 8001252:	4809      	ldr	r0, [pc, #36]	@ (8001278 <HAL_CAN_MspInit+0xa4>)
 8001254:	f001 fd38 	bl	8002cc8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 6, 0);
 8001258:	2200      	movs	r2, #0
 800125a:	2106      	movs	r1, #6
 800125c:	2014      	movs	r0, #20
 800125e:	f001 fa5a 	bl	8002716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001262:	2014      	movs	r0, #20
 8001264:	f001 fa73 	bl	800274e <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001268:	bf00      	nop
 800126a:	3720      	adds	r7, #32
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40006400 	.word	0x40006400
 8001274:	40021000 	.word	0x40021000
 8001278:	40010800 	.word	0x40010800

0800127c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08a      	sub	sp, #40	@ 0x28
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 0318 	add.w	r3, r7, #24
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a8c      	ldr	r2, [pc, #560]	@ (80014c8 <HAL_SPI_MspInit+0x24c>)
 8001298:	4293      	cmp	r3, r2
 800129a:	f040 8085 	bne.w	80013a8 <HAL_SPI_MspInit+0x12c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800129e:	4b8b      	ldr	r3, [pc, #556]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	4a8a      	ldr	r2, [pc, #552]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80012a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012a8:	6193      	str	r3, [r2, #24]
 80012aa:	4b88      	ldr	r3, [pc, #544]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80012ac:	699b      	ldr	r3, [r3, #24]
 80012ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012b2:	617b      	str	r3, [r7, #20]
 80012b4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b6:	4b85      	ldr	r3, [pc, #532]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	4a84      	ldr	r2, [pc, #528]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80012bc:	f043 0304 	orr.w	r3, r3, #4
 80012c0:	6193      	str	r3, [r2, #24]
 80012c2:	4b82      	ldr	r3, [pc, #520]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80012c4:	699b      	ldr	r3, [r3, #24]
 80012c6:	f003 0304 	and.w	r3, r3, #4
 80012ca:	613b      	str	r3, [r7, #16]
 80012cc:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80012ce:	23a0      	movs	r3, #160	@ 0xa0
 80012d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d2:	2302      	movs	r3, #2
 80012d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012d6:	2303      	movs	r3, #3
 80012d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012da:	f107 0318 	add.w	r3, r7, #24
 80012de:	4619      	mov	r1, r3
 80012e0:	487b      	ldr	r0, [pc, #492]	@ (80014d0 <HAL_SPI_MspInit+0x254>)
 80012e2:	f001 fcf1 	bl	8002cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012e6:	2340      	movs	r3, #64	@ 0x40
 80012e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f2:	f107 0318 	add.w	r3, r7, #24
 80012f6:	4619      	mov	r1, r3
 80012f8:	4875      	ldr	r0, [pc, #468]	@ (80014d0 <HAL_SPI_MspInit+0x254>)
 80012fa:	f001 fce5 	bl	8002cc8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80012fe:	4b75      	ldr	r3, [pc, #468]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 8001300:	4a75      	ldr	r2, [pc, #468]	@ (80014d8 <HAL_SPI_MspInit+0x25c>)
 8001302:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001304:	4b73      	ldr	r3, [pc, #460]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 8001306:	2200      	movs	r2, #0
 8001308:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800130a:	4b72      	ldr	r3, [pc, #456]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001310:	4b70      	ldr	r3, [pc, #448]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 8001312:	2280      	movs	r2, #128	@ 0x80
 8001314:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001316:	4b6f      	ldr	r3, [pc, #444]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800131c:	4b6d      	ldr	r3, [pc, #436]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 800131e:	2200      	movs	r2, #0
 8001320:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001322:	4b6c      	ldr	r3, [pc, #432]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001328:	4b6a      	ldr	r3, [pc, #424]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 800132a:	2200      	movs	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800132e:	4869      	ldr	r0, [pc, #420]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 8001330:	f001 fa28 	bl	8002784 <HAL_DMA_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <HAL_SPI_MspInit+0xc2>
    {
      Error_Handler();
 800133a:	f7ff ff0d 	bl	8001158 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a64      	ldr	r2, [pc, #400]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 8001342:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001344:	4a63      	ldr	r2, [pc, #396]	@ (80014d4 <HAL_SPI_MspInit+0x258>)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800134a:	4b64      	ldr	r3, [pc, #400]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 800134c:	4a64      	ldr	r2, [pc, #400]	@ (80014e0 <HAL_SPI_MspInit+0x264>)
 800134e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001350:	4b62      	ldr	r3, [pc, #392]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 8001352:	2210      	movs	r2, #16
 8001354:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001356:	4b61      	ldr	r3, [pc, #388]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800135c:	4b5f      	ldr	r3, [pc, #380]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 800135e:	2280      	movs	r2, #128	@ 0x80
 8001360:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001362:	4b5e      	ldr	r3, [pc, #376]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 8001364:	2200      	movs	r2, #0
 8001366:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001368:	4b5c      	ldr	r3, [pc, #368]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 800136a:	2200      	movs	r2, #0
 800136c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800136e:	4b5b      	ldr	r3, [pc, #364]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001374:	4b59      	ldr	r3, [pc, #356]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 8001376:	2200      	movs	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800137a:	4858      	ldr	r0, [pc, #352]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 800137c:	f001 fa02 	bl	8002784 <HAL_DMA_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8001386:	f7ff fee7 	bl	8001158 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a53      	ldr	r2, [pc, #332]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 800138e:	649a      	str	r2, [r3, #72]	@ 0x48
 8001390:	4a52      	ldr	r2, [pc, #328]	@ (80014dc <HAL_SPI_MspInit+0x260>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	2106      	movs	r1, #6
 800139a:	2023      	movs	r0, #35	@ 0x23
 800139c:	f001 f9bb 	bl	8002716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80013a0:	2023      	movs	r0, #35	@ 0x23
 80013a2:	f001 f9d4 	bl	800274e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80013a6:	e08b      	b.n	80014c0 <HAL_SPI_MspInit+0x244>
  else if(hspi->Instance==SPI2)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a4d      	ldr	r2, [pc, #308]	@ (80014e4 <HAL_SPI_MspInit+0x268>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	f040 8086 	bne.w	80014c0 <HAL_SPI_MspInit+0x244>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013b4:	4b45      	ldr	r3, [pc, #276]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80013b6:	69db      	ldr	r3, [r3, #28]
 80013b8:	4a44      	ldr	r2, [pc, #272]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80013ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013be:	61d3      	str	r3, [r2, #28]
 80013c0:	4b42      	ldr	r3, [pc, #264]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80013c2:	69db      	ldr	r3, [r3, #28]
 80013c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013cc:	4b3f      	ldr	r3, [pc, #252]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	4a3e      	ldr	r2, [pc, #248]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80013d2:	f043 0308 	orr.w	r3, r3, #8
 80013d6:	6193      	str	r3, [r2, #24]
 80013d8:	4b3c      	ldr	r3, [pc, #240]	@ (80014cc <HAL_SPI_MspInit+0x250>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	f003 0308 	and.w	r3, r3, #8
 80013e0:	60bb      	str	r3, [r7, #8]
 80013e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80013e4:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80013e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ea:	2302      	movs	r3, #2
 80013ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ee:	2303      	movs	r3, #3
 80013f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f2:	f107 0318 	add.w	r3, r7, #24
 80013f6:	4619      	mov	r1, r3
 80013f8:	483b      	ldr	r0, [pc, #236]	@ (80014e8 <HAL_SPI_MspInit+0x26c>)
 80013fa:	f001 fc65 	bl	8002cc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80013fe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001402:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001404:	2300      	movs	r3, #0
 8001406:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140c:	f107 0318 	add.w	r3, r7, #24
 8001410:	4619      	mov	r1, r3
 8001412:	4835      	ldr	r0, [pc, #212]	@ (80014e8 <HAL_SPI_MspInit+0x26c>)
 8001414:	f001 fc58 	bl	8002cc8 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001418:	4b34      	ldr	r3, [pc, #208]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 800141a:	4a35      	ldr	r2, [pc, #212]	@ (80014f0 <HAL_SPI_MspInit+0x274>)
 800141c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800141e:	4b33      	ldr	r3, [pc, #204]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 8001420:	2210      	movs	r2, #16
 8001422:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001424:	4b31      	ldr	r3, [pc, #196]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800142a:	4b30      	ldr	r3, [pc, #192]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 800142c:	2280      	movs	r2, #128	@ 0x80
 800142e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001430:	4b2e      	ldr	r3, [pc, #184]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 8001432:	2200      	movs	r2, #0
 8001434:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001436:	4b2d      	ldr	r3, [pc, #180]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 8001438:	2200      	movs	r2, #0
 800143a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800143c:	4b2b      	ldr	r3, [pc, #172]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 800143e:	2200      	movs	r2, #0
 8001440:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001442:	4b2a      	ldr	r3, [pc, #168]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 8001444:	2200      	movs	r2, #0
 8001446:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001448:	4828      	ldr	r0, [pc, #160]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 800144a:	f001 f99b 	bl	8002784 <HAL_DMA_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <HAL_SPI_MspInit+0x1dc>
      Error_Handler();
 8001454:	f7ff fe80 	bl	8001158 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a24      	ldr	r2, [pc, #144]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 800145c:	649a      	str	r2, [r3, #72]	@ 0x48
 800145e:	4a23      	ldr	r2, [pc, #140]	@ (80014ec <HAL_SPI_MspInit+0x270>)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8001464:	4b23      	ldr	r3, [pc, #140]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 8001466:	4a24      	ldr	r2, [pc, #144]	@ (80014f8 <HAL_SPI_MspInit+0x27c>)
 8001468:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800146a:	4b22      	ldr	r3, [pc, #136]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 800146c:	2200      	movs	r2, #0
 800146e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001470:	4b20      	ldr	r3, [pc, #128]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001476:	4b1f      	ldr	r3, [pc, #124]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 8001478:	2280      	movs	r2, #128	@ 0x80
 800147a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800147c:	4b1d      	ldr	r3, [pc, #116]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 800147e:	2200      	movs	r2, #0
 8001480:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001482:	4b1c      	ldr	r3, [pc, #112]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 8001484:	2200      	movs	r2, #0
 8001486:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001488:	4b1a      	ldr	r3, [pc, #104]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 800148a:	2200      	movs	r2, #0
 800148c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800148e:	4b19      	ldr	r3, [pc, #100]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 8001490:	2200      	movs	r2, #0
 8001492:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001494:	4817      	ldr	r0, [pc, #92]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 8001496:	f001 f975 	bl	8002784 <HAL_DMA_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <HAL_SPI_MspInit+0x228>
      Error_Handler();
 80014a0:	f7ff fe5a 	bl	8001158 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4a13      	ldr	r2, [pc, #76]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 80014a8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80014aa:	4a12      	ldr	r2, [pc, #72]	@ (80014f4 <HAL_SPI_MspInit+0x278>)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(SPI2_IRQn, 6, 0);
 80014b0:	2200      	movs	r2, #0
 80014b2:	2106      	movs	r1, #6
 80014b4:	2024      	movs	r0, #36	@ 0x24
 80014b6:	f001 f92e 	bl	8002716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80014ba:	2024      	movs	r0, #36	@ 0x24
 80014bc:	f001 f947 	bl	800274e <HAL_NVIC_EnableIRQ>
}
 80014c0:	bf00      	nop
 80014c2:	3728      	adds	r7, #40	@ 0x28
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40013000 	.word	0x40013000
 80014cc:	40021000 	.word	0x40021000
 80014d0:	40010800 	.word	0x40010800
 80014d4:	20000108 	.word	0x20000108
 80014d8:	4002001c 	.word	0x4002001c
 80014dc:	2000014c 	.word	0x2000014c
 80014e0:	40020030 	.word	0x40020030
 80014e4:	40003800 	.word	0x40003800
 80014e8:	40010c00 	.word	0x40010c00
 80014ec:	20000190 	.word	0x20000190
 80014f0:	40020058 	.word	0x40020058
 80014f4:	200001d4 	.word	0x200001d4
 80014f8:	40020044 	.word	0x40020044

080014fc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b088      	sub	sp, #32
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001504:	f107 0310 	add.w	r3, r7, #16
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a1c      	ldr	r2, [pc, #112]	@ (8001588 <HAL_UART_MspInit+0x8c>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d131      	bne.n	8001580 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800151c:	4b1b      	ldr	r3, [pc, #108]	@ (800158c <HAL_UART_MspInit+0x90>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	4a1a      	ldr	r2, [pc, #104]	@ (800158c <HAL_UART_MspInit+0x90>)
 8001522:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001526:	6193      	str	r3, [r2, #24]
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <HAL_UART_MspInit+0x90>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001534:	4b15      	ldr	r3, [pc, #84]	@ (800158c <HAL_UART_MspInit+0x90>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	4a14      	ldr	r2, [pc, #80]	@ (800158c <HAL_UART_MspInit+0x90>)
 800153a:	f043 0304 	orr.w	r3, r3, #4
 800153e:	6193      	str	r3, [r2, #24]
 8001540:	4b12      	ldr	r3, [pc, #72]	@ (800158c <HAL_UART_MspInit+0x90>)
 8001542:	699b      	ldr	r3, [r3, #24]
 8001544:	f003 0304 	and.w	r3, r3, #4
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800154c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001550:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001552:	2302      	movs	r3, #2
 8001554:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001556:	2303      	movs	r3, #3
 8001558:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155a:	f107 0310 	add.w	r3, r7, #16
 800155e:	4619      	mov	r1, r3
 8001560:	480b      	ldr	r0, [pc, #44]	@ (8001590 <HAL_UART_MspInit+0x94>)
 8001562:	f001 fbb1 	bl	8002cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001566:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800156a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001574:	f107 0310 	add.w	r3, r7, #16
 8001578:	4619      	mov	r1, r3
 800157a:	4805      	ldr	r0, [pc, #20]	@ (8001590 <HAL_UART_MspInit+0x94>)
 800157c:	f001 fba4 	bl	8002cc8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001580:	bf00      	nop
 8001582:	3720      	adds	r7, #32
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40013800 	.word	0x40013800
 800158c:	40021000 	.word	0x40021000
 8001590:	40010800 	.word	0x40010800

08001594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <NMI_Handler+0x4>

0800159c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a0:	bf00      	nop
 80015a2:	e7fd      	b.n	80015a0 <HardFault_Handler+0x4>

080015a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <MemManage_Handler+0x4>

080015ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <BusFault_Handler+0x4>

080015b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <UsageFault_Handler+0x4>

080015bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr

080015c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015cc:	f000 f8ca 	bl	8001764 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80015d0:	f004 ffa0 	bl	8006514 <xTaskGetSchedulerState>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d001      	beq.n	80015de <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80015da:	f005 ff35 	bl	8007448 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
	...

080015e4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80015e8:	4802      	ldr	r0, [pc, #8]	@ (80015f4 <DMA1_Channel2_IRQHandler+0x10>)
 80015ea:	f001 fa39 	bl	8002a60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000108 	.word	0x20000108

080015f8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80015fc:	4802      	ldr	r0, [pc, #8]	@ (8001608 <DMA1_Channel3_IRQHandler+0x10>)
 80015fe:	f001 fa2f 	bl	8002a60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	2000014c 	.word	0x2000014c

0800160c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001610:	4802      	ldr	r0, [pc, #8]	@ (800161c <DMA1_Channel4_IRQHandler+0x10>)
 8001612:	f001 fa25 	bl	8002a60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200001d4 	.word	0x200001d4

08001620 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001624:	4802      	ldr	r0, [pc, #8]	@ (8001630 <DMA1_Channel5_IRQHandler+0x10>)
 8001626:	f001 fa1b 	bl	8002a60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	20000190 	.word	0x20000190

08001634 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001638:	4802      	ldr	r0, [pc, #8]	@ (8001644 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800163a:	f000 fd70 	bl	800211e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000030 	.word	0x20000030

08001648 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800164c:	4802      	ldr	r0, [pc, #8]	@ (8001658 <SPI1_IRQHandler+0x10>)
 800164e:	f002 fabf 	bl	8003bd0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000058 	.word	0x20000058

0800165c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001660:	4802      	ldr	r0, [pc, #8]	@ (800166c <SPI2_IRQHandler+0x10>)
 8001662:	f002 fab5 	bl	8003bd0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	200000b0 	.word	0x200000b0

08001670 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY_Pin);
 8001674:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001678:	f001 fcc2 	bl	8003000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800167c:	bf00      	nop
 800167e:	bd80      	pop	{r7, pc}

08001680 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr

0800168c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800168c:	f7ff fff8 	bl	8001680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001690:	480b      	ldr	r0, [pc, #44]	@ (80016c0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001692:	490c      	ldr	r1, [pc, #48]	@ (80016c4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001694:	4a0c      	ldr	r2, [pc, #48]	@ (80016c8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001696:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001698:	e002      	b.n	80016a0 <LoopCopyDataInit>

0800169a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800169a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800169c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800169e:	3304      	adds	r3, #4

080016a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016a4:	d3f9      	bcc.n	800169a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016a6:	4a09      	ldr	r2, [pc, #36]	@ (80016cc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016a8:	4c09      	ldr	r4, [pc, #36]	@ (80016d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016ac:	e001      	b.n	80016b2 <LoopFillZerobss>

080016ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016b0:	3204      	adds	r2, #4

080016b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016b4:	d3fb      	bcc.n	80016ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016b6:	f006 f93f 	bl	8007938 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016ba:	f7ff f897 	bl	80007ec <main>
  bx lr
 80016be:	4770      	bx	lr
  ldr r0, =_sdata
 80016c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80016c8:	08007ad0 	.word	0x08007ad0
  ldr r2, =_sbss
 80016cc:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80016d0:	20001c14 	.word	0x20001c14

080016d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016d4:	e7fe      	b.n	80016d4 <ADC1_2_IRQHandler>
	...

080016d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016dc:	4b08      	ldr	r3, [pc, #32]	@ (8001700 <HAL_Init+0x28>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a07      	ldr	r2, [pc, #28]	@ (8001700 <HAL_Init+0x28>)
 80016e2:	f043 0310 	orr.w	r3, r3, #16
 80016e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016e8:	2003      	movs	r0, #3
 80016ea:	f001 f809 	bl	8002700 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ee:	200f      	movs	r0, #15
 80016f0:	f000 f808 	bl	8001704 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016f4:	f7ff fd36 	bl	8001164 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40022000 	.word	0x40022000

08001704 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800170c:	4b12      	ldr	r3, [pc, #72]	@ (8001758 <HAL_InitTick+0x54>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	4b12      	ldr	r3, [pc, #72]	@ (800175c <HAL_InitTick+0x58>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	4619      	mov	r1, r3
 8001716:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800171a:	fbb3 f3f1 	udiv	r3, r3, r1
 800171e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001722:	4618      	mov	r0, r3
 8001724:	f001 f821 	bl	800276a <HAL_SYSTICK_Config>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e00e      	b.n	8001750 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2b0f      	cmp	r3, #15
 8001736:	d80a      	bhi.n	800174e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001738:	2200      	movs	r2, #0
 800173a:	6879      	ldr	r1, [r7, #4]
 800173c:	f04f 30ff 	mov.w	r0, #4294967295
 8001740:	f000 ffe9 	bl	8002716 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001744:	4a06      	ldr	r2, [pc, #24]	@ (8001760 <HAL_InitTick+0x5c>)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800174a:	2300      	movs	r3, #0
 800174c:	e000      	b.n	8001750 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
}
 8001750:	4618      	mov	r0, r3
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20000004 	.word	0x20000004
 800175c:	2000000c 	.word	0x2000000c
 8001760:	20000008 	.word	0x20000008

08001764 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001768:	4b05      	ldr	r3, [pc, #20]	@ (8001780 <HAL_IncTick+0x1c>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	461a      	mov	r2, r3
 800176e:	4b05      	ldr	r3, [pc, #20]	@ (8001784 <HAL_IncTick+0x20>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4413      	add	r3, r2
 8001774:	4a03      	ldr	r2, [pc, #12]	@ (8001784 <HAL_IncTick+0x20>)
 8001776:	6013      	str	r3, [r2, #0]
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	2000000c 	.word	0x2000000c
 8001784:	200002c0 	.word	0x200002c0

08001788 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  return uwTick;
 800178c:	4b02      	ldr	r3, [pc, #8]	@ (8001798 <HAL_GetTick+0x10>)
 800178e:	681b      	ldr	r3, [r3, #0]
}
 8001790:	4618      	mov	r0, r3
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr
 8001798:	200002c0 	.word	0x200002c0

0800179c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d101      	bne.n	80017ae <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e0ed      	b.n	800198a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d102      	bne.n	80017c0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7ff fd0a 	bl	80011d4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f042 0201 	orr.w	r2, r2, #1
 80017ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017d0:	f7ff ffda 	bl	8001788 <HAL_GetTick>
 80017d4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80017d6:	e012      	b.n	80017fe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017d8:	f7ff ffd6 	bl	8001788 <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	2b0a      	cmp	r3, #10
 80017e4:	d90b      	bls.n	80017fe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ea:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2205      	movs	r2, #5
 80017f6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e0c5      	b.n	800198a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	2b00      	cmp	r3, #0
 800180a:	d0e5      	beq.n	80017d8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f022 0202 	bic.w	r2, r2, #2
 800181a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800181c:	f7ff ffb4 	bl	8001788 <HAL_GetTick>
 8001820:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001822:	e012      	b.n	800184a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001824:	f7ff ffb0 	bl	8001788 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b0a      	cmp	r3, #10
 8001830:	d90b      	bls.n	800184a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001836:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2205      	movs	r2, #5
 8001842:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e09f      	b.n	800198a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1e5      	bne.n	8001824 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	7e1b      	ldrb	r3, [r3, #24]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d108      	bne.n	8001872 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	e007      	b.n	8001882 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001880:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	7e5b      	ldrb	r3, [r3, #25]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d108      	bne.n	800189c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	e007      	b.n	80018ac <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80018aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	7e9b      	ldrb	r3, [r3, #26]
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d108      	bne.n	80018c6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f042 0220 	orr.w	r2, r2, #32
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	e007      	b.n	80018d6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f022 0220 	bic.w	r2, r2, #32
 80018d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	7edb      	ldrb	r3, [r3, #27]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d108      	bne.n	80018f0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f022 0210 	bic.w	r2, r2, #16
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	e007      	b.n	8001900 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f042 0210 	orr.w	r2, r2, #16
 80018fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	7f1b      	ldrb	r3, [r3, #28]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d108      	bne.n	800191a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f042 0208 	orr.w	r2, r2, #8
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	e007      	b.n	800192a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f022 0208 	bic.w	r2, r2, #8
 8001928:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	7f5b      	ldrb	r3, [r3, #29]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d108      	bne.n	8001944 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f042 0204 	orr.w	r2, r2, #4
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	e007      	b.n	8001954 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f022 0204 	bic.w	r2, r2, #4
 8001952:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	431a      	orrs	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	691b      	ldr	r3, [r3, #16]
 8001962:	431a      	orrs	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	695b      	ldr	r3, [r3, #20]
 8001968:	ea42 0103 	orr.w	r1, r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	1e5a      	subs	r2, r3, #1
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	430a      	orrs	r2, r1
 8001978:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001992:	b480      	push	{r7}
 8001994:	b087      	sub	sp, #28
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
 800199a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019a8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80019aa:	7cfb      	ldrb	r3, [r7, #19]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d003      	beq.n	80019b8 <HAL_CAN_ConfigFilter+0x26>
 80019b0:	7cfb      	ldrb	r3, [r7, #19]
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	f040 80aa 	bne.w	8001b0c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80019be:	f043 0201 	orr.w	r2, r3, #1
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	695b      	ldr	r3, [r3, #20]
 80019cc:	f003 031f 	and.w	r3, r3, #31
 80019d0:	2201      	movs	r2, #1
 80019d2:	fa02 f303 	lsl.w	r3, r2, r3
 80019d6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	43db      	mvns	r3, r3
 80019e2:	401a      	ands	r2, r3
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	69db      	ldr	r3, [r3, #28]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d123      	bne.n	8001a3a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	43db      	mvns	r3, r3
 80019fc:	401a      	ands	r2, r3
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a10:	683a      	ldr	r2, [r7, #0]
 8001a12:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001a14:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	3248      	adds	r2, #72	@ 0x48
 8001a1a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a2e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a30:	6979      	ldr	r1, [r7, #20]
 8001a32:	3348      	adds	r3, #72	@ 0x48
 8001a34:	00db      	lsls	r3, r3, #3
 8001a36:	440b      	add	r3, r1
 8001a38:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d122      	bne.n	8001a88 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	431a      	orrs	r2, r3
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a5e:	683a      	ldr	r2, [r7, #0]
 8001a60:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a62:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	3248      	adds	r2, #72	@ 0x48
 8001a68:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a7c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a7e:	6979      	ldr	r1, [r7, #20]
 8001a80:	3348      	adds	r3, #72	@ 0x48
 8001a82:	00db      	lsls	r3, r3, #3
 8001a84:	440b      	add	r3, r1
 8001a86:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d109      	bne.n	8001aa4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	401a      	ands	r2, r3
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001aa2:	e007      	b.n	8001ab4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	431a      	orrs	r2, r3
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	691b      	ldr	r3, [r3, #16]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d109      	bne.n	8001ad0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	401a      	ands	r2, r3
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001ace:	e007      	b.n	8001ae0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	431a      	orrs	r2, r3
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d107      	bne.n	8001af8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	431a      	orrs	r2, r3
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001afe:	f023 0201 	bic.w	r2, r3, #1
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	e006      	b.n	8001b1a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b10:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
  }
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	371c      	adds	r7, #28
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d12e      	bne.n	8001b96 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2202      	movs	r2, #2
 8001b3c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f022 0201 	bic.w	r2, r2, #1
 8001b4e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b50:	f7ff fe1a 	bl	8001788 <HAL_GetTick>
 8001b54:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001b56:	e012      	b.n	8001b7e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b58:	f7ff fe16 	bl	8001788 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b0a      	cmp	r3, #10
 8001b64:	d90b      	bls.n	8001b7e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2205      	movs	r2, #5
 8001b76:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e012      	b.n	8001ba4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d1e5      	bne.n	8001b58 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001b92:	2300      	movs	r3, #0
 8001b94:	e006      	b.n	8001ba4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
  }
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d133      	bne.n	8001c28 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f042 0201 	orr.w	r2, r2, #1
 8001bce:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001bd0:	f7ff fdda 	bl	8001788 <HAL_GetTick>
 8001bd4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001bd6:	e012      	b.n	8001bfe <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001bd8:	f7ff fdd6 	bl	8001788 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b0a      	cmp	r3, #10
 8001be4:	d90b      	bls.n	8001bfe <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bea:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2205      	movs	r2, #5
 8001bf6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e01b      	b.n	8001c36 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0e5      	beq.n	8001bd8 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f022 0202 	bic.w	r2, r2, #2
 8001c1a:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001c24:	2300      	movs	r3, #0
 8001c26:	e006      	b.n	8001c36 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
  }
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	b089      	sub	sp, #36	@ 0x24
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	60f8      	str	r0, [r7, #12]
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	607a      	str	r2, [r7, #4]
 8001c4a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c52:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c5c:	7ffb      	ldrb	r3, [r7, #31]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d003      	beq.n	8001c6a <HAL_CAN_AddTxMessage+0x2c>
 8001c62:	7ffb      	ldrb	r3, [r7, #31]
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	f040 80ad 	bne.w	8001dc4 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d10a      	bne.n	8001c8a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d105      	bne.n	8001c8a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	f000 8095 	beq.w	8001db4 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	0e1b      	lsrs	r3, r3, #24
 8001c8e:	f003 0303 	and.w	r3, r3, #3
 8001c92:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001c94:	2201      	movs	r2, #1
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	409a      	lsls	r2, r3
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d10d      	bne.n	8001cc2 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001cb0:	68f9      	ldr	r1, [r7, #12]
 8001cb2:	6809      	ldr	r1, [r1, #0]
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	3318      	adds	r3, #24
 8001cba:	011b      	lsls	r3, r3, #4
 8001cbc:	440b      	add	r3, r1
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	e00f      	b.n	8001ce2 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001ccc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001cd2:	68f9      	ldr	r1, [r7, #12]
 8001cd4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001cd6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	3318      	adds	r3, #24
 8001cdc:	011b      	lsls	r3, r3, #4
 8001cde:	440b      	add	r3, r1
 8001ce0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	6819      	ldr	r1, [r3, #0]
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	691a      	ldr	r2, [r3, #16]
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	3318      	adds	r3, #24
 8001cee:	011b      	lsls	r3, r3, #4
 8001cf0:	440b      	add	r3, r1
 8001cf2:	3304      	adds	r3, #4
 8001cf4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	7d1b      	ldrb	r3, [r3, #20]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d111      	bne.n	8001d22 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	3318      	adds	r3, #24
 8001d06:	011b      	lsls	r3, r3, #4
 8001d08:	4413      	add	r3, r2
 8001d0a:	3304      	adds	r3, #4
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	6811      	ldr	r1, [r2, #0]
 8001d12:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	3318      	adds	r3, #24
 8001d1a:	011b      	lsls	r3, r3, #4
 8001d1c:	440b      	add	r3, r1
 8001d1e:	3304      	adds	r3, #4
 8001d20:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	3307      	adds	r3, #7
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	061a      	lsls	r2, r3, #24
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	3306      	adds	r3, #6
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	041b      	lsls	r3, r3, #16
 8001d32:	431a      	orrs	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3305      	adds	r3, #5
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	021b      	lsls	r3, r3, #8
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	3204      	adds	r2, #4
 8001d42:	7812      	ldrb	r2, [r2, #0]
 8001d44:	4610      	mov	r0, r2
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	6811      	ldr	r1, [r2, #0]
 8001d4a:	ea43 0200 	orr.w	r2, r3, r0
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	011b      	lsls	r3, r3, #4
 8001d52:	440b      	add	r3, r1
 8001d54:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001d58:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3303      	adds	r3, #3
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	061a      	lsls	r2, r3, #24
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	3302      	adds	r3, #2
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	041b      	lsls	r3, r3, #16
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	021b      	lsls	r3, r3, #8
 8001d74:	4313      	orrs	r3, r2
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	7812      	ldrb	r2, [r2, #0]
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	6811      	ldr	r1, [r2, #0]
 8001d80:	ea43 0200 	orr.w	r2, r3, r0
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	011b      	lsls	r3, r3, #4
 8001d88:	440b      	add	r3, r1
 8001d8a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001d8e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	3318      	adds	r3, #24
 8001d98:	011b      	lsls	r3, r3, #4
 8001d9a:	4413      	add	r3, r2
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	6811      	ldr	r1, [r2, #0]
 8001da2:	f043 0201 	orr.w	r2, r3, #1
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	3318      	adds	r3, #24
 8001daa:	011b      	lsls	r3, r3, #4
 8001dac:	440b      	add	r3, r1
 8001dae:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001db0:	2300      	movs	r3, #0
 8001db2:	e00e      	b.n	8001dd2 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e006      	b.n	8001dd2 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
  }
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3724      	adds	r7, #36	@ 0x24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr

08001ddc <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dee:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001df0:	7afb      	ldrb	r3, [r7, #11]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d002      	beq.n	8001dfc <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001df6:	7afb      	ldrb	r3, [r7, #11]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d11d      	bne.n	8001e38 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d002      	beq.n	8001e10 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d002      	beq.n	8001e24 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	3301      	adds	r3, #1
 8001e22:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d002      	beq.n	8001e38 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	3301      	adds	r3, #1
 8001e36:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001e38:	68fb      	ldr	r3, [r7, #12]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr

08001e44 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001e44:	b480      	push	{r7}
 8001e46:	b087      	sub	sp, #28
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
 8001e50:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e58:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e5a:	7dfb      	ldrb	r3, [r7, #23]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d003      	beq.n	8001e68 <HAL_CAN_GetRxMessage+0x24>
 8001e60:	7dfb      	ldrb	r3, [r7, #23]
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	f040 8103 	bne.w	800206e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d10e      	bne.n	8001e8c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	f003 0303 	and.w	r3, r3, #3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d116      	bne.n	8001eaa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e80:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e0f7      	b.n	800207c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	f003 0303 	and.w	r3, r3, #3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d107      	bne.n	8001eaa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e9e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e0e8      	b.n	800207c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	331b      	adds	r3, #27
 8001eb2:	011b      	lsls	r3, r3, #4
 8001eb4:	4413      	add	r3, r2
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0204 	and.w	r2, r3, #4
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d10c      	bne.n	8001ee2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	331b      	adds	r3, #27
 8001ed0:	011b      	lsls	r3, r3, #4
 8001ed2:	4413      	add	r3, r2
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	0d5b      	lsrs	r3, r3, #21
 8001ed8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	e00b      	b.n	8001efa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	331b      	adds	r3, #27
 8001eea:	011b      	lsls	r3, r3, #4
 8001eec:	4413      	add	r3, r2
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	08db      	lsrs	r3, r3, #3
 8001ef2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	331b      	adds	r3, #27
 8001f02:	011b      	lsls	r3, r3, #4
 8001f04:	4413      	add	r3, r2
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0202 	and.w	r2, r3, #2
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	331b      	adds	r3, #27
 8001f18:	011b      	lsls	r3, r3, #4
 8001f1a:	4413      	add	r3, r2
 8001f1c:	3304      	adds	r3, #4
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0308 	and.w	r3, r3, #8
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d003      	beq.n	8001f30 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2208      	movs	r2, #8
 8001f2c:	611a      	str	r2, [r3, #16]
 8001f2e:	e00b      	b.n	8001f48 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	331b      	adds	r3, #27
 8001f38:	011b      	lsls	r3, r3, #4
 8001f3a:	4413      	add	r3, r2
 8001f3c:	3304      	adds	r3, #4
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 020f 	and.w	r2, r3, #15
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	331b      	adds	r3, #27
 8001f50:	011b      	lsls	r3, r3, #4
 8001f52:	4413      	add	r3, r2
 8001f54:	3304      	adds	r3, #4
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	0a1b      	lsrs	r3, r3, #8
 8001f5a:	b2da      	uxtb	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	331b      	adds	r3, #27
 8001f68:	011b      	lsls	r3, r3, #4
 8001f6a:	4413      	add	r3, r2
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	0c1b      	lsrs	r3, r3, #16
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	011b      	lsls	r3, r3, #4
 8001f80:	4413      	add	r3, r2
 8001f82:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	011b      	lsls	r3, r3, #4
 8001f96:	4413      	add	r3, r2
 8001f98:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	0a1a      	lsrs	r2, r3, #8
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	b2d2      	uxtb	r2, r2
 8001fa6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	011b      	lsls	r3, r3, #4
 8001fb0:	4413      	add	r3, r2
 8001fb2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	0c1a      	lsrs	r2, r3, #16
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	3302      	adds	r3, #2
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	011b      	lsls	r3, r3, #4
 8001fca:	4413      	add	r3, r2
 8001fcc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	0e1a      	lsrs	r2, r3, #24
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	3303      	adds	r3, #3
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	011b      	lsls	r3, r3, #4
 8001fe4:	4413      	add	r3, r2
 8001fe6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	3304      	adds	r3, #4
 8001ff0:	b2d2      	uxtb	r2, r2
 8001ff2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	011b      	lsls	r3, r3, #4
 8001ffc:	4413      	add	r3, r2
 8001ffe:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	0a1a      	lsrs	r2, r3, #8
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	3305      	adds	r3, #5
 800200a:	b2d2      	uxtb	r2, r2
 800200c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	011b      	lsls	r3, r3, #4
 8002016:	4413      	add	r3, r2
 8002018:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	0c1a      	lsrs	r2, r3, #16
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	3306      	adds	r3, #6
 8002024:	b2d2      	uxtb	r2, r2
 8002026:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	011b      	lsls	r3, r3, #4
 8002030:	4413      	add	r3, r2
 8002032:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	0e1a      	lsrs	r2, r3, #24
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	3307      	adds	r3, #7
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d108      	bne.n	800205a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68da      	ldr	r2, [r3, #12]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f042 0220 	orr.w	r2, r2, #32
 8002056:	60da      	str	r2, [r3, #12]
 8002058:	e007      	b.n	800206a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	691a      	ldr	r2, [r3, #16]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f042 0220 	orr.w	r2, r2, #32
 8002068:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800206a:	2300      	movs	r3, #0
 800206c:	e006      	b.n	800207c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002072:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
  }
}
 800207c:	4618      	mov	r0, r3
 800207e:	371c      	adds	r7, #28
 8002080:	46bd      	mov	sp, r7
 8002082:	bc80      	pop	{r7}
 8002084:	4770      	bx	lr

08002086 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002086:	b480      	push	{r7}
 8002088:	b085      	sub	sp, #20
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
 800208e:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f893 3020 	ldrb.w	r3, [r3, #32]
 800209a:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800209c:	7afb      	ldrb	r3, [r7, #11]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d002      	beq.n	80020a8 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80020a2:	7afb      	ldrb	r3, [r7, #11]
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d10f      	bne.n	80020c8 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d106      	bne.n	80020bc <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	f003 0303 	and.w	r3, r3, #3
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	e005      	b.n	80020c8 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	f003 0303 	and.w	r3, r3, #3
 80020c6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80020c8:	68fb      	ldr	r3, [r7, #12]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bc80      	pop	{r7}
 80020d2:	4770      	bx	lr

080020d4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020e4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d002      	beq.n	80020f2 <HAL_CAN_ActivateNotification+0x1e>
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d109      	bne.n	8002106 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	6959      	ldr	r1, [r3, #20]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002102:	2300      	movs	r3, #0
 8002104:	e006      	b.n	8002114 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800210a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
  }
}
 8002114:	4618      	mov	r0, r3
 8002116:	3714      	adds	r7, #20
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr

0800211e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b08a      	sub	sp, #40	@ 0x28
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002126:	2300      	movs	r3, #0
 8002128:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	695b      	ldr	r3, [r3, #20]
 8002130:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800215a:	6a3b      	ldr	r3, [r7, #32]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b00      	cmp	r3, #0
 8002162:	d07c      	beq.n	800225e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	2b00      	cmp	r3, #0
 800216c:	d023      	beq.n	80021b6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2201      	movs	r2, #1
 8002174:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	f003 0302 	and.w	r3, r3, #2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f000 f983 	bl	800248c <HAL_CAN_TxMailbox0CompleteCallback>
 8002186:	e016      	b.n	80021b6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	f003 0304 	and.w	r3, r3, #4
 800218e:	2b00      	cmp	r3, #0
 8002190:	d004      	beq.n	800219c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002194:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002198:	627b      	str	r3, [r7, #36]	@ 0x24
 800219a:	e00c      	b.n	80021b6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	f003 0308 	and.w	r3, r3, #8
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d004      	beq.n	80021b0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80021a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ae:	e002      	b.n	80021b6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f000 f986 	bl	80024c2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d024      	beq.n	800220a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 f962 	bl	800249e <HAL_CAN_TxMailbox1CompleteCallback>
 80021da:	e016      	b.n	800220a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d004      	beq.n	80021f0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80021e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ee:	e00c      	b.n	800220a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d004      	beq.n	8002204 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80021fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002200:	627b      	str	r3, [r7, #36]	@ 0x24
 8002202:	e002      	b.n	800220a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f000 f965 	bl	80024d4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d024      	beq.n	800225e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800221c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 f941 	bl	80024b0 <HAL_CAN_TxMailbox2CompleteCallback>
 800222e:	e016      	b.n	800225e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d004      	beq.n	8002244 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800223a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002240:	627b      	str	r3, [r7, #36]	@ 0x24
 8002242:	e00c      	b.n	800225e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d004      	beq.n	8002258 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800224e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002250:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
 8002256:	e002      	b.n	800225e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f000 f944 	bl	80024e6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	f003 0308 	and.w	r3, r3, #8
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00c      	beq.n	8002282 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	f003 0310 	and.w	r3, r3, #16
 800226e:	2b00      	cmp	r3, #0
 8002270:	d007      	beq.n	8002282 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002274:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002278:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2210      	movs	r2, #16
 8002280:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002282:	6a3b      	ldr	r3, [r7, #32]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	2b00      	cmp	r3, #0
 800228a:	d00b      	beq.n	80022a4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	f003 0308 	and.w	r3, r3, #8
 8002292:	2b00      	cmp	r3, #0
 8002294:	d006      	beq.n	80022a4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2208      	movs	r2, #8
 800229c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f000 f92a 	bl	80024f8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80022a4:	6a3b      	ldr	r3, [r7, #32]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d009      	beq.n	80022c2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	f003 0303 	and.w	r3, r3, #3
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d002      	beq.n	80022c2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f7fe f87d 	bl	80003bc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80022c2:	6a3b      	ldr	r3, [r7, #32]
 80022c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00c      	beq.n	80022e6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	f003 0310 	and.w	r3, r3, #16
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d007      	beq.n	80022e6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80022d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022dc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2210      	movs	r2, #16
 80022e4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80022e6:	6a3b      	ldr	r3, [r7, #32]
 80022e8:	f003 0320 	and.w	r3, r3, #32
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00b      	beq.n	8002308 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	f003 0308 	and.w	r3, r3, #8
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d006      	beq.n	8002308 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2208      	movs	r2, #8
 8002300:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f90a 	bl	800251c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002308:	6a3b      	ldr	r3, [r7, #32]
 800230a:	f003 0310 	and.w	r3, r3, #16
 800230e:	2b00      	cmp	r3, #0
 8002310:	d009      	beq.n	8002326 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	f003 0303 	and.w	r3, r3, #3
 800231c:	2b00      	cmp	r3, #0
 800231e:	d002      	beq.n	8002326 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f000 f8f2 	bl	800250a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002326:	6a3b      	ldr	r3, [r7, #32]
 8002328:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00b      	beq.n	8002348 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	f003 0310 	and.w	r3, r3, #16
 8002336:	2b00      	cmp	r3, #0
 8002338:	d006      	beq.n	8002348 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2210      	movs	r2, #16
 8002340:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 f8f3 	bl	800252e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002348:	6a3b      	ldr	r3, [r7, #32]
 800234a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00b      	beq.n	800236a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	f003 0308 	and.w	r3, r3, #8
 8002358:	2b00      	cmp	r3, #0
 800235a:	d006      	beq.n	800236a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2208      	movs	r2, #8
 8002362:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 f8eb 	bl	8002540 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800236a:	6a3b      	ldr	r3, [r7, #32]
 800236c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d07b      	beq.n	800246c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	f003 0304 	and.w	r3, r3, #4
 800237a:	2b00      	cmp	r3, #0
 800237c:	d072      	beq.n	8002464 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800237e:	6a3b      	ldr	r3, [r7, #32]
 8002380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002384:	2b00      	cmp	r3, #0
 8002386:	d008      	beq.n	800239a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800238e:	2b00      	cmp	r3, #0
 8002390:	d003      	beq.n	800239a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002394:	f043 0301 	orr.w	r3, r3, #1
 8002398:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800239a:	6a3b      	ldr	r3, [r7, #32]
 800239c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d008      	beq.n	80023b6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80023ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b0:	f043 0302 	orr.w	r3, r3, #2
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80023b6:	6a3b      	ldr	r3, [r7, #32]
 80023b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d008      	beq.n	80023d2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d003      	beq.n	80023d2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80023ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023cc:	f043 0304 	orr.w	r3, r3, #4
 80023d0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80023d2:	6a3b      	ldr	r3, [r7, #32]
 80023d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d043      	beq.n	8002464 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d03e      	beq.n	8002464 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023ec:	2b60      	cmp	r3, #96	@ 0x60
 80023ee:	d02b      	beq.n	8002448 <HAL_CAN_IRQHandler+0x32a>
 80023f0:	2b60      	cmp	r3, #96	@ 0x60
 80023f2:	d82e      	bhi.n	8002452 <HAL_CAN_IRQHandler+0x334>
 80023f4:	2b50      	cmp	r3, #80	@ 0x50
 80023f6:	d022      	beq.n	800243e <HAL_CAN_IRQHandler+0x320>
 80023f8:	2b50      	cmp	r3, #80	@ 0x50
 80023fa:	d82a      	bhi.n	8002452 <HAL_CAN_IRQHandler+0x334>
 80023fc:	2b40      	cmp	r3, #64	@ 0x40
 80023fe:	d019      	beq.n	8002434 <HAL_CAN_IRQHandler+0x316>
 8002400:	2b40      	cmp	r3, #64	@ 0x40
 8002402:	d826      	bhi.n	8002452 <HAL_CAN_IRQHandler+0x334>
 8002404:	2b30      	cmp	r3, #48	@ 0x30
 8002406:	d010      	beq.n	800242a <HAL_CAN_IRQHandler+0x30c>
 8002408:	2b30      	cmp	r3, #48	@ 0x30
 800240a:	d822      	bhi.n	8002452 <HAL_CAN_IRQHandler+0x334>
 800240c:	2b10      	cmp	r3, #16
 800240e:	d002      	beq.n	8002416 <HAL_CAN_IRQHandler+0x2f8>
 8002410:	2b20      	cmp	r3, #32
 8002412:	d005      	beq.n	8002420 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002414:	e01d      	b.n	8002452 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002418:	f043 0308 	orr.w	r3, r3, #8
 800241c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800241e:	e019      	b.n	8002454 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002422:	f043 0310 	orr.w	r3, r3, #16
 8002426:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002428:	e014      	b.n	8002454 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242c:	f043 0320 	orr.w	r3, r3, #32
 8002430:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002432:	e00f      	b.n	8002454 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002436:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800243a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800243c:	e00a      	b.n	8002454 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002440:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002444:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002446:	e005      	b.n	8002454 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800244e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002450:	e000      	b.n	8002454 <HAL_CAN_IRQHandler+0x336>
            break;
 8002452:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	699a      	ldr	r2, [r3, #24]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002462:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2204      	movs	r2, #4
 800246a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800246c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246e:	2b00      	cmp	r3, #0
 8002470:	d008      	beq.n	8002484 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002478:	431a      	orrs	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7fe f918 	bl	80006b4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002484:	bf00      	nop
 8002486:	3728      	adds	r7, #40	@ 0x28
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002494:	bf00      	nop
 8002496:	370c      	adds	r7, #12
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr

0800249e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80024a6:	bf00      	nop
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr

080024b0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	bc80      	pop	{r7}
 80024c0:	4770      	bx	lr

080024c2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b083      	sub	sp, #12
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bc80      	pop	{r7}
 80024d2:	4770      	bx	lr

080024d4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr

080024e6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr

080024f8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	bc80      	pop	{r7}
 8002508:	4770      	bx	lr

0800250a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr

0800251c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	bc80      	pop	{r7}
 800252c:	4770      	bx	lr

0800252e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800252e:	b480      	push	{r7}
 8002530:	b083      	sub	sp, #12
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr

08002540 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr

08002552 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800255e:	4618      	mov	r0, r3
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	bc80      	pop	{r7}
 8002566:	4770      	bx	lr

08002568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002578:	4b0c      	ldr	r3, [pc, #48]	@ (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002584:	4013      	ands	r3, r2
 8002586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002590:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002594:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800259a:	4a04      	ldr	r2, [pc, #16]	@ (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	60d3      	str	r3, [r2, #12]
}
 80025a0:	bf00      	nop
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b4:	4b04      	ldr	r3, [pc, #16]	@ (80025c8 <__NVIC_GetPriorityGrouping+0x18>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	0a1b      	lsrs	r3, r3, #8
 80025ba:	f003 0307 	and.w	r3, r3, #7
}
 80025be:	4618      	mov	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	db0b      	blt.n	80025f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	f003 021f 	and.w	r2, r3, #31
 80025e4:	4906      	ldr	r1, [pc, #24]	@ (8002600 <__NVIC_EnableIRQ+0x34>)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	2001      	movs	r0, #1
 80025ee:	fa00 f202 	lsl.w	r2, r0, r2
 80025f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025f6:	bf00      	nop
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	e000e100 	.word	0xe000e100

08002604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	6039      	str	r1, [r7, #0]
 800260e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002614:	2b00      	cmp	r3, #0
 8002616:	db0a      	blt.n	800262e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	b2da      	uxtb	r2, r3
 800261c:	490c      	ldr	r1, [pc, #48]	@ (8002650 <__NVIC_SetPriority+0x4c>)
 800261e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002622:	0112      	lsls	r2, r2, #4
 8002624:	b2d2      	uxtb	r2, r2
 8002626:	440b      	add	r3, r1
 8002628:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800262c:	e00a      	b.n	8002644 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	b2da      	uxtb	r2, r3
 8002632:	4908      	ldr	r1, [pc, #32]	@ (8002654 <__NVIC_SetPriority+0x50>)
 8002634:	79fb      	ldrb	r3, [r7, #7]
 8002636:	f003 030f 	and.w	r3, r3, #15
 800263a:	3b04      	subs	r3, #4
 800263c:	0112      	lsls	r2, r2, #4
 800263e:	b2d2      	uxtb	r2, r2
 8002640:	440b      	add	r3, r1
 8002642:	761a      	strb	r2, [r3, #24]
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	e000e100 	.word	0xe000e100
 8002654:	e000ed00 	.word	0xe000ed00

08002658 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002658:	b480      	push	{r7}
 800265a:	b089      	sub	sp, #36	@ 0x24
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f003 0307 	and.w	r3, r3, #7
 800266a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	f1c3 0307 	rsb	r3, r3, #7
 8002672:	2b04      	cmp	r3, #4
 8002674:	bf28      	it	cs
 8002676:	2304      	movcs	r3, #4
 8002678:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	3304      	adds	r3, #4
 800267e:	2b06      	cmp	r3, #6
 8002680:	d902      	bls.n	8002688 <NVIC_EncodePriority+0x30>
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	3b03      	subs	r3, #3
 8002686:	e000      	b.n	800268a <NVIC_EncodePriority+0x32>
 8002688:	2300      	movs	r3, #0
 800268a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800268c:	f04f 32ff 	mov.w	r2, #4294967295
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	43da      	mvns	r2, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	401a      	ands	r2, r3
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026a0:	f04f 31ff 	mov.w	r1, #4294967295
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	fa01 f303 	lsl.w	r3, r1, r3
 80026aa:	43d9      	mvns	r1, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b0:	4313      	orrs	r3, r2
         );
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3724      	adds	r7, #36	@ 0x24
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3b01      	subs	r3, #1
 80026c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026cc:	d301      	bcc.n	80026d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026ce:	2301      	movs	r3, #1
 80026d0:	e00f      	b.n	80026f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026d2:	4a0a      	ldr	r2, [pc, #40]	@ (80026fc <SysTick_Config+0x40>)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	3b01      	subs	r3, #1
 80026d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026da:	210f      	movs	r1, #15
 80026dc:	f04f 30ff 	mov.w	r0, #4294967295
 80026e0:	f7ff ff90 	bl	8002604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026e4:	4b05      	ldr	r3, [pc, #20]	@ (80026fc <SysTick_Config+0x40>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ea:	4b04      	ldr	r3, [pc, #16]	@ (80026fc <SysTick_Config+0x40>)
 80026ec:	2207      	movs	r2, #7
 80026ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	e000e010 	.word	0xe000e010

08002700 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f7ff ff2d 	bl	8002568 <__NVIC_SetPriorityGrouping>
}
 800270e:	bf00      	nop
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002716:	b580      	push	{r7, lr}
 8002718:	b086      	sub	sp, #24
 800271a:	af00      	add	r7, sp, #0
 800271c:	4603      	mov	r3, r0
 800271e:	60b9      	str	r1, [r7, #8]
 8002720:	607a      	str	r2, [r7, #4]
 8002722:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002724:	2300      	movs	r3, #0
 8002726:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002728:	f7ff ff42 	bl	80025b0 <__NVIC_GetPriorityGrouping>
 800272c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	68b9      	ldr	r1, [r7, #8]
 8002732:	6978      	ldr	r0, [r7, #20]
 8002734:	f7ff ff90 	bl	8002658 <NVIC_EncodePriority>
 8002738:	4602      	mov	r2, r0
 800273a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800273e:	4611      	mov	r1, r2
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff5f 	bl	8002604 <__NVIC_SetPriority>
}
 8002746:	bf00      	nop
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	4603      	mov	r3, r0
 8002756:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275c:	4618      	mov	r0, r3
 800275e:	f7ff ff35 	bl	80025cc <__NVIC_EnableIRQ>
}
 8002762:	bf00      	nop
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b082      	sub	sp, #8
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7ff ffa2 	bl	80026bc <SysTick_Config>
 8002778:	4603      	mov	r3, r0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
	...

08002784 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002784:	b480      	push	{r7}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800278c:	2300      	movs	r3, #0
 800278e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e043      	b.n	8002822 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	461a      	mov	r2, r3
 80027a0:	4b22      	ldr	r3, [pc, #136]	@ (800282c <HAL_DMA_Init+0xa8>)
 80027a2:	4413      	add	r3, r2
 80027a4:	4a22      	ldr	r2, [pc, #136]	@ (8002830 <HAL_DMA_Init+0xac>)
 80027a6:	fba2 2303 	umull	r2, r3, r2, r3
 80027aa:	091b      	lsrs	r3, r3, #4
 80027ac:	009a      	lsls	r2, r3, #2
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002834 <HAL_DMA_Init+0xb0>)
 80027b6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2202      	movs	r2, #2
 80027bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80027ce:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80027d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	4313      	orrs	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr
 800282c:	bffdfff8 	.word	0xbffdfff8
 8002830:	cccccccd 	.word	0xcccccccd
 8002834:	40020000 	.word	0x40020000

08002838 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
 8002844:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002846:	2300      	movs	r3, #0
 8002848:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_DMA_Start_IT+0x20>
 8002854:	2302      	movs	r3, #2
 8002856:	e04b      	b.n	80028f0 <HAL_DMA_Start_IT+0xb8>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002866:	b2db      	uxtb	r3, r3
 8002868:	2b01      	cmp	r3, #1
 800286a:	d13a      	bne.n	80028e2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2202      	movs	r2, #2
 8002870:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f022 0201 	bic.w	r2, r2, #1
 8002888:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	68b9      	ldr	r1, [r7, #8]
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f000 f9eb 	bl	8002c6c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800289a:	2b00      	cmp	r3, #0
 800289c:	d008      	beq.n	80028b0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f042 020e 	orr.w	r2, r2, #14
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	e00f      	b.n	80028d0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 0204 	bic.w	r2, r2, #4
 80028be:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 020a 	orr.w	r2, r2, #10
 80028ce:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f042 0201 	orr.w	r2, r2, #1
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	e005      	b.n	80028ee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80028ea:	2302      	movs	r3, #2
 80028ec:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80028ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002900:	2300      	movs	r3, #0
 8002902:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800290a:	b2db      	uxtb	r3, r3
 800290c:	2b02      	cmp	r3, #2
 800290e:	d008      	beq.n	8002922 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2204      	movs	r2, #4
 8002914:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e020      	b.n	8002964 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 020e 	bic.w	r2, r2, #14
 8002930:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f022 0201 	bic.w	r2, r2, #1
 8002940:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800294a:	2101      	movs	r1, #1
 800294c:	fa01 f202 	lsl.w	r2, r1, r2
 8002950:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002962:	7bfb      	ldrb	r3, [r7, #15]
}
 8002964:	4618      	mov	r0, r3
 8002966:	3714      	adds	r7, #20
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr
	...

08002970 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002978:	2300      	movs	r3, #0
 800297a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002982:	b2db      	uxtb	r3, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d005      	beq.n	8002994 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2204      	movs	r2, #4
 800298c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	73fb      	strb	r3, [r7, #15]
 8002992:	e051      	b.n	8002a38 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f022 020e 	bic.w	r2, r2, #14
 80029a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 0201 	bic.w	r2, r2, #1
 80029b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a22      	ldr	r2, [pc, #136]	@ (8002a44 <HAL_DMA_Abort_IT+0xd4>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d029      	beq.n	8002a12 <HAL_DMA_Abort_IT+0xa2>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a21      	ldr	r2, [pc, #132]	@ (8002a48 <HAL_DMA_Abort_IT+0xd8>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d022      	beq.n	8002a0e <HAL_DMA_Abort_IT+0x9e>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a1f      	ldr	r2, [pc, #124]	@ (8002a4c <HAL_DMA_Abort_IT+0xdc>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d01a      	beq.n	8002a08 <HAL_DMA_Abort_IT+0x98>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002a50 <HAL_DMA_Abort_IT+0xe0>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d012      	beq.n	8002a02 <HAL_DMA_Abort_IT+0x92>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002a54 <HAL_DMA_Abort_IT+0xe4>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d00a      	beq.n	80029fc <HAL_DMA_Abort_IT+0x8c>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a1b      	ldr	r2, [pc, #108]	@ (8002a58 <HAL_DMA_Abort_IT+0xe8>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d102      	bne.n	80029f6 <HAL_DMA_Abort_IT+0x86>
 80029f0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80029f4:	e00e      	b.n	8002a14 <HAL_DMA_Abort_IT+0xa4>
 80029f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029fa:	e00b      	b.n	8002a14 <HAL_DMA_Abort_IT+0xa4>
 80029fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a00:	e008      	b.n	8002a14 <HAL_DMA_Abort_IT+0xa4>
 8002a02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a06:	e005      	b.n	8002a14 <HAL_DMA_Abort_IT+0xa4>
 8002a08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a0c:	e002      	b.n	8002a14 <HAL_DMA_Abort_IT+0xa4>
 8002a0e:	2310      	movs	r3, #16
 8002a10:	e000      	b.n	8002a14 <HAL_DMA_Abort_IT+0xa4>
 8002a12:	2301      	movs	r3, #1
 8002a14:	4a11      	ldr	r2, [pc, #68]	@ (8002a5c <HAL_DMA_Abort_IT+0xec>)
 8002a16:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d003      	beq.n	8002a38 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	4798      	blx	r3
    } 
  }
  return status;
 8002a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40020008 	.word	0x40020008
 8002a48:	4002001c 	.word	0x4002001c
 8002a4c:	40020030 	.word	0x40020030
 8002a50:	40020044 	.word	0x40020044
 8002a54:	40020058 	.word	0x40020058
 8002a58:	4002006c 	.word	0x4002006c
 8002a5c:	40020000 	.word	0x40020000

08002a60 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7c:	2204      	movs	r2, #4
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d04f      	beq.n	8002b28 <HAL_DMA_IRQHandler+0xc8>
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	f003 0304 	and.w	r3, r3, #4
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d04a      	beq.n	8002b28 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0320 	and.w	r3, r3, #32
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d107      	bne.n	8002ab0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0204 	bic.w	r2, r2, #4
 8002aae:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a66      	ldr	r2, [pc, #408]	@ (8002c50 <HAL_DMA_IRQHandler+0x1f0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d029      	beq.n	8002b0e <HAL_DMA_IRQHandler+0xae>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a65      	ldr	r2, [pc, #404]	@ (8002c54 <HAL_DMA_IRQHandler+0x1f4>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d022      	beq.n	8002b0a <HAL_DMA_IRQHandler+0xaa>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a63      	ldr	r2, [pc, #396]	@ (8002c58 <HAL_DMA_IRQHandler+0x1f8>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d01a      	beq.n	8002b04 <HAL_DMA_IRQHandler+0xa4>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a62      	ldr	r2, [pc, #392]	@ (8002c5c <HAL_DMA_IRQHandler+0x1fc>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d012      	beq.n	8002afe <HAL_DMA_IRQHandler+0x9e>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a60      	ldr	r2, [pc, #384]	@ (8002c60 <HAL_DMA_IRQHandler+0x200>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d00a      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x98>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a5f      	ldr	r2, [pc, #380]	@ (8002c64 <HAL_DMA_IRQHandler+0x204>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d102      	bne.n	8002af2 <HAL_DMA_IRQHandler+0x92>
 8002aec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002af0:	e00e      	b.n	8002b10 <HAL_DMA_IRQHandler+0xb0>
 8002af2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002af6:	e00b      	b.n	8002b10 <HAL_DMA_IRQHandler+0xb0>
 8002af8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002afc:	e008      	b.n	8002b10 <HAL_DMA_IRQHandler+0xb0>
 8002afe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b02:	e005      	b.n	8002b10 <HAL_DMA_IRQHandler+0xb0>
 8002b04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b08:	e002      	b.n	8002b10 <HAL_DMA_IRQHandler+0xb0>
 8002b0a:	2340      	movs	r3, #64	@ 0x40
 8002b0c:	e000      	b.n	8002b10 <HAL_DMA_IRQHandler+0xb0>
 8002b0e:	2304      	movs	r3, #4
 8002b10:	4a55      	ldr	r2, [pc, #340]	@ (8002c68 <HAL_DMA_IRQHandler+0x208>)
 8002b12:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f000 8094 	beq.w	8002c46 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002b26:	e08e      	b.n	8002c46 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2c:	2202      	movs	r2, #2
 8002b2e:	409a      	lsls	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d056      	beq.n	8002be6 <HAL_DMA_IRQHandler+0x186>
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d051      	beq.n	8002be6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0320 	and.w	r3, r3, #32
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10b      	bne.n	8002b68 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 020a 	bic.w	r2, r2, #10
 8002b5e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a38      	ldr	r2, [pc, #224]	@ (8002c50 <HAL_DMA_IRQHandler+0x1f0>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d029      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0x166>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a37      	ldr	r2, [pc, #220]	@ (8002c54 <HAL_DMA_IRQHandler+0x1f4>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d022      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0x162>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a35      	ldr	r2, [pc, #212]	@ (8002c58 <HAL_DMA_IRQHandler+0x1f8>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d01a      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x15c>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a34      	ldr	r2, [pc, #208]	@ (8002c5c <HAL_DMA_IRQHandler+0x1fc>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d012      	beq.n	8002bb6 <HAL_DMA_IRQHandler+0x156>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a32      	ldr	r2, [pc, #200]	@ (8002c60 <HAL_DMA_IRQHandler+0x200>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d00a      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x150>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a31      	ldr	r2, [pc, #196]	@ (8002c64 <HAL_DMA_IRQHandler+0x204>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d102      	bne.n	8002baa <HAL_DMA_IRQHandler+0x14a>
 8002ba4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002ba8:	e00e      	b.n	8002bc8 <HAL_DMA_IRQHandler+0x168>
 8002baa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bae:	e00b      	b.n	8002bc8 <HAL_DMA_IRQHandler+0x168>
 8002bb0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bb4:	e008      	b.n	8002bc8 <HAL_DMA_IRQHandler+0x168>
 8002bb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002bba:	e005      	b.n	8002bc8 <HAL_DMA_IRQHandler+0x168>
 8002bbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bc0:	e002      	b.n	8002bc8 <HAL_DMA_IRQHandler+0x168>
 8002bc2:	2320      	movs	r3, #32
 8002bc4:	e000      	b.n	8002bc8 <HAL_DMA_IRQHandler+0x168>
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	4a27      	ldr	r2, [pc, #156]	@ (8002c68 <HAL_DMA_IRQHandler+0x208>)
 8002bca:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d034      	beq.n	8002c46 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002be4:	e02f      	b.n	8002c46 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bea:	2208      	movs	r2, #8
 8002bec:	409a      	lsls	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d028      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x1e8>
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	f003 0308 	and.w	r3, r3, #8
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d023      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 020e 	bic.w	r2, r2, #14
 8002c0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c18:	2101      	movs	r1, #1
 8002c1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c1e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d004      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	4798      	blx	r3
    }
  }
  return;
 8002c46:	bf00      	nop
 8002c48:	bf00      	nop
}
 8002c4a:	3710      	adds	r7, #16
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40020008 	.word	0x40020008
 8002c54:	4002001c 	.word	0x4002001c
 8002c58:	40020030 	.word	0x40020030
 8002c5c:	40020044 	.word	0x40020044
 8002c60:	40020058 	.word	0x40020058
 8002c64:	4002006c 	.word	0x4002006c
 8002c68:	40020000 	.word	0x40020000

08002c6c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]
 8002c78:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c82:	2101      	movs	r1, #1
 8002c84:	fa01 f202 	lsl.w	r2, r1, r2
 8002c88:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	683a      	ldr	r2, [r7, #0]
 8002c90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b10      	cmp	r3, #16
 8002c98:	d108      	bne.n	8002cac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002caa:	e007      	b.n	8002cbc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68ba      	ldr	r2, [r7, #8]
 8002cb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	60da      	str	r2, [r3, #12]
}
 8002cbc:	bf00      	nop
 8002cbe:	3714      	adds	r7, #20
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bc80      	pop	{r7}
 8002cc4:	4770      	bx	lr
	...

08002cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b08b      	sub	sp, #44	@ 0x2c
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cda:	e169      	b.n	8002fb0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002cdc:	2201      	movs	r2, #1
 8002cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	69fa      	ldr	r2, [r7, #28]
 8002cec:	4013      	ands	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	f040 8158 	bne.w	8002faa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	4a9a      	ldr	r2, [pc, #616]	@ (8002f68 <HAL_GPIO_Init+0x2a0>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d05e      	beq.n	8002dc2 <HAL_GPIO_Init+0xfa>
 8002d04:	4a98      	ldr	r2, [pc, #608]	@ (8002f68 <HAL_GPIO_Init+0x2a0>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d875      	bhi.n	8002df6 <HAL_GPIO_Init+0x12e>
 8002d0a:	4a98      	ldr	r2, [pc, #608]	@ (8002f6c <HAL_GPIO_Init+0x2a4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d058      	beq.n	8002dc2 <HAL_GPIO_Init+0xfa>
 8002d10:	4a96      	ldr	r2, [pc, #600]	@ (8002f6c <HAL_GPIO_Init+0x2a4>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d86f      	bhi.n	8002df6 <HAL_GPIO_Init+0x12e>
 8002d16:	4a96      	ldr	r2, [pc, #600]	@ (8002f70 <HAL_GPIO_Init+0x2a8>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d052      	beq.n	8002dc2 <HAL_GPIO_Init+0xfa>
 8002d1c:	4a94      	ldr	r2, [pc, #592]	@ (8002f70 <HAL_GPIO_Init+0x2a8>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d869      	bhi.n	8002df6 <HAL_GPIO_Init+0x12e>
 8002d22:	4a94      	ldr	r2, [pc, #592]	@ (8002f74 <HAL_GPIO_Init+0x2ac>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d04c      	beq.n	8002dc2 <HAL_GPIO_Init+0xfa>
 8002d28:	4a92      	ldr	r2, [pc, #584]	@ (8002f74 <HAL_GPIO_Init+0x2ac>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d863      	bhi.n	8002df6 <HAL_GPIO_Init+0x12e>
 8002d2e:	4a92      	ldr	r2, [pc, #584]	@ (8002f78 <HAL_GPIO_Init+0x2b0>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d046      	beq.n	8002dc2 <HAL_GPIO_Init+0xfa>
 8002d34:	4a90      	ldr	r2, [pc, #576]	@ (8002f78 <HAL_GPIO_Init+0x2b0>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d85d      	bhi.n	8002df6 <HAL_GPIO_Init+0x12e>
 8002d3a:	2b12      	cmp	r3, #18
 8002d3c:	d82a      	bhi.n	8002d94 <HAL_GPIO_Init+0xcc>
 8002d3e:	2b12      	cmp	r3, #18
 8002d40:	d859      	bhi.n	8002df6 <HAL_GPIO_Init+0x12e>
 8002d42:	a201      	add	r2, pc, #4	@ (adr r2, 8002d48 <HAL_GPIO_Init+0x80>)
 8002d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d48:	08002dc3 	.word	0x08002dc3
 8002d4c:	08002d9d 	.word	0x08002d9d
 8002d50:	08002daf 	.word	0x08002daf
 8002d54:	08002df1 	.word	0x08002df1
 8002d58:	08002df7 	.word	0x08002df7
 8002d5c:	08002df7 	.word	0x08002df7
 8002d60:	08002df7 	.word	0x08002df7
 8002d64:	08002df7 	.word	0x08002df7
 8002d68:	08002df7 	.word	0x08002df7
 8002d6c:	08002df7 	.word	0x08002df7
 8002d70:	08002df7 	.word	0x08002df7
 8002d74:	08002df7 	.word	0x08002df7
 8002d78:	08002df7 	.word	0x08002df7
 8002d7c:	08002df7 	.word	0x08002df7
 8002d80:	08002df7 	.word	0x08002df7
 8002d84:	08002df7 	.word	0x08002df7
 8002d88:	08002df7 	.word	0x08002df7
 8002d8c:	08002da5 	.word	0x08002da5
 8002d90:	08002db9 	.word	0x08002db9
 8002d94:	4a79      	ldr	r2, [pc, #484]	@ (8002f7c <HAL_GPIO_Init+0x2b4>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d013      	beq.n	8002dc2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d9a:	e02c      	b.n	8002df6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	623b      	str	r3, [r7, #32]
          break;
 8002da2:	e029      	b.n	8002df8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	3304      	adds	r3, #4
 8002daa:	623b      	str	r3, [r7, #32]
          break;
 8002dac:	e024      	b.n	8002df8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	3308      	adds	r3, #8
 8002db4:	623b      	str	r3, [r7, #32]
          break;
 8002db6:	e01f      	b.n	8002df8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	330c      	adds	r3, #12
 8002dbe:	623b      	str	r3, [r7, #32]
          break;
 8002dc0:	e01a      	b.n	8002df8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d102      	bne.n	8002dd0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002dca:	2304      	movs	r3, #4
 8002dcc:	623b      	str	r3, [r7, #32]
          break;
 8002dce:	e013      	b.n	8002df8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d105      	bne.n	8002de4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002dd8:	2308      	movs	r3, #8
 8002dda:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	69fa      	ldr	r2, [r7, #28]
 8002de0:	611a      	str	r2, [r3, #16]
          break;
 8002de2:	e009      	b.n	8002df8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002de4:	2308      	movs	r3, #8
 8002de6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	69fa      	ldr	r2, [r7, #28]
 8002dec:	615a      	str	r2, [r3, #20]
          break;
 8002dee:	e003      	b.n	8002df8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002df0:	2300      	movs	r3, #0
 8002df2:	623b      	str	r3, [r7, #32]
          break;
 8002df4:	e000      	b.n	8002df8 <HAL_GPIO_Init+0x130>
          break;
 8002df6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	2bff      	cmp	r3, #255	@ 0xff
 8002dfc:	d801      	bhi.n	8002e02 <HAL_GPIO_Init+0x13a>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	e001      	b.n	8002e06 <HAL_GPIO_Init+0x13e>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	3304      	adds	r3, #4
 8002e06:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	2bff      	cmp	r3, #255	@ 0xff
 8002e0c:	d802      	bhi.n	8002e14 <HAL_GPIO_Init+0x14c>
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	e002      	b.n	8002e1a <HAL_GPIO_Init+0x152>
 8002e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e16:	3b08      	subs	r3, #8
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	210f      	movs	r1, #15
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	fa01 f303 	lsl.w	r3, r1, r3
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	401a      	ands	r2, r3
 8002e2c:	6a39      	ldr	r1, [r7, #32]
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	fa01 f303 	lsl.w	r3, r1, r3
 8002e34:	431a      	orrs	r2, r3
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f000 80b1 	beq.w	8002faa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e48:	4b4d      	ldr	r3, [pc, #308]	@ (8002f80 <HAL_GPIO_Init+0x2b8>)
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	4a4c      	ldr	r2, [pc, #304]	@ (8002f80 <HAL_GPIO_Init+0x2b8>)
 8002e4e:	f043 0301 	orr.w	r3, r3, #1
 8002e52:	6193      	str	r3, [r2, #24]
 8002e54:	4b4a      	ldr	r3, [pc, #296]	@ (8002f80 <HAL_GPIO_Init+0x2b8>)
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	60bb      	str	r3, [r7, #8]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e60:	4a48      	ldr	r2, [pc, #288]	@ (8002f84 <HAL_GPIO_Init+0x2bc>)
 8002e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e64:	089b      	lsrs	r3, r3, #2
 8002e66:	3302      	adds	r3, #2
 8002e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e6c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e70:	f003 0303 	and.w	r3, r3, #3
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	220f      	movs	r2, #15
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	4013      	ands	r3, r2
 8002e82:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a40      	ldr	r2, [pc, #256]	@ (8002f88 <HAL_GPIO_Init+0x2c0>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d013      	beq.n	8002eb4 <HAL_GPIO_Init+0x1ec>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f8c <HAL_GPIO_Init+0x2c4>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d00d      	beq.n	8002eb0 <HAL_GPIO_Init+0x1e8>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a3e      	ldr	r2, [pc, #248]	@ (8002f90 <HAL_GPIO_Init+0x2c8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d007      	beq.n	8002eac <HAL_GPIO_Init+0x1e4>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a3d      	ldr	r2, [pc, #244]	@ (8002f94 <HAL_GPIO_Init+0x2cc>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d101      	bne.n	8002ea8 <HAL_GPIO_Init+0x1e0>
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e006      	b.n	8002eb6 <HAL_GPIO_Init+0x1ee>
 8002ea8:	2304      	movs	r3, #4
 8002eaa:	e004      	b.n	8002eb6 <HAL_GPIO_Init+0x1ee>
 8002eac:	2302      	movs	r3, #2
 8002eae:	e002      	b.n	8002eb6 <HAL_GPIO_Init+0x1ee>
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e000      	b.n	8002eb6 <HAL_GPIO_Init+0x1ee>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eb8:	f002 0203 	and.w	r2, r2, #3
 8002ebc:	0092      	lsls	r2, r2, #2
 8002ebe:	4093      	lsls	r3, r2
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ec6:	492f      	ldr	r1, [pc, #188]	@ (8002f84 <HAL_GPIO_Init+0x2bc>)
 8002ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eca:	089b      	lsrs	r3, r3, #2
 8002ecc:	3302      	adds	r3, #2
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d006      	beq.n	8002eee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002ee2:	689a      	ldr	r2, [r3, #8]
 8002ee4:	492c      	ldr	r1, [pc, #176]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	608b      	str	r3, [r1, #8]
 8002eec:	e006      	b.n	8002efc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002eee:	4b2a      	ldr	r3, [pc, #168]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002ef0:	689a      	ldr	r2, [r3, #8]
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	4928      	ldr	r1, [pc, #160]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002ef8:	4013      	ands	r3, r2
 8002efa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d006      	beq.n	8002f16 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f08:	4b23      	ldr	r3, [pc, #140]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002f0a:	68da      	ldr	r2, [r3, #12]
 8002f0c:	4922      	ldr	r1, [pc, #136]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	60cb      	str	r3, [r1, #12]
 8002f14:	e006      	b.n	8002f24 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f16:	4b20      	ldr	r3, [pc, #128]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002f18:	68da      	ldr	r2, [r3, #12]
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	491e      	ldr	r1, [pc, #120]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002f20:	4013      	ands	r3, r2
 8002f22:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d006      	beq.n	8002f3e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f30:	4b19      	ldr	r3, [pc, #100]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	4918      	ldr	r1, [pc, #96]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	604b      	str	r3, [r1, #4]
 8002f3c:	e006      	b.n	8002f4c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f3e:	4b16      	ldr	r3, [pc, #88]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	43db      	mvns	r3, r3
 8002f46:	4914      	ldr	r1, [pc, #80]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002f48:	4013      	ands	r3, r2
 8002f4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d021      	beq.n	8002f9c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f58:	4b0f      	ldr	r3, [pc, #60]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	490e      	ldr	r1, [pc, #56]	@ (8002f98 <HAL_GPIO_Init+0x2d0>)
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	600b      	str	r3, [r1, #0]
 8002f64:	e021      	b.n	8002faa <HAL_GPIO_Init+0x2e2>
 8002f66:	bf00      	nop
 8002f68:	10320000 	.word	0x10320000
 8002f6c:	10310000 	.word	0x10310000
 8002f70:	10220000 	.word	0x10220000
 8002f74:	10210000 	.word	0x10210000
 8002f78:	10120000 	.word	0x10120000
 8002f7c:	10110000 	.word	0x10110000
 8002f80:	40021000 	.word	0x40021000
 8002f84:	40010000 	.word	0x40010000
 8002f88:	40010800 	.word	0x40010800
 8002f8c:	40010c00 	.word	0x40010c00
 8002f90:	40011000 	.word	0x40011000
 8002f94:	40011400 	.word	0x40011400
 8002f98:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fcc <HAL_GPIO_Init+0x304>)
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	43db      	mvns	r3, r3
 8002fa4:	4909      	ldr	r1, [pc, #36]	@ (8002fcc <HAL_GPIO_Init+0x304>)
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fac:	3301      	adds	r3, #1
 8002fae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb6:	fa22 f303 	lsr.w	r3, r2, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	f47f ae8e 	bne.w	8002cdc <HAL_GPIO_Init+0x14>
  }
}
 8002fc0:	bf00      	nop
 8002fc2:	bf00      	nop
 8002fc4:	372c      	adds	r7, #44	@ 0x2c
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr
 8002fcc:	40010400 	.word	0x40010400

08002fd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	807b      	strh	r3, [r7, #2]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fe0:	787b      	ldrb	r3, [r7, #1]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d003      	beq.n	8002fee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fe6:	887a      	ldrh	r2, [r7, #2]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002fec:	e003      	b.n	8002ff6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002fee:	887b      	ldrh	r3, [r7, #2]
 8002ff0:	041a      	lsls	r2, r3, #16
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	611a      	str	r2, [r3, #16]
}
 8002ff6:	bf00      	nop
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr

08003000 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800300a:	4b08      	ldr	r3, [pc, #32]	@ (800302c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800300c:	695a      	ldr	r2, [r3, #20]
 800300e:	88fb      	ldrh	r3, [r7, #6]
 8003010:	4013      	ands	r3, r2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d006      	beq.n	8003024 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003016:	4a05      	ldr	r2, [pc, #20]	@ (800302c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003018:	88fb      	ldrh	r3, [r7, #6]
 800301a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800301c:	88fb      	ldrh	r3, [r7, #6]
 800301e:	4618      	mov	r0, r3
 8003020:	f7fd f902 	bl	8000228 <HAL_GPIO_EXTI_Callback>
  }
}
 8003024:	bf00      	nop
 8003026:	3708      	adds	r7, #8
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	40010400 	.word	0x40010400

08003030 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e272      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	f000 8087 	beq.w	800315e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003050:	4b92      	ldr	r3, [pc, #584]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 030c 	and.w	r3, r3, #12
 8003058:	2b04      	cmp	r3, #4
 800305a:	d00c      	beq.n	8003076 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800305c:	4b8f      	ldr	r3, [pc, #572]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f003 030c 	and.w	r3, r3, #12
 8003064:	2b08      	cmp	r3, #8
 8003066:	d112      	bne.n	800308e <HAL_RCC_OscConfig+0x5e>
 8003068:	4b8c      	ldr	r3, [pc, #560]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003074:	d10b      	bne.n	800308e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003076:	4b89      	ldr	r3, [pc, #548]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d06c      	beq.n	800315c <HAL_RCC_OscConfig+0x12c>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d168      	bne.n	800315c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e24c      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003096:	d106      	bne.n	80030a6 <HAL_RCC_OscConfig+0x76>
 8003098:	4b80      	ldr	r3, [pc, #512]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a7f      	ldr	r2, [pc, #508]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 800309e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030a2:	6013      	str	r3, [r2, #0]
 80030a4:	e02e      	b.n	8003104 <HAL_RCC_OscConfig+0xd4>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10c      	bne.n	80030c8 <HAL_RCC_OscConfig+0x98>
 80030ae:	4b7b      	ldr	r3, [pc, #492]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a7a      	ldr	r2, [pc, #488]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030b8:	6013      	str	r3, [r2, #0]
 80030ba:	4b78      	ldr	r3, [pc, #480]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a77      	ldr	r2, [pc, #476]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	e01d      	b.n	8003104 <HAL_RCC_OscConfig+0xd4>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030d0:	d10c      	bne.n	80030ec <HAL_RCC_OscConfig+0xbc>
 80030d2:	4b72      	ldr	r3, [pc, #456]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a71      	ldr	r2, [pc, #452]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030dc:	6013      	str	r3, [r2, #0]
 80030de:	4b6f      	ldr	r3, [pc, #444]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a6e      	ldr	r2, [pc, #440]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030e8:	6013      	str	r3, [r2, #0]
 80030ea:	e00b      	b.n	8003104 <HAL_RCC_OscConfig+0xd4>
 80030ec:	4b6b      	ldr	r3, [pc, #428]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a6a      	ldr	r2, [pc, #424]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030f6:	6013      	str	r3, [r2, #0]
 80030f8:	4b68      	ldr	r3, [pc, #416]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a67      	ldr	r2, [pc, #412]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003102:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d013      	beq.n	8003134 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310c:	f7fe fb3c 	bl	8001788 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003112:	e008      	b.n	8003126 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003114:	f7fe fb38 	bl	8001788 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b64      	cmp	r3, #100	@ 0x64
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e200      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003126:	4b5d      	ldr	r3, [pc, #372]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0f0      	beq.n	8003114 <HAL_RCC_OscConfig+0xe4>
 8003132:	e014      	b.n	800315e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003134:	f7fe fb28 	bl	8001788 <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800313c:	f7fe fb24 	bl	8001788 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b64      	cmp	r3, #100	@ 0x64
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e1ec      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800314e:	4b53      	ldr	r3, [pc, #332]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1f0      	bne.n	800313c <HAL_RCC_OscConfig+0x10c>
 800315a:	e000      	b.n	800315e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800315c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d063      	beq.n	8003232 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800316a:	4b4c      	ldr	r3, [pc, #304]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f003 030c 	and.w	r3, r3, #12
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00b      	beq.n	800318e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003176:	4b49      	ldr	r3, [pc, #292]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f003 030c 	and.w	r3, r3, #12
 800317e:	2b08      	cmp	r3, #8
 8003180:	d11c      	bne.n	80031bc <HAL_RCC_OscConfig+0x18c>
 8003182:	4b46      	ldr	r3, [pc, #280]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d116      	bne.n	80031bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800318e:	4b43      	ldr	r3, [pc, #268]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d005      	beq.n	80031a6 <HAL_RCC_OscConfig+0x176>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d001      	beq.n	80031a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e1c0      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a6:	4b3d      	ldr	r3, [pc, #244]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	00db      	lsls	r3, r3, #3
 80031b4:	4939      	ldr	r1, [pc, #228]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ba:	e03a      	b.n	8003232 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	691b      	ldr	r3, [r3, #16]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d020      	beq.n	8003206 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031c4:	4b36      	ldr	r3, [pc, #216]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031c6:	2201      	movs	r2, #1
 80031c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ca:	f7fe fadd 	bl	8001788 <HAL_GetTick>
 80031ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031d0:	e008      	b.n	80031e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031d2:	f7fe fad9 	bl	8001788 <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d901      	bls.n	80031e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e1a1      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e4:	4b2d      	ldr	r3, [pc, #180]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d0f0      	beq.n	80031d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f0:	4b2a      	ldr	r3, [pc, #168]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	4927      	ldr	r1, [pc, #156]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003200:	4313      	orrs	r3, r2
 8003202:	600b      	str	r3, [r1, #0]
 8003204:	e015      	b.n	8003232 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003206:	4b26      	ldr	r3, [pc, #152]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320c:	f7fe fabc 	bl	8001788 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003214:	f7fe fab8 	bl	8001788 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b02      	cmp	r3, #2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e180      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003226:	4b1d      	ldr	r3, [pc, #116]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0308 	and.w	r3, r3, #8
 800323a:	2b00      	cmp	r3, #0
 800323c:	d03a      	beq.n	80032b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d019      	beq.n	800327a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003246:	4b17      	ldr	r3, [pc, #92]	@ (80032a4 <HAL_RCC_OscConfig+0x274>)
 8003248:	2201      	movs	r2, #1
 800324a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800324c:	f7fe fa9c 	bl	8001788 <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003254:	f7fe fa98 	bl	8001788 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e160      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003266:	4b0d      	ldr	r3, [pc, #52]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0f0      	beq.n	8003254 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003272:	2001      	movs	r0, #1
 8003274:	f000 face 	bl	8003814 <RCC_Delay>
 8003278:	e01c      	b.n	80032b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800327a:	4b0a      	ldr	r3, [pc, #40]	@ (80032a4 <HAL_RCC_OscConfig+0x274>)
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003280:	f7fe fa82 	bl	8001788 <HAL_GetTick>
 8003284:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003286:	e00f      	b.n	80032a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003288:	f7fe fa7e 	bl	8001788 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	2b02      	cmp	r3, #2
 8003294:	d908      	bls.n	80032a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e146      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
 800329a:	bf00      	nop
 800329c:	40021000 	.word	0x40021000
 80032a0:	42420000 	.word	0x42420000
 80032a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032a8:	4b92      	ldr	r3, [pc, #584]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80032aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1e9      	bne.n	8003288 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0304 	and.w	r3, r3, #4
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 80a6 	beq.w	800340e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032c2:	2300      	movs	r3, #0
 80032c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032c6:	4b8b      	ldr	r3, [pc, #556]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10d      	bne.n	80032ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032d2:	4b88      	ldr	r3, [pc, #544]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80032d4:	69db      	ldr	r3, [r3, #28]
 80032d6:	4a87      	ldr	r2, [pc, #540]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80032d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032dc:	61d3      	str	r3, [r2, #28]
 80032de:	4b85      	ldr	r3, [pc, #532]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032e6:	60bb      	str	r3, [r7, #8]
 80032e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ea:	2301      	movs	r3, #1
 80032ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ee:	4b82      	ldr	r3, [pc, #520]	@ (80034f8 <HAL_RCC_OscConfig+0x4c8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d118      	bne.n	800332c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032fa:	4b7f      	ldr	r3, [pc, #508]	@ (80034f8 <HAL_RCC_OscConfig+0x4c8>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a7e      	ldr	r2, [pc, #504]	@ (80034f8 <HAL_RCC_OscConfig+0x4c8>)
 8003300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003304:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003306:	f7fe fa3f 	bl	8001788 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800330e:	f7fe fa3b 	bl	8001788 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b64      	cmp	r3, #100	@ 0x64
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e103      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003320:	4b75      	ldr	r3, [pc, #468]	@ (80034f8 <HAL_RCC_OscConfig+0x4c8>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0f0      	beq.n	800330e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d106      	bne.n	8003342 <HAL_RCC_OscConfig+0x312>
 8003334:	4b6f      	ldr	r3, [pc, #444]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	4a6e      	ldr	r2, [pc, #440]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800333a:	f043 0301 	orr.w	r3, r3, #1
 800333e:	6213      	str	r3, [r2, #32]
 8003340:	e02d      	b.n	800339e <HAL_RCC_OscConfig+0x36e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d10c      	bne.n	8003364 <HAL_RCC_OscConfig+0x334>
 800334a:	4b6a      	ldr	r3, [pc, #424]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	4a69      	ldr	r2, [pc, #420]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003350:	f023 0301 	bic.w	r3, r3, #1
 8003354:	6213      	str	r3, [r2, #32]
 8003356:	4b67      	ldr	r3, [pc, #412]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	4a66      	ldr	r2, [pc, #408]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800335c:	f023 0304 	bic.w	r3, r3, #4
 8003360:	6213      	str	r3, [r2, #32]
 8003362:	e01c      	b.n	800339e <HAL_RCC_OscConfig+0x36e>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	2b05      	cmp	r3, #5
 800336a:	d10c      	bne.n	8003386 <HAL_RCC_OscConfig+0x356>
 800336c:	4b61      	ldr	r3, [pc, #388]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800336e:	6a1b      	ldr	r3, [r3, #32]
 8003370:	4a60      	ldr	r2, [pc, #384]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003372:	f043 0304 	orr.w	r3, r3, #4
 8003376:	6213      	str	r3, [r2, #32]
 8003378:	4b5e      	ldr	r3, [pc, #376]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	4a5d      	ldr	r2, [pc, #372]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800337e:	f043 0301 	orr.w	r3, r3, #1
 8003382:	6213      	str	r3, [r2, #32]
 8003384:	e00b      	b.n	800339e <HAL_RCC_OscConfig+0x36e>
 8003386:	4b5b      	ldr	r3, [pc, #364]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	4a5a      	ldr	r2, [pc, #360]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800338c:	f023 0301 	bic.w	r3, r3, #1
 8003390:	6213      	str	r3, [r2, #32]
 8003392:	4b58      	ldr	r3, [pc, #352]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	4a57      	ldr	r2, [pc, #348]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003398:	f023 0304 	bic.w	r3, r3, #4
 800339c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d015      	beq.n	80033d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033a6:	f7fe f9ef 	bl	8001788 <HAL_GetTick>
 80033aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ac:	e00a      	b.n	80033c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ae:	f7fe f9eb 	bl	8001788 <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033bc:	4293      	cmp	r3, r2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e0b1      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033c4:	4b4b      	ldr	r3, [pc, #300]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0ee      	beq.n	80033ae <HAL_RCC_OscConfig+0x37e>
 80033d0:	e014      	b.n	80033fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033d2:	f7fe f9d9 	bl	8001788 <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033d8:	e00a      	b.n	80033f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033da:	f7fe f9d5 	bl	8001788 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d901      	bls.n	80033f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	e09b      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033f0:	4b40      	ldr	r3, [pc, #256]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1ee      	bne.n	80033da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033fc:	7dfb      	ldrb	r3, [r7, #23]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d105      	bne.n	800340e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003402:	4b3c      	ldr	r3, [pc, #240]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003404:	69db      	ldr	r3, [r3, #28]
 8003406:	4a3b      	ldr	r2, [pc, #236]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003408:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800340c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 8087 	beq.w	8003526 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003418:	4b36      	ldr	r3, [pc, #216]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f003 030c 	and.w	r3, r3, #12
 8003420:	2b08      	cmp	r3, #8
 8003422:	d061      	beq.n	80034e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	69db      	ldr	r3, [r3, #28]
 8003428:	2b02      	cmp	r3, #2
 800342a:	d146      	bne.n	80034ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800342c:	4b33      	ldr	r3, [pc, #204]	@ (80034fc <HAL_RCC_OscConfig+0x4cc>)
 800342e:	2200      	movs	r2, #0
 8003430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003432:	f7fe f9a9 	bl	8001788 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800343a:	f7fe f9a5 	bl	8001788 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e06d      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800344c:	4b29      	ldr	r3, [pc, #164]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1f0      	bne.n	800343a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a1b      	ldr	r3, [r3, #32]
 800345c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003460:	d108      	bne.n	8003474 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003462:	4b24      	ldr	r3, [pc, #144]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	4921      	ldr	r1, [pc, #132]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003470:	4313      	orrs	r3, r2
 8003472:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003474:	4b1f      	ldr	r3, [pc, #124]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a19      	ldr	r1, [r3, #32]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	430b      	orrs	r3, r1
 8003486:	491b      	ldr	r1, [pc, #108]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003488:	4313      	orrs	r3, r2
 800348a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800348c:	4b1b      	ldr	r3, [pc, #108]	@ (80034fc <HAL_RCC_OscConfig+0x4cc>)
 800348e:	2201      	movs	r2, #1
 8003490:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003492:	f7fe f979 	bl	8001788 <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003498:	e008      	b.n	80034ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800349a:	f7fe f975 	bl	8001788 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e03d      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034ac:	4b11      	ldr	r3, [pc, #68]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0f0      	beq.n	800349a <HAL_RCC_OscConfig+0x46a>
 80034b8:	e035      	b.n	8003526 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ba:	4b10      	ldr	r3, [pc, #64]	@ (80034fc <HAL_RCC_OscConfig+0x4cc>)
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c0:	f7fe f962 	bl	8001788 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c8:	f7fe f95e 	bl	8001788 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e026      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034da:	4b06      	ldr	r3, [pc, #24]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1f0      	bne.n	80034c8 <HAL_RCC_OscConfig+0x498>
 80034e6:	e01e      	b.n	8003526 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	69db      	ldr	r3, [r3, #28]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d107      	bne.n	8003500 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e019      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
 80034f4:	40021000 	.word	0x40021000
 80034f8:	40007000 	.word	0x40007000
 80034fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003500:	4b0b      	ldr	r3, [pc, #44]	@ (8003530 <HAL_RCC_OscConfig+0x500>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	429a      	cmp	r2, r3
 8003512:	d106      	bne.n	8003522 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800351e:	429a      	cmp	r2, r3
 8003520:	d001      	beq.n	8003526 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3718      	adds	r7, #24
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40021000 	.word	0x40021000

08003534 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d101      	bne.n	8003548 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e0d0      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003548:	4b6a      	ldr	r3, [pc, #424]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0307 	and.w	r3, r3, #7
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	429a      	cmp	r2, r3
 8003554:	d910      	bls.n	8003578 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003556:	4b67      	ldr	r3, [pc, #412]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f023 0207 	bic.w	r2, r3, #7
 800355e:	4965      	ldr	r1, [pc, #404]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	4313      	orrs	r3, r2
 8003564:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003566:	4b63      	ldr	r3, [pc, #396]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0307 	and.w	r3, r3, #7
 800356e:	683a      	ldr	r2, [r7, #0]
 8003570:	429a      	cmp	r2, r3
 8003572:	d001      	beq.n	8003578 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e0b8      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d020      	beq.n	80035c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0304 	and.w	r3, r3, #4
 800358c:	2b00      	cmp	r3, #0
 800358e:	d005      	beq.n	800359c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003590:	4b59      	ldr	r3, [pc, #356]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	4a58      	ldr	r2, [pc, #352]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003596:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800359a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0308 	and.w	r3, r3, #8
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d005      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035a8:	4b53      	ldr	r3, [pc, #332]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	4a52      	ldr	r2, [pc, #328]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035ae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80035b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035b4:	4b50      	ldr	r3, [pc, #320]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	494d      	ldr	r1, [pc, #308]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d040      	beq.n	8003654 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d107      	bne.n	80035ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035da:	4b47      	ldr	r3, [pc, #284]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d115      	bne.n	8003612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e07f      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d107      	bne.n	8003602 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035f2:	4b41      	ldr	r3, [pc, #260]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d109      	bne.n	8003612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e073      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003602:	4b3d      	ldr	r3, [pc, #244]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e06b      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003612:	4b39      	ldr	r3, [pc, #228]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f023 0203 	bic.w	r2, r3, #3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	4936      	ldr	r1, [pc, #216]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003620:	4313      	orrs	r3, r2
 8003622:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003624:	f7fe f8b0 	bl	8001788 <HAL_GetTick>
 8003628:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800362a:	e00a      	b.n	8003642 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800362c:	f7fe f8ac 	bl	8001788 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800363a:	4293      	cmp	r3, r2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e053      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003642:	4b2d      	ldr	r3, [pc, #180]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f003 020c 	and.w	r2, r3, #12
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	429a      	cmp	r2, r3
 8003652:	d1eb      	bne.n	800362c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003654:	4b27      	ldr	r3, [pc, #156]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0307 	and.w	r3, r3, #7
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	429a      	cmp	r2, r3
 8003660:	d210      	bcs.n	8003684 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003662:	4b24      	ldr	r3, [pc, #144]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f023 0207 	bic.w	r2, r3, #7
 800366a:	4922      	ldr	r1, [pc, #136]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	4313      	orrs	r3, r2
 8003670:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003672:	4b20      	ldr	r3, [pc, #128]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	429a      	cmp	r2, r3
 800367e:	d001      	beq.n	8003684 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e032      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0304 	and.w	r3, r3, #4
 800368c:	2b00      	cmp	r3, #0
 800368e:	d008      	beq.n	80036a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003690:	4b19      	ldr	r3, [pc, #100]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	4916      	ldr	r1, [pc, #88]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0308 	and.w	r3, r3, #8
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d009      	beq.n	80036c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036ae:	4b12      	ldr	r3, [pc, #72]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	490e      	ldr	r1, [pc, #56]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036c2:	f000 f821 	bl	8003708 <HAL_RCC_GetSysClockFreq>
 80036c6:	4602      	mov	r2, r0
 80036c8:	4b0b      	ldr	r3, [pc, #44]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	091b      	lsrs	r3, r3, #4
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	490a      	ldr	r1, [pc, #40]	@ (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80036d4:	5ccb      	ldrb	r3, [r1, r3]
 80036d6:	fa22 f303 	lsr.w	r3, r2, r3
 80036da:	4a09      	ldr	r2, [pc, #36]	@ (8003700 <HAL_RCC_ClockConfig+0x1cc>)
 80036dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036de:	4b09      	ldr	r3, [pc, #36]	@ (8003704 <HAL_RCC_ClockConfig+0x1d0>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fe f80e 	bl	8001704 <HAL_InitTick>

  return HAL_OK;
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40022000 	.word	0x40022000
 80036f8:	40021000 	.word	0x40021000
 80036fc:	08007a9c 	.word	0x08007a9c
 8003700:	20000004 	.word	0x20000004
 8003704:	20000008 	.word	0x20000008

08003708 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003708:	b480      	push	{r7}
 800370a:	b087      	sub	sp, #28
 800370c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	60fb      	str	r3, [r7, #12]
 8003712:	2300      	movs	r3, #0
 8003714:	60bb      	str	r3, [r7, #8]
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
 800371a:	2300      	movs	r3, #0
 800371c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800371e:	2300      	movs	r3, #0
 8003720:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003722:	4b1e      	ldr	r3, [pc, #120]	@ (800379c <HAL_RCC_GetSysClockFreq+0x94>)
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f003 030c 	and.w	r3, r3, #12
 800372e:	2b04      	cmp	r3, #4
 8003730:	d002      	beq.n	8003738 <HAL_RCC_GetSysClockFreq+0x30>
 8003732:	2b08      	cmp	r3, #8
 8003734:	d003      	beq.n	800373e <HAL_RCC_GetSysClockFreq+0x36>
 8003736:	e027      	b.n	8003788 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003738:	4b19      	ldr	r3, [pc, #100]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800373a:	613b      	str	r3, [r7, #16]
      break;
 800373c:	e027      	b.n	800378e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	0c9b      	lsrs	r3, r3, #18
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	4a17      	ldr	r2, [pc, #92]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003748:	5cd3      	ldrb	r3, [r2, r3]
 800374a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d010      	beq.n	8003778 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003756:	4b11      	ldr	r3, [pc, #68]	@ (800379c <HAL_RCC_GetSysClockFreq+0x94>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	0c5b      	lsrs	r3, r3, #17
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	4a11      	ldr	r2, [pc, #68]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003762:	5cd3      	ldrb	r3, [r2, r3]
 8003764:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a0d      	ldr	r2, [pc, #52]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800376a:	fb03 f202 	mul.w	r2, r3, r2
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	fbb2 f3f3 	udiv	r3, r2, r3
 8003774:	617b      	str	r3, [r7, #20]
 8003776:	e004      	b.n	8003782 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a0c      	ldr	r2, [pc, #48]	@ (80037ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800377c:	fb02 f303 	mul.w	r3, r2, r3
 8003780:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	613b      	str	r3, [r7, #16]
      break;
 8003786:	e002      	b.n	800378e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003788:	4b05      	ldr	r3, [pc, #20]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800378a:	613b      	str	r3, [r7, #16]
      break;
 800378c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800378e:	693b      	ldr	r3, [r7, #16]
}
 8003790:	4618      	mov	r0, r3
 8003792:	371c      	adds	r7, #28
 8003794:	46bd      	mov	sp, r7
 8003796:	bc80      	pop	{r7}
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	40021000 	.word	0x40021000
 80037a0:	007a1200 	.word	0x007a1200
 80037a4:	08007ab4 	.word	0x08007ab4
 80037a8:	08007ac4 	.word	0x08007ac4
 80037ac:	003d0900 	.word	0x003d0900

080037b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037b4:	4b02      	ldr	r3, [pc, #8]	@ (80037c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80037b6:	681b      	ldr	r3, [r3, #0]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bc80      	pop	{r7}
 80037be:	4770      	bx	lr
 80037c0:	20000004 	.word	0x20000004

080037c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037c8:	f7ff fff2 	bl	80037b0 <HAL_RCC_GetHCLKFreq>
 80037cc:	4602      	mov	r2, r0
 80037ce:	4b05      	ldr	r3, [pc, #20]	@ (80037e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	0a1b      	lsrs	r3, r3, #8
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	4903      	ldr	r1, [pc, #12]	@ (80037e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037da:	5ccb      	ldrb	r3, [r1, r3]
 80037dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40021000 	.word	0x40021000
 80037e8:	08007aac 	.word	0x08007aac

080037ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037f0:	f7ff ffde 	bl	80037b0 <HAL_RCC_GetHCLKFreq>
 80037f4:	4602      	mov	r2, r0
 80037f6:	4b05      	ldr	r3, [pc, #20]	@ (800380c <HAL_RCC_GetPCLK2Freq+0x20>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	0adb      	lsrs	r3, r3, #11
 80037fc:	f003 0307 	and.w	r3, r3, #7
 8003800:	4903      	ldr	r1, [pc, #12]	@ (8003810 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003802:	5ccb      	ldrb	r3, [r1, r3]
 8003804:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003808:	4618      	mov	r0, r3
 800380a:	bd80      	pop	{r7, pc}
 800380c:	40021000 	.word	0x40021000
 8003810:	08007aac 	.word	0x08007aac

08003814 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800381c:	4b0a      	ldr	r3, [pc, #40]	@ (8003848 <RCC_Delay+0x34>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a0a      	ldr	r2, [pc, #40]	@ (800384c <RCC_Delay+0x38>)
 8003822:	fba2 2303 	umull	r2, r3, r2, r3
 8003826:	0a5b      	lsrs	r3, r3, #9
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	fb02 f303 	mul.w	r3, r2, r3
 800382e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003830:	bf00      	nop
  }
  while (Delay --);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	1e5a      	subs	r2, r3, #1
 8003836:	60fa      	str	r2, [r7, #12]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d1f9      	bne.n	8003830 <RCC_Delay+0x1c>
}
 800383c:	bf00      	nop
 800383e:	bf00      	nop
 8003840:	3714      	adds	r7, #20
 8003842:	46bd      	mov	sp, r7
 8003844:	bc80      	pop	{r7}
 8003846:	4770      	bx	lr
 8003848:	20000004 	.word	0x20000004
 800384c:	10624dd3 	.word	0x10624dd3

08003850 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e076      	b.n	8003950 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003866:	2b00      	cmp	r3, #0
 8003868:	d108      	bne.n	800387c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003872:	d009      	beq.n	8003888 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	61da      	str	r2, [r3, #28]
 800387a:	e005      	b.n	8003888 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d106      	bne.n	80038a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f7fd fcea 	bl	800127c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80038d0:	431a      	orrs	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038da:	431a      	orrs	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	691b      	ldr	r3, [r3, #16]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	431a      	orrs	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	431a      	orrs	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038f8:	431a      	orrs	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a1b      	ldr	r3, [r3, #32]
 8003908:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800390c:	ea42 0103 	orr.w	r1, r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003914:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	430a      	orrs	r2, r1
 800391e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	0c1a      	lsrs	r2, r3, #16
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f002 0204 	and.w	r2, r2, #4
 800392e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	69da      	ldr	r2, [r3, #28]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800393e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	3708      	adds	r7, #8
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	607a      	str	r2, [r7, #4]
 8003964:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800396c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003974:	7dfb      	ldrb	r3, [r7, #23]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d00c      	beq.n	8003994 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003980:	d106      	bne.n	8003990 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d102      	bne.n	8003990 <HAL_SPI_TransmitReceive_DMA+0x38>
 800398a:	7dfb      	ldrb	r3, [r7, #23]
 800398c:	2b04      	cmp	r3, #4
 800398e:	d001      	beq.n	8003994 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003990:	2302      	movs	r3, #2
 8003992:	e0cf      	b.n	8003b34 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d005      	beq.n	80039a6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d002      	beq.n	80039a6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80039a0:	887b      	ldrh	r3, [r7, #2]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e0c4      	b.n	8003b34 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d101      	bne.n	80039b8 <HAL_SPI_TransmitReceive_DMA+0x60>
 80039b4:	2302      	movs	r3, #2
 80039b6:	e0bd      	b.n	8003b34 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b04      	cmp	r3, #4
 80039ca:	d003      	beq.n	80039d4 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2205      	movs	r2, #5
 80039d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	68ba      	ldr	r2, [r7, #8]
 80039de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	887a      	ldrh	r2, [r7, #2]
 80039e4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	887a      	ldrh	r2, [r7, #2]
 80039ea:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	887a      	ldrh	r2, [r7, #2]
 80039f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	887a      	ldrh	r2, [r7, #2]
 80039fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b04      	cmp	r3, #4
 8003a14:	d108      	bne.n	8003a28 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a1a:	4a48      	ldr	r2, [pc, #288]	@ (8003b3c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8003a1c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a22:	4a47      	ldr	r2, [pc, #284]	@ (8003b40 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8003a24:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a26:	e007      	b.n	8003a38 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a2c:	4a45      	ldr	r2, [pc, #276]	@ (8003b44 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8003a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a34:	4a44      	ldr	r2, [pc, #272]	@ (8003b48 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8003a36:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3c:	4a43      	ldr	r2, [pc, #268]	@ (8003b4c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8003a3e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a44:	2200      	movs	r2, #0
 8003a46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	330c      	adds	r3, #12
 8003a52:	4619      	mov	r1, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a58:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a5e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003a60:	f7fe feea 	bl	8002838 <HAL_DMA_Start_IT>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00b      	beq.n	8003a82 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a6e:	f043 0210 	orr.w	r2, r3, #16
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e058      	b.n	8003b34 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0201 	orr.w	r2, r2, #1
 8003a90:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a96:	2200      	movs	r2, #0
 8003a98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aae:	2200      	movs	r2, #0
 8003ab0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aba:	4619      	mov	r1, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	330c      	adds	r3, #12
 8003ac2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ac8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003aca:	f7fe feb5 	bl	8002838 <HAL_DMA_Start_IT>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00b      	beq.n	8003aec <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad8:	f043 0210 	orr.w	r2, r3, #16
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e023      	b.n	8003b34 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003af6:	2b40      	cmp	r3, #64	@ 0x40
 8003af8:	d007      	beq.n	8003b0a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b08:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f042 0220 	orr.w	r2, r2, #32
 8003b20:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f042 0202 	orr.w	r2, r2, #2
 8003b30:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3718      	adds	r7, #24
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	08003f07 	.word	0x08003f07
 8003b40:	08003dd3 	.word	0x08003dd3
 8003b44:	08003f23 	.word	0x08003f23
 8003b48:	08003e79 	.word	0x08003e79
 8003b4c:	08003f3f 	.word	0x08003f3f

08003b50 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00f      	beq.n	8003b84 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7fe fec5 	bl	80028f8 <HAL_DMA_Abort>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d007      	beq.n	8003b84 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b78:	f043 0210 	orr.w	r2, r3, #16
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00f      	beq.n	8003bac <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b90:	4618      	mov	r0, r3
 8003b92:	f7fe feb1 	bl	80028f8 <HAL_DMA_Abort>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d007      	beq.n	8003bac <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba0:	f043 0210 	orr.w	r2, r3, #16
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f022 0203 	bic.w	r2, r2, #3
 8003bba:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  return errorcode;
 8003bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3710      	adds	r7, #16
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
	...

08003bd0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b088      	sub	sp, #32
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	099b      	lsrs	r3, r3, #6
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10f      	bne.n	8003c14 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00a      	beq.n	8003c14 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	099b      	lsrs	r3, r3, #6
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d004      	beq.n	8003c14 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	4798      	blx	r3
    return;
 8003c12:	e0be      	b.n	8003d92 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	085b      	lsrs	r3, r3, #1
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00a      	beq.n	8003c36 <HAL_SPI_IRQHandler+0x66>
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	09db      	lsrs	r3, r3, #7
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d004      	beq.n	8003c36 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	4798      	blx	r3
    return;
 8003c34:	e0ad      	b.n	8003d92 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	095b      	lsrs	r3, r3, #5
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d106      	bne.n	8003c50 <HAL_SPI_IRQHandler+0x80>
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	099b      	lsrs	r3, r3, #6
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	f000 80a1 	beq.w	8003d92 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	095b      	lsrs	r3, r3, #5
 8003c54:	f003 0301 	and.w	r3, r3, #1
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f000 809a 	beq.w	8003d92 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	099b      	lsrs	r3, r3, #6
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d023      	beq.n	8003cb2 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b03      	cmp	r3, #3
 8003c74:	d011      	beq.n	8003c9a <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c7a:	f043 0204 	orr.w	r2, r3, #4
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c82:	2300      	movs	r3, #0
 8003c84:	617b      	str	r3, [r7, #20]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	617b      	str	r3, [r7, #20]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	617b      	str	r3, [r7, #20]
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	e00b      	b.n	8003cb2 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	613b      	str	r3, [r7, #16]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	613b      	str	r3, [r7, #16]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	613b      	str	r3, [r7, #16]
 8003cae:	693b      	ldr	r3, [r7, #16]
        return;
 8003cb0:	e06f      	b.n	8003d92 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	095b      	lsrs	r3, r3, #5
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d014      	beq.n	8003ce8 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc2:	f043 0201 	orr.w	r2, r3, #1
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003cca:	2300      	movs	r3, #0
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	60fb      	str	r3, [r7, #12]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ce4:	601a      	str	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d04f      	beq.n	8003d90 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003cfe:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d104      	bne.n	8003d1c <HAL_SPI_IRQHandler+0x14c>
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d034      	beq.n	8003d86 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0203 	bic.w	r2, r2, #3
 8003d2a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d011      	beq.n	8003d58 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d38:	4a17      	ldr	r2, [pc, #92]	@ (8003d98 <HAL_SPI_IRQHandler+0x1c8>)
 8003d3a:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7fe fe15 	bl	8002970 <HAL_DMA_Abort_IT>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d005      	beq.n	8003d58 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d50:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d016      	beq.n	8003d8e <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d64:	4a0c      	ldr	r2, [pc, #48]	@ (8003d98 <HAL_SPI_IRQHandler+0x1c8>)
 8003d66:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fe fdff 	bl	8002970 <HAL_DMA_Abort_IT>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00a      	beq.n	8003d8e <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003d84:	e003      	b.n	8003d8e <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f7fc fa28 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003d8c:	e000      	b.n	8003d90 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003d8e:	bf00      	nop
    return;
 8003d90:	bf00      	nop
  }
}
 8003d92:	3720      	adds	r7, #32
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	08003f7f 	.word	0x08003f7f

08003d9c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003da4:	bf00      	nop
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bc80      	pop	{r7}
 8003dac:	4770      	bx	lr

08003dae <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003dae:	b480      	push	{r7}
 8003db0:	b083      	sub	sp, #12
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003db6:	bf00      	nop
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bc80      	pop	{r7}
 8003dbe:	4770      	bx	lr

08003dc0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003dc8:	bf00      	nop
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bc80      	pop	{r7}
 8003dd0:	4770      	bx	lr

08003dd2 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b084      	sub	sp, #16
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dde:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003de0:	f7fd fcd2 	bl	8001788 <HAL_GetTick>
 8003de4:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0320 	and.w	r3, r3, #32
 8003df0:	2b20      	cmp	r3, #32
 8003df2:	d03b      	beq.n	8003e6c <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685a      	ldr	r2, [r3, #4]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 0220 	bic.w	r2, r2, #32
 8003e02:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10d      	bne.n	8003e28 <SPI_DMAReceiveCplt+0x56>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e14:	d108      	bne.n	8003e28 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	685a      	ldr	r2, [r3, #4]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f022 0203 	bic.w	r2, r2, #3
 8003e24:	605a      	str	r2, [r3, #4]
 8003e26:	e007      	b.n	8003e38 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	685a      	ldr	r2, [r3, #4]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f022 0201 	bic.w	r2, r2, #1
 8003e36:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003e38:	68ba      	ldr	r2, [r7, #8]
 8003e3a:	2164      	movs	r1, #100	@ 0x64
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 f93b 	bl	80040b8 <SPI_EndRxTransaction>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d002      	beq.n	8003e4e <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d003      	beq.n	8003e6c <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f7fc f9b9 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003e6a:	e002      	b.n	8003e72 <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f7ff ff95 	bl	8003d9c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e84:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e86:	f7fd fc7f 	bl	8001788 <HAL_GetTick>
 8003e8a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0320 	and.w	r3, r3, #32
 8003e96:	2b20      	cmp	r3, #32
 8003e98:	d02f      	beq.n	8003efa <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 0220 	bic.w	r2, r2, #32
 8003ea8:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	2164      	movs	r1, #100	@ 0x64
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 f954 	bl	800415c <SPI_EndRxTxTransaction>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d005      	beq.n	8003ec6 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ebe:	f043 0220 	orr.w	r2, r3, #32
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	685a      	ldr	r2, [r3, #4]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 0203 	bic.w	r2, r2, #3
 8003ed4:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d003      	beq.n	8003efa <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003ef2:	68f8      	ldr	r0, [r7, #12]
 8003ef4:	f7fc f972 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003ef8:	e002      	b.n	8003f00 <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f7fc f946 	bl	800018c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b084      	sub	sp, #16
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f12:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f7ff ff4a 	bl	8003dae <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f1a:	bf00      	nop
 8003f1c:	3710      	adds	r7, #16
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b084      	sub	sp, #16
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2e:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f7ff ff45 	bl	8003dc0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f36:	bf00      	nop
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b084      	sub	sp, #16
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0203 	bic.w	r2, r2, #3
 8003f5a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f60:	f043 0210 	orr.w	r2, r3, #16
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f7fc f933 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f76:	bf00      	nop
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b084      	sub	sp, #16
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f7fc f91f 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f9e:	bf00      	nop
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
	...

08003fa8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b088      	sub	sp, #32
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	603b      	str	r3, [r7, #0]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003fb8:	f7fd fbe6 	bl	8001788 <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc0:	1a9b      	subs	r3, r3, r2
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003fc8:	f7fd fbde 	bl	8001788 <HAL_GetTick>
 8003fcc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003fce:	4b39      	ldr	r3, [pc, #228]	@ (80040b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	015b      	lsls	r3, r3, #5
 8003fd4:	0d1b      	lsrs	r3, r3, #20
 8003fd6:	69fa      	ldr	r2, [r7, #28]
 8003fd8:	fb02 f303 	mul.w	r3, r2, r3
 8003fdc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fde:	e054      	b.n	800408a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe6:	d050      	beq.n	800408a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fe8:	f7fd fbce 	bl	8001788 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	69fa      	ldr	r2, [r7, #28]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d902      	bls.n	8003ffe <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d13d      	bne.n	800407a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	685a      	ldr	r2, [r3, #4]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800400c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004016:	d111      	bne.n	800403c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004020:	d004      	beq.n	800402c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800402a:	d107      	bne.n	800403c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800403a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004040:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004044:	d10f      	bne.n	8004066 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004064:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e017      	b.n	80040aa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	3b01      	subs	r3, #1
 8004088:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	4013      	ands	r3, r2
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	429a      	cmp	r2, r3
 8004098:	bf0c      	ite	eq
 800409a:	2301      	moveq	r3, #1
 800409c:	2300      	movne	r3, #0
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	461a      	mov	r2, r3
 80040a2:	79fb      	ldrb	r3, [r7, #7]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d19b      	bne.n	8003fe0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3720      	adds	r7, #32
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	20000004 	.word	0x20000004

080040b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af02      	add	r7, sp, #8
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040cc:	d111      	bne.n	80040f2 <SPI_EndRxTransaction+0x3a>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040d6:	d004      	beq.n	80040e2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040e0:	d107      	bne.n	80040f2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040f0:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040fa:	d117      	bne.n	800412c <SPI_EndRxTransaction+0x74>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004104:	d112      	bne.n	800412c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	9300      	str	r3, [sp, #0]
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	2200      	movs	r2, #0
 800410e:	2101      	movs	r1, #1
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f7ff ff49 	bl	8003fa8 <SPI_WaitFlagStateUntilTimeout>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01a      	beq.n	8004152 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004120:	f043 0220 	orr.w	r2, r3, #32
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e013      	b.n	8004154 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	9300      	str	r3, [sp, #0]
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	2200      	movs	r2, #0
 8004134:	2180      	movs	r1, #128	@ 0x80
 8004136:	68f8      	ldr	r0, [r7, #12]
 8004138:	f7ff ff36 	bl	8003fa8 <SPI_WaitFlagStateUntilTimeout>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d007      	beq.n	8004152 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004146:	f043 0220 	orr.w	r2, r3, #32
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e000      	b.n	8004154 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	2201      	movs	r2, #1
 8004170:	2102      	movs	r1, #2
 8004172:	68f8      	ldr	r0, [r7, #12]
 8004174:	f7ff ff18 	bl	8003fa8 <SPI_WaitFlagStateUntilTimeout>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004182:	f043 0220 	orr.w	r2, r3, #32
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e013      	b.n	80041b6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2200      	movs	r2, #0
 8004196:	2180      	movs	r1, #128	@ 0x80
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f7ff ff05 	bl	8003fa8 <SPI_WaitFlagStateUntilTimeout>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d007      	beq.n	80041b4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041a8:	f043 0220 	orr.w	r2, r3, #32
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e000      	b.n	80041b6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b082      	sub	sp, #8
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e042      	b.n	8004256 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d106      	bne.n	80041ea <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f7fd f989 	bl	80014fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2224      	movs	r2, #36	@ 0x24
 80041ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68da      	ldr	r2, [r3, #12]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004200:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f82c 	bl	8004260 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	691a      	ldr	r2, [r3, #16]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004216:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	695a      	ldr	r2, [r3, #20]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004226:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68da      	ldr	r2, [r3, #12]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004236:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2220      	movs	r2, #32
 8004242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2220      	movs	r2, #32
 800424a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3708      	adds	r7, #8
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
	...

08004260 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68da      	ldr	r2, [r3, #12]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	689a      	ldr	r2, [r3, #8]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	431a      	orrs	r2, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	695b      	ldr	r3, [r3, #20]
 800428c:	4313      	orrs	r3, r2
 800428e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800429a:	f023 030c 	bic.w	r3, r3, #12
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	6812      	ldr	r2, [r2, #0]
 80042a2:	68b9      	ldr	r1, [r7, #8]
 80042a4:	430b      	orrs	r3, r1
 80042a6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	699a      	ldr	r2, [r3, #24]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	430a      	orrs	r2, r1
 80042bc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a2c      	ldr	r2, [pc, #176]	@ (8004374 <UART_SetConfig+0x114>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d103      	bne.n	80042d0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80042c8:	f7ff fa90 	bl	80037ec <HAL_RCC_GetPCLK2Freq>
 80042cc:	60f8      	str	r0, [r7, #12]
 80042ce:	e002      	b.n	80042d6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80042d0:	f7ff fa78 	bl	80037c4 <HAL_RCC_GetPCLK1Freq>
 80042d4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4613      	mov	r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	4413      	add	r3, r2
 80042de:	009a      	lsls	r2, r3, #2
 80042e0:	441a      	add	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ec:	4a22      	ldr	r2, [pc, #136]	@ (8004378 <UART_SetConfig+0x118>)
 80042ee:	fba2 2303 	umull	r2, r3, r2, r3
 80042f2:	095b      	lsrs	r3, r3, #5
 80042f4:	0119      	lsls	r1, r3, #4
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	4613      	mov	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4413      	add	r3, r2
 80042fe:	009a      	lsls	r2, r3, #2
 8004300:	441a      	add	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	fbb2 f2f3 	udiv	r2, r2, r3
 800430c:	4b1a      	ldr	r3, [pc, #104]	@ (8004378 <UART_SetConfig+0x118>)
 800430e:	fba3 0302 	umull	r0, r3, r3, r2
 8004312:	095b      	lsrs	r3, r3, #5
 8004314:	2064      	movs	r0, #100	@ 0x64
 8004316:	fb00 f303 	mul.w	r3, r0, r3
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	011b      	lsls	r3, r3, #4
 800431e:	3332      	adds	r3, #50	@ 0x32
 8004320:	4a15      	ldr	r2, [pc, #84]	@ (8004378 <UART_SetConfig+0x118>)
 8004322:	fba2 2303 	umull	r2, r3, r2, r3
 8004326:	095b      	lsrs	r3, r3, #5
 8004328:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800432c:	4419      	add	r1, r3
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	4613      	mov	r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	4413      	add	r3, r2
 8004336:	009a      	lsls	r2, r3, #2
 8004338:	441a      	add	r2, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	fbb2 f2f3 	udiv	r2, r2, r3
 8004344:	4b0c      	ldr	r3, [pc, #48]	@ (8004378 <UART_SetConfig+0x118>)
 8004346:	fba3 0302 	umull	r0, r3, r3, r2
 800434a:	095b      	lsrs	r3, r3, #5
 800434c:	2064      	movs	r0, #100	@ 0x64
 800434e:	fb00 f303 	mul.w	r3, r0, r3
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	011b      	lsls	r3, r3, #4
 8004356:	3332      	adds	r3, #50	@ 0x32
 8004358:	4a07      	ldr	r2, [pc, #28]	@ (8004378 <UART_SetConfig+0x118>)
 800435a:	fba2 2303 	umull	r2, r3, r2, r3
 800435e:	095b      	lsrs	r3, r3, #5
 8004360:	f003 020f 	and.w	r2, r3, #15
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	440a      	add	r2, r1
 800436a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800436c:	bf00      	nop
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}
 8004374:	40013800 	.word	0x40013800
 8004378:	51eb851f 	.word	0x51eb851f

0800437c <__NVIC_SetPriority>:
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	4603      	mov	r3, r0
 8004384:	6039      	str	r1, [r7, #0]
 8004386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438c:	2b00      	cmp	r3, #0
 800438e:	db0a      	blt.n	80043a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	b2da      	uxtb	r2, r3
 8004394:	490c      	ldr	r1, [pc, #48]	@ (80043c8 <__NVIC_SetPriority+0x4c>)
 8004396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800439a:	0112      	lsls	r2, r2, #4
 800439c:	b2d2      	uxtb	r2, r2
 800439e:	440b      	add	r3, r1
 80043a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80043a4:	e00a      	b.n	80043bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	4908      	ldr	r1, [pc, #32]	@ (80043cc <__NVIC_SetPriority+0x50>)
 80043ac:	79fb      	ldrb	r3, [r7, #7]
 80043ae:	f003 030f 	and.w	r3, r3, #15
 80043b2:	3b04      	subs	r3, #4
 80043b4:	0112      	lsls	r2, r2, #4
 80043b6:	b2d2      	uxtb	r2, r2
 80043b8:	440b      	add	r3, r1
 80043ba:	761a      	strb	r2, [r3, #24]
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bc80      	pop	{r7}
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	e000e100 	.word	0xe000e100
 80043cc:	e000ed00 	.word	0xe000ed00

080043d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80043d4:	2100      	movs	r1, #0
 80043d6:	f06f 0004 	mvn.w	r0, #4
 80043da:	f7ff ffcf 	bl	800437c <__NVIC_SetPriority>
#endif
}
 80043de:	bf00      	nop
 80043e0:	bd80      	pop	{r7, pc}
	...

080043e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043ea:	f3ef 8305 	mrs	r3, IPSR
 80043ee:	603b      	str	r3, [r7, #0]
  return(result);
 80043f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80043f6:	f06f 0305 	mvn.w	r3, #5
 80043fa:	607b      	str	r3, [r7, #4]
 80043fc:	e00c      	b.n	8004418 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80043fe:	4b09      	ldr	r3, [pc, #36]	@ (8004424 <osKernelInitialize+0x40>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d105      	bne.n	8004412 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004406:	4b07      	ldr	r3, [pc, #28]	@ (8004424 <osKernelInitialize+0x40>)
 8004408:	2201      	movs	r2, #1
 800440a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800440c:	2300      	movs	r3, #0
 800440e:	607b      	str	r3, [r7, #4]
 8004410:	e002      	b.n	8004418 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004412:	f04f 33ff 	mov.w	r3, #4294967295
 8004416:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004418:	687b      	ldr	r3, [r7, #4]
}
 800441a:	4618      	mov	r0, r3
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	bc80      	pop	{r7}
 8004422:	4770      	bx	lr
 8004424:	200002c4 	.word	0x200002c4

08004428 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800442e:	f3ef 8305 	mrs	r3, IPSR
 8004432:	603b      	str	r3, [r7, #0]
  return(result);
 8004434:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004436:	2b00      	cmp	r3, #0
 8004438:	d003      	beq.n	8004442 <osKernelStart+0x1a>
    stat = osErrorISR;
 800443a:	f06f 0305 	mvn.w	r3, #5
 800443e:	607b      	str	r3, [r7, #4]
 8004440:	e010      	b.n	8004464 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004442:	4b0b      	ldr	r3, [pc, #44]	@ (8004470 <osKernelStart+0x48>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2b01      	cmp	r3, #1
 8004448:	d109      	bne.n	800445e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800444a:	f7ff ffc1 	bl	80043d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800444e:	4b08      	ldr	r3, [pc, #32]	@ (8004470 <osKernelStart+0x48>)
 8004450:	2202      	movs	r2, #2
 8004452:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004454:	f001 fc00 	bl	8005c58 <vTaskStartScheduler>
      stat = osOK;
 8004458:	2300      	movs	r3, #0
 800445a:	607b      	str	r3, [r7, #4]
 800445c:	e002      	b.n	8004464 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800445e:	f04f 33ff 	mov.w	r3, #4294967295
 8004462:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004464:	687b      	ldr	r3, [r7, #4]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3708      	adds	r7, #8
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	200002c4 	.word	0x200002c4

08004474 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800447a:	f3ef 8305 	mrs	r3, IPSR
 800447e:	603b      	str	r3, [r7, #0]
  return(result);
 8004480:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8004486:	f001 fd09 	bl	8005e9c <xTaskGetTickCountFromISR>
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	e002      	b.n	8004494 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800448e:	f001 fcf7 	bl	8005e80 <xTaskGetTickCount>
 8004492:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8004494:	687b      	ldr	r3, [r7, #4]
}
 8004496:	4618      	mov	r0, r3
 8004498:	3708      	adds	r7, #8
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800449e:	b580      	push	{r7, lr}
 80044a0:	b08e      	sub	sp, #56	@ 0x38
 80044a2:	af04      	add	r7, sp, #16
 80044a4:	60f8      	str	r0, [r7, #12]
 80044a6:	60b9      	str	r1, [r7, #8]
 80044a8:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80044aa:	2300      	movs	r3, #0
 80044ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044ae:	f3ef 8305 	mrs	r3, IPSR
 80044b2:	617b      	str	r3, [r7, #20]
  return(result);
 80044b4:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d17e      	bne.n	80045b8 <osThreadNew+0x11a>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d07b      	beq.n	80045b8 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80044c0:	2380      	movs	r3, #128	@ 0x80
 80044c2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80044c4:	2318      	movs	r3, #24
 80044c6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80044c8:	2300      	movs	r3, #0
 80044ca:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80044cc:	f04f 33ff 	mov.w	r3, #4294967295
 80044d0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d045      	beq.n	8004564 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <osThreadNew+0x48>
        name = attr->name;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	699b      	ldr	r3, [r3, #24]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d002      	beq.n	80044f4 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d008      	beq.n	800450c <osThreadNew+0x6e>
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	2b38      	cmp	r3, #56	@ 0x38
 80044fe:	d805      	bhi.n	800450c <osThreadNew+0x6e>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	2b00      	cmp	r3, #0
 800450a:	d001      	beq.n	8004510 <osThreadNew+0x72>
        return (NULL);
 800450c:	2300      	movs	r3, #0
 800450e:	e054      	b.n	80045ba <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d003      	beq.n	8004520 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	089b      	lsrs	r3, r3, #2
 800451e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00e      	beq.n	8004546 <osThreadNew+0xa8>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	2b5b      	cmp	r3, #91	@ 0x5b
 800452e:	d90a      	bls.n	8004546 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004534:	2b00      	cmp	r3, #0
 8004536:	d006      	beq.n	8004546 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d002      	beq.n	8004546 <osThreadNew+0xa8>
        mem = 1;
 8004540:	2301      	movs	r3, #1
 8004542:	61bb      	str	r3, [r7, #24]
 8004544:	e010      	b.n	8004568 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10c      	bne.n	8004568 <osThreadNew+0xca>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d108      	bne.n	8004568 <osThreadNew+0xca>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d104      	bne.n	8004568 <osThreadNew+0xca>
          mem = 0;
 800455e:	2300      	movs	r3, #0
 8004560:	61bb      	str	r3, [r7, #24]
 8004562:	e001      	b.n	8004568 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004564:	2300      	movs	r3, #0
 8004566:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d110      	bne.n	8004590 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004576:	9202      	str	r2, [sp, #8]
 8004578:	9301      	str	r3, [sp, #4]
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	9300      	str	r3, [sp, #0]
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	6a3a      	ldr	r2, [r7, #32]
 8004582:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f001 f941 	bl	800580c <xTaskCreateStatic>
 800458a:	4603      	mov	r3, r0
 800458c:	613b      	str	r3, [r7, #16]
 800458e:	e013      	b.n	80045b8 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004590:	69bb      	ldr	r3, [r7, #24]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d110      	bne.n	80045b8 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004596:	6a3b      	ldr	r3, [r7, #32]
 8004598:	b29a      	uxth	r2, r3
 800459a:	f107 0310 	add.w	r3, r7, #16
 800459e:	9301      	str	r3, [sp, #4]
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	9300      	str	r3, [sp, #0]
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f001 f98f 	bl	80058cc <xTaskCreate>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d001      	beq.n	80045b8 <osThreadNew+0x11a>
            hTask = NULL;
 80045b4:	2300      	movs	r3, #0
 80045b6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80045b8:	693b      	ldr	r3, [r7, #16]
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3728      	adds	r7, #40	@ 0x28
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
	...

080045c4 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b088      	sub	sp, #32
 80045c8:	af02      	add	r7, sp, #8
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d002      	beq.n	80045de <osThreadFlagsSet+0x1a>
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	da03      	bge.n	80045e6 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 80045de:	f06f 0303 	mvn.w	r3, #3
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	e035      	b.n	8004652 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 80045e6:	f04f 33ff 	mov.w	r3, #4294967295
 80045ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045ec:	f3ef 8305 	mrs	r3, IPSR
 80045f0:	613b      	str	r3, [r7, #16]
  return(result);
 80045f2:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d01f      	beq.n	8004638 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 80045f8:	2300      	movs	r3, #0
 80045fa:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 80045fc:	f107 0308 	add.w	r3, r7, #8
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	2300      	movs	r3, #0
 8004604:	2201      	movs	r2, #1
 8004606:	6839      	ldr	r1, [r7, #0]
 8004608:	6978      	ldr	r0, [r7, #20]
 800460a:	f002 f925 	bl	8006858 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800460e:	f107 030c 	add.w	r3, r7, #12
 8004612:	2200      	movs	r2, #0
 8004614:	9200      	str	r2, [sp, #0]
 8004616:	2200      	movs	r2, #0
 8004618:	2100      	movs	r1, #0
 800461a:	6978      	ldr	r0, [r7, #20]
 800461c:	f002 f91c 	bl	8006858 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d015      	beq.n	8004652 <osThreadFlagsSet+0x8e>
 8004626:	4b0d      	ldr	r3, [pc, #52]	@ (800465c <osThreadFlagsSet+0x98>)
 8004628:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800462c:	601a      	str	r2, [r3, #0]
 800462e:	f3bf 8f4f 	dsb	sy
 8004632:	f3bf 8f6f 	isb	sy
 8004636:	e00c      	b.n	8004652 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8004638:	2300      	movs	r3, #0
 800463a:	2201      	movs	r2, #1
 800463c:	6839      	ldr	r1, [r7, #0]
 800463e:	6978      	ldr	r0, [r7, #20]
 8004640:	f002 f850 	bl	80066e4 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8004644:	f107 030c 	add.w	r3, r7, #12
 8004648:	2200      	movs	r2, #0
 800464a:	2100      	movs	r1, #0
 800464c:	6978      	ldr	r0, [r7, #20]
 800464e:	f002 f849 	bl	80066e4 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8004652:	68fb      	ldr	r3, [r7, #12]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	e000ed04 	.word	0xe000ed04

08004660 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8004660:	b580      	push	{r7, lr}
 8004662:	b08c      	sub	sp, #48	@ 0x30
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800466c:	f3ef 8305 	mrs	r3, IPSR
 8004670:	617b      	str	r3, [r7, #20]
  return(result);
 8004672:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8004674:	2b00      	cmp	r3, #0
 8004676:	d003      	beq.n	8004680 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8004678:	f06f 0305 	mvn.w	r3, #5
 800467c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800467e:	e06b      	b.n	8004758 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2b00      	cmp	r3, #0
 8004684:	da03      	bge.n	800468e <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8004686:	f06f 0303 	mvn.w	r3, #3
 800468a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800468c:	e064      	b.n	8004758 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b00      	cmp	r3, #0
 8004696:	d002      	beq.n	800469e <osThreadFlagsWait+0x3e>
      clear = 0U;
 8004698:	2300      	movs	r3, #0
 800469a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800469c:	e001      	b.n	80046a2 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 80046a2:	2300      	movs	r3, #0
 80046a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 80046aa:	f001 fbe9 	bl	8005e80 <xTaskGetTickCount>
 80046ae:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 80046b0:	f107 0210 	add.w	r2, r7, #16
 80046b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046b8:	2000      	movs	r0, #0
 80046ba:	f001 ffb9 	bl	8006630 <xTaskNotifyWait>
 80046be:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d137      	bne.n	8004736 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 80046c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	4013      	ands	r3, r2
 80046cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046d2:	4313      	orrs	r3, r2
 80046d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00c      	beq.n	80046fa <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e4:	4013      	ands	r3, r2
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d032      	beq.n	8004752 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10f      	bne.n	8004712 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 80046f2:	f06f 0302 	mvn.w	r3, #2
 80046f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 80046f8:	e02e      	b.n	8004758 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046fe:	4013      	ands	r3, r2
 8004700:	2b00      	cmp	r3, #0
 8004702:	d128      	bne.n	8004756 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d103      	bne.n	8004712 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800470a:	f06f 0302 	mvn.w	r3, #2
 800470e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8004710:	e022      	b.n	8004758 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8004712:	f001 fbb5 	bl	8005e80 <xTaskGetTickCount>
 8004716:	4602      	mov	r2, r0
 8004718:	6a3b      	ldr	r3, [r7, #32]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800471e:	69ba      	ldr	r2, [r7, #24]
 8004720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004722:	429a      	cmp	r2, r3
 8004724:	d902      	bls.n	800472c <osThreadFlagsWait+0xcc>
          tout  = 0;
 8004726:	2300      	movs	r3, #0
 8004728:	627b      	str	r3, [r7, #36]	@ 0x24
 800472a:	e00e      	b.n	800474a <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800472c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	627b      	str	r3, [r7, #36]	@ 0x24
 8004734:	e009      	b.n	800474a <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d103      	bne.n	8004744 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800473c:	f06f 0302 	mvn.w	r3, #2
 8004740:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004742:	e002      	b.n	800474a <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8004744:	f06f 0301 	mvn.w	r3, #1
 8004748:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d1af      	bne.n	80046b0 <osThreadFlagsWait+0x50>
 8004750:	e002      	b.n	8004758 <osThreadFlagsWait+0xf8>
            break;
 8004752:	bf00      	nop
 8004754:	e000      	b.n	8004758 <osThreadFlagsWait+0xf8>
            break;
 8004756:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8004758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800475a:	4618      	mov	r0, r3
 800475c:	3730      	adds	r7, #48	@ 0x30
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 8004762:	b580      	push	{r7, lr}
 8004764:	b086      	sub	sp, #24
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800476a:	f3ef 8305 	mrs	r3, IPSR
 800476e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004770:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8004772:	2b00      	cmp	r3, #0
 8004774:	d003      	beq.n	800477e <osDelayUntil+0x1c>
    stat = osErrorISR;
 8004776:	f06f 0305 	mvn.w	r3, #5
 800477a:	617b      	str	r3, [r7, #20]
 800477c:	e019      	b.n	80047b2 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800477e:	2300      	movs	r3, #0
 8004780:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8004782:	f001 fb7d 	bl	8005e80 <xTaskGetTickCount>
 8004786:	4603      	mov	r3, r0
 8004788:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d009      	beq.n	80047ac <osDelayUntil+0x4a>
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	2b00      	cmp	r3, #0
 800479c:	db06      	blt.n	80047ac <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800479e:	f107 0308 	add.w	r3, r7, #8
 80047a2:	6939      	ldr	r1, [r7, #16]
 80047a4:	4618      	mov	r0, r3
 80047a6:	f001 f9d7 	bl	8005b58 <vTaskDelayUntil>
 80047aa:	e002      	b.n	80047b2 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80047ac:	f06f 0303 	mvn.w	r3, #3
 80047b0:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80047b2:	697b      	ldr	r3, [r7, #20]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3718      	adds	r7, #24
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80047bc:	b580      	push	{r7, lr}
 80047be:	b08a      	sub	sp, #40	@ 0x28
 80047c0:	af02      	add	r7, sp, #8
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80047c8:	2300      	movs	r3, #0
 80047ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047cc:	f3ef 8305 	mrs	r3, IPSR
 80047d0:	613b      	str	r3, [r7, #16]
  return(result);
 80047d2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d15f      	bne.n	8004898 <osMessageQueueNew+0xdc>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d05c      	beq.n	8004898 <osMessageQueueNew+0xdc>
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d059      	beq.n	8004898 <osMessageQueueNew+0xdc>
    mem = -1;
 80047e4:	f04f 33ff 	mov.w	r3, #4294967295
 80047e8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d029      	beq.n	8004844 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d012      	beq.n	800481e <osMessageQueueNew+0x62>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	2b4f      	cmp	r3, #79	@ 0x4f
 80047fe:	d90e      	bls.n	800481e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00a      	beq.n	800481e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	695a      	ldr	r2, [r3, #20]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	68b9      	ldr	r1, [r7, #8]
 8004810:	fb01 f303 	mul.w	r3, r1, r3
 8004814:	429a      	cmp	r2, r3
 8004816:	d302      	bcc.n	800481e <osMessageQueueNew+0x62>
        mem = 1;
 8004818:	2301      	movs	r3, #1
 800481a:	61bb      	str	r3, [r7, #24]
 800481c:	e014      	b.n	8004848 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d110      	bne.n	8004848 <osMessageQueueNew+0x8c>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10c      	bne.n	8004848 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004832:	2b00      	cmp	r3, #0
 8004834:	d108      	bne.n	8004848 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d104      	bne.n	8004848 <osMessageQueueNew+0x8c>
          mem = 0;
 800483e:	2300      	movs	r3, #0
 8004840:	61bb      	str	r3, [r7, #24]
 8004842:	e001      	b.n	8004848 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004844:	2300      	movs	r3, #0
 8004846:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d10b      	bne.n	8004866 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	691a      	ldr	r2, [r3, #16]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	2100      	movs	r1, #0
 8004858:	9100      	str	r1, [sp, #0]
 800485a:	68b9      	ldr	r1, [r7, #8]
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f000 fa4b 	bl	8004cf8 <xQueueGenericCreateStatic>
 8004862:	61f8      	str	r0, [r7, #28]
 8004864:	e008      	b.n	8004878 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d105      	bne.n	8004878 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800486c:	2200      	movs	r2, #0
 800486e:	68b9      	ldr	r1, [r7, #8]
 8004870:	68f8      	ldr	r0, [r7, #12]
 8004872:	f000 fabe 	bl	8004df2 <xQueueGenericCreate>
 8004876:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00c      	beq.n	8004898 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <osMessageQueueNew+0xd0>
        name = attr->name;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	617b      	str	r3, [r7, #20]
 800488a:	e001      	b.n	8004890 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800488c:	2300      	movs	r3, #0
 800488e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004890:	6979      	ldr	r1, [r7, #20]
 8004892:	69f8      	ldr	r0, [r7, #28]
 8004894:	f000 ff5e 	bl	8005754 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004898:	69fb      	ldr	r3, [r7, #28]
}
 800489a:	4618      	mov	r0, r3
 800489c:	3720      	adds	r7, #32
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
	...

080048a4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b088      	sub	sp, #32
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	603b      	str	r3, [r7, #0]
 80048b0:	4613      	mov	r3, r2
 80048b2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80048b8:	2300      	movs	r3, #0
 80048ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048bc:	f3ef 8305 	mrs	r3, IPSR
 80048c0:	617b      	str	r3, [r7, #20]
  return(result);
 80048c2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d028      	beq.n	800491a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d005      	beq.n	80048da <osMessageQueuePut+0x36>
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d002      	beq.n	80048da <osMessageQueuePut+0x36>
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d003      	beq.n	80048e2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80048da:	f06f 0303 	mvn.w	r3, #3
 80048de:	61fb      	str	r3, [r7, #28]
 80048e0:	e038      	b.n	8004954 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80048e2:	2300      	movs	r3, #0
 80048e4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80048e6:	f107 0210 	add.w	r2, r7, #16
 80048ea:	2300      	movs	r3, #0
 80048ec:	68b9      	ldr	r1, [r7, #8]
 80048ee:	69b8      	ldr	r0, [r7, #24]
 80048f0:	f000 fbe0 	bl	80050b4 <xQueueGenericSendFromISR>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d003      	beq.n	8004902 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80048fa:	f06f 0302 	mvn.w	r3, #2
 80048fe:	61fb      	str	r3, [r7, #28]
 8004900:	e028      	b.n	8004954 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d025      	beq.n	8004954 <osMessageQueuePut+0xb0>
 8004908:	4b15      	ldr	r3, [pc, #84]	@ (8004960 <osMessageQueuePut+0xbc>)
 800490a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800490e:	601a      	str	r2, [r3, #0]
 8004910:	f3bf 8f4f 	dsb	sy
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	e01c      	b.n	8004954 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d002      	beq.n	8004926 <osMessageQueuePut+0x82>
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d103      	bne.n	800492e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8004926:	f06f 0303 	mvn.w	r3, #3
 800492a:	61fb      	str	r3, [r7, #28]
 800492c:	e012      	b.n	8004954 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800492e:	2300      	movs	r3, #0
 8004930:	683a      	ldr	r2, [r7, #0]
 8004932:	68b9      	ldr	r1, [r7, #8]
 8004934:	69b8      	ldr	r0, [r7, #24]
 8004936:	f000 fabb 	bl	8004eb0 <xQueueGenericSend>
 800493a:	4603      	mov	r3, r0
 800493c:	2b01      	cmp	r3, #1
 800493e:	d009      	beq.n	8004954 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d003      	beq.n	800494e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004946:	f06f 0301 	mvn.w	r3, #1
 800494a:	61fb      	str	r3, [r7, #28]
 800494c:	e002      	b.n	8004954 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800494e:	f06f 0302 	mvn.w	r3, #2
 8004952:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004954:	69fb      	ldr	r3, [r7, #28]
}
 8004956:	4618      	mov	r0, r3
 8004958:	3720      	adds	r7, #32
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	e000ed04 	.word	0xe000ed04

08004964 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004964:	b580      	push	{r7, lr}
 8004966:	b088      	sub	sp, #32
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
 8004970:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004976:	2300      	movs	r3, #0
 8004978:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800497a:	f3ef 8305 	mrs	r3, IPSR
 800497e:	617b      	str	r3, [r7, #20]
  return(result);
 8004980:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004982:	2b00      	cmp	r3, #0
 8004984:	d028      	beq.n	80049d8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d005      	beq.n	8004998 <osMessageQueueGet+0x34>
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d002      	beq.n	8004998 <osMessageQueueGet+0x34>
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d003      	beq.n	80049a0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004998:	f06f 0303 	mvn.w	r3, #3
 800499c:	61fb      	str	r3, [r7, #28]
 800499e:	e037      	b.n	8004a10 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80049a0:	2300      	movs	r3, #0
 80049a2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80049a4:	f107 0310 	add.w	r3, r7, #16
 80049a8:	461a      	mov	r2, r3
 80049aa:	68b9      	ldr	r1, [r7, #8]
 80049ac:	69b8      	ldr	r0, [r7, #24]
 80049ae:	f000 fd01 	bl	80053b4 <xQueueReceiveFromISR>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d003      	beq.n	80049c0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80049b8:	f06f 0302 	mvn.w	r3, #2
 80049bc:	61fb      	str	r3, [r7, #28]
 80049be:	e027      	b.n	8004a10 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d024      	beq.n	8004a10 <osMessageQueueGet+0xac>
 80049c6:	4b15      	ldr	r3, [pc, #84]	@ (8004a1c <osMessageQueueGet+0xb8>)
 80049c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049cc:	601a      	str	r2, [r3, #0]
 80049ce:	f3bf 8f4f 	dsb	sy
 80049d2:	f3bf 8f6f 	isb	sy
 80049d6:	e01b      	b.n	8004a10 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <osMessageQueueGet+0x80>
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d103      	bne.n	80049ec <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80049e4:	f06f 0303 	mvn.w	r3, #3
 80049e8:	61fb      	str	r3, [r7, #28]
 80049ea:	e011      	b.n	8004a10 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80049ec:	683a      	ldr	r2, [r7, #0]
 80049ee:	68b9      	ldr	r1, [r7, #8]
 80049f0:	69b8      	ldr	r0, [r7, #24]
 80049f2:	f000 fbfd 	bl	80051f0 <xQueueReceive>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d009      	beq.n	8004a10 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004a02:	f06f 0301 	mvn.w	r3, #1
 8004a06:	61fb      	str	r3, [r7, #28]
 8004a08:	e002      	b.n	8004a10 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004a0a:	f06f 0302 	mvn.w	r3, #2
 8004a0e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004a10:	69fb      	ldr	r3, [r7, #28]
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3720      	adds	r7, #32
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	e000ed04 	.word	0xe000ed04

08004a20 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d102      	bne.n	8004a38 <osMessageQueueGetCount+0x18>
    count = 0U;
 8004a32:	2300      	movs	r3, #0
 8004a34:	617b      	str	r3, [r7, #20]
 8004a36:	e00e      	b.n	8004a56 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a38:	f3ef 8305 	mrs	r3, IPSR
 8004a3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d004      	beq.n	8004a4e <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8004a44:	6938      	ldr	r0, [r7, #16]
 8004a46:	f000 fd56 	bl	80054f6 <uxQueueMessagesWaitingFromISR>
 8004a4a:	6178      	str	r0, [r7, #20]
 8004a4c:	e003      	b.n	8004a56 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8004a4e:	6938      	ldr	r0, [r7, #16]
 8004a50:	f000 fd32 	bl	80054b8 <uxQueueMessagesWaiting>
 8004a54:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8004a56:	697b      	ldr	r3, [r7, #20]
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3718      	adds	r7, #24
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	4a06      	ldr	r2, [pc, #24]	@ (8004a88 <vApplicationGetIdleTaskMemory+0x28>)
 8004a70:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	4a05      	ldr	r2, [pc, #20]	@ (8004a8c <vApplicationGetIdleTaskMemory+0x2c>)
 8004a76:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2280      	movs	r2, #128	@ 0x80
 8004a7c:	601a      	str	r2, [r3, #0]
}
 8004a7e:	bf00      	nop
 8004a80:	3714      	adds	r7, #20
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bc80      	pop	{r7}
 8004a86:	4770      	bx	lr
 8004a88:	200002c8 	.word	0x200002c8
 8004a8c:	20000324 	.word	0x20000324

08004a90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004a90:	b480      	push	{r7}
 8004a92:	b085      	sub	sp, #20
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	4a07      	ldr	r2, [pc, #28]	@ (8004abc <vApplicationGetTimerTaskMemory+0x2c>)
 8004aa0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	4a06      	ldr	r2, [pc, #24]	@ (8004ac0 <vApplicationGetTimerTaskMemory+0x30>)
 8004aa6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004aae:	601a      	str	r2, [r3, #0]
}
 8004ab0:	bf00      	nop
 8004ab2:	3714      	adds	r7, #20
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bc80      	pop	{r7}
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	20000524 	.word	0x20000524
 8004ac0:	20000580 	.word	0x20000580

08004ac4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f103 0208 	add.w	r2, r3, #8
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8004adc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f103 0208 	add.w	r2, r3, #8
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f103 0208 	add.w	r2, r3, #8
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004af8:	bf00      	nop
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bc80      	pop	{r7}
 8004b00:	4770      	bx	lr

08004b02 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b02:	b480      	push	{r7}
 8004b04:	b083      	sub	sp, #12
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr

08004b1a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b1a:	b480      	push	{r7}
 8004b1c:	b085      	sub	sp, #20
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
 8004b22:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	689a      	ldr	r2, [r3, #8]
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	683a      	ldr	r2, [r7, #0]
 8004b44:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	1c5a      	adds	r2, r3, #1
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	601a      	str	r2, [r3, #0]
}
 8004b56:	bf00      	nop
 8004b58:	3714      	adds	r7, #20
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bc80      	pop	{r7}
 8004b5e:	4770      	bx	lr

08004b60 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b60:	b480      	push	{r7}
 8004b62:	b085      	sub	sp, #20
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b76:	d103      	bne.n	8004b80 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	691b      	ldr	r3, [r3, #16]
 8004b7c:	60fb      	str	r3, [r7, #12]
 8004b7e:	e00c      	b.n	8004b9a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	3308      	adds	r3, #8
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	e002      	b.n	8004b8e <vListInsert+0x2e>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	60fb      	str	r3, [r7, #12]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d2f6      	bcs.n	8004b88 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	601a      	str	r2, [r3, #0]
}
 8004bc6:	bf00      	nop
 8004bc8:	3714      	adds	r7, #20
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bc80      	pop	{r7}
 8004bce:	4770      	bx	lr

08004bd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6892      	ldr	r2, [r2, #8]
 8004be6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6852      	ldr	r2, [r2, #4]
 8004bf0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d103      	bne.n	8004c04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689a      	ldr	r2, [r3, #8]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	1e5a      	subs	r2, r3, #1
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bc80      	pop	{r7}
 8004c20:	4770      	bx	lr
	...

08004c24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10b      	bne.n	8004c50 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3c:	f383 8811 	msr	BASEPRI, r3
 8004c40:	f3bf 8f6f 	isb	sy
 8004c44:	f3bf 8f4f 	dsb	sy
 8004c48:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004c4a:	bf00      	nop
 8004c4c:	bf00      	nop
 8004c4e:	e7fd      	b.n	8004c4c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004c50:	f002 fb7c 	bl	800734c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c5c:	68f9      	ldr	r1, [r7, #12]
 8004c5e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c60:	fb01 f303 	mul.w	r3, r1, r3
 8004c64:	441a      	add	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c80:	3b01      	subs	r3, #1
 8004c82:	68f9      	ldr	r1, [r7, #12]
 8004c84:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c86:	fb01 f303 	mul.w	r3, r1, r3
 8004c8a:	441a      	add	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	22ff      	movs	r2, #255	@ 0xff
 8004c94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	22ff      	movs	r2, #255	@ 0xff
 8004c9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d114      	bne.n	8004cd0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d01a      	beq.n	8004ce4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	3310      	adds	r3, #16
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f001 fa6e 	bl	8006194 <xTaskRemoveFromEventList>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d012      	beq.n	8004ce4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8004cf4 <xQueueGenericReset+0xd0>)
 8004cc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cc4:	601a      	str	r2, [r3, #0]
 8004cc6:	f3bf 8f4f 	dsb	sy
 8004cca:	f3bf 8f6f 	isb	sy
 8004cce:	e009      	b.n	8004ce4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	3310      	adds	r3, #16
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7ff fef5 	bl	8004ac4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	3324      	adds	r3, #36	@ 0x24
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7ff fef0 	bl	8004ac4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004ce4:	f002 fb62 	bl	80073ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ce8:	2301      	movs	r3, #1
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	e000ed04 	.word	0xe000ed04

08004cf8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b08e      	sub	sp, #56	@ 0x38
 8004cfc:	af02      	add	r7, sp, #8
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
 8004d04:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d10b      	bne.n	8004d24 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d10:	f383 8811 	msr	BASEPRI, r3
 8004d14:	f3bf 8f6f 	isb	sy
 8004d18:	f3bf 8f4f 	dsb	sy
 8004d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004d1e:	bf00      	nop
 8004d20:	bf00      	nop
 8004d22:	e7fd      	b.n	8004d20 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10b      	bne.n	8004d42 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2e:	f383 8811 	msr	BASEPRI, r3
 8004d32:	f3bf 8f6f 	isb	sy
 8004d36:	f3bf 8f4f 	dsb	sy
 8004d3a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d3c:	bf00      	nop
 8004d3e:	bf00      	nop
 8004d40:	e7fd      	b.n	8004d3e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d002      	beq.n	8004d4e <xQueueGenericCreateStatic+0x56>
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <xQueueGenericCreateStatic+0x5a>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e000      	b.n	8004d54 <xQueueGenericCreateStatic+0x5c>
 8004d52:	2300      	movs	r3, #0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d10b      	bne.n	8004d70 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d5c:	f383 8811 	msr	BASEPRI, r3
 8004d60:	f3bf 8f6f 	isb	sy
 8004d64:	f3bf 8f4f 	dsb	sy
 8004d68:	623b      	str	r3, [r7, #32]
}
 8004d6a:	bf00      	nop
 8004d6c:	bf00      	nop
 8004d6e:	e7fd      	b.n	8004d6c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d102      	bne.n	8004d7c <xQueueGenericCreateStatic+0x84>
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d101      	bne.n	8004d80 <xQueueGenericCreateStatic+0x88>
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e000      	b.n	8004d82 <xQueueGenericCreateStatic+0x8a>
 8004d80:	2300      	movs	r3, #0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10b      	bne.n	8004d9e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d8a:	f383 8811 	msr	BASEPRI, r3
 8004d8e:	f3bf 8f6f 	isb	sy
 8004d92:	f3bf 8f4f 	dsb	sy
 8004d96:	61fb      	str	r3, [r7, #28]
}
 8004d98:	bf00      	nop
 8004d9a:	bf00      	nop
 8004d9c:	e7fd      	b.n	8004d9a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004d9e:	2350      	movs	r3, #80	@ 0x50
 8004da0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	2b50      	cmp	r3, #80	@ 0x50
 8004da6:	d00b      	beq.n	8004dc0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dac:	f383 8811 	msr	BASEPRI, r3
 8004db0:	f3bf 8f6f 	isb	sy
 8004db4:	f3bf 8f4f 	dsb	sy
 8004db8:	61bb      	str	r3, [r7, #24]
}
 8004dba:	bf00      	nop
 8004dbc:	bf00      	nop
 8004dbe:	e7fd      	b.n	8004dbc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004dc0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00d      	beq.n	8004de8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004dd4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	68b9      	ldr	r1, [r7, #8]
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f000 f840 	bl	8004e68 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3730      	adds	r7, #48	@ 0x30
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b08a      	sub	sp, #40	@ 0x28
 8004df6:	af02      	add	r7, sp, #8
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	60b9      	str	r1, [r7, #8]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d10b      	bne.n	8004e1e <xQueueGenericCreate+0x2c>
	__asm volatile
 8004e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0a:	f383 8811 	msr	BASEPRI, r3
 8004e0e:	f3bf 8f6f 	isb	sy
 8004e12:	f3bf 8f4f 	dsb	sy
 8004e16:	613b      	str	r3, [r7, #16]
}
 8004e18:	bf00      	nop
 8004e1a:	bf00      	nop
 8004e1c:	e7fd      	b.n	8004e1a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	fb02 f303 	mul.w	r3, r2, r3
 8004e26:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	3350      	adds	r3, #80	@ 0x50
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f002 fb8f 	bl	8007550 <pvPortMalloc>
 8004e32:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004e34:	69bb      	ldr	r3, [r7, #24]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d011      	beq.n	8004e5e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	3350      	adds	r3, #80	@ 0x50
 8004e42:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004e4c:	79fa      	ldrb	r2, [r7, #7]
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	9300      	str	r3, [sp, #0]
 8004e52:	4613      	mov	r3, r2
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	68b9      	ldr	r1, [r7, #8]
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f000 f805 	bl	8004e68 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004e5e:	69bb      	ldr	r3, [r7, #24]
	}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3720      	adds	r7, #32
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
 8004e74:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d103      	bne.n	8004e84 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	69ba      	ldr	r2, [r7, #24]
 8004e80:	601a      	str	r2, [r3, #0]
 8004e82:	e002      	b.n	8004e8a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	68fa      	ldr	r2, [r7, #12]
 8004e8e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	68ba      	ldr	r2, [r7, #8]
 8004e94:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e96:	2101      	movs	r1, #1
 8004e98:	69b8      	ldr	r0, [r7, #24]
 8004e9a:	f7ff fec3 	bl	8004c24 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	78fa      	ldrb	r2, [r7, #3]
 8004ea2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004ea6:	bf00      	nop
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
	...

08004eb0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b08e      	sub	sp, #56	@ 0x38
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	607a      	str	r2, [r7, #4]
 8004ebc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10b      	bne.n	8004ee4 <xQueueGenericSend+0x34>
	__asm volatile
 8004ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed0:	f383 8811 	msr	BASEPRI, r3
 8004ed4:	f3bf 8f6f 	isb	sy
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ede:	bf00      	nop
 8004ee0:	bf00      	nop
 8004ee2:	e7fd      	b.n	8004ee0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d103      	bne.n	8004ef2 <xQueueGenericSend+0x42>
 8004eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d101      	bne.n	8004ef6 <xQueueGenericSend+0x46>
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e000      	b.n	8004ef8 <xQueueGenericSend+0x48>
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10b      	bne.n	8004f14 <xQueueGenericSend+0x64>
	__asm volatile
 8004efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f0e:	bf00      	nop
 8004f10:	bf00      	nop
 8004f12:	e7fd      	b.n	8004f10 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d103      	bne.n	8004f22 <xQueueGenericSend+0x72>
 8004f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d101      	bne.n	8004f26 <xQueueGenericSend+0x76>
 8004f22:	2301      	movs	r3, #1
 8004f24:	e000      	b.n	8004f28 <xQueueGenericSend+0x78>
 8004f26:	2300      	movs	r3, #0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d10b      	bne.n	8004f44 <xQueueGenericSend+0x94>
	__asm volatile
 8004f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f30:	f383 8811 	msr	BASEPRI, r3
 8004f34:	f3bf 8f6f 	isb	sy
 8004f38:	f3bf 8f4f 	dsb	sy
 8004f3c:	623b      	str	r3, [r7, #32]
}
 8004f3e:	bf00      	nop
 8004f40:	bf00      	nop
 8004f42:	e7fd      	b.n	8004f40 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f44:	f001 fae6 	bl	8006514 <xTaskGetSchedulerState>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d102      	bne.n	8004f54 <xQueueGenericSend+0xa4>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d101      	bne.n	8004f58 <xQueueGenericSend+0xa8>
 8004f54:	2301      	movs	r3, #1
 8004f56:	e000      	b.n	8004f5a <xQueueGenericSend+0xaa>
 8004f58:	2300      	movs	r3, #0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10b      	bne.n	8004f76 <xQueueGenericSend+0xc6>
	__asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f62:	f383 8811 	msr	BASEPRI, r3
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	61fb      	str	r3, [r7, #28]
}
 8004f70:	bf00      	nop
 8004f72:	bf00      	nop
 8004f74:	e7fd      	b.n	8004f72 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f76:	f002 f9e9 	bl	800734c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d302      	bcc.n	8004f8c <xQueueGenericSend+0xdc>
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	2b02      	cmp	r3, #2
 8004f8a:	d129      	bne.n	8004fe0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	68b9      	ldr	r1, [r7, #8]
 8004f90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f92:	f000 face 	bl	8005532 <prvCopyDataToQueue>
 8004f96:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d010      	beq.n	8004fc2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa2:	3324      	adds	r3, #36	@ 0x24
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f001 f8f5 	bl	8006194 <xTaskRemoveFromEventList>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d013      	beq.n	8004fd8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004fb0:	4b3f      	ldr	r3, [pc, #252]	@ (80050b0 <xQueueGenericSend+0x200>)
 8004fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fb6:	601a      	str	r2, [r3, #0]
 8004fb8:	f3bf 8f4f 	dsb	sy
 8004fbc:	f3bf 8f6f 	isb	sy
 8004fc0:	e00a      	b.n	8004fd8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d007      	beq.n	8004fd8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004fc8:	4b39      	ldr	r3, [pc, #228]	@ (80050b0 <xQueueGenericSend+0x200>)
 8004fca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fce:	601a      	str	r2, [r3, #0]
 8004fd0:	f3bf 8f4f 	dsb	sy
 8004fd4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004fd8:	f002 f9e8 	bl	80073ac <vPortExitCritical>
				return pdPASS;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e063      	b.n	80050a8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d103      	bne.n	8004fee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004fe6:	f002 f9e1 	bl	80073ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004fea:	2300      	movs	r3, #0
 8004fec:	e05c      	b.n	80050a8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d106      	bne.n	8005002 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ff4:	f107 0314 	add.w	r3, r7, #20
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f001 f92f 	bl	800625c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ffe:	2301      	movs	r3, #1
 8005000:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005002:	f002 f9d3 	bl	80073ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005006:	f000 fe8f 	bl	8005d28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800500a:	f002 f99f 	bl	800734c <vPortEnterCritical>
 800500e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005010:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005014:	b25b      	sxtb	r3, r3
 8005016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501a:	d103      	bne.n	8005024 <xQueueGenericSend+0x174>
 800501c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800501e:	2200      	movs	r2, #0
 8005020:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005026:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800502a:	b25b      	sxtb	r3, r3
 800502c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005030:	d103      	bne.n	800503a <xQueueGenericSend+0x18a>
 8005032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005034:	2200      	movs	r2, #0
 8005036:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800503a:	f002 f9b7 	bl	80073ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800503e:	1d3a      	adds	r2, r7, #4
 8005040:	f107 0314 	add.w	r3, r7, #20
 8005044:	4611      	mov	r1, r2
 8005046:	4618      	mov	r0, r3
 8005048:	f001 f91e 	bl	8006288 <xTaskCheckForTimeOut>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d124      	bne.n	800509c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005052:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005054:	f000 fb65 	bl	8005722 <prvIsQueueFull>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d018      	beq.n	8005090 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800505e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005060:	3310      	adds	r3, #16
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	4611      	mov	r1, r2
 8005066:	4618      	mov	r0, r3
 8005068:	f001 f842 	bl	80060f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800506c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800506e:	f000 faf0 	bl	8005652 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005072:	f000 fe67 	bl	8005d44 <xTaskResumeAll>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	f47f af7c 	bne.w	8004f76 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800507e:	4b0c      	ldr	r3, [pc, #48]	@ (80050b0 <xQueueGenericSend+0x200>)
 8005080:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	f3bf 8f4f 	dsb	sy
 800508a:	f3bf 8f6f 	isb	sy
 800508e:	e772      	b.n	8004f76 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005090:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005092:	f000 fade 	bl	8005652 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005096:	f000 fe55 	bl	8005d44 <xTaskResumeAll>
 800509a:	e76c      	b.n	8004f76 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800509c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800509e:	f000 fad8 	bl	8005652 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80050a2:	f000 fe4f 	bl	8005d44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80050a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3738      	adds	r7, #56	@ 0x38
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	e000ed04 	.word	0xe000ed04

080050b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b090      	sub	sp, #64	@ 0x40
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
 80050c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80050c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d10b      	bne.n	80050e4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80050cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d0:	f383 8811 	msr	BASEPRI, r3
 80050d4:	f3bf 8f6f 	isb	sy
 80050d8:	f3bf 8f4f 	dsb	sy
 80050dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80050de:	bf00      	nop
 80050e0:	bf00      	nop
 80050e2:	e7fd      	b.n	80050e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d103      	bne.n	80050f2 <xQueueGenericSendFromISR+0x3e>
 80050ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <xQueueGenericSendFromISR+0x42>
 80050f2:	2301      	movs	r3, #1
 80050f4:	e000      	b.n	80050f8 <xQueueGenericSendFromISR+0x44>
 80050f6:	2300      	movs	r3, #0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10b      	bne.n	8005114 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80050fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005100:	f383 8811 	msr	BASEPRI, r3
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	f3bf 8f4f 	dsb	sy
 800510c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800510e:	bf00      	nop
 8005110:	bf00      	nop
 8005112:	e7fd      	b.n	8005110 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	2b02      	cmp	r3, #2
 8005118:	d103      	bne.n	8005122 <xQueueGenericSendFromISR+0x6e>
 800511a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800511c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800511e:	2b01      	cmp	r3, #1
 8005120:	d101      	bne.n	8005126 <xQueueGenericSendFromISR+0x72>
 8005122:	2301      	movs	r3, #1
 8005124:	e000      	b.n	8005128 <xQueueGenericSendFromISR+0x74>
 8005126:	2300      	movs	r3, #0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d10b      	bne.n	8005144 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800512c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005130:	f383 8811 	msr	BASEPRI, r3
 8005134:	f3bf 8f6f 	isb	sy
 8005138:	f3bf 8f4f 	dsb	sy
 800513c:	623b      	str	r3, [r7, #32]
}
 800513e:	bf00      	nop
 8005140:	bf00      	nop
 8005142:	e7fd      	b.n	8005140 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005144:	f002 f9c4 	bl	80074d0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005148:	f3ef 8211 	mrs	r2, BASEPRI
 800514c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005150:	f383 8811 	msr	BASEPRI, r3
 8005154:	f3bf 8f6f 	isb	sy
 8005158:	f3bf 8f4f 	dsb	sy
 800515c:	61fa      	str	r2, [r7, #28]
 800515e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005160:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005162:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005166:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800516a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800516c:	429a      	cmp	r2, r3
 800516e:	d302      	bcc.n	8005176 <xQueueGenericSendFromISR+0xc2>
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2b02      	cmp	r3, #2
 8005174:	d12f      	bne.n	80051d6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005178:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800517c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005184:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005186:	683a      	ldr	r2, [r7, #0]
 8005188:	68b9      	ldr	r1, [r7, #8]
 800518a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800518c:	f000 f9d1 	bl	8005532 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005190:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005198:	d112      	bne.n	80051c0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800519a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800519c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d016      	beq.n	80051d0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051a4:	3324      	adds	r3, #36	@ 0x24
 80051a6:	4618      	mov	r0, r3
 80051a8:	f000 fff4 	bl	8006194 <xTaskRemoveFromEventList>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00e      	beq.n	80051d0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00b      	beq.n	80051d0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	601a      	str	r2, [r3, #0]
 80051be:	e007      	b.n	80051d0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80051c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80051c4:	3301      	adds	r3, #1
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	b25a      	sxtb	r2, r3
 80051ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80051d0:	2301      	movs	r3, #1
 80051d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80051d4:	e001      	b.n	80051da <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80051d6:	2300      	movs	r3, #0
 80051d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051dc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80051e4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80051e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3740      	adds	r7, #64	@ 0x40
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08c      	sub	sp, #48	@ 0x30
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80051fc:	2300      	movs	r3, #0
 80051fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10b      	bne.n	8005222 <xQueueReceive+0x32>
	__asm volatile
 800520a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520e:	f383 8811 	msr	BASEPRI, r3
 8005212:	f3bf 8f6f 	isb	sy
 8005216:	f3bf 8f4f 	dsb	sy
 800521a:	623b      	str	r3, [r7, #32]
}
 800521c:	bf00      	nop
 800521e:	bf00      	nop
 8005220:	e7fd      	b.n	800521e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d103      	bne.n	8005230 <xQueueReceive+0x40>
 8005228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <xQueueReceive+0x44>
 8005230:	2301      	movs	r3, #1
 8005232:	e000      	b.n	8005236 <xQueueReceive+0x46>
 8005234:	2300      	movs	r3, #0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10b      	bne.n	8005252 <xQueueReceive+0x62>
	__asm volatile
 800523a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800523e:	f383 8811 	msr	BASEPRI, r3
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	f3bf 8f4f 	dsb	sy
 800524a:	61fb      	str	r3, [r7, #28]
}
 800524c:	bf00      	nop
 800524e:	bf00      	nop
 8005250:	e7fd      	b.n	800524e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005252:	f001 f95f 	bl	8006514 <xTaskGetSchedulerState>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d102      	bne.n	8005262 <xQueueReceive+0x72>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <xQueueReceive+0x76>
 8005262:	2301      	movs	r3, #1
 8005264:	e000      	b.n	8005268 <xQueueReceive+0x78>
 8005266:	2300      	movs	r3, #0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d10b      	bne.n	8005284 <xQueueReceive+0x94>
	__asm volatile
 800526c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005270:	f383 8811 	msr	BASEPRI, r3
 8005274:	f3bf 8f6f 	isb	sy
 8005278:	f3bf 8f4f 	dsb	sy
 800527c:	61bb      	str	r3, [r7, #24]
}
 800527e:	bf00      	nop
 8005280:	bf00      	nop
 8005282:	e7fd      	b.n	8005280 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005284:	f002 f862 	bl	800734c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800528a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800528e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005290:	2b00      	cmp	r3, #0
 8005292:	d01f      	beq.n	80052d4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005298:	f000 f9b5 	bl	8005606 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800529c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529e:	1e5a      	subs	r2, r3, #1
 80052a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00f      	beq.n	80052cc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ae:	3310      	adds	r3, #16
 80052b0:	4618      	mov	r0, r3
 80052b2:	f000 ff6f 	bl	8006194 <xTaskRemoveFromEventList>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d007      	beq.n	80052cc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80052bc:	4b3c      	ldr	r3, [pc, #240]	@ (80053b0 <xQueueReceive+0x1c0>)
 80052be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	f3bf 8f4f 	dsb	sy
 80052c8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80052cc:	f002 f86e 	bl	80073ac <vPortExitCritical>
				return pdPASS;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e069      	b.n	80053a8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d103      	bne.n	80052e2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80052da:	f002 f867 	bl	80073ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80052de:	2300      	movs	r3, #0
 80052e0:	e062      	b.n	80053a8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d106      	bne.n	80052f6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052e8:	f107 0310 	add.w	r3, r7, #16
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 ffb5 	bl	800625c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052f2:	2301      	movs	r3, #1
 80052f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052f6:	f002 f859 	bl	80073ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052fa:	f000 fd15 	bl	8005d28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052fe:	f002 f825 	bl	800734c <vPortEnterCritical>
 8005302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005304:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005308:	b25b      	sxtb	r3, r3
 800530a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800530e:	d103      	bne.n	8005318 <xQueueReceive+0x128>
 8005310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800531a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800531e:	b25b      	sxtb	r3, r3
 8005320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005324:	d103      	bne.n	800532e <xQueueReceive+0x13e>
 8005326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005328:	2200      	movs	r2, #0
 800532a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800532e:	f002 f83d 	bl	80073ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005332:	1d3a      	adds	r2, r7, #4
 8005334:	f107 0310 	add.w	r3, r7, #16
 8005338:	4611      	mov	r1, r2
 800533a:	4618      	mov	r0, r3
 800533c:	f000 ffa4 	bl	8006288 <xTaskCheckForTimeOut>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d123      	bne.n	800538e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005346:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005348:	f000 f9d5 	bl	80056f6 <prvIsQueueEmpty>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d017      	beq.n	8005382 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005354:	3324      	adds	r3, #36	@ 0x24
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	4611      	mov	r1, r2
 800535a:	4618      	mov	r0, r3
 800535c:	f000 fec8 	bl	80060f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005360:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005362:	f000 f976 	bl	8005652 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005366:	f000 fced 	bl	8005d44 <xTaskResumeAll>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d189      	bne.n	8005284 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005370:	4b0f      	ldr	r3, [pc, #60]	@ (80053b0 <xQueueReceive+0x1c0>)
 8005372:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005376:	601a      	str	r2, [r3, #0]
 8005378:	f3bf 8f4f 	dsb	sy
 800537c:	f3bf 8f6f 	isb	sy
 8005380:	e780      	b.n	8005284 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005382:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005384:	f000 f965 	bl	8005652 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005388:	f000 fcdc 	bl	8005d44 <xTaskResumeAll>
 800538c:	e77a      	b.n	8005284 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800538e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005390:	f000 f95f 	bl	8005652 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005394:	f000 fcd6 	bl	8005d44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005398:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800539a:	f000 f9ac 	bl	80056f6 <prvIsQueueEmpty>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	f43f af6f 	beq.w	8005284 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80053a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3730      	adds	r7, #48	@ 0x30
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	e000ed04 	.word	0xe000ed04

080053b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b08e      	sub	sp, #56	@ 0x38
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	60b9      	str	r1, [r7, #8]
 80053be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80053c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10b      	bne.n	80053e2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80053ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ce:	f383 8811 	msr	BASEPRI, r3
 80053d2:	f3bf 8f6f 	isb	sy
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	623b      	str	r3, [r7, #32]
}
 80053dc:	bf00      	nop
 80053de:	bf00      	nop
 80053e0:	e7fd      	b.n	80053de <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d103      	bne.n	80053f0 <xQueueReceiveFromISR+0x3c>
 80053e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d101      	bne.n	80053f4 <xQueueReceiveFromISR+0x40>
 80053f0:	2301      	movs	r3, #1
 80053f2:	e000      	b.n	80053f6 <xQueueReceiveFromISR+0x42>
 80053f4:	2300      	movs	r3, #0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d10b      	bne.n	8005412 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80053fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053fe:	f383 8811 	msr	BASEPRI, r3
 8005402:	f3bf 8f6f 	isb	sy
 8005406:	f3bf 8f4f 	dsb	sy
 800540a:	61fb      	str	r3, [r7, #28]
}
 800540c:	bf00      	nop
 800540e:	bf00      	nop
 8005410:	e7fd      	b.n	800540e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005412:	f002 f85d 	bl	80074d0 <vPortValidateInterruptPriority>
	__asm volatile
 8005416:	f3ef 8211 	mrs	r2, BASEPRI
 800541a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541e:	f383 8811 	msr	BASEPRI, r3
 8005422:	f3bf 8f6f 	isb	sy
 8005426:	f3bf 8f4f 	dsb	sy
 800542a:	61ba      	str	r2, [r7, #24]
 800542c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800542e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005430:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005436:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543a:	2b00      	cmp	r3, #0
 800543c:	d02f      	beq.n	800549e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800543e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005440:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005444:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005448:	68b9      	ldr	r1, [r7, #8]
 800544a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800544c:	f000 f8db 	bl	8005606 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005452:	1e5a      	subs	r2, r3, #1
 8005454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005456:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005458:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800545c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005460:	d112      	bne.n	8005488 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005464:	691b      	ldr	r3, [r3, #16]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d016      	beq.n	8005498 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800546a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546c:	3310      	adds	r3, #16
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fe90 	bl	8006194 <xTaskRemoveFromEventList>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00e      	beq.n	8005498 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00b      	beq.n	8005498 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	601a      	str	r2, [r3, #0]
 8005486:	e007      	b.n	8005498 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005488:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800548c:	3301      	adds	r3, #1
 800548e:	b2db      	uxtb	r3, r3
 8005490:	b25a      	sxtb	r2, r3
 8005492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005498:	2301      	movs	r3, #1
 800549a:	637b      	str	r3, [r7, #52]	@ 0x34
 800549c:	e001      	b.n	80054a2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800549e:	2300      	movs	r3, #0
 80054a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80054a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	f383 8811 	msr	BASEPRI, r3
}
 80054ac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80054ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3738      	adds	r7, #56	@ 0x38
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10b      	bne.n	80054de <uxQueueMessagesWaiting+0x26>
	__asm volatile
 80054c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ca:	f383 8811 	msr	BASEPRI, r3
 80054ce:	f3bf 8f6f 	isb	sy
 80054d2:	f3bf 8f4f 	dsb	sy
 80054d6:	60bb      	str	r3, [r7, #8]
}
 80054d8:	bf00      	nop
 80054da:	bf00      	nop
 80054dc:	e7fd      	b.n	80054da <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80054de:	f001 ff35 	bl	800734c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e6:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80054e8:	f001 ff60 	bl	80073ac <vPortExitCritical>

	return uxReturn;
 80054ec:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}

080054f6 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80054f6:	b480      	push	{r7}
 80054f8:	b087      	sub	sp, #28
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d10b      	bne.n	8005520 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 8005508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800550c:	f383 8811 	msr	BASEPRI, r3
 8005510:	f3bf 8f6f 	isb	sy
 8005514:	f3bf 8f4f 	dsb	sy
 8005518:	60fb      	str	r3, [r7, #12]
}
 800551a:	bf00      	nop
 800551c:	bf00      	nop
 800551e:	e7fd      	b.n	800551c <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005524:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8005526:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005528:	4618      	mov	r0, r3
 800552a:	371c      	adds	r7, #28
 800552c:	46bd      	mov	sp, r7
 800552e:	bc80      	pop	{r7}
 8005530:	4770      	bx	lr

08005532 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005532:	b580      	push	{r7, lr}
 8005534:	b086      	sub	sp, #24
 8005536:	af00      	add	r7, sp, #0
 8005538:	60f8      	str	r0, [r7, #12]
 800553a:	60b9      	str	r1, [r7, #8]
 800553c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800553e:	2300      	movs	r3, #0
 8005540:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005546:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554c:	2b00      	cmp	r3, #0
 800554e:	d10d      	bne.n	800556c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d14d      	bne.n	80055f4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	4618      	mov	r0, r3
 800555e:	f000 fff7 	bl	8006550 <xTaskPriorityDisinherit>
 8005562:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2200      	movs	r2, #0
 8005568:	609a      	str	r2, [r3, #8]
 800556a:	e043      	b.n	80055f4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d119      	bne.n	80055a6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6858      	ldr	r0, [r3, #4]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	461a      	mov	r2, r3
 800557c:	68b9      	ldr	r1, [r7, #8]
 800557e:	f002 f9ff 	bl	8007980 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558a:	441a      	add	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	685a      	ldr	r2, [r3, #4]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	429a      	cmp	r2, r3
 800559a:	d32b      	bcc.n	80055f4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	605a      	str	r2, [r3, #4]
 80055a4:	e026      	b.n	80055f4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	68d8      	ldr	r0, [r3, #12]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ae:	461a      	mov	r2, r3
 80055b0:	68b9      	ldr	r1, [r7, #8]
 80055b2:	f002 f9e5 	bl	8007980 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	68da      	ldr	r2, [r3, #12]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055be:	425b      	negs	r3, r3
 80055c0:	441a      	add	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	68da      	ldr	r2, [r3, #12]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d207      	bcs.n	80055e2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	689a      	ldr	r2, [r3, #8]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055da:	425b      	negs	r3, r3
 80055dc:	441a      	add	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2b02      	cmp	r3, #2
 80055e6:	d105      	bne.n	80055f4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d002      	beq.n	80055f4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	3b01      	subs	r3, #1
 80055f2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	1c5a      	adds	r2, r3, #1
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80055fc:	697b      	ldr	r3, [r7, #20]
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3718      	adds	r7, #24
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}

08005606 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005606:	b580      	push	{r7, lr}
 8005608:	b082      	sub	sp, #8
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
 800560e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005614:	2b00      	cmp	r3, #0
 8005616:	d018      	beq.n	800564a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	68da      	ldr	r2, [r3, #12]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005620:	441a      	add	r2, r3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	68da      	ldr	r2, [r3, #12]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	429a      	cmp	r2, r3
 8005630:	d303      	bcc.n	800563a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	68d9      	ldr	r1, [r3, #12]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005642:	461a      	mov	r2, r3
 8005644:	6838      	ldr	r0, [r7, #0]
 8005646:	f002 f99b 	bl	8007980 <memcpy>
	}
}
 800564a:	bf00      	nop
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b084      	sub	sp, #16
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800565a:	f001 fe77 	bl	800734c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005664:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005666:	e011      	b.n	800568c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566c:	2b00      	cmp	r3, #0
 800566e:	d012      	beq.n	8005696 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3324      	adds	r3, #36	@ 0x24
 8005674:	4618      	mov	r0, r3
 8005676:	f000 fd8d 	bl	8006194 <xTaskRemoveFromEventList>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d001      	beq.n	8005684 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005680:	f000 fe66 	bl	8006350 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005684:	7bfb      	ldrb	r3, [r7, #15]
 8005686:	3b01      	subs	r3, #1
 8005688:	b2db      	uxtb	r3, r3
 800568a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800568c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005690:	2b00      	cmp	r3, #0
 8005692:	dce9      	bgt.n	8005668 <prvUnlockQueue+0x16>
 8005694:	e000      	b.n	8005698 <prvUnlockQueue+0x46>
					break;
 8005696:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	22ff      	movs	r2, #255	@ 0xff
 800569c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80056a0:	f001 fe84 	bl	80073ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80056a4:	f001 fe52 	bl	800734c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056ae:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80056b0:	e011      	b.n	80056d6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d012      	beq.n	80056e0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	3310      	adds	r3, #16
 80056be:	4618      	mov	r0, r3
 80056c0:	f000 fd68 	bl	8006194 <xTaskRemoveFromEventList>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80056ca:	f000 fe41 	bl	8006350 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80056ce:	7bbb      	ldrb	r3, [r7, #14]
 80056d0:	3b01      	subs	r3, #1
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80056d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	dce9      	bgt.n	80056b2 <prvUnlockQueue+0x60>
 80056de:	e000      	b.n	80056e2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80056e0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	22ff      	movs	r2, #255	@ 0xff
 80056e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80056ea:	f001 fe5f 	bl	80073ac <vPortExitCritical>
}
 80056ee:	bf00      	nop
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b084      	sub	sp, #16
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80056fe:	f001 fe25 	bl	800734c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005706:	2b00      	cmp	r3, #0
 8005708:	d102      	bne.n	8005710 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800570a:	2301      	movs	r3, #1
 800570c:	60fb      	str	r3, [r7, #12]
 800570e:	e001      	b.n	8005714 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005710:	2300      	movs	r3, #0
 8005712:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005714:	f001 fe4a 	bl	80073ac <vPortExitCritical>

	return xReturn;
 8005718:	68fb      	ldr	r3, [r7, #12]
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}

08005722 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005722:	b580      	push	{r7, lr}
 8005724:	b084      	sub	sp, #16
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800572a:	f001 fe0f 	bl	800734c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005736:	429a      	cmp	r2, r3
 8005738:	d102      	bne.n	8005740 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800573a:	2301      	movs	r3, #1
 800573c:	60fb      	str	r3, [r7, #12]
 800573e:	e001      	b.n	8005744 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005740:	2300      	movs	r3, #0
 8005742:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005744:	f001 fe32 	bl	80073ac <vPortExitCritical>

	return xReturn;
 8005748:	68fb      	ldr	r3, [r7, #12]
}
 800574a:	4618      	mov	r0, r3
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
	...

08005754 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005754:	b480      	push	{r7}
 8005756:	b085      	sub	sp, #20
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800575e:	2300      	movs	r3, #0
 8005760:	60fb      	str	r3, [r7, #12]
 8005762:	e014      	b.n	800578e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005764:	4a0e      	ldr	r2, [pc, #56]	@ (80057a0 <vQueueAddToRegistry+0x4c>)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10b      	bne.n	8005788 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005770:	490b      	ldr	r1, [pc, #44]	@ (80057a0 <vQueueAddToRegistry+0x4c>)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	683a      	ldr	r2, [r7, #0]
 8005776:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800577a:	4a09      	ldr	r2, [pc, #36]	@ (80057a0 <vQueueAddToRegistry+0x4c>)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	00db      	lsls	r3, r3, #3
 8005780:	4413      	add	r3, r2
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005786:	e006      	b.n	8005796 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	3301      	adds	r3, #1
 800578c:	60fb      	str	r3, [r7, #12]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2b07      	cmp	r3, #7
 8005792:	d9e7      	bls.n	8005764 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005794:	bf00      	nop
 8005796:	bf00      	nop
 8005798:	3714      	adds	r7, #20
 800579a:	46bd      	mov	sp, r7
 800579c:	bc80      	pop	{r7}
 800579e:	4770      	bx	lr
 80057a0:	20000980 	.word	0x20000980

080057a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b086      	sub	sp, #24
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80057b4:	f001 fdca 	bl	800734c <vPortEnterCritical>
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057be:	b25b      	sxtb	r3, r3
 80057c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c4:	d103      	bne.n	80057ce <vQueueWaitForMessageRestricted+0x2a>
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057d4:	b25b      	sxtb	r3, r3
 80057d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057da:	d103      	bne.n	80057e4 <vQueueWaitForMessageRestricted+0x40>
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057e4:	f001 fde2 	bl	80073ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d106      	bne.n	80057fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	3324      	adds	r3, #36	@ 0x24
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	68b9      	ldr	r1, [r7, #8]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f000 fc9f 	bl	800613c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80057fe:	6978      	ldr	r0, [r7, #20]
 8005800:	f7ff ff27 	bl	8005652 <prvUnlockQueue>
	}
 8005804:	bf00      	nop
 8005806:	3718      	adds	r7, #24
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800580c:	b580      	push	{r7, lr}
 800580e:	b08e      	sub	sp, #56	@ 0x38
 8005810:	af04      	add	r7, sp, #16
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
 8005818:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800581a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10b      	bne.n	8005838 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005824:	f383 8811 	msr	BASEPRI, r3
 8005828:	f3bf 8f6f 	isb	sy
 800582c:	f3bf 8f4f 	dsb	sy
 8005830:	623b      	str	r3, [r7, #32]
}
 8005832:	bf00      	nop
 8005834:	bf00      	nop
 8005836:	e7fd      	b.n	8005834 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800583a:	2b00      	cmp	r3, #0
 800583c:	d10b      	bne.n	8005856 <xTaskCreateStatic+0x4a>
	__asm volatile
 800583e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005842:	f383 8811 	msr	BASEPRI, r3
 8005846:	f3bf 8f6f 	isb	sy
 800584a:	f3bf 8f4f 	dsb	sy
 800584e:	61fb      	str	r3, [r7, #28]
}
 8005850:	bf00      	nop
 8005852:	bf00      	nop
 8005854:	e7fd      	b.n	8005852 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005856:	235c      	movs	r3, #92	@ 0x5c
 8005858:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	2b5c      	cmp	r3, #92	@ 0x5c
 800585e:	d00b      	beq.n	8005878 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005864:	f383 8811 	msr	BASEPRI, r3
 8005868:	f3bf 8f6f 	isb	sy
 800586c:	f3bf 8f4f 	dsb	sy
 8005870:	61bb      	str	r3, [r7, #24]
}
 8005872:	bf00      	nop
 8005874:	bf00      	nop
 8005876:	e7fd      	b.n	8005874 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005878:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800587a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800587c:	2b00      	cmp	r3, #0
 800587e:	d01e      	beq.n	80058be <xTaskCreateStatic+0xb2>
 8005880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005882:	2b00      	cmp	r3, #0
 8005884:	d01b      	beq.n	80058be <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005888:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800588a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800588e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005892:	2202      	movs	r2, #2
 8005894:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005898:	2300      	movs	r3, #0
 800589a:	9303      	str	r3, [sp, #12]
 800589c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589e:	9302      	str	r3, [sp, #8]
 80058a0:	f107 0314 	add.w	r3, r7, #20
 80058a4:	9301      	str	r3, [sp, #4]
 80058a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a8:	9300      	str	r3, [sp, #0]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	68b9      	ldr	r1, [r7, #8]
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f000 f850 	bl	8005956 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80058b8:	f000 f8de 	bl	8005a78 <prvAddNewTaskToReadyList>
 80058bc:	e001      	b.n	80058c2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80058be:	2300      	movs	r3, #0
 80058c0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80058c2:	697b      	ldr	r3, [r7, #20]
	}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3728      	adds	r7, #40	@ 0x28
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b08c      	sub	sp, #48	@ 0x30
 80058d0:	af04      	add	r7, sp, #16
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	603b      	str	r3, [r7, #0]
 80058d8:	4613      	mov	r3, r2
 80058da:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80058dc:	88fb      	ldrh	r3, [r7, #6]
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	4618      	mov	r0, r3
 80058e2:	f001 fe35 	bl	8007550 <pvPortMalloc>
 80058e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00e      	beq.n	800590c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80058ee:	205c      	movs	r0, #92	@ 0x5c
 80058f0:	f001 fe2e 	bl	8007550 <pvPortMalloc>
 80058f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d003      	beq.n	8005904 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	631a      	str	r2, [r3, #48]	@ 0x30
 8005902:	e005      	b.n	8005910 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005904:	6978      	ldr	r0, [r7, #20]
 8005906:	f001 fef1 	bl	80076ec <vPortFree>
 800590a:	e001      	b.n	8005910 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800590c:	2300      	movs	r3, #0
 800590e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d017      	beq.n	8005946 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800591e:	88fa      	ldrh	r2, [r7, #6]
 8005920:	2300      	movs	r3, #0
 8005922:	9303      	str	r3, [sp, #12]
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	9302      	str	r3, [sp, #8]
 8005928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800592a:	9301      	str	r3, [sp, #4]
 800592c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592e:	9300      	str	r3, [sp, #0]
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	68b9      	ldr	r1, [r7, #8]
 8005934:	68f8      	ldr	r0, [r7, #12]
 8005936:	f000 f80e 	bl	8005956 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800593a:	69f8      	ldr	r0, [r7, #28]
 800593c:	f000 f89c 	bl	8005a78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005940:	2301      	movs	r3, #1
 8005942:	61bb      	str	r3, [r7, #24]
 8005944:	e002      	b.n	800594c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005946:	f04f 33ff 	mov.w	r3, #4294967295
 800594a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800594c:	69bb      	ldr	r3, [r7, #24]
	}
 800594e:	4618      	mov	r0, r3
 8005950:	3720      	adds	r7, #32
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005956:	b580      	push	{r7, lr}
 8005958:	b088      	sub	sp, #32
 800595a:	af00      	add	r7, sp, #0
 800595c:	60f8      	str	r0, [r7, #12]
 800595e:	60b9      	str	r1, [r7, #8]
 8005960:	607a      	str	r2, [r7, #4]
 8005962:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005966:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	461a      	mov	r2, r3
 800596e:	21a5      	movs	r1, #165	@ 0xa5
 8005970:	f001 ffda 	bl	8007928 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005976:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800597e:	3b01      	subs	r3, #1
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	4413      	add	r3, r2
 8005984:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	f023 0307 	bic.w	r3, r3, #7
 800598c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	f003 0307 	and.w	r3, r3, #7
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00b      	beq.n	80059b0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599c:	f383 8811 	msr	BASEPRI, r3
 80059a0:	f3bf 8f6f 	isb	sy
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	617b      	str	r3, [r7, #20]
}
 80059aa:	bf00      	nop
 80059ac:	bf00      	nop
 80059ae:	e7fd      	b.n	80059ac <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d01f      	beq.n	80059f6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059b6:	2300      	movs	r3, #0
 80059b8:	61fb      	str	r3, [r7, #28]
 80059ba:	e012      	b.n	80059e2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	4413      	add	r3, r2
 80059c2:	7819      	ldrb	r1, [r3, #0]
 80059c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	4413      	add	r3, r2
 80059ca:	3334      	adds	r3, #52	@ 0x34
 80059cc:	460a      	mov	r2, r1
 80059ce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	4413      	add	r3, r2
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d006      	beq.n	80059ea <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	3301      	adds	r3, #1
 80059e0:	61fb      	str	r3, [r7, #28]
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	2b0f      	cmp	r3, #15
 80059e6:	d9e9      	bls.n	80059bc <prvInitialiseNewTask+0x66>
 80059e8:	e000      	b.n	80059ec <prvInitialiseNewTask+0x96>
			{
				break;
 80059ea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80059ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059f4:	e003      	b.n	80059fe <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80059f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80059fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a00:	2b37      	cmp	r3, #55	@ 0x37
 8005a02:	d901      	bls.n	8005a08 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a04:	2337      	movs	r3, #55	@ 0x37
 8005a06:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a0c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a12:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a16:	2200      	movs	r2, #0
 8005a18:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1c:	3304      	adds	r3, #4
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f7ff f86f 	bl	8004b02 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a26:	3318      	adds	r3, #24
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f7ff f86a 	bl	8004b02 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a32:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a36:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a42:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a46:	2200      	movs	r2, #0
 8005a48:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005a52:	683a      	ldr	r2, [r7, #0]
 8005a54:	68f9      	ldr	r1, [r7, #12]
 8005a56:	69b8      	ldr	r0, [r7, #24]
 8005a58:	f001 fb8a 	bl	8007170 <pxPortInitialiseStack>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a60:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d002      	beq.n	8005a6e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a6e:	bf00      	nop
 8005a70:	3720      	adds	r7, #32
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005a80:	f001 fc64 	bl	800734c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005a84:	4b2d      	ldr	r3, [pc, #180]	@ (8005b3c <prvAddNewTaskToReadyList+0xc4>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8005b3c <prvAddNewTaskToReadyList+0xc4>)
 8005a8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005a8e:	4b2c      	ldr	r3, [pc, #176]	@ (8005b40 <prvAddNewTaskToReadyList+0xc8>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d109      	bne.n	8005aaa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a96:	4a2a      	ldr	r2, [pc, #168]	@ (8005b40 <prvAddNewTaskToReadyList+0xc8>)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a9c:	4b27      	ldr	r3, [pc, #156]	@ (8005b3c <prvAddNewTaskToReadyList+0xc4>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d110      	bne.n	8005ac6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005aa4:	f000 fc78 	bl	8006398 <prvInitialiseTaskLists>
 8005aa8:	e00d      	b.n	8005ac6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005aaa:	4b26      	ldr	r3, [pc, #152]	@ (8005b44 <prvAddNewTaskToReadyList+0xcc>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d109      	bne.n	8005ac6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005ab2:	4b23      	ldr	r3, [pc, #140]	@ (8005b40 <prvAddNewTaskToReadyList+0xc8>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d802      	bhi.n	8005ac6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8005b40 <prvAddNewTaskToReadyList+0xc8>)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005ac6:	4b20      	ldr	r3, [pc, #128]	@ (8005b48 <prvAddNewTaskToReadyList+0xd0>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3301      	adds	r3, #1
 8005acc:	4a1e      	ldr	r2, [pc, #120]	@ (8005b48 <prvAddNewTaskToReadyList+0xd0>)
 8005ace:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8005b48 <prvAddNewTaskToReadyList+0xd0>)
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005adc:	4b1b      	ldr	r3, [pc, #108]	@ (8005b4c <prvAddNewTaskToReadyList+0xd4>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d903      	bls.n	8005aec <prvAddNewTaskToReadyList+0x74>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae8:	4a18      	ldr	r2, [pc, #96]	@ (8005b4c <prvAddNewTaskToReadyList+0xd4>)
 8005aea:	6013      	str	r3, [r2, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005af0:	4613      	mov	r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	4413      	add	r3, r2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	4a15      	ldr	r2, [pc, #84]	@ (8005b50 <prvAddNewTaskToReadyList+0xd8>)
 8005afa:	441a      	add	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	3304      	adds	r3, #4
 8005b00:	4619      	mov	r1, r3
 8005b02:	4610      	mov	r0, r2
 8005b04:	f7ff f809 	bl	8004b1a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b08:	f001 fc50 	bl	80073ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8005b44 <prvAddNewTaskToReadyList+0xcc>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00e      	beq.n	8005b32 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b14:	4b0a      	ldr	r3, [pc, #40]	@ (8005b40 <prvAddNewTaskToReadyList+0xc8>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d207      	bcs.n	8005b32 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005b22:	4b0c      	ldr	r3, [pc, #48]	@ (8005b54 <prvAddNewTaskToReadyList+0xdc>)
 8005b24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b28:	601a      	str	r2, [r3, #0]
 8005b2a:	f3bf 8f4f 	dsb	sy
 8005b2e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b32:	bf00      	nop
 8005b34:	3708      	adds	r7, #8
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
 8005b3a:	bf00      	nop
 8005b3c:	20000e94 	.word	0x20000e94
 8005b40:	200009c0 	.word	0x200009c0
 8005b44:	20000ea0 	.word	0x20000ea0
 8005b48:	20000eb0 	.word	0x20000eb0
 8005b4c:	20000e9c 	.word	0x20000e9c
 8005b50:	200009c4 	.word	0x200009c4
 8005b54:	e000ed04 	.word	0xe000ed04

08005b58 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b08a      	sub	sp, #40	@ 0x28
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005b62:	2300      	movs	r3, #0
 8005b64:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d10b      	bne.n	8005b84 <vTaskDelayUntil+0x2c>
	__asm volatile
 8005b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b70:	f383 8811 	msr	BASEPRI, r3
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	617b      	str	r3, [r7, #20]
}
 8005b7e:	bf00      	nop
 8005b80:	bf00      	nop
 8005b82:	e7fd      	b.n	8005b80 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d10b      	bne.n	8005ba2 <vTaskDelayUntil+0x4a>
	__asm volatile
 8005b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b8e:	f383 8811 	msr	BASEPRI, r3
 8005b92:	f3bf 8f6f 	isb	sy
 8005b96:	f3bf 8f4f 	dsb	sy
 8005b9a:	613b      	str	r3, [r7, #16]
}
 8005b9c:	bf00      	nop
 8005b9e:	bf00      	nop
 8005ba0:	e7fd      	b.n	8005b9e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8005ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8005c4c <vTaskDelayUntil+0xf4>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d00b      	beq.n	8005bc2 <vTaskDelayUntil+0x6a>
	__asm volatile
 8005baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bae:	f383 8811 	msr	BASEPRI, r3
 8005bb2:	f3bf 8f6f 	isb	sy
 8005bb6:	f3bf 8f4f 	dsb	sy
 8005bba:	60fb      	str	r3, [r7, #12]
}
 8005bbc:	bf00      	nop
 8005bbe:	bf00      	nop
 8005bc0:	e7fd      	b.n	8005bbe <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8005bc2:	f000 f8b1 	bl	8005d28 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8005bc6:	4b22      	ldr	r3, [pc, #136]	@ (8005c50 <vTaskDelayUntil+0xf8>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	683a      	ldr	r2, [r7, #0]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	6a3a      	ldr	r2, [r7, #32]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d20b      	bcs.n	8005bf8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	69fa      	ldr	r2, [r7, #28]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d211      	bcs.n	8005c0e <vTaskDelayUntil+0xb6>
 8005bea:	69fa      	ldr	r2, [r7, #28]
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d90d      	bls.n	8005c0e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bf6:	e00a      	b.n	8005c0e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	69fa      	ldr	r2, [r7, #28]
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d303      	bcc.n	8005c0a <vTaskDelayUntil+0xb2>
 8005c02:	69fa      	ldr	r2, [r7, #28]
 8005c04:	6a3b      	ldr	r3, [r7, #32]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d901      	bls.n	8005c0e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	69fa      	ldr	r2, [r7, #28]
 8005c12:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8005c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d006      	beq.n	8005c28 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8005c1a:	69fa      	ldr	r2, [r7, #28]
 8005c1c:	6a3b      	ldr	r3, [r7, #32]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	2100      	movs	r1, #0
 8005c22:	4618      	mov	r0, r3
 8005c24:	f000 fef8 	bl	8006a18 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8005c28:	f000 f88c 	bl	8005d44 <xTaskResumeAll>
 8005c2c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d107      	bne.n	8005c44 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8005c34:	4b07      	ldr	r3, [pc, #28]	@ (8005c54 <vTaskDelayUntil+0xfc>)
 8005c36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	f3bf 8f4f 	dsb	sy
 8005c40:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c44:	bf00      	nop
 8005c46:	3728      	adds	r7, #40	@ 0x28
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	20000ebc 	.word	0x20000ebc
 8005c50:	20000e98 	.word	0x20000e98
 8005c54:	e000ed04 	.word	0xe000ed04

08005c58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b08a      	sub	sp, #40	@ 0x28
 8005c5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c62:	2300      	movs	r3, #0
 8005c64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c66:	463a      	mov	r2, r7
 8005c68:	1d39      	adds	r1, r7, #4
 8005c6a:	f107 0308 	add.w	r3, r7, #8
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fe fef6 	bl	8004a60 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c74:	6839      	ldr	r1, [r7, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	68ba      	ldr	r2, [r7, #8]
 8005c7a:	9202      	str	r2, [sp, #8]
 8005c7c:	9301      	str	r3, [sp, #4]
 8005c7e:	2300      	movs	r3, #0
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	2300      	movs	r3, #0
 8005c84:	460a      	mov	r2, r1
 8005c86:	4922      	ldr	r1, [pc, #136]	@ (8005d10 <vTaskStartScheduler+0xb8>)
 8005c88:	4822      	ldr	r0, [pc, #136]	@ (8005d14 <vTaskStartScheduler+0xbc>)
 8005c8a:	f7ff fdbf 	bl	800580c <xTaskCreateStatic>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	4a21      	ldr	r2, [pc, #132]	@ (8005d18 <vTaskStartScheduler+0xc0>)
 8005c92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c94:	4b20      	ldr	r3, [pc, #128]	@ (8005d18 <vTaskStartScheduler+0xc0>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d002      	beq.n	8005ca2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	617b      	str	r3, [r7, #20]
 8005ca0:	e001      	b.n	8005ca6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d102      	bne.n	8005cb2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005cac:	f000 ff08 	bl	8006ac0 <xTimerCreateTimerTask>
 8005cb0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d116      	bne.n	8005ce6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cbc:	f383 8811 	msr	BASEPRI, r3
 8005cc0:	f3bf 8f6f 	isb	sy
 8005cc4:	f3bf 8f4f 	dsb	sy
 8005cc8:	613b      	str	r3, [r7, #16]
}
 8005cca:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005ccc:	4b13      	ldr	r3, [pc, #76]	@ (8005d1c <vTaskStartScheduler+0xc4>)
 8005cce:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005cd4:	4b12      	ldr	r3, [pc, #72]	@ (8005d20 <vTaskStartScheduler+0xc8>)
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005cda:	4b12      	ldr	r3, [pc, #72]	@ (8005d24 <vTaskStartScheduler+0xcc>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ce0:	f001 fac2 	bl	8007268 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ce4:	e00f      	b.n	8005d06 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cec:	d10b      	bne.n	8005d06 <vTaskStartScheduler+0xae>
	__asm volatile
 8005cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf2:	f383 8811 	msr	BASEPRI, r3
 8005cf6:	f3bf 8f6f 	isb	sy
 8005cfa:	f3bf 8f4f 	dsb	sy
 8005cfe:	60fb      	str	r3, [r7, #12]
}
 8005d00:	bf00      	nop
 8005d02:	bf00      	nop
 8005d04:	e7fd      	b.n	8005d02 <vTaskStartScheduler+0xaa>
}
 8005d06:	bf00      	nop
 8005d08:	3718      	adds	r7, #24
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	080079e8 	.word	0x080079e8
 8005d14:	08006369 	.word	0x08006369
 8005d18:	20000eb8 	.word	0x20000eb8
 8005d1c:	20000eb4 	.word	0x20000eb4
 8005d20:	20000ea0 	.word	0x20000ea0
 8005d24:	20000e98 	.word	0x20000e98

08005d28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d28:	b480      	push	{r7}
 8005d2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005d2c:	4b04      	ldr	r3, [pc, #16]	@ (8005d40 <vTaskSuspendAll+0x18>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	3301      	adds	r3, #1
 8005d32:	4a03      	ldr	r2, [pc, #12]	@ (8005d40 <vTaskSuspendAll+0x18>)
 8005d34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005d36:	bf00      	nop
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bc80      	pop	{r7}
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	20000ebc 	.word	0x20000ebc

08005d44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d52:	4b42      	ldr	r3, [pc, #264]	@ (8005e5c <xTaskResumeAll+0x118>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d10b      	bne.n	8005d72 <xTaskResumeAll+0x2e>
	__asm volatile
 8005d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5e:	f383 8811 	msr	BASEPRI, r3
 8005d62:	f3bf 8f6f 	isb	sy
 8005d66:	f3bf 8f4f 	dsb	sy
 8005d6a:	603b      	str	r3, [r7, #0]
}
 8005d6c:	bf00      	nop
 8005d6e:	bf00      	nop
 8005d70:	e7fd      	b.n	8005d6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d72:	f001 faeb 	bl	800734c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d76:	4b39      	ldr	r3, [pc, #228]	@ (8005e5c <xTaskResumeAll+0x118>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	4a37      	ldr	r2, [pc, #220]	@ (8005e5c <xTaskResumeAll+0x118>)
 8005d7e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d80:	4b36      	ldr	r3, [pc, #216]	@ (8005e5c <xTaskResumeAll+0x118>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d162      	bne.n	8005e4e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d88:	4b35      	ldr	r3, [pc, #212]	@ (8005e60 <xTaskResumeAll+0x11c>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d05e      	beq.n	8005e4e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d90:	e02f      	b.n	8005df2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d92:	4b34      	ldr	r3, [pc, #208]	@ (8005e64 <xTaskResumeAll+0x120>)
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	3318      	adds	r3, #24
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7fe ff16 	bl	8004bd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	3304      	adds	r3, #4
 8005da8:	4618      	mov	r0, r3
 8005daa:	f7fe ff11 	bl	8004bd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005db2:	4b2d      	ldr	r3, [pc, #180]	@ (8005e68 <xTaskResumeAll+0x124>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d903      	bls.n	8005dc2 <xTaskResumeAll+0x7e>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dbe:	4a2a      	ldr	r2, [pc, #168]	@ (8005e68 <xTaskResumeAll+0x124>)
 8005dc0:	6013      	str	r3, [r2, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	4413      	add	r3, r2
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	4a27      	ldr	r2, [pc, #156]	@ (8005e6c <xTaskResumeAll+0x128>)
 8005dd0:	441a      	add	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	3304      	adds	r3, #4
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	4610      	mov	r0, r2
 8005dda:	f7fe fe9e 	bl	8004b1a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005de2:	4b23      	ldr	r3, [pc, #140]	@ (8005e70 <xTaskResumeAll+0x12c>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d302      	bcc.n	8005df2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005dec:	4b21      	ldr	r3, [pc, #132]	@ (8005e74 <xTaskResumeAll+0x130>)
 8005dee:	2201      	movs	r2, #1
 8005df0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005df2:	4b1c      	ldr	r3, [pc, #112]	@ (8005e64 <xTaskResumeAll+0x120>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1cb      	bne.n	8005d92 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d001      	beq.n	8005e04 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e00:	f000 fb68 	bl	80064d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005e04:	4b1c      	ldr	r3, [pc, #112]	@ (8005e78 <xTaskResumeAll+0x134>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d010      	beq.n	8005e32 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005e10:	f000 f856 	bl	8005ec0 <xTaskIncrementTick>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d002      	beq.n	8005e20 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005e1a:	4b16      	ldr	r3, [pc, #88]	@ (8005e74 <xTaskResumeAll+0x130>)
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	3b01      	subs	r3, #1
 8005e24:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d1f1      	bne.n	8005e10 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005e2c:	4b12      	ldr	r3, [pc, #72]	@ (8005e78 <xTaskResumeAll+0x134>)
 8005e2e:	2200      	movs	r2, #0
 8005e30:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e32:	4b10      	ldr	r3, [pc, #64]	@ (8005e74 <xTaskResumeAll+0x130>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d009      	beq.n	8005e4e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8005e7c <xTaskResumeAll+0x138>)
 8005e40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e44:	601a      	str	r2, [r3, #0]
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e4e:	f001 faad 	bl	80073ac <vPortExitCritical>

	return xAlreadyYielded;
 8005e52:	68bb      	ldr	r3, [r7, #8]
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3710      	adds	r7, #16
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	20000ebc 	.word	0x20000ebc
 8005e60:	20000e94 	.word	0x20000e94
 8005e64:	20000e54 	.word	0x20000e54
 8005e68:	20000e9c 	.word	0x20000e9c
 8005e6c:	200009c4 	.word	0x200009c4
 8005e70:	200009c0 	.word	0x200009c0
 8005e74:	20000ea8 	.word	0x20000ea8
 8005e78:	20000ea4 	.word	0x20000ea4
 8005e7c:	e000ed04 	.word	0xe000ed04

08005e80 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005e86:	4b04      	ldr	r3, [pc, #16]	@ (8005e98 <xTaskGetTickCount+0x18>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005e8c:	687b      	ldr	r3, [r7, #4]
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bc80      	pop	{r7}
 8005e96:	4770      	bx	lr
 8005e98:	20000e98 	.word	0x20000e98

08005e9c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ea2:	f001 fb15 	bl	80074d0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005eaa:	4b04      	ldr	r3, [pc, #16]	@ (8005ebc <xTaskGetTickCountFromISR+0x20>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005eb0:	683b      	ldr	r3, [r7, #0]
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3708      	adds	r7, #8
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	20000e98 	.word	0x20000e98

08005ec0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005eca:	4b4f      	ldr	r3, [pc, #316]	@ (8006008 <xTaskIncrementTick+0x148>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f040 8090 	bne.w	8005ff4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ed4:	4b4d      	ldr	r3, [pc, #308]	@ (800600c <xTaskIncrementTick+0x14c>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	3301      	adds	r3, #1
 8005eda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005edc:	4a4b      	ldr	r2, [pc, #300]	@ (800600c <xTaskIncrementTick+0x14c>)
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d121      	bne.n	8005f2c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ee8:	4b49      	ldr	r3, [pc, #292]	@ (8006010 <xTaskIncrementTick+0x150>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00b      	beq.n	8005f0a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef6:	f383 8811 	msr	BASEPRI, r3
 8005efa:	f3bf 8f6f 	isb	sy
 8005efe:	f3bf 8f4f 	dsb	sy
 8005f02:	603b      	str	r3, [r7, #0]
}
 8005f04:	bf00      	nop
 8005f06:	bf00      	nop
 8005f08:	e7fd      	b.n	8005f06 <xTaskIncrementTick+0x46>
 8005f0a:	4b41      	ldr	r3, [pc, #260]	@ (8006010 <xTaskIncrementTick+0x150>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	60fb      	str	r3, [r7, #12]
 8005f10:	4b40      	ldr	r3, [pc, #256]	@ (8006014 <xTaskIncrementTick+0x154>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a3e      	ldr	r2, [pc, #248]	@ (8006010 <xTaskIncrementTick+0x150>)
 8005f16:	6013      	str	r3, [r2, #0]
 8005f18:	4a3e      	ldr	r2, [pc, #248]	@ (8006014 <xTaskIncrementTick+0x154>)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6013      	str	r3, [r2, #0]
 8005f1e:	4b3e      	ldr	r3, [pc, #248]	@ (8006018 <xTaskIncrementTick+0x158>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	3301      	adds	r3, #1
 8005f24:	4a3c      	ldr	r2, [pc, #240]	@ (8006018 <xTaskIncrementTick+0x158>)
 8005f26:	6013      	str	r3, [r2, #0]
 8005f28:	f000 fad4 	bl	80064d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f2c:	4b3b      	ldr	r3, [pc, #236]	@ (800601c <xTaskIncrementTick+0x15c>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	693a      	ldr	r2, [r7, #16]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d349      	bcc.n	8005fca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f36:	4b36      	ldr	r3, [pc, #216]	@ (8006010 <xTaskIncrementTick+0x150>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d104      	bne.n	8005f4a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f40:	4b36      	ldr	r3, [pc, #216]	@ (800601c <xTaskIncrementTick+0x15c>)
 8005f42:	f04f 32ff 	mov.w	r2, #4294967295
 8005f46:	601a      	str	r2, [r3, #0]
					break;
 8005f48:	e03f      	b.n	8005fca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f4a:	4b31      	ldr	r3, [pc, #196]	@ (8006010 <xTaskIncrementTick+0x150>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f5a:	693a      	ldr	r2, [r7, #16]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d203      	bcs.n	8005f6a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f62:	4a2e      	ldr	r2, [pc, #184]	@ (800601c <xTaskIncrementTick+0x15c>)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005f68:	e02f      	b.n	8005fca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	3304      	adds	r3, #4
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f7fe fe2e 	bl	8004bd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d004      	beq.n	8005f86 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	3318      	adds	r3, #24
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7fe fe25 	bl	8004bd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f8a:	4b25      	ldr	r3, [pc, #148]	@ (8006020 <xTaskIncrementTick+0x160>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d903      	bls.n	8005f9a <xTaskIncrementTick+0xda>
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f96:	4a22      	ldr	r2, [pc, #136]	@ (8006020 <xTaskIncrementTick+0x160>)
 8005f98:	6013      	str	r3, [r2, #0]
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	4413      	add	r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	4a1f      	ldr	r2, [pc, #124]	@ (8006024 <xTaskIncrementTick+0x164>)
 8005fa8:	441a      	add	r2, r3
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	3304      	adds	r3, #4
 8005fae:	4619      	mov	r1, r3
 8005fb0:	4610      	mov	r0, r2
 8005fb2:	f7fe fdb2 	bl	8004b1a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fba:	4b1b      	ldr	r3, [pc, #108]	@ (8006028 <xTaskIncrementTick+0x168>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d3b8      	bcc.n	8005f36 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fc8:	e7b5      	b.n	8005f36 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005fca:	4b17      	ldr	r3, [pc, #92]	@ (8006028 <xTaskIncrementTick+0x168>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd0:	4914      	ldr	r1, [pc, #80]	@ (8006024 <xTaskIncrementTick+0x164>)
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	4413      	add	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	440b      	add	r3, r1
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d901      	bls.n	8005fe6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005fe6:	4b11      	ldr	r3, [pc, #68]	@ (800602c <xTaskIncrementTick+0x16c>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d007      	beq.n	8005ffe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	617b      	str	r3, [r7, #20]
 8005ff2:	e004      	b.n	8005ffe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8006030 <xTaskIncrementTick+0x170>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	4a0d      	ldr	r2, [pc, #52]	@ (8006030 <xTaskIncrementTick+0x170>)
 8005ffc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005ffe:	697b      	ldr	r3, [r7, #20]
}
 8006000:	4618      	mov	r0, r3
 8006002:	3718      	adds	r7, #24
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}
 8006008:	20000ebc 	.word	0x20000ebc
 800600c:	20000e98 	.word	0x20000e98
 8006010:	20000e4c 	.word	0x20000e4c
 8006014:	20000e50 	.word	0x20000e50
 8006018:	20000eac 	.word	0x20000eac
 800601c:	20000eb4 	.word	0x20000eb4
 8006020:	20000e9c 	.word	0x20000e9c
 8006024:	200009c4 	.word	0x200009c4
 8006028:	200009c0 	.word	0x200009c0
 800602c:	20000ea8 	.word	0x20000ea8
 8006030:	20000ea4 	.word	0x20000ea4

08006034 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800603a:	4b28      	ldr	r3, [pc, #160]	@ (80060dc <vTaskSwitchContext+0xa8>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d003      	beq.n	800604a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006042:	4b27      	ldr	r3, [pc, #156]	@ (80060e0 <vTaskSwitchContext+0xac>)
 8006044:	2201      	movs	r2, #1
 8006046:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006048:	e042      	b.n	80060d0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800604a:	4b25      	ldr	r3, [pc, #148]	@ (80060e0 <vTaskSwitchContext+0xac>)
 800604c:	2200      	movs	r2, #0
 800604e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006050:	4b24      	ldr	r3, [pc, #144]	@ (80060e4 <vTaskSwitchContext+0xb0>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	60fb      	str	r3, [r7, #12]
 8006056:	e011      	b.n	800607c <vTaskSwitchContext+0x48>
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d10b      	bne.n	8006076 <vTaskSwitchContext+0x42>
	__asm volatile
 800605e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006062:	f383 8811 	msr	BASEPRI, r3
 8006066:	f3bf 8f6f 	isb	sy
 800606a:	f3bf 8f4f 	dsb	sy
 800606e:	607b      	str	r3, [r7, #4]
}
 8006070:	bf00      	nop
 8006072:	bf00      	nop
 8006074:	e7fd      	b.n	8006072 <vTaskSwitchContext+0x3e>
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	3b01      	subs	r3, #1
 800607a:	60fb      	str	r3, [r7, #12]
 800607c:	491a      	ldr	r1, [pc, #104]	@ (80060e8 <vTaskSwitchContext+0xb4>)
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	4613      	mov	r3, r2
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	4413      	add	r3, r2
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	440b      	add	r3, r1
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d0e3      	beq.n	8006058 <vTaskSwitchContext+0x24>
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	4613      	mov	r3, r2
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	4413      	add	r3, r2
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	4a13      	ldr	r2, [pc, #76]	@ (80060e8 <vTaskSwitchContext+0xb4>)
 800609c:	4413      	add	r3, r2
 800609e:	60bb      	str	r3, [r7, #8]
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	685a      	ldr	r2, [r3, #4]
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	605a      	str	r2, [r3, #4]
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	685a      	ldr	r2, [r3, #4]
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	3308      	adds	r3, #8
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d104      	bne.n	80060c0 <vTaskSwitchContext+0x8c>
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	685a      	ldr	r2, [r3, #4]
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	605a      	str	r2, [r3, #4]
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	68db      	ldr	r3, [r3, #12]
 80060c6:	4a09      	ldr	r2, [pc, #36]	@ (80060ec <vTaskSwitchContext+0xb8>)
 80060c8:	6013      	str	r3, [r2, #0]
 80060ca:	4a06      	ldr	r2, [pc, #24]	@ (80060e4 <vTaskSwitchContext+0xb0>)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6013      	str	r3, [r2, #0]
}
 80060d0:	bf00      	nop
 80060d2:	3714      	adds	r7, #20
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bc80      	pop	{r7}
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	20000ebc 	.word	0x20000ebc
 80060e0:	20000ea8 	.word	0x20000ea8
 80060e4:	20000e9c 	.word	0x20000e9c
 80060e8:	200009c4 	.word	0x200009c4
 80060ec:	200009c0 	.word	0x200009c0

080060f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d10b      	bne.n	8006118 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006104:	f383 8811 	msr	BASEPRI, r3
 8006108:	f3bf 8f6f 	isb	sy
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	60fb      	str	r3, [r7, #12]
}
 8006112:	bf00      	nop
 8006114:	bf00      	nop
 8006116:	e7fd      	b.n	8006114 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006118:	4b07      	ldr	r3, [pc, #28]	@ (8006138 <vTaskPlaceOnEventList+0x48>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	3318      	adds	r3, #24
 800611e:	4619      	mov	r1, r3
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f7fe fd1d 	bl	8004b60 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006126:	2101      	movs	r1, #1
 8006128:	6838      	ldr	r0, [r7, #0]
 800612a:	f000 fc75 	bl	8006a18 <prvAddCurrentTaskToDelayedList>
}
 800612e:	bf00      	nop
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	200009c0 	.word	0x200009c0

0800613c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10b      	bne.n	8006166 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800614e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006152:	f383 8811 	msr	BASEPRI, r3
 8006156:	f3bf 8f6f 	isb	sy
 800615a:	f3bf 8f4f 	dsb	sy
 800615e:	617b      	str	r3, [r7, #20]
}
 8006160:	bf00      	nop
 8006162:	bf00      	nop
 8006164:	e7fd      	b.n	8006162 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006166:	4b0a      	ldr	r3, [pc, #40]	@ (8006190 <vTaskPlaceOnEventListRestricted+0x54>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	3318      	adds	r3, #24
 800616c:	4619      	mov	r1, r3
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f7fe fcd3 	bl	8004b1a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d002      	beq.n	8006180 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800617a:	f04f 33ff 	mov.w	r3, #4294967295
 800617e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006180:	6879      	ldr	r1, [r7, #4]
 8006182:	68b8      	ldr	r0, [r7, #8]
 8006184:	f000 fc48 	bl	8006a18 <prvAddCurrentTaskToDelayedList>
	}
 8006188:	bf00      	nop
 800618a:	3718      	adds	r7, #24
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}
 8006190:	200009c0 	.word	0x200009c0

08006194 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b086      	sub	sp, #24
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10b      	bne.n	80061c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80061aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	60fb      	str	r3, [r7, #12]
}
 80061bc:	bf00      	nop
 80061be:	bf00      	nop
 80061c0:	e7fd      	b.n	80061be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	3318      	adds	r3, #24
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7fe fd02 	bl	8004bd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061cc:	4b1d      	ldr	r3, [pc, #116]	@ (8006244 <xTaskRemoveFromEventList+0xb0>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d11d      	bne.n	8006210 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	3304      	adds	r3, #4
 80061d8:	4618      	mov	r0, r3
 80061da:	f7fe fcf9 	bl	8004bd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061e2:	4b19      	ldr	r3, [pc, #100]	@ (8006248 <xTaskRemoveFromEventList+0xb4>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d903      	bls.n	80061f2 <xTaskRemoveFromEventList+0x5e>
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ee:	4a16      	ldr	r2, [pc, #88]	@ (8006248 <xTaskRemoveFromEventList+0xb4>)
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061f6:	4613      	mov	r3, r2
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4413      	add	r3, r2
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	4a13      	ldr	r2, [pc, #76]	@ (800624c <xTaskRemoveFromEventList+0xb8>)
 8006200:	441a      	add	r2, r3
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	3304      	adds	r3, #4
 8006206:	4619      	mov	r1, r3
 8006208:	4610      	mov	r0, r2
 800620a:	f7fe fc86 	bl	8004b1a <vListInsertEnd>
 800620e:	e005      	b.n	800621c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	3318      	adds	r3, #24
 8006214:	4619      	mov	r1, r3
 8006216:	480e      	ldr	r0, [pc, #56]	@ (8006250 <xTaskRemoveFromEventList+0xbc>)
 8006218:	f7fe fc7f 	bl	8004b1a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006220:	4b0c      	ldr	r3, [pc, #48]	@ (8006254 <xTaskRemoveFromEventList+0xc0>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006226:	429a      	cmp	r2, r3
 8006228:	d905      	bls.n	8006236 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800622a:	2301      	movs	r3, #1
 800622c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800622e:	4b0a      	ldr	r3, [pc, #40]	@ (8006258 <xTaskRemoveFromEventList+0xc4>)
 8006230:	2201      	movs	r2, #1
 8006232:	601a      	str	r2, [r3, #0]
 8006234:	e001      	b.n	800623a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006236:	2300      	movs	r3, #0
 8006238:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800623a:	697b      	ldr	r3, [r7, #20]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3718      	adds	r7, #24
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	20000ebc 	.word	0x20000ebc
 8006248:	20000e9c 	.word	0x20000e9c
 800624c:	200009c4 	.word	0x200009c4
 8006250:	20000e54 	.word	0x20000e54
 8006254:	200009c0 	.word	0x200009c0
 8006258:	20000ea8 	.word	0x20000ea8

0800625c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006264:	4b06      	ldr	r3, [pc, #24]	@ (8006280 <vTaskInternalSetTimeOutState+0x24>)
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800626c:	4b05      	ldr	r3, [pc, #20]	@ (8006284 <vTaskInternalSetTimeOutState+0x28>)
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	605a      	str	r2, [r3, #4]
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	bc80      	pop	{r7}
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	20000eac 	.word	0x20000eac
 8006284:	20000e98 	.word	0x20000e98

08006288 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	613b      	str	r3, [r7, #16]
}
 80062aa:	bf00      	nop
 80062ac:	bf00      	nop
 80062ae:	e7fd      	b.n	80062ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d10b      	bne.n	80062ce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80062b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ba:	f383 8811 	msr	BASEPRI, r3
 80062be:	f3bf 8f6f 	isb	sy
 80062c2:	f3bf 8f4f 	dsb	sy
 80062c6:	60fb      	str	r3, [r7, #12]
}
 80062c8:	bf00      	nop
 80062ca:	bf00      	nop
 80062cc:	e7fd      	b.n	80062ca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80062ce:	f001 f83d 	bl	800734c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80062d2:	4b1d      	ldr	r3, [pc, #116]	@ (8006348 <xTaskCheckForTimeOut+0xc0>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	69ba      	ldr	r2, [r7, #24]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ea:	d102      	bne.n	80062f2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80062ec:	2300      	movs	r3, #0
 80062ee:	61fb      	str	r3, [r7, #28]
 80062f0:	e023      	b.n	800633a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	4b15      	ldr	r3, [pc, #84]	@ (800634c <xTaskCheckForTimeOut+0xc4>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	429a      	cmp	r2, r3
 80062fc:	d007      	beq.n	800630e <xTaskCheckForTimeOut+0x86>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	69ba      	ldr	r2, [r7, #24]
 8006304:	429a      	cmp	r2, r3
 8006306:	d302      	bcc.n	800630e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006308:	2301      	movs	r3, #1
 800630a:	61fb      	str	r3, [r7, #28]
 800630c:	e015      	b.n	800633a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	697a      	ldr	r2, [r7, #20]
 8006314:	429a      	cmp	r2, r3
 8006316:	d20b      	bcs.n	8006330 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	1ad2      	subs	r2, r2, r3
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f7ff ff99 	bl	800625c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800632a:	2300      	movs	r3, #0
 800632c:	61fb      	str	r3, [r7, #28]
 800632e:	e004      	b.n	800633a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	2200      	movs	r2, #0
 8006334:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006336:	2301      	movs	r3, #1
 8006338:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800633a:	f001 f837 	bl	80073ac <vPortExitCritical>

	return xReturn;
 800633e:	69fb      	ldr	r3, [r7, #28]
}
 8006340:	4618      	mov	r0, r3
 8006342:	3720      	adds	r7, #32
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	20000e98 	.word	0x20000e98
 800634c:	20000eac 	.word	0x20000eac

08006350 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006350:	b480      	push	{r7}
 8006352:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006354:	4b03      	ldr	r3, [pc, #12]	@ (8006364 <vTaskMissedYield+0x14>)
 8006356:	2201      	movs	r2, #1
 8006358:	601a      	str	r2, [r3, #0]
}
 800635a:	bf00      	nop
 800635c:	46bd      	mov	sp, r7
 800635e:	bc80      	pop	{r7}
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	20000ea8 	.word	0x20000ea8

08006368 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006370:	f000 f852 	bl	8006418 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006374:	4b06      	ldr	r3, [pc, #24]	@ (8006390 <prvIdleTask+0x28>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d9f9      	bls.n	8006370 <prvIdleTask+0x8>
			{
				taskYIELD();
 800637c:	4b05      	ldr	r3, [pc, #20]	@ (8006394 <prvIdleTask+0x2c>)
 800637e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006382:	601a      	str	r2, [r3, #0]
 8006384:	f3bf 8f4f 	dsb	sy
 8006388:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800638c:	e7f0      	b.n	8006370 <prvIdleTask+0x8>
 800638e:	bf00      	nop
 8006390:	200009c4 	.word	0x200009c4
 8006394:	e000ed04 	.word	0xe000ed04

08006398 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800639e:	2300      	movs	r3, #0
 80063a0:	607b      	str	r3, [r7, #4]
 80063a2:	e00c      	b.n	80063be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	4613      	mov	r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	4413      	add	r3, r2
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	4a12      	ldr	r2, [pc, #72]	@ (80063f8 <prvInitialiseTaskLists+0x60>)
 80063b0:	4413      	add	r3, r2
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7fe fb86 	bl	8004ac4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	3301      	adds	r3, #1
 80063bc:	607b      	str	r3, [r7, #4]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2b37      	cmp	r3, #55	@ 0x37
 80063c2:	d9ef      	bls.n	80063a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80063c4:	480d      	ldr	r0, [pc, #52]	@ (80063fc <prvInitialiseTaskLists+0x64>)
 80063c6:	f7fe fb7d 	bl	8004ac4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80063ca:	480d      	ldr	r0, [pc, #52]	@ (8006400 <prvInitialiseTaskLists+0x68>)
 80063cc:	f7fe fb7a 	bl	8004ac4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80063d0:	480c      	ldr	r0, [pc, #48]	@ (8006404 <prvInitialiseTaskLists+0x6c>)
 80063d2:	f7fe fb77 	bl	8004ac4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80063d6:	480c      	ldr	r0, [pc, #48]	@ (8006408 <prvInitialiseTaskLists+0x70>)
 80063d8:	f7fe fb74 	bl	8004ac4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80063dc:	480b      	ldr	r0, [pc, #44]	@ (800640c <prvInitialiseTaskLists+0x74>)
 80063de:	f7fe fb71 	bl	8004ac4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80063e2:	4b0b      	ldr	r3, [pc, #44]	@ (8006410 <prvInitialiseTaskLists+0x78>)
 80063e4:	4a05      	ldr	r2, [pc, #20]	@ (80063fc <prvInitialiseTaskLists+0x64>)
 80063e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80063e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006414 <prvInitialiseTaskLists+0x7c>)
 80063ea:	4a05      	ldr	r2, [pc, #20]	@ (8006400 <prvInitialiseTaskLists+0x68>)
 80063ec:	601a      	str	r2, [r3, #0]
}
 80063ee:	bf00      	nop
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	200009c4 	.word	0x200009c4
 80063fc:	20000e24 	.word	0x20000e24
 8006400:	20000e38 	.word	0x20000e38
 8006404:	20000e54 	.word	0x20000e54
 8006408:	20000e68 	.word	0x20000e68
 800640c:	20000e80 	.word	0x20000e80
 8006410:	20000e4c 	.word	0x20000e4c
 8006414:	20000e50 	.word	0x20000e50

08006418 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800641e:	e019      	b.n	8006454 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006420:	f000 ff94 	bl	800734c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006424:	4b10      	ldr	r3, [pc, #64]	@ (8006468 <prvCheckTasksWaitingTermination+0x50>)
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3304      	adds	r3, #4
 8006430:	4618      	mov	r0, r3
 8006432:	f7fe fbcd 	bl	8004bd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006436:	4b0d      	ldr	r3, [pc, #52]	@ (800646c <prvCheckTasksWaitingTermination+0x54>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	3b01      	subs	r3, #1
 800643c:	4a0b      	ldr	r2, [pc, #44]	@ (800646c <prvCheckTasksWaitingTermination+0x54>)
 800643e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006440:	4b0b      	ldr	r3, [pc, #44]	@ (8006470 <prvCheckTasksWaitingTermination+0x58>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	3b01      	subs	r3, #1
 8006446:	4a0a      	ldr	r2, [pc, #40]	@ (8006470 <prvCheckTasksWaitingTermination+0x58>)
 8006448:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800644a:	f000 ffaf 	bl	80073ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 f810 	bl	8006474 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006454:	4b06      	ldr	r3, [pc, #24]	@ (8006470 <prvCheckTasksWaitingTermination+0x58>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d1e1      	bne.n	8006420 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800645c:	bf00      	nop
 800645e:	bf00      	nop
 8006460:	3708      	adds	r7, #8
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	20000e68 	.word	0x20000e68
 800646c:	20000e94 	.word	0x20000e94
 8006470:	20000e7c 	.word	0x20000e7c

08006474 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006482:	2b00      	cmp	r3, #0
 8006484:	d108      	bne.n	8006498 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800648a:	4618      	mov	r0, r3
 800648c:	f001 f92e 	bl	80076ec <vPortFree>
				vPortFree( pxTCB );
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f001 f92b 	bl	80076ec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006496:	e019      	b.n	80064cc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800649e:	2b01      	cmp	r3, #1
 80064a0:	d103      	bne.n	80064aa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f001 f922 	bl	80076ec <vPortFree>
	}
 80064a8:	e010      	b.n	80064cc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d00b      	beq.n	80064cc <prvDeleteTCB+0x58>
	__asm volatile
 80064b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	60fb      	str	r3, [r7, #12]
}
 80064c6:	bf00      	nop
 80064c8:	bf00      	nop
 80064ca:	e7fd      	b.n	80064c8 <prvDeleteTCB+0x54>
	}
 80064cc:	bf00      	nop
 80064ce:	3710      	adds	r7, #16
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064da:	4b0c      	ldr	r3, [pc, #48]	@ (800650c <prvResetNextTaskUnblockTime+0x38>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d104      	bne.n	80064ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80064e4:	4b0a      	ldr	r3, [pc, #40]	@ (8006510 <prvResetNextTaskUnblockTime+0x3c>)
 80064e6:	f04f 32ff 	mov.w	r2, #4294967295
 80064ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80064ec:	e008      	b.n	8006500 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064ee:	4b07      	ldr	r3, [pc, #28]	@ (800650c <prvResetNextTaskUnblockTime+0x38>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	4a04      	ldr	r2, [pc, #16]	@ (8006510 <prvResetNextTaskUnblockTime+0x3c>)
 80064fe:	6013      	str	r3, [r2, #0]
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	bc80      	pop	{r7}
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop
 800650c:	20000e4c 	.word	0x20000e4c
 8006510:	20000eb4 	.word	0x20000eb4

08006514 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800651a:	4b0b      	ldr	r3, [pc, #44]	@ (8006548 <xTaskGetSchedulerState+0x34>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d102      	bne.n	8006528 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006522:	2301      	movs	r3, #1
 8006524:	607b      	str	r3, [r7, #4]
 8006526:	e008      	b.n	800653a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006528:	4b08      	ldr	r3, [pc, #32]	@ (800654c <xTaskGetSchedulerState+0x38>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d102      	bne.n	8006536 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006530:	2302      	movs	r3, #2
 8006532:	607b      	str	r3, [r7, #4]
 8006534:	e001      	b.n	800653a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006536:	2300      	movs	r3, #0
 8006538:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800653a:	687b      	ldr	r3, [r7, #4]
	}
 800653c:	4618      	mov	r0, r3
 800653e:	370c      	adds	r7, #12
 8006540:	46bd      	mov	sp, r7
 8006542:	bc80      	pop	{r7}
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop
 8006548:	20000ea0 	.word	0x20000ea0
 800654c:	20000ebc 	.word	0x20000ebc

08006550 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006550:	b580      	push	{r7, lr}
 8006552:	b086      	sub	sp, #24
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800655c:	2300      	movs	r3, #0
 800655e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d058      	beq.n	8006618 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006566:	4b2f      	ldr	r3, [pc, #188]	@ (8006624 <xTaskPriorityDisinherit+0xd4>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	429a      	cmp	r2, r3
 800656e:	d00b      	beq.n	8006588 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006574:	f383 8811 	msr	BASEPRI, r3
 8006578:	f3bf 8f6f 	isb	sy
 800657c:	f3bf 8f4f 	dsb	sy
 8006580:	60fb      	str	r3, [r7, #12]
}
 8006582:	bf00      	nop
 8006584:	bf00      	nop
 8006586:	e7fd      	b.n	8006584 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10b      	bne.n	80065a8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006594:	f383 8811 	msr	BASEPRI, r3
 8006598:	f3bf 8f6f 	isb	sy
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	60bb      	str	r3, [r7, #8]
}
 80065a2:	bf00      	nop
 80065a4:	bf00      	nop
 80065a6:	e7fd      	b.n	80065a4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ac:	1e5a      	subs	r2, r3, #1
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d02c      	beq.n	8006618 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d128      	bne.n	8006618 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	3304      	adds	r3, #4
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7fe fb00 	bl	8004bd0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065dc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065e8:	4b0f      	ldr	r3, [pc, #60]	@ (8006628 <xTaskPriorityDisinherit+0xd8>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d903      	bls.n	80065f8 <xTaskPriorityDisinherit+0xa8>
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f4:	4a0c      	ldr	r2, [pc, #48]	@ (8006628 <xTaskPriorityDisinherit+0xd8>)
 80065f6:	6013      	str	r3, [r2, #0]
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065fc:	4613      	mov	r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	4413      	add	r3, r2
 8006602:	009b      	lsls	r3, r3, #2
 8006604:	4a09      	ldr	r2, [pc, #36]	@ (800662c <xTaskPriorityDisinherit+0xdc>)
 8006606:	441a      	add	r2, r3
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	3304      	adds	r3, #4
 800660c:	4619      	mov	r1, r3
 800660e:	4610      	mov	r0, r2
 8006610:	f7fe fa83 	bl	8004b1a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006614:	2301      	movs	r3, #1
 8006616:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006618:	697b      	ldr	r3, [r7, #20]
	}
 800661a:	4618      	mov	r0, r3
 800661c:	3718      	adds	r7, #24
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
 8006622:	bf00      	nop
 8006624:	200009c0 	.word	0x200009c0
 8006628:	20000e9c 	.word	0x20000e9c
 800662c:	200009c4 	.word	0x200009c4

08006630 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8006630:	b580      	push	{r7, lr}
 8006632:	b086      	sub	sp, #24
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
 800663c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800663e:	f000 fe85 	bl	800734c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006642:	4b26      	ldr	r3, [pc, #152]	@ (80066dc <xTaskNotifyWait+0xac>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800664a:	b2db      	uxtb	r3, r3
 800664c:	2b02      	cmp	r3, #2
 800664e:	d01a      	beq.n	8006686 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006650:	4b22      	ldr	r3, [pc, #136]	@ (80066dc <xTaskNotifyWait+0xac>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	43d2      	mvns	r2, r2
 800665a:	400a      	ands	r2, r1
 800665c:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800665e:	4b1f      	ldr	r3, [pc, #124]	@ (80066dc <xTaskNotifyWait+0xac>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00b      	beq.n	8006686 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800666e:	2101      	movs	r1, #1
 8006670:	6838      	ldr	r0, [r7, #0]
 8006672:	f000 f9d1 	bl	8006a18 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006676:	4b1a      	ldr	r3, [pc, #104]	@ (80066e0 <xTaskNotifyWait+0xb0>)
 8006678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800667c:	601a      	str	r2, [r3, #0]
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006686:	f000 fe91 	bl	80073ac <vPortExitCritical>

		taskENTER_CRITICAL();
 800668a:	f000 fe5f 	bl	800734c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d004      	beq.n	800669e <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006694:	4b11      	ldr	r3, [pc, #68]	@ (80066dc <xTaskNotifyWait+0xac>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800669e:	4b0f      	ldr	r3, [pc, #60]	@ (80066dc <xTaskNotifyWait+0xac>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d002      	beq.n	80066b2 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80066ac:	2300      	movs	r3, #0
 80066ae:	617b      	str	r3, [r7, #20]
 80066b0:	e008      	b.n	80066c4 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80066b2:	4b0a      	ldr	r3, [pc, #40]	@ (80066dc <xTaskNotifyWait+0xac>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	43d2      	mvns	r2, r2
 80066bc:	400a      	ands	r2, r1
 80066be:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 80066c0:	2301      	movs	r3, #1
 80066c2:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80066c4:	4b05      	ldr	r3, [pc, #20]	@ (80066dc <xTaskNotifyWait+0xac>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 80066ce:	f000 fe6d 	bl	80073ac <vPortExitCritical>

		return xReturn;
 80066d2:	697b      	ldr	r3, [r7, #20]
	}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3718      	adds	r7, #24
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	200009c0 	.word	0x200009c0
 80066e0:	e000ed04 	.word	0xe000ed04

080066e4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b08a      	sub	sp, #40	@ 0x28
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	60b9      	str	r1, [r7, #8]
 80066ee:	603b      	str	r3, [r7, #0]
 80066f0:	4613      	mov	r3, r2
 80066f2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80066f4:	2301      	movs	r3, #1
 80066f6:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10b      	bne.n	8006716 <xTaskGenericNotify+0x32>
	__asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	61bb      	str	r3, [r7, #24]
}
 8006710:	bf00      	nop
 8006712:	bf00      	nop
 8006714:	e7fd      	b.n	8006712 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800671a:	f000 fe17 	bl	800734c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d003      	beq.n	800672c <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006724:	6a3b      	ldr	r3, [r7, #32]
 8006726:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800672c:	6a3b      	ldr	r3, [r7, #32]
 800672e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006732:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006734:	6a3b      	ldr	r3, [r7, #32]
 8006736:	2202      	movs	r2, #2
 8006738:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 800673c:	79fb      	ldrb	r3, [r7, #7]
 800673e:	2b04      	cmp	r3, #4
 8006740:	d827      	bhi.n	8006792 <xTaskGenericNotify+0xae>
 8006742:	a201      	add	r2, pc, #4	@ (adr r2, 8006748 <xTaskGenericNotify+0x64>)
 8006744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006748:	080067b5 	.word	0x080067b5
 800674c:	0800675d 	.word	0x0800675d
 8006750:	0800676b 	.word	0x0800676b
 8006754:	08006777 	.word	0x08006777
 8006758:	0800677f 	.word	0x0800677f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800675c:	6a3b      	ldr	r3, [r7, #32]
 800675e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	431a      	orrs	r2, r3
 8006764:	6a3b      	ldr	r3, [r7, #32]
 8006766:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006768:	e027      	b.n	80067ba <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800676a:	6a3b      	ldr	r3, [r7, #32]
 800676c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800676e:	1c5a      	adds	r2, r3, #1
 8006770:	6a3b      	ldr	r3, [r7, #32]
 8006772:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006774:	e021      	b.n	80067ba <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8006776:	6a3b      	ldr	r3, [r7, #32]
 8006778:	68ba      	ldr	r2, [r7, #8]
 800677a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800677c:	e01d      	b.n	80067ba <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800677e:	7ffb      	ldrb	r3, [r7, #31]
 8006780:	2b02      	cmp	r3, #2
 8006782:	d003      	beq.n	800678c <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006784:	6a3b      	ldr	r3, [r7, #32]
 8006786:	68ba      	ldr	r2, [r7, #8]
 8006788:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800678a:	e016      	b.n	80067ba <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 800678c:	2300      	movs	r3, #0
 800678e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8006790:	e013      	b.n	80067ba <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006792:	6a3b      	ldr	r3, [r7, #32]
 8006794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800679a:	d00d      	beq.n	80067b8 <xTaskGenericNotify+0xd4>
	__asm volatile
 800679c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a0:	f383 8811 	msr	BASEPRI, r3
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	f3bf 8f4f 	dsb	sy
 80067ac:	617b      	str	r3, [r7, #20]
}
 80067ae:	bf00      	nop
 80067b0:	bf00      	nop
 80067b2:	e7fd      	b.n	80067b0 <xTaskGenericNotify+0xcc>
					break;
 80067b4:	bf00      	nop
 80067b6:	e000      	b.n	80067ba <xTaskGenericNotify+0xd6>

					break;
 80067b8:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80067ba:	7ffb      	ldrb	r3, [r7, #31]
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d13b      	bne.n	8006838 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067c0:	6a3b      	ldr	r3, [r7, #32]
 80067c2:	3304      	adds	r3, #4
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7fe fa03 	bl	8004bd0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80067ca:	6a3b      	ldr	r3, [r7, #32]
 80067cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006848 <xTaskGenericNotify+0x164>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d903      	bls.n	80067de <xTaskGenericNotify+0xfa>
 80067d6:	6a3b      	ldr	r3, [r7, #32]
 80067d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067da:	4a1b      	ldr	r2, [pc, #108]	@ (8006848 <xTaskGenericNotify+0x164>)
 80067dc:	6013      	str	r3, [r2, #0]
 80067de:	6a3b      	ldr	r3, [r7, #32]
 80067e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067e2:	4613      	mov	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	4413      	add	r3, r2
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	4a18      	ldr	r2, [pc, #96]	@ (800684c <xTaskGenericNotify+0x168>)
 80067ec:	441a      	add	r2, r3
 80067ee:	6a3b      	ldr	r3, [r7, #32]
 80067f0:	3304      	adds	r3, #4
 80067f2:	4619      	mov	r1, r3
 80067f4:	4610      	mov	r0, r2
 80067f6:	f7fe f990 	bl	8004b1a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80067fa:	6a3b      	ldr	r3, [r7, #32]
 80067fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d00b      	beq.n	800681a <xTaskGenericNotify+0x136>
	__asm volatile
 8006802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006806:	f383 8811 	msr	BASEPRI, r3
 800680a:	f3bf 8f6f 	isb	sy
 800680e:	f3bf 8f4f 	dsb	sy
 8006812:	613b      	str	r3, [r7, #16]
}
 8006814:	bf00      	nop
 8006816:	bf00      	nop
 8006818:	e7fd      	b.n	8006816 <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800681a:	6a3b      	ldr	r3, [r7, #32]
 800681c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800681e:	4b0c      	ldr	r3, [pc, #48]	@ (8006850 <xTaskGenericNotify+0x16c>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006824:	429a      	cmp	r2, r3
 8006826:	d907      	bls.n	8006838 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8006828:	4b0a      	ldr	r3, [pc, #40]	@ (8006854 <xTaskGenericNotify+0x170>)
 800682a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800682e:	601a      	str	r2, [r3, #0]
 8006830:	f3bf 8f4f 	dsb	sy
 8006834:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006838:	f000 fdb8 	bl	80073ac <vPortExitCritical>

		return xReturn;
 800683c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800683e:	4618      	mov	r0, r3
 8006840:	3728      	adds	r7, #40	@ 0x28
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	20000e9c 	.word	0x20000e9c
 800684c:	200009c4 	.word	0x200009c4
 8006850:	200009c0 	.word	0x200009c0
 8006854:	e000ed04 	.word	0xe000ed04

08006858 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006858:	b580      	push	{r7, lr}
 800685a:	b08e      	sub	sp, #56	@ 0x38
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	603b      	str	r3, [r7, #0]
 8006864:	4613      	mov	r3, r2
 8006866:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8006868:	2301      	movs	r3, #1
 800686a:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d10b      	bne.n	800688a <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8006872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006876:	f383 8811 	msr	BASEPRI, r3
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006884:	bf00      	nop
 8006886:	bf00      	nop
 8006888:	e7fd      	b.n	8006886 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800688a:	f000 fe21 	bl	80074d0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8006892:	f3ef 8211 	mrs	r2, BASEPRI
 8006896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800689a:	f383 8811 	msr	BASEPRI, r3
 800689e:	f3bf 8f6f 	isb	sy
 80068a2:	f3bf 8f4f 	dsb	sy
 80068a6:	623a      	str	r2, [r7, #32]
 80068a8:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80068aa:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80068ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d003      	beq.n	80068bc <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80068b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80068bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068be:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80068c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80068c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c8:	2202      	movs	r2, #2
 80068ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 80068ce:	79fb      	ldrb	r3, [r7, #7]
 80068d0:	2b04      	cmp	r3, #4
 80068d2:	d829      	bhi.n	8006928 <xTaskGenericNotifyFromISR+0xd0>
 80068d4:	a201      	add	r2, pc, #4	@ (adr r2, 80068dc <xTaskGenericNotifyFromISR+0x84>)
 80068d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068da:	bf00      	nop
 80068dc:	0800694b 	.word	0x0800694b
 80068e0:	080068f1 	.word	0x080068f1
 80068e4:	080068ff 	.word	0x080068ff
 80068e8:	0800690b 	.word	0x0800690b
 80068ec:	08006913 	.word	0x08006913
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80068f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	431a      	orrs	r2, r3
 80068f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fa:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80068fc:	e028      	b.n	8006950 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80068fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006906:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006908:	e022      	b.n	8006950 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800690a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800690c:	68ba      	ldr	r2, [r7, #8]
 800690e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006910:	e01e      	b.n	8006950 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006912:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006916:	2b02      	cmp	r3, #2
 8006918:	d003      	beq.n	8006922 <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800691a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800691c:	68ba      	ldr	r2, [r7, #8]
 800691e:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006920:	e016      	b.n	8006950 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 8006922:	2300      	movs	r3, #0
 8006924:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8006926:	e013      	b.n	8006950 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800692c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006930:	d00d      	beq.n	800694e <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 8006932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006936:	f383 8811 	msr	BASEPRI, r3
 800693a:	f3bf 8f6f 	isb	sy
 800693e:	f3bf 8f4f 	dsb	sy
 8006942:	61bb      	str	r3, [r7, #24]
}
 8006944:	bf00      	nop
 8006946:	bf00      	nop
 8006948:	e7fd      	b.n	8006946 <xTaskGenericNotifyFromISR+0xee>
					break;
 800694a:	bf00      	nop
 800694c:	e000      	b.n	8006950 <xTaskGenericNotifyFromISR+0xf8>
					break;
 800694e:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006950:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006954:	2b01      	cmp	r3, #1
 8006956:	d147      	bne.n	80069e8 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00b      	beq.n	8006978 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8006960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006964:	f383 8811 	msr	BASEPRI, r3
 8006968:	f3bf 8f6f 	isb	sy
 800696c:	f3bf 8f4f 	dsb	sy
 8006970:	617b      	str	r3, [r7, #20]
}
 8006972:	bf00      	nop
 8006974:	bf00      	nop
 8006976:	e7fd      	b.n	8006974 <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006978:	4b21      	ldr	r3, [pc, #132]	@ (8006a00 <xTaskGenericNotifyFromISR+0x1a8>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d11d      	bne.n	80069bc <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006982:	3304      	adds	r3, #4
 8006984:	4618      	mov	r0, r3
 8006986:	f7fe f923 	bl	8004bd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800698a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800698c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800698e:	4b1d      	ldr	r3, [pc, #116]	@ (8006a04 <xTaskGenericNotifyFromISR+0x1ac>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	429a      	cmp	r2, r3
 8006994:	d903      	bls.n	800699e <xTaskGenericNotifyFromISR+0x146>
 8006996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699a:	4a1a      	ldr	r2, [pc, #104]	@ (8006a04 <xTaskGenericNotifyFromISR+0x1ac>)
 800699c:	6013      	str	r3, [r2, #0]
 800699e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069a2:	4613      	mov	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	4413      	add	r3, r2
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	4a17      	ldr	r2, [pc, #92]	@ (8006a08 <xTaskGenericNotifyFromISR+0x1b0>)
 80069ac:	441a      	add	r2, r3
 80069ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b0:	3304      	adds	r3, #4
 80069b2:	4619      	mov	r1, r3
 80069b4:	4610      	mov	r0, r2
 80069b6:	f7fe f8b0 	bl	8004b1a <vListInsertEnd>
 80069ba:	e005      	b.n	80069c8 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80069bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069be:	3318      	adds	r3, #24
 80069c0:	4619      	mov	r1, r3
 80069c2:	4812      	ldr	r0, [pc, #72]	@ (8006a0c <xTaskGenericNotifyFromISR+0x1b4>)
 80069c4:	f7fe f8a9 	bl	8004b1a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80069c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069cc:	4b10      	ldr	r3, [pc, #64]	@ (8006a10 <xTaskGenericNotifyFromISR+0x1b8>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d908      	bls.n	80069e8 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80069d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d002      	beq.n	80069e2 <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80069dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069de:	2201      	movs	r2, #1
 80069e0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80069e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006a14 <xTaskGenericNotifyFromISR+0x1bc>)
 80069e4:	2201      	movs	r2, #1
 80069e6:	601a      	str	r2, [r3, #0]
 80069e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ea:	613b      	str	r3, [r7, #16]
	__asm volatile
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	f383 8811 	msr	BASEPRI, r3
}
 80069f2:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80069f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3738      	adds	r7, #56	@ 0x38
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	20000ebc 	.word	0x20000ebc
 8006a04:	20000e9c 	.word	0x20000e9c
 8006a08:	200009c4 	.word	0x200009c4
 8006a0c:	20000e54 	.word	0x20000e54
 8006a10:	200009c0 	.word	0x200009c0
 8006a14:	20000ea8 	.word	0x20000ea8

08006a18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
 8006a20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006a22:	4b21      	ldr	r3, [pc, #132]	@ (8006aa8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a28:	4b20      	ldr	r3, [pc, #128]	@ (8006aac <prvAddCurrentTaskToDelayedList+0x94>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	3304      	adds	r3, #4
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f7fe f8ce 	bl	8004bd0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a3a:	d10a      	bne.n	8006a52 <prvAddCurrentTaskToDelayedList+0x3a>
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d007      	beq.n	8006a52 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a42:	4b1a      	ldr	r3, [pc, #104]	@ (8006aac <prvAddCurrentTaskToDelayedList+0x94>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3304      	adds	r3, #4
 8006a48:	4619      	mov	r1, r3
 8006a4a:	4819      	ldr	r0, [pc, #100]	@ (8006ab0 <prvAddCurrentTaskToDelayedList+0x98>)
 8006a4c:	f7fe f865 	bl	8004b1a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006a50:	e026      	b.n	8006aa0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006a52:	68fa      	ldr	r2, [r7, #12]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4413      	add	r3, r2
 8006a58:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006a5a:	4b14      	ldr	r3, [pc, #80]	@ (8006aac <prvAddCurrentTaskToDelayedList+0x94>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006a62:	68ba      	ldr	r2, [r7, #8]
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d209      	bcs.n	8006a7e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a6a:	4b12      	ldr	r3, [pc, #72]	@ (8006ab4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8006aac <prvAddCurrentTaskToDelayedList+0x94>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	3304      	adds	r3, #4
 8006a74:	4619      	mov	r1, r3
 8006a76:	4610      	mov	r0, r2
 8006a78:	f7fe f872 	bl	8004b60 <vListInsert>
}
 8006a7c:	e010      	b.n	8006aa0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8006ab8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	4b0a      	ldr	r3, [pc, #40]	@ (8006aac <prvAddCurrentTaskToDelayedList+0x94>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	3304      	adds	r3, #4
 8006a88:	4619      	mov	r1, r3
 8006a8a:	4610      	mov	r0, r2
 8006a8c:	f7fe f868 	bl	8004b60 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006a90:	4b0a      	ldr	r3, [pc, #40]	@ (8006abc <prvAddCurrentTaskToDelayedList+0xa4>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68ba      	ldr	r2, [r7, #8]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d202      	bcs.n	8006aa0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006a9a:	4a08      	ldr	r2, [pc, #32]	@ (8006abc <prvAddCurrentTaskToDelayedList+0xa4>)
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	6013      	str	r3, [r2, #0]
}
 8006aa0:	bf00      	nop
 8006aa2:	3710      	adds	r7, #16
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	20000e98 	.word	0x20000e98
 8006aac:	200009c0 	.word	0x200009c0
 8006ab0:	20000e80 	.word	0x20000e80
 8006ab4:	20000e50 	.word	0x20000e50
 8006ab8:	20000e4c 	.word	0x20000e4c
 8006abc:	20000eb4 	.word	0x20000eb4

08006ac0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b08a      	sub	sp, #40	@ 0x28
 8006ac4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006aca:	f000 fb11 	bl	80070f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006ace:	4b1d      	ldr	r3, [pc, #116]	@ (8006b44 <xTimerCreateTimerTask+0x84>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d021      	beq.n	8006b1a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006ada:	2300      	movs	r3, #0
 8006adc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006ade:	1d3a      	adds	r2, r7, #4
 8006ae0:	f107 0108 	add.w	r1, r7, #8
 8006ae4:	f107 030c 	add.w	r3, r7, #12
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f7fd ffd1 	bl	8004a90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006aee:	6879      	ldr	r1, [r7, #4]
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	9202      	str	r2, [sp, #8]
 8006af6:	9301      	str	r3, [sp, #4]
 8006af8:	2302      	movs	r3, #2
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	2300      	movs	r3, #0
 8006afe:	460a      	mov	r2, r1
 8006b00:	4911      	ldr	r1, [pc, #68]	@ (8006b48 <xTimerCreateTimerTask+0x88>)
 8006b02:	4812      	ldr	r0, [pc, #72]	@ (8006b4c <xTimerCreateTimerTask+0x8c>)
 8006b04:	f7fe fe82 	bl	800580c <xTaskCreateStatic>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	4a11      	ldr	r2, [pc, #68]	@ (8006b50 <xTimerCreateTimerTask+0x90>)
 8006b0c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006b0e:	4b10      	ldr	r3, [pc, #64]	@ (8006b50 <xTimerCreateTimerTask+0x90>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d001      	beq.n	8006b1a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006b16:	2301      	movs	r3, #1
 8006b18:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d10b      	bne.n	8006b38 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b24:	f383 8811 	msr	BASEPRI, r3
 8006b28:	f3bf 8f6f 	isb	sy
 8006b2c:	f3bf 8f4f 	dsb	sy
 8006b30:	613b      	str	r3, [r7, #16]
}
 8006b32:	bf00      	nop
 8006b34:	bf00      	nop
 8006b36:	e7fd      	b.n	8006b34 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006b38:	697b      	ldr	r3, [r7, #20]
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3718      	adds	r7, #24
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	20000ef0 	.word	0x20000ef0
 8006b48:	080079f0 	.word	0x080079f0
 8006b4c:	08006c8d 	.word	0x08006c8d
 8006b50:	20000ef4 	.word	0x20000ef4

08006b54 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b08a      	sub	sp, #40	@ 0x28
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	607a      	str	r2, [r7, #4]
 8006b60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006b62:	2300      	movs	r3, #0
 8006b64:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d10b      	bne.n	8006b84 <xTimerGenericCommand+0x30>
	__asm volatile
 8006b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b70:	f383 8811 	msr	BASEPRI, r3
 8006b74:	f3bf 8f6f 	isb	sy
 8006b78:	f3bf 8f4f 	dsb	sy
 8006b7c:	623b      	str	r3, [r7, #32]
}
 8006b7e:	bf00      	nop
 8006b80:	bf00      	nop
 8006b82:	e7fd      	b.n	8006b80 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006b84:	4b19      	ldr	r3, [pc, #100]	@ (8006bec <xTimerGenericCommand+0x98>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d02a      	beq.n	8006be2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2b05      	cmp	r3, #5
 8006b9c:	dc18      	bgt.n	8006bd0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006b9e:	f7ff fcb9 	bl	8006514 <xTaskGetSchedulerState>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	2b02      	cmp	r3, #2
 8006ba6:	d109      	bne.n	8006bbc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006ba8:	4b10      	ldr	r3, [pc, #64]	@ (8006bec <xTimerGenericCommand+0x98>)
 8006baa:	6818      	ldr	r0, [r3, #0]
 8006bac:	f107 0110 	add.w	r1, r7, #16
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bb4:	f7fe f97c 	bl	8004eb0 <xQueueGenericSend>
 8006bb8:	6278      	str	r0, [r7, #36]	@ 0x24
 8006bba:	e012      	b.n	8006be2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8006bec <xTimerGenericCommand+0x98>)
 8006bbe:	6818      	ldr	r0, [r3, #0]
 8006bc0:	f107 0110 	add.w	r1, r7, #16
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f7fe f972 	bl	8004eb0 <xQueueGenericSend>
 8006bcc:	6278      	str	r0, [r7, #36]	@ 0x24
 8006bce:	e008      	b.n	8006be2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006bd0:	4b06      	ldr	r3, [pc, #24]	@ (8006bec <xTimerGenericCommand+0x98>)
 8006bd2:	6818      	ldr	r0, [r3, #0]
 8006bd4:	f107 0110 	add.w	r1, r7, #16
 8006bd8:	2300      	movs	r3, #0
 8006bda:	683a      	ldr	r2, [r7, #0]
 8006bdc:	f7fe fa6a 	bl	80050b4 <xQueueGenericSendFromISR>
 8006be0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3728      	adds	r7, #40	@ 0x28
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}
 8006bec:	20000ef0 	.word	0x20000ef0

08006bf0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b088      	sub	sp, #32
 8006bf4:	af02      	add	r7, sp, #8
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bfa:	4b23      	ldr	r3, [pc, #140]	@ (8006c88 <prvProcessExpiredTimer+0x98>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	3304      	adds	r3, #4
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7fd ffe1 	bl	8004bd0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c14:	f003 0304 	and.w	r3, r3, #4
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d023      	beq.n	8006c64 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	699a      	ldr	r2, [r3, #24]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	18d1      	adds	r1, r2, r3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	683a      	ldr	r2, [r7, #0]
 8006c28:	6978      	ldr	r0, [r7, #20]
 8006c2a:	f000 f8d3 	bl	8006dd4 <prvInsertTimerInActiveList>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d020      	beq.n	8006c76 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006c34:	2300      	movs	r3, #0
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	2300      	movs	r3, #0
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	2100      	movs	r1, #0
 8006c3e:	6978      	ldr	r0, [r7, #20]
 8006c40:	f7ff ff88 	bl	8006b54 <xTimerGenericCommand>
 8006c44:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d114      	bne.n	8006c76 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c50:	f383 8811 	msr	BASEPRI, r3
 8006c54:	f3bf 8f6f 	isb	sy
 8006c58:	f3bf 8f4f 	dsb	sy
 8006c5c:	60fb      	str	r3, [r7, #12]
}
 8006c5e:	bf00      	nop
 8006c60:	bf00      	nop
 8006c62:	e7fd      	b.n	8006c60 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c6a:	f023 0301 	bic.w	r3, r3, #1
 8006c6e:	b2da      	uxtb	r2, r3
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	6978      	ldr	r0, [r7, #20]
 8006c7c:	4798      	blx	r3
}
 8006c7e:	bf00      	nop
 8006c80:	3718      	adds	r7, #24
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	20000ee8 	.word	0x20000ee8

08006c8c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006c94:	f107 0308 	add.w	r3, r7, #8
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f000 f859 	bl	8006d50 <prvGetNextExpireTime>
 8006c9e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f000 f805 	bl	8006cb4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006caa:	f000 f8d5 	bl	8006e58 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006cae:	bf00      	nop
 8006cb0:	e7f0      	b.n	8006c94 <prvTimerTask+0x8>
	...

08006cb4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006cbe:	f7ff f833 	bl	8005d28 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006cc2:	f107 0308 	add.w	r3, r7, #8
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f000 f864 	bl	8006d94 <prvSampleTimeNow>
 8006ccc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d130      	bne.n	8006d36 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10a      	bne.n	8006cf0 <prvProcessTimerOrBlockTask+0x3c>
 8006cda:	687a      	ldr	r2, [r7, #4]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d806      	bhi.n	8006cf0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006ce2:	f7ff f82f 	bl	8005d44 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006ce6:	68f9      	ldr	r1, [r7, #12]
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f7ff ff81 	bl	8006bf0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006cee:	e024      	b.n	8006d3a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d008      	beq.n	8006d08 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006cf6:	4b13      	ldr	r3, [pc, #76]	@ (8006d44 <prvProcessTimerOrBlockTask+0x90>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d101      	bne.n	8006d04 <prvProcessTimerOrBlockTask+0x50>
 8006d00:	2301      	movs	r3, #1
 8006d02:	e000      	b.n	8006d06 <prvProcessTimerOrBlockTask+0x52>
 8006d04:	2300      	movs	r3, #0
 8006d06:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006d08:	4b0f      	ldr	r3, [pc, #60]	@ (8006d48 <prvProcessTimerOrBlockTask+0x94>)
 8006d0a:	6818      	ldr	r0, [r3, #0]
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	1ad3      	subs	r3, r2, r3
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	4619      	mov	r1, r3
 8006d16:	f7fe fd45 	bl	80057a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006d1a:	f7ff f813 	bl	8005d44 <xTaskResumeAll>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d10a      	bne.n	8006d3a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006d24:	4b09      	ldr	r3, [pc, #36]	@ (8006d4c <prvProcessTimerOrBlockTask+0x98>)
 8006d26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d2a:	601a      	str	r2, [r3, #0]
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	f3bf 8f6f 	isb	sy
}
 8006d34:	e001      	b.n	8006d3a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006d36:	f7ff f805 	bl	8005d44 <xTaskResumeAll>
}
 8006d3a:	bf00      	nop
 8006d3c:	3710      	adds	r7, #16
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	20000eec 	.word	0x20000eec
 8006d48:	20000ef0 	.word	0x20000ef0
 8006d4c:	e000ed04 	.word	0xe000ed04

08006d50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006d58:	4b0d      	ldr	r3, [pc, #52]	@ (8006d90 <prvGetNextExpireTime+0x40>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d101      	bne.n	8006d66 <prvGetNextExpireTime+0x16>
 8006d62:	2201      	movs	r2, #1
 8006d64:	e000      	b.n	8006d68 <prvGetNextExpireTime+0x18>
 8006d66:	2200      	movs	r2, #0
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d105      	bne.n	8006d80 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006d74:	4b06      	ldr	r3, [pc, #24]	@ (8006d90 <prvGetNextExpireTime+0x40>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	60fb      	str	r3, [r7, #12]
 8006d7e:	e001      	b.n	8006d84 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006d80:	2300      	movs	r3, #0
 8006d82:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006d84:	68fb      	ldr	r3, [r7, #12]
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3714      	adds	r7, #20
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bc80      	pop	{r7}
 8006d8e:	4770      	bx	lr
 8006d90:	20000ee8 	.word	0x20000ee8

08006d94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b084      	sub	sp, #16
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006d9c:	f7ff f870 	bl	8005e80 <xTaskGetTickCount>
 8006da0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006da2:	4b0b      	ldr	r3, [pc, #44]	@ (8006dd0 <prvSampleTimeNow+0x3c>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68fa      	ldr	r2, [r7, #12]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d205      	bcs.n	8006db8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006dac:	f000 f93a 	bl	8007024 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	601a      	str	r2, [r3, #0]
 8006db6:	e002      	b.n	8006dbe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006dbe:	4a04      	ldr	r2, [pc, #16]	@ (8006dd0 <prvSampleTimeNow+0x3c>)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3710      	adds	r7, #16
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	20000ef8 	.word	0x20000ef8

08006dd4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	607a      	str	r2, [r7, #4]
 8006de0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006de2:	2300      	movs	r3, #0
 8006de4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	68ba      	ldr	r2, [r7, #8]
 8006dea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006df2:	68ba      	ldr	r2, [r7, #8]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d812      	bhi.n	8006e20 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	1ad2      	subs	r2, r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d302      	bcc.n	8006e0e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	617b      	str	r3, [r7, #20]
 8006e0c:	e01b      	b.n	8006e46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006e0e:	4b10      	ldr	r3, [pc, #64]	@ (8006e50 <prvInsertTimerInActiveList+0x7c>)
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	3304      	adds	r3, #4
 8006e16:	4619      	mov	r1, r3
 8006e18:	4610      	mov	r0, r2
 8006e1a:	f7fd fea1 	bl	8004b60 <vListInsert>
 8006e1e:	e012      	b.n	8006e46 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d206      	bcs.n	8006e36 <prvInsertTimerInActiveList+0x62>
 8006e28:	68ba      	ldr	r2, [r7, #8]
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d302      	bcc.n	8006e36 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006e30:	2301      	movs	r3, #1
 8006e32:	617b      	str	r3, [r7, #20]
 8006e34:	e007      	b.n	8006e46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e36:	4b07      	ldr	r3, [pc, #28]	@ (8006e54 <prvInsertTimerInActiveList+0x80>)
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	4619      	mov	r1, r3
 8006e40:	4610      	mov	r0, r2
 8006e42:	f7fd fe8d 	bl	8004b60 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006e46:	697b      	ldr	r3, [r7, #20]
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	20000eec 	.word	0x20000eec
 8006e54:	20000ee8 	.word	0x20000ee8

08006e58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b08e      	sub	sp, #56	@ 0x38
 8006e5c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006e5e:	e0ce      	b.n	8006ffe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	da19      	bge.n	8006e9a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006e66:	1d3b      	adds	r3, r7, #4
 8006e68:	3304      	adds	r3, #4
 8006e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d10b      	bne.n	8006e8a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e76:	f383 8811 	msr	BASEPRI, r3
 8006e7a:	f3bf 8f6f 	isb	sy
 8006e7e:	f3bf 8f4f 	dsb	sy
 8006e82:	61fb      	str	r3, [r7, #28]
}
 8006e84:	bf00      	nop
 8006e86:	bf00      	nop
 8006e88:	e7fd      	b.n	8006e86 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e90:	6850      	ldr	r0, [r2, #4]
 8006e92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e94:	6892      	ldr	r2, [r2, #8]
 8006e96:	4611      	mov	r1, r2
 8006e98:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	f2c0 80ae 	blt.w	8006ffe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea8:	695b      	ldr	r3, [r3, #20]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d004      	beq.n	8006eb8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f7fd fe8c 	bl	8004bd0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006eb8:	463b      	mov	r3, r7
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f7ff ff6a 	bl	8006d94 <prvSampleTimeNow>
 8006ec0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2b09      	cmp	r3, #9
 8006ec6:	f200 8097 	bhi.w	8006ff8 <prvProcessReceivedCommands+0x1a0>
 8006eca:	a201      	add	r2, pc, #4	@ (adr r2, 8006ed0 <prvProcessReceivedCommands+0x78>)
 8006ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed0:	08006ef9 	.word	0x08006ef9
 8006ed4:	08006ef9 	.word	0x08006ef9
 8006ed8:	08006ef9 	.word	0x08006ef9
 8006edc:	08006f6f 	.word	0x08006f6f
 8006ee0:	08006f83 	.word	0x08006f83
 8006ee4:	08006fcf 	.word	0x08006fcf
 8006ee8:	08006ef9 	.word	0x08006ef9
 8006eec:	08006ef9 	.word	0x08006ef9
 8006ef0:	08006f6f 	.word	0x08006f6f
 8006ef4:	08006f83 	.word	0x08006f83
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006efa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006efe:	f043 0301 	orr.w	r3, r3, #1
 8006f02:	b2da      	uxtb	r2, r3
 8006f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006f0a:	68ba      	ldr	r2, [r7, #8]
 8006f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	18d1      	adds	r1, r2, r3
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f18:	f7ff ff5c 	bl	8006dd4 <prvInsertTimerInActiveList>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d06c      	beq.n	8006ffc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f24:	6a1b      	ldr	r3, [r3, #32]
 8006f26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f28:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f30:	f003 0304 	and.w	r3, r3, #4
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d061      	beq.n	8006ffc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f3c:	699b      	ldr	r3, [r3, #24]
 8006f3e:	441a      	add	r2, r3
 8006f40:	2300      	movs	r3, #0
 8006f42:	9300      	str	r3, [sp, #0]
 8006f44:	2300      	movs	r3, #0
 8006f46:	2100      	movs	r1, #0
 8006f48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f4a:	f7ff fe03 	bl	8006b54 <xTimerGenericCommand>
 8006f4e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006f50:	6a3b      	ldr	r3, [r7, #32]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d152      	bne.n	8006ffc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f5a:	f383 8811 	msr	BASEPRI, r3
 8006f5e:	f3bf 8f6f 	isb	sy
 8006f62:	f3bf 8f4f 	dsb	sy
 8006f66:	61bb      	str	r3, [r7, #24]
}
 8006f68:	bf00      	nop
 8006f6a:	bf00      	nop
 8006f6c:	e7fd      	b.n	8006f6a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f74:	f023 0301 	bic.w	r3, r3, #1
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006f80:	e03d      	b.n	8006ffe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f88:	f043 0301 	orr.w	r3, r3, #1
 8006f8c:	b2da      	uxtb	r2, r3
 8006f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f90:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006f94:	68ba      	ldr	r2, [r7, #8]
 8006f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f98:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d10b      	bne.n	8006fba <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa6:	f383 8811 	msr	BASEPRI, r3
 8006faa:	f3bf 8f6f 	isb	sy
 8006fae:	f3bf 8f4f 	dsb	sy
 8006fb2:	617b      	str	r3, [r7, #20]
}
 8006fb4:	bf00      	nop
 8006fb6:	bf00      	nop
 8006fb8:	e7fd      	b.n	8006fb6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fbc:	699a      	ldr	r2, [r3, #24]
 8006fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc0:	18d1      	adds	r1, r2, r3
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fc8:	f7ff ff04 	bl	8006dd4 <prvInsertTimerInActiveList>
					break;
 8006fcc:	e017      	b.n	8006ffe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006fd4:	f003 0302 	and.w	r3, r3, #2
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d103      	bne.n	8006fe4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006fdc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fde:	f000 fb85 	bl	80076ec <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006fe2:	e00c      	b.n	8006ffe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006fea:	f023 0301 	bic.w	r3, r3, #1
 8006fee:	b2da      	uxtb	r2, r3
 8006ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ff2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006ff6:	e002      	b.n	8006ffe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006ff8:	bf00      	nop
 8006ffa:	e000      	b.n	8006ffe <prvProcessReceivedCommands+0x1a6>
					break;
 8006ffc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ffe:	4b08      	ldr	r3, [pc, #32]	@ (8007020 <prvProcessReceivedCommands+0x1c8>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	1d39      	adds	r1, r7, #4
 8007004:	2200      	movs	r2, #0
 8007006:	4618      	mov	r0, r3
 8007008:	f7fe f8f2 	bl	80051f0 <xQueueReceive>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	f47f af26 	bne.w	8006e60 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007014:	bf00      	nop
 8007016:	bf00      	nop
 8007018:	3730      	adds	r7, #48	@ 0x30
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	20000ef0 	.word	0x20000ef0

08007024 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b088      	sub	sp, #32
 8007028:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800702a:	e049      	b.n	80070c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800702c:	4b2e      	ldr	r3, [pc, #184]	@ (80070e8 <prvSwitchTimerLists+0xc4>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007036:	4b2c      	ldr	r3, [pc, #176]	@ (80070e8 <prvSwitchTimerLists+0xc4>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	68db      	ldr	r3, [r3, #12]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	3304      	adds	r3, #4
 8007044:	4618      	mov	r0, r3
 8007046:	f7fd fdc3 	bl	8004bd0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007058:	f003 0304 	and.w	r3, r3, #4
 800705c:	2b00      	cmp	r3, #0
 800705e:	d02f      	beq.n	80070c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	699b      	ldr	r3, [r3, #24]
 8007064:	693a      	ldr	r2, [r7, #16]
 8007066:	4413      	add	r3, r2
 8007068:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800706a:	68ba      	ldr	r2, [r7, #8]
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	429a      	cmp	r2, r3
 8007070:	d90e      	bls.n	8007090 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	68ba      	ldr	r2, [r7, #8]
 8007076:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	68fa      	ldr	r2, [r7, #12]
 800707c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800707e:	4b1a      	ldr	r3, [pc, #104]	@ (80070e8 <prvSwitchTimerLists+0xc4>)
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	3304      	adds	r3, #4
 8007086:	4619      	mov	r1, r3
 8007088:	4610      	mov	r0, r2
 800708a:	f7fd fd69 	bl	8004b60 <vListInsert>
 800708e:	e017      	b.n	80070c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007090:	2300      	movs	r3, #0
 8007092:	9300      	str	r3, [sp, #0]
 8007094:	2300      	movs	r3, #0
 8007096:	693a      	ldr	r2, [r7, #16]
 8007098:	2100      	movs	r1, #0
 800709a:	68f8      	ldr	r0, [r7, #12]
 800709c:	f7ff fd5a 	bl	8006b54 <xTimerGenericCommand>
 80070a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d10b      	bne.n	80070c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80070a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ac:	f383 8811 	msr	BASEPRI, r3
 80070b0:	f3bf 8f6f 	isb	sy
 80070b4:	f3bf 8f4f 	dsb	sy
 80070b8:	603b      	str	r3, [r7, #0]
}
 80070ba:	bf00      	nop
 80070bc:	bf00      	nop
 80070be:	e7fd      	b.n	80070bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80070c0:	4b09      	ldr	r3, [pc, #36]	@ (80070e8 <prvSwitchTimerLists+0xc4>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1b0      	bne.n	800702c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80070ca:	4b07      	ldr	r3, [pc, #28]	@ (80070e8 <prvSwitchTimerLists+0xc4>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80070d0:	4b06      	ldr	r3, [pc, #24]	@ (80070ec <prvSwitchTimerLists+0xc8>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a04      	ldr	r2, [pc, #16]	@ (80070e8 <prvSwitchTimerLists+0xc4>)
 80070d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80070d8:	4a04      	ldr	r2, [pc, #16]	@ (80070ec <prvSwitchTimerLists+0xc8>)
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	6013      	str	r3, [r2, #0]
}
 80070de:	bf00      	nop
 80070e0:	3718      	adds	r7, #24
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop
 80070e8:	20000ee8 	.word	0x20000ee8
 80070ec:	20000eec 	.word	0x20000eec

080070f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80070f6:	f000 f929 	bl	800734c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80070fa:	4b15      	ldr	r3, [pc, #84]	@ (8007150 <prvCheckForValidListAndQueue+0x60>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d120      	bne.n	8007144 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007102:	4814      	ldr	r0, [pc, #80]	@ (8007154 <prvCheckForValidListAndQueue+0x64>)
 8007104:	f7fd fcde 	bl	8004ac4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007108:	4813      	ldr	r0, [pc, #76]	@ (8007158 <prvCheckForValidListAndQueue+0x68>)
 800710a:	f7fd fcdb 	bl	8004ac4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800710e:	4b13      	ldr	r3, [pc, #76]	@ (800715c <prvCheckForValidListAndQueue+0x6c>)
 8007110:	4a10      	ldr	r2, [pc, #64]	@ (8007154 <prvCheckForValidListAndQueue+0x64>)
 8007112:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007114:	4b12      	ldr	r3, [pc, #72]	@ (8007160 <prvCheckForValidListAndQueue+0x70>)
 8007116:	4a10      	ldr	r2, [pc, #64]	@ (8007158 <prvCheckForValidListAndQueue+0x68>)
 8007118:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800711a:	2300      	movs	r3, #0
 800711c:	9300      	str	r3, [sp, #0]
 800711e:	4b11      	ldr	r3, [pc, #68]	@ (8007164 <prvCheckForValidListAndQueue+0x74>)
 8007120:	4a11      	ldr	r2, [pc, #68]	@ (8007168 <prvCheckForValidListAndQueue+0x78>)
 8007122:	2110      	movs	r1, #16
 8007124:	200a      	movs	r0, #10
 8007126:	f7fd fde7 	bl	8004cf8 <xQueueGenericCreateStatic>
 800712a:	4603      	mov	r3, r0
 800712c:	4a08      	ldr	r2, [pc, #32]	@ (8007150 <prvCheckForValidListAndQueue+0x60>)
 800712e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007130:	4b07      	ldr	r3, [pc, #28]	@ (8007150 <prvCheckForValidListAndQueue+0x60>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d005      	beq.n	8007144 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007138:	4b05      	ldr	r3, [pc, #20]	@ (8007150 <prvCheckForValidListAndQueue+0x60>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	490b      	ldr	r1, [pc, #44]	@ (800716c <prvCheckForValidListAndQueue+0x7c>)
 800713e:	4618      	mov	r0, r3
 8007140:	f7fe fb08 	bl	8005754 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007144:	f000 f932 	bl	80073ac <vPortExitCritical>
}
 8007148:	bf00      	nop
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	20000ef0 	.word	0x20000ef0
 8007154:	20000ec0 	.word	0x20000ec0
 8007158:	20000ed4 	.word	0x20000ed4
 800715c:	20000ee8 	.word	0x20000ee8
 8007160:	20000eec 	.word	0x20000eec
 8007164:	20000f9c 	.word	0x20000f9c
 8007168:	20000efc 	.word	0x20000efc
 800716c:	080079f8 	.word	0x080079f8

08007170 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	60b9      	str	r1, [r7, #8]
 800717a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	3b04      	subs	r3, #4
 8007180:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007188:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	3b04      	subs	r3, #4
 800718e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f023 0201 	bic.w	r2, r3, #1
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	3b04      	subs	r3, #4
 800719e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80071a0:	4a08      	ldr	r2, [pc, #32]	@ (80071c4 <pxPortInitialiseStack+0x54>)
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	3b14      	subs	r3, #20
 80071aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80071ac:	687a      	ldr	r2, [r7, #4]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	3b20      	subs	r3, #32
 80071b6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80071b8:	68fb      	ldr	r3, [r7, #12]
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3714      	adds	r7, #20
 80071be:	46bd      	mov	sp, r7
 80071c0:	bc80      	pop	{r7}
 80071c2:	4770      	bx	lr
 80071c4:	080071c9 	.word	0x080071c9

080071c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80071c8:	b480      	push	{r7}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80071ce:	2300      	movs	r3, #0
 80071d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80071d2:	4b12      	ldr	r3, [pc, #72]	@ (800721c <prvTaskExitError+0x54>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071da:	d00b      	beq.n	80071f4 <prvTaskExitError+0x2c>
	__asm volatile
 80071dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e0:	f383 8811 	msr	BASEPRI, r3
 80071e4:	f3bf 8f6f 	isb	sy
 80071e8:	f3bf 8f4f 	dsb	sy
 80071ec:	60fb      	str	r3, [r7, #12]
}
 80071ee:	bf00      	nop
 80071f0:	bf00      	nop
 80071f2:	e7fd      	b.n	80071f0 <prvTaskExitError+0x28>
	__asm volatile
 80071f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f8:	f383 8811 	msr	BASEPRI, r3
 80071fc:	f3bf 8f6f 	isb	sy
 8007200:	f3bf 8f4f 	dsb	sy
 8007204:	60bb      	str	r3, [r7, #8]
}
 8007206:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007208:	bf00      	nop
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d0fc      	beq.n	800720a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007210:	bf00      	nop
 8007212:	bf00      	nop
 8007214:	3714      	adds	r7, #20
 8007216:	46bd      	mov	sp, r7
 8007218:	bc80      	pop	{r7}
 800721a:	4770      	bx	lr
 800721c:	20000010 	.word	0x20000010

08007220 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007220:	4b07      	ldr	r3, [pc, #28]	@ (8007240 <pxCurrentTCBConst2>)
 8007222:	6819      	ldr	r1, [r3, #0]
 8007224:	6808      	ldr	r0, [r1, #0]
 8007226:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800722a:	f380 8809 	msr	PSP, r0
 800722e:	f3bf 8f6f 	isb	sy
 8007232:	f04f 0000 	mov.w	r0, #0
 8007236:	f380 8811 	msr	BASEPRI, r0
 800723a:	f04e 0e0d 	orr.w	lr, lr, #13
 800723e:	4770      	bx	lr

08007240 <pxCurrentTCBConst2>:
 8007240:	200009c0 	.word	0x200009c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007244:	bf00      	nop
 8007246:	bf00      	nop

08007248 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007248:	4806      	ldr	r0, [pc, #24]	@ (8007264 <prvPortStartFirstTask+0x1c>)
 800724a:	6800      	ldr	r0, [r0, #0]
 800724c:	6800      	ldr	r0, [r0, #0]
 800724e:	f380 8808 	msr	MSP, r0
 8007252:	b662      	cpsie	i
 8007254:	b661      	cpsie	f
 8007256:	f3bf 8f4f 	dsb	sy
 800725a:	f3bf 8f6f 	isb	sy
 800725e:	df00      	svc	0
 8007260:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007262:	bf00      	nop
 8007264:	e000ed08 	.word	0xe000ed08

08007268 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800726e:	4b32      	ldr	r3, [pc, #200]	@ (8007338 <xPortStartScheduler+0xd0>)
 8007270:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	b2db      	uxtb	r3, r3
 8007278:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	22ff      	movs	r2, #255	@ 0xff
 800727e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	b2db      	uxtb	r3, r3
 8007286:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007288:	78fb      	ldrb	r3, [r7, #3]
 800728a:	b2db      	uxtb	r3, r3
 800728c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007290:	b2da      	uxtb	r2, r3
 8007292:	4b2a      	ldr	r3, [pc, #168]	@ (800733c <xPortStartScheduler+0xd4>)
 8007294:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007296:	4b2a      	ldr	r3, [pc, #168]	@ (8007340 <xPortStartScheduler+0xd8>)
 8007298:	2207      	movs	r2, #7
 800729a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800729c:	e009      	b.n	80072b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800729e:	4b28      	ldr	r3, [pc, #160]	@ (8007340 <xPortStartScheduler+0xd8>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	3b01      	subs	r3, #1
 80072a4:	4a26      	ldr	r2, [pc, #152]	@ (8007340 <xPortStartScheduler+0xd8>)
 80072a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80072a8:	78fb      	ldrb	r3, [r7, #3]
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	005b      	lsls	r3, r3, #1
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80072b2:	78fb      	ldrb	r3, [r7, #3]
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072ba:	2b80      	cmp	r3, #128	@ 0x80
 80072bc:	d0ef      	beq.n	800729e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80072be:	4b20      	ldr	r3, [pc, #128]	@ (8007340 <xPortStartScheduler+0xd8>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f1c3 0307 	rsb	r3, r3, #7
 80072c6:	2b04      	cmp	r3, #4
 80072c8:	d00b      	beq.n	80072e2 <xPortStartScheduler+0x7a>
	__asm volatile
 80072ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ce:	f383 8811 	msr	BASEPRI, r3
 80072d2:	f3bf 8f6f 	isb	sy
 80072d6:	f3bf 8f4f 	dsb	sy
 80072da:	60bb      	str	r3, [r7, #8]
}
 80072dc:	bf00      	nop
 80072de:	bf00      	nop
 80072e0:	e7fd      	b.n	80072de <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80072e2:	4b17      	ldr	r3, [pc, #92]	@ (8007340 <xPortStartScheduler+0xd8>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	021b      	lsls	r3, r3, #8
 80072e8:	4a15      	ldr	r2, [pc, #84]	@ (8007340 <xPortStartScheduler+0xd8>)
 80072ea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80072ec:	4b14      	ldr	r3, [pc, #80]	@ (8007340 <xPortStartScheduler+0xd8>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80072f4:	4a12      	ldr	r2, [pc, #72]	@ (8007340 <xPortStartScheduler+0xd8>)
 80072f6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	b2da      	uxtb	r2, r3
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007300:	4b10      	ldr	r3, [pc, #64]	@ (8007344 <xPortStartScheduler+0xdc>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a0f      	ldr	r2, [pc, #60]	@ (8007344 <xPortStartScheduler+0xdc>)
 8007306:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800730a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800730c:	4b0d      	ldr	r3, [pc, #52]	@ (8007344 <xPortStartScheduler+0xdc>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a0c      	ldr	r2, [pc, #48]	@ (8007344 <xPortStartScheduler+0xdc>)
 8007312:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007316:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007318:	f000 f8b8 	bl	800748c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800731c:	4b0a      	ldr	r3, [pc, #40]	@ (8007348 <xPortStartScheduler+0xe0>)
 800731e:	2200      	movs	r2, #0
 8007320:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007322:	f7ff ff91 	bl	8007248 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007326:	f7fe fe85 	bl	8006034 <vTaskSwitchContext>
	prvTaskExitError();
 800732a:	f7ff ff4d 	bl	80071c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800732e:	2300      	movs	r3, #0
}
 8007330:	4618      	mov	r0, r3
 8007332:	3710      	adds	r7, #16
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	e000e400 	.word	0xe000e400
 800733c:	20000fec 	.word	0x20000fec
 8007340:	20000ff0 	.word	0x20000ff0
 8007344:	e000ed20 	.word	0xe000ed20
 8007348:	20000010 	.word	0x20000010

0800734c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
	__asm volatile
 8007352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007356:	f383 8811 	msr	BASEPRI, r3
 800735a:	f3bf 8f6f 	isb	sy
 800735e:	f3bf 8f4f 	dsb	sy
 8007362:	607b      	str	r3, [r7, #4]
}
 8007364:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007366:	4b0f      	ldr	r3, [pc, #60]	@ (80073a4 <vPortEnterCritical+0x58>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	3301      	adds	r3, #1
 800736c:	4a0d      	ldr	r2, [pc, #52]	@ (80073a4 <vPortEnterCritical+0x58>)
 800736e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007370:	4b0c      	ldr	r3, [pc, #48]	@ (80073a4 <vPortEnterCritical+0x58>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	2b01      	cmp	r3, #1
 8007376:	d110      	bne.n	800739a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007378:	4b0b      	ldr	r3, [pc, #44]	@ (80073a8 <vPortEnterCritical+0x5c>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	b2db      	uxtb	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00b      	beq.n	800739a <vPortEnterCritical+0x4e>
	__asm volatile
 8007382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007386:	f383 8811 	msr	BASEPRI, r3
 800738a:	f3bf 8f6f 	isb	sy
 800738e:	f3bf 8f4f 	dsb	sy
 8007392:	603b      	str	r3, [r7, #0]
}
 8007394:	bf00      	nop
 8007396:	bf00      	nop
 8007398:	e7fd      	b.n	8007396 <vPortEnterCritical+0x4a>
	}
}
 800739a:	bf00      	nop
 800739c:	370c      	adds	r7, #12
 800739e:	46bd      	mov	sp, r7
 80073a0:	bc80      	pop	{r7}
 80073a2:	4770      	bx	lr
 80073a4:	20000010 	.word	0x20000010
 80073a8:	e000ed04 	.word	0xe000ed04

080073ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80073b2:	4b12      	ldr	r3, [pc, #72]	@ (80073fc <vPortExitCritical+0x50>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10b      	bne.n	80073d2 <vPortExitCritical+0x26>
	__asm volatile
 80073ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073be:	f383 8811 	msr	BASEPRI, r3
 80073c2:	f3bf 8f6f 	isb	sy
 80073c6:	f3bf 8f4f 	dsb	sy
 80073ca:	607b      	str	r3, [r7, #4]
}
 80073cc:	bf00      	nop
 80073ce:	bf00      	nop
 80073d0:	e7fd      	b.n	80073ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80073d2:	4b0a      	ldr	r3, [pc, #40]	@ (80073fc <vPortExitCritical+0x50>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	3b01      	subs	r3, #1
 80073d8:	4a08      	ldr	r2, [pc, #32]	@ (80073fc <vPortExitCritical+0x50>)
 80073da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80073dc:	4b07      	ldr	r3, [pc, #28]	@ (80073fc <vPortExitCritical+0x50>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d105      	bne.n	80073f0 <vPortExitCritical+0x44>
 80073e4:	2300      	movs	r3, #0
 80073e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	f383 8811 	msr	BASEPRI, r3
}
 80073ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80073f0:	bf00      	nop
 80073f2:	370c      	adds	r7, #12
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bc80      	pop	{r7}
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop
 80073fc:	20000010 	.word	0x20000010

08007400 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007400:	f3ef 8009 	mrs	r0, PSP
 8007404:	f3bf 8f6f 	isb	sy
 8007408:	4b0d      	ldr	r3, [pc, #52]	@ (8007440 <pxCurrentTCBConst>)
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007410:	6010      	str	r0, [r2, #0]
 8007412:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007416:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800741a:	f380 8811 	msr	BASEPRI, r0
 800741e:	f7fe fe09 	bl	8006034 <vTaskSwitchContext>
 8007422:	f04f 0000 	mov.w	r0, #0
 8007426:	f380 8811 	msr	BASEPRI, r0
 800742a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800742e:	6819      	ldr	r1, [r3, #0]
 8007430:	6808      	ldr	r0, [r1, #0]
 8007432:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007436:	f380 8809 	msr	PSP, r0
 800743a:	f3bf 8f6f 	isb	sy
 800743e:	4770      	bx	lr

08007440 <pxCurrentTCBConst>:
 8007440:	200009c0 	.word	0x200009c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007444:	bf00      	nop
 8007446:	bf00      	nop

08007448 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b082      	sub	sp, #8
 800744c:	af00      	add	r7, sp, #0
	__asm volatile
 800744e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007452:	f383 8811 	msr	BASEPRI, r3
 8007456:	f3bf 8f6f 	isb	sy
 800745a:	f3bf 8f4f 	dsb	sy
 800745e:	607b      	str	r3, [r7, #4]
}
 8007460:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007462:	f7fe fd2d 	bl	8005ec0 <xTaskIncrementTick>
 8007466:	4603      	mov	r3, r0
 8007468:	2b00      	cmp	r3, #0
 800746a:	d003      	beq.n	8007474 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800746c:	4b06      	ldr	r3, [pc, #24]	@ (8007488 <xPortSysTickHandler+0x40>)
 800746e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007472:	601a      	str	r2, [r3, #0]
 8007474:	2300      	movs	r3, #0
 8007476:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	f383 8811 	msr	BASEPRI, r3
}
 800747e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007480:	bf00      	nop
 8007482:	3708      	adds	r7, #8
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}
 8007488:	e000ed04 	.word	0xe000ed04

0800748c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800748c:	b480      	push	{r7}
 800748e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007490:	4b0a      	ldr	r3, [pc, #40]	@ (80074bc <vPortSetupTimerInterrupt+0x30>)
 8007492:	2200      	movs	r2, #0
 8007494:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007496:	4b0a      	ldr	r3, [pc, #40]	@ (80074c0 <vPortSetupTimerInterrupt+0x34>)
 8007498:	2200      	movs	r2, #0
 800749a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800749c:	4b09      	ldr	r3, [pc, #36]	@ (80074c4 <vPortSetupTimerInterrupt+0x38>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a09      	ldr	r2, [pc, #36]	@ (80074c8 <vPortSetupTimerInterrupt+0x3c>)
 80074a2:	fba2 2303 	umull	r2, r3, r2, r3
 80074a6:	099b      	lsrs	r3, r3, #6
 80074a8:	4a08      	ldr	r2, [pc, #32]	@ (80074cc <vPortSetupTimerInterrupt+0x40>)
 80074aa:	3b01      	subs	r3, #1
 80074ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80074ae:	4b03      	ldr	r3, [pc, #12]	@ (80074bc <vPortSetupTimerInterrupt+0x30>)
 80074b0:	2207      	movs	r2, #7
 80074b2:	601a      	str	r2, [r3, #0]
}
 80074b4:	bf00      	nop
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bc80      	pop	{r7}
 80074ba:	4770      	bx	lr
 80074bc:	e000e010 	.word	0xe000e010
 80074c0:	e000e018 	.word	0xe000e018
 80074c4:	20000004 	.word	0x20000004
 80074c8:	10624dd3 	.word	0x10624dd3
 80074cc:	e000e014 	.word	0xe000e014

080074d0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80074d0:	b480      	push	{r7}
 80074d2:	b085      	sub	sp, #20
 80074d4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80074d6:	f3ef 8305 	mrs	r3, IPSR
 80074da:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2b0f      	cmp	r3, #15
 80074e0:	d915      	bls.n	800750e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80074e2:	4a17      	ldr	r2, [pc, #92]	@ (8007540 <vPortValidateInterruptPriority+0x70>)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	4413      	add	r3, r2
 80074e8:	781b      	ldrb	r3, [r3, #0]
 80074ea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80074ec:	4b15      	ldr	r3, [pc, #84]	@ (8007544 <vPortValidateInterruptPriority+0x74>)
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	7afa      	ldrb	r2, [r7, #11]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d20b      	bcs.n	800750e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80074f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074fa:	f383 8811 	msr	BASEPRI, r3
 80074fe:	f3bf 8f6f 	isb	sy
 8007502:	f3bf 8f4f 	dsb	sy
 8007506:	607b      	str	r3, [r7, #4]
}
 8007508:	bf00      	nop
 800750a:	bf00      	nop
 800750c:	e7fd      	b.n	800750a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800750e:	4b0e      	ldr	r3, [pc, #56]	@ (8007548 <vPortValidateInterruptPriority+0x78>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007516:	4b0d      	ldr	r3, [pc, #52]	@ (800754c <vPortValidateInterruptPriority+0x7c>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	429a      	cmp	r2, r3
 800751c:	d90b      	bls.n	8007536 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800751e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007522:	f383 8811 	msr	BASEPRI, r3
 8007526:	f3bf 8f6f 	isb	sy
 800752a:	f3bf 8f4f 	dsb	sy
 800752e:	603b      	str	r3, [r7, #0]
}
 8007530:	bf00      	nop
 8007532:	bf00      	nop
 8007534:	e7fd      	b.n	8007532 <vPortValidateInterruptPriority+0x62>
	}
 8007536:	bf00      	nop
 8007538:	3714      	adds	r7, #20
 800753a:	46bd      	mov	sp, r7
 800753c:	bc80      	pop	{r7}
 800753e:	4770      	bx	lr
 8007540:	e000e3f0 	.word	0xe000e3f0
 8007544:	20000fec 	.word	0x20000fec
 8007548:	e000ed0c 	.word	0xe000ed0c
 800754c:	20000ff0 	.word	0x20000ff0

08007550 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b08a      	sub	sp, #40	@ 0x28
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007558:	2300      	movs	r3, #0
 800755a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800755c:	f7fe fbe4 	bl	8005d28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007560:	4b5c      	ldr	r3, [pc, #368]	@ (80076d4 <pvPortMalloc+0x184>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d101      	bne.n	800756c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007568:	f000 f924 	bl	80077b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800756c:	4b5a      	ldr	r3, [pc, #360]	@ (80076d8 <pvPortMalloc+0x188>)
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	4013      	ands	r3, r2
 8007574:	2b00      	cmp	r3, #0
 8007576:	f040 8095 	bne.w	80076a4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d01e      	beq.n	80075be <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007580:	2208      	movs	r2, #8
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4413      	add	r3, r2
 8007586:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f003 0307 	and.w	r3, r3, #7
 800758e:	2b00      	cmp	r3, #0
 8007590:	d015      	beq.n	80075be <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f023 0307 	bic.w	r3, r3, #7
 8007598:	3308      	adds	r3, #8
 800759a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f003 0307 	and.w	r3, r3, #7
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d00b      	beq.n	80075be <pvPortMalloc+0x6e>
	__asm volatile
 80075a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075aa:	f383 8811 	msr	BASEPRI, r3
 80075ae:	f3bf 8f6f 	isb	sy
 80075b2:	f3bf 8f4f 	dsb	sy
 80075b6:	617b      	str	r3, [r7, #20]
}
 80075b8:	bf00      	nop
 80075ba:	bf00      	nop
 80075bc:	e7fd      	b.n	80075ba <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d06f      	beq.n	80076a4 <pvPortMalloc+0x154>
 80075c4:	4b45      	ldr	r3, [pc, #276]	@ (80076dc <pvPortMalloc+0x18c>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d86a      	bhi.n	80076a4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80075ce:	4b44      	ldr	r3, [pc, #272]	@ (80076e0 <pvPortMalloc+0x190>)
 80075d0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80075d2:	4b43      	ldr	r3, [pc, #268]	@ (80076e0 <pvPortMalloc+0x190>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075d8:	e004      	b.n	80075e4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80075da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075dc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80075de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d903      	bls.n	80075f6 <pvPortMalloc+0xa6>
 80075ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d1f1      	bne.n	80075da <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80075f6:	4b37      	ldr	r3, [pc, #220]	@ (80076d4 <pvPortMalloc+0x184>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d051      	beq.n	80076a4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007600:	6a3b      	ldr	r3, [r7, #32]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	2208      	movs	r2, #8
 8007606:	4413      	add	r3, r2
 8007608:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800760a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	6a3b      	ldr	r3, [r7, #32]
 8007610:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007614:	685a      	ldr	r2, [r3, #4]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	1ad2      	subs	r2, r2, r3
 800761a:	2308      	movs	r3, #8
 800761c:	005b      	lsls	r3, r3, #1
 800761e:	429a      	cmp	r2, r3
 8007620:	d920      	bls.n	8007664 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4413      	add	r3, r2
 8007628:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	f003 0307 	and.w	r3, r3, #7
 8007630:	2b00      	cmp	r3, #0
 8007632:	d00b      	beq.n	800764c <pvPortMalloc+0xfc>
	__asm volatile
 8007634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007638:	f383 8811 	msr	BASEPRI, r3
 800763c:	f3bf 8f6f 	isb	sy
 8007640:	f3bf 8f4f 	dsb	sy
 8007644:	613b      	str	r3, [r7, #16]
}
 8007646:	bf00      	nop
 8007648:	bf00      	nop
 800764a:	e7fd      	b.n	8007648 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800764c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764e:	685a      	ldr	r2, [r3, #4]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	1ad2      	subs	r2, r2, r3
 8007654:	69bb      	ldr	r3, [r7, #24]
 8007656:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765a:	687a      	ldr	r2, [r7, #4]
 800765c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800765e:	69b8      	ldr	r0, [r7, #24]
 8007660:	f000 f90a 	bl	8007878 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007664:	4b1d      	ldr	r3, [pc, #116]	@ (80076dc <pvPortMalloc+0x18c>)
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	1ad3      	subs	r3, r2, r3
 800766e:	4a1b      	ldr	r2, [pc, #108]	@ (80076dc <pvPortMalloc+0x18c>)
 8007670:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007672:	4b1a      	ldr	r3, [pc, #104]	@ (80076dc <pvPortMalloc+0x18c>)
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	4b1b      	ldr	r3, [pc, #108]	@ (80076e4 <pvPortMalloc+0x194>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	429a      	cmp	r2, r3
 800767c:	d203      	bcs.n	8007686 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800767e:	4b17      	ldr	r3, [pc, #92]	@ (80076dc <pvPortMalloc+0x18c>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4a18      	ldr	r2, [pc, #96]	@ (80076e4 <pvPortMalloc+0x194>)
 8007684:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007688:	685a      	ldr	r2, [r3, #4]
 800768a:	4b13      	ldr	r3, [pc, #76]	@ (80076d8 <pvPortMalloc+0x188>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	431a      	orrs	r2, r3
 8007690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007692:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007696:	2200      	movs	r2, #0
 8007698:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800769a:	4b13      	ldr	r3, [pc, #76]	@ (80076e8 <pvPortMalloc+0x198>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	3301      	adds	r3, #1
 80076a0:	4a11      	ldr	r2, [pc, #68]	@ (80076e8 <pvPortMalloc+0x198>)
 80076a2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80076a4:	f7fe fb4e 	bl	8005d44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80076a8:	69fb      	ldr	r3, [r7, #28]
 80076aa:	f003 0307 	and.w	r3, r3, #7
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00b      	beq.n	80076ca <pvPortMalloc+0x17a>
	__asm volatile
 80076b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b6:	f383 8811 	msr	BASEPRI, r3
 80076ba:	f3bf 8f6f 	isb	sy
 80076be:	f3bf 8f4f 	dsb	sy
 80076c2:	60fb      	str	r3, [r7, #12]
}
 80076c4:	bf00      	nop
 80076c6:	bf00      	nop
 80076c8:	e7fd      	b.n	80076c6 <pvPortMalloc+0x176>
	return pvReturn;
 80076ca:	69fb      	ldr	r3, [r7, #28]
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3728      	adds	r7, #40	@ 0x28
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}
 80076d4:	20001bfc 	.word	0x20001bfc
 80076d8:	20001c10 	.word	0x20001c10
 80076dc:	20001c00 	.word	0x20001c00
 80076e0:	20001bf4 	.word	0x20001bf4
 80076e4:	20001c04 	.word	0x20001c04
 80076e8:	20001c08 	.word	0x20001c08

080076ec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b086      	sub	sp, #24
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d04f      	beq.n	800779e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80076fe:	2308      	movs	r3, #8
 8007700:	425b      	negs	r3, r3
 8007702:	697a      	ldr	r2, [r7, #20]
 8007704:	4413      	add	r3, r2
 8007706:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	685a      	ldr	r2, [r3, #4]
 8007710:	4b25      	ldr	r3, [pc, #148]	@ (80077a8 <vPortFree+0xbc>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4013      	ands	r3, r2
 8007716:	2b00      	cmp	r3, #0
 8007718:	d10b      	bne.n	8007732 <vPortFree+0x46>
	__asm volatile
 800771a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800771e:	f383 8811 	msr	BASEPRI, r3
 8007722:	f3bf 8f6f 	isb	sy
 8007726:	f3bf 8f4f 	dsb	sy
 800772a:	60fb      	str	r3, [r7, #12]
}
 800772c:	bf00      	nop
 800772e:	bf00      	nop
 8007730:	e7fd      	b.n	800772e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00b      	beq.n	8007752 <vPortFree+0x66>
	__asm volatile
 800773a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800773e:	f383 8811 	msr	BASEPRI, r3
 8007742:	f3bf 8f6f 	isb	sy
 8007746:	f3bf 8f4f 	dsb	sy
 800774a:	60bb      	str	r3, [r7, #8]
}
 800774c:	bf00      	nop
 800774e:	bf00      	nop
 8007750:	e7fd      	b.n	800774e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	685a      	ldr	r2, [r3, #4]
 8007756:	4b14      	ldr	r3, [pc, #80]	@ (80077a8 <vPortFree+0xbc>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4013      	ands	r3, r2
 800775c:	2b00      	cmp	r3, #0
 800775e:	d01e      	beq.n	800779e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d11a      	bne.n	800779e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	685a      	ldr	r2, [r3, #4]
 800776c:	4b0e      	ldr	r3, [pc, #56]	@ (80077a8 <vPortFree+0xbc>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	43db      	mvns	r3, r3
 8007772:	401a      	ands	r2, r3
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007778:	f7fe fad6 	bl	8005d28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	4b0a      	ldr	r3, [pc, #40]	@ (80077ac <vPortFree+0xc0>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4413      	add	r3, r2
 8007786:	4a09      	ldr	r2, [pc, #36]	@ (80077ac <vPortFree+0xc0>)
 8007788:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800778a:	6938      	ldr	r0, [r7, #16]
 800778c:	f000 f874 	bl	8007878 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007790:	4b07      	ldr	r3, [pc, #28]	@ (80077b0 <vPortFree+0xc4>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	3301      	adds	r3, #1
 8007796:	4a06      	ldr	r2, [pc, #24]	@ (80077b0 <vPortFree+0xc4>)
 8007798:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800779a:	f7fe fad3 	bl	8005d44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800779e:	bf00      	nop
 80077a0:	3718      	adds	r7, #24
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	bf00      	nop
 80077a8:	20001c10 	.word	0x20001c10
 80077ac:	20001c00 	.word	0x20001c00
 80077b0:	20001c0c 	.word	0x20001c0c

080077b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80077ba:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80077be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80077c0:	4b27      	ldr	r3, [pc, #156]	@ (8007860 <prvHeapInit+0xac>)
 80077c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f003 0307 	and.w	r3, r3, #7
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d00c      	beq.n	80077e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	3307      	adds	r3, #7
 80077d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f023 0307 	bic.w	r3, r3, #7
 80077da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80077dc:	68ba      	ldr	r2, [r7, #8]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	1ad3      	subs	r3, r2, r3
 80077e2:	4a1f      	ldr	r2, [pc, #124]	@ (8007860 <prvHeapInit+0xac>)
 80077e4:	4413      	add	r3, r2
 80077e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80077ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007864 <prvHeapInit+0xb0>)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80077f2:	4b1c      	ldr	r3, [pc, #112]	@ (8007864 <prvHeapInit+0xb0>)
 80077f4:	2200      	movs	r2, #0
 80077f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	68ba      	ldr	r2, [r7, #8]
 80077fc:	4413      	add	r3, r2
 80077fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007800:	2208      	movs	r2, #8
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	1a9b      	subs	r3, r3, r2
 8007806:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f023 0307 	bic.w	r3, r3, #7
 800780e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	4a15      	ldr	r2, [pc, #84]	@ (8007868 <prvHeapInit+0xb4>)
 8007814:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007816:	4b14      	ldr	r3, [pc, #80]	@ (8007868 <prvHeapInit+0xb4>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	2200      	movs	r2, #0
 800781c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800781e:	4b12      	ldr	r3, [pc, #72]	@ (8007868 <prvHeapInit+0xb4>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2200      	movs	r2, #0
 8007824:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	1ad2      	subs	r2, r2, r3
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007834:	4b0c      	ldr	r3, [pc, #48]	@ (8007868 <prvHeapInit+0xb4>)
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	4a0a      	ldr	r2, [pc, #40]	@ (800786c <prvHeapInit+0xb8>)
 8007842:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	4a09      	ldr	r2, [pc, #36]	@ (8007870 <prvHeapInit+0xbc>)
 800784a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800784c:	4b09      	ldr	r3, [pc, #36]	@ (8007874 <prvHeapInit+0xc0>)
 800784e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007852:	601a      	str	r2, [r3, #0]
}
 8007854:	bf00      	nop
 8007856:	3714      	adds	r7, #20
 8007858:	46bd      	mov	sp, r7
 800785a:	bc80      	pop	{r7}
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	20000ff4 	.word	0x20000ff4
 8007864:	20001bf4 	.word	0x20001bf4
 8007868:	20001bfc 	.word	0x20001bfc
 800786c:	20001c04 	.word	0x20001c04
 8007870:	20001c00 	.word	0x20001c00
 8007874:	20001c10 	.word	0x20001c10

08007878 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007880:	4b27      	ldr	r3, [pc, #156]	@ (8007920 <prvInsertBlockIntoFreeList+0xa8>)
 8007882:	60fb      	str	r3, [r7, #12]
 8007884:	e002      	b.n	800788c <prvInsertBlockIntoFreeList+0x14>
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	60fb      	str	r3, [r7, #12]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	687a      	ldr	r2, [r7, #4]
 8007892:	429a      	cmp	r2, r3
 8007894:	d8f7      	bhi.n	8007886 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	68ba      	ldr	r2, [r7, #8]
 80078a0:	4413      	add	r3, r2
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d108      	bne.n	80078ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	685a      	ldr	r2, [r3, #4]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	441a      	add	r2, r3
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	68ba      	ldr	r2, [r7, #8]
 80078c4:	441a      	add	r2, r3
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d118      	bne.n	8007900 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	4b14      	ldr	r3, [pc, #80]	@ (8007924 <prvInsertBlockIntoFreeList+0xac>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d00d      	beq.n	80078f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	685a      	ldr	r2, [r3, #4]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	441a      	add	r2, r3
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	601a      	str	r2, [r3, #0]
 80078f4:	e008      	b.n	8007908 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80078f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007924 <prvInsertBlockIntoFreeList+0xac>)
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	601a      	str	r2, [r3, #0]
 80078fe:	e003      	b.n	8007908 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	429a      	cmp	r2, r3
 800790e:	d002      	beq.n	8007916 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	687a      	ldr	r2, [r7, #4]
 8007914:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007916:	bf00      	nop
 8007918:	3714      	adds	r7, #20
 800791a:	46bd      	mov	sp, r7
 800791c:	bc80      	pop	{r7}
 800791e:	4770      	bx	lr
 8007920:	20001bf4 	.word	0x20001bf4
 8007924:	20001bfc 	.word	0x20001bfc

08007928 <memset>:
 8007928:	4603      	mov	r3, r0
 800792a:	4402      	add	r2, r0
 800792c:	4293      	cmp	r3, r2
 800792e:	d100      	bne.n	8007932 <memset+0xa>
 8007930:	4770      	bx	lr
 8007932:	f803 1b01 	strb.w	r1, [r3], #1
 8007936:	e7f9      	b.n	800792c <memset+0x4>

08007938 <__libc_init_array>:
 8007938:	b570      	push	{r4, r5, r6, lr}
 800793a:	2600      	movs	r6, #0
 800793c:	4d0c      	ldr	r5, [pc, #48]	@ (8007970 <__libc_init_array+0x38>)
 800793e:	4c0d      	ldr	r4, [pc, #52]	@ (8007974 <__libc_init_array+0x3c>)
 8007940:	1b64      	subs	r4, r4, r5
 8007942:	10a4      	asrs	r4, r4, #2
 8007944:	42a6      	cmp	r6, r4
 8007946:	d109      	bne.n	800795c <__libc_init_array+0x24>
 8007948:	f000 f828 	bl	800799c <_init>
 800794c:	2600      	movs	r6, #0
 800794e:	4d0a      	ldr	r5, [pc, #40]	@ (8007978 <__libc_init_array+0x40>)
 8007950:	4c0a      	ldr	r4, [pc, #40]	@ (800797c <__libc_init_array+0x44>)
 8007952:	1b64      	subs	r4, r4, r5
 8007954:	10a4      	asrs	r4, r4, #2
 8007956:	42a6      	cmp	r6, r4
 8007958:	d105      	bne.n	8007966 <__libc_init_array+0x2e>
 800795a:	bd70      	pop	{r4, r5, r6, pc}
 800795c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007960:	4798      	blx	r3
 8007962:	3601      	adds	r6, #1
 8007964:	e7ee      	b.n	8007944 <__libc_init_array+0xc>
 8007966:	f855 3b04 	ldr.w	r3, [r5], #4
 800796a:	4798      	blx	r3
 800796c:	3601      	adds	r6, #1
 800796e:	e7f2      	b.n	8007956 <__libc_init_array+0x1e>
 8007970:	08007ac8 	.word	0x08007ac8
 8007974:	08007ac8 	.word	0x08007ac8
 8007978:	08007ac8 	.word	0x08007ac8
 800797c:	08007acc 	.word	0x08007acc

08007980 <memcpy>:
 8007980:	440a      	add	r2, r1
 8007982:	4291      	cmp	r1, r2
 8007984:	f100 33ff 	add.w	r3, r0, #4294967295
 8007988:	d100      	bne.n	800798c <memcpy+0xc>
 800798a:	4770      	bx	lr
 800798c:	b510      	push	{r4, lr}
 800798e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007992:	4291      	cmp	r1, r2
 8007994:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007998:	d1f9      	bne.n	800798e <memcpy+0xe>
 800799a:	bd10      	pop	{r4, pc}

0800799c <_init>:
 800799c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800799e:	bf00      	nop
 80079a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079a2:	bc08      	pop	{r3}
 80079a4:	469e      	mov	lr, r3
 80079a6:	4770      	bx	lr

080079a8 <_fini>:
 80079a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079aa:	bf00      	nop
 80079ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ae:	bc08      	pop	{r3}
 80079b0:	469e      	mov	lr, r3
 80079b2:	4770      	bx	lr
