// Seed: 2013546389
module module_0;
  logic id_1;
  wire [1 'b0 : (  1  )] id_2;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd86
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  logic [7:0][id_3 : id_3] id_5;
endmodule
module module_2 #(
    parameter id_3 = 32'd3,
    parameter id_5 = 32'd87,
    parameter id_8 = 32'd70
) (
    input  tri1 id_0,
    input  tri0 id_1,
    output wire id_2 [-1 : -1  +  1 'b0],
    input  wor  _id_3,
    input  tri0 id_4,
    input  tri1 _id_5,
    output wand id_6
);
  wire _id_8;
  ;
  wire id_9;
  assign id_2 = -1'b0;
  logic [id_3 : id_8] id_10[id_5  &  -1 : ""];
  module_0 modCall_1 ();
  logic id_11;
  ;
  logic id_12;
endmodule
