# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.


## Developed by:### Harevasu S 

## RegisterNumber:### 23004355  
*/

## Code:

![code](https://github.com/Harevasu/Experiment--02-Implementation-of-combinational-logic-/assets/147985044/5bd450d7-1292-4002-8450-3fee2923ce99)

## RTL Diagram:

![RTL viewer](https://github.com/Harevasu/Experiment--02-Implementation-of-combinational-logic-/assets/147985044/967296be-1207-448c-97a2-e878958f5f12)
 
## Truth Table:
![Truth table](https://github.com/Harevasu/Experiment--02-Implementation-of-combinational-logic-/assets/147985044/1ea08827-dfb3-4a66-b96d-391a5972ad26)


## Timing Diagram:
![Timing diagram](https://github.com/Harevasu/Experiment--02-Implementation-of-combinational-logic-/assets/147985044/79559ebd-b19e-4aa9-b333-dd9ef6915e74)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
