$date
	Thu Jan 31 13:59:48 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var reg 1 ! clk $end
$var reg 8 " inst [7:0] $end
$scope module pipe_0 $end
$var wire 1 ! clk $end
$var wire 8 # inst [7:0] $end
$var wire 1 $ mem_access $end
$var wire 1 % write $end
$var wire 3 & sum_mem_access [2:0] $end
$var wire 1 ' mult $end
$var wire 1 ( memory_2 $end
$var wire 1 ) memory_1 $end
$var wire 1 * collision $end
$var wire 1 + add $end
$var reg 8 , inst1 [7:0] $end
$var reg 8 - inst2 [7:0] $end
$var reg 8 . inst3 [7:0] $end
$var reg 8 / inst4 [7:0] $end
$var reg 8 0 inst5 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
b0 /
b0 .
b0 -
b0 ,
0+
0*
0)
0(
0'
b0 &
0%
0$
b0 #
b0 "
0!
$end
#1
b1 "
b1 #
1!
#2
0!
#3
1$
b1 &
1)
b1 ,
b10 "
b10 #
1!
#4
0!
#5
0$
b1 -
b0 &
0)
b10 ,
b11 "
b11 #
1!
#6
0!
#7
1$
b1 .
b1 &
1(
b10 -
b11 ,
b100 "
b100 #
1!
#8
0!
#9
0$
b1 /
b10 .
b0 &
0(
b11 -
b100 ,
b101 "
b101 #
1!
#10
0!
#11
b1 0
b10 /
1+
b11 .
b100 -
b101 ,
b0 "
b0 #
1!
#12
0!
#13
b10 0
b11 /
0+
b100 .
b101 -
b0 ,
1!
#14
0!
#15
b11 0
1'
b100 /
b101 .
b0 -
1!
#16
0!
#17
b100 0
0'
b101 /
b0 .
b1 "
b1 #
1!
#18
0!
#19
1$
1*
1%
b101 0
b0 /
b10 &
1)
b1 ,
1!
#20
0!
#21
0*
b1 &
0%
b0 0
b1 -
b0 "
b0 #
1!
#22
0!
#23
0$
b1 .
b0 &
0)
b0 ,
1!
#24
0!
#25
b1 /
b0 -
1!
#26
0!
#27
b1 0
b0 .
1!
#28
0!
#29
b0 /
1!
#30
0!
#31
b0 0
1!
#32
0!
#33
1!
#34
0!
#35
1!
#36
0!
#37
1!
#38
0!
#39
1!
#40
0!
#41
1!
#42
0!
#43
1!
#44
0!
#45
1!
#46
0!
#47
1!
#48
0!
#49
1!
#50
0!
#51
1!
#52
0!
#53
1!
#54
0!
#55
1!
#56
0!
#57
1!
#58
0!
#59
1!
#60
0!
#61
1!
