Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov  9 22:09:52 2023
| Host         : LAPTOP-BO39U1FE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/acer/Desktop/SOC/lab4/Caravel_2/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (58)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (58)
-------------------------------
 There are 58 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.654        0.000                      0                 1047        0.135        0.000                      0                 1047        5.750        0.000                       0                   372  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.654        0.000                      0                 1047        0.135        0.000                      0                 1047        5.750        0.000                       0                   372  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 u0_fir/fir_cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/FIR_temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (wb_clk_i rise@14.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.241ns  (logic 8.720ns (65.854%)  route 4.521ns (34.146%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/fir_cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u0_fir/fir_cycle_cnt_reg[5]/Q
                         net (fo=5, unplaced)         0.769     3.703    u0_fir/fir_cycle_cnt[5]
                                                                      f  u0_fir/FIR_temp[0]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 f  u0_fir/FIR_temp[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.465    u0_fir/FIR_temp[0]_i_3_n_0
                                                                      f  u0_fir/mult_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.589 r  u0_fir/mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.109    u0_fir/mult_result_i_16_n_0
                                                                      r  u0_fir/mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.233 r  u0_fir/mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.033    u0_fir/mult_input[16]
                                                                      r  u0_fir/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.069 r  u0_fir/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.124    u0_fir/mult_result__0_n_106
                                                                      r  u0_fir/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.642 r  u0_fir/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.442    u0_fir/mult_result__1_n_105
                                                                      r  u0_fir/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.566 r  u0_fir/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.566    u0_fir/mult_result_carry_i_3_n_0
                                                                      r  u0_fir/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.099 r  u0_fir/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.108    u0_fir/mult_result_carry_n_0
                                                                      r  u0_fir/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.225 r  u0_fir/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.225    u0_fir/mult_result_carry__0_n_0
                                                                      r  u0_fir/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.556 r  u0_fir/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    14.185    u0_fir/mult_result__3[27]
                                                                      r  u0_fir/FIR_temp[24]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.492 r  u0_fir/FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.473    14.965    u0_fir/FIR_temp[24]_i_2_n_0
                                                                      r  u0_fir/FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.361 r  u0_fir/FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.361    u0_fir/FIR_temp_reg[24]_i_1_n_0
                                                                      r  u0_fir/FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.698 r  u0_fir/FIR_temp_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.698    u0_fir/FIR_temp_reg[28]_i_1_n_6
                         FDCE                                         r  u0_fir/FIR_temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439    16.128    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/FIR_temp_reg[29]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    u0_fir/FIR_temp_reg[29]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.698    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 u0_fir/fir_cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/FIR_temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (wb_clk_i rise@14.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.235ns  (logic 8.714ns (65.838%)  route 4.521ns (34.162%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/fir_cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u0_fir/fir_cycle_cnt_reg[5]/Q
                         net (fo=5, unplaced)         0.769     3.703    u0_fir/fir_cycle_cnt[5]
                                                                      f  u0_fir/FIR_temp[0]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 f  u0_fir/FIR_temp[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.465    u0_fir/FIR_temp[0]_i_3_n_0
                                                                      f  u0_fir/mult_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.589 r  u0_fir/mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.109    u0_fir/mult_result_i_16_n_0
                                                                      r  u0_fir/mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.233 r  u0_fir/mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.033    u0_fir/mult_input[16]
                                                                      r  u0_fir/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.069 r  u0_fir/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.124    u0_fir/mult_result__0_n_106
                                                                      r  u0_fir/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.642 r  u0_fir/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.442    u0_fir/mult_result__1_n_105
                                                                      r  u0_fir/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.566 r  u0_fir/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.566    u0_fir/mult_result_carry_i_3_n_0
                                                                      r  u0_fir/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.099 r  u0_fir/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.108    u0_fir/mult_result_carry_n_0
                                                                      r  u0_fir/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.225 r  u0_fir/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.225    u0_fir/mult_result_carry__0_n_0
                                                                      r  u0_fir/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.556 r  u0_fir/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    14.185    u0_fir/mult_result__3[27]
                                                                      r  u0_fir/FIR_temp[24]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.492 r  u0_fir/FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.473    14.965    u0_fir/FIR_temp[24]_i_2_n_0
                                                                      r  u0_fir/FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.361 r  u0_fir/FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.361    u0_fir/FIR_temp_reg[24]_i_1_n_0
                                                                      r  u0_fir/FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.692 r  u0_fir/FIR_temp_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.692    u0_fir/FIR_temp_reg[28]_i_1_n_4
                         FDCE                                         r  u0_fir/FIR_temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439    16.128    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/FIR_temp_reg[31]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    u0_fir/FIR_temp_reg[31]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.692    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 u0_fir/fir_cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/FIR_temp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (wb_clk_i rise@14.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.160ns  (logic 8.639ns (65.644%)  route 4.521ns (34.356%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/fir_cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u0_fir/fir_cycle_cnt_reg[5]/Q
                         net (fo=5, unplaced)         0.769     3.703    u0_fir/fir_cycle_cnt[5]
                                                                      f  u0_fir/FIR_temp[0]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 f  u0_fir/FIR_temp[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.465    u0_fir/FIR_temp[0]_i_3_n_0
                                                                      f  u0_fir/mult_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.589 r  u0_fir/mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.109    u0_fir/mult_result_i_16_n_0
                                                                      r  u0_fir/mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.233 r  u0_fir/mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.033    u0_fir/mult_input[16]
                                                                      r  u0_fir/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.069 r  u0_fir/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.124    u0_fir/mult_result__0_n_106
                                                                      r  u0_fir/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.642 r  u0_fir/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.442    u0_fir/mult_result__1_n_105
                                                                      r  u0_fir/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.566 r  u0_fir/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.566    u0_fir/mult_result_carry_i_3_n_0
                                                                      r  u0_fir/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.099 r  u0_fir/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.108    u0_fir/mult_result_carry_n_0
                                                                      r  u0_fir/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.225 r  u0_fir/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.225    u0_fir/mult_result_carry__0_n_0
                                                                      r  u0_fir/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.556 r  u0_fir/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    14.185    u0_fir/mult_result__3[27]
                                                                      r  u0_fir/FIR_temp[24]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.492 r  u0_fir/FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.473    14.965    u0_fir/FIR_temp[24]_i_2_n_0
                                                                      r  u0_fir/FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.361 r  u0_fir/FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.361    u0_fir/FIR_temp_reg[24]_i_1_n_0
                                                                      r  u0_fir/FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.617 r  u0_fir/FIR_temp_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    15.617    u0_fir/FIR_temp_reg[28]_i_1_n_5
                         FDCE                                         r  u0_fir/FIR_temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439    16.128    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/FIR_temp_reg[30]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    u0_fir/FIR_temp_reg[30]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.617    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 u0_fir/fir_cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/FIR_temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (wb_clk_i rise@14.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.136ns  (logic 8.615ns (65.581%)  route 4.521ns (34.419%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/fir_cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u0_fir/fir_cycle_cnt_reg[5]/Q
                         net (fo=5, unplaced)         0.769     3.703    u0_fir/fir_cycle_cnt[5]
                                                                      f  u0_fir/FIR_temp[0]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 f  u0_fir/FIR_temp[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.465    u0_fir/FIR_temp[0]_i_3_n_0
                                                                      f  u0_fir/mult_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.589 r  u0_fir/mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.109    u0_fir/mult_result_i_16_n_0
                                                                      r  u0_fir/mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.233 r  u0_fir/mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.033    u0_fir/mult_input[16]
                                                                      r  u0_fir/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.069 r  u0_fir/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.124    u0_fir/mult_result__0_n_106
                                                                      r  u0_fir/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.642 r  u0_fir/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.442    u0_fir/mult_result__1_n_105
                                                                      r  u0_fir/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.566 r  u0_fir/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.566    u0_fir/mult_result_carry_i_3_n_0
                                                                      r  u0_fir/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.099 r  u0_fir/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.108    u0_fir/mult_result_carry_n_0
                                                                      r  u0_fir/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.225 r  u0_fir/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.225    u0_fir/mult_result_carry__0_n_0
                                                                      r  u0_fir/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.556 r  u0_fir/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    14.185    u0_fir/mult_result__3[27]
                                                                      r  u0_fir/FIR_temp[24]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.492 r  u0_fir/FIR_temp[24]_i_2/O
                         net (fo=1, unplaced)         0.473    14.965    u0_fir/FIR_temp[24]_i_2_n_0
                                                                      r  u0_fir/FIR_temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.361 r  u0_fir/FIR_temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.361    u0_fir/FIR_temp_reg[24]_i_1_n_0
                                                                      r  u0_fir/FIR_temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.593 r  u0_fir/FIR_temp_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.593    u0_fir/FIR_temp_reg[28]_i_1_n_7
                         FDCE                                         r  u0_fir/FIR_temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439    16.128    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/FIR_temp_reg[28]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    u0_fir/FIR_temp_reg[28]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.593    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 u0_fir/fir_cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/FIR_temp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (wb_clk_i rise@14.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.124ns  (logic 8.603ns (65.550%)  route 4.521ns (34.450%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/fir_cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u0_fir/fir_cycle_cnt_reg[5]/Q
                         net (fo=5, unplaced)         0.769     3.703    u0_fir/fir_cycle_cnt[5]
                                                                      f  u0_fir/FIR_temp[0]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 f  u0_fir/FIR_temp[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.465    u0_fir/FIR_temp[0]_i_3_n_0
                                                                      f  u0_fir/mult_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.589 r  u0_fir/mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.109    u0_fir/mult_result_i_16_n_0
                                                                      r  u0_fir/mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.233 r  u0_fir/mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.033    u0_fir/mult_input[16]
                                                                      r  u0_fir/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.069 r  u0_fir/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.124    u0_fir/mult_result__0_n_106
                                                                      r  u0_fir/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.642 r  u0_fir/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.442    u0_fir/mult_result__1_n_105
                                                                      r  u0_fir/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.566 r  u0_fir/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.566    u0_fir/mult_result_carry_i_3_n_0
                                                                      r  u0_fir/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.099 r  u0_fir/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.108    u0_fir/mult_result_carry_n_0
                                                                      r  u0_fir/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.439 r  u0_fir/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.068    u0_fir/mult_result__3[23]
                                                                      r  u0_fir/FIR_temp[20]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.375 r  u0_fir/FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.473    14.848    u0_fir/FIR_temp[20]_i_2_n_0
                                                                      r  u0_fir/FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.244 r  u0_fir/FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.244    u0_fir/FIR_temp_reg[20]_i_1_n_0
                                                                      r  u0_fir/FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.581 r  u0_fir/FIR_temp_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.581    u0_fir/FIR_temp_reg[24]_i_1_n_6
                         FDCE                                         r  u0_fir/FIR_temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439    16.128    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/FIR_temp_reg[25]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    u0_fir/FIR_temp_reg[25]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.581    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 u0_fir/fir_cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/FIR_temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (wb_clk_i rise@14.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 8.597ns (65.534%)  route 4.521ns (34.466%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/fir_cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u0_fir/fir_cycle_cnt_reg[5]/Q
                         net (fo=5, unplaced)         0.769     3.703    u0_fir/fir_cycle_cnt[5]
                                                                      f  u0_fir/FIR_temp[0]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 f  u0_fir/FIR_temp[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.465    u0_fir/FIR_temp[0]_i_3_n_0
                                                                      f  u0_fir/mult_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.589 r  u0_fir/mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.109    u0_fir/mult_result_i_16_n_0
                                                                      r  u0_fir/mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.233 r  u0_fir/mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.033    u0_fir/mult_input[16]
                                                                      r  u0_fir/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.069 r  u0_fir/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.124    u0_fir/mult_result__0_n_106
                                                                      r  u0_fir/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.642 r  u0_fir/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.442    u0_fir/mult_result__1_n_105
                                                                      r  u0_fir/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.566 r  u0_fir/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.566    u0_fir/mult_result_carry_i_3_n_0
                                                                      r  u0_fir/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.099 r  u0_fir/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.108    u0_fir/mult_result_carry_n_0
                                                                      r  u0_fir/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.439 r  u0_fir/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.068    u0_fir/mult_result__3[23]
                                                                      r  u0_fir/FIR_temp[20]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.375 r  u0_fir/FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.473    14.848    u0_fir/FIR_temp[20]_i_2_n_0
                                                                      r  u0_fir/FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.244 r  u0_fir/FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.244    u0_fir/FIR_temp_reg[20]_i_1_n_0
                                                                      r  u0_fir/FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.575 r  u0_fir/FIR_temp_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.575    u0_fir/FIR_temp_reg[24]_i_1_n_4
                         FDCE                                         r  u0_fir/FIR_temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439    16.128    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/FIR_temp_reg[27]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    u0_fir/FIR_temp_reg[27]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 u0_fir/fir_cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/FIR_temp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (wb_clk_i rise@14.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.043ns  (logic 8.522ns (65.336%)  route 4.521ns (34.664%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/fir_cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u0_fir/fir_cycle_cnt_reg[5]/Q
                         net (fo=5, unplaced)         0.769     3.703    u0_fir/fir_cycle_cnt[5]
                                                                      f  u0_fir/FIR_temp[0]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 f  u0_fir/FIR_temp[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.465    u0_fir/FIR_temp[0]_i_3_n_0
                                                                      f  u0_fir/mult_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.589 r  u0_fir/mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.109    u0_fir/mult_result_i_16_n_0
                                                                      r  u0_fir/mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.233 r  u0_fir/mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.033    u0_fir/mult_input[16]
                                                                      r  u0_fir/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.069 r  u0_fir/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.124    u0_fir/mult_result__0_n_106
                                                                      r  u0_fir/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.642 r  u0_fir/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.442    u0_fir/mult_result__1_n_105
                                                                      r  u0_fir/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.566 r  u0_fir/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.566    u0_fir/mult_result_carry_i_3_n_0
                                                                      r  u0_fir/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.099 r  u0_fir/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.108    u0_fir/mult_result_carry_n_0
                                                                      r  u0_fir/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.439 r  u0_fir/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.068    u0_fir/mult_result__3[23]
                                                                      r  u0_fir/FIR_temp[20]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.375 r  u0_fir/FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.473    14.848    u0_fir/FIR_temp[20]_i_2_n_0
                                                                      r  u0_fir/FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.244 r  u0_fir/FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.244    u0_fir/FIR_temp_reg[20]_i_1_n_0
                                                                      r  u0_fir/FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.500 r  u0_fir/FIR_temp_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    15.500    u0_fir/FIR_temp_reg[24]_i_1_n_5
                         FDCE                                         r  u0_fir/FIR_temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439    16.128    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/FIR_temp_reg[26]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    u0_fir/FIR_temp_reg[26]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.500    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 u0_fir/fir_cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/FIR_temp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (wb_clk_i rise@14.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.019ns  (logic 8.498ns (65.272%)  route 4.521ns (34.728%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/fir_cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u0_fir/fir_cycle_cnt_reg[5]/Q
                         net (fo=5, unplaced)         0.769     3.703    u0_fir/fir_cycle_cnt[5]
                                                                      f  u0_fir/FIR_temp[0]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 f  u0_fir/FIR_temp[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.465    u0_fir/FIR_temp[0]_i_3_n_0
                                                                      f  u0_fir/mult_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.589 r  u0_fir/mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.109    u0_fir/mult_result_i_16_n_0
                                                                      r  u0_fir/mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.233 r  u0_fir/mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.033    u0_fir/mult_input[16]
                                                                      r  u0_fir/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.069 r  u0_fir/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.124    u0_fir/mult_result__0_n_106
                                                                      r  u0_fir/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.642 r  u0_fir/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.442    u0_fir/mult_result__1_n_105
                                                                      r  u0_fir/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.566 r  u0_fir/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.566    u0_fir/mult_result_carry_i_3_n_0
                                                                      r  u0_fir/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.099 r  u0_fir/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.108    u0_fir/mult_result_carry_n_0
                                                                      r  u0_fir/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.439 r  u0_fir/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.068    u0_fir/mult_result__3[23]
                                                                      r  u0_fir/FIR_temp[20]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.375 r  u0_fir/FIR_temp[20]_i_2/O
                         net (fo=1, unplaced)         0.473    14.848    u0_fir/FIR_temp[20]_i_2_n_0
                                                                      r  u0_fir/FIR_temp_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.244 r  u0_fir/FIR_temp_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.244    u0_fir/FIR_temp_reg[20]_i_1_n_0
                                                                      r  u0_fir/FIR_temp_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.476 r  u0_fir/FIR_temp_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.476    u0_fir/FIR_temp_reg[24]_i_1_n_7
                         FDCE                                         r  u0_fir/FIR_temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439    16.128    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/FIR_temp_reg[24]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    u0_fir/FIR_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 u0_fir/fir_cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/FIR_temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (wb_clk_i rise@14.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        12.894ns  (logic 8.382ns (65.005%)  route 4.512ns (34.995%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/fir_cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u0_fir/fir_cycle_cnt_reg[5]/Q
                         net (fo=5, unplaced)         0.769     3.703    u0_fir/fir_cycle_cnt[5]
                                                                      f  u0_fir/FIR_temp[0]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 f  u0_fir/FIR_temp[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.465    u0_fir/FIR_temp[0]_i_3_n_0
                                                                      f  u0_fir/mult_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.589 r  u0_fir/mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.109    u0_fir/mult_result_i_16_n_0
                                                                      r  u0_fir/mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.233 r  u0_fir/mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.033    u0_fir/mult_input[16]
                                                                      r  u0_fir/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.069 r  u0_fir/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.124    u0_fir/mult_result__0_n_106
                                                                      r  u0_fir/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.642 r  u0_fir/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.442    u0_fir/mult_result__1_n_105
                                                                      r  u0_fir/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.566 r  u0_fir/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.566    u0_fir/mult_result_carry_i_3_n_0
                                                                      r  u0_fir/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.209 r  u0_fir/mult_result_carry/O[3]
                         net (fo=2, unplaced)         0.629    13.838    u0_fir/mult_result__3[19]
                                                                      r  u0_fir/FIR_temp[16]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.145 r  u0_fir/FIR_temp[16]_i_2/O
                         net (fo=1, unplaced)         0.473    14.618    u0_fir/FIR_temp[16]_i_2_n_0
                                                                      r  u0_fir/FIR_temp_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.014 r  u0_fir/FIR_temp_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.014    u0_fir/FIR_temp_reg[16]_i_1_n_0
                                                                      r  u0_fir/FIR_temp_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.351 r  u0_fir/FIR_temp_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.351    u0_fir/FIR_temp_reg[20]_i_1_n_6
                         FDCE                                         r  u0_fir/FIR_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439    16.128    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/FIR_temp_reg[21]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    u0_fir/FIR_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 u0_fir/fir_cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/FIR_temp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (wb_clk_i rise@14.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        12.888ns  (logic 8.376ns (64.989%)  route 4.512ns (35.011%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/fir_cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u0_fir/fir_cycle_cnt_reg[5]/Q
                         net (fo=5, unplaced)         0.769     3.703    u0_fir/fir_cycle_cnt[5]
                                                                      f  u0_fir/FIR_temp[0]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 f  u0_fir/FIR_temp[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.465    u0_fir/FIR_temp[0]_i_3_n_0
                                                                      f  u0_fir/mult_result_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.589 r  u0_fir/mult_result_i_16/O
                         net (fo=32, unplaced)        0.520     5.109    u0_fir/mult_result_i_16_n_0
                                                                      r  u0_fir/mult_result__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.233 r  u0_fir/mult_result__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.033    u0_fir/mult_input[16]
                                                                      r  u0_fir/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.069 r  u0_fir/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.124    u0_fir/mult_result__0_n_106
                                                                      r  u0_fir/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.642 r  u0_fir/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    12.442    u0_fir/mult_result__1_n_105
                                                                      r  u0_fir/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.566 r  u0_fir/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.566    u0_fir/mult_result_carry_i_3_n_0
                                                                      r  u0_fir/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.209 r  u0_fir/mult_result_carry/O[3]
                         net (fo=2, unplaced)         0.629    13.838    u0_fir/mult_result__3[19]
                                                                      r  u0_fir/FIR_temp[16]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    14.145 r  u0_fir/FIR_temp[16]_i_2/O
                         net (fo=1, unplaced)         0.473    14.618    u0_fir/FIR_temp[16]_i_2_n_0
                                                                      r  u0_fir/FIR_temp_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.014 r  u0_fir/FIR_temp_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.014    u0_fir/FIR_temp_reg[16]_i_1_n_0
                                                                      r  u0_fir/FIR_temp_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.345 r  u0_fir/FIR_temp_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.345    u0_fir/FIR_temp_reg[20]_i_1_n_4
                         FDCE                                         r  u0_fir/FIR_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439    16.128    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/FIR_temp_reg[23]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.076    16.352    u0_fir/FIR_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                  1.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u0_fir/ap_ports_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/rdata_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.248ns (65.419%)  route 0.131ns (34.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/ap_ports_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u0_fir/ap_ports_reg[4]/Q
                         net (fo=1, unplaced)         0.131     0.956    u0_fir/ap_ports_reg_n_0_[4]
                                                                      r  u0_fir/rdata_r[4]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.057 r  u0_fir/rdata_r[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.057    u0_fir/rdata_r[4]_i_1_n_0
                         FDCE                                         r  u0_fir/rdata_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/rdata_r_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u0_fir/rdata_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Tap_bram/r_A_reg_rep_bsel[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  addr_r_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.960    u0_fir/Q[2]
                                                                      r  u0_fir/RAM_reg_0_15_0_0_i_2__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  u0_fir/RAM_reg_0_15_0_0_i_2__0/O
                         net (fo=97, unplaced)        0.000     1.058    Tap_bram/p_2_in[0]
                         FDRE                                         r  Tap_bram/r_A_reg_rep_bsel[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  Tap_bram/r_A_reg_rep_bsel[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    Tap_bram/r_A_reg_rep_bsel[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Tap_bram/r_A_reg_rep_bsel[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  addr_r_reg[3]/Q
                         net (fo=2, unplaced)         0.136     0.960    u0_fir/Q[3]
                                                                      r  u0_fir/RAM_reg_0_15_0_0_i_3__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  u0_fir/RAM_reg_0_15_0_0_i_3__0/O
                         net (fo=97, unplaced)        0.000     1.058    Tap_bram/p_2_in[1]
                         FDRE                                         r  Tap_bram/r_A_reg_rep_bsel[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  Tap_bram/r_A_reg_rep_bsel[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    Tap_bram/r_A_reg_rep_bsel[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 addr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Tap_bram/r_A_reg_rep_bsel[5]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  addr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  addr_r_reg[5]/Q
                         net (fo=2, unplaced)         0.136     0.960    u0_fir/Q[5]
                                                                      r  u0_fir/RAM_reg_0_15_0_0_i_5__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  u0_fir/RAM_reg_0_15_0_0_i_5__0/O
                         net (fo=97, unplaced)        0.000     1.058    Tap_bram/p_2_in[3]
                         FDRE                                         r  Tap_bram/r_A_reg_rep_bsel[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  Tap_bram/r_A_reg_rep_bsel[5]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    Tap_bram/r_A_reg_rep_bsel[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u0_fir/ap_ports_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/rdata_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/ap_ports_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u0_fir/ap_ports_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.960    u0_fir/ap_ports_reg_n_0_[1]
                                                                      r  u0_fir/rdata_r[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.058 r  u0_fir/rdata_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    u0_fir/rdata_r[1]_i_1_n_0
                         FDCE                                         r  u0_fir/rdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/rdata_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u0_fir/rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u0_fir/ap_ports_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/ap_ports_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    u0_fir/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  u0_fir/ap_ports_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  u0_fir/ap_ports_reg[2]/Q
                         net (fo=3, unplaced)         0.139     0.963    u0_fir/ap_ports_reg_n_0_[2]
                                                                      r  u0_fir/ap_ports[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  u0_fir/ap_ports[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    u0_fir/ap_ports[2]_i_1_n_0
                         FDPE                                         r  u0_fir/ap_ports_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    u0_fir/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  u0_fir/ap_ports_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    u0_fir/ap_ports_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u0_fir/ap_ports_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/rdata_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/ap_ports_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u0_fir/ap_ports_reg[5]/Q
                         net (fo=2, unplaced)         0.136     0.960    u0_fir/ap_ports_reg_n_0_[5]
                                                                      r  u0_fir/rdata_r[5]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.061 r  u0_fir/rdata_r[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    u0_fir/rdata_r[5]_i_1_n_0
                         FDCE                                         r  u0_fir/rdata_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/rdata_r_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u0_fir/rdata_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u0_fir/ap_ports_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            u0_fir/rdata_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    u0_fir/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  u0_fir/ap_ports_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  u0_fir/ap_ports_reg[2]/Q
                         net (fo=3, unplaced)         0.139     0.963    u0_fir/ap_ports_reg_n_0_[2]
                                                                      r  u0_fir/rdata_r[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.064 r  u0_fir/rdata_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    u0_fir/rdata_r[2]_i_1_n_0
                         FDCE                                         r  u0_fir/rdata_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    u0_fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  u0_fir/rdata_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u0_fir/rdata_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  delay_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    delay_cnt[0]
                                                                      f  delay_cnt[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  delay_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    delay_cnt[0]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  delay_cnt_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    delay_cnt[2]
                                                                      r  delay_cnt[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  delay_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    delay_cnt[1]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         14.000      11.056               User_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         14.000      11.056               User_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         14.000      11.845               wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000               addr_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000               addr_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000               addr_r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000               addr_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000               addr_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000               addr_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000               addr_r_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750                Data_bram/RAM_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_ack_o_reg/Q
                         net (fo=5, unplaced)         0.800     3.734    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_reg[0]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_reg[10]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_reg[11]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_reg[12]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_reg[13]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_reg[14]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_reg[15]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_reg[17]/Q
                         net (fo=1, unplaced)         0.800     3.734    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.544    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wbs_ack_o_reg/Q
                         net (fo=5, unplaced)         0.337     1.162    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wbs_dat_o_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wbs_dat_o_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wbs_dat_o_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wbs_dat_o_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wbs_dat_o_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wbs_dat_o_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wbs_dat_o_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wbs_dat_o_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wbs_dat_o_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.162    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           506 Endpoints
Min Delay           506 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            User_bram/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.344ns (34.155%)  route 2.590ns (65.845%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    User_bram/wbs_adr_i_IBUF[15]
                                                                      f  User_bram/RAM_reg_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  User_bram/RAM_reg_i_20/O
                         net (fo=2, unplaced)         0.460     2.355    User_bram/wbs_adr_i[27]
                                                                      r  User_bram/RAM_reg_i_19/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  User_bram/RAM_reg_i_19/O
                         net (fo=49, unplaced)        0.531     3.010    User_bram/wbs_adr_i[24]
                                                                      r  User_bram/RAM_reg_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.134 r  User_bram/RAM_reg_i_4/O
                         net (fo=2, unplaced)         0.800     3.934    User_bram/BRAM_A0[5]
                         RAMB18E1                                     r  User_bram/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439     2.128    User_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  User_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            User_bram/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.344ns (34.155%)  route 2.590ns (65.845%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    User_bram/wbs_adr_i_IBUF[15]
                                                                      f  User_bram/RAM_reg_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  User_bram/RAM_reg_i_20/O
                         net (fo=2, unplaced)         0.460     2.355    User_bram/wbs_adr_i[27]
                                                                      r  User_bram/RAM_reg_i_19/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  User_bram/RAM_reg_i_19/O
                         net (fo=49, unplaced)        0.531     3.010    User_bram/wbs_adr_i[24]
                                                                      r  User_bram/RAM_reg_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.134 r  User_bram/RAM_reg_i_3/O
                         net (fo=2, unplaced)         0.800     3.934    User_bram/BRAM_A0[6]
                         RAMB18E1                                     r  User_bram/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439     2.128    User_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  User_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            User_bram/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.344ns (34.155%)  route 2.590ns (65.845%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    User_bram/wbs_adr_i_IBUF[15]
                                                                      f  User_bram/RAM_reg_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  User_bram/RAM_reg_i_20/O
                         net (fo=2, unplaced)         0.460     2.355    User_bram/wbs_adr_i[27]
                                                                      r  User_bram/RAM_reg_i_19/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  User_bram/RAM_reg_i_19/O
                         net (fo=49, unplaced)        0.531     3.010    User_bram/wbs_adr_i[24]
                                                                      r  User_bram/RAM_reg_i_9/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.134 r  User_bram/RAM_reg_i_9/O
                         net (fo=2, unplaced)         0.800     3.934    User_bram/BRAM_A0[0]
                         RAMB18E1                                     r  User_bram/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439     2.128    User_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  User_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            User_bram/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.344ns (34.155%)  route 2.590ns (65.845%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    User_bram/wbs_adr_i_IBUF[15]
                                                                      f  User_bram/RAM_reg_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  User_bram/RAM_reg_i_20/O
                         net (fo=2, unplaced)         0.460     2.355    User_bram/wbs_adr_i[27]
                                                                      r  User_bram/RAM_reg_i_19/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  User_bram/RAM_reg_i_19/O
                         net (fo=49, unplaced)        0.531     3.010    User_bram/wbs_adr_i[24]
                                                                      r  User_bram/RAM_reg_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.134 r  User_bram/RAM_reg_i_8/O
                         net (fo=2, unplaced)         0.800     3.934    User_bram/BRAM_A0[1]
                         RAMB18E1                                     r  User_bram/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439     2.128    User_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  User_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            User_bram/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.344ns (34.155%)  route 2.590ns (65.845%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    User_bram/wbs_adr_i_IBUF[15]
                                                                      f  User_bram/RAM_reg_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  User_bram/RAM_reg_i_20/O
                         net (fo=2, unplaced)         0.460     2.355    User_bram/wbs_adr_i[27]
                                                                      r  User_bram/RAM_reg_i_19/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  User_bram/RAM_reg_i_19/O
                         net (fo=49, unplaced)        0.531     3.010    User_bram/wbs_adr_i[24]
                                                                      r  User_bram/RAM_reg_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.134 r  User_bram/RAM_reg_i_7/O
                         net (fo=2, unplaced)         0.800     3.934    User_bram/BRAM_A0[2]
                         RAMB18E1                                     r  User_bram/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439     2.128    User_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  User_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            User_bram/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.344ns (34.155%)  route 2.590ns (65.845%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    User_bram/wbs_adr_i_IBUF[15]
                                                                      f  User_bram/RAM_reg_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  User_bram/RAM_reg_i_20/O
                         net (fo=2, unplaced)         0.460     2.355    User_bram/wbs_adr_i[27]
                                                                      r  User_bram/RAM_reg_i_19/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  User_bram/RAM_reg_i_19/O
                         net (fo=49, unplaced)        0.531     3.010    User_bram/wbs_adr_i[24]
                                                                      r  User_bram/RAM_reg_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.134 r  User_bram/RAM_reg_i_6/O
                         net (fo=2, unplaced)         0.800     3.934    User_bram/BRAM_A0[3]
                         RAMB18E1                                     r  User_bram/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439     2.128    User_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  User_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            User_bram/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.344ns (34.155%)  route 2.590ns (65.845%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    User_bram/wbs_adr_i_IBUF[15]
                                                                      f  User_bram/RAM_reg_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  User_bram/RAM_reg_i_20/O
                         net (fo=2, unplaced)         0.460     2.355    User_bram/wbs_adr_i[27]
                                                                      r  User_bram/RAM_reg_i_19/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  User_bram/RAM_reg_i_19/O
                         net (fo=49, unplaced)        0.531     3.010    User_bram/wbs_adr_i[24]
                                                                      r  User_bram/RAM_reg_i_5/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.134 r  User_bram/RAM_reg_i_5/O
                         net (fo=2, unplaced)         0.800     3.934    User_bram/BRAM_A0[4]
                         RAMB18E1                                     r  User_bram/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439     2.128    User_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  User_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            User_bram/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.344ns (34.155%)  route 2.590ns (65.845%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    User_bram/wbs_adr_i_IBUF[15]
                                                                      f  User_bram/RAM_reg_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  User_bram/RAM_reg_i_20/O
                         net (fo=2, unplaced)         0.460     2.355    User_bram/wbs_adr_i[27]
                                                                      r  User_bram/RAM_reg_i_19/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  User_bram/RAM_reg_i_19/O
                         net (fo=49, unplaced)        0.531     3.010    User_bram/wbs_adr_i[24]
                                                                      r  User_bram/RAM_reg_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.134 r  User_bram/RAM_reg_i_4/O
                         net (fo=2, unplaced)         0.800     3.934    User_bram/BRAM_A0[5]
                         RAMB18E1                                     r  User_bram/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439     2.128    User_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  User_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            User_bram/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.344ns (34.155%)  route 2.590ns (65.845%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    User_bram/wbs_adr_i_IBUF[15]
                                                                      f  User_bram/RAM_reg_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  User_bram/RAM_reg_i_20/O
                         net (fo=2, unplaced)         0.460     2.355    User_bram/wbs_adr_i[27]
                                                                      r  User_bram/RAM_reg_i_19/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  User_bram/RAM_reg_i_19/O
                         net (fo=49, unplaced)        0.531     3.010    User_bram/wbs_adr_i[24]
                                                                      r  User_bram/RAM_reg_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.134 r  User_bram/RAM_reg_i_3/O
                         net (fo=2, unplaced)         0.800     3.934    User_bram/BRAM_A0[6]
                         RAMB18E1                                     r  User_bram/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439     2.128    User_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  User_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[30]
                            (input port)
  Destination:            User_bram/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.344ns (34.155%)  route 2.590ns (65.845%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[30]
                                                                      f  wbs_adr_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[30]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    User_bram/wbs_adr_i_IBUF[15]
                                                                      f  User_bram/RAM_reg_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  User_bram/RAM_reg_i_20/O
                         net (fo=2, unplaced)         0.460     2.355    User_bram/wbs_adr_i[27]
                                                                      r  User_bram/RAM_reg_i_19/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  User_bram/RAM_reg_i_19/O
                         net (fo=49, unplaced)        0.531     3.010    User_bram/wbs_adr_i[24]
                                                                      r  User_bram/RAM_reg_i_9/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.134 r  User_bram/RAM_reg_i_9/O
                         net (fo=2, unplaced)         0.800     3.934    User_bram/BRAM_A0[0]
                         RAMB18E1                                     r  User_bram/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.439     2.128    User_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  User_bram/RAM_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            Tap_bram/RAM_reg_0_15_0_0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[0]
                                                                      r  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    Tap_bram/RAM_reg_0_15_0_0/D
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/RAM_reg_0_15_0_0/WCLK
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_0_0/DP/CLK

Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            Tap_bram/RAM_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[0]
                                                                      r  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    Tap_bram/RAM_reg_0_15_0_0/D
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/RAM_reg_0_15_0_0/WCLK
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 wbs_dat_i[10]
                            (input port)
  Destination:            Tap_bram/RAM_reg_0_15_10_10/DP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[10]
                                                                      r  wbs_dat_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    Tap_bram/RAM_reg_0_15_10_10/D
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_10_10/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/RAM_reg_0_15_10_10/WCLK
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_10_10/DP/CLK

Slack:                    inf
  Source:                 wbs_dat_i[10]
                            (input port)
  Destination:            Tap_bram/RAM_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[10]
                                                                      r  wbs_dat_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    Tap_bram/RAM_reg_0_15_10_10/D
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/RAM_reg_0_15_10_10/WCLK
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_10_10/SP/CLK

Slack:                    inf
  Source:                 wbs_dat_i[11]
                            (input port)
  Destination:            Tap_bram/RAM_reg_0_15_11_11/DP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[11]
                                                                      r  wbs_dat_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[11]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    Tap_bram/RAM_reg_0_15_11_11/D
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_11_11/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/RAM_reg_0_15_11_11/WCLK
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_11_11/DP/CLK

Slack:                    inf
  Source:                 wbs_dat_i[11]
                            (input port)
  Destination:            Tap_bram/RAM_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[11]
                                                                      r  wbs_dat_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[11]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    Tap_bram/RAM_reg_0_15_11_11/D
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/RAM_reg_0_15_11_11/WCLK
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_11_11/SP/CLK

Slack:                    inf
  Source:                 wbs_dat_i[12]
                            (input port)
  Destination:            Tap_bram/RAM_reg_0_15_12_12/DP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[12] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[12]
                                                                      r  wbs_dat_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[12]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    Tap_bram/RAM_reg_0_15_12_12/D
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/RAM_reg_0_15_12_12/WCLK
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_12_12/DP/CLK

Slack:                    inf
  Source:                 wbs_dat_i[12]
                            (input port)
  Destination:            Tap_bram/RAM_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[12] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[12]
                                                                      r  wbs_dat_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[12]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    Tap_bram/RAM_reg_0_15_12_12/D
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/RAM_reg_0_15_12_12/WCLK
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_12_12/SP/CLK

Slack:                    inf
  Source:                 wbs_dat_i[13]
                            (input port)
  Destination:            Tap_bram/RAM_reg_0_15_13_13/DP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[13]
                                                                      r  wbs_dat_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[13]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    Tap_bram/RAM_reg_0_15_13_13/D
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_13_13/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/RAM_reg_0_15_13_13/WCLK
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_13_13/DP/CLK

Slack:                    inf
  Source:                 wbs_dat_i[13]
                            (input port)
  Destination:            Tap_bram/RAM_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMD32 clocked by wb_clk_i  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[13]
                                                                      r  wbs_dat_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[13]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    Tap_bram/RAM_reg_0_15_13_13/D
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=371, unplaced)       0.259     1.032    Tap_bram/RAM_reg_0_15_13_13/WCLK
                         RAMD32                                       r  Tap_bram/RAM_reg_0_15_13_13/SP/CLK





