INFO: [VRFC 10-163] Analyzing VHDL file "/home/master/FPGA_proj/canda_vhdl/canda_vhdl.gen/sources_1/ip/ila_1/sim/ila_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ila_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/master/FPGA_proj/canda_vhdl/canda_vhdl.gen/sources_1/ip/pll/pll_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pll_pll_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'pll'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/arbiter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'arbiter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/canda.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'canda'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/mdio_cfg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mdio_cfg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/rx_packets.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_packets'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_arp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tx_pkt_arp'
