#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25783f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2575c40 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x25a0710 .functor NOT 1, L_0x25a35d0, C4<0>, C4<0>, C4<0>;
L_0x25a3010 .functor XOR 5, L_0x25a3380, L_0x25a3420, C4<00000>, C4<00000>;
L_0x25a3560 .functor XOR 5, L_0x25a3010, L_0x25a34c0, C4<00000>, C4<00000>;
v0x259fa90_0 .net *"_ivl_10", 4 0, L_0x25a34c0;  1 drivers
v0x259fb90_0 .net *"_ivl_12", 4 0, L_0x25a3560;  1 drivers
v0x259fc70_0 .net *"_ivl_2", 4 0, L_0x25a32e0;  1 drivers
v0x259fd30_0 .net *"_ivl_4", 4 0, L_0x25a3380;  1 drivers
v0x259fe10_0 .net *"_ivl_6", 4 0, L_0x25a3420;  1 drivers
v0x259ff40_0 .net *"_ivl_8", 4 0, L_0x25a3010;  1 drivers
v0x25a0020_0 .var "clk", 0 0;
v0x25a00c0_0 .var/2u "stats1", 159 0;
v0x25a0180_0 .var/2u "strobe", 0 0;
v0x25a02d0_0 .net "sum_dut", 4 0, L_0x25a3240;  1 drivers
v0x25a0390_0 .net "sum_ref", 4 0, L_0x25a0ab0;  1 drivers
v0x25a0430_0 .net "tb_match", 0 0, L_0x25a35d0;  1 drivers
v0x25a04d0_0 .net "tb_mismatch", 0 0, L_0x25a0710;  1 drivers
v0x25a0590_0 .net "x", 3 0, v0x25961d0_0;  1 drivers
v0x25a0650_0 .net "y", 3 0, v0x2596290_0;  1 drivers
L_0x25a32e0 .concat [ 5 0 0 0], L_0x25a0ab0;
L_0x25a3380 .concat [ 5 0 0 0], L_0x25a0ab0;
L_0x25a3420 .concat [ 5 0 0 0], L_0x25a3240;
L_0x25a34c0 .concat [ 5 0 0 0], L_0x25a0ab0;
L_0x25a35d0 .cmp/eeq 5, L_0x25a32e0, L_0x25a3560;
S_0x25684e0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2575c40;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x25798d0_0 .net *"_ivl_0", 4 0, L_0x25a07a0;  1 drivers
L_0x7f5f9fa82018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2579970_0 .net *"_ivl_3", 0 0, L_0x7f5f9fa82018;  1 drivers
v0x2554690_0 .net *"_ivl_4", 4 0, L_0x25a0930;  1 drivers
L_0x7f5f9fa82060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2575ff0_0 .net *"_ivl_7", 0 0, L_0x7f5f9fa82060;  1 drivers
v0x2573470_0 .net "sum", 4 0, L_0x25a0ab0;  alias, 1 drivers
v0x25708f0_0 .net "x", 3 0, v0x25961d0_0;  alias, 1 drivers
v0x256dd10_0 .net "y", 3 0, v0x2596290_0;  alias, 1 drivers
L_0x25a07a0 .concat [ 4 1 0 0], v0x25961d0_0, L_0x7f5f9fa82018;
L_0x25a0930 .concat [ 4 1 0 0], v0x2596290_0, L_0x7f5f9fa82060;
L_0x25a0ab0 .arith/sum 5, L_0x25a07a0, L_0x25a0930;
S_0x2595f20 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2575c40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x25960f0_0 .net "clk", 0 0, v0x25a0020_0;  1 drivers
v0x25961d0_0 .var "x", 3 0;
v0x2596290_0 .var "y", 3 0;
E_0x2558800/0 .event negedge, v0x25960f0_0;
E_0x2558800/1 .event posedge, v0x25960f0_0;
E_0x2558800 .event/or E_0x2558800/0, E_0x2558800/1;
S_0x2596370 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2575c40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x259f060_0 .net *"_ivl_42", 0 0, L_0x25a3080;  1 drivers
v0x259f160_0 .net *"_ivl_44", 3 0, L_0x25a3120;  1 drivers
o0x7f5f9facc758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x259f240_0 name=_ivl_49
v0x259f300_0 .net "c", 3 0, L_0x25a2f70;  1 drivers
v0x259f3e0_0 .net "s", 4 0, L_0x25a3670;  1 drivers
v0x259f510_0 .net "sum", 4 0, L_0x25a3240;  alias, 1 drivers
v0x259f5f0_0 .net "x", 3 0, v0x25961d0_0;  alias, 1 drivers
v0x259f700_0 .net "y", 3 0, v0x2596290_0;  alias, 1 drivers
L_0x25a1280 .part v0x25961d0_0, 0, 1;
L_0x25a1340 .part v0x2596290_0, 0, 1;
L_0x25a1a90 .part v0x25961d0_0, 1, 1;
L_0x25a1b30 .part v0x2596290_0, 1, 1;
L_0x25a1c00 .part L_0x25a2f70, 0, 1;
L_0x25a2330 .part v0x25961d0_0, 2, 1;
L_0x25a2410 .part v0x2596290_0, 2, 1;
L_0x25a24b0 .part L_0x25a2f70, 1, 1;
L_0x25a2c20 .part v0x25961d0_0, 3, 1;
L_0x25a2cc0 .part v0x2596290_0, 3, 1;
L_0x25a2ed0 .part L_0x25a2f70, 2, 1;
RS_0x7f5f9facb438 .resolv tri, L_0x25a0f70, L_0x25a1140;
RS_0x7f5f9facb948 .resolv tri, L_0x25a1780, L_0x25a1950;
RS_0x7f5f9facbe58 .resolv tri, L_0x25a2020, L_0x25a21f0;
RS_0x7f5f9facc368 .resolv tri, L_0x25a2910, L_0x25a2ae0;
L_0x25a2f70 .concat8 [ 1 1 1 1], RS_0x7f5f9facb438, RS_0x7f5f9facb948, RS_0x7f5f9facbe58, RS_0x7f5f9facc368;
L_0x25a3080 .part L_0x25a2f70, 3, 1;
L_0x25a3120 .part L_0x25a3670, 0, 4;
L_0x25a3240 .concat [ 4 1 0 0], L_0x25a3120, L_0x25a3080;
LS_0x25a3670_0_0 .concat [ 1 1 1 1], L_0x25a0cf0, L_0x25a1500, L_0x25a1da0, L_0x25a2690;
LS_0x25a3670_0_4 .concat [ 1 0 0 0], o0x7f5f9facc758;
L_0x25a3670 .concat [ 4 1 0 0], LS_0x25a3670_0_0, LS_0x25a3670_0_4;
S_0x2596500 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x2596370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x2598190_0 .net "a", 0 0, L_0x25a1280;  1 drivers
v0x2598280_0 .net "b", 0 0, L_0x25a1340;  1 drivers
v0x2598390_0 .net8 "c", 0 0, RS_0x7f5f9facb438;  2 drivers
v0x2598430_0 .net "c1", 0 0, L_0x25a0da0;  1 drivers
L_0x7f5f9fa820a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2598520_0 .net "c_in", 0 0, L_0x7f5f9fa820a8;  1 drivers
v0x2598660_0 .net "s", 0 0, L_0x25a0cf0;  1 drivers
v0x2598700_0 .net "s1", 0 0, L_0x25a0b50;  1 drivers
S_0x2596740 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x2596500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a0da0 .functor AND 1, L_0x25a1280, L_0x25a1340, C4<1>, C4<1>;
v0x25969d0_0 .net "a", 0 0, L_0x25a1280;  alias, 1 drivers
v0x2596ab0_0 .net "b", 0 0, L_0x25a1340;  alias, 1 drivers
v0x2596b70_0 .net "y", 0 0, L_0x25a0da0;  alias, 1 drivers
S_0x2596cc0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x2596500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a0f70 .functor AND 1, L_0x25a0b50, L_0x7f5f9fa820a8, C4<1>, C4<1>;
v0x2596f10_0 .net "a", 0 0, L_0x25a0b50;  alias, 1 drivers
v0x2596ff0_0 .net "b", 0 0, L_0x7f5f9fa820a8;  alias, 1 drivers
v0x25970b0_0 .net8 "y", 0 0, RS_0x7f5f9facb438;  alias, 2 drivers
S_0x2597200 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x2596500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a1140 .functor OR 1, L_0x25a0da0, RS_0x7f5f9facb438, C4<0>, C4<0>;
v0x2597480_0 .net "a", 0 0, L_0x25a0da0;  alias, 1 drivers
v0x2597550_0 .net8 "b", 0 0, RS_0x7f5f9facb438;  alias, 2 drivers
v0x2597620_0 .net8 "y", 0 0, RS_0x7f5f9facb438;  alias, 2 drivers
S_0x2597760 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x2596500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a0b50 .functor XOR 1, L_0x25a1280, L_0x25a1340, C4<0>, C4<0>;
v0x25979b0_0 .net "a", 0 0, L_0x25a1280;  alias, 1 drivers
v0x2597a70_0 .net "b", 0 0, L_0x25a1340;  alias, 1 drivers
v0x2597b40_0 .net "y", 0 0, L_0x25a0b50;  alias, 1 drivers
S_0x2597c40 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x2596500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a0cf0 .functor XOR 1, L_0x25a0b50, L_0x7f5f9fa820a8, C4<0>, C4<0>;
v0x2597ee0_0 .net "a", 0 0, L_0x25a0b50;  alias, 1 drivers
v0x2597ff0_0 .net "b", 0 0, L_0x7f5f9fa820a8;  alias, 1 drivers
v0x25980b0_0 .net "y", 0 0, L_0x25a0cf0;  alias, 1 drivers
S_0x25987e0 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x2596370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x259a460_0 .net "a", 0 0, L_0x25a1a90;  1 drivers
v0x259a550_0 .net "b", 0 0, L_0x25a1b30;  1 drivers
v0x259a660_0 .net8 "c", 0 0, RS_0x7f5f9facb948;  2 drivers
v0x259a700_0 .net "c1", 0 0, L_0x25a15b0;  1 drivers
v0x259a7f0_0 .net "c_in", 0 0, L_0x25a1c00;  1 drivers
v0x259a930_0 .net "s", 0 0, L_0x25a1500;  1 drivers
v0x259a9d0_0 .net "s1", 0 0, L_0x25a13e0;  1 drivers
S_0x2598a90 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x25987e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a15b0 .functor AND 1, L_0x25a1a90, L_0x25a1b30, C4<1>, C4<1>;
v0x2598d00_0 .net "a", 0 0, L_0x25a1a90;  alias, 1 drivers
v0x2598de0_0 .net "b", 0 0, L_0x25a1b30;  alias, 1 drivers
v0x2598ea0_0 .net "y", 0 0, L_0x25a15b0;  alias, 1 drivers
S_0x2598fc0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x25987e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a1780 .functor AND 1, L_0x25a13e0, L_0x25a1c00, C4<1>, C4<1>;
v0x2599210_0 .net "a", 0 0, L_0x25a13e0;  alias, 1 drivers
v0x25992f0_0 .net "b", 0 0, L_0x25a1c00;  alias, 1 drivers
v0x25993b0_0 .net8 "y", 0 0, RS_0x7f5f9facb948;  alias, 2 drivers
S_0x25994d0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x25987e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a1950 .functor OR 1, L_0x25a15b0, RS_0x7f5f9facb948, C4<0>, C4<0>;
v0x2599750_0 .net "a", 0 0, L_0x25a15b0;  alias, 1 drivers
v0x2599820_0 .net8 "b", 0 0, RS_0x7f5f9facb948;  alias, 2 drivers
v0x25998f0_0 .net8 "y", 0 0, RS_0x7f5f9facb948;  alias, 2 drivers
S_0x2599a30 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x25987e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a13e0 .functor XOR 1, L_0x25a1a90, L_0x25a1b30, C4<0>, C4<0>;
v0x2599c80_0 .net "a", 0 0, L_0x25a1a90;  alias, 1 drivers
v0x2599d40_0 .net "b", 0 0, L_0x25a1b30;  alias, 1 drivers
v0x2599e10_0 .net "y", 0 0, L_0x25a13e0;  alias, 1 drivers
S_0x2599f10 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x25987e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a1500 .functor XOR 1, L_0x25a13e0, L_0x25a1c00, C4<0>, C4<0>;
v0x259a1b0_0 .net "a", 0 0, L_0x25a13e0;  alias, 1 drivers
v0x259a2c0_0 .net "b", 0 0, L_0x25a1c00;  alias, 1 drivers
v0x259a380_0 .net "y", 0 0, L_0x25a1500;  alias, 1 drivers
S_0x259aab0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x2596370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x259c740_0 .net "a", 0 0, L_0x25a2330;  1 drivers
v0x259c830_0 .net "b", 0 0, L_0x25a2410;  1 drivers
v0x259c940_0 .net8 "c", 0 0, RS_0x7f5f9facbe58;  2 drivers
v0x259c9e0_0 .net "c1", 0 0, L_0x25a1e50;  1 drivers
v0x259cad0_0 .net "c_in", 0 0, L_0x25a24b0;  1 drivers
v0x259cc10_0 .net "s", 0 0, L_0x25a1da0;  1 drivers
v0x259ccb0_0 .net "s1", 0 0, L_0x25a1ca0;  1 drivers
S_0x259ad40 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x259aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a1e50 .functor AND 1, L_0x25a2330, L_0x25a2410, C4<1>, C4<1>;
v0x259afb0_0 .net "a", 0 0, L_0x25a2330;  alias, 1 drivers
v0x259b090_0 .net "b", 0 0, L_0x25a2410;  alias, 1 drivers
v0x259b150_0 .net "y", 0 0, L_0x25a1e50;  alias, 1 drivers
S_0x259b270 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x259aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a2020 .functor AND 1, L_0x25a1ca0, L_0x25a24b0, C4<1>, C4<1>;
v0x259b4c0_0 .net "a", 0 0, L_0x25a1ca0;  alias, 1 drivers
v0x259b5a0_0 .net "b", 0 0, L_0x25a24b0;  alias, 1 drivers
v0x259b660_0 .net8 "y", 0 0, RS_0x7f5f9facbe58;  alias, 2 drivers
S_0x259b7b0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x259aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a21f0 .functor OR 1, L_0x25a1e50, RS_0x7f5f9facbe58, C4<0>, C4<0>;
v0x259ba30_0 .net "a", 0 0, L_0x25a1e50;  alias, 1 drivers
v0x259bb00_0 .net8 "b", 0 0, RS_0x7f5f9facbe58;  alias, 2 drivers
v0x259bbd0_0 .net8 "y", 0 0, RS_0x7f5f9facbe58;  alias, 2 drivers
S_0x259bd10 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x259aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a1ca0 .functor XOR 1, L_0x25a2330, L_0x25a2410, C4<0>, C4<0>;
v0x259bf60_0 .net "a", 0 0, L_0x25a2330;  alias, 1 drivers
v0x259c020_0 .net "b", 0 0, L_0x25a2410;  alias, 1 drivers
v0x259c0f0_0 .net "y", 0 0, L_0x25a1ca0;  alias, 1 drivers
S_0x259c1f0 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x259aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a1da0 .functor XOR 1, L_0x25a1ca0, L_0x25a24b0, C4<0>, C4<0>;
v0x259c490_0 .net "a", 0 0, L_0x25a1ca0;  alias, 1 drivers
v0x259c5a0_0 .net "b", 0 0, L_0x25a24b0;  alias, 1 drivers
v0x259c660_0 .net "y", 0 0, L_0x25a1da0;  alias, 1 drivers
S_0x259cd90 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x2596370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x259ea10_0 .net "a", 0 0, L_0x25a2c20;  1 drivers
v0x259eb00_0 .net "b", 0 0, L_0x25a2cc0;  1 drivers
v0x259ec10_0 .net8 "c", 0 0, RS_0x7f5f9facc368;  2 drivers
v0x259ecb0_0 .net "c1", 0 0, L_0x25a2740;  1 drivers
v0x259eda0_0 .net "c_in", 0 0, L_0x25a2ed0;  1 drivers
v0x259eee0_0 .net "s", 0 0, L_0x25a2690;  1 drivers
v0x259ef80_0 .net "s1", 0 0, L_0x25a2550;  1 drivers
S_0x259d020 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x259cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a2740 .functor AND 1, L_0x25a2c20, L_0x25a2cc0, C4<1>, C4<1>;
v0x259d2b0_0 .net "a", 0 0, L_0x25a2c20;  alias, 1 drivers
v0x259d390_0 .net "b", 0 0, L_0x25a2cc0;  alias, 1 drivers
v0x259d450_0 .net "y", 0 0, L_0x25a2740;  alias, 1 drivers
S_0x259d570 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x259cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a2910 .functor AND 1, L_0x25a2550, L_0x25a2ed0, C4<1>, C4<1>;
v0x259d7c0_0 .net "a", 0 0, L_0x25a2550;  alias, 1 drivers
v0x259d8a0_0 .net "b", 0 0, L_0x25a2ed0;  alias, 1 drivers
v0x259d960_0 .net8 "y", 0 0, RS_0x7f5f9facc368;  alias, 2 drivers
S_0x259da80 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x259cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a2ae0 .functor OR 1, L_0x25a2740, RS_0x7f5f9facc368, C4<0>, C4<0>;
v0x259dd00_0 .net "a", 0 0, L_0x25a2740;  alias, 1 drivers
v0x259ddd0_0 .net8 "b", 0 0, RS_0x7f5f9facc368;  alias, 2 drivers
v0x259dea0_0 .net8 "y", 0 0, RS_0x7f5f9facc368;  alias, 2 drivers
S_0x259dfe0 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x259cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a2550 .functor XOR 1, L_0x25a2c20, L_0x25a2cc0, C4<0>, C4<0>;
v0x259e230_0 .net "a", 0 0, L_0x25a2c20;  alias, 1 drivers
v0x259e2f0_0 .net "b", 0 0, L_0x25a2cc0;  alias, 1 drivers
v0x259e3c0_0 .net "y", 0 0, L_0x25a2550;  alias, 1 drivers
S_0x259e4c0 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x259cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x25a2690 .functor XOR 1, L_0x25a2550, L_0x25a2ed0, C4<0>, C4<0>;
v0x259e760_0 .net "a", 0 0, L_0x25a2550;  alias, 1 drivers
v0x259e870_0 .net "b", 0 0, L_0x25a2ed0;  alias, 1 drivers
v0x259e930_0 .net "y", 0 0, L_0x25a2690;  alias, 1 drivers
S_0x259f890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2575c40;
 .timescale -12 -12;
E_0x2558a70 .event anyedge, v0x25a0180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x25a0180_0;
    %nor/r;
    %assign/vec4 v0x25a0180_0, 0;
    %wait E_0x2558a70;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2595f20;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2558800;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2596290_0, 0;
    %assign/vec4 v0x25961d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2575c40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25a0020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25a0180_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2575c40;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x25a0020_0;
    %inv;
    %store/vec4 v0x25a0020_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2575c40;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x25960f0_0, v0x25a04d0_0, v0x25a0590_0, v0x25a0650_0, v0x25a0390_0, v0x25a02d0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2575c40;
T_5 ;
    %load/vec4 v0x25a00c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x25a00c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x25a00c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x25a00c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25a00c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x25a00c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25a00c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2575c40;
T_6 ;
    %wait E_0x2558800;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25a00c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25a00c0_0, 4, 32;
    %load/vec4 v0x25a0430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x25a00c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25a00c0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25a00c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25a00c0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x25a0390_0;
    %load/vec4 v0x25a0390_0;
    %load/vec4 v0x25a02d0_0;
    %xor;
    %load/vec4 v0x25a0390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x25a00c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25a00c0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x25a00c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25a00c0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/m2014_q4j/iter8/response0/top_module.sv";
