@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO231 :"d:\semestre 2-2020\dsd\practicas\proyecto final aldair jrene\clk_div_pacman.vhd":23:4:23:5|Found counter in view:work.pfinal(top) instance cto4.Qaux[20:0] 
@N: MO231 :"d:\semestre 2-2020\dsd\practicas\proyecto final aldair jrene\clk_div_lcd.vhd":17:3:17:4|Found counter in view:work.pfinal(top) instance cto2.Qaux[24:0] 
@N: FX214 :"d:\semestre 2-2020\dsd\practicas\proyecto final aldair jrene\lcd.vhd":13:6:13:7|Generating ROM cto3.outDD_1[9:0] (in view: work.pfinal(top)).
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
