
PNI490.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ff4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800928c  0800928c  0000a28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080092c4  080092c4  0000a2c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080092cc  080092cc  0000a2cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080092d0  080092d0  0000a2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  080092d4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000388  24000010  080092e4  0000b010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000398  080092e4  0000b398  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000b010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001da08  00000000  00000000  0000b03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002f7c  00000000  00000000  00028a46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001828  00000000  00000000  0002b9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000012f2  00000000  00000000  0002d1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003b196  00000000  00000000  0002e4e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020b9d  00000000  00000000  00069678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001833f7  00000000  00000000  0008a215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0020d60c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000069cc  00000000  00000000  0020d650  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000056  00000000  00000000  0021401c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08009274 	.word	0x08009274

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08009274 	.word	0x08009274

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000608:	f000 fcb8 	bl	8000f7c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f001 fa88 	bl	8001b20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f816 	bl	8000640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 fb4c 	bl	8000cb0 <MX_GPIO_Init>
  MX_FMC_Init();
 8000618:	f000 fae6 	bl	8000be8 <MX_FMC_Init>
  MX_I2C1_Init();
 800061c:	f000 f8f2 	bl	8000804 <MX_I2C1_Init>
  MX_ADC3_Init();
 8000620:	f000 f88a 	bl	8000738 <MX_ADC3_Init>
  MX_TIM14_Init();
 8000624:	f000 fa48 	bl	8000ab8 <MX_TIM14_Init>
  MX_I2C2_SMBUS_Init();
 8000628:	f000 f92c 	bl	8000884 <MX_I2C2_SMBUS_Init>
  MX_I2C3_Init();
 800062c:	f000 f96e 	bl	800090c <MX_I2C3_Init>
  MX_I2C4_Init();
 8000630:	f000 f9ac 	bl	800098c <MX_I2C4_Init>
  MX_UART4_Init();
 8000634:	f000 fa8c 	bl	8000b50 <MX_UART4_Init>
  MX_SPI5_Init();
 8000638:	f000 f9e8 	bl	8000a0c <MX_SPI5_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800063c:	bf00      	nop
 800063e:	e7fd      	b.n	800063c <main+0x38>

08000640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b09c      	sub	sp, #112	@ 0x70
 8000644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000646:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800064a:	224c      	movs	r2, #76	@ 0x4c
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f008 fde4 	bl	800921c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	2220      	movs	r2, #32
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f008 fdde 	bl	800921c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000660:	2002      	movs	r0, #2
 8000662:	f002 fefd 	bl	8003460 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000666:	2300      	movs	r3, #0
 8000668:	603b      	str	r3, [r7, #0]
 800066a:	4b31      	ldr	r3, [pc, #196]	@ (8000730 <SystemClock_Config+0xf0>)
 800066c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800066e:	4a30      	ldr	r2, [pc, #192]	@ (8000730 <SystemClock_Config+0xf0>)
 8000670:	f023 0301 	bic.w	r3, r3, #1
 8000674:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000676:	4b2e      	ldr	r3, [pc, #184]	@ (8000730 <SystemClock_Config+0xf0>)
 8000678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	4b2c      	ldr	r3, [pc, #176]	@ (8000734 <SystemClock_Config+0xf4>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000688:	4a2a      	ldr	r2, [pc, #168]	@ (8000734 <SystemClock_Config+0xf4>)
 800068a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800068e:	6193      	str	r3, [r2, #24]
 8000690:	4b28      	ldr	r3, [pc, #160]	@ (8000734 <SystemClock_Config+0xf4>)
 8000692:	699b      	ldr	r3, [r3, #24]
 8000694:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000698:	603b      	str	r3, [r7, #0]
 800069a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800069c:	bf00      	nop
 800069e:	4b25      	ldr	r3, [pc, #148]	@ (8000734 <SystemClock_Config+0xf4>)
 80006a0:	699b      	ldr	r3, [r3, #24]
 80006a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006aa:	d1f8      	bne.n	800069e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006ac:	2301      	movs	r3, #1
 80006ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006b0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80006b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b6:	2302      	movs	r3, #2
 80006b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ba:	2302      	movs	r3, #2
 80006bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80006be:	2302      	movs	r3, #2
 80006c0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80006c2:	230c      	movs	r3, #12
 80006c4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006c6:	2302      	movs	r3, #2
 80006c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80006ca:	2303      	movs	r3, #3
 80006cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006ce:	2302      	movs	r3, #2
 80006d0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006d2:	230c      	movs	r3, #12
 80006d4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80006d6:	2302      	movs	r3, #2
 80006d8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006e2:	4618      	mov	r0, r3
 80006e4:	f002 fef6 	bl	80034d4 <HAL_RCC_OscConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006ee:	f000 fc71 	bl	8000fd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f2:	233f      	movs	r3, #63	@ 0x3f
 80006f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f6:	2303      	movs	r3, #3
 80006f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000702:	2340      	movs	r3, #64	@ 0x40
 8000704:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000706:	2340      	movs	r3, #64	@ 0x40
 8000708:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800070a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800070e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000710:	2340      	movs	r3, #64	@ 0x40
 8000712:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2101      	movs	r1, #1
 8000718:	4618      	mov	r0, r3
 800071a:	f003 fb35 	bl	8003d88 <HAL_RCC_ClockConfig>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000724:	f000 fc56 	bl	8000fd4 <Error_Handler>
  }
}
 8000728:	bf00      	nop
 800072a:	3770      	adds	r7, #112	@ 0x70
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	58000400 	.word	0x58000400
 8000734:	58024800 	.word	0x58024800

08000738 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b088      	sub	sp, #32
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
 800074a:	611a      	str	r2, [r3, #16]
 800074c:	615a      	str	r2, [r3, #20]
 800074e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000750:	4b29      	ldr	r3, [pc, #164]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 8000752:	4a2a      	ldr	r2, [pc, #168]	@ (80007fc <MX_ADC3_Init+0xc4>)
 8000754:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_10B;
 8000756:	4b28      	ldr	r3, [pc, #160]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 8000758:	220c      	movs	r2, #12
 800075a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800075c:	4b26      	ldr	r3, [pc, #152]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000762:	4b25      	ldr	r3, [pc, #148]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 8000764:	2204      	movs	r2, #4
 8000766:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000768:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 800076a:	2200      	movs	r2, #0
 800076c:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800076e:	4b22      	ldr	r3, [pc, #136]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 8000770:	2200      	movs	r2, #0
 8000772:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 8000774:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 8000776:	2201      	movs	r2, #1
 8000778:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800077a:	4b1f      	ldr	r3, [pc, #124]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 800077c:	2200      	movs	r2, #0
 800077e:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000780:	4b1d      	ldr	r3, [pc, #116]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 8000782:	2200      	movs	r2, #0
 8000784:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000786:	4b1c      	ldr	r3, [pc, #112]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 8000788:	2200      	movs	r2, #0
 800078a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800078c:	4b1a      	ldr	r3, [pc, #104]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 800078e:	2200      	movs	r2, #0
 8000790:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000792:	4b19      	ldr	r3, [pc, #100]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 8000794:	2200      	movs	r2, #0
 8000796:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000798:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 800079a:	2200      	movs	r2, #0
 800079c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800079e:	4b16      	ldr	r3, [pc, #88]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 80007a6:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80007ac:	4812      	ldr	r0, [pc, #72]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 80007ae:	f001 fc5f 	bl	8002070 <HAL_ADC_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 80007b8:	f000 fc0c 	bl	8000fd4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007bc:	4b10      	ldr	r3, [pc, #64]	@ (8000800 <MX_ADC3_Init+0xc8>)
 80007be:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007c0:	2306      	movs	r3, #6
 80007c2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007c8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80007cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007ce:	2304      	movs	r3, #4
 80007d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80007d6:	2300      	movs	r3, #0
 80007d8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	4619      	mov	r1, r3
 80007de:	4806      	ldr	r0, [pc, #24]	@ (80007f8 <MX_ADC3_Init+0xc0>)
 80007e0:	f001 fde8 	bl	80023b4 <HAL_ADC_ConfigChannel>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 80007ea:	f000 fbf3 	bl	8000fd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80007ee:	bf00      	nop
 80007f0:	3720      	adds	r7, #32
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	2400002c 	.word	0x2400002c
 80007fc:	58026000 	.word	0x58026000
 8000800:	04300002 	.word	0x04300002

08000804 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000808:	4b1b      	ldr	r3, [pc, #108]	@ (8000878 <MX_I2C1_Init+0x74>)
 800080a:	4a1c      	ldr	r2, [pc, #112]	@ (800087c <MX_I2C1_Init+0x78>)
 800080c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x009098E4;
 800080e:	4b1a      	ldr	r3, [pc, #104]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000810:	4a1b      	ldr	r2, [pc, #108]	@ (8000880 <MX_I2C1_Init+0x7c>)
 8000812:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000814:	4b18      	ldr	r3, [pc, #96]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800081a:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <MX_I2C1_Init+0x74>)
 800081c:	2201      	movs	r2, #1
 800081e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000820:	4b15      	ldr	r3, [pc, #84]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000826:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000828:	2200      	movs	r2, #0
 800082a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <MX_I2C1_Init+0x74>)
 800082e:	2200      	movs	r2, #0
 8000830:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000832:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000834:	2200      	movs	r2, #0
 8000836:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000838:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <MX_I2C1_Init+0x74>)
 800083a:	2200      	movs	r2, #0
 800083c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800083e:	480e      	ldr	r0, [pc, #56]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000840:	f002 fcda 	bl	80031f8 <HAL_I2C_Init>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800084a:	f000 fbc3 	bl	8000fd4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800084e:	2100      	movs	r1, #0
 8000850:	4809      	ldr	r0, [pc, #36]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000852:	f002 fd6d 	bl	8003330 <HAL_I2CEx_ConfigAnalogFilter>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800085c:	f000 fbba 	bl	8000fd4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000860:	2100      	movs	r1, #0
 8000862:	4805      	ldr	r0, [pc, #20]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000864:	f002 fdaf 	bl	80033c6 <HAL_I2CEx_ConfigDigitalFilter>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800086e:	f000 fbb1 	bl	8000fd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	24000090 	.word	0x24000090
 800087c:	40005400 	.word	0x40005400
 8000880:	009098e4 	.word	0x009098e4

08000884 <MX_I2C2_SMBUS_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_SMBUS_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hsmbus2.Instance = I2C2;
 8000888:	4b1d      	ldr	r3, [pc, #116]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 800088a:	4a1e      	ldr	r2, [pc, #120]	@ (8000904 <MX_I2C2_SMBUS_Init+0x80>)
 800088c:	601a      	str	r2, [r3, #0]
  hsmbus2.Init.Timing = 0x009098E4;
 800088e:	4b1c      	ldr	r3, [pc, #112]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 8000890:	4a1d      	ldr	r2, [pc, #116]	@ (8000908 <MX_I2C2_SMBUS_Init+0x84>)
 8000892:	605a      	str	r2, [r3, #4]
  hsmbus2.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8000894:	4b1a      	ldr	r3, [pc, #104]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  hsmbus2.Init.OwnAddress1 = 2;
 800089a:	4b19      	ldr	r3, [pc, #100]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 800089c:	2202      	movs	r2, #2
 800089e:	60da      	str	r2, [r3, #12]
  hsmbus2.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 80008a0:	4b17      	ldr	r3, [pc, #92]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	611a      	str	r2, [r3, #16]
  hsmbus2.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 80008a6:	4b16      	ldr	r3, [pc, #88]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	615a      	str	r2, [r3, #20]
  hsmbus2.Init.OwnAddress2 = 0;
 80008ac:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	619a      	str	r2, [r3, #24]
  hsmbus2.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 80008b2:	4b13      	ldr	r3, [pc, #76]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	61da      	str	r2, [r3, #28]
  hsmbus2.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 80008b8:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	621a      	str	r2, [r3, #32]
  hsmbus2.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 80008be:	4b10      	ldr	r3, [pc, #64]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsmbus2.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 80008c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsmbus2.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 80008ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsmbus2.Init.SMBusTimeout = 0x000081DC;
 80008d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008d2:	f248 12dc 	movw	r2, #33244	@ 0x81dc
 80008d6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_SMBUS_Init(&hsmbus2) != HAL_OK)
 80008d8:	4809      	ldr	r0, [pc, #36]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008da:	f006 fadf 	bl	8006e9c <HAL_SMBUS_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_I2C2_SMBUS_Init+0x64>
  {
    Error_Handler();
 80008e4:	f000 fb76 	bl	8000fd4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_SMBUS_ConfigDigitalFilter(&hsmbus2, 0) != HAL_OK)
 80008e8:	2100      	movs	r1, #0
 80008ea:	4805      	ldr	r0, [pc, #20]	@ (8000900 <MX_I2C2_SMBUS_Init+0x7c>)
 80008ec:	f006 fb8e 	bl	800700c <HAL_SMBUS_ConfigDigitalFilter>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_I2C2_SMBUS_Init+0x76>
  {
    Error_Handler();
 80008f6:	f000 fb6d 	bl	8000fd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	240000e4 	.word	0x240000e4
 8000904:	40005800 	.word	0x40005800
 8000908:	009098e4 	.word	0x009098e4

0800090c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000910:	4b1b      	ldr	r3, [pc, #108]	@ (8000980 <MX_I2C3_Init+0x74>)
 8000912:	4a1c      	ldr	r2, [pc, #112]	@ (8000984 <MX_I2C3_Init+0x78>)
 8000914:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x009098E4;
 8000916:	4b1a      	ldr	r3, [pc, #104]	@ (8000980 <MX_I2C3_Init+0x74>)
 8000918:	4a1b      	ldr	r2, [pc, #108]	@ (8000988 <MX_I2C3_Init+0x7c>)
 800091a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800091c:	4b18      	ldr	r3, [pc, #96]	@ (8000980 <MX_I2C3_Init+0x74>)
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000922:	4b17      	ldr	r3, [pc, #92]	@ (8000980 <MX_I2C3_Init+0x74>)
 8000924:	2201      	movs	r2, #1
 8000926:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000928:	4b15      	ldr	r3, [pc, #84]	@ (8000980 <MX_I2C3_Init+0x74>)
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800092e:	4b14      	ldr	r3, [pc, #80]	@ (8000980 <MX_I2C3_Init+0x74>)
 8000930:	2200      	movs	r2, #0
 8000932:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000934:	4b12      	ldr	r3, [pc, #72]	@ (8000980 <MX_I2C3_Init+0x74>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800093a:	4b11      	ldr	r3, [pc, #68]	@ (8000980 <MX_I2C3_Init+0x74>)
 800093c:	2200      	movs	r2, #0
 800093e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000940:	4b0f      	ldr	r3, [pc, #60]	@ (8000980 <MX_I2C3_Init+0x74>)
 8000942:	2200      	movs	r2, #0
 8000944:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000946:	480e      	ldr	r0, [pc, #56]	@ (8000980 <MX_I2C3_Init+0x74>)
 8000948:	f002 fc56 	bl	80031f8 <HAL_I2C_Init>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000952:	f000 fb3f 	bl	8000fd4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000956:	2100      	movs	r1, #0
 8000958:	4809      	ldr	r0, [pc, #36]	@ (8000980 <MX_I2C3_Init+0x74>)
 800095a:	f002 fce9 	bl	8003330 <HAL_I2CEx_ConfigAnalogFilter>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000964:	f000 fb36 	bl	8000fd4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000968:	2100      	movs	r1, #0
 800096a:	4805      	ldr	r0, [pc, #20]	@ (8000980 <MX_I2C3_Init+0x74>)
 800096c:	f002 fd2b 	bl	80033c6 <HAL_I2CEx_ConfigDigitalFilter>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000976:	f000 fb2d 	bl	8000fd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	24000134 	.word	0x24000134
 8000984:	40005c00 	.word	0x40005c00
 8000988:	009098e4 	.word	0x009098e4

0800098c <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000990:	4b1b      	ldr	r3, [pc, #108]	@ (8000a00 <MX_I2C4_Init+0x74>)
 8000992:	4a1c      	ldr	r2, [pc, #112]	@ (8000a04 <MX_I2C4_Init+0x78>)
 8000994:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x009098E4;
 8000996:	4b1a      	ldr	r3, [pc, #104]	@ (8000a00 <MX_I2C4_Init+0x74>)
 8000998:	4a1b      	ldr	r2, [pc, #108]	@ (8000a08 <MX_I2C4_Init+0x7c>)
 800099a:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 800099c:	4b18      	ldr	r3, [pc, #96]	@ (8000a00 <MX_I2C4_Init+0x74>)
 800099e:	2200      	movs	r2, #0
 80009a0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009a2:	4b17      	ldr	r3, [pc, #92]	@ (8000a00 <MX_I2C4_Init+0x74>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009a8:	4b15      	ldr	r3, [pc, #84]	@ (8000a00 <MX_I2C4_Init+0x74>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80009ae:	4b14      	ldr	r3, [pc, #80]	@ (8000a00 <MX_I2C4_Init+0x74>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009b4:	4b12      	ldr	r3, [pc, #72]	@ (8000a00 <MX_I2C4_Init+0x74>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009ba:	4b11      	ldr	r3, [pc, #68]	@ (8000a00 <MX_I2C4_Init+0x74>)
 80009bc:	2200      	movs	r2, #0
 80009be:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a00 <MX_I2C4_Init+0x74>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80009c6:	480e      	ldr	r0, [pc, #56]	@ (8000a00 <MX_I2C4_Init+0x74>)
 80009c8:	f002 fc16 	bl	80031f8 <HAL_I2C_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80009d2:	f000 faff 	bl	8000fd4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009d6:	2100      	movs	r1, #0
 80009d8:	4809      	ldr	r0, [pc, #36]	@ (8000a00 <MX_I2C4_Init+0x74>)
 80009da:	f002 fca9 	bl	8003330 <HAL_I2CEx_ConfigAnalogFilter>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80009e4:	f000 faf6 	bl	8000fd4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80009e8:	2100      	movs	r1, #0
 80009ea:	4805      	ldr	r0, [pc, #20]	@ (8000a00 <MX_I2C4_Init+0x74>)
 80009ec:	f002 fceb 	bl	80033c6 <HAL_I2CEx_ConfigDigitalFilter>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80009f6:	f000 faed 	bl	8000fd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	24000188 	.word	0x24000188
 8000a04:	58001c00 	.word	0x58001c00
 8000a08:	009098e4 	.word	0x009098e4

08000a0c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000a10:	4b27      	ldr	r3, [pc, #156]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a12:	4a28      	ldr	r2, [pc, #160]	@ (8000ab4 <MX_SPI5_Init+0xa8>)
 8000a14:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000a16:	4b26      	ldr	r3, [pc, #152]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a18:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000a1c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000a1e:	4b24      	ldr	r3, [pc, #144]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a24:	4b22      	ldr	r3, [pc, #136]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a26:	2203      	movs	r2, #3
 8000a28:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a2a:	4b21      	ldr	r3, [pc, #132]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a30:	4b1f      	ldr	r3, [pc, #124]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000a36:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a38:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000a3c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a44:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a4a:	4b19      	ldr	r3, [pc, #100]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a50:	4b17      	ldr	r3, [pc, #92]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8000a56:	4b16      	ldr	r3, [pc, #88]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a5c:	4b14      	ldr	r3, [pc, #80]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a5e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a62:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000a64:	4b12      	ldr	r3, [pc, #72]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000a6a:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a70:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a76:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000a82:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000a88:	4b09      	ldr	r3, [pc, #36]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000a8e:	4b08      	ldr	r3, [pc, #32]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000a94:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000a9a:	4805      	ldr	r0, [pc, #20]	@ (8000ab0 <MX_SPI5_Init+0xa4>)
 8000a9c:	f006 fafe 	bl	800709c <HAL_SPI_Init>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_SPI5_Init+0x9e>
  {
    Error_Handler();
 8000aa6:	f000 fa95 	bl	8000fd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	240001dc 	.word	0x240001dc
 8000ab4:	40015000 	.word	0x40015000

08000ab8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]
 8000acc:	615a      	str	r2, [r3, #20]
 8000ace:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <MX_TIM14_Init+0x90>)
 8000ad2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b4c <MX_TIM14_Init+0x94>)
 8000ad4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 120-1;
 8000ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b48 <MX_TIM14_Init+0x90>)
 8000ad8:	2277      	movs	r2, #119	@ 0x77
 8000ada:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000adc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b48 <MX_TIM14_Init+0x90>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 100-1;
 8000ae2:	4b19      	ldr	r3, [pc, #100]	@ (8000b48 <MX_TIM14_Init+0x90>)
 8000ae4:	2263      	movs	r2, #99	@ 0x63
 8000ae6:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae8:	4b17      	ldr	r3, [pc, #92]	@ (8000b48 <MX_TIM14_Init+0x90>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aee:	4b16      	ldr	r3, [pc, #88]	@ (8000b48 <MX_TIM14_Init+0x90>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000af4:	4814      	ldr	r0, [pc, #80]	@ (8000b48 <MX_TIM14_Init+0x90>)
 8000af6:	f006 fc61 	bl	80073bc <HAL_TIM_Base_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_TIM14_Init+0x4c>
  {
    Error_Handler();
 8000b00:	f000 fa68 	bl	8000fd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000b04:	4810      	ldr	r0, [pc, #64]	@ (8000b48 <MX_TIM14_Init+0x90>)
 8000b06:	f006 fcb0 	bl	800746a <HAL_TIM_PWM_Init>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_TIM14_Init+0x5c>
  {
    Error_Handler();
 8000b10:	f000 fa60 	bl	8000fd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b14:	2360      	movs	r3, #96	@ 0x60
 8000b16:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	2200      	movs	r2, #0
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4807      	ldr	r0, [pc, #28]	@ (8000b48 <MX_TIM14_Init+0x90>)
 8000b2c:	f006 fcfe 	bl	800752c <HAL_TIM_PWM_ConfigChannel>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_TIM14_Init+0x82>
  {
    Error_Handler();
 8000b36:	f000 fa4d 	bl	8000fd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000b3a:	4803      	ldr	r0, [pc, #12]	@ (8000b48 <MX_TIM14_Init+0x90>)
 8000b3c:	f000 fd7e 	bl	800163c <HAL_TIM_MspPostInit>

}
 8000b40:	bf00      	nop
 8000b42:	3720      	adds	r7, #32
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	24000264 	.word	0x24000264
 8000b4c:	40002000 	.word	0x40002000

08000b50 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000b54:	4b22      	ldr	r3, [pc, #136]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b56:	4a23      	ldr	r2, [pc, #140]	@ (8000be4 <MX_UART4_Init+0x94>)
 8000b58:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000b5a:	4b21      	ldr	r3, [pc, #132]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b60:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000b62:	4b1f      	ldr	r3, [pc, #124]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000b68:	4b1d      	ldr	r3, [pc, #116]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000b74:	4b1a      	ldr	r3, [pc, #104]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b76:	220c      	movs	r2, #12
 8000b78:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7a:	4b19      	ldr	r3, [pc, #100]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b80:	4b17      	ldr	r3, [pc, #92]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b86:	4b16      	ldr	r3, [pc, #88]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b8c:	4b14      	ldr	r3, [pc, #80]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b92:	4b13      	ldr	r3, [pc, #76]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000b98:	4811      	ldr	r0, [pc, #68]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000b9a:	f007 f951 	bl	8007e40 <HAL_UART_Init>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000ba4:	f000 fa16 	bl	8000fd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ba8:	2100      	movs	r1, #0
 8000baa:	480d      	ldr	r0, [pc, #52]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000bac:	f008 f959 	bl	8008e62 <HAL_UARTEx_SetTxFifoThreshold>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000bb6:	f000 fa0d 	bl	8000fd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4808      	ldr	r0, [pc, #32]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000bbe:	f008 f98e 	bl	8008ede <HAL_UARTEx_SetRxFifoThreshold>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000bc8:	f000 fa04 	bl	8000fd4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000bcc:	4804      	ldr	r0, [pc, #16]	@ (8000be0 <MX_UART4_Init+0x90>)
 8000bce:	f008 f90f 	bl	8008df0 <HAL_UARTEx_DisableFifoMode>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000bd8:	f000 f9fc 	bl	8000fd4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	240002b0 	.word	0x240002b0
 8000be4:	40004c00 	.word	0x40004c00

08000be8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b088      	sub	sp, #32
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8000bee:	1d3b      	adds	r3, r7, #4
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
 8000bfc:	615a      	str	r2, [r3, #20]
 8000bfe:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000c00:	4b28      	ldr	r3, [pc, #160]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c02:	4a29      	ldr	r2, [pc, #164]	@ (8000ca8 <MX_FMC_Init+0xc0>)
 8000c04:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8000c06:	4b27      	ldr	r3, [pc, #156]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c08:	4a28      	ldr	r2, [pc, #160]	@ (8000cac <MX_FMC_Init+0xc4>)
 8000c0a:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8000c0c:	4b25      	ldr	r3, [pc, #148]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8000c12:	4b24      	ldr	r3, [pc, #144]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8000c18:	4b22      	ldr	r3, [pc, #136]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c1e:	4b21      	ldr	r3, [pc, #132]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c20:	2210      	movs	r2, #16
 8000c22:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8000c24:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000c30:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8000c36:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c38:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c3c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8000c3e:	4b19      	ldr	r3, [pc, #100]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000c44:	4b17      	ldr	r3, [pc, #92]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c4a:	4b16      	ldr	r3, [pc, #88]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8000c50:	4b14      	ldr	r3, [pc, #80]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000c56:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000c62:	4b10      	ldr	r3, [pc, #64]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000c68:	230f      	movs	r3, #15
 8000c6a:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000c6c:	230f      	movs	r3, #15
 8000c6e:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000c70:	23ff      	movs	r3, #255	@ 0xff
 8000c72:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000c74:	230f      	movs	r3, #15
 8000c76:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000c78:	2310      	movs	r3, #16
 8000c7a:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000c7c:	2311      	movs	r3, #17
 8000c7e:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000c80:	2300      	movs	r3, #0
 8000c82:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	2200      	movs	r2, #0
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4806      	ldr	r0, [pc, #24]	@ (8000ca4 <MX_FMC_Init+0xbc>)
 8000c8c:	f006 fb46 	bl	800731c <HAL_SRAM_Init>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_FMC_Init+0xb2>
  {
    Error_Handler( );
 8000c96:	f000 f99d 	bl	8000fd4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000c9a:	bf00      	nop
 8000c9c:	3720      	adds	r7, #32
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	24000344 	.word	0x24000344
 8000ca8:	52004000 	.word	0x52004000
 8000cac:	52004104 	.word	0x52004104

08000cb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08e      	sub	sp, #56	@ 0x38
 8000cb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]
 8000cc4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc6:	4ba5      	ldr	r3, [pc, #660]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000cc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ccc:	4aa3      	ldr	r2, [pc, #652]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cd6:	4ba1      	ldr	r3, [pc, #644]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000cd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cdc:	f003 0304 	and.w	r3, r3, #4
 8000ce0:	623b      	str	r3, [r7, #32]
 8000ce2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000ce4:	4b9d      	ldr	r3, [pc, #628]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000ce6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cea:	4a9c      	ldr	r2, [pc, #624]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cf0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cf4:	4b99      	ldr	r3, [pc, #612]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cfe:	61fb      	str	r3, [r7, #28]
 8000d00:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d02:	4b96      	ldr	r3, [pc, #600]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d08:	4a94      	ldr	r2, [pc, #592]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d0a:	f043 0320 	orr.w	r3, r3, #32
 8000d0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d12:	4b92      	ldr	r3, [pc, #584]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d18:	f003 0320 	and.w	r3, r3, #32
 8000d1c:	61bb      	str	r3, [r7, #24]
 8000d1e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d20:	4b8e      	ldr	r3, [pc, #568]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d26:	4a8d      	ldr	r2, [pc, #564]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d30:	4b8a      	ldr	r3, [pc, #552]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d3a:	617b      	str	r3, [r7, #20]
 8000d3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3e:	4b87      	ldr	r3, [pc, #540]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d44:	4a85      	ldr	r2, [pc, #532]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4e:	4b83      	ldr	r3, [pc, #524]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d54:	f003 0301 	and.w	r3, r3, #1
 8000d58:	613b      	str	r3, [r7, #16]
 8000d5a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d5c:	4b7f      	ldr	r3, [pc, #508]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d62:	4a7e      	ldr	r2, [pc, #504]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d6c:	4b7b      	ldr	r3, [pc, #492]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d7a:	4b78      	ldr	r3, [pc, #480]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d80:	4a76      	ldr	r2, [pc, #472]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d82:	f043 0310 	orr.w	r3, r3, #16
 8000d86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d8a:	4b74      	ldr	r3, [pc, #464]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d90:	f003 0310 	and.w	r3, r3, #16
 8000d94:	60bb      	str	r3, [r7, #8]
 8000d96:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d98:	4b70      	ldr	r3, [pc, #448]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000d9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d9e:	4a6f      	ldr	r2, [pc, #444]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000da0:	f043 0302 	orr.w	r3, r3, #2
 8000da4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000da8:	4b6c      	ldr	r3, [pc, #432]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000daa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000db6:	4b69      	ldr	r3, [pc, #420]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dbc:	4a67      	ldr	r2, [pc, #412]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000dbe:	f043 0308 	orr.w	r3, r3, #8
 8000dc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dc6:	4b65      	ldr	r3, [pc, #404]	@ (8000f5c <MX_GPIO_Init+0x2ac>)
 8000dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dcc:	f003 0308 	and.w	r3, r3, #8
 8000dd0:	603b      	str	r3, [r7, #0]
 8000dd2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PLL_LD_Pin|TCH_INT_Pin, GPIO_PIN_RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f242 0101 	movw	r1, #8193	@ 0x2001
 8000dda:	4861      	ldr	r0, [pc, #388]	@ (8000f60 <MX_GPIO_Init+0x2b0>)
 8000ddc:	f002 f9f2 	bl	80031c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MIC_EN_Pin|MIC_SL_Pin|NB_EN_Pin|P31_Pin
 8000de0:	2200      	movs	r2, #0
 8000de2:	f64b 71be 	movw	r1, #49086	@ 0xbfbe
 8000de6:	485f      	ldr	r0, [pc, #380]	@ (8000f64 <MX_GPIO_Init+0x2b4>)
 8000de8:	f002 f9ec 	bl	80031c4 <HAL_GPIO_WritePin>
                          |BFO_FRQ_Pin|FRQ_Pin|FIN1_5KHz_Pin|HPWR_EN_Pin
                          |RX_EN_Pin|TX_EN_Pin|RXA_EN_Pin|ANL_EN_Pin
                          |BP_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CW_DET_Pin|AM_EN_Pin|FM_EN_Pin|ECHO_EN_Pin
 8000dec:	2200      	movs	r2, #0
 8000dee:	f44f 411e 	mov.w	r1, #40448	@ 0x9e00
 8000df2:	485d      	ldr	r0, [pc, #372]	@ (8000f68 <MX_GPIO_Init+0x2b8>)
 8000df4:	f002 f9e6 	bl	80031c4 <HAL_GPIO_WritePin>
                          |TCH_NCS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PA_ENB_GPIO_Port, PA_ENB_Pin, GPIO_PIN_RESET);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dfe:	485b      	ldr	r0, [pc, #364]	@ (8000f6c <MX_GPIO_Init+0x2bc>)
 8000e00:	f002 f9e0 	bl	80031c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, RT_EN_Pin|HIC_EN_Pin|PLL_LE_Pin, GPIO_PIN_RESET);
 8000e04:	2200      	movs	r2, #0
 8000e06:	2189      	movs	r1, #137	@ 0x89
 8000e08:	4859      	ldr	r0, [pc, #356]	@ (8000f70 <MX_GPIO_Init+0x2c0>)
 8000e0a:	f002 f9db 	bl	80031c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PLL_LD_Pin TCH_INT_Pin */
  GPIO_InitStruct.Pin = PLL_LD_Pin|TCH_INT_Pin;
 8000e0e:	f242 0301 	movw	r3, #8193	@ 0x2001
 8000e12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e14:	2301      	movs	r3, #1
 8000e16:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e24:	4619      	mov	r1, r3
 8000e26:	484e      	ldr	r0, [pc, #312]	@ (8000f60 <MX_GPIO_Init+0x2b0>)
 8000e28:	f002 f81c 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000e2c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e32:	2303      	movs	r3, #3
 8000e34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000e3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e3e:	4619      	mov	r1, r3
 8000e40:	484b      	ldr	r0, [pc, #300]	@ (8000f70 <MX_GPIO_Init+0x2c0>)
 8000e42:	f002 f80f 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF12 CH_DOWN_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|CH_DOWN_Pin;
 8000e46:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000e4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4846      	ldr	r0, [pc, #280]	@ (8000f74 <MX_GPIO_Init+0x2c4>)
 8000e5c:	f002 f802 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 VOL_C_Pin EXP_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|VOL_C_Pin|EXP_Pin;
 8000e60:	f244 0341 	movw	r3, #16449	@ 0x4041
 8000e64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e66:	2300      	movs	r3, #0
 8000e68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e72:	4619      	mov	r1, r3
 8000e74:	483b      	ldr	r0, [pc, #236]	@ (8000f64 <MX_GPIO_Init+0x2b4>)
 8000e76:	f001 fff5 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_EN_Pin MIC_SL_Pin NB_EN_Pin P31_Pin
                           BFO_FRQ_Pin FRQ_Pin FIN1_5KHz_Pin HPWR_EN_Pin
                           RX_EN_Pin TX_EN_Pin RXA_EN_Pin ANL_EN_Pin
                           BP_EN_Pin */
  GPIO_InitStruct.Pin = MIC_EN_Pin|MIC_SL_Pin|NB_EN_Pin|P31_Pin
 8000e7a:	f64b 73be 	movw	r3, #49086	@ 0xbfbe
 8000e7e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BFO_FRQ_Pin|FRQ_Pin|FIN1_5KHz_Pin|HPWR_EN_Pin
                          |RX_EN_Pin|TX_EN_Pin|RXA_EN_Pin|ANL_EN_Pin
                          |BP_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e80:	2301      	movs	r3, #1
 8000e82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e90:	4619      	mov	r1, r3
 8000e92:	4834      	ldr	r0, [pc, #208]	@ (8000f64 <MX_GPIO_Init+0x2b4>)
 8000e94:	f001 ffe6 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULN_EN_Pin */
  GPIO_InitStruct.Pin = ULN_EN_Pin;
 8000e98:	2340      	movs	r3, #64	@ 0x40
 8000e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ULN_EN_GPIO_Port, &GPIO_InitStruct);
 8000ea4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	482f      	ldr	r0, [pc, #188]	@ (8000f68 <MX_GPIO_Init+0x2b8>)
 8000eac:	f001 ffda 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : CW_DET_Pin AM_EN_Pin FM_EN_Pin ECHO_EN_Pin
                           TCH_NCS_Pin */
  GPIO_InitStruct.Pin = CW_DET_Pin|AM_EN_Pin|FM_EN_Pin|ECHO_EN_Pin
 8000eb0:	f44f 431e 	mov.w	r3, #40448	@ 0x9e00
 8000eb4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |TCH_NCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ec2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4827      	ldr	r0, [pc, #156]	@ (8000f68 <MX_GPIO_Init+0x2b8>)
 8000eca:	f001 ffcb 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : ANI_VOX_Pin */
  GPIO_InitStruct.Pin = ANI_VOX_Pin;
 8000ece:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ANI_VOX_GPIO_Port, &GPIO_InitStruct);
 8000edc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4825      	ldr	r0, [pc, #148]	@ (8000f78 <MX_GPIO_Init+0x2c8>)
 8000ee4:	f001 ffbe 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA_ENB_Pin */
  GPIO_InitStruct.Pin = PA_ENB_Pin;
 8000ee8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000eec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(PA_ENB_GPIO_Port, &GPIO_InitStruct);
 8000efa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000efe:	4619      	mov	r1, r3
 8000f00:	481a      	ldr	r0, [pc, #104]	@ (8000f6c <MX_GPIO_Init+0x2bc>)
 8000f02:	f001 ffaf 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_EN_Pin PTT_Pin */
  GPIO_InitStruct.Pin = B_EN_Pin|PTT_Pin;
 8000f06:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4813      	ldr	r0, [pc, #76]	@ (8000f68 <MX_GPIO_Init+0x2b8>)
 8000f1c:	f001 ffa2 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : RT_EN_Pin HIC_EN_Pin PLL_LE_Pin */
  GPIO_InitStruct.Pin = RT_EN_Pin|HIC_EN_Pin|PLL_LE_Pin;
 8000f20:	2389      	movs	r3, #137	@ 0x89
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f24:	2301      	movs	r3, #1
 8000f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000f30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f34:	4619      	mov	r1, r3
 8000f36:	480e      	ldr	r0, [pc, #56]	@ (8000f70 <MX_GPIO_Init+0x2c0>)
 8000f38:	f001 ff94 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PUSH_Pin */
  GPIO_InitStruct.Pin = PUSH_Pin;
 8000f3c:	2304      	movs	r3, #4
 8000f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f40:	2300      	movs	r3, #0
 8000f42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PUSH_GPIO_Port, &GPIO_InitStruct);
 8000f48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4808      	ldr	r0, [pc, #32]	@ (8000f70 <MX_GPIO_Init+0x2c0>)
 8000f50:	f001 ff88 	bl	8002e64 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f54:	bf00      	nop
 8000f56:	3738      	adds	r7, #56	@ 0x38
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	58024400 	.word	0x58024400
 8000f60:	58020800 	.word	0x58020800
 8000f64:	58021800 	.word	0x58021800
 8000f68:	58021c00 	.word	0x58021c00
 8000f6c:	58020000 	.word	0x58020000
 8000f70:	58022000 	.word	0x58022000
 8000f74:	58021400 	.word	0x58021400
 8000f78:	58020400 	.word	0x58020400

08000f7c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000f82:	463b      	mov	r3, r7
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000f8e:	f001 fef1 	bl	8002d74 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f92:	2301      	movs	r3, #1
 8000f94:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f9e:	231f      	movs	r3, #31
 8000fa0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000fa2:	2387      	movs	r3, #135	@ 0x87
 8000fa4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000faa:	2300      	movs	r3, #0
 8000fac:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000fbe:	463b      	mov	r3, r7
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 ff0f 	bl	8002de4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000fc6:	2004      	movs	r0, #4
 8000fc8:	f001 feec 	bl	8002da4 <HAL_MPU_Enable>

}
 8000fcc:	bf00      	nop
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fd8:	b672      	cpsid	i
}
 8000fda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <Error_Handler+0x8>

08000fe0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fe6:	4b15      	ldr	r3, [pc, #84]	@ (800103c <HAL_MspInit+0x5c>)
 8000fe8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fec:	4a13      	ldr	r2, [pc, #76]	@ (800103c <HAL_MspInit+0x5c>)
 8000fee:	f043 0302 	orr.w	r3, r3, #2
 8000ff2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ff6:	4b11      	ldr	r3, [pc, #68]	@ (800103c <HAL_MspInit+0x5c>)
 8000ff8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ffc:	f003 0302 	and.w	r3, r3, #2
 8001000:	607b      	str	r3, [r7, #4]
 8001002:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8001004:	4b0d      	ldr	r3, [pc, #52]	@ (800103c <HAL_MspInit+0x5c>)
 8001006:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800100a:	4a0c      	ldr	r2, [pc, #48]	@ (800103c <HAL_MspInit+0x5c>)
 800100c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001010:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001014:	4b09      	ldr	r3, [pc, #36]	@ (800103c <HAL_MspInit+0x5c>)
 8001016:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800101a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800101e:	603b      	str	r3, [r7, #0]
 8001020:	683b      	ldr	r3, [r7, #0]

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8001022:	2000      	movs	r0, #0
 8001024:	f000 fe1a 	bl	8001c5c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8001028:	f000 fe40 	bl	8001cac <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 800102c:	2000      	movs	r0, #0
 800102e:	f000 fe29 	bl	8001c84 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	58024400 	.word	0x58024400

08001040 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b0bc      	sub	sp, #240	@ 0xf0
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001058:	f107 0318 	add.w	r3, r7, #24
 800105c:	22c0      	movs	r2, #192	@ 0xc0
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f008 f8db 	bl	800921c <memset>
  if(hadc->Instance==ADC3)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a4a      	ldr	r2, [pc, #296]	@ (8001194 <HAL_ADC_MspInit+0x154>)
 800106c:	4293      	cmp	r3, r2
 800106e:	f040 808d 	bne.w	800118c <HAL_ADC_MspInit+0x14c>

    /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001072:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 800107e:	2302      	movs	r3, #2
 8001080:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 8001082:	230c      	movs	r3, #12
 8001084:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001086:	2302      	movs	r3, #2
 8001088:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800108a:	2302      	movs	r3, #2
 800108c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800108e:	2302      	movs	r3, #2
 8001090:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001092:	23c0      	movs	r3, #192	@ 0xc0
 8001094:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001096:	2320      	movs	r3, #32
 8001098:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800109e:	2300      	movs	r3, #0
 80010a0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010a4:	f107 0318 	add.w	r3, r7, #24
 80010a8:	4618      	mov	r0, r3
 80010aa:	f003 f9f9 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80010b4:	f7ff ff8e 	bl	8000fd4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80010b8:	4b37      	ldr	r3, [pc, #220]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 80010ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010be:	4a36      	ldr	r2, [pc, #216]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 80010c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80010c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010c8:	4b33      	ldr	r3, [pc, #204]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 80010ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80010d2:	617b      	str	r3, [r7, #20]
 80010d4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80010d6:	4b30      	ldr	r3, [pc, #192]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 80010d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010dc:	4a2e      	ldr	r2, [pc, #184]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 80010de:	f043 0320 	orr.w	r3, r3, #32
 80010e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 80010e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ec:	f003 0320 	and.w	r3, r3, #32
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f4:	4b28      	ldr	r3, [pc, #160]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 80010f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010fa:	4a27      	ldr	r2, [pc, #156]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001104:	4b24      	ldr	r3, [pc, #144]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 8001106:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800110a:	f003 0304 	and.w	r3, r3, #4
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001112:	4b21      	ldr	r3, [pc, #132]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 8001114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001118:	4a1f      	ldr	r2, [pc, #124]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 800111a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800111e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001122:	4b1d      	ldr	r3, [pc, #116]	@ (8001198 <HAL_ADC_MspInit+0x158>)
 8001124:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001128:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	68bb      	ldr	r3, [r7, #8]
    PC3_C     ------> ADC3_INP1
    PH2     ------> ADC3_INP13
    PH3     ------> ADC3_INP14
    PH4     ------> ADC3_INP15
    */
    GPIO_InitStruct.Pin = VOL_DET_Pin|MIC_G_Pin|SWR_DET_Pin|SQ_DET_Pin
 8001130:	f44f 63eb 	mov.w	r3, #1880	@ 0x758
 8001134:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |BATT_Pin|SQ_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001138:	2303      	movs	r3, #3
 800113a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001144:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001148:	4619      	mov	r1, r3
 800114a:	4814      	ldr	r0, [pc, #80]	@ (800119c <HAL_ADC_MspInit+0x15c>)
 800114c:	f001 fe8a 	bl	8002e64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BPF_TUNE_Pin|ASQ_Pin|RX_RSSI_Pin;
 8001150:	230e      	movs	r3, #14
 8001152:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001156:	2303      	movs	r3, #3
 8001158:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001162:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001166:	4619      	mov	r1, r3
 8001168:	480d      	ldr	r0, [pc, #52]	@ (80011a0 <HAL_ADC_MspInit+0x160>)
 800116a:	f001 fe7b 	bl	8002e64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CDT_DET_Pin|VOX_DET_Pin|FINM_Pin;
 800116e:	231c      	movs	r3, #28
 8001170:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001174:	2303      	movs	r3, #3
 8001176:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001180:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001184:	4619      	mov	r1, r3
 8001186:	4807      	ldr	r0, [pc, #28]	@ (80011a4 <HAL_ADC_MspInit+0x164>)
 8001188:	f001 fe6c 	bl	8002e64 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 800118c:	bf00      	nop
 800118e:	37f0      	adds	r7, #240	@ 0xf0
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	58026000 	.word	0x58026000
 8001198:	58024400 	.word	0x58024400
 800119c:	58021400 	.word	0x58021400
 80011a0:	58020800 	.word	0x58020800
 80011a4:	58021c00 	.word	0x58021c00

080011a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b0c0      	sub	sp, #256	@ 0x100
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
 80011be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011c4:	22c0      	movs	r2, #192	@ 0xc0
 80011c6:	2100      	movs	r1, #0
 80011c8:	4618      	mov	r0, r3
 80011ca:	f008 f827 	bl	800921c <memset>
  if(hi2c->Instance==I2C1)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a86      	ldr	r2, [pc, #536]	@ (80013ec <HAL_I2C_MspInit+0x244>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d146      	bne.n	8001266 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011d8:	f04f 0208 	mov.w	r2, #8
 80011dc:	f04f 0300 	mov.w	r3, #0
 80011e0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80011e4:	2300      	movs	r3, #0
 80011e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011ee:	4618      	mov	r0, r3
 80011f0:	f003 f956 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80011fa:	f7ff feeb 	bl	8000fd4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fe:	4b7c      	ldr	r3, [pc, #496]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 8001200:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001204:	4a7a      	ldr	r2, [pc, #488]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 8001206:	f043 0302 	orr.w	r3, r3, #2
 800120a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800120e:	4b78      	ldr	r3, [pc, #480]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 8001210:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	627b      	str	r3, [r7, #36]	@ 0x24
 800121a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = PLL_CLK_Pin|PLL_DATA_Pin;
 800121c:	23c0      	movs	r3, #192	@ 0xc0
 800121e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001222:	2312      	movs	r3, #18
 8001224:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122e:	2300      	movs	r3, #0
 8001230:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001234:	2304      	movs	r3, #4
 8001236:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123a:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800123e:	4619      	mov	r1, r3
 8001240:	486c      	ldr	r0, [pc, #432]	@ (80013f4 <HAL_I2C_MspInit+0x24c>)
 8001242:	f001 fe0f 	bl	8002e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001246:	4b6a      	ldr	r3, [pc, #424]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 8001248:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800124c:	4a68      	ldr	r2, [pc, #416]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 800124e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001252:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001256:	4b66      	ldr	r3, [pc, #408]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 8001258:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800125c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001260:	623b      	str	r3, [r7, #32]
 8001262:	6a3b      	ldr	r3, [r7, #32]
    /* USER CODE BEGIN I2C4_MspInit 1 */

    /* USER CODE END I2C4_MspInit 1 */
  }

}
 8001264:	e0bd      	b.n	80013e2 <HAL_I2C_MspInit+0x23a>
  else if(hi2c->Instance==I2C3)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a63      	ldr	r2, [pc, #396]	@ (80013f8 <HAL_I2C_MspInit+0x250>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d16c      	bne.n	800134a <HAL_I2C_MspInit+0x1a2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001270:	f04f 0208 	mov.w	r2, #8
 8001274:	f04f 0300 	mov.w	r3, #0
 8001278:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800127c:	2300      	movs	r3, #0
 800127e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001282:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001286:	4618      	mov	r0, r3
 8001288:	f003 f90a 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8001292:	f7ff fe9f 	bl	8000fd4 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001296:	4b56      	ldr	r3, [pc, #344]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 8001298:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800129c:	4a54      	ldr	r2, [pc, #336]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 800129e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012a6:	4b52      	ldr	r3, [pc, #328]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 80012a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b0:	61fb      	str	r3, [r7, #28]
 80012b2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b4:	4b4e      	ldr	r3, [pc, #312]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 80012b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ba:	4a4d      	ldr	r2, [pc, #308]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012c4:	4b4a      	ldr	r3, [pc, #296]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 80012c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	61bb      	str	r3, [r7, #24]
 80012d0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ESDA_Pin;
 80012d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012d6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012da:	2312      	movs	r3, #18
 80012dc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e6:	2300      	movs	r3, #0
 80012e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80012ec:	2304      	movs	r3, #4
 80012ee:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(ESDA_GPIO_Port, &GPIO_InitStruct);
 80012f2:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80012f6:	4619      	mov	r1, r3
 80012f8:	4840      	ldr	r0, [pc, #256]	@ (80013fc <HAL_I2C_MspInit+0x254>)
 80012fa:	f001 fdb3 	bl	8002e64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ESCL_Pin;
 80012fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001302:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001306:	2312      	movs	r3, #18
 8001308:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001312:	2300      	movs	r3, #0
 8001314:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001318:	2304      	movs	r3, #4
 800131a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(ESCL_GPIO_Port, &GPIO_InitStruct);
 800131e:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001322:	4619      	mov	r1, r3
 8001324:	4836      	ldr	r0, [pc, #216]	@ (8001400 <HAL_I2C_MspInit+0x258>)
 8001326:	f001 fd9d 	bl	8002e64 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800132a:	4b31      	ldr	r3, [pc, #196]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 800132c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001330:	4a2f      	ldr	r2, [pc, #188]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 8001332:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001336:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800133a:	4b2d      	ldr	r3, [pc, #180]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 800133c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001340:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001344:	617b      	str	r3, [r7, #20]
 8001346:	697b      	ldr	r3, [r7, #20]
}
 8001348:	e04b      	b.n	80013e2 <HAL_I2C_MspInit+0x23a>
  else if(hi2c->Instance==I2C4)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a2d      	ldr	r2, [pc, #180]	@ (8001404 <HAL_I2C_MspInit+0x25c>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d146      	bne.n	80013e2 <HAL_I2C_MspInit+0x23a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001354:	f04f 0210 	mov.w	r2, #16
 8001358:	f04f 0300 	mov.w	r3, #0
 800135c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8001360:	2300      	movs	r3, #0
 8001362:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001366:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800136a:	4618      	mov	r0, r3
 800136c:	f003 f898 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_I2C_MspInit+0x1d2>
      Error_Handler();
 8001376:	f7ff fe2d 	bl	8000fd4 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800137a:	4b1d      	ldr	r3, [pc, #116]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 800137c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001380:	4a1b      	ldr	r2, [pc, #108]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 8001382:	f043 0320 	orr.w	r3, r3, #32
 8001386:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800138a:	4b19      	ldr	r3, [pc, #100]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 800138c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001390:	f003 0320 	and.w	r3, r3, #32
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 8001398:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800139c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013a0:	2312      	movs	r3, #18
 80013a2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ac:	2300      	movs	r3, #0
 80013ae:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80013b2:	2304      	movs	r3, #4
 80013b4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013b8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80013bc:	4619      	mov	r1, r3
 80013be:	4812      	ldr	r0, [pc, #72]	@ (8001408 <HAL_I2C_MspInit+0x260>)
 80013c0:	f001 fd50 	bl	8002e64 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80013c4:	4b0a      	ldr	r3, [pc, #40]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 80013c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013ca:	4a09      	ldr	r2, [pc, #36]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 80013cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013d0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80013d4:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <HAL_I2C_MspInit+0x248>)
 80013d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
}
 80013e2:	bf00      	nop
 80013e4:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40005400 	.word	0x40005400
 80013f0:	58024400 	.word	0x58024400
 80013f4:	58020400 	.word	0x58020400
 80013f8:	40005c00 	.word	0x40005c00
 80013fc:	58021c00 	.word	0x58021c00
 8001400:	58020000 	.word	0x58020000
 8001404:	58001c00 	.word	0x58001c00
 8001408:	58021400 	.word	0x58021400

0800140c <HAL_SMBUS_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsmbus: SMBUS handle pointer
  * @retval None
  */
void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* hsmbus)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b0ba      	sub	sp, #232	@ 0xe8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001424:	f107 0310 	add.w	r3, r7, #16
 8001428:	22c0      	movs	r2, #192	@ 0xc0
 800142a:	2100      	movs	r1, #0
 800142c:	4618      	mov	r0, r3
 800142e:	f007 fef5 	bl	800921c <memset>
  if(hsmbus->Instance==I2C2)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a26      	ldr	r2, [pc, #152]	@ (80014d0 <HAL_SMBUS_MspInit+0xc4>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d145      	bne.n	80014c8 <HAL_SMBUS_MspInit+0xbc>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800143c:	f04f 0208 	mov.w	r2, #8
 8001440:	f04f 0300 	mov.w	r3, #0
 8001444:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001448:	2300      	movs	r3, #0
 800144a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4618      	mov	r0, r3
 8001454:	f003 f824 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <HAL_SMBUS_MspInit+0x56>
    {
      Error_Handler();
 800145e:	f7ff fdb9 	bl	8000fd4 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001462:	4b1c      	ldr	r3, [pc, #112]	@ (80014d4 <HAL_SMBUS_MspInit+0xc8>)
 8001464:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001468:	4a1a      	ldr	r2, [pc, #104]	@ (80014d4 <HAL_SMBUS_MspInit+0xc8>)
 800146a:	f043 0320 	orr.w	r3, r3, #32
 800146e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001472:	4b18      	ldr	r3, [pc, #96]	@ (80014d4 <HAL_SMBUS_MspInit+0xc8>)
 8001474:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001478:	f003 0320 	and.w	r3, r3, #32
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = MDATA_Pin|MCLK_Pin;
 8001480:	2303      	movs	r3, #3
 8001482:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001486:	2312      	movs	r3, #18
 8001488:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001492:	2300      	movs	r3, #0
 8001494:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001498:	2304      	movs	r3, #4
 800149a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800149e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80014a2:	4619      	mov	r1, r3
 80014a4:	480c      	ldr	r0, [pc, #48]	@ (80014d8 <HAL_SMBUS_MspInit+0xcc>)
 80014a6:	f001 fcdd 	bl	8002e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80014aa:	4b0a      	ldr	r3, [pc, #40]	@ (80014d4 <HAL_SMBUS_MspInit+0xc8>)
 80014ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014b0:	4a08      	ldr	r2, [pc, #32]	@ (80014d4 <HAL_SMBUS_MspInit+0xc8>)
 80014b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014b6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80014ba:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <HAL_SMBUS_MspInit+0xc8>)
 80014bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014c4:	60bb      	str	r3, [r7, #8]
 80014c6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80014c8:	bf00      	nop
 80014ca:	37e8      	adds	r7, #232	@ 0xe8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40005800 	.word	0x40005800
 80014d4:	58024400 	.word	0x58024400
 80014d8:	58021400 	.word	0x58021400

080014dc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b0bc      	sub	sp, #240	@ 0xf0
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014f4:	f107 0318 	add.w	r3, r7, #24
 80014f8:	22c0      	movs	r2, #192	@ 0xc0
 80014fa:	2100      	movs	r1, #0
 80014fc:	4618      	mov	r0, r3
 80014fe:	f007 fe8d 	bl	800921c <memset>
  if(hspi->Instance==SPI5)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a38      	ldr	r2, [pc, #224]	@ (80015e8 <HAL_SPI_MspInit+0x10c>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d169      	bne.n	80015e0 <HAL_SPI_MspInit+0x104>

    /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 800150c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001510:	f04f 0300 	mov.w	r3, #0
 8001514:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8001518:	2300      	movs	r3, #0
 800151a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800151c:	f107 0318 	add.w	r3, r7, #24
 8001520:	4618      	mov	r0, r3
 8001522:	f002 ffbd 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 800152c:	f7ff fd52 	bl	8000fd4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001530:	4b2e      	ldr	r3, [pc, #184]	@ (80015ec <HAL_SPI_MspInit+0x110>)
 8001532:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001536:	4a2d      	ldr	r2, [pc, #180]	@ (80015ec <HAL_SPI_MspInit+0x110>)
 8001538:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800153c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001540:	4b2a      	ldr	r3, [pc, #168]	@ (80015ec <HAL_SPI_MspInit+0x110>)
 8001542:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001546:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800154a:	617b      	str	r3, [r7, #20]
 800154c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800154e:	4b27      	ldr	r3, [pc, #156]	@ (80015ec <HAL_SPI_MspInit+0x110>)
 8001550:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001554:	4a25      	ldr	r2, [pc, #148]	@ (80015ec <HAL_SPI_MspInit+0x110>)
 8001556:	f043 0320 	orr.w	r3, r3, #32
 800155a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800155e:	4b23      	ldr	r3, [pc, #140]	@ (80015ec <HAL_SPI_MspInit+0x110>)
 8001560:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001564:	f003 0320 	and.w	r3, r3, #32
 8001568:	613b      	str	r3, [r7, #16]
 800156a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800156c:	4b1f      	ldr	r3, [pc, #124]	@ (80015ec <HAL_SPI_MspInit+0x110>)
 800156e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001572:	4a1e      	ldr	r2, [pc, #120]	@ (80015ec <HAL_SPI_MspInit+0x110>)
 8001574:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001578:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800157c:	4b1b      	ldr	r3, [pc, #108]	@ (80015ec <HAL_SPI_MspInit+0x110>)
 800157e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF11     ------> SPI5_MOSI
    PH7     ------> SPI5_MISO
    */
    GPIO_InitStruct.Pin = TCH_CLK_Pin|TCH_MOSI_Pin;
 800158a:	f44f 6308 	mov.w	r3, #2176	@ 0x880
 800158e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001592:	2302      	movs	r3, #2
 8001594:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159e:	2300      	movs	r3, #0
 80015a0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80015a4:	2305      	movs	r3, #5
 80015a6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015aa:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015ae:	4619      	mov	r1, r3
 80015b0:	480f      	ldr	r0, [pc, #60]	@ (80015f0 <HAL_SPI_MspInit+0x114>)
 80015b2:	f001 fc57 	bl	8002e64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80015b6:	2380      	movs	r3, #128	@ 0x80
 80015b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015bc:	2302      	movs	r3, #2
 80015be:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c8:	2300      	movs	r3, #0
 80015ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80015ce:	2305      	movs	r3, #5
 80015d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015d4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015d8:	4619      	mov	r1, r3
 80015da:	4806      	ldr	r0, [pc, #24]	@ (80015f4 <HAL_SPI_MspInit+0x118>)
 80015dc:	f001 fc42 	bl	8002e64 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80015e0:	bf00      	nop
 80015e2:	37f0      	adds	r7, #240	@ 0xf0
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40015000 	.word	0x40015000
 80015ec:	58024400 	.word	0x58024400
 80015f0:	58021400 	.word	0x58021400
 80015f4:	58021c00 	.word	0x58021c00

080015f8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a0b      	ldr	r2, [pc, #44]	@ (8001634 <HAL_TIM_Base_MspInit+0x3c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d10e      	bne.n	8001628 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800160a:	4b0b      	ldr	r3, [pc, #44]	@ (8001638 <HAL_TIM_Base_MspInit+0x40>)
 800160c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001610:	4a09      	ldr	r2, [pc, #36]	@ (8001638 <HAL_TIM_Base_MspInit+0x40>)
 8001612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001616:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800161a:	4b07      	ldr	r3, [pc, #28]	@ (8001638 <HAL_TIM_Base_MspInit+0x40>)
 800161c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8001628:	bf00      	nop
 800162a:	3714      	adds	r7, #20
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	40002000 	.word	0x40002000
 8001638:	58024400 	.word	0x58024400

0800163c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001644:	f107 030c 	add.w	r3, r7, #12
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
 8001652:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM14)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a12      	ldr	r2, [pc, #72]	@ (80016a4 <HAL_TIM_MspPostInit+0x68>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d11e      	bne.n	800169c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM14_MspPostInit 0 */

    /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165e:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <HAL_TIM_MspPostInit+0x6c>)
 8001660:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001664:	4a10      	ldr	r2, [pc, #64]	@ (80016a8 <HAL_TIM_MspPostInit+0x6c>)
 8001666:	f043 0301 	orr.w	r3, r3, #1
 800166a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800166e:	4b0e      	ldr	r3, [pc, #56]	@ (80016a8 <HAL_TIM_MspPostInit+0x6c>)
 8001670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PA7     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = BL_PWM_Pin;
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001680:	2302      	movs	r3, #2
 8001682:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	2300      	movs	r3, #0
 800168a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800168c:	2309      	movs	r3, #9
 800168e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BL_PWM_GPIO_Port, &GPIO_InitStruct);
 8001690:	f107 030c 	add.w	r3, r7, #12
 8001694:	4619      	mov	r1, r3
 8001696:	4805      	ldr	r0, [pc, #20]	@ (80016ac <HAL_TIM_MspPostInit+0x70>)
 8001698:	f001 fbe4 	bl	8002e64 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800169c:	bf00      	nop
 800169e:	3720      	adds	r7, #32
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40002000 	.word	0x40002000
 80016a8:	58024400 	.word	0x58024400
 80016ac:	58020000 	.word	0x58020000

080016b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b0bc      	sub	sp, #240	@ 0xf0
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	605a      	str	r2, [r3, #4]
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	60da      	str	r2, [r3, #12]
 80016c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016c8:	f107 0318 	add.w	r3, r7, #24
 80016cc:	22c0      	movs	r2, #192	@ 0xc0
 80016ce:	2100      	movs	r1, #0
 80016d0:	4618      	mov	r0, r3
 80016d2:	f007 fda3 	bl	800921c <memset>
  if(huart->Instance==UART4)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a39      	ldr	r2, [pc, #228]	@ (80017c0 <HAL_UART_MspInit+0x110>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d16a      	bne.n	80017b6 <HAL_UART_MspInit+0x106>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80016e0:	f04f 0202 	mov.w	r2, #2
 80016e4:	f04f 0300 	mov.w	r3, #0
 80016e8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80016ec:	2300      	movs	r3, #0
 80016ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016f2:	f107 0318 	add.w	r3, r7, #24
 80016f6:	4618      	mov	r0, r3
 80016f8:	f002 fed2 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001702:	f7ff fc67 	bl	8000fd4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001706:	4b2f      	ldr	r3, [pc, #188]	@ (80017c4 <HAL_UART_MspInit+0x114>)
 8001708:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800170c:	4a2d      	ldr	r2, [pc, #180]	@ (80017c4 <HAL_UART_MspInit+0x114>)
 800170e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001712:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001716:	4b2b      	ldr	r3, [pc, #172]	@ (80017c4 <HAL_UART_MspInit+0x114>)
 8001718:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800171c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001720:	617b      	str	r3, [r7, #20]
 8001722:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001724:	4b27      	ldr	r3, [pc, #156]	@ (80017c4 <HAL_UART_MspInit+0x114>)
 8001726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800172a:	4a26      	ldr	r2, [pc, #152]	@ (80017c4 <HAL_UART_MspInit+0x114>)
 800172c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001730:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001734:	4b23      	ldr	r3, [pc, #140]	@ (80017c4 <HAL_UART_MspInit+0x114>)
 8001736:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800173a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800173e:	613b      	str	r3, [r7, #16]
 8001740:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001742:	4b20      	ldr	r3, [pc, #128]	@ (80017c4 <HAL_UART_MspInit+0x114>)
 8001744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001748:	4a1e      	ldr	r2, [pc, #120]	@ (80017c4 <HAL_UART_MspInit+0x114>)
 800174a:	f043 0301 	orr.w	r3, r3, #1
 800174e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001752:	4b1c      	ldr	r3, [pc, #112]	@ (80017c4 <HAL_UART_MspInit+0x114>)
 8001754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PA0     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = RXD1_Pin;
 8001760:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001764:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001768:	2302      	movs	r3, #2
 800176a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001774:	2300      	movs	r3, #0
 8001776:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800177a:	2308      	movs	r3, #8
 800177c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(RXD1_GPIO_Port, &GPIO_InitStruct);
 8001780:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001784:	4619      	mov	r1, r3
 8001786:	4810      	ldr	r0, [pc, #64]	@ (80017c8 <HAL_UART_MspInit+0x118>)
 8001788:	f001 fb6c 	bl	8002e64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TXD1_Pin;
 800178c:	2301      	movs	r3, #1
 800178e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001792:	2302      	movs	r3, #2
 8001794:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	2300      	movs	r3, #0
 80017a0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80017a4:	2308      	movs	r3, #8
 80017a6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(TXD1_GPIO_Port, &GPIO_InitStruct);
 80017aa:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80017ae:	4619      	mov	r1, r3
 80017b0:	4806      	ldr	r0, [pc, #24]	@ (80017cc <HAL_UART_MspInit+0x11c>)
 80017b2:	f001 fb57 	bl	8002e64 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 80017b6:	bf00      	nop
 80017b8:	37f0      	adds	r7, #240	@ 0xf0
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40004c00 	.word	0x40004c00
 80017c4:	58024400 	.word	0x58024400
 80017c8:	58022000 	.word	0x58022000
 80017cc:	58020000 	.word	0x58020000

080017d0 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b0b8      	sub	sp, #224	@ 0xe0
 80017d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80017d6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	605a      	str	r2, [r3, #4]
 80017e0:	609a      	str	r2, [r3, #8]
 80017e2:	60da      	str	r2, [r3, #12]
 80017e4:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80017e6:	4b3a      	ldr	r3, [pc, #232]	@ (80018d0 <HAL_FMC_MspInit+0x100>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d16c      	bne.n	80018c8 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80017ee:	4b38      	ldr	r3, [pc, #224]	@ (80018d0 <HAL_FMC_MspInit+0x100>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017f4:	f107 0308 	add.w	r3, r7, #8
 80017f8:	22c0      	movs	r2, #192	@ 0xc0
 80017fa:	2100      	movs	r1, #0
 80017fc:	4618      	mov	r0, r3
 80017fe:	f007 fd0d 	bl	800921c <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8001802:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001806:	f04f 0300 	mov.w	r3, #0
 800180a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 800180e:	2300      	movs	r3, #0
 8001810:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001812:	f107 0308 	add.w	r3, r7, #8
 8001816:	4618      	mov	r0, r3
 8001818:	f002 fe42 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <HAL_FMC_MspInit+0x56>
    {
      Error_Handler();
 8001822:	f7ff fbd7 	bl	8000fd4 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001826:	4b2b      	ldr	r3, [pc, #172]	@ (80018d4 <HAL_FMC_MspInit+0x104>)
 8001828:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800182c:	4a29      	ldr	r2, [pc, #164]	@ (80018d4 <HAL_FMC_MspInit+0x104>)
 800182e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001832:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001836:	4b27      	ldr	r3, [pc, #156]	@ (80018d4 <HAL_FMC_MspInit+0x104>)
 8001838:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800183c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	687b      	ldr	r3, [r7, #4]
  PD0   ------> FMC_D2
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001844:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001848:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184c:	2302      	movs	r3, #2
 800184e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001858:	2303      	movs	r3, #3
 800185a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800185e:	230c      	movs	r3, #12
 8001860:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001864:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001868:	4619      	mov	r1, r3
 800186a:	481b      	ldr	r0, [pc, #108]	@ (80018d8 <HAL_FMC_MspInit+0x108>)
 800186c:	f001 fafa 	bl	8002e64 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001870:	f64c 7333 	movw	r3, #53043	@ 0xcf33
 8001874:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001878:	2302      	movs	r3, #2
 800187a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001884:	2303      	movs	r3, #3
 8001886:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800188a:	230c      	movs	r3, #12
 800188c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001890:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001894:	4619      	mov	r1, r3
 8001896:	4811      	ldr	r0, [pc, #68]	@ (80018dc <HAL_FMC_MspInit+0x10c>)
 8001898:	f001 fae4 	bl	8002e64 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800189c:	2380      	movs	r3, #128	@ 0x80
 800189e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a2:	2302      	movs	r3, #2
 80018a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ae:	2303      	movs	r3, #3
 80018b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF9_FMC;
 80018b4:	2309      	movs	r3, #9
 80018b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ba:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80018be:	4619      	mov	r1, r3
 80018c0:	4807      	ldr	r0, [pc, #28]	@ (80018e0 <HAL_FMC_MspInit+0x110>)
 80018c2:	f001 facf 	bl	8002e64 <HAL_GPIO_Init>
 80018c6:	e000      	b.n	80018ca <HAL_FMC_MspInit+0xfa>
    return;
 80018c8:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80018ca:	37e0      	adds	r7, #224	@ 0xe0
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	24000390 	.word	0x24000390
 80018d4:	58024400 	.word	0x58024400
 80018d8:	58021000 	.word	0x58021000
 80018dc:	58020c00 	.word	0x58020c00
 80018e0:	58020800 	.word	0x58020800

080018e4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80018ec:	f7ff ff70 	bl	80017d0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018fc:	bf00      	nop
 80018fe:	e7fd      	b.n	80018fc <NMI_Handler+0x4>

08001900 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001904:	bf00      	nop
 8001906:	e7fd      	b.n	8001904 <HardFault_Handler+0x4>

08001908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800190c:	bf00      	nop
 800190e:	e7fd      	b.n	800190c <MemManage_Handler+0x4>

08001910 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001914:	bf00      	nop
 8001916:	e7fd      	b.n	8001914 <BusFault_Handler+0x4>

08001918 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800191c:	bf00      	nop
 800191e:	e7fd      	b.n	800191c <UsageFault_Handler+0x4>

08001920 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr

0800194a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800194e:	f000 f959 	bl	8001c04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
	...

08001958 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800195c:	4b43      	ldr	r3, [pc, #268]	@ (8001a6c <SystemInit+0x114>)
 800195e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001962:	4a42      	ldr	r2, [pc, #264]	@ (8001a6c <SystemInit+0x114>)
 8001964:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001968:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800196c:	4b40      	ldr	r3, [pc, #256]	@ (8001a70 <SystemInit+0x118>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 030f 	and.w	r3, r3, #15
 8001974:	2b06      	cmp	r3, #6
 8001976:	d807      	bhi.n	8001988 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001978:	4b3d      	ldr	r3, [pc, #244]	@ (8001a70 <SystemInit+0x118>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f023 030f 	bic.w	r3, r3, #15
 8001980:	4a3b      	ldr	r2, [pc, #236]	@ (8001a70 <SystemInit+0x118>)
 8001982:	f043 0307 	orr.w	r3, r3, #7
 8001986:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001988:	4b3a      	ldr	r3, [pc, #232]	@ (8001a74 <SystemInit+0x11c>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a39      	ldr	r2, [pc, #228]	@ (8001a74 <SystemInit+0x11c>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001994:	4b37      	ldr	r3, [pc, #220]	@ (8001a74 <SystemInit+0x11c>)
 8001996:	2200      	movs	r2, #0
 8001998:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800199a:	4b36      	ldr	r3, [pc, #216]	@ (8001a74 <SystemInit+0x11c>)
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	4935      	ldr	r1, [pc, #212]	@ (8001a74 <SystemInit+0x11c>)
 80019a0:	4b35      	ldr	r3, [pc, #212]	@ (8001a78 <SystemInit+0x120>)
 80019a2:	4013      	ands	r3, r2
 80019a4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80019a6:	4b32      	ldr	r3, [pc, #200]	@ (8001a70 <SystemInit+0x118>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0308 	and.w	r3, r3, #8
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d007      	beq.n	80019c2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80019b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001a70 <SystemInit+0x118>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f023 030f 	bic.w	r3, r3, #15
 80019ba:	4a2d      	ldr	r2, [pc, #180]	@ (8001a70 <SystemInit+0x118>)
 80019bc:	f043 0307 	orr.w	r3, r3, #7
 80019c0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80019c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001a74 <SystemInit+0x11c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80019c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a74 <SystemInit+0x11c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80019ce:	4b29      	ldr	r3, [pc, #164]	@ (8001a74 <SystemInit+0x11c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80019d4:	4b27      	ldr	r3, [pc, #156]	@ (8001a74 <SystemInit+0x11c>)
 80019d6:	4a29      	ldr	r2, [pc, #164]	@ (8001a7c <SystemInit+0x124>)
 80019d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80019da:	4b26      	ldr	r3, [pc, #152]	@ (8001a74 <SystemInit+0x11c>)
 80019dc:	4a28      	ldr	r2, [pc, #160]	@ (8001a80 <SystemInit+0x128>)
 80019de:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80019e0:	4b24      	ldr	r3, [pc, #144]	@ (8001a74 <SystemInit+0x11c>)
 80019e2:	4a28      	ldr	r2, [pc, #160]	@ (8001a84 <SystemInit+0x12c>)
 80019e4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80019e6:	4b23      	ldr	r3, [pc, #140]	@ (8001a74 <SystemInit+0x11c>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80019ec:	4b21      	ldr	r3, [pc, #132]	@ (8001a74 <SystemInit+0x11c>)
 80019ee:	4a25      	ldr	r2, [pc, #148]	@ (8001a84 <SystemInit+0x12c>)
 80019f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80019f2:	4b20      	ldr	r3, [pc, #128]	@ (8001a74 <SystemInit+0x11c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80019f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a74 <SystemInit+0x11c>)
 80019fa:	4a22      	ldr	r2, [pc, #136]	@ (8001a84 <SystemInit+0x12c>)
 80019fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80019fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001a74 <SystemInit+0x11c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a04:	4b1b      	ldr	r3, [pc, #108]	@ (8001a74 <SystemInit+0x11c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a1a      	ldr	r2, [pc, #104]	@ (8001a74 <SystemInit+0x11c>)
 8001a0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a0e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001a10:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <SystemInit+0x11c>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001a16:	4b1c      	ldr	r3, [pc, #112]	@ (8001a88 <SystemInit+0x130>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a8c <SystemInit+0x134>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a22:	d202      	bcs.n	8001a2a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001a24:	4b1a      	ldr	r3, [pc, #104]	@ (8001a90 <SystemInit+0x138>)
 8001a26:	2201      	movs	r2, #1
 8001a28:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001a2a:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <SystemInit+0x11c>)
 8001a2c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001a30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d113      	bne.n	8001a60 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001a38:	4b0e      	ldr	r3, [pc, #56]	@ (8001a74 <SystemInit+0x11c>)
 8001a3a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001a3e:	4a0d      	ldr	r2, [pc, #52]	@ (8001a74 <SystemInit+0x11c>)
 8001a40:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a44:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001a48:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <SystemInit+0x13c>)
 8001a4a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001a4e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001a50:	4b08      	ldr	r3, [pc, #32]	@ (8001a74 <SystemInit+0x11c>)
 8001a52:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001a56:	4a07      	ldr	r2, [pc, #28]	@ (8001a74 <SystemInit+0x11c>)
 8001a58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a5c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	e000ed00 	.word	0xe000ed00
 8001a70:	52002000 	.word	0x52002000
 8001a74:	58024400 	.word	0x58024400
 8001a78:	eaf6ed7f 	.word	0xeaf6ed7f
 8001a7c:	02020200 	.word	0x02020200
 8001a80:	01ff0000 	.word	0x01ff0000
 8001a84:	01010280 	.word	0x01010280
 8001a88:	5c001000 	.word	0x5c001000
 8001a8c:	ffff0000 	.word	0xffff0000
 8001a90:	51008108 	.word	0x51008108
 8001a94:	52004000 	.word	0x52004000

08001a98 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001a9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ac4 <ExitRun0Mode+0x2c>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	4a08      	ldr	r2, [pc, #32]	@ (8001ac4 <ExitRun0Mode+0x2c>)
 8001aa2:	f043 0302 	orr.w	r3, r3, #2
 8001aa6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001aa8:	bf00      	nop
 8001aaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <ExitRun0Mode+0x2c>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d0f9      	beq.n	8001aaa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001ab6:	bf00      	nop
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	58024800 	.word	0x58024800

08001ac8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ac8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001b04 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001acc:	f7ff ffe4 	bl	8001a98 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ad0:	f7ff ff42 	bl	8001958 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ad4:	480c      	ldr	r0, [pc, #48]	@ (8001b08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ad6:	490d      	ldr	r1, [pc, #52]	@ (8001b0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8001b10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001adc:	e002      	b.n	8001ae4 <LoopCopyDataInit>

08001ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ae2:	3304      	adds	r3, #4

08001ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae8:	d3f9      	bcc.n	8001ade <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aea:	4a0a      	ldr	r2, [pc, #40]	@ (8001b14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001aec:	4c0a      	ldr	r4, [pc, #40]	@ (8001b18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001af0:	e001      	b.n	8001af6 <LoopFillZerobss>

08001af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af4:	3204      	adds	r2, #4

08001af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af8:	d3fb      	bcc.n	8001af2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001afa:	f007 fb97 	bl	800922c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001afe:	f7fe fd81 	bl	8000604 <main>
  bx  lr
 8001b02:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b04:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001b08:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001b0c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001b10:	080092d4 	.word	0x080092d4
  ldr r2, =_sbss
 8001b14:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001b18:	24000398 	.word	0x24000398

08001b1c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b1c:	e7fe      	b.n	8001b1c <ADC3_IRQHandler>
	...

08001b20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b26:	2003      	movs	r0, #3
 8001b28:	f001 f8f2 	bl	8002d10 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b2c:	f002 fae2 	bl	80040f4 <HAL_RCC_GetSysClockFreq>
 8001b30:	4602      	mov	r2, r0
 8001b32:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <HAL_Init+0x68>)
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	0a1b      	lsrs	r3, r3, #8
 8001b38:	f003 030f 	and.w	r3, r3, #15
 8001b3c:	4913      	ldr	r1, [pc, #76]	@ (8001b8c <HAL_Init+0x6c>)
 8001b3e:	5ccb      	ldrb	r3, [r1, r3]
 8001b40:	f003 031f 	and.w	r3, r3, #31
 8001b44:	fa22 f303 	lsr.w	r3, r2, r3
 8001b48:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b88 <HAL_Init+0x68>)
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	f003 030f 	and.w	r3, r3, #15
 8001b52:	4a0e      	ldr	r2, [pc, #56]	@ (8001b8c <HAL_Init+0x6c>)
 8001b54:	5cd3      	ldrb	r3, [r2, r3]
 8001b56:	f003 031f 	and.w	r3, r3, #31
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b60:	4a0b      	ldr	r2, [pc, #44]	@ (8001b90 <HAL_Init+0x70>)
 8001b62:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001b64:	4a0b      	ldr	r2, [pc, #44]	@ (8001b94 <HAL_Init+0x74>)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b6a:	200f      	movs	r0, #15
 8001b6c:	f000 f814 	bl	8001b98 <HAL_InitTick>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e002      	b.n	8001b80 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001b7a:	f7ff fa31 	bl	8000fe0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	58024400 	.word	0x58024400
 8001b8c:	0800928c 	.word	0x0800928c
 8001b90:	24000004 	.word	0x24000004
 8001b94:	24000000 	.word	0x24000000

08001b98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001ba0:	4b15      	ldr	r3, [pc, #84]	@ (8001bf8 <HAL_InitTick+0x60>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e021      	b.n	8001bf0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001bac:	4b13      	ldr	r3, [pc, #76]	@ (8001bfc <HAL_InitTick+0x64>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4b11      	ldr	r3, [pc, #68]	@ (8001bf8 <HAL_InitTick+0x60>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bba:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f001 f8c9 	bl	8002d5a <HAL_SYSTICK_Config>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e00e      	b.n	8001bf0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2b0f      	cmp	r3, #15
 8001bd6:	d80a      	bhi.n	8001bee <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	6879      	ldr	r1, [r7, #4]
 8001bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8001be0:	f001 f8a1 	bl	8002d26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001be4:	4a06      	ldr	r2, [pc, #24]	@ (8001c00 <HAL_InitTick+0x68>)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
 8001bec:	e000      	b.n	8001bf0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3708      	adds	r7, #8
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	2400000c 	.word	0x2400000c
 8001bfc:	24000000 	.word	0x24000000
 8001c00:	24000008 	.word	0x24000008

08001c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c08:	4b06      	ldr	r3, [pc, #24]	@ (8001c24 <HAL_IncTick+0x20>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <HAL_IncTick+0x24>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4413      	add	r3, r2
 8001c14:	4a04      	ldr	r2, [pc, #16]	@ (8001c28 <HAL_IncTick+0x24>)
 8001c16:	6013      	str	r3, [r2, #0]
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	2400000c 	.word	0x2400000c
 8001c28:	24000394 	.word	0x24000394

08001c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c30:	4b03      	ldr	r3, [pc, #12]	@ (8001c40 <HAL_GetTick+0x14>)
 8001c32:	681b      	ldr	r3, [r3, #0]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	24000394 	.word	0x24000394

08001c44 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001c48:	4b03      	ldr	r3, [pc, #12]	@ (8001c58 <HAL_GetREVID+0x14>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	0c1b      	lsrs	r3, r3, #16
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	5c001000 	.word	0x5c001000

08001c5c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE3: VREF_OUT4 around 1.5 V.
  *                                                This requires VDDA equal to or higher than 1.8 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8001c64:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001c6c:	4904      	ldr	r1, [pc, #16]	@ (8001c80 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	600b      	str	r3, [r1, #0]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	58003c00 	.word	0x58003c00

08001c84 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8001c8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f023 0202 	bic.w	r2, r3, #2
 8001c94:	4904      	ldr	r1, [pc, #16]	@ (8001ca8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	600b      	str	r3, [r1, #0]
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr
 8001ca8:	58003c00 	.word	0x58003c00

08001cac <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8001cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a0e      	ldr	r2, [pc, #56]	@ (8001cf0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001cbe:	f7ff ffb5 	bl	8001c2c <HAL_GetTick>
 8001cc2:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8001cc4:	e008      	b.n	8001cd8 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8001cc6:	f7ff ffb1 	bl	8001c2c <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	2b0a      	cmp	r3, #10
 8001cd2:	d901      	bls.n	8001cd8 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e006      	b.n	8001ce6 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8001cd8:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0f0      	beq.n	8001cc6 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	58003c00 	.word	0x58003c00

08001cf4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	431a      	orrs	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	609a      	str	r2, [r3, #8]
}
 8001d0e:	bf00      	nop
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	b083      	sub	sp, #12
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
 8001d22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	609a      	str	r2, [r3, #8]
}
 8001d34:	bf00      	nop
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b087      	sub	sp, #28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d107      	bne.n	8001d80 <LL_ADC_SetChannelPreselection+0x24>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	0e9b      	lsrs	r3, r3, #26
 8001d74:	f003 031f 	and.w	r3, r3, #31
 8001d78:	2201      	movs	r2, #1
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	e015      	b.n	8001dac <LL_ADC_SetChannelPreselection+0x50>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	fa93 f3a3 	rbit	r3, r3
 8001d8a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d101      	bne.n	8001d9a <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001d96:	2320      	movs	r3, #32
 8001d98:	e003      	b.n	8001da2 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	fab3 f383 	clz	r3, r3
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	f003 031f 	and.w	r3, r3, #31
 8001da6:	2201      	movs	r2, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	69d2      	ldr	r2, [r2, #28]
 8001db0:	431a      	orrs	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001db6:	bf00      	nop
 8001db8:	371c      	adds	r7, #28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b087      	sub	sp, #28
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	60f8      	str	r0, [r7, #12]
 8001dca:	60b9      	str	r1, [r7, #8]
 8001dcc:	607a      	str	r2, [r7, #4]
 8001dce:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	3360      	adds	r3, #96	@ 0x60
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	430b      	orrs	r3, r1
 8001df0:	431a      	orrs	r2, r3
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001df6:	bf00      	nop
 8001df8:	371c      	adds	r7, #28
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr

08001e02 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b085      	sub	sp, #20
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	60f8      	str	r0, [r7, #12]
 8001e0a:	60b9      	str	r1, [r7, #8]
 8001e0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	f003 031f 	and.w	r3, r3, #31
 8001e1c:	6879      	ldr	r1, [r7, #4]
 8001e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e22:	431a      	orrs	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	611a      	str	r2, [r3, #16]
}
 8001e28:	bf00      	nop
 8001e2a:	3714      	adds	r7, #20
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b087      	sub	sp, #28
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	3360      	adds	r3, #96	@ 0x60
 8001e44:	461a      	mov	r2, r3
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	4413      	add	r3, r2
 8001e4c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	601a      	str	r2, [r3, #0]
  }
}
 8001e5e:	bf00      	nop
 8001e60:	371c      	adds	r7, #28
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b087      	sub	sp, #28
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	3330      	adds	r3, #48	@ 0x30
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	0a1b      	lsrs	r3, r3, #8
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	f003 030c 	and.w	r3, r3, #12
 8001e86:	4413      	add	r3, r2
 8001e88:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	f003 031f 	and.w	r3, r3, #31
 8001e94:	211f      	movs	r1, #31
 8001e96:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9a:	43db      	mvns	r3, r3
 8001e9c:	401a      	ands	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	0e9b      	lsrs	r3, r3, #26
 8001ea2:	f003 011f 	and.w	r1, r3, #31
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	f003 031f 	and.w	r3, r3, #31
 8001eac:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb0:	431a      	orrs	r2, r3
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001eb6:	bf00      	nop
 8001eb8:	371c      	adds	r7, #28
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b087      	sub	sp, #28
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	3314      	adds	r3, #20
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	0e5b      	lsrs	r3, r3, #25
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	f003 0304 	and.w	r3, r3, #4
 8001ede:	4413      	add	r3, r2
 8001ee0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	0d1b      	lsrs	r3, r3, #20
 8001eea:	f003 031f 	and.w	r3, r3, #31
 8001eee:	2107      	movs	r1, #7
 8001ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	401a      	ands	r2, r3
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	0d1b      	lsrs	r3, r3, #20
 8001efc:	f003 031f 	and.w	r3, r3, #31
 8001f00:	6879      	ldr	r1, [r7, #4]
 8001f02:	fa01 f303 	lsl.w	r3, r1, r3
 8001f06:	431a      	orrs	r2, r3
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f0c:	bf00      	nop
 8001f0e:	371c      	adds	r7, #28
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f30:	43db      	mvns	r3, r3
 8001f32:	401a      	ands	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f003 0318 	and.w	r3, r3, #24
 8001f3a:	4908      	ldr	r1, [pc, #32]	@ (8001f5c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f3c:	40d9      	lsrs	r1, r3
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	400b      	ands	r3, r1
 8001f42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f46:	431a      	orrs	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001f4e:	bf00      	nop
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	000fffff 	.word	0x000fffff

08001f60 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	4b04      	ldr	r3, [pc, #16]	@ (8001f80 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001f6e:	4013      	ands	r3, r2
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	6093      	str	r3, [r2, #8]
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	5fffffc0 	.word	0x5fffffc0

08001f84 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f98:	d101      	bne.n	8001f9e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	4b05      	ldr	r3, [pc, #20]	@ (8001fd0 <LL_ADC_EnableInternalRegulator+0x24>)
 8001fba:	4013      	ands	r3, r2
 8001fbc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	6fffffc0 	.word	0x6fffffc0

08001fd4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fe4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001fe8:	d101      	bne.n	8001fee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001fea:	2301      	movs	r3, #1
 8001fec:	e000      	b.n	8001ff0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 0301 	and.w	r3, r3, #1
 800200c:	2b01      	cmp	r3, #1
 800200e:	d101      	bne.n	8002014 <LL_ADC_IsEnabled+0x18>
 8002010:	2301      	movs	r3, #1
 8002012:	e000      	b.n	8002016 <LL_ADC_IsEnabled+0x1a>
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002022:	b480      	push	{r7}
 8002024:	b083      	sub	sp, #12
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f003 0304 	and.w	r3, r3, #4
 8002032:	2b04      	cmp	r3, #4
 8002034:	d101      	bne.n	800203a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002036:	2301      	movs	r3, #1
 8002038:	e000      	b.n	800203c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f003 0308 	and.w	r3, r3, #8
 8002058:	2b08      	cmp	r3, #8
 800205a:	d101      	bne.n	8002060 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800205c:	2301      	movs	r3, #1
 800205e:	e000      	b.n	8002062 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
	...

08002070 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b089      	sub	sp, #36	@ 0x24
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002078:	2300      	movs	r3, #0
 800207a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800207c:	2300      	movs	r3, #0
 800207e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d101      	bne.n	800208a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e18f      	b.n	80023aa <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002094:	2b00      	cmp	r3, #0
 8002096:	d109      	bne.n	80020ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f7fe ffd1 	bl	8001040 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff ff67 	bl	8001f84 <LL_ADC_IsDeepPowerDownEnabled>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d004      	beq.n	80020c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff4d 	bl	8001f60 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff ff82 	bl	8001fd4 <LL_ADC_IsInternalRegulatorEnabled>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d114      	bne.n	8002100 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ff66 	bl	8001fac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020e0:	4b87      	ldr	r3, [pc, #540]	@ (8002300 <HAL_ADC_Init+0x290>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	099b      	lsrs	r3, r3, #6
 80020e6:	4a87      	ldr	r2, [pc, #540]	@ (8002304 <HAL_ADC_Init+0x294>)
 80020e8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ec:	099b      	lsrs	r3, r3, #6
 80020ee:	3301      	adds	r3, #1
 80020f0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020f2:	e002      	b.n	80020fa <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1f9      	bne.n	80020f4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff ff65 	bl	8001fd4 <LL_ADC_IsInternalRegulatorEnabled>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d10d      	bne.n	800212c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002114:	f043 0210 	orr.w	r2, r3, #16
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002120:	f043 0201 	orr.w	r2, r3, #1
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff ff76 	bl	8002022 <LL_ADC_REG_IsConversionOngoing>
 8002136:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800213c:	f003 0310 	and.w	r3, r3, #16
 8002140:	2b00      	cmp	r3, #0
 8002142:	f040 8129 	bne.w	8002398 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	2b00      	cmp	r3, #0
 800214a:	f040 8125 	bne.w	8002398 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002152:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002156:	f043 0202 	orr.w	r2, r3, #2
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff ff4a 	bl	8001ffc <LL_ADC_IsEnabled>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d136      	bne.n	80021dc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a65      	ldr	r2, [pc, #404]	@ (8002308 <HAL_ADC_Init+0x298>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d004      	beq.n	8002182 <HAL_ADC_Init+0x112>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a63      	ldr	r2, [pc, #396]	@ (800230c <HAL_ADC_Init+0x29c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d10e      	bne.n	80021a0 <HAL_ADC_Init+0x130>
 8002182:	4861      	ldr	r0, [pc, #388]	@ (8002308 <HAL_ADC_Init+0x298>)
 8002184:	f7ff ff3a 	bl	8001ffc <LL_ADC_IsEnabled>
 8002188:	4604      	mov	r4, r0
 800218a:	4860      	ldr	r0, [pc, #384]	@ (800230c <HAL_ADC_Init+0x29c>)
 800218c:	f7ff ff36 	bl	8001ffc <LL_ADC_IsEnabled>
 8002190:	4603      	mov	r3, r0
 8002192:	4323      	orrs	r3, r4
 8002194:	2b00      	cmp	r3, #0
 8002196:	bf0c      	ite	eq
 8002198:	2301      	moveq	r3, #1
 800219a:	2300      	movne	r3, #0
 800219c:	b2db      	uxtb	r3, r3
 800219e:	e008      	b.n	80021b2 <HAL_ADC_Init+0x142>
 80021a0:	485b      	ldr	r0, [pc, #364]	@ (8002310 <HAL_ADC_Init+0x2a0>)
 80021a2:	f7ff ff2b 	bl	8001ffc <LL_ADC_IsEnabled>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	bf0c      	ite	eq
 80021ac:	2301      	moveq	r3, #1
 80021ae:	2300      	movne	r3, #0
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d012      	beq.n	80021dc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a53      	ldr	r2, [pc, #332]	@ (8002308 <HAL_ADC_Init+0x298>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d004      	beq.n	80021ca <HAL_ADC_Init+0x15a>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a51      	ldr	r2, [pc, #324]	@ (800230c <HAL_ADC_Init+0x29c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d101      	bne.n	80021ce <HAL_ADC_Init+0x15e>
 80021ca:	4a52      	ldr	r2, [pc, #328]	@ (8002314 <HAL_ADC_Init+0x2a4>)
 80021cc:	e000      	b.n	80021d0 <HAL_ADC_Init+0x160>
 80021ce:	4a52      	ldr	r2, [pc, #328]	@ (8002318 <HAL_ADC_Init+0x2a8>)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	4619      	mov	r1, r3
 80021d6:	4610      	mov	r0, r2
 80021d8:	f7ff fd8c 	bl	8001cf4 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80021dc:	f7ff fd32 	bl	8001c44 <HAL_GetREVID>
 80021e0:	4603      	mov	r3, r0
 80021e2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d914      	bls.n	8002214 <HAL_ADC_Init+0x1a4>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	2b10      	cmp	r3, #16
 80021f0:	d110      	bne.n	8002214 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	7d5b      	ldrb	r3, [r3, #21]
 80021f6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80021fc:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002202:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	7f1b      	ldrb	r3, [r3, #28]
 8002208:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800220a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800220c:	f043 030c 	orr.w	r3, r3, #12
 8002210:	61bb      	str	r3, [r7, #24]
 8002212:	e00d      	b.n	8002230 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	7d5b      	ldrb	r3, [r3, #21]
 8002218:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800221e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002224:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	7f1b      	ldrb	r3, [r3, #28]
 800222a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800222c:	4313      	orrs	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	7f1b      	ldrb	r3, [r3, #28]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d106      	bne.n	8002246 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a1b      	ldr	r3, [r3, #32]
 800223c:	3b01      	subs	r3, #1
 800223e:	045b      	lsls	r3, r3, #17
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4313      	orrs	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224a:	2b00      	cmp	r3, #0
 800224c:	d009      	beq.n	8002262 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002252:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	4313      	orrs	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68da      	ldr	r2, [r3, #12]
 8002268:	4b2c      	ldr	r3, [pc, #176]	@ (800231c <HAL_ADC_Init+0x2ac>)
 800226a:	4013      	ands	r3, r2
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	6812      	ldr	r2, [r2, #0]
 8002270:	69b9      	ldr	r1, [r7, #24]
 8002272:	430b      	orrs	r3, r1
 8002274:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fed1 	bl	8002022 <LL_ADC_REG_IsConversionOngoing>
 8002280:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff fede 	bl	8002048 <LL_ADC_INJ_IsConversionOngoing>
 800228c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d15f      	bne.n	8002354 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d15c      	bne.n	8002354 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	7d1b      	ldrb	r3, [r3, #20]
 800229e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	68da      	ldr	r2, [r3, #12]
 80022ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002320 <HAL_ADC_Init+0x2b0>)
 80022b0:	4013      	ands	r3, r2
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	6812      	ldr	r2, [r2, #0]
 80022b6:	69b9      	ldr	r1, [r7, #24]
 80022b8:	430b      	orrs	r3, r1
 80022ba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d130      	bne.n	8002328 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ca:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	691a      	ldr	r2, [r3, #16]
 80022d2:	4b14      	ldr	r3, [pc, #80]	@ (8002324 <HAL_ADC_Init+0x2b4>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80022da:	3a01      	subs	r2, #1
 80022dc:	0411      	lsls	r1, r2, #16
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80022e2:	4311      	orrs	r1, r2
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80022e8:	4311      	orrs	r1, r2
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80022ee:	430a      	orrs	r2, r1
 80022f0:	431a      	orrs	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f042 0201 	orr.w	r2, r2, #1
 80022fa:	611a      	str	r2, [r3, #16]
 80022fc:	e01c      	b.n	8002338 <HAL_ADC_Init+0x2c8>
 80022fe:	bf00      	nop
 8002300:	24000000 	.word	0x24000000
 8002304:	053e2d63 	.word	0x053e2d63
 8002308:	40022000 	.word	0x40022000
 800230c:	40022100 	.word	0x40022100
 8002310:	58026000 	.word	0x58026000
 8002314:	40022300 	.word	0x40022300
 8002318:	58026300 	.word	0x58026300
 800231c:	fff0c003 	.word	0xfff0c003
 8002320:	ffffbffc 	.word	0xffffbffc
 8002324:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	691a      	ldr	r2, [r3, #16]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0201 	bic.w	r2, r2, #1
 8002336:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	430a      	orrs	r2, r1
 800234c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 fb20 	bl	8002994 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d10c      	bne.n	8002376 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	f023 010f 	bic.w	r1, r3, #15
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	1e5a      	subs	r2, r3, #1
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	430a      	orrs	r2, r1
 8002372:	631a      	str	r2, [r3, #48]	@ 0x30
 8002374:	e007      	b.n	8002386 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 020f 	bic.w	r2, r2, #15
 8002384:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800238a:	f023 0303 	bic.w	r3, r3, #3
 800238e:	f043 0201 	orr.w	r2, r3, #1
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	655a      	str	r2, [r3, #84]	@ 0x54
 8002396:	e007      	b.n	80023a8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800239c:	f043 0210 	orr.w	r2, r3, #16
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80023a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3724      	adds	r7, #36	@ 0x24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd90      	pop	{r4, r7, pc}
 80023b2:	bf00      	nop

080023b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80023b4:	b590      	push	{r4, r7, lr}
 80023b6:	b08d      	sub	sp, #52	@ 0x34
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023be:	2300      	movs	r3, #0
 80023c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80023c4:	2300      	movs	r3, #0
 80023c6:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	4a65      	ldr	r2, [pc, #404]	@ (8002564 <HAL_ADC_ConfigChannel+0x1b0>)
 80023ce:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d101      	bne.n	80023de <HAL_ADC_ConfigChannel+0x2a>
 80023da:	2302      	movs	r3, #2
 80023dc:	e2c7      	b.n	800296e <HAL_ADC_ConfigChannel+0x5ba>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2201      	movs	r2, #1
 80023e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fe19 	bl	8002022 <LL_ADC_REG_IsConversionOngoing>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f040 82ac 	bne.w	8002950 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	db2c      	blt.n	800245a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002408:	2b00      	cmp	r3, #0
 800240a:	d108      	bne.n	800241e <HAL_ADC_ConfigChannel+0x6a>
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	0e9b      	lsrs	r3, r3, #26
 8002412:	f003 031f 	and.w	r3, r3, #31
 8002416:	2201      	movs	r2, #1
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	e016      	b.n	800244c <HAL_ADC_ConfigChannel+0x98>
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	613b      	str	r3, [r7, #16]
  return result;
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002436:	2320      	movs	r3, #32
 8002438:	e003      	b.n	8002442 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	fab3 f383 	clz	r3, r3
 8002440:	b2db      	uxtb	r3, r3
 8002442:	f003 031f 	and.w	r3, r3, #31
 8002446:	2201      	movs	r2, #1
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6812      	ldr	r2, [r2, #0]
 8002450:	69d1      	ldr	r1, [r2, #28]
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6812      	ldr	r2, [r2, #0]
 8002456:	430b      	orrs	r3, r1
 8002458:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6818      	ldr	r0, [r3, #0]
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	6859      	ldr	r1, [r3, #4]
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	461a      	mov	r2, r3
 8002468:	f7ff fcff 	bl	8001e6a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff fdd6 	bl	8002022 <LL_ADC_REG_IsConversionOngoing>
 8002476:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff fde3 	bl	8002048 <LL_ADC_INJ_IsConversionOngoing>
 8002482:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002486:	2b00      	cmp	r3, #0
 8002488:	f040 80b8 	bne.w	80025fc <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800248c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248e:	2b00      	cmp	r3, #0
 8002490:	f040 80b4 	bne.w	80025fc <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6818      	ldr	r0, [r3, #0]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	6819      	ldr	r1, [r3, #0]
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	461a      	mov	r2, r3
 80024a2:	f7ff fd0e 	bl	8001ec2 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80024a6:	4b30      	ldr	r3, [pc, #192]	@ (8002568 <HAL_ADC_ConfigChannel+0x1b4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80024ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80024b2:	d10b      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x118>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	695a      	ldr	r2, [r3, #20]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	089b      	lsrs	r3, r3, #2
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	e01d      	b.n	8002508 <HAL_ADC_ConfigChannel+0x154>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	f003 0310 	and.w	r3, r3, #16
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10b      	bne.n	80024f2 <HAL_ADC_ConfigChannel+0x13e>
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	695a      	ldr	r2, [r3, #20]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	089b      	lsrs	r3, r3, #2
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	e00a      	b.n	8002508 <HAL_ADC_ConfigChannel+0x154>
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	695a      	ldr	r2, [r3, #20]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	089b      	lsrs	r3, r3, #2
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	691b      	ldr	r3, [r3, #16]
 800250e:	2b04      	cmp	r3, #4
 8002510:	d02c      	beq.n	800256c <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6818      	ldr	r0, [r3, #0]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	6919      	ldr	r1, [r3, #16]
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	6a3b      	ldr	r3, [r7, #32]
 8002520:	f7ff fc4f 	bl	8001dc2 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6818      	ldr	r0, [r3, #0]
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	6919      	ldr	r1, [r3, #16]
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	7e5b      	ldrb	r3, [r3, #25]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d102      	bne.n	800253a <HAL_ADC_ConfigChannel+0x186>
 8002534:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002538:	e000      	b.n	800253c <HAL_ADC_ConfigChannel+0x188>
 800253a:	2300      	movs	r3, #0
 800253c:	461a      	mov	r2, r3
 800253e:	f7ff fc79 	bl	8001e34 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6818      	ldr	r0, [r3, #0]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	6919      	ldr	r1, [r3, #16]
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	7e1b      	ldrb	r3, [r3, #24]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d102      	bne.n	8002558 <HAL_ADC_ConfigChannel+0x1a4>
 8002552:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002556:	e000      	b.n	800255a <HAL_ADC_ConfigChannel+0x1a6>
 8002558:	2300      	movs	r3, #0
 800255a:	461a      	mov	r2, r3
 800255c:	f7ff fc51 	bl	8001e02 <LL_ADC_SetDataRightShift>
 8002560:	e04c      	b.n	80025fc <HAL_ADC_ConfigChannel+0x248>
 8002562:	bf00      	nop
 8002564:	47ff0000 	.word	0x47ff0000
 8002568:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002572:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	069b      	lsls	r3, r3, #26
 800257c:	429a      	cmp	r2, r3
 800257e:	d107      	bne.n	8002590 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800258e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002596:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	069b      	lsls	r3, r3, #26
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d107      	bne.n	80025b4 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80025b2:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80025ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	069b      	lsls	r3, r3, #26
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d107      	bne.n	80025d8 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80025d6:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80025de:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	069b      	lsls	r3, r3, #26
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d107      	bne.n	80025fc <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80025fa:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff fcfb 	bl	8001ffc <LL_ADC_IsEnabled>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	f040 81aa 	bne.w	8002962 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6818      	ldr	r0, [r3, #0]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	6819      	ldr	r1, [r3, #0]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	461a      	mov	r2, r3
 800261c:	f7ff fc7c 	bl	8001f18 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	4a87      	ldr	r2, [pc, #540]	@ (8002844 <HAL_ADC_ConfigChannel+0x490>)
 8002626:	4293      	cmp	r3, r2
 8002628:	f040 809a 	bne.w	8002760 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4984      	ldr	r1, [pc, #528]	@ (8002848 <HAL_ADC_ConfigChannel+0x494>)
 8002636:	428b      	cmp	r3, r1
 8002638:	d147      	bne.n	80026ca <HAL_ADC_ConfigChannel+0x316>
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4983      	ldr	r1, [pc, #524]	@ (800284c <HAL_ADC_ConfigChannel+0x498>)
 8002640:	428b      	cmp	r3, r1
 8002642:	d040      	beq.n	80026c6 <HAL_ADC_ConfigChannel+0x312>
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4981      	ldr	r1, [pc, #516]	@ (8002850 <HAL_ADC_ConfigChannel+0x49c>)
 800264a:	428b      	cmp	r3, r1
 800264c:	d039      	beq.n	80026c2 <HAL_ADC_ConfigChannel+0x30e>
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4980      	ldr	r1, [pc, #512]	@ (8002854 <HAL_ADC_ConfigChannel+0x4a0>)
 8002654:	428b      	cmp	r3, r1
 8002656:	d032      	beq.n	80026be <HAL_ADC_ConfigChannel+0x30a>
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	497e      	ldr	r1, [pc, #504]	@ (8002858 <HAL_ADC_ConfigChannel+0x4a4>)
 800265e:	428b      	cmp	r3, r1
 8002660:	d02b      	beq.n	80026ba <HAL_ADC_ConfigChannel+0x306>
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	497d      	ldr	r1, [pc, #500]	@ (800285c <HAL_ADC_ConfigChannel+0x4a8>)
 8002668:	428b      	cmp	r3, r1
 800266a:	d024      	beq.n	80026b6 <HAL_ADC_ConfigChannel+0x302>
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	497b      	ldr	r1, [pc, #492]	@ (8002860 <HAL_ADC_ConfigChannel+0x4ac>)
 8002672:	428b      	cmp	r3, r1
 8002674:	d01d      	beq.n	80026b2 <HAL_ADC_ConfigChannel+0x2fe>
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	497a      	ldr	r1, [pc, #488]	@ (8002864 <HAL_ADC_ConfigChannel+0x4b0>)
 800267c:	428b      	cmp	r3, r1
 800267e:	d016      	beq.n	80026ae <HAL_ADC_ConfigChannel+0x2fa>
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4978      	ldr	r1, [pc, #480]	@ (8002868 <HAL_ADC_ConfigChannel+0x4b4>)
 8002686:	428b      	cmp	r3, r1
 8002688:	d00f      	beq.n	80026aa <HAL_ADC_ConfigChannel+0x2f6>
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4977      	ldr	r1, [pc, #476]	@ (800286c <HAL_ADC_ConfigChannel+0x4b8>)
 8002690:	428b      	cmp	r3, r1
 8002692:	d008      	beq.n	80026a6 <HAL_ADC_ConfigChannel+0x2f2>
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4975      	ldr	r1, [pc, #468]	@ (8002870 <HAL_ADC_ConfigChannel+0x4bc>)
 800269a:	428b      	cmp	r3, r1
 800269c:	d101      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x2ee>
 800269e:	4b75      	ldr	r3, [pc, #468]	@ (8002874 <HAL_ADC_ConfigChannel+0x4c0>)
 80026a0:	e05a      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026a2:	2300      	movs	r3, #0
 80026a4:	e058      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026a6:	4b74      	ldr	r3, [pc, #464]	@ (8002878 <HAL_ADC_ConfigChannel+0x4c4>)
 80026a8:	e056      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026aa:	4b74      	ldr	r3, [pc, #464]	@ (800287c <HAL_ADC_ConfigChannel+0x4c8>)
 80026ac:	e054      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026ae:	4b6e      	ldr	r3, [pc, #440]	@ (8002868 <HAL_ADC_ConfigChannel+0x4b4>)
 80026b0:	e052      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026b2:	4b6c      	ldr	r3, [pc, #432]	@ (8002864 <HAL_ADC_ConfigChannel+0x4b0>)
 80026b4:	e050      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026b6:	4b72      	ldr	r3, [pc, #456]	@ (8002880 <HAL_ADC_ConfigChannel+0x4cc>)
 80026b8:	e04e      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026ba:	4b72      	ldr	r3, [pc, #456]	@ (8002884 <HAL_ADC_ConfigChannel+0x4d0>)
 80026bc:	e04c      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026be:	4b72      	ldr	r3, [pc, #456]	@ (8002888 <HAL_ADC_ConfigChannel+0x4d4>)
 80026c0:	e04a      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026c2:	4b72      	ldr	r3, [pc, #456]	@ (800288c <HAL_ADC_ConfigChannel+0x4d8>)
 80026c4:	e048      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026c6:	2301      	movs	r3, #1
 80026c8:	e046      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4970      	ldr	r1, [pc, #448]	@ (8002890 <HAL_ADC_ConfigChannel+0x4dc>)
 80026d0:	428b      	cmp	r3, r1
 80026d2:	d140      	bne.n	8002756 <HAL_ADC_ConfigChannel+0x3a2>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	495c      	ldr	r1, [pc, #368]	@ (800284c <HAL_ADC_ConfigChannel+0x498>)
 80026da:	428b      	cmp	r3, r1
 80026dc:	d039      	beq.n	8002752 <HAL_ADC_ConfigChannel+0x39e>
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	495b      	ldr	r1, [pc, #364]	@ (8002850 <HAL_ADC_ConfigChannel+0x49c>)
 80026e4:	428b      	cmp	r3, r1
 80026e6:	d032      	beq.n	800274e <HAL_ADC_ConfigChannel+0x39a>
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4959      	ldr	r1, [pc, #356]	@ (8002854 <HAL_ADC_ConfigChannel+0x4a0>)
 80026ee:	428b      	cmp	r3, r1
 80026f0:	d02b      	beq.n	800274a <HAL_ADC_ConfigChannel+0x396>
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4958      	ldr	r1, [pc, #352]	@ (8002858 <HAL_ADC_ConfigChannel+0x4a4>)
 80026f8:	428b      	cmp	r3, r1
 80026fa:	d024      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x392>
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4956      	ldr	r1, [pc, #344]	@ (800285c <HAL_ADC_ConfigChannel+0x4a8>)
 8002702:	428b      	cmp	r3, r1
 8002704:	d01d      	beq.n	8002742 <HAL_ADC_ConfigChannel+0x38e>
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4955      	ldr	r1, [pc, #340]	@ (8002860 <HAL_ADC_ConfigChannel+0x4ac>)
 800270c:	428b      	cmp	r3, r1
 800270e:	d016      	beq.n	800273e <HAL_ADC_ConfigChannel+0x38a>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4953      	ldr	r1, [pc, #332]	@ (8002864 <HAL_ADC_ConfigChannel+0x4b0>)
 8002716:	428b      	cmp	r3, r1
 8002718:	d00f      	beq.n	800273a <HAL_ADC_ConfigChannel+0x386>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4952      	ldr	r1, [pc, #328]	@ (8002868 <HAL_ADC_ConfigChannel+0x4b4>)
 8002720:	428b      	cmp	r3, r1
 8002722:	d008      	beq.n	8002736 <HAL_ADC_ConfigChannel+0x382>
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4951      	ldr	r1, [pc, #324]	@ (8002870 <HAL_ADC_ConfigChannel+0x4bc>)
 800272a:	428b      	cmp	r3, r1
 800272c:	d101      	bne.n	8002732 <HAL_ADC_ConfigChannel+0x37e>
 800272e:	4b51      	ldr	r3, [pc, #324]	@ (8002874 <HAL_ADC_ConfigChannel+0x4c0>)
 8002730:	e012      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 8002732:	2300      	movs	r3, #0
 8002734:	e010      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 8002736:	4b51      	ldr	r3, [pc, #324]	@ (800287c <HAL_ADC_ConfigChannel+0x4c8>)
 8002738:	e00e      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 800273a:	4b4b      	ldr	r3, [pc, #300]	@ (8002868 <HAL_ADC_ConfigChannel+0x4b4>)
 800273c:	e00c      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 800273e:	4b49      	ldr	r3, [pc, #292]	@ (8002864 <HAL_ADC_ConfigChannel+0x4b0>)
 8002740:	e00a      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 8002742:	4b4f      	ldr	r3, [pc, #316]	@ (8002880 <HAL_ADC_ConfigChannel+0x4cc>)
 8002744:	e008      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 8002746:	4b4f      	ldr	r3, [pc, #316]	@ (8002884 <HAL_ADC_ConfigChannel+0x4d0>)
 8002748:	e006      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 800274a:	4b4f      	ldr	r3, [pc, #316]	@ (8002888 <HAL_ADC_ConfigChannel+0x4d4>)
 800274c:	e004      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 800274e:	4b4f      	ldr	r3, [pc, #316]	@ (800288c <HAL_ADC_ConfigChannel+0x4d8>)
 8002750:	e002      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 8002752:	2301      	movs	r3, #1
 8002754:	e000      	b.n	8002758 <HAL_ADC_ConfigChannel+0x3a4>
 8002756:	2300      	movs	r3, #0
 8002758:	4619      	mov	r1, r3
 800275a:	4610      	mov	r0, r2
 800275c:	f7ff fafe 	bl	8001d5c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	f280 80fc 	bge.w	8002962 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a36      	ldr	r2, [pc, #216]	@ (8002848 <HAL_ADC_ConfigChannel+0x494>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d004      	beq.n	800277e <HAL_ADC_ConfigChannel+0x3ca>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a45      	ldr	r2, [pc, #276]	@ (8002890 <HAL_ADC_ConfigChannel+0x4dc>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d101      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x3ce>
 800277e:	4b45      	ldr	r3, [pc, #276]	@ (8002894 <HAL_ADC_ConfigChannel+0x4e0>)
 8002780:	e000      	b.n	8002784 <HAL_ADC_ConfigChannel+0x3d0>
 8002782:	4b45      	ldr	r3, [pc, #276]	@ (8002898 <HAL_ADC_ConfigChannel+0x4e4>)
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff fadb 	bl	8001d40 <LL_ADC_GetCommonPathInternalCh>
 800278a:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a2d      	ldr	r2, [pc, #180]	@ (8002848 <HAL_ADC_ConfigChannel+0x494>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d004      	beq.n	80027a0 <HAL_ADC_ConfigChannel+0x3ec>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a3d      	ldr	r2, [pc, #244]	@ (8002890 <HAL_ADC_ConfigChannel+0x4dc>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d10e      	bne.n	80027be <HAL_ADC_ConfigChannel+0x40a>
 80027a0:	4829      	ldr	r0, [pc, #164]	@ (8002848 <HAL_ADC_ConfigChannel+0x494>)
 80027a2:	f7ff fc2b 	bl	8001ffc <LL_ADC_IsEnabled>
 80027a6:	4604      	mov	r4, r0
 80027a8:	4839      	ldr	r0, [pc, #228]	@ (8002890 <HAL_ADC_ConfigChannel+0x4dc>)
 80027aa:	f7ff fc27 	bl	8001ffc <LL_ADC_IsEnabled>
 80027ae:	4603      	mov	r3, r0
 80027b0:	4323      	orrs	r3, r4
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	bf0c      	ite	eq
 80027b6:	2301      	moveq	r3, #1
 80027b8:	2300      	movne	r3, #0
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	e008      	b.n	80027d0 <HAL_ADC_ConfigChannel+0x41c>
 80027be:	4837      	ldr	r0, [pc, #220]	@ (800289c <HAL_ADC_ConfigChannel+0x4e8>)
 80027c0:	f7ff fc1c 	bl	8001ffc <LL_ADC_IsEnabled>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	bf0c      	ite	eq
 80027ca:	2301      	moveq	r3, #1
 80027cc:	2300      	movne	r3, #0
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 80b3 	beq.w	800293c <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a31      	ldr	r2, [pc, #196]	@ (80028a0 <HAL_ADC_ConfigChannel+0x4ec>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d165      	bne.n	80028ac <HAL_ADC_ConfigChannel+0x4f8>
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d160      	bne.n	80028ac <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a2b      	ldr	r2, [pc, #172]	@ (800289c <HAL_ADC_ConfigChannel+0x4e8>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	f040 80b6 	bne.w	8002962 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a13      	ldr	r2, [pc, #76]	@ (8002848 <HAL_ADC_ConfigChannel+0x494>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d004      	beq.n	800280a <HAL_ADC_ConfigChannel+0x456>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a22      	ldr	r2, [pc, #136]	@ (8002890 <HAL_ADC_ConfigChannel+0x4dc>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d101      	bne.n	800280e <HAL_ADC_ConfigChannel+0x45a>
 800280a:	4a22      	ldr	r2, [pc, #136]	@ (8002894 <HAL_ADC_ConfigChannel+0x4e0>)
 800280c:	e000      	b.n	8002810 <HAL_ADC_ConfigChannel+0x45c>
 800280e:	4a22      	ldr	r2, [pc, #136]	@ (8002898 <HAL_ADC_ConfigChannel+0x4e4>)
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002816:	4619      	mov	r1, r3
 8002818:	4610      	mov	r0, r2
 800281a:	f7ff fa7e 	bl	8001d1a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800281e:	4b21      	ldr	r3, [pc, #132]	@ (80028a4 <HAL_ADC_ConfigChannel+0x4f0>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	099b      	lsrs	r3, r3, #6
 8002824:	4a20      	ldr	r2, [pc, #128]	@ (80028a8 <HAL_ADC_ConfigChannel+0x4f4>)
 8002826:	fba2 2303 	umull	r2, r3, r2, r3
 800282a:	099b      	lsrs	r3, r3, #6
 800282c:	3301      	adds	r3, #1
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002832:	e002      	b.n	800283a <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	3b01      	subs	r3, #1
 8002838:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1f9      	bne.n	8002834 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002840:	e08f      	b.n	8002962 <HAL_ADC_ConfigChannel+0x5ae>
 8002842:	bf00      	nop
 8002844:	47ff0000 	.word	0x47ff0000
 8002848:	40022000 	.word	0x40022000
 800284c:	04300002 	.word	0x04300002
 8002850:	08600004 	.word	0x08600004
 8002854:	0c900008 	.word	0x0c900008
 8002858:	10c00010 	.word	0x10c00010
 800285c:	14f00020 	.word	0x14f00020
 8002860:	2a000400 	.word	0x2a000400
 8002864:	2e300800 	.word	0x2e300800
 8002868:	32601000 	.word	0x32601000
 800286c:	43210000 	.word	0x43210000
 8002870:	4b840000 	.word	0x4b840000
 8002874:	4fb80000 	.word	0x4fb80000
 8002878:	47520000 	.word	0x47520000
 800287c:	36902000 	.word	0x36902000
 8002880:	25b00200 	.word	0x25b00200
 8002884:	21800100 	.word	0x21800100
 8002888:	1d500080 	.word	0x1d500080
 800288c:	19200040 	.word	0x19200040
 8002890:	40022100 	.word	0x40022100
 8002894:	40022300 	.word	0x40022300
 8002898:	58026300 	.word	0x58026300
 800289c:	58026000 	.word	0x58026000
 80028a0:	cb840000 	.word	0xcb840000
 80028a4:	24000000 	.word	0x24000000
 80028a8:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a31      	ldr	r2, [pc, #196]	@ (8002978 <HAL_ADC_ConfigChannel+0x5c4>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d11e      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x540>
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d119      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a2d      	ldr	r2, [pc, #180]	@ (800297c <HAL_ADC_ConfigChannel+0x5c8>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d14b      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a2c      	ldr	r2, [pc, #176]	@ (8002980 <HAL_ADC_ConfigChannel+0x5cc>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d004      	beq.n	80028de <HAL_ADC_ConfigChannel+0x52a>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a2a      	ldr	r2, [pc, #168]	@ (8002984 <HAL_ADC_ConfigChannel+0x5d0>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d101      	bne.n	80028e2 <HAL_ADC_ConfigChannel+0x52e>
 80028de:	4a2a      	ldr	r2, [pc, #168]	@ (8002988 <HAL_ADC_ConfigChannel+0x5d4>)
 80028e0:	e000      	b.n	80028e4 <HAL_ADC_ConfigChannel+0x530>
 80028e2:	4a2a      	ldr	r2, [pc, #168]	@ (800298c <HAL_ADC_ConfigChannel+0x5d8>)
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028ea:	4619      	mov	r1, r3
 80028ec:	4610      	mov	r0, r2
 80028ee:	f7ff fa14 	bl	8001d1a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028f2:	e036      	b.n	8002962 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a25      	ldr	r2, [pc, #148]	@ (8002990 <HAL_ADC_ConfigChannel+0x5dc>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d131      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x5ae>
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d12c      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a1b      	ldr	r2, [pc, #108]	@ (800297c <HAL_ADC_ConfigChannel+0x5c8>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d127      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a1a      	ldr	r2, [pc, #104]	@ (8002980 <HAL_ADC_ConfigChannel+0x5cc>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d004      	beq.n	8002926 <HAL_ADC_ConfigChannel+0x572>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a18      	ldr	r2, [pc, #96]	@ (8002984 <HAL_ADC_ConfigChannel+0x5d0>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d101      	bne.n	800292a <HAL_ADC_ConfigChannel+0x576>
 8002926:	4a18      	ldr	r2, [pc, #96]	@ (8002988 <HAL_ADC_ConfigChannel+0x5d4>)
 8002928:	e000      	b.n	800292c <HAL_ADC_ConfigChannel+0x578>
 800292a:	4a18      	ldr	r2, [pc, #96]	@ (800298c <HAL_ADC_ConfigChannel+0x5d8>)
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002932:	4619      	mov	r1, r3
 8002934:	4610      	mov	r0, r2
 8002936:	f7ff f9f0 	bl	8001d1a <LL_ADC_SetCommonPathInternalCh>
 800293a:	e012      	b.n	8002962 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002940:	f043 0220 	orr.w	r2, r3, #32
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800294e:	e008      	b.n	8002962 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002954:	f043 0220 	orr.w	r2, r3, #32
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800296a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800296e:	4618      	mov	r0, r3
 8002970:	3734      	adds	r7, #52	@ 0x34
 8002972:	46bd      	mov	sp, r7
 8002974:	bd90      	pop	{r4, r7, pc}
 8002976:	bf00      	nop
 8002978:	c7520000 	.word	0xc7520000
 800297c:	58026000 	.word	0x58026000
 8002980:	40022000 	.word	0x40022000
 8002984:	40022100 	.word	0x40022100
 8002988:	40022300 	.word	0x40022300
 800298c:	58026300 	.word	0x58026300
 8002990:	cfb80000 	.word	0xcfb80000

08002994 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a7a      	ldr	r2, [pc, #488]	@ (8002b8c <ADC_ConfigureBoostMode+0x1f8>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d004      	beq.n	80029b0 <ADC_ConfigureBoostMode+0x1c>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a79      	ldr	r2, [pc, #484]	@ (8002b90 <ADC_ConfigureBoostMode+0x1fc>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d109      	bne.n	80029c4 <ADC_ConfigureBoostMode+0x30>
 80029b0:	4b78      	ldr	r3, [pc, #480]	@ (8002b94 <ADC_ConfigureBoostMode+0x200>)
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	bf14      	ite	ne
 80029bc:	2301      	movne	r3, #1
 80029be:	2300      	moveq	r3, #0
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	e008      	b.n	80029d6 <ADC_ConfigureBoostMode+0x42>
 80029c4:	4b74      	ldr	r3, [pc, #464]	@ (8002b98 <ADC_ConfigureBoostMode+0x204>)
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	bf14      	ite	ne
 80029d0:	2301      	movne	r3, #1
 80029d2:	2300      	moveq	r3, #0
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d01c      	beq.n	8002a14 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80029da:	f001 fd05 	bl	80043e8 <HAL_RCC_GetHCLKFreq>
 80029de:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80029e8:	d010      	beq.n	8002a0c <ADC_ConfigureBoostMode+0x78>
 80029ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80029ee:	d873      	bhi.n	8002ad8 <ADC_ConfigureBoostMode+0x144>
 80029f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029f4:	d002      	beq.n	80029fc <ADC_ConfigureBoostMode+0x68>
 80029f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029fa:	d16d      	bne.n	8002ad8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	0c1b      	lsrs	r3, r3, #16
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a08:	60fb      	str	r3, [r7, #12]
        break;
 8002a0a:	e068      	b.n	8002ade <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	089b      	lsrs	r3, r3, #2
 8002a10:	60fb      	str	r3, [r7, #12]
        break;
 8002a12:	e064      	b.n	8002ade <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002a14:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002a18:	f04f 0100 	mov.w	r1, #0
 8002a1c:	f002 ff4a 	bl	80058b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002a20:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002a2a:	d051      	beq.n	8002ad0 <ADC_ConfigureBoostMode+0x13c>
 8002a2c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002a30:	d854      	bhi.n	8002adc <ADC_ConfigureBoostMode+0x148>
 8002a32:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002a36:	d047      	beq.n	8002ac8 <ADC_ConfigureBoostMode+0x134>
 8002a38:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002a3c:	d84e      	bhi.n	8002adc <ADC_ConfigureBoostMode+0x148>
 8002a3e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002a42:	d03d      	beq.n	8002ac0 <ADC_ConfigureBoostMode+0x12c>
 8002a44:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002a48:	d848      	bhi.n	8002adc <ADC_ConfigureBoostMode+0x148>
 8002a4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a4e:	d033      	beq.n	8002ab8 <ADC_ConfigureBoostMode+0x124>
 8002a50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a54:	d842      	bhi.n	8002adc <ADC_ConfigureBoostMode+0x148>
 8002a56:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002a5a:	d029      	beq.n	8002ab0 <ADC_ConfigureBoostMode+0x11c>
 8002a5c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002a60:	d83c      	bhi.n	8002adc <ADC_ConfigureBoostMode+0x148>
 8002a62:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002a66:	d01a      	beq.n	8002a9e <ADC_ConfigureBoostMode+0x10a>
 8002a68:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002a6c:	d836      	bhi.n	8002adc <ADC_ConfigureBoostMode+0x148>
 8002a6e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002a72:	d014      	beq.n	8002a9e <ADC_ConfigureBoostMode+0x10a>
 8002a74:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002a78:	d830      	bhi.n	8002adc <ADC_ConfigureBoostMode+0x148>
 8002a7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a7e:	d00e      	beq.n	8002a9e <ADC_ConfigureBoostMode+0x10a>
 8002a80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a84:	d82a      	bhi.n	8002adc <ADC_ConfigureBoostMode+0x148>
 8002a86:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a8a:	d008      	beq.n	8002a9e <ADC_ConfigureBoostMode+0x10a>
 8002a8c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a90:	d824      	bhi.n	8002adc <ADC_ConfigureBoostMode+0x148>
 8002a92:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a96:	d002      	beq.n	8002a9e <ADC_ConfigureBoostMode+0x10a>
 8002a98:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002a9c:	d11e      	bne.n	8002adc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	0c9b      	lsrs	r3, r3, #18
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	68fa      	ldr	r2, [r7, #12]
 8002aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aac:	60fb      	str	r3, [r7, #12]
        break;
 8002aae:	e016      	b.n	8002ade <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	091b      	lsrs	r3, r3, #4
 8002ab4:	60fb      	str	r3, [r7, #12]
        break;
 8002ab6:	e012      	b.n	8002ade <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	095b      	lsrs	r3, r3, #5
 8002abc:	60fb      	str	r3, [r7, #12]
        break;
 8002abe:	e00e      	b.n	8002ade <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	099b      	lsrs	r3, r3, #6
 8002ac4:	60fb      	str	r3, [r7, #12]
        break;
 8002ac6:	e00a      	b.n	8002ade <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	09db      	lsrs	r3, r3, #7
 8002acc:	60fb      	str	r3, [r7, #12]
        break;
 8002ace:	e006      	b.n	8002ade <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	0a1b      	lsrs	r3, r3, #8
 8002ad4:	60fb      	str	r3, [r7, #12]
        break;
 8002ad6:	e002      	b.n	8002ade <ADC_ConfigureBoostMode+0x14a>
        break;
 8002ad8:	bf00      	nop
 8002ada:	e000      	b.n	8002ade <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002adc:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002ade:	f7ff f8b1 	bl	8001c44 <HAL_GetREVID>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d815      	bhi.n	8002b18 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4a2b      	ldr	r2, [pc, #172]	@ (8002b9c <ADC_ConfigureBoostMode+0x208>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d908      	bls.n	8002b06 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689a      	ldr	r2, [r3, #8]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b02:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002b04:	e03e      	b.n	8002b84 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689a      	ldr	r2, [r3, #8]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b14:	609a      	str	r2, [r3, #8]
}
 8002b16:	e035      	b.n	8002b84 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	085b      	lsrs	r3, r3, #1
 8002b1c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	4a1f      	ldr	r2, [pc, #124]	@ (8002ba0 <ADC_ConfigureBoostMode+0x20c>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d808      	bhi.n	8002b38 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	689a      	ldr	r2, [r3, #8]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002b34:	609a      	str	r2, [r3, #8]
}
 8002b36:	e025      	b.n	8002b84 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ba4 <ADC_ConfigureBoostMode+0x210>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d80a      	bhi.n	8002b56 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b52:	609a      	str	r2, [r3, #8]
}
 8002b54:	e016      	b.n	8002b84 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	4a13      	ldr	r2, [pc, #76]	@ (8002ba8 <ADC_ConfigureBoostMode+0x214>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d80a      	bhi.n	8002b74 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b70:	609a      	str	r2, [r3, #8]
}
 8002b72:	e007      	b.n	8002b84 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002b82:	609a      	str	r2, [r3, #8]
}
 8002b84:	bf00      	nop
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	40022000 	.word	0x40022000
 8002b90:	40022100 	.word	0x40022100
 8002b94:	40022300 	.word	0x40022300
 8002b98:	58026300 	.word	0x58026300
 8002b9c:	01312d00 	.word	0x01312d00
 8002ba0:	005f5e10 	.word	0x005f5e10
 8002ba4:	00bebc20 	.word	0x00bebc20
 8002ba8:	017d7840 	.word	0x017d7840

08002bac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f003 0307 	and.w	r3, r3, #7
 8002bba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002bec <__NVIC_SetPriorityGrouping+0x40>)
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bc8:	4013      	ands	r3, r2
 8002bca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002bd4:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bda:	4a04      	ldr	r2, [pc, #16]	@ (8002bec <__NVIC_SetPriorityGrouping+0x40>)
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	60d3      	str	r3, [r2, #12]
}
 8002be0:	bf00      	nop
 8002be2:	3714      	adds	r7, #20
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr
 8002bec:	e000ed00 	.word	0xe000ed00
 8002bf0:	05fa0000 	.word	0x05fa0000

08002bf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bf8:	4b04      	ldr	r3, [pc, #16]	@ (8002c0c <__NVIC_GetPriorityGrouping+0x18>)
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	0a1b      	lsrs	r3, r3, #8
 8002bfe:	f003 0307 	and.w	r3, r3, #7
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr
 8002c0c:	e000ed00 	.word	0xe000ed00

08002c10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	6039      	str	r1, [r7, #0]
 8002c1a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	db0a      	blt.n	8002c3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	b2da      	uxtb	r2, r3
 8002c28:	490c      	ldr	r1, [pc, #48]	@ (8002c5c <__NVIC_SetPriority+0x4c>)
 8002c2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c2e:	0112      	lsls	r2, r2, #4
 8002c30:	b2d2      	uxtb	r2, r2
 8002c32:	440b      	add	r3, r1
 8002c34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c38:	e00a      	b.n	8002c50 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	4908      	ldr	r1, [pc, #32]	@ (8002c60 <__NVIC_SetPriority+0x50>)
 8002c40:	88fb      	ldrh	r3, [r7, #6]
 8002c42:	f003 030f 	and.w	r3, r3, #15
 8002c46:	3b04      	subs	r3, #4
 8002c48:	0112      	lsls	r2, r2, #4
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	440b      	add	r3, r1
 8002c4e:	761a      	strb	r2, [r3, #24]
}
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	e000e100 	.word	0xe000e100
 8002c60:	e000ed00 	.word	0xe000ed00

08002c64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b089      	sub	sp, #36	@ 0x24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f003 0307 	and.w	r3, r3, #7
 8002c76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	f1c3 0307 	rsb	r3, r3, #7
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	bf28      	it	cs
 8002c82:	2304      	movcs	r3, #4
 8002c84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	3304      	adds	r3, #4
 8002c8a:	2b06      	cmp	r3, #6
 8002c8c:	d902      	bls.n	8002c94 <NVIC_EncodePriority+0x30>
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	3b03      	subs	r3, #3
 8002c92:	e000      	b.n	8002c96 <NVIC_EncodePriority+0x32>
 8002c94:	2300      	movs	r3, #0
 8002c96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c98:	f04f 32ff 	mov.w	r2, #4294967295
 8002c9c:	69bb      	ldr	r3, [r7, #24]
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	43da      	mvns	r2, r3
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	401a      	ands	r2, r3
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cac:	f04f 31ff 	mov.w	r1, #4294967295
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb6:	43d9      	mvns	r1, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cbc:	4313      	orrs	r3, r2
         );
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3724      	adds	r7, #36	@ 0x24
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
	...

08002ccc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cdc:	d301      	bcc.n	8002ce2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e00f      	b.n	8002d02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8002d0c <SysTick_Config+0x40>)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cea:	210f      	movs	r1, #15
 8002cec:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf0:	f7ff ff8e 	bl	8002c10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cf4:	4b05      	ldr	r3, [pc, #20]	@ (8002d0c <SysTick_Config+0x40>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cfa:	4b04      	ldr	r3, [pc, #16]	@ (8002d0c <SysTick_Config+0x40>)
 8002cfc:	2207      	movs	r2, #7
 8002cfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	e000e010 	.word	0xe000e010

08002d10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f7ff ff47 	bl	8002bac <__NVIC_SetPriorityGrouping>
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b086      	sub	sp, #24
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	60b9      	str	r1, [r7, #8]
 8002d30:	607a      	str	r2, [r7, #4]
 8002d32:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d34:	f7ff ff5e 	bl	8002bf4 <__NVIC_GetPriorityGrouping>
 8002d38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	68b9      	ldr	r1, [r7, #8]
 8002d3e:	6978      	ldr	r0, [r7, #20]
 8002d40:	f7ff ff90 	bl	8002c64 <NVIC_EncodePriority>
 8002d44:	4602      	mov	r2, r0
 8002d46:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff ff5f 	bl	8002c10 <__NVIC_SetPriority>
}
 8002d52:	bf00      	nop
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f7ff ffb2 	bl	8002ccc <SysTick_Config>
 8002d68:	4603      	mov	r3, r0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
	...

08002d74 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002d78:	f3bf 8f5f 	dmb	sy
}
 8002d7c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002d7e:	4b07      	ldr	r3, [pc, #28]	@ (8002d9c <HAL_MPU_Disable+0x28>)
 8002d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d82:	4a06      	ldr	r2, [pc, #24]	@ (8002d9c <HAL_MPU_Disable+0x28>)
 8002d84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d88:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002d8a:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <HAL_MPU_Disable+0x2c>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	605a      	str	r2, [r3, #4]
}
 8002d90:	bf00      	nop
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	e000ed00 	.word	0xe000ed00
 8002da0:	e000ed90 	.word	0xe000ed90

08002da4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002dac:	4a0b      	ldr	r2, [pc, #44]	@ (8002ddc <HAL_MPU_Enable+0x38>)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f043 0301 	orr.w	r3, r3, #1
 8002db4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002db6:	4b0a      	ldr	r3, [pc, #40]	@ (8002de0 <HAL_MPU_Enable+0x3c>)
 8002db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dba:	4a09      	ldr	r2, [pc, #36]	@ (8002de0 <HAL_MPU_Enable+0x3c>)
 8002dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dc0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002dc2:	f3bf 8f4f 	dsb	sy
}
 8002dc6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002dc8:	f3bf 8f6f 	isb	sy
}
 8002dcc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	e000ed90 	.word	0xe000ed90
 8002de0:	e000ed00 	.word	0xe000ed00

08002de4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	785a      	ldrb	r2, [r3, #1]
 8002df0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e60 <HAL_MPU_ConfigRegion+0x7c>)
 8002df2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002df4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e60 <HAL_MPU_ConfigRegion+0x7c>)
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	4a19      	ldr	r2, [pc, #100]	@ (8002e60 <HAL_MPU_ConfigRegion+0x7c>)
 8002dfa:	f023 0301 	bic.w	r3, r3, #1
 8002dfe:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002e00:	4a17      	ldr	r2, [pc, #92]	@ (8002e60 <HAL_MPU_ConfigRegion+0x7c>)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	7b1b      	ldrb	r3, [r3, #12]
 8002e0c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	7adb      	ldrb	r3, [r3, #11]
 8002e12:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	7a9b      	ldrb	r3, [r3, #10]
 8002e1a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002e1c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	7b5b      	ldrb	r3, [r3, #13]
 8002e22:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002e24:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	7b9b      	ldrb	r3, [r3, #14]
 8002e2a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002e2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	7bdb      	ldrb	r3, [r3, #15]
 8002e32:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002e34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	7a5b      	ldrb	r3, [r3, #9]
 8002e3a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002e3c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	7a1b      	ldrb	r3, [r3, #8]
 8002e42:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002e44:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	7812      	ldrb	r2, [r2, #0]
 8002e4a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e4c:	4a04      	ldr	r2, [pc, #16]	@ (8002e60 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002e4e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e50:	6113      	str	r3, [r2, #16]
}
 8002e52:	bf00      	nop
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	e000ed90 	.word	0xe000ed90

08002e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b089      	sub	sp, #36	@ 0x24
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002e72:	4b89      	ldr	r3, [pc, #548]	@ (8003098 <HAL_GPIO_Init+0x234>)
 8002e74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002e76:	e194      	b.n	80031a2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	2101      	movs	r1, #1
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	fa01 f303 	lsl.w	r3, r1, r3
 8002e84:	4013      	ands	r3, r2
 8002e86:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 8186 	beq.w	800319c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f003 0303 	and.w	r3, r3, #3
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d005      	beq.n	8002ea8 <HAL_GPIO_Init+0x44>
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 0303 	and.w	r3, r3, #3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d130      	bne.n	8002f0a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	2203      	movs	r2, #3
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ede:	2201      	movs	r2, #1
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4013      	ands	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	091b      	lsrs	r3, r3, #4
 8002ef4:	f003 0201 	and.w	r2, r3, #1
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	2b03      	cmp	r3, #3
 8002f14:	d017      	beq.n	8002f46 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	2203      	movs	r2, #3
 8002f22:	fa02 f303 	lsl.w	r3, r2, r3
 8002f26:	43db      	mvns	r3, r3
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	689a      	ldr	r2, [r3, #8]
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f003 0303 	and.w	r3, r3, #3
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d123      	bne.n	8002f9a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	08da      	lsrs	r2, r3, #3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	3208      	adds	r2, #8
 8002f5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	220f      	movs	r2, #15
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4013      	ands	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	691a      	ldr	r2, [r3, #16]
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	f003 0307 	and.w	r3, r3, #7
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	08da      	lsrs	r2, r3, #3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	3208      	adds	r2, #8
 8002f94:	69b9      	ldr	r1, [r7, #24]
 8002f96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	2203      	movs	r2, #3
 8002fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002faa:	43db      	mvns	r3, r3
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	4013      	ands	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f003 0203 	and.w	r2, r3, #3
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f000 80e0 	beq.w	800319c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fdc:	4b2f      	ldr	r3, [pc, #188]	@ (800309c <HAL_GPIO_Init+0x238>)
 8002fde:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002fe2:	4a2e      	ldr	r2, [pc, #184]	@ (800309c <HAL_GPIO_Init+0x238>)
 8002fe4:	f043 0302 	orr.w	r3, r3, #2
 8002fe8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002fec:	4b2b      	ldr	r3, [pc, #172]	@ (800309c <HAL_GPIO_Init+0x238>)
 8002fee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ffa:	4a29      	ldr	r2, [pc, #164]	@ (80030a0 <HAL_GPIO_Init+0x23c>)
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	089b      	lsrs	r3, r3, #2
 8003000:	3302      	adds	r3, #2
 8003002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003006:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	f003 0303 	and.w	r3, r3, #3
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	220f      	movs	r2, #15
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	43db      	mvns	r3, r3
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	4013      	ands	r3, r2
 800301c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a20      	ldr	r2, [pc, #128]	@ (80030a4 <HAL_GPIO_Init+0x240>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d052      	beq.n	80030cc <HAL_GPIO_Init+0x268>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a1f      	ldr	r2, [pc, #124]	@ (80030a8 <HAL_GPIO_Init+0x244>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d031      	beq.n	8003092 <HAL_GPIO_Init+0x22e>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a1e      	ldr	r2, [pc, #120]	@ (80030ac <HAL_GPIO_Init+0x248>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d02b      	beq.n	800308e <HAL_GPIO_Init+0x22a>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a1d      	ldr	r2, [pc, #116]	@ (80030b0 <HAL_GPIO_Init+0x24c>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d025      	beq.n	800308a <HAL_GPIO_Init+0x226>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a1c      	ldr	r2, [pc, #112]	@ (80030b4 <HAL_GPIO_Init+0x250>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d01f      	beq.n	8003086 <HAL_GPIO_Init+0x222>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a1b      	ldr	r2, [pc, #108]	@ (80030b8 <HAL_GPIO_Init+0x254>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d019      	beq.n	8003082 <HAL_GPIO_Init+0x21e>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a1a      	ldr	r2, [pc, #104]	@ (80030bc <HAL_GPIO_Init+0x258>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d013      	beq.n	800307e <HAL_GPIO_Init+0x21a>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a19      	ldr	r2, [pc, #100]	@ (80030c0 <HAL_GPIO_Init+0x25c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d00d      	beq.n	800307a <HAL_GPIO_Init+0x216>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a18      	ldr	r2, [pc, #96]	@ (80030c4 <HAL_GPIO_Init+0x260>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d007      	beq.n	8003076 <HAL_GPIO_Init+0x212>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a17      	ldr	r2, [pc, #92]	@ (80030c8 <HAL_GPIO_Init+0x264>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d101      	bne.n	8003072 <HAL_GPIO_Init+0x20e>
 800306e:	2309      	movs	r3, #9
 8003070:	e02d      	b.n	80030ce <HAL_GPIO_Init+0x26a>
 8003072:	230a      	movs	r3, #10
 8003074:	e02b      	b.n	80030ce <HAL_GPIO_Init+0x26a>
 8003076:	2308      	movs	r3, #8
 8003078:	e029      	b.n	80030ce <HAL_GPIO_Init+0x26a>
 800307a:	2307      	movs	r3, #7
 800307c:	e027      	b.n	80030ce <HAL_GPIO_Init+0x26a>
 800307e:	2306      	movs	r3, #6
 8003080:	e025      	b.n	80030ce <HAL_GPIO_Init+0x26a>
 8003082:	2305      	movs	r3, #5
 8003084:	e023      	b.n	80030ce <HAL_GPIO_Init+0x26a>
 8003086:	2304      	movs	r3, #4
 8003088:	e021      	b.n	80030ce <HAL_GPIO_Init+0x26a>
 800308a:	2303      	movs	r3, #3
 800308c:	e01f      	b.n	80030ce <HAL_GPIO_Init+0x26a>
 800308e:	2302      	movs	r3, #2
 8003090:	e01d      	b.n	80030ce <HAL_GPIO_Init+0x26a>
 8003092:	2301      	movs	r3, #1
 8003094:	e01b      	b.n	80030ce <HAL_GPIO_Init+0x26a>
 8003096:	bf00      	nop
 8003098:	58000080 	.word	0x58000080
 800309c:	58024400 	.word	0x58024400
 80030a0:	58000400 	.word	0x58000400
 80030a4:	58020000 	.word	0x58020000
 80030a8:	58020400 	.word	0x58020400
 80030ac:	58020800 	.word	0x58020800
 80030b0:	58020c00 	.word	0x58020c00
 80030b4:	58021000 	.word	0x58021000
 80030b8:	58021400 	.word	0x58021400
 80030bc:	58021800 	.word	0x58021800
 80030c0:	58021c00 	.word	0x58021c00
 80030c4:	58022000 	.word	0x58022000
 80030c8:	58022400 	.word	0x58022400
 80030cc:	2300      	movs	r3, #0
 80030ce:	69fa      	ldr	r2, [r7, #28]
 80030d0:	f002 0203 	and.w	r2, r2, #3
 80030d4:	0092      	lsls	r2, r2, #2
 80030d6:	4093      	lsls	r3, r2
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4313      	orrs	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030de:	4938      	ldr	r1, [pc, #224]	@ (80031c0 <HAL_GPIO_Init+0x35c>)
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	089b      	lsrs	r3, r3, #2
 80030e4:	3302      	adds	r3, #2
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	43db      	mvns	r3, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4013      	ands	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d003      	beq.n	8003112 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4313      	orrs	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003112:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800311a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	43db      	mvns	r3, r3
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	4013      	ands	r3, r2
 800312a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003140:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	43db      	mvns	r3, r3
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	4013      	ands	r3, r2
 8003156:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d003      	beq.n	800316c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	4313      	orrs	r3, r2
 800316a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	43db      	mvns	r3, r3
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	4013      	ands	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	4313      	orrs	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	3301      	adds	r3, #1
 80031a0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	fa22 f303 	lsr.w	r3, r2, r3
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f47f ae63 	bne.w	8002e78 <HAL_GPIO_Init+0x14>
  }
}
 80031b2:	bf00      	nop
 80031b4:	bf00      	nop
 80031b6:	3724      	adds	r7, #36	@ 0x24
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr
 80031c0:	58000400 	.word	0x58000400

080031c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	460b      	mov	r3, r1
 80031ce:	807b      	strh	r3, [r7, #2]
 80031d0:	4613      	mov	r3, r2
 80031d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031d4:	787b      	ldrb	r3, [r7, #1]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031da:	887a      	ldrh	r2, [r7, #2]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80031e0:	e003      	b.n	80031ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80031e2:	887b      	ldrh	r3, [r7, #2]
 80031e4:	041a      	lsls	r2, r3, #16
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	619a      	str	r2, [r3, #24]
}
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
	...

080031f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e08b      	b.n	8003322 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d106      	bne.n	8003224 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7fd ffc2 	bl	80011a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2224      	movs	r2, #36	@ 0x24
 8003228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0201 	bic.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003248:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689a      	ldr	r2, [r3, #8]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003258:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d107      	bne.n	8003272 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800326e:	609a      	str	r2, [r3, #8]
 8003270:	e006      	b.n	8003280 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800327e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	2b02      	cmp	r3, #2
 8003286:	d108      	bne.n	800329a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003296:	605a      	str	r2, [r3, #4]
 8003298:	e007      	b.n	80032aa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	6859      	ldr	r1, [r3, #4]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	4b1d      	ldr	r3, [pc, #116]	@ (800332c <HAL_I2C_Init+0x134>)
 80032b6:	430b      	orrs	r3, r1
 80032b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68da      	ldr	r2, [r3, #12]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	691a      	ldr	r2, [r3, #16]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	430a      	orrs	r2, r1
 80032e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69d9      	ldr	r1, [r3, #28]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a1a      	ldr	r2, [r3, #32]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	430a      	orrs	r2, r1
 80032f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f042 0201 	orr.w	r2, r2, #1
 8003302:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2220      	movs	r2, #32
 800330e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	02008000 	.word	0x02008000

08003330 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b20      	cmp	r3, #32
 8003344:	d138      	bne.n	80033b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800334c:	2b01      	cmp	r3, #1
 800334e:	d101      	bne.n	8003354 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003350:	2302      	movs	r3, #2
 8003352:	e032      	b.n	80033ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2224      	movs	r2, #36	@ 0x24
 8003360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 0201 	bic.w	r2, r2, #1
 8003372:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003382:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6819      	ldr	r1, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f042 0201 	orr.w	r2, r2, #1
 80033a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2220      	movs	r2, #32
 80033a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033b4:	2300      	movs	r3, #0
 80033b6:	e000      	b.n	80033ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80033b8:	2302      	movs	r3, #2
  }
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr

080033c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b085      	sub	sp, #20
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
 80033ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b20      	cmp	r3, #32
 80033da:	d139      	bne.n	8003450 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d101      	bne.n	80033ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80033e6:	2302      	movs	r3, #2
 80033e8:	e033      	b.n	8003452 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2224      	movs	r2, #36	@ 0x24
 80033f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 0201 	bic.w	r2, r2, #1
 8003408:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003418:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	021b      	lsls	r3, r3, #8
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	4313      	orrs	r3, r2
 8003422:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68fa      	ldr	r2, [r7, #12]
 800342a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f042 0201 	orr.w	r2, r2, #1
 800343a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2220      	movs	r2, #32
 8003440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800344c:	2300      	movs	r3, #0
 800344e:	e000      	b.n	8003452 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003450:	2302      	movs	r3, #2
  }
}
 8003452:	4618      	mov	r0, r3
 8003454:	3714      	adds	r7, #20
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
	...

08003460 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003468:	4b19      	ldr	r3, [pc, #100]	@ (80034d0 <HAL_PWREx_ConfigSupply+0x70>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b04      	cmp	r3, #4
 8003472:	d00a      	beq.n	800348a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003474:	4b16      	ldr	r3, [pc, #88]	@ (80034d0 <HAL_PWREx_ConfigSupply+0x70>)
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	f003 0307 	and.w	r3, r3, #7
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	429a      	cmp	r2, r3
 8003480:	d001      	beq.n	8003486 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e01f      	b.n	80034c6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003486:	2300      	movs	r3, #0
 8003488:	e01d      	b.n	80034c6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800348a:	4b11      	ldr	r3, [pc, #68]	@ (80034d0 <HAL_PWREx_ConfigSupply+0x70>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f023 0207 	bic.w	r2, r3, #7
 8003492:	490f      	ldr	r1, [pc, #60]	@ (80034d0 <HAL_PWREx_ConfigSupply+0x70>)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4313      	orrs	r3, r2
 8003498:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800349a:	f7fe fbc7 	bl	8001c2c <HAL_GetTick>
 800349e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80034a0:	e009      	b.n	80034b6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80034a2:	f7fe fbc3 	bl	8001c2c <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80034b0:	d901      	bls.n	80034b6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e007      	b.n	80034c6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80034b6:	4b06      	ldr	r3, [pc, #24]	@ (80034d0 <HAL_PWREx_ConfigSupply+0x70>)
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034c2:	d1ee      	bne.n	80034a2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	58024800 	.word	0x58024800

080034d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08c      	sub	sp, #48	@ 0x30
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d102      	bne.n	80034e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	f000 bc48 	b.w	8003d78 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 8088 	beq.w	8003606 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034f6:	4b99      	ldr	r3, [pc, #612]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003500:	4b96      	ldr	r3, [pc, #600]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003504:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003508:	2b10      	cmp	r3, #16
 800350a:	d007      	beq.n	800351c <HAL_RCC_OscConfig+0x48>
 800350c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800350e:	2b18      	cmp	r3, #24
 8003510:	d111      	bne.n	8003536 <HAL_RCC_OscConfig+0x62>
 8003512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003514:	f003 0303 	and.w	r3, r3, #3
 8003518:	2b02      	cmp	r3, #2
 800351a:	d10c      	bne.n	8003536 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800351c:	4b8f      	ldr	r3, [pc, #572]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d06d      	beq.n	8003604 <HAL_RCC_OscConfig+0x130>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d169      	bne.n	8003604 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	f000 bc21 	b.w	8003d78 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800353e:	d106      	bne.n	800354e <HAL_RCC_OscConfig+0x7a>
 8003540:	4b86      	ldr	r3, [pc, #536]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a85      	ldr	r2, [pc, #532]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003546:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800354a:	6013      	str	r3, [r2, #0]
 800354c:	e02e      	b.n	80035ac <HAL_RCC_OscConfig+0xd8>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10c      	bne.n	8003570 <HAL_RCC_OscConfig+0x9c>
 8003556:	4b81      	ldr	r3, [pc, #516]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a80      	ldr	r2, [pc, #512]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 800355c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003560:	6013      	str	r3, [r2, #0]
 8003562:	4b7e      	ldr	r3, [pc, #504]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a7d      	ldr	r2, [pc, #500]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003568:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800356c:	6013      	str	r3, [r2, #0]
 800356e:	e01d      	b.n	80035ac <HAL_RCC_OscConfig+0xd8>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003578:	d10c      	bne.n	8003594 <HAL_RCC_OscConfig+0xc0>
 800357a:	4b78      	ldr	r3, [pc, #480]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a77      	ldr	r2, [pc, #476]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003580:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003584:	6013      	str	r3, [r2, #0]
 8003586:	4b75      	ldr	r3, [pc, #468]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a74      	ldr	r2, [pc, #464]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 800358c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003590:	6013      	str	r3, [r2, #0]
 8003592:	e00b      	b.n	80035ac <HAL_RCC_OscConfig+0xd8>
 8003594:	4b71      	ldr	r3, [pc, #452]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a70      	ldr	r2, [pc, #448]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 800359a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800359e:	6013      	str	r3, [r2, #0]
 80035a0:	4b6e      	ldr	r3, [pc, #440]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a6d      	ldr	r2, [pc, #436]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80035a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d013      	beq.n	80035dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b4:	f7fe fb3a 	bl	8001c2c <HAL_GetTick>
 80035b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035bc:	f7fe fb36 	bl	8001c2c <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b64      	cmp	r3, #100	@ 0x64
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e3d4      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035ce:	4b63      	ldr	r3, [pc, #396]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0f0      	beq.n	80035bc <HAL_RCC_OscConfig+0xe8>
 80035da:	e014      	b.n	8003606 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035dc:	f7fe fb26 	bl	8001c2c <HAL_GetTick>
 80035e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80035e2:	e008      	b.n	80035f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035e4:	f7fe fb22 	bl	8001c2c <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b64      	cmp	r3, #100	@ 0x64
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e3c0      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80035f6:	4b59      	ldr	r3, [pc, #356]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1f0      	bne.n	80035e4 <HAL_RCC_OscConfig+0x110>
 8003602:	e000      	b.n	8003606 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003604:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 80ca 	beq.w	80037a8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003614:	4b51      	ldr	r3, [pc, #324]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800361c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800361e:	4b4f      	ldr	r3, [pc, #316]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003622:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003624:	6a3b      	ldr	r3, [r7, #32]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d007      	beq.n	800363a <HAL_RCC_OscConfig+0x166>
 800362a:	6a3b      	ldr	r3, [r7, #32]
 800362c:	2b18      	cmp	r3, #24
 800362e:	d156      	bne.n	80036de <HAL_RCC_OscConfig+0x20a>
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	f003 0303 	and.w	r3, r3, #3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d151      	bne.n	80036de <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800363a:	4b48      	ldr	r3, [pc, #288]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0304 	and.w	r3, r3, #4
 8003642:	2b00      	cmp	r3, #0
 8003644:	d005      	beq.n	8003652 <HAL_RCC_OscConfig+0x17e>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e392      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003652:	4b42      	ldr	r3, [pc, #264]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f023 0219 	bic.w	r2, r3, #25
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	493f      	ldr	r1, [pc, #252]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003660:	4313      	orrs	r3, r2
 8003662:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003664:	f7fe fae2 	bl	8001c2c <HAL_GetTick>
 8003668:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800366a:	e008      	b.n	800367e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800366c:	f7fe fade 	bl	8001c2c <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	2b02      	cmp	r3, #2
 8003678:	d901      	bls.n	800367e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e37c      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800367e:	4b37      	ldr	r3, [pc, #220]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0304 	and.w	r3, r3, #4
 8003686:	2b00      	cmp	r3, #0
 8003688:	d0f0      	beq.n	800366c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800368a:	f7fe fadb 	bl	8001c44 <HAL_GetREVID>
 800368e:	4603      	mov	r3, r0
 8003690:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003694:	4293      	cmp	r3, r2
 8003696:	d817      	bhi.n	80036c8 <HAL_RCC_OscConfig+0x1f4>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	691b      	ldr	r3, [r3, #16]
 800369c:	2b40      	cmp	r3, #64	@ 0x40
 800369e:	d108      	bne.n	80036b2 <HAL_RCC_OscConfig+0x1de>
 80036a0:	4b2e      	ldr	r3, [pc, #184]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80036a8:	4a2c      	ldr	r2, [pc, #176]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80036aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036ae:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036b0:	e07a      	b.n	80037a8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036b2:	4b2a      	ldr	r3, [pc, #168]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	031b      	lsls	r3, r3, #12
 80036c0:	4926      	ldr	r1, [pc, #152]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036c6:	e06f      	b.n	80037a8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c8:	4b24      	ldr	r3, [pc, #144]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	061b      	lsls	r3, r3, #24
 80036d6:	4921      	ldr	r1, [pc, #132]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036dc:	e064      	b.n	80037a8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d047      	beq.n	8003776 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80036e6:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f023 0219 	bic.w	r2, r3, #25
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	491a      	ldr	r1, [pc, #104]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 80036f4:	4313      	orrs	r3, r2
 80036f6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f8:	f7fe fa98 	bl	8001c2c <HAL_GetTick>
 80036fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003700:	f7fe fa94 	bl	8001c2c <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b02      	cmp	r3, #2
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e332      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003712:	4b12      	ldr	r3, [pc, #72]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0304 	and.w	r3, r3, #4
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0f0      	beq.n	8003700 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800371e:	f7fe fa91 	bl	8001c44 <HAL_GetREVID>
 8003722:	4603      	mov	r3, r0
 8003724:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003728:	4293      	cmp	r3, r2
 800372a:	d819      	bhi.n	8003760 <HAL_RCC_OscConfig+0x28c>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	2b40      	cmp	r3, #64	@ 0x40
 8003732:	d108      	bne.n	8003746 <HAL_RCC_OscConfig+0x272>
 8003734:	4b09      	ldr	r3, [pc, #36]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800373c:	4a07      	ldr	r2, [pc, #28]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 800373e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003742:	6053      	str	r3, [r2, #4]
 8003744:	e030      	b.n	80037a8 <HAL_RCC_OscConfig+0x2d4>
 8003746:	4b05      	ldr	r3, [pc, #20]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	031b      	lsls	r3, r3, #12
 8003754:	4901      	ldr	r1, [pc, #4]	@ (800375c <HAL_RCC_OscConfig+0x288>)
 8003756:	4313      	orrs	r3, r2
 8003758:	604b      	str	r3, [r1, #4]
 800375a:	e025      	b.n	80037a8 <HAL_RCC_OscConfig+0x2d4>
 800375c:	58024400 	.word	0x58024400
 8003760:	4b9a      	ldr	r3, [pc, #616]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	061b      	lsls	r3, r3, #24
 800376e:	4997      	ldr	r1, [pc, #604]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003770:	4313      	orrs	r3, r2
 8003772:	604b      	str	r3, [r1, #4]
 8003774:	e018      	b.n	80037a8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003776:	4b95      	ldr	r3, [pc, #596]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a94      	ldr	r2, [pc, #592]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 800377c:	f023 0301 	bic.w	r3, r3, #1
 8003780:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003782:	f7fe fa53 	bl	8001c2c <HAL_GetTick>
 8003786:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003788:	e008      	b.n	800379c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800378a:	f7fe fa4f 	bl	8001c2c <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b02      	cmp	r3, #2
 8003796:	d901      	bls.n	800379c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e2ed      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800379c:	4b8b      	ldr	r3, [pc, #556]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0304 	and.w	r3, r3, #4
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1f0      	bne.n	800378a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0310 	and.w	r3, r3, #16
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f000 80a9 	beq.w	8003908 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037b6:	4b85      	ldr	r3, [pc, #532]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037be:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80037c0:	4b82      	ldr	r3, [pc, #520]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80037c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	2b08      	cmp	r3, #8
 80037ca:	d007      	beq.n	80037dc <HAL_RCC_OscConfig+0x308>
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	2b18      	cmp	r3, #24
 80037d0:	d13a      	bne.n	8003848 <HAL_RCC_OscConfig+0x374>
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	f003 0303 	and.w	r3, r3, #3
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d135      	bne.n	8003848 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037dc:	4b7b      	ldr	r3, [pc, #492]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d005      	beq.n	80037f4 <HAL_RCC_OscConfig+0x320>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	69db      	ldr	r3, [r3, #28]
 80037ec:	2b80      	cmp	r3, #128	@ 0x80
 80037ee:	d001      	beq.n	80037f4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e2c1      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80037f4:	f7fe fa26 	bl	8001c44 <HAL_GetREVID>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f241 0203 	movw	r2, #4099	@ 0x1003
 80037fe:	4293      	cmp	r3, r2
 8003800:	d817      	bhi.n	8003832 <HAL_RCC_OscConfig+0x35e>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a1b      	ldr	r3, [r3, #32]
 8003806:	2b20      	cmp	r3, #32
 8003808:	d108      	bne.n	800381c <HAL_RCC_OscConfig+0x348>
 800380a:	4b70      	ldr	r3, [pc, #448]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003812:	4a6e      	ldr	r2, [pc, #440]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003814:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003818:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800381a:	e075      	b.n	8003908 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800381c:	4b6b      	ldr	r3, [pc, #428]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	069b      	lsls	r3, r3, #26
 800382a:	4968      	ldr	r1, [pc, #416]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 800382c:	4313      	orrs	r3, r2
 800382e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003830:	e06a      	b.n	8003908 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003832:	4b66      	ldr	r3, [pc, #408]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a1b      	ldr	r3, [r3, #32]
 800383e:	061b      	lsls	r3, r3, #24
 8003840:	4962      	ldr	r1, [pc, #392]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003842:	4313      	orrs	r3, r2
 8003844:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003846:	e05f      	b.n	8003908 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	69db      	ldr	r3, [r3, #28]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d042      	beq.n	80038d6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003850:	4b5e      	ldr	r3, [pc, #376]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a5d      	ldr	r2, [pc, #372]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003856:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800385a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800385c:	f7fe f9e6 	bl	8001c2c <HAL_GetTick>
 8003860:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003862:	e008      	b.n	8003876 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003864:	f7fe f9e2 	bl	8001c2c <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e280      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003876:	4b55      	ldr	r3, [pc, #340]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800387e:	2b00      	cmp	r3, #0
 8003880:	d0f0      	beq.n	8003864 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003882:	f7fe f9df 	bl	8001c44 <HAL_GetREVID>
 8003886:	4603      	mov	r3, r0
 8003888:	f241 0203 	movw	r2, #4099	@ 0x1003
 800388c:	4293      	cmp	r3, r2
 800388e:	d817      	bhi.n	80038c0 <HAL_RCC_OscConfig+0x3ec>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	2b20      	cmp	r3, #32
 8003896:	d108      	bne.n	80038aa <HAL_RCC_OscConfig+0x3d6>
 8003898:	4b4c      	ldr	r3, [pc, #304]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80038a0:	4a4a      	ldr	r2, [pc, #296]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80038a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80038a6:	6053      	str	r3, [r2, #4]
 80038a8:	e02e      	b.n	8003908 <HAL_RCC_OscConfig+0x434>
 80038aa:	4b48      	ldr	r3, [pc, #288]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	069b      	lsls	r3, r3, #26
 80038b8:	4944      	ldr	r1, [pc, #272]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	604b      	str	r3, [r1, #4]
 80038be:	e023      	b.n	8003908 <HAL_RCC_OscConfig+0x434>
 80038c0:	4b42      	ldr	r3, [pc, #264]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a1b      	ldr	r3, [r3, #32]
 80038cc:	061b      	lsls	r3, r3, #24
 80038ce:	493f      	ldr	r1, [pc, #252]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60cb      	str	r3, [r1, #12]
 80038d4:	e018      	b.n	8003908 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80038d6:	4b3d      	ldr	r3, [pc, #244]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a3c      	ldr	r2, [pc, #240]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80038dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e2:	f7fe f9a3 	bl	8001c2c <HAL_GetTick>
 80038e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80038e8:	e008      	b.n	80038fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80038ea:	f7fe f99f 	bl	8001c2c <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e23d      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80038fc:	4b33      	ldr	r3, [pc, #204]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1f0      	bne.n	80038ea <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d036      	beq.n	8003982 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d019      	beq.n	8003950 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800391c:	4b2b      	ldr	r3, [pc, #172]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 800391e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003920:	4a2a      	ldr	r2, [pc, #168]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003922:	f043 0301 	orr.w	r3, r3, #1
 8003926:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003928:	f7fe f980 	bl	8001c2c <HAL_GetTick>
 800392c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003930:	f7fe f97c 	bl	8001c2c <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e21a      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003942:	4b22      	ldr	r3, [pc, #136]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d0f0      	beq.n	8003930 <HAL_RCC_OscConfig+0x45c>
 800394e:	e018      	b.n	8003982 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003950:	4b1e      	ldr	r3, [pc, #120]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003952:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003954:	4a1d      	ldr	r2, [pc, #116]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003956:	f023 0301 	bic.w	r3, r3, #1
 800395a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395c:	f7fe f966 	bl	8001c2c <HAL_GetTick>
 8003960:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003964:	f7fe f962 	bl	8001c2c <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e200      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003976:	4b15      	ldr	r3, [pc, #84]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003978:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d1f0      	bne.n	8003964 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0320 	and.w	r3, r3, #32
 800398a:	2b00      	cmp	r3, #0
 800398c:	d039      	beq.n	8003a02 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d01c      	beq.n	80039d0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003996:	4b0d      	ldr	r3, [pc, #52]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a0c      	ldr	r2, [pc, #48]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 800399c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80039a0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80039a2:	f7fe f943 	bl	8001c2c <HAL_GetTick>
 80039a6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039aa:	f7fe f93f 	bl	8001c2c <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e1dd      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80039bc:	4b03      	ldr	r3, [pc, #12]	@ (80039cc <HAL_RCC_OscConfig+0x4f8>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0f0      	beq.n	80039aa <HAL_RCC_OscConfig+0x4d6>
 80039c8:	e01b      	b.n	8003a02 <HAL_RCC_OscConfig+0x52e>
 80039ca:	bf00      	nop
 80039cc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80039d0:	4b9b      	ldr	r3, [pc, #620]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a9a      	ldr	r2, [pc, #616]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 80039d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80039da:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80039dc:	f7fe f926 	bl	8001c2c <HAL_GetTick>
 80039e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80039e2:	e008      	b.n	80039f6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039e4:	f7fe f922 	bl	8001c2c <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d901      	bls.n	80039f6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e1c0      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80039f6:	4b92      	ldr	r3, [pc, #584]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1f0      	bne.n	80039e4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0304 	and.w	r3, r3, #4
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	f000 8081 	beq.w	8003b12 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a10:	4b8c      	ldr	r3, [pc, #560]	@ (8003c44 <HAL_RCC_OscConfig+0x770>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a8b      	ldr	r2, [pc, #556]	@ (8003c44 <HAL_RCC_OscConfig+0x770>)
 8003a16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a1c:	f7fe f906 	bl	8001c2c <HAL_GetTick>
 8003a20:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a24:	f7fe f902 	bl	8001c2c <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b64      	cmp	r3, #100	@ 0x64
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e1a0      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a36:	4b83      	ldr	r3, [pc, #524]	@ (8003c44 <HAL_RCC_OscConfig+0x770>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d0f0      	beq.n	8003a24 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d106      	bne.n	8003a58 <HAL_RCC_OscConfig+0x584>
 8003a4a:	4b7d      	ldr	r3, [pc, #500]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4e:	4a7c      	ldr	r2, [pc, #496]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a50:	f043 0301 	orr.w	r3, r3, #1
 8003a54:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a56:	e02d      	b.n	8003ab4 <HAL_RCC_OscConfig+0x5e0>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d10c      	bne.n	8003a7a <HAL_RCC_OscConfig+0x5a6>
 8003a60:	4b77      	ldr	r3, [pc, #476]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a64:	4a76      	ldr	r2, [pc, #472]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a66:	f023 0301 	bic.w	r3, r3, #1
 8003a6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a6c:	4b74      	ldr	r3, [pc, #464]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a70:	4a73      	ldr	r2, [pc, #460]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a72:	f023 0304 	bic.w	r3, r3, #4
 8003a76:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a78:	e01c      	b.n	8003ab4 <HAL_RCC_OscConfig+0x5e0>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	2b05      	cmp	r3, #5
 8003a80:	d10c      	bne.n	8003a9c <HAL_RCC_OscConfig+0x5c8>
 8003a82:	4b6f      	ldr	r3, [pc, #444]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a86:	4a6e      	ldr	r2, [pc, #440]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a88:	f043 0304 	orr.w	r3, r3, #4
 8003a8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a8e:	4b6c      	ldr	r3, [pc, #432]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a92:	4a6b      	ldr	r2, [pc, #428]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a94:	f043 0301 	orr.w	r3, r3, #1
 8003a98:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a9a:	e00b      	b.n	8003ab4 <HAL_RCC_OscConfig+0x5e0>
 8003a9c:	4b68      	ldr	r3, [pc, #416]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa0:	4a67      	ldr	r2, [pc, #412]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003aa2:	f023 0301 	bic.w	r3, r3, #1
 8003aa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aa8:	4b65      	ldr	r3, [pc, #404]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aac:	4a64      	ldr	r2, [pc, #400]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003aae:	f023 0304 	bic.w	r3, r3, #4
 8003ab2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d015      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003abc:	f7fe f8b6 	bl	8001c2c <HAL_GetTick>
 8003ac0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ac2:	e00a      	b.n	8003ada <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ac4:	f7fe f8b2 	bl	8001c2c <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e14e      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ada:	4b59      	ldr	r3, [pc, #356]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0ee      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x5f0>
 8003ae6:	e014      	b.n	8003b12 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ae8:	f7fe f8a0 	bl	8001c2c <HAL_GetTick>
 8003aec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003aee:	e00a      	b.n	8003b06 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003af0:	f7fe f89c 	bl	8001c2c <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e138      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003b06:	4b4e      	ldr	r3, [pc, #312]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1ee      	bne.n	8003af0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f000 812d 	beq.w	8003d76 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003b1c:	4b48      	ldr	r3, [pc, #288]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b24:	2b18      	cmp	r3, #24
 8003b26:	f000 80bd 	beq.w	8003ca4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	f040 809e 	bne.w	8003c70 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b34:	4b42      	ldr	r3, [pc, #264]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a41      	ldr	r2, [pc, #260]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003b3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b40:	f7fe f874 	bl	8001c2c <HAL_GetTick>
 8003b44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b48:	f7fe f870 	bl	8001c2c <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e10e      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b5a:	4b39      	ldr	r3, [pc, #228]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d1f0      	bne.n	8003b48 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b66:	4b36      	ldr	r3, [pc, #216]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003b68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b6a:	4b37      	ldr	r3, [pc, #220]	@ (8003c48 <HAL_RCC_OscConfig+0x774>)
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003b76:	0112      	lsls	r2, r2, #4
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	4931      	ldr	r1, [pc, #196]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	628b      	str	r3, [r1, #40]	@ 0x28
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b84:	3b01      	subs	r3, #1
 8003b86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	025b      	lsls	r3, r3, #9
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	041b      	lsls	r3, r3, #16
 8003b9e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003ba2:	431a      	orrs	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	061b      	lsls	r3, r3, #24
 8003bac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003bb0:	4923      	ldr	r1, [pc, #140]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003bb6:	4b22      	ldr	r3, [pc, #136]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bba:	4a21      	ldr	r2, [pc, #132]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003bbc:	f023 0301 	bic.w	r3, r3, #1
 8003bc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003bc2:	4b1f      	ldr	r3, [pc, #124]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003bc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bc6:	4b21      	ldr	r3, [pc, #132]	@ (8003c4c <HAL_RCC_OscConfig+0x778>)
 8003bc8:	4013      	ands	r3, r2
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003bce:	00d2      	lsls	r2, r2, #3
 8003bd0:	491b      	ldr	r1, [pc, #108]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bda:	f023 020c 	bic.w	r2, r3, #12
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be2:	4917      	ldr	r1, [pc, #92]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003be8:	4b15      	ldr	r3, [pc, #84]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bec:	f023 0202 	bic.w	r2, r3, #2
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf4:	4912      	ldr	r1, [pc, #72]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003bfa:	4b11      	ldr	r3, [pc, #68]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfe:	4a10      	ldr	r2, [pc, #64]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003c00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c06:	4b0e      	ldr	r3, [pc, #56]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0a:	4a0d      	ldr	r2, [pc, #52]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003c12:	4b0b      	ldr	r3, [pc, #44]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c16:	4a0a      	ldr	r2, [pc, #40]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003c18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003c1e:	4b08      	ldr	r3, [pc, #32]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c22:	4a07      	ldr	r2, [pc, #28]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003c24:	f043 0301 	orr.w	r3, r3, #1
 8003c28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c2a:	4b05      	ldr	r3, [pc, #20]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a04      	ldr	r2, [pc, #16]	@ (8003c40 <HAL_RCC_OscConfig+0x76c>)
 8003c30:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c36:	f7fd fff9 	bl	8001c2c <HAL_GetTick>
 8003c3a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c3c:	e011      	b.n	8003c62 <HAL_RCC_OscConfig+0x78e>
 8003c3e:	bf00      	nop
 8003c40:	58024400 	.word	0x58024400
 8003c44:	58024800 	.word	0x58024800
 8003c48:	fffffc0c 	.word	0xfffffc0c
 8003c4c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c50:	f7fd ffec 	bl	8001c2c <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e08a      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c62:	4b47      	ldr	r3, [pc, #284]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d0f0      	beq.n	8003c50 <HAL_RCC_OscConfig+0x77c>
 8003c6e:	e082      	b.n	8003d76 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c70:	4b43      	ldr	r3, [pc, #268]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a42      	ldr	r2, [pc, #264]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003c76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7c:	f7fd ffd6 	bl	8001c2c <HAL_GetTick>
 8003c80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c82:	e008      	b.n	8003c96 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c84:	f7fd ffd2 	bl	8001c2c <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e070      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c96:	4b3a      	ldr	r3, [pc, #232]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d1f0      	bne.n	8003c84 <HAL_RCC_OscConfig+0x7b0>
 8003ca2:	e068      	b.n	8003d76 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003ca4:	4b36      	ldr	r3, [pc, #216]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003caa:	4b35      	ldr	r3, [pc, #212]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cae:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d031      	beq.n	8003d1c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	f003 0203 	and.w	r2, r3, #3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d12a      	bne.n	8003d1c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	091b      	lsrs	r3, r3, #4
 8003cca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d122      	bne.n	8003d1c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d11a      	bne.n	8003d1c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	0a5b      	lsrs	r3, r3, #9
 8003cea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cf2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d111      	bne.n	8003d1c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	0c1b      	lsrs	r3, r3, #16
 8003cfc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d04:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d108      	bne.n	8003d1c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	0e1b      	lsrs	r3, r3, #24
 8003d0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d16:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d001      	beq.n	8003d20 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e02b      	b.n	8003d78 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003d20:	4b17      	ldr	r3, [pc, #92]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d24:	08db      	lsrs	r3, r3, #3
 8003d26:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003d2a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d30:	693a      	ldr	r2, [r7, #16]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d01f      	beq.n	8003d76 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003d36:	4b12      	ldr	r3, [pc, #72]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3a:	4a11      	ldr	r2, [pc, #68]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003d3c:	f023 0301 	bic.w	r3, r3, #1
 8003d40:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d42:	f7fd ff73 	bl	8001c2c <HAL_GetTick>
 8003d46:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003d48:	bf00      	nop
 8003d4a:	f7fd ff6f 	bl	8001c2c <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d0f9      	beq.n	8003d4a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003d56:	4b0a      	ldr	r3, [pc, #40]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003d58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d84 <HAL_RCC_OscConfig+0x8b0>)
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003d62:	00d2      	lsls	r2, r2, #3
 8003d64:	4906      	ldr	r1, [pc, #24]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003d6a:	4b05      	ldr	r3, [pc, #20]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6e:	4a04      	ldr	r2, [pc, #16]	@ (8003d80 <HAL_RCC_OscConfig+0x8ac>)
 8003d70:	f043 0301 	orr.w	r3, r3, #1
 8003d74:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3730      	adds	r7, #48	@ 0x30
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	58024400 	.word	0x58024400
 8003d84:	ffff0007 	.word	0xffff0007

08003d88 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e19c      	b.n	80040d6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d9c:	4b8a      	ldr	r3, [pc, #552]	@ (8003fc8 <HAL_RCC_ClockConfig+0x240>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 030f 	and.w	r3, r3, #15
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d910      	bls.n	8003dcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003daa:	4b87      	ldr	r3, [pc, #540]	@ (8003fc8 <HAL_RCC_ClockConfig+0x240>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f023 020f 	bic.w	r2, r3, #15
 8003db2:	4985      	ldr	r1, [pc, #532]	@ (8003fc8 <HAL_RCC_ClockConfig+0x240>)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dba:	4b83      	ldr	r3, [pc, #524]	@ (8003fc8 <HAL_RCC_ClockConfig+0x240>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 030f 	and.w	r3, r3, #15
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d001      	beq.n	8003dcc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e184      	b.n	80040d6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0304 	and.w	r3, r3, #4
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d010      	beq.n	8003dfa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	691a      	ldr	r2, [r3, #16]
 8003ddc:	4b7b      	ldr	r3, [pc, #492]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d908      	bls.n	8003dfa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003de8:	4b78      	ldr	r3, [pc, #480]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	4975      	ldr	r1, [pc, #468]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0308 	and.w	r3, r3, #8
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d010      	beq.n	8003e28 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	695a      	ldr	r2, [r3, #20]
 8003e0a:	4b70      	ldr	r3, [pc, #448]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d908      	bls.n	8003e28 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003e16:	4b6d      	ldr	r3, [pc, #436]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	496a      	ldr	r1, [pc, #424]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0310 	and.w	r3, r3, #16
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d010      	beq.n	8003e56 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	699a      	ldr	r2, [r3, #24]
 8003e38:	4b64      	ldr	r3, [pc, #400]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003e3a:	69db      	ldr	r3, [r3, #28]
 8003e3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d908      	bls.n	8003e56 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003e44:	4b61      	ldr	r3, [pc, #388]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003e46:	69db      	ldr	r3, [r3, #28]
 8003e48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	495e      	ldr	r1, [pc, #376]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0320 	and.w	r3, r3, #32
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d010      	beq.n	8003e84 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	69da      	ldr	r2, [r3, #28]
 8003e66:	4b59      	ldr	r3, [pc, #356]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d908      	bls.n	8003e84 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003e72:	4b56      	ldr	r3, [pc, #344]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	4953      	ldr	r1, [pc, #332]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d010      	beq.n	8003eb2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68da      	ldr	r2, [r3, #12]
 8003e94:	4b4d      	ldr	r3, [pc, #308]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003e96:	699b      	ldr	r3, [r3, #24]
 8003e98:	f003 030f 	and.w	r3, r3, #15
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d908      	bls.n	8003eb2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ea0:	4b4a      	ldr	r3, [pc, #296]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	f023 020f 	bic.w	r2, r3, #15
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	4947      	ldr	r1, [pc, #284]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d055      	beq.n	8003f6a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003ebe:	4b43      	ldr	r3, [pc, #268]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	4940      	ldr	r1, [pc, #256]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d107      	bne.n	8003ee8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ed8:	4b3c      	ldr	r3, [pc, #240]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d121      	bne.n	8003f28 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e0f6      	b.n	80040d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	2b03      	cmp	r3, #3
 8003eee:	d107      	bne.n	8003f00 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ef0:	4b36      	ldr	r3, [pc, #216]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d115      	bne.n	8003f28 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e0ea      	b.n	80040d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d107      	bne.n	8003f18 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003f08:	4b30      	ldr	r3, [pc, #192]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d109      	bne.n	8003f28 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e0de      	b.n	80040d6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f18:	4b2c      	ldr	r3, [pc, #176]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0304 	and.w	r3, r3, #4
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d101      	bne.n	8003f28 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e0d6      	b.n	80040d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f28:	4b28      	ldr	r3, [pc, #160]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	f023 0207 	bic.w	r2, r3, #7
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	4925      	ldr	r1, [pc, #148]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f3a:	f7fd fe77 	bl	8001c2c <HAL_GetTick>
 8003f3e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f40:	e00a      	b.n	8003f58 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f42:	f7fd fe73 	bl	8001c2c <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d901      	bls.n	8003f58 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e0be      	b.n	80040d6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f58:	4b1c      	ldr	r3, [pc, #112]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d1eb      	bne.n	8003f42 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d010      	beq.n	8003f98 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68da      	ldr	r2, [r3, #12]
 8003f7a:	4b14      	ldr	r3, [pc, #80]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	f003 030f 	and.w	r3, r3, #15
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d208      	bcs.n	8003f98 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f86:	4b11      	ldr	r3, [pc, #68]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	f023 020f 	bic.w	r2, r3, #15
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	490e      	ldr	r1, [pc, #56]	@ (8003fcc <HAL_RCC_ClockConfig+0x244>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f98:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc8 <HAL_RCC_ClockConfig+0x240>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 030f 	and.w	r3, r3, #15
 8003fa0:	683a      	ldr	r2, [r7, #0]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d214      	bcs.n	8003fd0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fa6:	4b08      	ldr	r3, [pc, #32]	@ (8003fc8 <HAL_RCC_ClockConfig+0x240>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f023 020f 	bic.w	r2, r3, #15
 8003fae:	4906      	ldr	r1, [pc, #24]	@ (8003fc8 <HAL_RCC_ClockConfig+0x240>)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb6:	4b04      	ldr	r3, [pc, #16]	@ (8003fc8 <HAL_RCC_ClockConfig+0x240>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 030f 	and.w	r3, r3, #15
 8003fbe:	683a      	ldr	r2, [r7, #0]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d005      	beq.n	8003fd0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e086      	b.n	80040d6 <HAL_RCC_ClockConfig+0x34e>
 8003fc8:	52002000 	.word	0x52002000
 8003fcc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0304 	and.w	r3, r3, #4
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d010      	beq.n	8003ffe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691a      	ldr	r2, [r3, #16]
 8003fe0:	4b3f      	ldr	r3, [pc, #252]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d208      	bcs.n	8003ffe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003fec:	4b3c      	ldr	r3, [pc, #240]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	4939      	ldr	r1, [pc, #228]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0308 	and.w	r3, r3, #8
 8004006:	2b00      	cmp	r3, #0
 8004008:	d010      	beq.n	800402c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	695a      	ldr	r2, [r3, #20]
 800400e:	4b34      	ldr	r3, [pc, #208]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004016:	429a      	cmp	r2, r3
 8004018:	d208      	bcs.n	800402c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800401a:	4b31      	ldr	r3, [pc, #196]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 800401c:	69db      	ldr	r3, [r3, #28]
 800401e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	695b      	ldr	r3, [r3, #20]
 8004026:	492e      	ldr	r1, [pc, #184]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 8004028:	4313      	orrs	r3, r2
 800402a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0310 	and.w	r3, r3, #16
 8004034:	2b00      	cmp	r3, #0
 8004036:	d010      	beq.n	800405a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	699a      	ldr	r2, [r3, #24]
 800403c:	4b28      	ldr	r3, [pc, #160]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 800403e:	69db      	ldr	r3, [r3, #28]
 8004040:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004044:	429a      	cmp	r2, r3
 8004046:	d208      	bcs.n	800405a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004048:	4b25      	ldr	r3, [pc, #148]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 800404a:	69db      	ldr	r3, [r3, #28]
 800404c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	4922      	ldr	r1, [pc, #136]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 8004056:	4313      	orrs	r3, r2
 8004058:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0320 	and.w	r3, r3, #32
 8004062:	2b00      	cmp	r3, #0
 8004064:	d010      	beq.n	8004088 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	69da      	ldr	r2, [r3, #28]
 800406a:	4b1d      	ldr	r3, [pc, #116]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004072:	429a      	cmp	r2, r3
 8004074:	d208      	bcs.n	8004088 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004076:	4b1a      	ldr	r3, [pc, #104]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 8004078:	6a1b      	ldr	r3, [r3, #32]
 800407a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	69db      	ldr	r3, [r3, #28]
 8004082:	4917      	ldr	r1, [pc, #92]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 8004084:	4313      	orrs	r3, r2
 8004086:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004088:	f000 f834 	bl	80040f4 <HAL_RCC_GetSysClockFreq>
 800408c:	4602      	mov	r2, r0
 800408e:	4b14      	ldr	r3, [pc, #80]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	0a1b      	lsrs	r3, r3, #8
 8004094:	f003 030f 	and.w	r3, r3, #15
 8004098:	4912      	ldr	r1, [pc, #72]	@ (80040e4 <HAL_RCC_ClockConfig+0x35c>)
 800409a:	5ccb      	ldrb	r3, [r1, r3]
 800409c:	f003 031f 	and.w	r3, r3, #31
 80040a0:	fa22 f303 	lsr.w	r3, r2, r3
 80040a4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80040a6:	4b0e      	ldr	r3, [pc, #56]	@ (80040e0 <HAL_RCC_ClockConfig+0x358>)
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	f003 030f 	and.w	r3, r3, #15
 80040ae:	4a0d      	ldr	r2, [pc, #52]	@ (80040e4 <HAL_RCC_ClockConfig+0x35c>)
 80040b0:	5cd3      	ldrb	r3, [r2, r3]
 80040b2:	f003 031f 	and.w	r3, r3, #31
 80040b6:	693a      	ldr	r2, [r7, #16]
 80040b8:	fa22 f303 	lsr.w	r3, r2, r3
 80040bc:	4a0a      	ldr	r2, [pc, #40]	@ (80040e8 <HAL_RCC_ClockConfig+0x360>)
 80040be:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80040c0:	4a0a      	ldr	r2, [pc, #40]	@ (80040ec <HAL_RCC_ClockConfig+0x364>)
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80040c6:	4b0a      	ldr	r3, [pc, #40]	@ (80040f0 <HAL_RCC_ClockConfig+0x368>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fd fd64 	bl	8001b98 <HAL_InitTick>
 80040d0:	4603      	mov	r3, r0
 80040d2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80040d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3718      	adds	r7, #24
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	58024400 	.word	0x58024400
 80040e4:	0800928c 	.word	0x0800928c
 80040e8:	24000004 	.word	0x24000004
 80040ec:	24000000 	.word	0x24000000
 80040f0:	24000008 	.word	0x24000008

080040f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b089      	sub	sp, #36	@ 0x24
 80040f8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040fa:	4bb3      	ldr	r3, [pc, #716]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004102:	2b18      	cmp	r3, #24
 8004104:	f200 8155 	bhi.w	80043b2 <HAL_RCC_GetSysClockFreq+0x2be>
 8004108:	a201      	add	r2, pc, #4	@ (adr r2, 8004110 <HAL_RCC_GetSysClockFreq+0x1c>)
 800410a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800410e:	bf00      	nop
 8004110:	08004175 	.word	0x08004175
 8004114:	080043b3 	.word	0x080043b3
 8004118:	080043b3 	.word	0x080043b3
 800411c:	080043b3 	.word	0x080043b3
 8004120:	080043b3 	.word	0x080043b3
 8004124:	080043b3 	.word	0x080043b3
 8004128:	080043b3 	.word	0x080043b3
 800412c:	080043b3 	.word	0x080043b3
 8004130:	0800419b 	.word	0x0800419b
 8004134:	080043b3 	.word	0x080043b3
 8004138:	080043b3 	.word	0x080043b3
 800413c:	080043b3 	.word	0x080043b3
 8004140:	080043b3 	.word	0x080043b3
 8004144:	080043b3 	.word	0x080043b3
 8004148:	080043b3 	.word	0x080043b3
 800414c:	080043b3 	.word	0x080043b3
 8004150:	080041a1 	.word	0x080041a1
 8004154:	080043b3 	.word	0x080043b3
 8004158:	080043b3 	.word	0x080043b3
 800415c:	080043b3 	.word	0x080043b3
 8004160:	080043b3 	.word	0x080043b3
 8004164:	080043b3 	.word	0x080043b3
 8004168:	080043b3 	.word	0x080043b3
 800416c:	080043b3 	.word	0x080043b3
 8004170:	080041a7 	.word	0x080041a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004174:	4b94      	ldr	r3, [pc, #592]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0320 	and.w	r3, r3, #32
 800417c:	2b00      	cmp	r3, #0
 800417e:	d009      	beq.n	8004194 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004180:	4b91      	ldr	r3, [pc, #580]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	08db      	lsrs	r3, r3, #3
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	4a90      	ldr	r2, [pc, #576]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800418c:	fa22 f303 	lsr.w	r3, r2, r3
 8004190:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004192:	e111      	b.n	80043b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004194:	4b8d      	ldr	r3, [pc, #564]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004196:	61bb      	str	r3, [r7, #24]
      break;
 8004198:	e10e      	b.n	80043b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800419a:	4b8d      	ldr	r3, [pc, #564]	@ (80043d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800419c:	61bb      	str	r3, [r7, #24]
      break;
 800419e:	e10b      	b.n	80043b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80041a0:	4b8c      	ldr	r3, [pc, #560]	@ (80043d4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80041a2:	61bb      	str	r3, [r7, #24]
      break;
 80041a4:	e108      	b.n	80043b8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80041a6:	4b88      	ldr	r3, [pc, #544]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041aa:	f003 0303 	and.w	r3, r3, #3
 80041ae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80041b0:	4b85      	ldr	r3, [pc, #532]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b4:	091b      	lsrs	r3, r3, #4
 80041b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041ba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80041bc:	4b82      	ldr	r3, [pc, #520]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c0:	f003 0301 	and.w	r3, r3, #1
 80041c4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80041c6:	4b80      	ldr	r3, [pc, #512]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ca:	08db      	lsrs	r3, r3, #3
 80041cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	fb02 f303 	mul.w	r3, r2, r3
 80041d6:	ee07 3a90 	vmov	s15, r3
 80041da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041de:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f000 80e1 	beq.w	80043ac <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	f000 8083 	beq.w	80042f8 <HAL_RCC_GetSysClockFreq+0x204>
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	f200 80a1 	bhi.w	800433c <HAL_RCC_GetSysClockFreq+0x248>
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d003      	beq.n	8004208 <HAL_RCC_GetSysClockFreq+0x114>
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d056      	beq.n	80042b4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004206:	e099      	b.n	800433c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004208:	4b6f      	ldr	r3, [pc, #444]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0320 	and.w	r3, r3, #32
 8004210:	2b00      	cmp	r3, #0
 8004212:	d02d      	beq.n	8004270 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004214:	4b6c      	ldr	r3, [pc, #432]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	08db      	lsrs	r3, r3, #3
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	4a6b      	ldr	r2, [pc, #428]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004220:	fa22 f303 	lsr.w	r3, r2, r3
 8004224:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	ee07 3a90 	vmov	s15, r3
 800422c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	ee07 3a90 	vmov	s15, r3
 8004236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800423a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800423e:	4b62      	ldr	r3, [pc, #392]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004246:	ee07 3a90 	vmov	s15, r3
 800424a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800424e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004252:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80043d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800425a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800425e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800426a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800426e:	e087      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	ee07 3a90 	vmov	s15, r3
 8004276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800427a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80043dc <HAL_RCC_GetSysClockFreq+0x2e8>
 800427e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004282:	4b51      	ldr	r3, [pc, #324]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800428a:	ee07 3a90 	vmov	s15, r3
 800428e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004292:	ed97 6a02 	vldr	s12, [r7, #8]
 8004296:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80043d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800429a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800429e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042b2:	e065      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	ee07 3a90 	vmov	s15, r3
 80042ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042be:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80043e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80042c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042c6:	4b40      	ldr	r3, [pc, #256]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ce:	ee07 3a90 	vmov	s15, r3
 80042d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80042da:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80043d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80042de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042f6:	e043      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	ee07 3a90 	vmov	s15, r3
 80042fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004302:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80043e4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800430a:	4b2f      	ldr	r3, [pc, #188]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800430c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004312:	ee07 3a90 	vmov	s15, r3
 8004316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800431a:	ed97 6a02 	vldr	s12, [r7, #8]
 800431e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80043d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800432a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800432e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004336:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800433a:	e021      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	ee07 3a90 	vmov	s15, r3
 8004342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004346:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80043e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800434a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800434e:	4b1e      	ldr	r3, [pc, #120]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004356:	ee07 3a90 	vmov	s15, r3
 800435a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800435e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004362:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80043d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800436a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800436e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800437a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800437e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004380:	4b11      	ldr	r3, [pc, #68]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004384:	0a5b      	lsrs	r3, r3, #9
 8004386:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800438a:	3301      	adds	r3, #1
 800438c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	ee07 3a90 	vmov	s15, r3
 8004394:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004398:	edd7 6a07 	vldr	s13, [r7, #28]
 800439c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043a4:	ee17 3a90 	vmov	r3, s15
 80043a8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80043aa:	e005      	b.n	80043b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80043ac:	2300      	movs	r3, #0
 80043ae:	61bb      	str	r3, [r7, #24]
      break;
 80043b0:	e002      	b.n	80043b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80043b2:	4b07      	ldr	r3, [pc, #28]	@ (80043d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80043b4:	61bb      	str	r3, [r7, #24]
      break;
 80043b6:	bf00      	nop
  }

  return sysclockfreq;
 80043b8:	69bb      	ldr	r3, [r7, #24]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3724      	adds	r7, #36	@ 0x24
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	58024400 	.word	0x58024400
 80043cc:	03d09000 	.word	0x03d09000
 80043d0:	003d0900 	.word	0x003d0900
 80043d4:	018cba80 	.word	0x018cba80
 80043d8:	46000000 	.word	0x46000000
 80043dc:	4c742400 	.word	0x4c742400
 80043e0:	4a742400 	.word	0x4a742400
 80043e4:	4bc65d40 	.word	0x4bc65d40

080043e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80043ee:	f7ff fe81 	bl	80040f4 <HAL_RCC_GetSysClockFreq>
 80043f2:	4602      	mov	r2, r0
 80043f4:	4b10      	ldr	r3, [pc, #64]	@ (8004438 <HAL_RCC_GetHCLKFreq+0x50>)
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	0a1b      	lsrs	r3, r3, #8
 80043fa:	f003 030f 	and.w	r3, r3, #15
 80043fe:	490f      	ldr	r1, [pc, #60]	@ (800443c <HAL_RCC_GetHCLKFreq+0x54>)
 8004400:	5ccb      	ldrb	r3, [r1, r3]
 8004402:	f003 031f 	and.w	r3, r3, #31
 8004406:	fa22 f303 	lsr.w	r3, r2, r3
 800440a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800440c:	4b0a      	ldr	r3, [pc, #40]	@ (8004438 <HAL_RCC_GetHCLKFreq+0x50>)
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	f003 030f 	and.w	r3, r3, #15
 8004414:	4a09      	ldr	r2, [pc, #36]	@ (800443c <HAL_RCC_GetHCLKFreq+0x54>)
 8004416:	5cd3      	ldrb	r3, [r2, r3]
 8004418:	f003 031f 	and.w	r3, r3, #31
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	fa22 f303 	lsr.w	r3, r2, r3
 8004422:	4a07      	ldr	r2, [pc, #28]	@ (8004440 <HAL_RCC_GetHCLKFreq+0x58>)
 8004424:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004426:	4a07      	ldr	r2, [pc, #28]	@ (8004444 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800442c:	4b04      	ldr	r3, [pc, #16]	@ (8004440 <HAL_RCC_GetHCLKFreq+0x58>)
 800442e:	681b      	ldr	r3, [r3, #0]
}
 8004430:	4618      	mov	r0, r3
 8004432:	3708      	adds	r7, #8
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	58024400 	.word	0x58024400
 800443c:	0800928c 	.word	0x0800928c
 8004440:	24000004 	.word	0x24000004
 8004444:	24000000 	.word	0x24000000

08004448 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800444c:	f7ff ffcc 	bl	80043e8 <HAL_RCC_GetHCLKFreq>
 8004450:	4602      	mov	r2, r0
 8004452:	4b06      	ldr	r3, [pc, #24]	@ (800446c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	091b      	lsrs	r3, r3, #4
 8004458:	f003 0307 	and.w	r3, r3, #7
 800445c:	4904      	ldr	r1, [pc, #16]	@ (8004470 <HAL_RCC_GetPCLK1Freq+0x28>)
 800445e:	5ccb      	ldrb	r3, [r1, r3]
 8004460:	f003 031f 	and.w	r3, r3, #31
 8004464:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004468:	4618      	mov	r0, r3
 800446a:	bd80      	pop	{r7, pc}
 800446c:	58024400 	.word	0x58024400
 8004470:	0800928c 	.word	0x0800928c

08004474 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004478:	f7ff ffb6 	bl	80043e8 <HAL_RCC_GetHCLKFreq>
 800447c:	4602      	mov	r2, r0
 800447e:	4b06      	ldr	r3, [pc, #24]	@ (8004498 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004480:	69db      	ldr	r3, [r3, #28]
 8004482:	0a1b      	lsrs	r3, r3, #8
 8004484:	f003 0307 	and.w	r3, r3, #7
 8004488:	4904      	ldr	r1, [pc, #16]	@ (800449c <HAL_RCC_GetPCLK2Freq+0x28>)
 800448a:	5ccb      	ldrb	r3, [r1, r3]
 800448c:	f003 031f 	and.w	r3, r3, #31
 8004490:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004494:	4618      	mov	r0, r3
 8004496:	bd80      	pop	{r7, pc}
 8004498:	58024400 	.word	0x58024400
 800449c:	0800928c 	.word	0x0800928c

080044a0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044a4:	b0ca      	sub	sp, #296	@ 0x128
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044ac:	2300      	movs	r3, #0
 80044ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044b2:	2300      	movs	r3, #0
 80044b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80044b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80044c4:	2500      	movs	r5, #0
 80044c6:	ea54 0305 	orrs.w	r3, r4, r5
 80044ca:	d049      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80044cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044d6:	d02f      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80044d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044dc:	d828      	bhi.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80044de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044e2:	d01a      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80044e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044e8:	d822      	bhi.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d003      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80044ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044f2:	d007      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80044f4:	e01c      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044f6:	4bb8      	ldr	r3, [pc, #736]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fa:	4ab7      	ldr	r2, [pc, #732]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004500:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004502:	e01a      	b.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004508:	3308      	adds	r3, #8
 800450a:	2102      	movs	r1, #2
 800450c:	4618      	mov	r0, r3
 800450e:	f002 fb61 	bl	8006bd4 <RCCEx_PLL2_Config>
 8004512:	4603      	mov	r3, r0
 8004514:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004518:	e00f      	b.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800451a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451e:	3328      	adds	r3, #40	@ 0x28
 8004520:	2102      	movs	r1, #2
 8004522:	4618      	mov	r0, r3
 8004524:	f002 fc08 	bl	8006d38 <RCCEx_PLL3_Config>
 8004528:	4603      	mov	r3, r0
 800452a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800452e:	e004      	b.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004536:	e000      	b.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004538:	bf00      	nop
    }

    if (ret == HAL_OK)
 800453a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10a      	bne.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004542:	4ba5      	ldr	r3, [pc, #660]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004546:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800454a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004550:	4aa1      	ldr	r2, [pc, #644]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004552:	430b      	orrs	r3, r1
 8004554:	6513      	str	r3, [r2, #80]	@ 0x50
 8004556:	e003      	b.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004558:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800455c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004568:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800456c:	f04f 0900 	mov.w	r9, #0
 8004570:	ea58 0309 	orrs.w	r3, r8, r9
 8004574:	d047      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800457c:	2b04      	cmp	r3, #4
 800457e:	d82a      	bhi.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004580:	a201      	add	r2, pc, #4	@ (adr r2, 8004588 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004586:	bf00      	nop
 8004588:	0800459d 	.word	0x0800459d
 800458c:	080045ab 	.word	0x080045ab
 8004590:	080045c1 	.word	0x080045c1
 8004594:	080045df 	.word	0x080045df
 8004598:	080045df 	.word	0x080045df
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800459c:	4b8e      	ldr	r3, [pc, #568]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800459e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a0:	4a8d      	ldr	r2, [pc, #564]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045a8:	e01a      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ae:	3308      	adds	r3, #8
 80045b0:	2100      	movs	r1, #0
 80045b2:	4618      	mov	r0, r3
 80045b4:	f002 fb0e 	bl	8006bd4 <RCCEx_PLL2_Config>
 80045b8:	4603      	mov	r3, r0
 80045ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045be:	e00f      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c4:	3328      	adds	r3, #40	@ 0x28
 80045c6:	2100      	movs	r1, #0
 80045c8:	4618      	mov	r0, r3
 80045ca:	f002 fbb5 	bl	8006d38 <RCCEx_PLL3_Config>
 80045ce:	4603      	mov	r3, r0
 80045d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045d4:	e004      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045dc:	e000      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80045de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10a      	bne.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045e8:	4b7b      	ldr	r3, [pc, #492]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045ec:	f023 0107 	bic.w	r1, r3, #7
 80045f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f6:	4a78      	ldr	r2, [pc, #480]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045f8:	430b      	orrs	r3, r1
 80045fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80045fc:	e003      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004602:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800460e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004612:	f04f 0b00 	mov.w	fp, #0
 8004616:	ea5a 030b 	orrs.w	r3, sl, fp
 800461a:	d04c      	beq.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800461c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004622:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004626:	d030      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004628:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800462c:	d829      	bhi.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800462e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004630:	d02d      	beq.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004632:	2bc0      	cmp	r3, #192	@ 0xc0
 8004634:	d825      	bhi.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004636:	2b80      	cmp	r3, #128	@ 0x80
 8004638:	d018      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800463a:	2b80      	cmp	r3, #128	@ 0x80
 800463c:	d821      	bhi.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800463e:	2b00      	cmp	r3, #0
 8004640:	d002      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004642:	2b40      	cmp	r3, #64	@ 0x40
 8004644:	d007      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004646:	e01c      	b.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004648:	4b63      	ldr	r3, [pc, #396]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800464a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464c:	4a62      	ldr	r2, [pc, #392]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800464e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004652:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004654:	e01c      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465a:	3308      	adds	r3, #8
 800465c:	2100      	movs	r1, #0
 800465e:	4618      	mov	r0, r3
 8004660:	f002 fab8 	bl	8006bd4 <RCCEx_PLL2_Config>
 8004664:	4603      	mov	r3, r0
 8004666:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800466a:	e011      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800466c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004670:	3328      	adds	r3, #40	@ 0x28
 8004672:	2100      	movs	r1, #0
 8004674:	4618      	mov	r0, r3
 8004676:	f002 fb5f 	bl	8006d38 <RCCEx_PLL3_Config>
 800467a:	4603      	mov	r3, r0
 800467c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004680:	e006      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004688:	e002      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800468a:	bf00      	nop
 800468c:	e000      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800468e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004690:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004694:	2b00      	cmp	r3, #0
 8004696:	d10a      	bne.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004698:	4b4f      	ldr	r3, [pc, #316]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800469a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800469c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80046a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046a6:	4a4c      	ldr	r2, [pc, #304]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046a8:	430b      	orrs	r3, r1
 80046aa:	6513      	str	r3, [r2, #80]	@ 0x50
 80046ac:	e003      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80046b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046be:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80046c2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80046c6:	2300      	movs	r3, #0
 80046c8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80046cc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80046d0:	460b      	mov	r3, r1
 80046d2:	4313      	orrs	r3, r2
 80046d4:	d053      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80046d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046da:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80046de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046e2:	d035      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80046e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046e8:	d82e      	bhi.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80046ea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80046ee:	d031      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80046f0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80046f4:	d828      	bhi.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80046f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046fa:	d01a      	beq.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80046fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004700:	d822      	bhi.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004706:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800470a:	d007      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800470c:	e01c      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800470e:	4b32      	ldr	r3, [pc, #200]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004712:	4a31      	ldr	r2, [pc, #196]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004718:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800471a:	e01c      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800471c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004720:	3308      	adds	r3, #8
 8004722:	2100      	movs	r1, #0
 8004724:	4618      	mov	r0, r3
 8004726:	f002 fa55 	bl	8006bd4 <RCCEx_PLL2_Config>
 800472a:	4603      	mov	r3, r0
 800472c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004730:	e011      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004736:	3328      	adds	r3, #40	@ 0x28
 8004738:	2100      	movs	r1, #0
 800473a:	4618      	mov	r0, r3
 800473c:	f002 fafc 	bl	8006d38 <RCCEx_PLL3_Config>
 8004740:	4603      	mov	r3, r0
 8004742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004746:	e006      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800474e:	e002      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004750:	bf00      	nop
 8004752:	e000      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10b      	bne.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800475e:	4b1e      	ldr	r3, [pc, #120]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004762:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800476e:	4a1a      	ldr	r2, [pc, #104]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004770:	430b      	orrs	r3, r1
 8004772:	6593      	str	r3, [r2, #88]	@ 0x58
 8004774:	e003      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004776:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800477a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800477e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004786:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800478a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800478e:	2300      	movs	r3, #0
 8004790:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004794:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004798:	460b      	mov	r3, r1
 800479a:	4313      	orrs	r3, r2
 800479c:	d056      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800479e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80047a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047aa:	d038      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80047ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047b0:	d831      	bhi.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80047b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80047b6:	d034      	beq.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80047b8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80047bc:	d82b      	bhi.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80047be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047c2:	d01d      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80047c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047c8:	d825      	bhi.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d006      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80047ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047d2:	d00a      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80047d4:	e01f      	b.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80047d6:	bf00      	nop
 80047d8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047dc:	4ba2      	ldr	r3, [pc, #648]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e0:	4aa1      	ldr	r2, [pc, #644]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80047e8:	e01c      	b.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ee:	3308      	adds	r3, #8
 80047f0:	2100      	movs	r1, #0
 80047f2:	4618      	mov	r0, r3
 80047f4:	f002 f9ee 	bl	8006bd4 <RCCEx_PLL2_Config>
 80047f8:	4603      	mov	r3, r0
 80047fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80047fe:	e011      	b.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004804:	3328      	adds	r3, #40	@ 0x28
 8004806:	2100      	movs	r1, #0
 8004808:	4618      	mov	r0, r3
 800480a:	f002 fa95 	bl	8006d38 <RCCEx_PLL3_Config>
 800480e:	4603      	mov	r3, r0
 8004810:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004814:	e006      	b.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800481c:	e002      	b.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800481e:	bf00      	nop
 8004820:	e000      	b.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004822:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004824:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004828:	2b00      	cmp	r3, #0
 800482a:	d10b      	bne.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800482c:	4b8e      	ldr	r3, [pc, #568]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800482e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004830:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004838:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800483c:	4a8a      	ldr	r2, [pc, #552]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800483e:	430b      	orrs	r3, r1
 8004840:	6593      	str	r3, [r2, #88]	@ 0x58
 8004842:	e003      	b.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004844:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004848:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800484c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004854:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004858:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800485c:	2300      	movs	r3, #0
 800485e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004862:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004866:	460b      	mov	r3, r1
 8004868:	4313      	orrs	r3, r2
 800486a:	d03a      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800486c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004872:	2b30      	cmp	r3, #48	@ 0x30
 8004874:	d01f      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004876:	2b30      	cmp	r3, #48	@ 0x30
 8004878:	d819      	bhi.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800487a:	2b20      	cmp	r3, #32
 800487c:	d00c      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800487e:	2b20      	cmp	r3, #32
 8004880:	d815      	bhi.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004882:	2b00      	cmp	r3, #0
 8004884:	d019      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004886:	2b10      	cmp	r3, #16
 8004888:	d111      	bne.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800488a:	4b77      	ldr	r3, [pc, #476]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800488c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488e:	4a76      	ldr	r2, [pc, #472]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004890:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004894:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004896:	e011      	b.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800489c:	3308      	adds	r3, #8
 800489e:	2102      	movs	r1, #2
 80048a0:	4618      	mov	r0, r3
 80048a2:	f002 f997 	bl	8006bd4 <RCCEx_PLL2_Config>
 80048a6:	4603      	mov	r3, r0
 80048a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80048ac:	e006      	b.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048b4:	e002      	b.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80048b6:	bf00      	nop
 80048b8:	e000      	b.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80048ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d10a      	bne.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80048c4:	4b68      	ldr	r3, [pc, #416]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048c8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80048cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048d2:	4a65      	ldr	r2, [pc, #404]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048d4:	430b      	orrs	r3, r1
 80048d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048d8:	e003      	b.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80048e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ea:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80048ee:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80048f2:	2300      	movs	r3, #0
 80048f4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80048f8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80048fc:	460b      	mov	r3, r1
 80048fe:	4313      	orrs	r3, r2
 8004900:	d051      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004908:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800490c:	d035      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800490e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004912:	d82e      	bhi.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004914:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004918:	d031      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800491a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800491e:	d828      	bhi.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004920:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004924:	d01a      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004926:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800492a:	d822      	bhi.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800492c:	2b00      	cmp	r3, #0
 800492e:	d003      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004930:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004934:	d007      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004936:	e01c      	b.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004938:	4b4b      	ldr	r3, [pc, #300]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800493a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493c:	4a4a      	ldr	r2, [pc, #296]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800493e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004942:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004944:	e01c      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800494a:	3308      	adds	r3, #8
 800494c:	2100      	movs	r1, #0
 800494e:	4618      	mov	r0, r3
 8004950:	f002 f940 	bl	8006bd4 <RCCEx_PLL2_Config>
 8004954:	4603      	mov	r3, r0
 8004956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800495a:	e011      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800495c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004960:	3328      	adds	r3, #40	@ 0x28
 8004962:	2100      	movs	r1, #0
 8004964:	4618      	mov	r0, r3
 8004966:	f002 f9e7 	bl	8006d38 <RCCEx_PLL3_Config>
 800496a:	4603      	mov	r3, r0
 800496c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004970:	e006      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004978:	e002      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800497a:	bf00      	nop
 800497c:	e000      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800497e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004980:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10a      	bne.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004988:	4b37      	ldr	r3, [pc, #220]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800498a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800498c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004996:	4a34      	ldr	r2, [pc, #208]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004998:	430b      	orrs	r3, r1
 800499a:	6513      	str	r3, [r2, #80]	@ 0x50
 800499c:	e003      	b.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800499e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80049a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ae:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80049b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80049b6:	2300      	movs	r3, #0
 80049b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80049bc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80049c0:	460b      	mov	r3, r1
 80049c2:	4313      	orrs	r3, r2
 80049c4:	d056      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80049c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049d0:	d033      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80049d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049d6:	d82c      	bhi.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049dc:	d02f      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80049de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049e2:	d826      	bhi.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80049e8:	d02b      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80049ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80049ee:	d820      	bhi.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049f4:	d012      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80049f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049fa:	d81a      	bhi.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d022      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a04:	d115      	bne.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0a:	3308      	adds	r3, #8
 8004a0c:	2101      	movs	r1, #1
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f002 f8e0 	bl	8006bd4 <RCCEx_PLL2_Config>
 8004a14:	4603      	mov	r3, r0
 8004a16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004a1a:	e015      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a20:	3328      	adds	r3, #40	@ 0x28
 8004a22:	2101      	movs	r1, #1
 8004a24:	4618      	mov	r0, r3
 8004a26:	f002 f987 	bl	8006d38 <RCCEx_PLL3_Config>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004a30:	e00a      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a38:	e006      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a3a:	bf00      	nop
 8004a3c:	e004      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a3e:	bf00      	nop
 8004a40:	e002      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a42:	bf00      	nop
 8004a44:	e000      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10d      	bne.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004a50:	4b05      	ldr	r3, [pc, #20]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a54:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a5e:	4a02      	ldr	r2, [pc, #8]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a60:	430b      	orrs	r3, r1
 8004a62:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a64:	e006      	b.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004a66:	bf00      	nop
 8004a68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004a80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a84:	2300      	movs	r3, #0
 8004a86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004a8a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004a8e:	460b      	mov	r3, r1
 8004a90:	4313      	orrs	r3, r2
 8004a92:	d055      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a98:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004a9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004aa0:	d033      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004aa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004aa6:	d82c      	bhi.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aac:	d02f      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ab2:	d826      	bhi.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004ab4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ab8:	d02b      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004aba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004abe:	d820      	bhi.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004ac0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ac4:	d012      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004ac6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004aca:	d81a      	bhi.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d022      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004ad0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ad4:	d115      	bne.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ada:	3308      	adds	r3, #8
 8004adc:	2101      	movs	r1, #1
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f002 f878 	bl	8006bd4 <RCCEx_PLL2_Config>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004aea:	e015      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af0:	3328      	adds	r3, #40	@ 0x28
 8004af2:	2101      	movs	r1, #1
 8004af4:	4618      	mov	r0, r3
 8004af6:	f002 f91f 	bl	8006d38 <RCCEx_PLL3_Config>
 8004afa:	4603      	mov	r3, r0
 8004afc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004b00:	e00a      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b08:	e006      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004b0a:	bf00      	nop
 8004b0c:	e004      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004b0e:	bf00      	nop
 8004b10:	e002      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004b12:	bf00      	nop
 8004b14:	e000      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004b16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d10b      	bne.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004b20:	4ba3      	ldr	r3, [pc, #652]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b24:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004b30:	4a9f      	ldr	r2, [pc, #636]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b32:	430b      	orrs	r3, r1
 8004b34:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b36:	e003      	b.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b48:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004b4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b50:	2300      	movs	r3, #0
 8004b52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004b56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	d037      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b6a:	d00e      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004b6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b70:	d816      	bhi.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d018      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004b76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b7a:	d111      	bne.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b7c:	4b8c      	ldr	r3, [pc, #560]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b80:	4a8b      	ldr	r2, [pc, #556]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004b88:	e00f      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b8e:	3308      	adds	r3, #8
 8004b90:	2101      	movs	r1, #1
 8004b92:	4618      	mov	r0, r3
 8004b94:	f002 f81e 	bl	8006bd4 <RCCEx_PLL2_Config>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004b9e:	e004      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ba6:	e000      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004ba8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004baa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10a      	bne.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004bb2:	4b7f      	ldr	r3, [pc, #508]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bb6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc0:	4a7b      	ldr	r2, [pc, #492]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bc2:	430b      	orrs	r3, r1
 8004bc4:	6513      	str	r3, [r2, #80]	@ 0x50
 8004bc6:	e003      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004bd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004bdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004be0:	2300      	movs	r3, #0
 8004be2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004be6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004bea:	460b      	mov	r3, r1
 8004bec:	4313      	orrs	r3, r2
 8004bee:	d039      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bf6:	2b03      	cmp	r3, #3
 8004bf8:	d81c      	bhi.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8004c00 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c00:	08004c3d 	.word	0x08004c3d
 8004c04:	08004c11 	.word	0x08004c11
 8004c08:	08004c1f 	.word	0x08004c1f
 8004c0c:	08004c3d 	.word	0x08004c3d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c10:	4b67      	ldr	r3, [pc, #412]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c14:	4a66      	ldr	r2, [pc, #408]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004c1c:	e00f      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c22:	3308      	adds	r3, #8
 8004c24:	2102      	movs	r1, #2
 8004c26:	4618      	mov	r0, r3
 8004c28:	f001 ffd4 	bl	8006bd4 <RCCEx_PLL2_Config>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004c32:	e004      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c3a:	e000      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004c3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d10a      	bne.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004c46:	4b5a      	ldr	r3, [pc, #360]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c4a:	f023 0103 	bic.w	r1, r3, #3
 8004c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c54:	4a56      	ldr	r2, [pc, #344]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c56:	430b      	orrs	r3, r1
 8004c58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c5a:	e003      	b.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004c70:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c74:	2300      	movs	r3, #0
 8004c76:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c7a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004c7e:	460b      	mov	r3, r1
 8004c80:	4313      	orrs	r3, r2
 8004c82:	f000 809f 	beq.w	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c86:	4b4b      	ldr	r3, [pc, #300]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a4a      	ldr	r2, [pc, #296]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004c8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c90:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c92:	f7fc ffcb 	bl	8001c2c <HAL_GetTick>
 8004c96:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c9a:	e00b      	b.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c9c:	f7fc ffc6 	bl	8001c2c <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b64      	cmp	r3, #100	@ 0x64
 8004caa:	d903      	bls.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cb2:	e005      	b.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004cb4:	4b3f      	ldr	r3, [pc, #252]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d0ed      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004cc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d179      	bne.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004cc8:	4b39      	ldr	r3, [pc, #228]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004cd4:	4053      	eors	r3, r2
 8004cd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d015      	beq.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cde:	4b34      	ldr	r3, [pc, #208]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ce6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004cea:	4b31      	ldr	r3, [pc, #196]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cee:	4a30      	ldr	r2, [pc, #192]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cf4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cf6:	4b2e      	ldr	r3, [pc, #184]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cfa:	4a2d      	ldr	r2, [pc, #180]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d00:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004d02:	4a2b      	ldr	r2, [pc, #172]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d04:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004d08:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d0e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d16:	d118      	bne.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d18:	f7fc ff88 	bl	8001c2c <HAL_GetTick>
 8004d1c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d20:	e00d      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d22:	f7fc ff83 	bl	8001c2c <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004d2c:	1ad2      	subs	r2, r2, r3
 8004d2e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d903      	bls.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004d3c:	e005      	b.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d0eb      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004d4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d129      	bne.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d56:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d62:	d10e      	bne.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004d64:	4b12      	ldr	r3, [pc, #72]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d70:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d74:	091a      	lsrs	r2, r3, #4
 8004d76:	4b10      	ldr	r3, [pc, #64]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004d78:	4013      	ands	r3, r2
 8004d7a:	4a0d      	ldr	r2, [pc, #52]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d7c:	430b      	orrs	r3, r1
 8004d7e:	6113      	str	r3, [r2, #16]
 8004d80:	e005      	b.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004d82:	4b0b      	ldr	r3, [pc, #44]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	4a0a      	ldr	r2, [pc, #40]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d88:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004d8c:	6113      	str	r3, [r2, #16]
 8004d8e:	4b08      	ldr	r3, [pc, #32]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d90:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d96:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d9e:	4a04      	ldr	r2, [pc, #16]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004da0:	430b      	orrs	r3, r1
 8004da2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004da4:	e00e      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004da6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004daa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004dae:	e009      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004db0:	58024400 	.word	0x58024400
 8004db4:	58024800 	.word	0x58024800
 8004db8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dcc:	f002 0301 	and.w	r3, r2, #1
 8004dd0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004dda:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004dde:	460b      	mov	r3, r1
 8004de0:	4313      	orrs	r3, r2
 8004de2:	f000 8089 	beq.w	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dec:	2b28      	cmp	r3, #40	@ 0x28
 8004dee:	d86b      	bhi.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004df0:	a201      	add	r2, pc, #4	@ (adr r2, 8004df8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df6:	bf00      	nop
 8004df8:	08004ed1 	.word	0x08004ed1
 8004dfc:	08004ec9 	.word	0x08004ec9
 8004e00:	08004ec9 	.word	0x08004ec9
 8004e04:	08004ec9 	.word	0x08004ec9
 8004e08:	08004ec9 	.word	0x08004ec9
 8004e0c:	08004ec9 	.word	0x08004ec9
 8004e10:	08004ec9 	.word	0x08004ec9
 8004e14:	08004ec9 	.word	0x08004ec9
 8004e18:	08004e9d 	.word	0x08004e9d
 8004e1c:	08004ec9 	.word	0x08004ec9
 8004e20:	08004ec9 	.word	0x08004ec9
 8004e24:	08004ec9 	.word	0x08004ec9
 8004e28:	08004ec9 	.word	0x08004ec9
 8004e2c:	08004ec9 	.word	0x08004ec9
 8004e30:	08004ec9 	.word	0x08004ec9
 8004e34:	08004ec9 	.word	0x08004ec9
 8004e38:	08004eb3 	.word	0x08004eb3
 8004e3c:	08004ec9 	.word	0x08004ec9
 8004e40:	08004ec9 	.word	0x08004ec9
 8004e44:	08004ec9 	.word	0x08004ec9
 8004e48:	08004ec9 	.word	0x08004ec9
 8004e4c:	08004ec9 	.word	0x08004ec9
 8004e50:	08004ec9 	.word	0x08004ec9
 8004e54:	08004ec9 	.word	0x08004ec9
 8004e58:	08004ed1 	.word	0x08004ed1
 8004e5c:	08004ec9 	.word	0x08004ec9
 8004e60:	08004ec9 	.word	0x08004ec9
 8004e64:	08004ec9 	.word	0x08004ec9
 8004e68:	08004ec9 	.word	0x08004ec9
 8004e6c:	08004ec9 	.word	0x08004ec9
 8004e70:	08004ec9 	.word	0x08004ec9
 8004e74:	08004ec9 	.word	0x08004ec9
 8004e78:	08004ed1 	.word	0x08004ed1
 8004e7c:	08004ec9 	.word	0x08004ec9
 8004e80:	08004ec9 	.word	0x08004ec9
 8004e84:	08004ec9 	.word	0x08004ec9
 8004e88:	08004ec9 	.word	0x08004ec9
 8004e8c:	08004ec9 	.word	0x08004ec9
 8004e90:	08004ec9 	.word	0x08004ec9
 8004e94:	08004ec9 	.word	0x08004ec9
 8004e98:	08004ed1 	.word	0x08004ed1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea0:	3308      	adds	r3, #8
 8004ea2:	2101      	movs	r1, #1
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f001 fe95 	bl	8006bd4 <RCCEx_PLL2_Config>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004eb0:	e00f      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb6:	3328      	adds	r3, #40	@ 0x28
 8004eb8:	2101      	movs	r1, #1
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f001 ff3c 	bl	8006d38 <RCCEx_PLL3_Config>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004ec6:	e004      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ece:	e000      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004ed0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10a      	bne.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004eda:	4bbf      	ldr	r3, [pc, #764]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ede:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ee8:	4abb      	ldr	r2, [pc, #748]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004eea:	430b      	orrs	r3, r1
 8004eec:	6553      	str	r3, [r2, #84]	@ 0x54
 8004eee:	e003      	b.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ef0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ef4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f00:	f002 0302 	and.w	r3, r2, #2
 8004f04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f08:	2300      	movs	r3, #0
 8004f0a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004f0e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004f12:	460b      	mov	r3, r1
 8004f14:	4313      	orrs	r3, r2
 8004f16:	d041      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f1e:	2b05      	cmp	r3, #5
 8004f20:	d824      	bhi.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004f22:	a201      	add	r2, pc, #4	@ (adr r2, 8004f28 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f28:	08004f75 	.word	0x08004f75
 8004f2c:	08004f41 	.word	0x08004f41
 8004f30:	08004f57 	.word	0x08004f57
 8004f34:	08004f75 	.word	0x08004f75
 8004f38:	08004f75 	.word	0x08004f75
 8004f3c:	08004f75 	.word	0x08004f75
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f44:	3308      	adds	r3, #8
 8004f46:	2101      	movs	r1, #1
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f001 fe43 	bl	8006bd4 <RCCEx_PLL2_Config>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004f54:	e00f      	b.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5a:	3328      	adds	r3, #40	@ 0x28
 8004f5c:	2101      	movs	r1, #1
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f001 feea 	bl	8006d38 <RCCEx_PLL3_Config>
 8004f64:	4603      	mov	r3, r0
 8004f66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004f6a:	e004      	b.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f72:	e000      	b.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004f74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10a      	bne.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004f7e:	4b96      	ldr	r3, [pc, #600]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f82:	f023 0107 	bic.w	r1, r3, #7
 8004f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f8c:	4a92      	ldr	r2, [pc, #584]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f8e:	430b      	orrs	r3, r1
 8004f90:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f92:	e003      	b.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa4:	f002 0304 	and.w	r3, r2, #4
 8004fa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fac:	2300      	movs	r3, #0
 8004fae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fb2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	d044      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fc4:	2b05      	cmp	r3, #5
 8004fc6:	d825      	bhi.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8004fd0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fce:	bf00      	nop
 8004fd0:	0800501d 	.word	0x0800501d
 8004fd4:	08004fe9 	.word	0x08004fe9
 8004fd8:	08004fff 	.word	0x08004fff
 8004fdc:	0800501d 	.word	0x0800501d
 8004fe0:	0800501d 	.word	0x0800501d
 8004fe4:	0800501d 	.word	0x0800501d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fec:	3308      	adds	r3, #8
 8004fee:	2101      	movs	r1, #1
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f001 fdef 	bl	8006bd4 <RCCEx_PLL2_Config>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004ffc:	e00f      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005002:	3328      	adds	r3, #40	@ 0x28
 8005004:	2101      	movs	r1, #1
 8005006:	4618      	mov	r0, r3
 8005008:	f001 fe96 	bl	8006d38 <RCCEx_PLL3_Config>
 800500c:	4603      	mov	r3, r0
 800500e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005012:	e004      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800501a:	e000      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800501c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800501e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10b      	bne.n	800503e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005026:	4b6c      	ldr	r3, [pc, #432]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800502a:	f023 0107 	bic.w	r1, r3, #7
 800502e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005032:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005036:	4a68      	ldr	r2, [pc, #416]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005038:	430b      	orrs	r3, r1
 800503a:	6593      	str	r3, [r2, #88]	@ 0x58
 800503c:	e003      	b.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800503e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005042:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504e:	f002 0320 	and.w	r3, r2, #32
 8005052:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005056:	2300      	movs	r3, #0
 8005058:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800505c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005060:	460b      	mov	r3, r1
 8005062:	4313      	orrs	r3, r2
 8005064:	d055      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800506a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800506e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005072:	d033      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005074:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005078:	d82c      	bhi.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800507a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800507e:	d02f      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005080:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005084:	d826      	bhi.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005086:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800508a:	d02b      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800508c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005090:	d820      	bhi.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005092:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005096:	d012      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005098:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800509c:	d81a      	bhi.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d022      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80050a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050a6:	d115      	bne.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ac:	3308      	adds	r3, #8
 80050ae:	2100      	movs	r1, #0
 80050b0:	4618      	mov	r0, r3
 80050b2:	f001 fd8f 	bl	8006bd4 <RCCEx_PLL2_Config>
 80050b6:	4603      	mov	r3, r0
 80050b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80050bc:	e015      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80050be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c2:	3328      	adds	r3, #40	@ 0x28
 80050c4:	2102      	movs	r1, #2
 80050c6:	4618      	mov	r0, r3
 80050c8:	f001 fe36 	bl	8006d38 <RCCEx_PLL3_Config>
 80050cc:	4603      	mov	r3, r0
 80050ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80050d2:	e00a      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050da:	e006      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050dc:	bf00      	nop
 80050de:	e004      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050e0:	bf00      	nop
 80050e2:	e002      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050e4:	bf00      	nop
 80050e6:	e000      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10b      	bne.n	800510a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050f2:	4b39      	ldr	r3, [pc, #228]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80050f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80050fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005102:	4a35      	ldr	r2, [pc, #212]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005104:	430b      	orrs	r3, r1
 8005106:	6553      	str	r3, [r2, #84]	@ 0x54
 8005108:	e003      	b.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800510e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800511e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005122:	2300      	movs	r3, #0
 8005124:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005128:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800512c:	460b      	mov	r3, r1
 800512e:	4313      	orrs	r3, r2
 8005130:	d058      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005136:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800513a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800513e:	d033      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005140:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005144:	d82c      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800514a:	d02f      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800514c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005150:	d826      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005152:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005156:	d02b      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005158:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800515c:	d820      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800515e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005162:	d012      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005164:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005168:	d81a      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800516a:	2b00      	cmp	r3, #0
 800516c:	d022      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800516e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005172:	d115      	bne.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005178:	3308      	adds	r3, #8
 800517a:	2100      	movs	r1, #0
 800517c:	4618      	mov	r0, r3
 800517e:	f001 fd29 	bl	8006bd4 <RCCEx_PLL2_Config>
 8005182:	4603      	mov	r3, r0
 8005184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005188:	e015      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518e:	3328      	adds	r3, #40	@ 0x28
 8005190:	2102      	movs	r1, #2
 8005192:	4618      	mov	r0, r3
 8005194:	f001 fdd0 	bl	8006d38 <RCCEx_PLL3_Config>
 8005198:	4603      	mov	r3, r0
 800519a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800519e:	e00a      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051a6:	e006      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80051a8:	bf00      	nop
 80051aa:	e004      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80051ac:	bf00      	nop
 80051ae:	e002      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80051b0:	bf00      	nop
 80051b2:	e000      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80051b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10e      	bne.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80051be:	4b06      	ldr	r3, [pc, #24]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80051c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051c2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80051c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051ce:	4a02      	ldr	r2, [pc, #8]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80051d0:	430b      	orrs	r3, r1
 80051d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80051d4:	e006      	b.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80051d6:	bf00      	nop
 80051d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80051e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ec:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80051f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051f4:	2300      	movs	r3, #0
 80051f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051fa:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80051fe:	460b      	mov	r3, r1
 8005200:	4313      	orrs	r3, r2
 8005202:	d055      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005208:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800520c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005210:	d033      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005212:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005216:	d82c      	bhi.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005218:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800521c:	d02f      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800521e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005222:	d826      	bhi.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005224:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005228:	d02b      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800522a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800522e:	d820      	bhi.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005230:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005234:	d012      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005236:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800523a:	d81a      	bhi.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800523c:	2b00      	cmp	r3, #0
 800523e:	d022      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005240:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005244:	d115      	bne.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524a:	3308      	adds	r3, #8
 800524c:	2100      	movs	r1, #0
 800524e:	4618      	mov	r0, r3
 8005250:	f001 fcc0 	bl	8006bd4 <RCCEx_PLL2_Config>
 8005254:	4603      	mov	r3, r0
 8005256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800525a:	e015      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800525c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005260:	3328      	adds	r3, #40	@ 0x28
 8005262:	2102      	movs	r1, #2
 8005264:	4618      	mov	r0, r3
 8005266:	f001 fd67 	bl	8006d38 <RCCEx_PLL3_Config>
 800526a:	4603      	mov	r3, r0
 800526c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005270:	e00a      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005278:	e006      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800527a:	bf00      	nop
 800527c:	e004      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800527e:	bf00      	nop
 8005280:	e002      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005282:	bf00      	nop
 8005284:	e000      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005286:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005288:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800528c:	2b00      	cmp	r3, #0
 800528e:	d10b      	bne.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005290:	4ba1      	ldr	r3, [pc, #644]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005294:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800529c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80052a0:	4a9d      	ldr	r2, [pc, #628]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052a2:	430b      	orrs	r3, r1
 80052a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80052a6:	e003      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80052b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b8:	f002 0308 	and.w	r3, r2, #8
 80052bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80052c0:	2300      	movs	r3, #0
 80052c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80052c6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80052ca:	460b      	mov	r3, r1
 80052cc:	4313      	orrs	r3, r2
 80052ce:	d01e      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80052d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052dc:	d10c      	bne.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80052de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e2:	3328      	adds	r3, #40	@ 0x28
 80052e4:	2102      	movs	r1, #2
 80052e6:	4618      	mov	r0, r3
 80052e8:	f001 fd26 	bl	8006d38 <RCCEx_PLL3_Config>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d002      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80052f8:	4b87      	ldr	r3, [pc, #540]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052fc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005304:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005308:	4a83      	ldr	r2, [pc, #524]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800530a:	430b      	orrs	r3, r1
 800530c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800530e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005316:	f002 0310 	and.w	r3, r2, #16
 800531a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800531e:	2300      	movs	r3, #0
 8005320:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005324:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005328:	460b      	mov	r3, r1
 800532a:	4313      	orrs	r3, r2
 800532c:	d01e      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800532e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005332:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005336:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800533a:	d10c      	bne.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800533c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005340:	3328      	adds	r3, #40	@ 0x28
 8005342:	2102      	movs	r1, #2
 8005344:	4618      	mov	r0, r3
 8005346:	f001 fcf7 	bl	8006d38 <RCCEx_PLL3_Config>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d002      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005356:	4b70      	ldr	r3, [pc, #448]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800535a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800535e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005362:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005366:	4a6c      	ldr	r2, [pc, #432]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005368:	430b      	orrs	r3, r1
 800536a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800536c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005374:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005378:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800537c:	2300      	movs	r3, #0
 800537e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005382:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005386:	460b      	mov	r3, r1
 8005388:	4313      	orrs	r3, r2
 800538a:	d03e      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800538c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005390:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005394:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005398:	d022      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800539a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800539e:	d81b      	bhi.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d003      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80053a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053a8:	d00b      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80053aa:	e015      	b.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b0:	3308      	adds	r3, #8
 80053b2:	2100      	movs	r1, #0
 80053b4:	4618      	mov	r0, r3
 80053b6:	f001 fc0d 	bl	8006bd4 <RCCEx_PLL2_Config>
 80053ba:	4603      	mov	r3, r0
 80053bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80053c0:	e00f      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80053c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c6:	3328      	adds	r3, #40	@ 0x28
 80053c8:	2102      	movs	r1, #2
 80053ca:	4618      	mov	r0, r3
 80053cc:	f001 fcb4 	bl	8006d38 <RCCEx_PLL3_Config>
 80053d0:	4603      	mov	r3, r0
 80053d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80053d6:	e004      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053de:	e000      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80053e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10b      	bne.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053ea:	4b4b      	ldr	r3, [pc, #300]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ee:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80053f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053fa:	4a47      	ldr	r2, [pc, #284]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053fc:	430b      	orrs	r3, r1
 80053fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8005400:	e003      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005406:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800540a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005412:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005416:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005418:	2300      	movs	r3, #0
 800541a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800541c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005420:	460b      	mov	r3, r1
 8005422:	4313      	orrs	r3, r2
 8005424:	d03b      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800542e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005432:	d01f      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005434:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005438:	d818      	bhi.n	800546c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800543a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800543e:	d003      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005440:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005444:	d007      	beq.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005446:	e011      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005448:	4b33      	ldr	r3, [pc, #204]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800544a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544c:	4a32      	ldr	r2, [pc, #200]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800544e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005452:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005454:	e00f      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800545a:	3328      	adds	r3, #40	@ 0x28
 800545c:	2101      	movs	r1, #1
 800545e:	4618      	mov	r0, r3
 8005460:	f001 fc6a 	bl	8006d38 <RCCEx_PLL3_Config>
 8005464:	4603      	mov	r3, r0
 8005466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800546a:	e004      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005472:	e000      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005474:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10b      	bne.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800547e:	4b26      	ldr	r3, [pc, #152]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005482:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800548e:	4a22      	ldr	r2, [pc, #136]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005490:	430b      	orrs	r3, r1
 8005492:	6553      	str	r3, [r2, #84]	@ 0x54
 8005494:	e003      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005496:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800549a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800549e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80054aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80054ac:	2300      	movs	r3, #0
 80054ae:	677b      	str	r3, [r7, #116]	@ 0x74
 80054b0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80054b4:	460b      	mov	r3, r1
 80054b6:	4313      	orrs	r3, r2
 80054b8:	d034      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80054ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d003      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80054c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054c8:	d007      	beq.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80054ca:	e011      	b.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054cc:	4b12      	ldr	r3, [pc, #72]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d0:	4a11      	ldr	r2, [pc, #68]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80054d8:	e00e      	b.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80054da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054de:	3308      	adds	r3, #8
 80054e0:	2102      	movs	r1, #2
 80054e2:	4618      	mov	r0, r3
 80054e4:	f001 fb76 	bl	8006bd4 <RCCEx_PLL2_Config>
 80054e8:	4603      	mov	r3, r0
 80054ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80054ee:	e003      	b.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10d      	bne.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005500:	4b05      	ldr	r3, [pc, #20]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005504:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800550e:	4a02      	ldr	r2, [pc, #8]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005510:	430b      	orrs	r3, r1
 8005512:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005514:	e006      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005516:	bf00      	nop
 8005518:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800551c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005520:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005530:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005532:	2300      	movs	r3, #0
 8005534:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005536:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800553a:	460b      	mov	r3, r1
 800553c:	4313      	orrs	r3, r2
 800553e:	d00c      	beq.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005544:	3328      	adds	r3, #40	@ 0x28
 8005546:	2102      	movs	r1, #2
 8005548:	4618      	mov	r0, r3
 800554a:	f001 fbf5 	bl	8006d38 <RCCEx_PLL3_Config>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800555a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800555e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005562:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005566:	663b      	str	r3, [r7, #96]	@ 0x60
 8005568:	2300      	movs	r3, #0
 800556a:	667b      	str	r3, [r7, #100]	@ 0x64
 800556c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005570:	460b      	mov	r3, r1
 8005572:	4313      	orrs	r3, r2
 8005574:	d038      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800557a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800557e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005582:	d018      	beq.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005584:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005588:	d811      	bhi.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800558a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800558e:	d014      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005594:	d80b      	bhi.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005596:	2b00      	cmp	r3, #0
 8005598:	d011      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800559a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800559e:	d106      	bne.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055a0:	4bc3      	ldr	r3, [pc, #780]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a4:	4ac2      	ldr	r2, [pc, #776]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80055ac:	e008      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055b4:	e004      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80055b6:	bf00      	nop
 80055b8:	e002      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80055ba:	bf00      	nop
 80055bc:	e000      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80055be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10b      	bne.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055c8:	4bb9      	ldr	r3, [pc, #740]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055cc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80055d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055d8:	4ab5      	ldr	r2, [pc, #724]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055da:	430b      	orrs	r3, r1
 80055dc:	6553      	str	r3, [r2, #84]	@ 0x54
 80055de:	e003      	b.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80055e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80055f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80055f6:	2300      	movs	r3, #0
 80055f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055fa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80055fe:	460b      	mov	r3, r1
 8005600:	4313      	orrs	r3, r2
 8005602:	d009      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005604:	4baa      	ldr	r3, [pc, #680]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005608:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800560c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005610:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005612:	4aa7      	ldr	r2, [pc, #668]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005614:	430b      	orrs	r3, r1
 8005616:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005618:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800561c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005620:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005624:	653b      	str	r3, [r7, #80]	@ 0x50
 8005626:	2300      	movs	r3, #0
 8005628:	657b      	str	r3, [r7, #84]	@ 0x54
 800562a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800562e:	460b      	mov	r3, r1
 8005630:	4313      	orrs	r3, r2
 8005632:	d00a      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005634:	4b9e      	ldr	r3, [pc, #632]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005636:	691b      	ldr	r3, [r3, #16]
 8005638:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800563c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005640:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005644:	4a9a      	ldr	r2, [pc, #616]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005646:	430b      	orrs	r3, r1
 8005648:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800564a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800564e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005652:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005656:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005658:	2300      	movs	r3, #0
 800565a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800565c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005660:	460b      	mov	r3, r1
 8005662:	4313      	orrs	r3, r2
 8005664:	d009      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005666:	4b92      	ldr	r3, [pc, #584]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005668:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800566a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800566e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005672:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005674:	4a8e      	ldr	r2, [pc, #568]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005676:	430b      	orrs	r3, r1
 8005678:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800567a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800567e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005682:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005686:	643b      	str	r3, [r7, #64]	@ 0x40
 8005688:	2300      	movs	r3, #0
 800568a:	647b      	str	r3, [r7, #68]	@ 0x44
 800568c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005690:	460b      	mov	r3, r1
 8005692:	4313      	orrs	r3, r2
 8005694:	d00e      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005696:	4b86      	ldr	r3, [pc, #536]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	4a85      	ldr	r2, [pc, #532]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800569c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80056a0:	6113      	str	r3, [r2, #16]
 80056a2:	4b83      	ldr	r3, [pc, #524]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056a4:	6919      	ldr	r1, [r3, #16]
 80056a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056aa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80056ae:	4a80      	ldr	r2, [pc, #512]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056b0:	430b      	orrs	r3, r1
 80056b2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80056b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056bc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80056c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80056c2:	2300      	movs	r3, #0
 80056c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056c6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80056ca:	460b      	mov	r3, r1
 80056cc:	4313      	orrs	r3, r2
 80056ce:	d009      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80056d0:	4b77      	ldr	r3, [pc, #476]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056d4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80056d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056de:	4a74      	ldr	r2, [pc, #464]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056e0:	430b      	orrs	r3, r1
 80056e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80056e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ec:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80056f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80056f2:	2300      	movs	r3, #0
 80056f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80056f6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80056fa:	460b      	mov	r3, r1
 80056fc:	4313      	orrs	r3, r2
 80056fe:	d00a      	beq.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005700:	4b6b      	ldr	r3, [pc, #428]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005704:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800570c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005710:	4a67      	ldr	r2, [pc, #412]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005712:	430b      	orrs	r3, r1
 8005714:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800571a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571e:	2100      	movs	r1, #0
 8005720:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005722:	f003 0301 	and.w	r3, r3, #1
 8005726:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005728:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800572c:	460b      	mov	r3, r1
 800572e:	4313      	orrs	r3, r2
 8005730:	d011      	beq.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005736:	3308      	adds	r3, #8
 8005738:	2100      	movs	r1, #0
 800573a:	4618      	mov	r0, r3
 800573c:	f001 fa4a 	bl	8006bd4 <RCCEx_PLL2_Config>
 8005740:	4603      	mov	r3, r0
 8005742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005746:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800574a:	2b00      	cmp	r3, #0
 800574c:	d003      	beq.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800574e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005752:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800575a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575e:	2100      	movs	r1, #0
 8005760:	6239      	str	r1, [r7, #32]
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	627b      	str	r3, [r7, #36]	@ 0x24
 8005768:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800576c:	460b      	mov	r3, r1
 800576e:	4313      	orrs	r3, r2
 8005770:	d011      	beq.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005776:	3308      	adds	r3, #8
 8005778:	2101      	movs	r1, #1
 800577a:	4618      	mov	r0, r3
 800577c:	f001 fa2a 	bl	8006bd4 <RCCEx_PLL2_Config>
 8005780:	4603      	mov	r3, r0
 8005782:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005786:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800578a:	2b00      	cmp	r3, #0
 800578c:	d003      	beq.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800578e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005792:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800579a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579e:	2100      	movs	r1, #0
 80057a0:	61b9      	str	r1, [r7, #24]
 80057a2:	f003 0304 	and.w	r3, r3, #4
 80057a6:	61fb      	str	r3, [r7, #28]
 80057a8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80057ac:	460b      	mov	r3, r1
 80057ae:	4313      	orrs	r3, r2
 80057b0:	d011      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80057b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b6:	3308      	adds	r3, #8
 80057b8:	2102      	movs	r1, #2
 80057ba:	4618      	mov	r0, r3
 80057bc:	f001 fa0a 	bl	8006bd4 <RCCEx_PLL2_Config>
 80057c0:	4603      	mov	r3, r0
 80057c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80057c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80057d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057de:	2100      	movs	r1, #0
 80057e0:	6139      	str	r1, [r7, #16]
 80057e2:	f003 0308 	and.w	r3, r3, #8
 80057e6:	617b      	str	r3, [r7, #20]
 80057e8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80057ec:	460b      	mov	r3, r1
 80057ee:	4313      	orrs	r3, r2
 80057f0:	d011      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80057f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f6:	3328      	adds	r3, #40	@ 0x28
 80057f8:	2100      	movs	r1, #0
 80057fa:	4618      	mov	r0, r3
 80057fc:	f001 fa9c 	bl	8006d38 <RCCEx_PLL3_Config>
 8005800:	4603      	mov	r3, r0
 8005802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005806:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800580a:	2b00      	cmp	r3, #0
 800580c:	d003      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800580e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005812:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800581a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581e:	2100      	movs	r1, #0
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	f003 0310 	and.w	r3, r3, #16
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800582c:	460b      	mov	r3, r1
 800582e:	4313      	orrs	r3, r2
 8005830:	d011      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005836:	3328      	adds	r3, #40	@ 0x28
 8005838:	2101      	movs	r1, #1
 800583a:	4618      	mov	r0, r3
 800583c:	f001 fa7c 	bl	8006d38 <RCCEx_PLL3_Config>
 8005840:	4603      	mov	r3, r0
 8005842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005846:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800584a:	2b00      	cmp	r3, #0
 800584c:	d003      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800584e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005852:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800585a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585e:	2100      	movs	r1, #0
 8005860:	6039      	str	r1, [r7, #0]
 8005862:	f003 0320 	and.w	r3, r3, #32
 8005866:	607b      	str	r3, [r7, #4]
 8005868:	e9d7 1200 	ldrd	r1, r2, [r7]
 800586c:	460b      	mov	r3, r1
 800586e:	4313      	orrs	r3, r2
 8005870:	d011      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005876:	3328      	adds	r3, #40	@ 0x28
 8005878:	2102      	movs	r1, #2
 800587a:	4618      	mov	r0, r3
 800587c:	f001 fa5c 	bl	8006d38 <RCCEx_PLL3_Config>
 8005880:	4603      	mov	r3, r0
 8005882:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005886:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800588a:	2b00      	cmp	r3, #0
 800588c:	d003      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800588e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005892:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005896:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800589a:	2b00      	cmp	r3, #0
 800589c:	d101      	bne.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800589e:	2300      	movs	r3, #0
 80058a0:	e000      	b.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80058aa:	46bd      	mov	sp, r7
 80058ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058b0:	58024400 	.word	0x58024400

080058b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b090      	sub	sp, #64	@ 0x40
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80058be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058c2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80058c6:	430b      	orrs	r3, r1
 80058c8:	f040 8094 	bne.w	80059f4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80058cc:	4b9e      	ldr	r3, [pc, #632]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80058ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058d0:	f003 0307 	and.w	r3, r3, #7
 80058d4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80058d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d8:	2b04      	cmp	r3, #4
 80058da:	f200 8087 	bhi.w	80059ec <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80058de:	a201      	add	r2, pc, #4	@ (adr r2, 80058e4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80058e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e4:	080058f9 	.word	0x080058f9
 80058e8:	08005921 	.word	0x08005921
 80058ec:	08005949 	.word	0x08005949
 80058f0:	080059e5 	.word	0x080059e5
 80058f4:	08005971 	.word	0x08005971
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80058f8:	4b93      	ldr	r3, [pc, #588]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005900:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005904:	d108      	bne.n	8005918 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005906:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800590a:	4618      	mov	r0, r3
 800590c:	f001 f810 	bl	8006930 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005914:	f000 bd45 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005918:	2300      	movs	r3, #0
 800591a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800591c:	f000 bd41 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005920:	4b89      	ldr	r3, [pc, #548]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005928:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800592c:	d108      	bne.n	8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800592e:	f107 0318 	add.w	r3, r7, #24
 8005932:	4618      	mov	r0, r3
 8005934:	f000 fd54 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800593c:	f000 bd31 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005940:	2300      	movs	r3, #0
 8005942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005944:	f000 bd2d 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005948:	4b7f      	ldr	r3, [pc, #508]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005950:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005954:	d108      	bne.n	8005968 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005956:	f107 030c 	add.w	r3, r7, #12
 800595a:	4618      	mov	r0, r3
 800595c:	f000 fe94 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005964:	f000 bd1d 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005968:	2300      	movs	r3, #0
 800596a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800596c:	f000 bd19 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005970:	4b75      	ldr	r3, [pc, #468]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005974:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005978:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800597a:	4b73      	ldr	r3, [pc, #460]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0304 	and.w	r3, r3, #4
 8005982:	2b04      	cmp	r3, #4
 8005984:	d10c      	bne.n	80059a0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005988:	2b00      	cmp	r3, #0
 800598a:	d109      	bne.n	80059a0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800598c:	4b6e      	ldr	r3, [pc, #440]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	08db      	lsrs	r3, r3, #3
 8005992:	f003 0303 	and.w	r3, r3, #3
 8005996:	4a6d      	ldr	r2, [pc, #436]	@ (8005b4c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005998:	fa22 f303 	lsr.w	r3, r2, r3
 800599c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800599e:	e01f      	b.n	80059e0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80059a0:	4b69      	ldr	r3, [pc, #420]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059ac:	d106      	bne.n	80059bc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80059ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059b4:	d102      	bne.n	80059bc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80059b6:	4b66      	ldr	r3, [pc, #408]	@ (8005b50 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80059b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059ba:	e011      	b.n	80059e0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80059bc:	4b62      	ldr	r3, [pc, #392]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059c8:	d106      	bne.n	80059d8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80059ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059d0:	d102      	bne.n	80059d8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80059d2:	4b60      	ldr	r3, [pc, #384]	@ (8005b54 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80059d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059d6:	e003      	b.n	80059e0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80059d8:	2300      	movs	r3, #0
 80059da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80059dc:	f000 bce1 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80059e0:	f000 bcdf 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80059e4:	4b5c      	ldr	r3, [pc, #368]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80059e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059e8:	f000 bcdb 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80059ec:	2300      	movs	r3, #0
 80059ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059f0:	f000 bcd7 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80059f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059f8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80059fc:	430b      	orrs	r3, r1
 80059fe:	f040 80ad 	bne.w	8005b5c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8005a02:	4b51      	ldr	r3, [pc, #324]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005a04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a06:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005a0a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a12:	d056      	beq.n	8005ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8005a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a1a:	f200 8090 	bhi.w	8005b3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a20:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a22:	f000 8088 	beq.w	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8005a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a28:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a2a:	f200 8088 	bhi.w	8005b3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a30:	2b80      	cmp	r3, #128	@ 0x80
 8005a32:	d032      	beq.n	8005a9a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a36:	2b80      	cmp	r3, #128	@ 0x80
 8005a38:	f200 8081 	bhi.w	8005b3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8005a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a44:	2b40      	cmp	r3, #64	@ 0x40
 8005a46:	d014      	beq.n	8005a72 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8005a48:	e079      	b.n	8005b3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a4a:	4b3f      	ldr	r3, [pc, #252]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a56:	d108      	bne.n	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005a58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f000 ff67 	bl	8006930 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a66:	f000 bc9c 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a6e:	f000 bc98 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005a72:	4b35      	ldr	r3, [pc, #212]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a7e:	d108      	bne.n	8005a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a80:	f107 0318 	add.w	r3, r7, #24
 8005a84:	4618      	mov	r0, r3
 8005a86:	f000 fcab 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a8e:	f000 bc88 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a92:	2300      	movs	r3, #0
 8005a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a96:	f000 bc84 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005aa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005aa6:	d108      	bne.n	8005aba <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005aa8:	f107 030c 	add.w	r3, r7, #12
 8005aac:	4618      	mov	r0, r3
 8005aae:	f000 fdeb 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ab6:	f000 bc74 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005aba:	2300      	movs	r3, #0
 8005abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005abe:	f000 bc70 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005ac2:	4b21      	ldr	r3, [pc, #132]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ac6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005aca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005acc:	4b1e      	ldr	r3, [pc, #120]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0304 	and.w	r3, r3, #4
 8005ad4:	2b04      	cmp	r3, #4
 8005ad6:	d10c      	bne.n	8005af2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8005ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d109      	bne.n	8005af2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ade:	4b1a      	ldr	r3, [pc, #104]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	08db      	lsrs	r3, r3, #3
 8005ae4:	f003 0303 	and.w	r3, r3, #3
 8005ae8:	4a18      	ldr	r2, [pc, #96]	@ (8005b4c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005aea:	fa22 f303 	lsr.w	r3, r2, r3
 8005aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005af0:	e01f      	b.n	8005b32 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005af2:	4b15      	ldr	r3, [pc, #84]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005afa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005afe:	d106      	bne.n	8005b0e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8005b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b06:	d102      	bne.n	8005b0e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005b08:	4b11      	ldr	r3, [pc, #68]	@ (8005b50 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b0c:	e011      	b.n	8005b32 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b1a:	d106      	bne.n	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8005b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b22:	d102      	bne.n	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005b24:	4b0b      	ldr	r3, [pc, #44]	@ (8005b54 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b28:	e003      	b.n	8005b32 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005b2e:	f000 bc38 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005b32:	f000 bc36 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005b36:	4b08      	ldr	r3, [pc, #32]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8005b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b3a:	f000 bc32 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b42:	f000 bc2e 	b.w	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005b46:	bf00      	nop
 8005b48:	58024400 	.word	0x58024400
 8005b4c:	03d09000 	.word	0x03d09000
 8005b50:	003d0900 	.word	0x003d0900
 8005b54:	018cba80 	.word	0x018cba80
 8005b58:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005b5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b60:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005b64:	430b      	orrs	r3, r1
 8005b66:	f040 809c 	bne.w	8005ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8005b6a:	4b9e      	ldr	r3, [pc, #632]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b6e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005b72:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b76:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005b7a:	d054      	beq.n	8005c26 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8005b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005b82:	f200 808b 	bhi.w	8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8005b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b88:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005b8c:	f000 8083 	beq.w	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8005b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b92:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005b96:	f200 8081 	bhi.w	8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8005b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ba0:	d02f      	beq.n	8005c02 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8005ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ba8:	d878      	bhi.n	8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8005baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d004      	beq.n	8005bba <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8005bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005bb6:	d012      	beq.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8005bb8:	e070      	b.n	8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005bba:	4b8a      	ldr	r3, [pc, #552]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005bc6:	d107      	bne.n	8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005bc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f000 feaf 	bl	8006930 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005bd6:	e3e4      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bdc:	e3e1      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005bde:	4b81      	ldr	r3, [pc, #516]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005be6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bea:	d107      	bne.n	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005bec:	f107 0318 	add.w	r3, r7, #24
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f000 fbf5 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005bfa:	e3d2      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c00:	e3cf      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005c02:	4b78      	ldr	r3, [pc, #480]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c0e:	d107      	bne.n	8005c20 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c10:	f107 030c 	add.w	r3, r7, #12
 8005c14:	4618      	mov	r0, r3
 8005c16:	f000 fd37 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c1e:	e3c0      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c20:	2300      	movs	r3, #0
 8005c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c24:	e3bd      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005c26:	4b6f      	ldr	r3, [pc, #444]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c2a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005c2e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005c30:	4b6c      	ldr	r3, [pc, #432]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0304 	and.w	r3, r3, #4
 8005c38:	2b04      	cmp	r3, #4
 8005c3a:	d10c      	bne.n	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8005c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d109      	bne.n	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c42:	4b68      	ldr	r3, [pc, #416]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	08db      	lsrs	r3, r3, #3
 8005c48:	f003 0303 	and.w	r3, r3, #3
 8005c4c:	4a66      	ldr	r2, [pc, #408]	@ (8005de8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c54:	e01e      	b.n	8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005c56:	4b63      	ldr	r3, [pc, #396]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c62:	d106      	bne.n	8005c72 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8005c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c6a:	d102      	bne.n	8005c72 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005c6c:	4b5f      	ldr	r3, [pc, #380]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c70:	e010      	b.n	8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005c72:	4b5c      	ldr	r3, [pc, #368]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c7e:	d106      	bne.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8005c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c86:	d102      	bne.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005c88:	4b59      	ldr	r3, [pc, #356]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c8c:	e002      	b.n	8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005c92:	e386      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005c94:	e385      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005c96:	4b57      	ldr	r3, [pc, #348]	@ (8005df4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c9a:	e382      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ca0:	e37f      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005ca2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ca6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8005caa:	430b      	orrs	r3, r1
 8005cac:	f040 80a7 	bne.w	8005dfe <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005cb0:	4b4c      	ldr	r3, [pc, #304]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cb4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005cb8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cc0:	d055      	beq.n	8005d6e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8005cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cc8:	f200 8096 	bhi.w	8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005cd2:	f000 8084 	beq.w	8005dde <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005cdc:	f200 808c 	bhi.w	8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ce6:	d030      	beq.n	8005d4a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8005ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cee:	f200 8083 	bhi.w	8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d004      	beq.n	8005d02 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8005cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005cfe:	d012      	beq.n	8005d26 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8005d00:	e07a      	b.n	8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005d02:	4b38      	ldr	r3, [pc, #224]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d0e:	d107      	bne.n	8005d20 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005d10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005d14:	4618      	mov	r0, r3
 8005d16:	f000 fe0b 	bl	8006930 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d1e:	e340      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d20:	2300      	movs	r3, #0
 8005d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d24:	e33d      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005d26:	4b2f      	ldr	r3, [pc, #188]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d32:	d107      	bne.n	8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d34:	f107 0318 	add.w	r3, r7, #24
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f000 fb51 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d42:	e32e      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d44:	2300      	movs	r3, #0
 8005d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d48:	e32b      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d4a:	4b26      	ldr	r3, [pc, #152]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d56:	d107      	bne.n	8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d58:	f107 030c 	add.w	r3, r7, #12
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f000 fc93 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d66:	e31c      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d6c:	e319      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005d6e:	4b1d      	ldr	r3, [pc, #116]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d72:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005d76:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005d78:	4b1a      	ldr	r3, [pc, #104]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0304 	and.w	r3, r3, #4
 8005d80:	2b04      	cmp	r3, #4
 8005d82:	d10c      	bne.n	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8005d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d109      	bne.n	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d8a:	4b16      	ldr	r3, [pc, #88]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	08db      	lsrs	r3, r3, #3
 8005d90:	f003 0303 	and.w	r3, r3, #3
 8005d94:	4a14      	ldr	r2, [pc, #80]	@ (8005de8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005d96:	fa22 f303 	lsr.w	r3, r2, r3
 8005d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d9c:	e01e      	b.n	8005ddc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005d9e:	4b11      	ldr	r3, [pc, #68]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005da6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005daa:	d106      	bne.n	8005dba <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8005dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005db2:	d102      	bne.n	8005dba <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005db4:	4b0d      	ldr	r3, [pc, #52]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005db8:	e010      	b.n	8005ddc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005dba:	4b0a      	ldr	r3, [pc, #40]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005dc6:	d106      	bne.n	8005dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8005dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dce:	d102      	bne.n	8005dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005dd0:	4b07      	ldr	r3, [pc, #28]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dd4:	e002      	b.n	8005ddc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005dda:	e2e2      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005ddc:	e2e1      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005dde:	4b05      	ldr	r3, [pc, #20]	@ (8005df4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005de2:	e2de      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005de4:	58024400 	.word	0x58024400
 8005de8:	03d09000 	.word	0x03d09000
 8005dec:	003d0900 	.word	0x003d0900
 8005df0:	018cba80 	.word	0x018cba80
 8005df4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dfc:	e2d1      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005dfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e02:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005e06:	430b      	orrs	r3, r1
 8005e08:	f040 809c 	bne.w	8005f44 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005e0c:	4b93      	ldr	r3, [pc, #588]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e10:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005e14:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e1c:	d054      	beq.n	8005ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e24:	f200 808b 	bhi.w	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e2e:	f000 8083 	beq.w	8005f38 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8005e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e34:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e38:	f200 8081 	bhi.w	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e42:	d02f      	beq.n	8005ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8005e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e4a:	d878      	bhi.n	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d004      	beq.n	8005e5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e58:	d012      	beq.n	8005e80 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8005e5a:	e070      	b.n	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005e5c:	4b7f      	ldr	r3, [pc, #508]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e68:	d107      	bne.n	8005e7a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005e6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f000 fd5e 	bl	8006930 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e78:	e293      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e7e:	e290      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e80:	4b76      	ldr	r3, [pc, #472]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e8c:	d107      	bne.n	8005e9e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e8e:	f107 0318 	add.w	r3, r7, #24
 8005e92:	4618      	mov	r0, r3
 8005e94:	f000 faa4 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e9c:	e281      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ea2:	e27e      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ea4:	4b6d      	ldr	r3, [pc, #436]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005eac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005eb0:	d107      	bne.n	8005ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005eb2:	f107 030c 	add.w	r3, r7, #12
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 fbe6 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ec0:	e26f      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ec6:	e26c      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005ec8:	4b64      	ldr	r3, [pc, #400]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005eca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ecc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005ed0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005ed2:	4b62      	ldr	r3, [pc, #392]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0304 	and.w	r3, r3, #4
 8005eda:	2b04      	cmp	r3, #4
 8005edc:	d10c      	bne.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8005ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d109      	bne.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ee4:	4b5d      	ldr	r3, [pc, #372]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	08db      	lsrs	r3, r3, #3
 8005eea:	f003 0303 	and.w	r3, r3, #3
 8005eee:	4a5c      	ldr	r2, [pc, #368]	@ (8006060 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ef6:	e01e      	b.n	8005f36 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005ef8:	4b58      	ldr	r3, [pc, #352]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f04:	d106      	bne.n	8005f14 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f0c:	d102      	bne.n	8005f14 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005f0e:	4b55      	ldr	r3, [pc, #340]	@ (8006064 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f12:	e010      	b.n	8005f36 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005f14:	4b51      	ldr	r3, [pc, #324]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f20:	d106      	bne.n	8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8005f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f28:	d102      	bne.n	8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005f2a:	4b4f      	ldr	r3, [pc, #316]	@ (8006068 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f2e:	e002      	b.n	8005f36 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005f30:	2300      	movs	r3, #0
 8005f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005f34:	e235      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005f36:	e234      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005f38:	4b4c      	ldr	r3, [pc, #304]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8005f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f3c:	e231      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f42:	e22e      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005f44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f48:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005f4c:	430b      	orrs	r3, r1
 8005f4e:	f040 808f 	bne.w	8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005f52:	4b42      	ldr	r3, [pc, #264]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005f54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f56:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8005f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f62:	d06b      	beq.n	800603c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8005f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f66:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f6a:	d874      	bhi.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f6e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f72:	d056      	beq.n	8006022 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8005f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f76:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f7a:	d86c      	bhi.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f82:	d03b      	beq.n	8005ffc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8005f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f86:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f8a:	d864      	bhi.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f92:	d021      	beq.n	8005fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f9a:	d85c      	bhi.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d004      	beq.n	8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8005fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fa8:	d004      	beq.n	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8005faa:	e054      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8005fac:	f7fe fa4c 	bl	8004448 <HAL_RCC_GetPCLK1Freq>
 8005fb0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005fb2:	e1f6      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005fb4:	4b29      	ldr	r3, [pc, #164]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fc0:	d107      	bne.n	8005fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005fc2:	f107 0318 	add.w	r3, r7, #24
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f000 fa0a 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fd0:	e1e7      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fd6:	e1e4      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005fd8:	4b20      	ldr	r3, [pc, #128]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fe0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fe4:	d107      	bne.n	8005ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fe6:	f107 030c 	add.w	r3, r7, #12
 8005fea:	4618      	mov	r0, r3
 8005fec:	f000 fb4c 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ff4:	e1d5      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ffa:	e1d2      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005ffc:	4b17      	ldr	r3, [pc, #92]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0304 	and.w	r3, r3, #4
 8006004:	2b04      	cmp	r3, #4
 8006006:	d109      	bne.n	800601c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006008:	4b14      	ldr	r3, [pc, #80]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	08db      	lsrs	r3, r3, #3
 800600e:	f003 0303 	and.w	r3, r3, #3
 8006012:	4a13      	ldr	r2, [pc, #76]	@ (8006060 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006014:	fa22 f303 	lsr.w	r3, r2, r3
 8006018:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800601a:	e1c2      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800601c:	2300      	movs	r3, #0
 800601e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006020:	e1bf      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006022:	4b0e      	ldr	r3, [pc, #56]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800602a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800602e:	d102      	bne.n	8006036 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8006030:	4b0c      	ldr	r3, [pc, #48]	@ (8006064 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006034:	e1b5      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006036:	2300      	movs	r3, #0
 8006038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800603a:	e1b2      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800603c:	4b07      	ldr	r3, [pc, #28]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006044:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006048:	d102      	bne.n	8006050 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800604a:	4b07      	ldr	r3, [pc, #28]	@ (8006068 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800604c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800604e:	e1a8      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006050:	2300      	movs	r3, #0
 8006052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006054:	e1a5      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006056:	2300      	movs	r3, #0
 8006058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800605a:	e1a2      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800605c:	58024400 	.word	0x58024400
 8006060:	03d09000 	.word	0x03d09000
 8006064:	003d0900 	.word	0x003d0900
 8006068:	018cba80 	.word	0x018cba80
 800606c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006070:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006074:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006078:	430b      	orrs	r3, r1
 800607a:	d173      	bne.n	8006164 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800607c:	4b9c      	ldr	r3, [pc, #624]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800607e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006080:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006084:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006088:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800608c:	d02f      	beq.n	80060ee <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800608e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006090:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006094:	d863      	bhi.n	800615e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006098:	2b00      	cmp	r3, #0
 800609a:	d004      	beq.n	80060a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800609c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800609e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060a2:	d012      	beq.n	80060ca <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80060a4:	e05b      	b.n	800615e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80060a6:	4b92      	ldr	r3, [pc, #584]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060b2:	d107      	bne.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80060b4:	f107 0318 	add.w	r3, r7, #24
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 f991 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060c2:	e16e      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060c4:	2300      	movs	r3, #0
 80060c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060c8:	e16b      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80060ca:	4b89      	ldr	r3, [pc, #548]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060d6:	d107      	bne.n	80060e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80060d8:	f107 030c 	add.w	r3, r7, #12
 80060dc:	4618      	mov	r0, r3
 80060de:	f000 fad3 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060e6:	e15c      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060e8:	2300      	movs	r3, #0
 80060ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060ec:	e159      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80060ee:	4b80      	ldr	r3, [pc, #512]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80060f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80060f6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80060f8:	4b7d      	ldr	r3, [pc, #500]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0304 	and.w	r3, r3, #4
 8006100:	2b04      	cmp	r3, #4
 8006102:	d10c      	bne.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006106:	2b00      	cmp	r3, #0
 8006108:	d109      	bne.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800610a:	4b79      	ldr	r3, [pc, #484]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	08db      	lsrs	r3, r3, #3
 8006110:	f003 0303 	and.w	r3, r3, #3
 8006114:	4a77      	ldr	r2, [pc, #476]	@ (80062f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006116:	fa22 f303 	lsr.w	r3, r2, r3
 800611a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800611c:	e01e      	b.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800611e:	4b74      	ldr	r3, [pc, #464]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006126:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800612a:	d106      	bne.n	800613a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800612c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800612e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006132:	d102      	bne.n	800613a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006134:	4b70      	ldr	r3, [pc, #448]	@ (80062f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006136:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006138:	e010      	b.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800613a:	4b6d      	ldr	r3, [pc, #436]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006142:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006146:	d106      	bne.n	8006156 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800614a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800614e:	d102      	bne.n	8006156 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006150:	4b6a      	ldr	r3, [pc, #424]	@ (80062fc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006152:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006154:	e002      	b.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006156:	2300      	movs	r3, #0
 8006158:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800615a:	e122      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800615c:	e121      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800615e:	2300      	movs	r3, #0
 8006160:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006162:	e11e      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006164:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006168:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800616c:	430b      	orrs	r3, r1
 800616e:	d133      	bne.n	80061d8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006170:	4b5f      	ldr	r3, [pc, #380]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006174:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006178:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800617a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800617c:	2b00      	cmp	r3, #0
 800617e:	d004      	beq.n	800618a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006182:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006186:	d012      	beq.n	80061ae <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006188:	e023      	b.n	80061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800618a:	4b59      	ldr	r3, [pc, #356]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006192:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006196:	d107      	bne.n	80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006198:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800619c:	4618      	mov	r0, r3
 800619e:	f000 fbc7 	bl	8006930 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80061a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061a6:	e0fc      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80061a8:	2300      	movs	r3, #0
 80061aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061ac:	e0f9      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80061ae:	4b50      	ldr	r3, [pc, #320]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061ba:	d107      	bne.n	80061cc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061bc:	f107 0318 	add.w	r3, r7, #24
 80061c0:	4618      	mov	r0, r3
 80061c2:	f000 f90d 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80061c6:	6a3b      	ldr	r3, [r7, #32]
 80061c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061ca:	e0ea      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80061cc:	2300      	movs	r3, #0
 80061ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061d0:	e0e7      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80061d2:	2300      	movs	r3, #0
 80061d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061d6:	e0e4      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80061d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061dc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80061e0:	430b      	orrs	r3, r1
 80061e2:	f040 808d 	bne.w	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80061e6:	4b42      	ldr	r3, [pc, #264]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80061e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ea:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80061ee:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80061f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80061f6:	d06b      	beq.n	80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80061f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80061fe:	d874      	bhi.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006206:	d056      	beq.n	80062b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800620a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800620e:	d86c      	bhi.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006212:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006216:	d03b      	beq.n	8006290 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800621a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800621e:	d864      	bhi.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006222:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006226:	d021      	beq.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800622a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800622e:	d85c      	bhi.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006232:	2b00      	cmp	r3, #0
 8006234:	d004      	beq.n	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006238:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800623c:	d004      	beq.n	8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800623e:	e054      	b.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006240:	f000 f8b8 	bl	80063b4 <HAL_RCCEx_GetD3PCLK1Freq>
 8006244:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006246:	e0ac      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006248:	4b29      	ldr	r3, [pc, #164]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006250:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006254:	d107      	bne.n	8006266 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006256:	f107 0318 	add.w	r3, r7, #24
 800625a:	4618      	mov	r0, r3
 800625c:	f000 f8c0 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006264:	e09d      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006266:	2300      	movs	r3, #0
 8006268:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800626a:	e09a      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800626c:	4b20      	ldr	r3, [pc, #128]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006274:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006278:	d107      	bne.n	800628a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800627a:	f107 030c 	add.w	r3, r7, #12
 800627e:	4618      	mov	r0, r3
 8006280:	f000 fa02 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006288:	e08b      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800628a:	2300      	movs	r3, #0
 800628c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800628e:	e088      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006290:	4b17      	ldr	r3, [pc, #92]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 0304 	and.w	r3, r3, #4
 8006298:	2b04      	cmp	r3, #4
 800629a:	d109      	bne.n	80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800629c:	4b14      	ldr	r3, [pc, #80]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	08db      	lsrs	r3, r3, #3
 80062a2:	f003 0303 	and.w	r3, r3, #3
 80062a6:	4a13      	ldr	r2, [pc, #76]	@ (80062f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80062a8:	fa22 f303 	lsr.w	r3, r2, r3
 80062ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062ae:	e078      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062b0:	2300      	movs	r3, #0
 80062b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062b4:	e075      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80062b6:	4b0e      	ldr	r3, [pc, #56]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062c2:	d102      	bne.n	80062ca <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80062c4:	4b0c      	ldr	r3, [pc, #48]	@ (80062f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80062c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062c8:	e06b      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062ca:	2300      	movs	r3, #0
 80062cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062ce:	e068      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80062d0:	4b07      	ldr	r3, [pc, #28]	@ (80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062dc:	d102      	bne.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80062de:	4b07      	ldr	r3, [pc, #28]	@ (80062fc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80062e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062e2:	e05e      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062e4:	2300      	movs	r3, #0
 80062e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062e8:	e05b      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80062ea:	2300      	movs	r3, #0
 80062ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062ee:	e058      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80062f0:	58024400 	.word	0x58024400
 80062f4:	03d09000 	.word	0x03d09000
 80062f8:	003d0900 	.word	0x003d0900
 80062fc:	018cba80 	.word	0x018cba80
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006300:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006304:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006308:	430b      	orrs	r3, r1
 800630a:	d148      	bne.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800630c:	4b27      	ldr	r3, [pc, #156]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800630e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006310:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006314:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006318:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800631c:	d02a      	beq.n	8006374 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800631e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006320:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006324:	d838      	bhi.n	8006398 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006328:	2b00      	cmp	r3, #0
 800632a:	d004      	beq.n	8006336 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800632c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800632e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006332:	d00d      	beq.n	8006350 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006334:	e030      	b.n	8006398 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006336:	4b1d      	ldr	r3, [pc, #116]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800633e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006342:	d102      	bne.n	800634a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006344:	4b1a      	ldr	r3, [pc, #104]	@ (80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006346:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006348:	e02b      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800634a:	2300      	movs	r3, #0
 800634c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800634e:	e028      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006350:	4b16      	ldr	r3, [pc, #88]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006358:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800635c:	d107      	bne.n	800636e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800635e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006362:	4618      	mov	r0, r3
 8006364:	f000 fae4 	bl	8006930 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800636c:	e019      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800636e:	2300      	movs	r3, #0
 8006370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006372:	e016      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006374:	4b0d      	ldr	r3, [pc, #52]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800637c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006380:	d107      	bne.n	8006392 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006382:	f107 0318 	add.w	r3, r7, #24
 8006386:	4618      	mov	r0, r3
 8006388:	f000 f82a 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006390:	e007      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006392:	2300      	movs	r3, #0
 8006394:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006396:	e004      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006398:	2300      	movs	r3, #0
 800639a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800639c:	e001      	b.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800639e:	2300      	movs	r3, #0
 80063a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80063a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3740      	adds	r7, #64	@ 0x40
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	58024400 	.word	0x58024400
 80063b0:	018cba80 	.word	0x018cba80

080063b4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80063b8:	f7fe f816 	bl	80043e8 <HAL_RCC_GetHCLKFreq>
 80063bc:	4602      	mov	r2, r0
 80063be:	4b06      	ldr	r3, [pc, #24]	@ (80063d8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80063c0:	6a1b      	ldr	r3, [r3, #32]
 80063c2:	091b      	lsrs	r3, r3, #4
 80063c4:	f003 0307 	and.w	r3, r3, #7
 80063c8:	4904      	ldr	r1, [pc, #16]	@ (80063dc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80063ca:	5ccb      	ldrb	r3, [r1, r3]
 80063cc:	f003 031f 	and.w	r3, r3, #31
 80063d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	58024400 	.word	0x58024400
 80063dc:	0800928c 	.word	0x0800928c

080063e0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b089      	sub	sp, #36	@ 0x24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80063e8:	4ba1      	ldr	r3, [pc, #644]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ec:	f003 0303 	and.w	r3, r3, #3
 80063f0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80063f2:	4b9f      	ldr	r3, [pc, #636]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f6:	0b1b      	lsrs	r3, r3, #12
 80063f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80063fc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80063fe:	4b9c      	ldr	r3, [pc, #624]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006402:	091b      	lsrs	r3, r3, #4
 8006404:	f003 0301 	and.w	r3, r3, #1
 8006408:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800640a:	4b99      	ldr	r3, [pc, #612]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800640c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800640e:	08db      	lsrs	r3, r3, #3
 8006410:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006414:	693a      	ldr	r2, [r7, #16]
 8006416:	fb02 f303 	mul.w	r3, r2, r3
 800641a:	ee07 3a90 	vmov	s15, r3
 800641e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006422:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	2b00      	cmp	r3, #0
 800642a:	f000 8111 	beq.w	8006650 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	2b02      	cmp	r3, #2
 8006432:	f000 8083 	beq.w	800653c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	2b02      	cmp	r3, #2
 800643a:	f200 80a1 	bhi.w	8006580 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d003      	beq.n	800644c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006444:	69bb      	ldr	r3, [r7, #24]
 8006446:	2b01      	cmp	r3, #1
 8006448:	d056      	beq.n	80064f8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800644a:	e099      	b.n	8006580 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800644c:	4b88      	ldr	r3, [pc, #544]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 0320 	and.w	r3, r3, #32
 8006454:	2b00      	cmp	r3, #0
 8006456:	d02d      	beq.n	80064b4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006458:	4b85      	ldr	r3, [pc, #532]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	08db      	lsrs	r3, r3, #3
 800645e:	f003 0303 	and.w	r3, r3, #3
 8006462:	4a84      	ldr	r2, [pc, #528]	@ (8006674 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006464:	fa22 f303 	lsr.w	r3, r2, r3
 8006468:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	ee07 3a90 	vmov	s15, r3
 8006470:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	ee07 3a90 	vmov	s15, r3
 800647a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800647e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006482:	4b7b      	ldr	r3, [pc, #492]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800648a:	ee07 3a90 	vmov	s15, r3
 800648e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006492:	ed97 6a03 	vldr	s12, [r7, #12]
 8006496:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006678 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800649a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800649e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80064b2:	e087      	b.n	80065c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	ee07 3a90 	vmov	s15, r3
 80064ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064be:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800667c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80064c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064c6:	4b6a      	ldr	r3, [pc, #424]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064ce:	ee07 3a90 	vmov	s15, r3
 80064d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80064da:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006678 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80064de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064f6:	e065      	b.n	80065c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	ee07 3a90 	vmov	s15, r3
 80064fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006502:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006680 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800650a:	4b59      	ldr	r3, [pc, #356]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800650c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800650e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006512:	ee07 3a90 	vmov	s15, r3
 8006516:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800651a:	ed97 6a03 	vldr	s12, [r7, #12]
 800651e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006678 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006522:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006526:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800652a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800652e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006536:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800653a:	e043      	b.n	80065c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	ee07 3a90 	vmov	s15, r3
 8006542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006546:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006684 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800654a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800654e:	4b48      	ldr	r3, [pc, #288]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006556:	ee07 3a90 	vmov	s15, r3
 800655a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800655e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006562:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006678 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006566:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800656a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800656e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006572:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800657a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800657e:	e021      	b.n	80065c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	ee07 3a90 	vmov	s15, r3
 8006586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800658a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006680 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800658e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006592:	4b37      	ldr	r3, [pc, #220]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800659a:	ee07 3a90 	vmov	s15, r3
 800659e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80065a6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006678 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80065aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065c2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80065c4:	4b2a      	ldr	r3, [pc, #168]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c8:	0a5b      	lsrs	r3, r3, #9
 80065ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065ce:	ee07 3a90 	vmov	s15, r3
 80065d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80065de:	edd7 6a07 	vldr	s13, [r7, #28]
 80065e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065ea:	ee17 2a90 	vmov	r2, s15
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80065f2:	4b1f      	ldr	r3, [pc, #124]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f6:	0c1b      	lsrs	r3, r3, #16
 80065f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065fc:	ee07 3a90 	vmov	s15, r3
 8006600:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006604:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006608:	ee37 7a87 	vadd.f32	s14, s15, s14
 800660c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006610:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006614:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006618:	ee17 2a90 	vmov	r2, s15
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006620:	4b13      	ldr	r3, [pc, #76]	@ (8006670 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006624:	0e1b      	lsrs	r3, r3, #24
 8006626:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800662a:	ee07 3a90 	vmov	s15, r3
 800662e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006632:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006636:	ee37 7a87 	vadd.f32	s14, s15, s14
 800663a:	edd7 6a07 	vldr	s13, [r7, #28]
 800663e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006642:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006646:	ee17 2a90 	vmov	r2, s15
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800664e:	e008      	b.n	8006662 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	609a      	str	r2, [r3, #8]
}
 8006662:	bf00      	nop
 8006664:	3724      	adds	r7, #36	@ 0x24
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	58024400 	.word	0x58024400
 8006674:	03d09000 	.word	0x03d09000
 8006678:	46000000 	.word	0x46000000
 800667c:	4c742400 	.word	0x4c742400
 8006680:	4a742400 	.word	0x4a742400
 8006684:	4bc65d40 	.word	0x4bc65d40

08006688 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006688:	b480      	push	{r7}
 800668a:	b089      	sub	sp, #36	@ 0x24
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006690:	4ba1      	ldr	r3, [pc, #644]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006694:	f003 0303 	and.w	r3, r3, #3
 8006698:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800669a:	4b9f      	ldr	r3, [pc, #636]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800669c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800669e:	0d1b      	lsrs	r3, r3, #20
 80066a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066a4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80066a6:	4b9c      	ldr	r3, [pc, #624]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066aa:	0a1b      	lsrs	r3, r3, #8
 80066ac:	f003 0301 	and.w	r3, r3, #1
 80066b0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80066b2:	4b99      	ldr	r3, [pc, #612]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066b6:	08db      	lsrs	r3, r3, #3
 80066b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	fb02 f303 	mul.w	r3, r2, r3
 80066c2:	ee07 3a90 	vmov	s15, r3
 80066c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f000 8111 	beq.w	80068f8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80066d6:	69bb      	ldr	r3, [r7, #24]
 80066d8:	2b02      	cmp	r3, #2
 80066da:	f000 8083 	beq.w	80067e4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	f200 80a1 	bhi.w	8006828 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d003      	beq.n	80066f4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d056      	beq.n	80067a0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80066f2:	e099      	b.n	8006828 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066f4:	4b88      	ldr	r3, [pc, #544]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0320 	and.w	r3, r3, #32
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d02d      	beq.n	800675c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006700:	4b85      	ldr	r3, [pc, #532]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	08db      	lsrs	r3, r3, #3
 8006706:	f003 0303 	and.w	r3, r3, #3
 800670a:	4a84      	ldr	r2, [pc, #528]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800670c:	fa22 f303 	lsr.w	r3, r2, r3
 8006710:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	ee07 3a90 	vmov	s15, r3
 8006718:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	ee07 3a90 	vmov	s15, r3
 8006722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006726:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800672a:	4b7b      	ldr	r3, [pc, #492]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800672c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800672e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006732:	ee07 3a90 	vmov	s15, r3
 8006736:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800673a:	ed97 6a03 	vldr	s12, [r7, #12]
 800673e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006920 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006742:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006746:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800674a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800674e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006756:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800675a:	e087      	b.n	800686c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	ee07 3a90 	vmov	s15, r3
 8006762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006766:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006924 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800676a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800676e:	4b6a      	ldr	r3, [pc, #424]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006776:	ee07 3a90 	vmov	s15, r3
 800677a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800677e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006782:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006920 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006786:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800678a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800678e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006792:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800679a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800679e:	e065      	b.n	800686c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	ee07 3a90 	vmov	s15, r3
 80067a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067aa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006928 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80067ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067b2:	4b59      	ldr	r3, [pc, #356]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80067b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067ba:	ee07 3a90 	vmov	s15, r3
 80067be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80067c6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006920 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80067ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067e2:	e043      	b.n	800686c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	ee07 3a90 	vmov	s15, r3
 80067ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800692c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80067f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067f6:	4b48      	ldr	r3, [pc, #288]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80067f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067fe:	ee07 3a90 	vmov	s15, r3
 8006802:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006806:	ed97 6a03 	vldr	s12, [r7, #12]
 800680a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006920 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800680e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006812:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006816:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800681a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800681e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006822:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006826:	e021      	b.n	800686c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	ee07 3a90 	vmov	s15, r3
 800682e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006832:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006928 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006836:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800683a:	4b37      	ldr	r3, [pc, #220]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800683c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800683e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006842:	ee07 3a90 	vmov	s15, r3
 8006846:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800684a:	ed97 6a03 	vldr	s12, [r7, #12]
 800684e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006920 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006852:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006856:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800685a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800685e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006862:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006866:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800686a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800686c:	4b2a      	ldr	r3, [pc, #168]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800686e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006870:	0a5b      	lsrs	r3, r3, #9
 8006872:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006876:	ee07 3a90 	vmov	s15, r3
 800687a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800687e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006882:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006886:	edd7 6a07 	vldr	s13, [r7, #28]
 800688a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800688e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006892:	ee17 2a90 	vmov	r2, s15
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800689a:	4b1f      	ldr	r3, [pc, #124]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800689c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800689e:	0c1b      	lsrs	r3, r3, #16
 80068a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068a4:	ee07 3a90 	vmov	s15, r3
 80068a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80068b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068c0:	ee17 2a90 	vmov	r2, s15
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80068c8:	4b13      	ldr	r3, [pc, #76]	@ (8006918 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068cc:	0e1b      	lsrs	r3, r3, #24
 80068ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068d2:	ee07 3a90 	vmov	s15, r3
 80068d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80068e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068ee:	ee17 2a90 	vmov	r2, s15
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80068f6:	e008      	b.n	800690a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2200      	movs	r2, #0
 8006908:	609a      	str	r2, [r3, #8]
}
 800690a:	bf00      	nop
 800690c:	3724      	adds	r7, #36	@ 0x24
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr
 8006916:	bf00      	nop
 8006918:	58024400 	.word	0x58024400
 800691c:	03d09000 	.word	0x03d09000
 8006920:	46000000 	.word	0x46000000
 8006924:	4c742400 	.word	0x4c742400
 8006928:	4a742400 	.word	0x4a742400
 800692c:	4bc65d40 	.word	0x4bc65d40

08006930 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006930:	b480      	push	{r7}
 8006932:	b089      	sub	sp, #36	@ 0x24
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006938:	4ba0      	ldr	r3, [pc, #640]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800693a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800693c:	f003 0303 	and.w	r3, r3, #3
 8006940:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006942:	4b9e      	ldr	r3, [pc, #632]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006946:	091b      	lsrs	r3, r3, #4
 8006948:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800694c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800694e:	4b9b      	ldr	r3, [pc, #620]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006958:	4b98      	ldr	r3, [pc, #608]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800695a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800695c:	08db      	lsrs	r3, r3, #3
 800695e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006962:	693a      	ldr	r2, [r7, #16]
 8006964:	fb02 f303 	mul.w	r3, r2, r3
 8006968:	ee07 3a90 	vmov	s15, r3
 800696c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006970:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	2b00      	cmp	r3, #0
 8006978:	f000 8111 	beq.w	8006b9e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800697c:	69bb      	ldr	r3, [r7, #24]
 800697e:	2b02      	cmp	r3, #2
 8006980:	f000 8083 	beq.w	8006a8a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	2b02      	cmp	r3, #2
 8006988:	f200 80a1 	bhi.w	8006ace <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d003      	beq.n	800699a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d056      	beq.n	8006a46 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006998:	e099      	b.n	8006ace <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800699a:	4b88      	ldr	r3, [pc, #544]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0320 	and.w	r3, r3, #32
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d02d      	beq.n	8006a02 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069a6:	4b85      	ldr	r3, [pc, #532]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	08db      	lsrs	r3, r3, #3
 80069ac:	f003 0303 	and.w	r3, r3, #3
 80069b0:	4a83      	ldr	r2, [pc, #524]	@ (8006bc0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80069b2:	fa22 f303 	lsr.w	r3, r2, r3
 80069b6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	ee07 3a90 	vmov	s15, r3
 80069be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	ee07 3a90 	vmov	s15, r3
 80069c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069d0:	4b7a      	ldr	r3, [pc, #488]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80069d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069d8:	ee07 3a90 	vmov	s15, r3
 80069dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069e0:	ed97 6a03 	vldr	s12, [r7, #12]
 80069e4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8006bc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80069e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069fc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006a00:	e087      	b.n	8006b12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	ee07 3a90 	vmov	s15, r3
 8006a08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a0c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8006bc8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006a10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a14:	4b69      	ldr	r3, [pc, #420]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a1c:	ee07 3a90 	vmov	s15, r3
 8006a20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a24:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a28:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8006bc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006a2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a40:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a44:	e065      	b.n	8006b12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	ee07 3a90 	vmov	s15, r3
 8006a4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a50:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8006bcc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006a54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a58:	4b58      	ldr	r3, [pc, #352]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a60:	ee07 3a90 	vmov	s15, r3
 8006a64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a68:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a6c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8006bc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006a70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a84:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a88:	e043      	b.n	8006b12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	ee07 3a90 	vmov	s15, r3
 8006a90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a94:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8006bd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8006a98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a9c:	4b47      	ldr	r3, [pc, #284]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aa4:	ee07 3a90 	vmov	s15, r3
 8006aa8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006aac:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ab0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8006bc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006ab4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ab8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006abc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ac0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ac4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ac8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006acc:	e021      	b.n	8006b12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	ee07 3a90 	vmov	s15, r3
 8006ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ad8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8006bc8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006adc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ae0:	4b36      	ldr	r3, [pc, #216]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ae8:	ee07 3a90 	vmov	s15, r3
 8006aec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006af0:	ed97 6a03 	vldr	s12, [r7, #12]
 8006af4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006bc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006af8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006afc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b0c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b10:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006b12:	4b2a      	ldr	r3, [pc, #168]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b16:	0a5b      	lsrs	r3, r3, #9
 8006b18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b1c:	ee07 3a90 	vmov	s15, r3
 8006b20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b38:	ee17 2a90 	vmov	r2, s15
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006b40:	4b1e      	ldr	r3, [pc, #120]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b44:	0c1b      	lsrs	r3, r3, #16
 8006b46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b4a:	ee07 3a90 	vmov	s15, r3
 8006b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b66:	ee17 2a90 	vmov	r2, s15
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006b6e:	4b13      	ldr	r3, [pc, #76]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b72:	0e1b      	lsrs	r3, r3, #24
 8006b74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b78:	ee07 3a90 	vmov	s15, r3
 8006b7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b88:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b94:	ee17 2a90 	vmov	r2, s15
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006b9c:	e008      	b.n	8006bb0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	609a      	str	r2, [r3, #8]
}
 8006bb0:	bf00      	nop
 8006bb2:	3724      	adds	r7, #36	@ 0x24
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr
 8006bbc:	58024400 	.word	0x58024400
 8006bc0:	03d09000 	.word	0x03d09000
 8006bc4:	46000000 	.word	0x46000000
 8006bc8:	4c742400 	.word	0x4c742400
 8006bcc:	4a742400 	.word	0x4a742400
 8006bd0:	4bc65d40 	.word	0x4bc65d40

08006bd4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006bde:	2300      	movs	r3, #0
 8006be0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006be2:	4b53      	ldr	r3, [pc, #332]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006be6:	f003 0303 	and.w	r3, r3, #3
 8006bea:	2b03      	cmp	r3, #3
 8006bec:	d101      	bne.n	8006bf2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e099      	b.n	8006d26 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006bf2:	4b4f      	ldr	r3, [pc, #316]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a4e      	ldr	r2, [pc, #312]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006bf8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006bfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bfe:	f7fb f815 	bl	8001c2c <HAL_GetTick>
 8006c02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006c04:	e008      	b.n	8006c18 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006c06:	f7fb f811 	bl	8001c2c <HAL_GetTick>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	2b02      	cmp	r3, #2
 8006c12:	d901      	bls.n	8006c18 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	e086      	b.n	8006d26 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006c18:	4b45      	ldr	r3, [pc, #276]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d1f0      	bne.n	8006c06 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006c24:	4b42      	ldr	r3, [pc, #264]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c28:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	031b      	lsls	r3, r3, #12
 8006c32:	493f      	ldr	r1, [pc, #252]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006c34:	4313      	orrs	r3, r2
 8006c36:	628b      	str	r3, [r1, #40]	@ 0x28
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	3b01      	subs	r3, #1
 8006c48:	025b      	lsls	r3, r3, #9
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	431a      	orrs	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	3b01      	subs	r3, #1
 8006c54:	041b      	lsls	r3, r3, #16
 8006c56:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006c5a:	431a      	orrs	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	691b      	ldr	r3, [r3, #16]
 8006c60:	3b01      	subs	r3, #1
 8006c62:	061b      	lsls	r3, r3, #24
 8006c64:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006c68:	4931      	ldr	r1, [pc, #196]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006c6e:	4b30      	ldr	r3, [pc, #192]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c72:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	695b      	ldr	r3, [r3, #20]
 8006c7a:	492d      	ldr	r1, [pc, #180]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006c80:	4b2b      	ldr	r3, [pc, #172]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c84:	f023 0220 	bic.w	r2, r3, #32
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	699b      	ldr	r3, [r3, #24]
 8006c8c:	4928      	ldr	r1, [pc, #160]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006c92:	4b27      	ldr	r3, [pc, #156]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c96:	4a26      	ldr	r2, [pc, #152]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006c98:	f023 0310 	bic.w	r3, r3, #16
 8006c9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006c9e:	4b24      	ldr	r3, [pc, #144]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006ca0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ca2:	4b24      	ldr	r3, [pc, #144]	@ (8006d34 <RCCEx_PLL2_Config+0x160>)
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	69d2      	ldr	r2, [r2, #28]
 8006caa:	00d2      	lsls	r2, r2, #3
 8006cac:	4920      	ldr	r1, [pc, #128]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cb6:	4a1e      	ldr	r2, [pc, #120]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006cb8:	f043 0310 	orr.w	r3, r3, #16
 8006cbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d106      	bne.n	8006cd2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc8:	4a19      	ldr	r2, [pc, #100]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006cca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006cce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006cd0:	e00f      	b.n	8006cf2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d106      	bne.n	8006ce6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006cd8:	4b15      	ldr	r3, [pc, #84]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cdc:	4a14      	ldr	r2, [pc, #80]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006cde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ce2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ce4:	e005      	b.n	8006cf2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006ce6:	4b12      	ldr	r3, [pc, #72]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cea:	4a11      	ldr	r2, [pc, #68]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006cec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006cf0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a0e      	ldr	r2, [pc, #56]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006cf8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006cfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cfe:	f7fa ff95 	bl	8001c2c <HAL_GetTick>
 8006d02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006d04:	e008      	b.n	8006d18 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006d06:	f7fa ff91 	bl	8001c2c <HAL_GetTick>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	d901      	bls.n	8006d18 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e006      	b.n	8006d26 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006d18:	4b05      	ldr	r3, [pc, #20]	@ (8006d30 <RCCEx_PLL2_Config+0x15c>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d0f0      	beq.n	8006d06 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	58024400 	.word	0x58024400
 8006d34:	ffff0007 	.word	0xffff0007

08006d38 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d42:	2300      	movs	r3, #0
 8006d44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006d46:	4b53      	ldr	r3, [pc, #332]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d4a:	f003 0303 	and.w	r3, r3, #3
 8006d4e:	2b03      	cmp	r3, #3
 8006d50:	d101      	bne.n	8006d56 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e099      	b.n	8006e8a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006d56:	4b4f      	ldr	r3, [pc, #316]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a4e      	ldr	r2, [pc, #312]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006d5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d62:	f7fa ff63 	bl	8001c2c <HAL_GetTick>
 8006d66:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006d68:	e008      	b.n	8006d7c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006d6a:	f7fa ff5f 	bl	8001c2c <HAL_GetTick>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	1ad3      	subs	r3, r2, r3
 8006d74:	2b02      	cmp	r3, #2
 8006d76:	d901      	bls.n	8006d7c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006d78:	2303      	movs	r3, #3
 8006d7a:	e086      	b.n	8006e8a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006d7c:	4b45      	ldr	r3, [pc, #276]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d1f0      	bne.n	8006d6a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006d88:	4b42      	ldr	r3, [pc, #264]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d8c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	051b      	lsls	r3, r3, #20
 8006d96:	493f      	ldr	r1, [pc, #252]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	628b      	str	r3, [r1, #40]	@ 0x28
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	3b01      	subs	r3, #1
 8006dac:	025b      	lsls	r3, r3, #9
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	431a      	orrs	r2, r3
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	3b01      	subs	r3, #1
 8006db8:	041b      	lsls	r3, r3, #16
 8006dba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006dbe:	431a      	orrs	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	3b01      	subs	r3, #1
 8006dc6:	061b      	lsls	r3, r3, #24
 8006dc8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006dcc:	4931      	ldr	r1, [pc, #196]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006dd2:	4b30      	ldr	r3, [pc, #192]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dd6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	695b      	ldr	r3, [r3, #20]
 8006dde:	492d      	ldr	r1, [pc, #180]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006de0:	4313      	orrs	r3, r2
 8006de2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006de4:	4b2b      	ldr	r3, [pc, #172]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	4928      	ldr	r1, [pc, #160]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006df2:	4313      	orrs	r3, r2
 8006df4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006df6:	4b27      	ldr	r3, [pc, #156]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dfa:	4a26      	ldr	r2, [pc, #152]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006dfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e00:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006e02:	4b24      	ldr	r3, [pc, #144]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e06:	4b24      	ldr	r3, [pc, #144]	@ (8006e98 <RCCEx_PLL3_Config+0x160>)
 8006e08:	4013      	ands	r3, r2
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	69d2      	ldr	r2, [r2, #28]
 8006e0e:	00d2      	lsls	r2, r2, #3
 8006e10:	4920      	ldr	r1, [pc, #128]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e12:	4313      	orrs	r3, r2
 8006e14:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006e16:	4b1f      	ldr	r3, [pc, #124]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e1a:	4a1e      	ldr	r2, [pc, #120]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d106      	bne.n	8006e36 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006e28:	4b1a      	ldr	r3, [pc, #104]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e2c:	4a19      	ldr	r2, [pc, #100]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006e32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006e34:	e00f      	b.n	8006e56 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d106      	bne.n	8006e4a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006e3c:	4b15      	ldr	r3, [pc, #84]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e40:	4a14      	ldr	r2, [pc, #80]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e42:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006e46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006e48:	e005      	b.n	8006e56 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006e4a:	4b12      	ldr	r3, [pc, #72]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e4e:	4a11      	ldr	r2, [pc, #68]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e54:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006e56:	4b0f      	ldr	r3, [pc, #60]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a0e      	ldr	r2, [pc, #56]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e62:	f7fa fee3 	bl	8001c2c <HAL_GetTick>
 8006e66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006e68:	e008      	b.n	8006e7c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006e6a:	f7fa fedf 	bl	8001c2c <HAL_GetTick>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	d901      	bls.n	8006e7c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e006      	b.n	8006e8a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006e7c:	4b05      	ldr	r3, [pc, #20]	@ (8006e94 <RCCEx_PLL3_Config+0x15c>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d0f0      	beq.n	8006e6a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3710      	adds	r7, #16
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	58024400 	.word	0x58024400
 8006e98:	ffff0007 	.word	0xffff0007

08006e9c <HAL_SMBUS_Init>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d101      	bne.n	8006eae <HAL_SMBUS_Init+0x12>
  {
    return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e0a8      	b.n	8007000 <HAL_SMBUS_Init+0x164>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d106      	bne.n	8006ec4 <HAL_SMBUS_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f7fa faa4 	bl	800140c <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f022 0201 	bic.w	r2, r2, #1
 8006ed8:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx TIMINGR Configuration ------------------------*/
  /* Configure SMBUSx: Frequency range */
  hsmbus->Instance->TIMINGR = hsmbus->Init.Timing & TIMING_CLEAR_MASK;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	685a      	ldr	r2, [r3, #4]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006ee6:	611a      	str	r2, [r3, #16]

  /*---------------------------- SMBUSx TIMEOUTR Configuration ------------------------*/
  /* Configure SMBUSx: Bus Timeout  */
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TIMOUTEN;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	695a      	ldr	r2, [r3, #20]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ef6:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TEXTEN;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	695a      	ldr	r2, [r3, #20]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006f06:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR = hsmbus->Init.SMBusTimeout;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006f10:	615a      	str	r2, [r3, #20]

  /*---------------------------- SMBUSx OAR1 Configuration -----------------------*/
  /* Configure SMBUSx: Own Address1 and ack own address1 mode */
  hsmbus->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	689a      	ldr	r2, [r3, #8]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006f20:	609a      	str	r2, [r3, #8]

  if (hsmbus->Init.OwnAddress1 != 0UL)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d012      	beq.n	8006f50 <HAL_SMBUS_Init+0xb4>
  {
    if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_7BIT)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	691b      	ldr	r3, [r3, #16]
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	d107      	bne.n	8006f42 <HAL_SMBUS_Init+0xa6>
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | hsmbus->Init.OwnAddress1);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	68da      	ldr	r2, [r3, #12]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f3e:	609a      	str	r2, [r3, #8]
 8006f40:	e006      	b.n	8006f50 <HAL_SMBUS_Init+0xb4>
    }
    else /* SMBUS_ADDRESSINGMODE_10BIT */
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hsmbus->Init.OwnAddress1);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	68da      	ldr	r2, [r3, #12]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006f4e:	609a      	str	r2, [r3, #8]
    }
  }

  /*---------------------------- SMBUSx CR2 Configuration ------------------------*/
  /* Configure SMBUSx: Addressing Master mode */
  if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_10BIT)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	691b      	ldr	r3, [r3, #16]
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	d104      	bne.n	8006f62 <HAL_SMBUS_Init+0xc6>
  {
    hsmbus->Instance->CR2 = (I2C_CR2_ADD10);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f60:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process) */
  /* AUTOEND and NACK bit will be manage during Transfer process */
  hsmbus->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	6859      	ldr	r1, [r3, #4]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	4b26      	ldr	r3, [pc, #152]	@ (8007008 <HAL_SMBUS_Init+0x16c>)
 8006f6e:	430b      	orrs	r3, r1
 8006f70:	6053      	str	r3, [r2, #4]

  /*---------------------------- SMBUSx OAR2 Configuration -----------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	695a      	ldr	r2, [r3, #20]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	699b      	ldr	r3, [r3, #24]
 8006f7a:	ea42 0103 	orr.w	r1, r2, r3
                            (hsmbus->Init.OwnAddress2Masks << 8U));
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	69db      	ldr	r3, [r3, #28]
 8006f82:	021a      	lsls	r2, r3, #8
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	430a      	orrs	r2, r1
 8006f8a:	60da      	str	r2, [r3, #12]

  /*---------------------------- SMBUSx CR1 Configuration ------------------------*/
  /* Configure SMBUSx: Generalcall and NoStretch mode */
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6a1a      	ldr	r2, [r3, #32]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f94:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8006f9a:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa0:	ea42 0103 	orr.w	r1, r2, r3
                           hsmbus->Init.AnalogFilter);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	689a      	ldr	r2, [r3, #8]
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8006fac:	430a      	orrs	r2, r1
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8006fae:	601a      	str	r2, [r3, #0]

  /* Enable Slave Byte Control only in case of Packet Error Check is enabled
     and SMBUS Peripheral is set in Slave mode */
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006fb8:	d110      	bne.n	8006fdc <HAL_SMBUS_Init+0x140>
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d004      	beq.n	8006fcc <HAL_SMBUS_Init+0x130>
       (hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 8006fc6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006fca:	d107      	bne.n	8006fdc <HAL_SMBUS_Init+0x140>
  {
    hsmbus->Instance->CR1 |= I2C_CR1_SBC;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006fda:	601a      	str	r2, [r3, #0]
  }

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	681a      	ldr	r2, [r3, #0]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f042 0201 	orr.w	r2, r2, #1
 8006fea:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	641a      	str	r2, [r3, #64]	@ 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	649a      	str	r2, [r3, #72]	@ 0x48

  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3708      	adds	r7, #8
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	02008000 	.word	0x02008000

0800700c <HAL_SMBUS_ConfigDigitalFilter>:
  *                the configuration information for the specified SMBUS.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_ConfigDigitalFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t DigitalFilter)
{
 800700c:	b480      	push	{r7}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance));
  assert_param(IS_SMBUS_DIGITAL_FILTER(DigitalFilter));

  if (hsmbus->State == HAL_SMBUS_STATE_READY)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800701a:	2b01      	cmp	r3, #1
 800701c:	d137      	bne.n	800708e <HAL_SMBUS_ConfigDigitalFilter+0x82>
  {
    /* Process Locked */
    __HAL_LOCK(hsmbus);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007024:	2b01      	cmp	r3, #1
 8007026:	d101      	bne.n	800702c <HAL_SMBUS_ConfigDigitalFilter+0x20>
 8007028:	2302      	movs	r3, #2
 800702a:	e031      	b.n	8007090 <HAL_SMBUS_ConfigDigitalFilter+0x84>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2202      	movs	r2, #2
 8007038:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Disable the selected SMBUS peripheral */
    __HAL_SMBUS_DISABLE(hsmbus);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f022 0201 	bic.w	r2, r2, #1
 8007048:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hsmbus->Instance->CR1;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	60fb      	str	r3, [r7, #12]

    /* Reset I2C DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007058:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << I2C_CR1_DNF_Pos;
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	021b      	lsls	r3, r3, #8
 800705e:	68fa      	ldr	r2, [r7, #12]
 8007060:	4313      	orrs	r3, r2
 8007062:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hsmbus->Instance->CR1 = tmpreg;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	601a      	str	r2, [r3, #0]

    __HAL_SMBUS_ENABLE(hsmbus);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f042 0201 	orr.w	r2, r2, #1
 800707a:	601a      	str	r2, [r3, #0]

    hsmbus->State = HAL_SMBUS_STATE_READY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Process Unlocked */
    __HAL_UNLOCK(hsmbus);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    return HAL_OK;
 800708a:	2300      	movs	r3, #0
 800708c:	e000      	b.n	8007090 <HAL_SMBUS_ConfigDigitalFilter+0x84>
  }
  else
  {
    return HAL_BUSY;
 800708e:	2302      	movs	r3, #2
  }
}
 8007090:	4618      	mov	r0, r3
 8007092:	3714      	adds	r7, #20
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d101      	bne.n	80070ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e10f      	b.n	80072ce <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a87      	ldr	r2, [pc, #540]	@ (80072d8 <HAL_SPI_Init+0x23c>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d00f      	beq.n	80070de <HAL_SPI_Init+0x42>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a86      	ldr	r2, [pc, #536]	@ (80072dc <HAL_SPI_Init+0x240>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d00a      	beq.n	80070de <HAL_SPI_Init+0x42>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a84      	ldr	r2, [pc, #528]	@ (80072e0 <HAL_SPI_Init+0x244>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d005      	beq.n	80070de <HAL_SPI_Init+0x42>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	2b0f      	cmp	r3, #15
 80070d8:	d901      	bls.n	80070de <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e0f7      	b.n	80072ce <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 f900 	bl	80072e4 <SPI_GetPacketSize>
 80070e4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a7b      	ldr	r2, [pc, #492]	@ (80072d8 <HAL_SPI_Init+0x23c>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d00c      	beq.n	800710a <HAL_SPI_Init+0x6e>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a79      	ldr	r2, [pc, #484]	@ (80072dc <HAL_SPI_Init+0x240>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d007      	beq.n	800710a <HAL_SPI_Init+0x6e>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a78      	ldr	r2, [pc, #480]	@ (80072e0 <HAL_SPI_Init+0x244>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d002      	beq.n	800710a <HAL_SPI_Init+0x6e>
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2b08      	cmp	r3, #8
 8007108:	d811      	bhi.n	800712e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800710e:	4a72      	ldr	r2, [pc, #456]	@ (80072d8 <HAL_SPI_Init+0x23c>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d009      	beq.n	8007128 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a70      	ldr	r2, [pc, #448]	@ (80072dc <HAL_SPI_Init+0x240>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d004      	beq.n	8007128 <HAL_SPI_Init+0x8c>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a6f      	ldr	r2, [pc, #444]	@ (80072e0 <HAL_SPI_Init+0x244>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d104      	bne.n	8007132 <HAL_SPI_Init+0x96>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2b10      	cmp	r3, #16
 800712c:	d901      	bls.n	8007132 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	e0cd      	b.n	80072ce <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007138:	b2db      	uxtb	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d106      	bne.n	800714c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f7fa f9c8 	bl	80014dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2202      	movs	r2, #2
 8007150:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f022 0201 	bic.w	r2, r2, #1
 8007162:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800716e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	699b      	ldr	r3, [r3, #24]
 8007174:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007178:	d119      	bne.n	80071ae <HAL_SPI_Init+0x112>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007182:	d103      	bne.n	800718c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007188:	2b00      	cmp	r3, #0
 800718a:	d008      	beq.n	800719e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007190:	2b00      	cmp	r3, #0
 8007192:	d10c      	bne.n	80071ae <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007198:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800719c:	d107      	bne.n	80071ae <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80071ac:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d00f      	beq.n	80071da <HAL_SPI_Init+0x13e>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	2b06      	cmp	r3, #6
 80071c0:	d90b      	bls.n	80071da <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	430a      	orrs	r2, r1
 80071d6:	601a      	str	r2, [r3, #0]
 80071d8:	e007      	b.n	80071ea <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80071e8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	69da      	ldr	r2, [r3, #28]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f2:	431a      	orrs	r2, r3
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	431a      	orrs	r2, r3
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071fc:	ea42 0103 	orr.w	r1, r2, r3
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	68da      	ldr	r2, [r3, #12]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	430a      	orrs	r2, r1
 800720a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007214:	431a      	orrs	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800721a:	431a      	orrs	r2, r3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	699b      	ldr	r3, [r3, #24]
 8007220:	431a      	orrs	r2, r3
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	431a      	orrs	r2, r3
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	695b      	ldr	r3, [r3, #20]
 800722c:	431a      	orrs	r2, r3
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	431a      	orrs	r2, r3
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	431a      	orrs	r2, r3
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800723e:	431a      	orrs	r2, r3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	431a      	orrs	r2, r3
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800724a:	ea42 0103 	orr.w	r1, r2, r3
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	430a      	orrs	r2, r1
 8007258:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d113      	bne.n	800728a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007274:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007288:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f022 0201 	bic.w	r2, r2, #1
 8007298:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00a      	beq.n	80072bc <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	430a      	orrs	r2, r1
 80072ba:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80072cc:	2300      	movs	r3, #0
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	40013000 	.word	0x40013000
 80072dc:	40003800 	.word	0x40003800
 80072e0:	40003c00 	.word	0x40003c00

080072e4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072f0:	095b      	lsrs	r3, r3, #5
 80072f2:	3301      	adds	r3, #1
 80072f4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	68db      	ldr	r3, [r3, #12]
 80072fa:	3301      	adds	r3, #1
 80072fc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	3307      	adds	r3, #7
 8007302:	08db      	lsrs	r3, r3, #3
 8007304:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	68fa      	ldr	r2, [r7, #12]
 800730a:	fb02 f303 	mul.w	r3, r2, r3
}
 800730e:	4618      	mov	r0, r3
 8007310:	3714      	adds	r7, #20
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
	...

0800731c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d101      	bne.n	8007332 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	e03e      	b.n	80073b0 <HAL_SRAM_Init+0x94>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007338:	b2db      	uxtb	r3, r3
 800733a:	2b00      	cmp	r3, #0
 800733c:	d106      	bne.n	800734c <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f7fa facc 	bl	80018e4 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	3308      	adds	r3, #8
 8007354:	4619      	mov	r1, r3
 8007356:	4610      	mov	r0, r2
 8007358:	f001 fe4e 	bl	8008ff8 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6818      	ldr	r0, [r3, #0]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	461a      	mov	r2, r3
 8007366:	68b9      	ldr	r1, [r7, #8]
 8007368:	f001 fed6 	bl	8009118 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6858      	ldr	r0, [r3, #4]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	689a      	ldr	r2, [r3, #8]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007378:	6879      	ldr	r1, [r7, #4]
 800737a:	f001 ff17 	bl	80091ac <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	68fa      	ldr	r2, [r7, #12]
 8007384:	6892      	ldr	r2, [r2, #8]
 8007386:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68fa      	ldr	r2, [r7, #12]
 8007390:	6892      	ldr	r2, [r2, #8]
 8007392:	f041 0101 	orr.w	r1, r1, #1
 8007396:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800739a:	4b07      	ldr	r3, [pc, #28]	@ (80073b8 <HAL_SRAM_Init+0x9c>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a06      	ldr	r2, [pc, #24]	@ (80073b8 <HAL_SRAM_Init+0x9c>)
 80073a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80073a4:	6013      	str	r3, [r2, #0]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2201      	movs	r2, #1
 80073aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 80073ae:	2300      	movs	r3, #0
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3710      	adds	r7, #16
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	52004000 	.word	0x52004000

080073bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d101      	bne.n	80073ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	e049      	b.n	8007462 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d106      	bne.n	80073e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2200      	movs	r2, #0
 80073de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f7fa f908 	bl	80015f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2202      	movs	r2, #2
 80073ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	3304      	adds	r3, #4
 80073f8:	4619      	mov	r1, r3
 80073fa:	4610      	mov	r0, r2
 80073fc:	f000 f9aa 	bl	8007754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2201      	movs	r2, #1
 800741c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2201      	movs	r2, #1
 800742c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2201      	movs	r2, #1
 800743c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2201      	movs	r2, #1
 8007454:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007460:	2300      	movs	r3, #0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3708      	adds	r7, #8
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}

0800746a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800746a:	b580      	push	{r7, lr}
 800746c:	b082      	sub	sp, #8
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d101      	bne.n	800747c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	e049      	b.n	8007510 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007482:	b2db      	uxtb	r3, r3
 8007484:	2b00      	cmp	r3, #0
 8007486:	d106      	bne.n	8007496 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 f841 	bl	8007518 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2202      	movs	r2, #2
 800749a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	3304      	adds	r3, #4
 80074a6:	4619      	mov	r1, r3
 80074a8:	4610      	mov	r0, r2
 80074aa:	f000 f953 	bl	8007754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2201      	movs	r2, #1
 80074d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2201      	movs	r2, #1
 80074da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2201      	movs	r2, #1
 80074fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2201      	movs	r2, #1
 8007502:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2201      	movs	r2, #1
 800750a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800750e:	2300      	movs	r3, #0
}
 8007510:	4618      	mov	r0, r3
 8007512:	3708      	adds	r7, #8
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007538:	2300      	movs	r3, #0
 800753a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007542:	2b01      	cmp	r3, #1
 8007544:	d101      	bne.n	800754a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007546:	2302      	movs	r3, #2
 8007548:	e0ff      	b.n	800774a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2b14      	cmp	r3, #20
 8007556:	f200 80f0 	bhi.w	800773a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800755a:	a201      	add	r2, pc, #4	@ (adr r2, 8007560 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800755c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007560:	080075b5 	.word	0x080075b5
 8007564:	0800773b 	.word	0x0800773b
 8007568:	0800773b 	.word	0x0800773b
 800756c:	0800773b 	.word	0x0800773b
 8007570:	080075f5 	.word	0x080075f5
 8007574:	0800773b 	.word	0x0800773b
 8007578:	0800773b 	.word	0x0800773b
 800757c:	0800773b 	.word	0x0800773b
 8007580:	08007637 	.word	0x08007637
 8007584:	0800773b 	.word	0x0800773b
 8007588:	0800773b 	.word	0x0800773b
 800758c:	0800773b 	.word	0x0800773b
 8007590:	08007677 	.word	0x08007677
 8007594:	0800773b 	.word	0x0800773b
 8007598:	0800773b 	.word	0x0800773b
 800759c:	0800773b 	.word	0x0800773b
 80075a0:	080076b9 	.word	0x080076b9
 80075a4:	0800773b 	.word	0x0800773b
 80075a8:	0800773b 	.word	0x0800773b
 80075ac:	0800773b 	.word	0x0800773b
 80075b0:	080076f9 	.word	0x080076f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	68b9      	ldr	r1, [r7, #8]
 80075ba:	4618      	mov	r0, r3
 80075bc:	f000 f96a 	bl	8007894 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	699a      	ldr	r2, [r3, #24]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f042 0208 	orr.w	r2, r2, #8
 80075ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	699a      	ldr	r2, [r3, #24]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f022 0204 	bic.w	r2, r2, #4
 80075de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	6999      	ldr	r1, [r3, #24]
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	691a      	ldr	r2, [r3, #16]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	430a      	orrs	r2, r1
 80075f0:	619a      	str	r2, [r3, #24]
      break;
 80075f2:	e0a5      	b.n	8007740 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	68b9      	ldr	r1, [r7, #8]
 80075fa:	4618      	mov	r0, r3
 80075fc:	f000 f9da 	bl	80079b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	699a      	ldr	r2, [r3, #24]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800760e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	699a      	ldr	r2, [r3, #24]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800761e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	6999      	ldr	r1, [r3, #24]
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	021a      	lsls	r2, r3, #8
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	430a      	orrs	r2, r1
 8007632:	619a      	str	r2, [r3, #24]
      break;
 8007634:	e084      	b.n	8007740 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	68b9      	ldr	r1, [r7, #8]
 800763c:	4618      	mov	r0, r3
 800763e:	f000 fa43 	bl	8007ac8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	69da      	ldr	r2, [r3, #28]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f042 0208 	orr.w	r2, r2, #8
 8007650:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	69da      	ldr	r2, [r3, #28]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0204 	bic.w	r2, r2, #4
 8007660:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	69d9      	ldr	r1, [r3, #28]
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	691a      	ldr	r2, [r3, #16]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	430a      	orrs	r2, r1
 8007672:	61da      	str	r2, [r3, #28]
      break;
 8007674:	e064      	b.n	8007740 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	68b9      	ldr	r1, [r7, #8]
 800767c:	4618      	mov	r0, r3
 800767e:	f000 faab 	bl	8007bd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	69da      	ldr	r2, [r3, #28]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007690:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	69da      	ldr	r2, [r3, #28]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	69d9      	ldr	r1, [r3, #28]
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	021a      	lsls	r2, r3, #8
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	61da      	str	r2, [r3, #28]
      break;
 80076b6:	e043      	b.n	8007740 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68b9      	ldr	r1, [r7, #8]
 80076be:	4618      	mov	r0, r3
 80076c0:	f000 faf4 	bl	8007cac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f042 0208 	orr.w	r2, r2, #8
 80076d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f022 0204 	bic.w	r2, r2, #4
 80076e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	691a      	ldr	r2, [r3, #16]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	430a      	orrs	r2, r1
 80076f4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80076f6:	e023      	b.n	8007740 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68b9      	ldr	r1, [r7, #8]
 80076fe:	4618      	mov	r0, r3
 8007700:	f000 fb38 	bl	8007d74 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007712:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007722:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	021a      	lsls	r2, r3, #8
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	430a      	orrs	r2, r1
 8007736:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007738:	e002      	b.n	8007740 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	75fb      	strb	r3, [r7, #23]
      break;
 800773e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2200      	movs	r2, #0
 8007744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007748:	7dfb      	ldrb	r3, [r7, #23]
}
 800774a:	4618      	mov	r0, r3
 800774c:	3718      	adds	r7, #24
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop

08007754 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007754:	b480      	push	{r7}
 8007756:	b085      	sub	sp, #20
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a43      	ldr	r2, [pc, #268]	@ (8007874 <TIM_Base_SetConfig+0x120>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d013      	beq.n	8007794 <TIM_Base_SetConfig+0x40>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007772:	d00f      	beq.n	8007794 <TIM_Base_SetConfig+0x40>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	4a40      	ldr	r2, [pc, #256]	@ (8007878 <TIM_Base_SetConfig+0x124>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d00b      	beq.n	8007794 <TIM_Base_SetConfig+0x40>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	4a3f      	ldr	r2, [pc, #252]	@ (800787c <TIM_Base_SetConfig+0x128>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d007      	beq.n	8007794 <TIM_Base_SetConfig+0x40>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	4a3e      	ldr	r2, [pc, #248]	@ (8007880 <TIM_Base_SetConfig+0x12c>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d003      	beq.n	8007794 <TIM_Base_SetConfig+0x40>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	4a3d      	ldr	r2, [pc, #244]	@ (8007884 <TIM_Base_SetConfig+0x130>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d108      	bne.n	80077a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800779a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	68fa      	ldr	r2, [r7, #12]
 80077a2:	4313      	orrs	r3, r2
 80077a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	4a32      	ldr	r2, [pc, #200]	@ (8007874 <TIM_Base_SetConfig+0x120>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d01f      	beq.n	80077ee <TIM_Base_SetConfig+0x9a>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077b4:	d01b      	beq.n	80077ee <TIM_Base_SetConfig+0x9a>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a2f      	ldr	r2, [pc, #188]	@ (8007878 <TIM_Base_SetConfig+0x124>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d017      	beq.n	80077ee <TIM_Base_SetConfig+0x9a>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4a2e      	ldr	r2, [pc, #184]	@ (800787c <TIM_Base_SetConfig+0x128>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d013      	beq.n	80077ee <TIM_Base_SetConfig+0x9a>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007880 <TIM_Base_SetConfig+0x12c>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d00f      	beq.n	80077ee <TIM_Base_SetConfig+0x9a>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007884 <TIM_Base_SetConfig+0x130>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d00b      	beq.n	80077ee <TIM_Base_SetConfig+0x9a>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007888 <TIM_Base_SetConfig+0x134>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d007      	beq.n	80077ee <TIM_Base_SetConfig+0x9a>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a2a      	ldr	r2, [pc, #168]	@ (800788c <TIM_Base_SetConfig+0x138>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d003      	beq.n	80077ee <TIM_Base_SetConfig+0x9a>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a29      	ldr	r2, [pc, #164]	@ (8007890 <TIM_Base_SetConfig+0x13c>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d108      	bne.n	8007800 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	695b      	ldr	r3, [r3, #20]
 800780a:	4313      	orrs	r3, r2
 800780c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	689a      	ldr	r2, [r3, #8]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a14      	ldr	r2, [pc, #80]	@ (8007874 <TIM_Base_SetConfig+0x120>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d00f      	beq.n	8007846 <TIM_Base_SetConfig+0xf2>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a16      	ldr	r2, [pc, #88]	@ (8007884 <TIM_Base_SetConfig+0x130>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d00b      	beq.n	8007846 <TIM_Base_SetConfig+0xf2>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a15      	ldr	r2, [pc, #84]	@ (8007888 <TIM_Base_SetConfig+0x134>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d007      	beq.n	8007846 <TIM_Base_SetConfig+0xf2>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a14      	ldr	r2, [pc, #80]	@ (800788c <TIM_Base_SetConfig+0x138>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d003      	beq.n	8007846 <TIM_Base_SetConfig+0xf2>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a13      	ldr	r2, [pc, #76]	@ (8007890 <TIM_Base_SetConfig+0x13c>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d103      	bne.n	800784e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	691a      	ldr	r2, [r3, #16]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f043 0204 	orr.w	r2, r3, #4
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2201      	movs	r2, #1
 800785e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	68fa      	ldr	r2, [r7, #12]
 8007864:	601a      	str	r2, [r3, #0]
}
 8007866:	bf00      	nop
 8007868:	3714      	adds	r7, #20
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr
 8007872:	bf00      	nop
 8007874:	40010000 	.word	0x40010000
 8007878:	40000400 	.word	0x40000400
 800787c:	40000800 	.word	0x40000800
 8007880:	40000c00 	.word	0x40000c00
 8007884:	40010400 	.word	0x40010400
 8007888:	40014000 	.word	0x40014000
 800788c:	40014400 	.word	0x40014400
 8007890:	40014800 	.word	0x40014800

08007894 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007894:	b480      	push	{r7}
 8007896:	b087      	sub	sp, #28
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a1b      	ldr	r3, [r3, #32]
 80078a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a1b      	ldr	r3, [r3, #32]
 80078a8:	f023 0201 	bic.w	r2, r3, #1
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	699b      	ldr	r3, [r3, #24]
 80078ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	4b37      	ldr	r3, [pc, #220]	@ (800799c <TIM_OC1_SetConfig+0x108>)
 80078c0:	4013      	ands	r3, r2
 80078c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f023 0303 	bic.w	r3, r3, #3
 80078ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	68fa      	ldr	r2, [r7, #12]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f023 0302 	bic.w	r3, r3, #2
 80078dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	4a2d      	ldr	r2, [pc, #180]	@ (80079a0 <TIM_OC1_SetConfig+0x10c>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d00f      	beq.n	8007910 <TIM_OC1_SetConfig+0x7c>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	4a2c      	ldr	r2, [pc, #176]	@ (80079a4 <TIM_OC1_SetConfig+0x110>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d00b      	beq.n	8007910 <TIM_OC1_SetConfig+0x7c>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4a2b      	ldr	r2, [pc, #172]	@ (80079a8 <TIM_OC1_SetConfig+0x114>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d007      	beq.n	8007910 <TIM_OC1_SetConfig+0x7c>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a2a      	ldr	r2, [pc, #168]	@ (80079ac <TIM_OC1_SetConfig+0x118>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d003      	beq.n	8007910 <TIM_OC1_SetConfig+0x7c>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	4a29      	ldr	r2, [pc, #164]	@ (80079b0 <TIM_OC1_SetConfig+0x11c>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d10c      	bne.n	800792a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	f023 0308 	bic.w	r3, r3, #8
 8007916:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	697a      	ldr	r2, [r7, #20]
 800791e:	4313      	orrs	r3, r2
 8007920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f023 0304 	bic.w	r3, r3, #4
 8007928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a1c      	ldr	r2, [pc, #112]	@ (80079a0 <TIM_OC1_SetConfig+0x10c>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d00f      	beq.n	8007952 <TIM_OC1_SetConfig+0xbe>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	4a1b      	ldr	r2, [pc, #108]	@ (80079a4 <TIM_OC1_SetConfig+0x110>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d00b      	beq.n	8007952 <TIM_OC1_SetConfig+0xbe>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a1a      	ldr	r2, [pc, #104]	@ (80079a8 <TIM_OC1_SetConfig+0x114>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d007      	beq.n	8007952 <TIM_OC1_SetConfig+0xbe>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4a19      	ldr	r2, [pc, #100]	@ (80079ac <TIM_OC1_SetConfig+0x118>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d003      	beq.n	8007952 <TIM_OC1_SetConfig+0xbe>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a18      	ldr	r2, [pc, #96]	@ (80079b0 <TIM_OC1_SetConfig+0x11c>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d111      	bne.n	8007976 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007958:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007960:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	695b      	ldr	r3, [r3, #20]
 8007966:	693a      	ldr	r2, [r7, #16]
 8007968:	4313      	orrs	r3, r2
 800796a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	699b      	ldr	r3, [r3, #24]
 8007970:	693a      	ldr	r2, [r7, #16]
 8007972:	4313      	orrs	r3, r2
 8007974:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	693a      	ldr	r2, [r7, #16]
 800797a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	68fa      	ldr	r2, [r7, #12]
 8007980:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	685a      	ldr	r2, [r3, #4]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	697a      	ldr	r2, [r7, #20]
 800798e:	621a      	str	r2, [r3, #32]
}
 8007990:	bf00      	nop
 8007992:	371c      	adds	r7, #28
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr
 800799c:	fffeff8f 	.word	0xfffeff8f
 80079a0:	40010000 	.word	0x40010000
 80079a4:	40010400 	.word	0x40010400
 80079a8:	40014000 	.word	0x40014000
 80079ac:	40014400 	.word	0x40014400
 80079b0:	40014800 	.word	0x40014800

080079b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b087      	sub	sp, #28
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a1b      	ldr	r3, [r3, #32]
 80079c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a1b      	ldr	r3, [r3, #32]
 80079c8:	f023 0210 	bic.w	r2, r3, #16
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	4b34      	ldr	r3, [pc, #208]	@ (8007ab0 <TIM_OC2_SetConfig+0xfc>)
 80079e0:	4013      	ands	r3, r2
 80079e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	021b      	lsls	r3, r3, #8
 80079f2:	68fa      	ldr	r2, [r7, #12]
 80079f4:	4313      	orrs	r3, r2
 80079f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	f023 0320 	bic.w	r3, r3, #32
 80079fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	011b      	lsls	r3, r3, #4
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a29      	ldr	r2, [pc, #164]	@ (8007ab4 <TIM_OC2_SetConfig+0x100>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d003      	beq.n	8007a1c <TIM_OC2_SetConfig+0x68>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4a28      	ldr	r2, [pc, #160]	@ (8007ab8 <TIM_OC2_SetConfig+0x104>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d10d      	bne.n	8007a38 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	011b      	lsls	r3, r3, #4
 8007a2a:	697a      	ldr	r2, [r7, #20]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a1e      	ldr	r2, [pc, #120]	@ (8007ab4 <TIM_OC2_SetConfig+0x100>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d00f      	beq.n	8007a60 <TIM_OC2_SetConfig+0xac>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a1d      	ldr	r2, [pc, #116]	@ (8007ab8 <TIM_OC2_SetConfig+0x104>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d00b      	beq.n	8007a60 <TIM_OC2_SetConfig+0xac>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	4a1c      	ldr	r2, [pc, #112]	@ (8007abc <TIM_OC2_SetConfig+0x108>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d007      	beq.n	8007a60 <TIM_OC2_SetConfig+0xac>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a1b      	ldr	r2, [pc, #108]	@ (8007ac0 <TIM_OC2_SetConfig+0x10c>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d003      	beq.n	8007a60 <TIM_OC2_SetConfig+0xac>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	4a1a      	ldr	r2, [pc, #104]	@ (8007ac4 <TIM_OC2_SetConfig+0x110>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d113      	bne.n	8007a88 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	695b      	ldr	r3, [r3, #20]
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	693a      	ldr	r2, [r7, #16]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	699b      	ldr	r3, [r3, #24]
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	4313      	orrs	r3, r2
 8007a86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	693a      	ldr	r2, [r7, #16]
 8007a8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	68fa      	ldr	r2, [r7, #12]
 8007a92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	685a      	ldr	r2, [r3, #4]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	697a      	ldr	r2, [r7, #20]
 8007aa0:	621a      	str	r2, [r3, #32]
}
 8007aa2:	bf00      	nop
 8007aa4:	371c      	adds	r7, #28
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop
 8007ab0:	feff8fff 	.word	0xfeff8fff
 8007ab4:	40010000 	.word	0x40010000
 8007ab8:	40010400 	.word	0x40010400
 8007abc:	40014000 	.word	0x40014000
 8007ac0:	40014400 	.word	0x40014400
 8007ac4:	40014800 	.word	0x40014800

08007ac8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6a1b      	ldr	r3, [r3, #32]
 8007adc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	69db      	ldr	r3, [r3, #28]
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	4b33      	ldr	r3, [pc, #204]	@ (8007bc0 <TIM_OC3_SetConfig+0xf8>)
 8007af4:	4013      	ands	r3, r2
 8007af6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f023 0303 	bic.w	r3, r3, #3
 8007afe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	021b      	lsls	r3, r3, #8
 8007b18:	697a      	ldr	r2, [r7, #20]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	4a28      	ldr	r2, [pc, #160]	@ (8007bc4 <TIM_OC3_SetConfig+0xfc>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d003      	beq.n	8007b2e <TIM_OC3_SetConfig+0x66>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a27      	ldr	r2, [pc, #156]	@ (8007bc8 <TIM_OC3_SetConfig+0x100>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d10d      	bne.n	8007b4a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	68db      	ldr	r3, [r3, #12]
 8007b3a:	021b      	lsls	r3, r3, #8
 8007b3c:	697a      	ldr	r2, [r7, #20]
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8007bc4 <TIM_OC3_SetConfig+0xfc>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d00f      	beq.n	8007b72 <TIM_OC3_SetConfig+0xaa>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	4a1c      	ldr	r2, [pc, #112]	@ (8007bc8 <TIM_OC3_SetConfig+0x100>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d00b      	beq.n	8007b72 <TIM_OC3_SetConfig+0xaa>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8007bcc <TIM_OC3_SetConfig+0x104>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d007      	beq.n	8007b72 <TIM_OC3_SetConfig+0xaa>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4a1a      	ldr	r2, [pc, #104]	@ (8007bd0 <TIM_OC3_SetConfig+0x108>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d003      	beq.n	8007b72 <TIM_OC3_SetConfig+0xaa>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4a19      	ldr	r2, [pc, #100]	@ (8007bd4 <TIM_OC3_SetConfig+0x10c>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d113      	bne.n	8007b9a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	695b      	ldr	r3, [r3, #20]
 8007b86:	011b      	lsls	r3, r3, #4
 8007b88:	693a      	ldr	r2, [r7, #16]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	699b      	ldr	r3, [r3, #24]
 8007b92:	011b      	lsls	r3, r3, #4
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	693a      	ldr	r2, [r7, #16]
 8007b9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	685a      	ldr	r2, [r3, #4]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	697a      	ldr	r2, [r7, #20]
 8007bb2:	621a      	str	r2, [r3, #32]
}
 8007bb4:	bf00      	nop
 8007bb6:	371c      	adds	r7, #28
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr
 8007bc0:	fffeff8f 	.word	0xfffeff8f
 8007bc4:	40010000 	.word	0x40010000
 8007bc8:	40010400 	.word	0x40010400
 8007bcc:	40014000 	.word	0x40014000
 8007bd0:	40014400 	.word	0x40014400
 8007bd4:	40014800 	.word	0x40014800

08007bd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b087      	sub	sp, #28
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a1b      	ldr	r3, [r3, #32]
 8007be6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6a1b      	ldr	r3, [r3, #32]
 8007bec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	69db      	ldr	r3, [r3, #28]
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c00:	68fa      	ldr	r2, [r7, #12]
 8007c02:	4b24      	ldr	r3, [pc, #144]	@ (8007c94 <TIM_OC4_SetConfig+0xbc>)
 8007c04:	4013      	ands	r3, r2
 8007c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	021b      	lsls	r3, r3, #8
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	031b      	lsls	r3, r3, #12
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a19      	ldr	r2, [pc, #100]	@ (8007c98 <TIM_OC4_SetConfig+0xc0>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d00f      	beq.n	8007c58 <TIM_OC4_SetConfig+0x80>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a18      	ldr	r2, [pc, #96]	@ (8007c9c <TIM_OC4_SetConfig+0xc4>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d00b      	beq.n	8007c58 <TIM_OC4_SetConfig+0x80>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4a17      	ldr	r2, [pc, #92]	@ (8007ca0 <TIM_OC4_SetConfig+0xc8>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d007      	beq.n	8007c58 <TIM_OC4_SetConfig+0x80>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a16      	ldr	r2, [pc, #88]	@ (8007ca4 <TIM_OC4_SetConfig+0xcc>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d003      	beq.n	8007c58 <TIM_OC4_SetConfig+0x80>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a15      	ldr	r2, [pc, #84]	@ (8007ca8 <TIM_OC4_SetConfig+0xd0>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d109      	bne.n	8007c6c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	695b      	ldr	r3, [r3, #20]
 8007c64:	019b      	lsls	r3, r3, #6
 8007c66:	697a      	ldr	r2, [r7, #20]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	68fa      	ldr	r2, [r7, #12]
 8007c76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	685a      	ldr	r2, [r3, #4]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	693a      	ldr	r2, [r7, #16]
 8007c84:	621a      	str	r2, [r3, #32]
}
 8007c86:	bf00      	nop
 8007c88:	371c      	adds	r7, #28
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c90:	4770      	bx	lr
 8007c92:	bf00      	nop
 8007c94:	feff8fff 	.word	0xfeff8fff
 8007c98:	40010000 	.word	0x40010000
 8007c9c:	40010400 	.word	0x40010400
 8007ca0:	40014000 	.word	0x40014000
 8007ca4:	40014400 	.word	0x40014400
 8007ca8:	40014800 	.word	0x40014800

08007cac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b087      	sub	sp, #28
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a1b      	ldr	r3, [r3, #32]
 8007cba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6a1b      	ldr	r3, [r3, #32]
 8007cc0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007cd4:	68fa      	ldr	r2, [r7, #12]
 8007cd6:	4b21      	ldr	r3, [pc, #132]	@ (8007d5c <TIM_OC5_SetConfig+0xb0>)
 8007cd8:	4013      	ands	r3, r2
 8007cda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	68fa      	ldr	r2, [r7, #12]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007cec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	041b      	lsls	r3, r3, #16
 8007cf4:	693a      	ldr	r2, [r7, #16]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	4a18      	ldr	r2, [pc, #96]	@ (8007d60 <TIM_OC5_SetConfig+0xb4>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d00f      	beq.n	8007d22 <TIM_OC5_SetConfig+0x76>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	4a17      	ldr	r2, [pc, #92]	@ (8007d64 <TIM_OC5_SetConfig+0xb8>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d00b      	beq.n	8007d22 <TIM_OC5_SetConfig+0x76>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	4a16      	ldr	r2, [pc, #88]	@ (8007d68 <TIM_OC5_SetConfig+0xbc>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d007      	beq.n	8007d22 <TIM_OC5_SetConfig+0x76>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4a15      	ldr	r2, [pc, #84]	@ (8007d6c <TIM_OC5_SetConfig+0xc0>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d003      	beq.n	8007d22 <TIM_OC5_SetConfig+0x76>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	4a14      	ldr	r2, [pc, #80]	@ (8007d70 <TIM_OC5_SetConfig+0xc4>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d109      	bne.n	8007d36 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d28:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	695b      	ldr	r3, [r3, #20]
 8007d2e:	021b      	lsls	r3, r3, #8
 8007d30:	697a      	ldr	r2, [r7, #20]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	68fa      	ldr	r2, [r7, #12]
 8007d40:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	685a      	ldr	r2, [r3, #4]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	693a      	ldr	r2, [r7, #16]
 8007d4e:	621a      	str	r2, [r3, #32]
}
 8007d50:	bf00      	nop
 8007d52:	371c      	adds	r7, #28
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr
 8007d5c:	fffeff8f 	.word	0xfffeff8f
 8007d60:	40010000 	.word	0x40010000
 8007d64:	40010400 	.word	0x40010400
 8007d68:	40014000 	.word	0x40014000
 8007d6c:	40014400 	.word	0x40014400
 8007d70:	40014800 	.word	0x40014800

08007d74 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b087      	sub	sp, #28
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a1b      	ldr	r3, [r3, #32]
 8007d82:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6a1b      	ldr	r3, [r3, #32]
 8007d88:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d9c:	68fa      	ldr	r2, [r7, #12]
 8007d9e:	4b22      	ldr	r3, [pc, #136]	@ (8007e28 <TIM_OC6_SetConfig+0xb4>)
 8007da0:	4013      	ands	r3, r2
 8007da2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	021b      	lsls	r3, r3, #8
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	4313      	orrs	r3, r2
 8007dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007db6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	051b      	lsls	r3, r3, #20
 8007dbe:	693a      	ldr	r2, [r7, #16]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a19      	ldr	r2, [pc, #100]	@ (8007e2c <TIM_OC6_SetConfig+0xb8>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d00f      	beq.n	8007dec <TIM_OC6_SetConfig+0x78>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4a18      	ldr	r2, [pc, #96]	@ (8007e30 <TIM_OC6_SetConfig+0xbc>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d00b      	beq.n	8007dec <TIM_OC6_SetConfig+0x78>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a17      	ldr	r2, [pc, #92]	@ (8007e34 <TIM_OC6_SetConfig+0xc0>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d007      	beq.n	8007dec <TIM_OC6_SetConfig+0x78>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a16      	ldr	r2, [pc, #88]	@ (8007e38 <TIM_OC6_SetConfig+0xc4>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d003      	beq.n	8007dec <TIM_OC6_SetConfig+0x78>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	4a15      	ldr	r2, [pc, #84]	@ (8007e3c <TIM_OC6_SetConfig+0xc8>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d109      	bne.n	8007e00 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007df2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	695b      	ldr	r3, [r3, #20]
 8007df8:	029b      	lsls	r3, r3, #10
 8007dfa:	697a      	ldr	r2, [r7, #20]
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	697a      	ldr	r2, [r7, #20]
 8007e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	685a      	ldr	r2, [r3, #4]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	621a      	str	r2, [r3, #32]
}
 8007e1a:	bf00      	nop
 8007e1c:	371c      	adds	r7, #28
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	feff8fff 	.word	0xfeff8fff
 8007e2c:	40010000 	.word	0x40010000
 8007e30:	40010400 	.word	0x40010400
 8007e34:	40014000 	.word	0x40014000
 8007e38:	40014400 	.word	0x40014400
 8007e3c:	40014800 	.word	0x40014800

08007e40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b082      	sub	sp, #8
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d101      	bne.n	8007e52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	e042      	b.n	8007ed8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d106      	bne.n	8007e6a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f7f9 fc23 	bl	80016b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2224      	movs	r2, #36	@ 0x24
 8007e6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f022 0201 	bic.w	r2, r2, #1
 8007e80:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d002      	beq.n	8007e90 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 fd90 	bl	80089b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f000 f825 	bl	8007ee0 <UART_SetConfig>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d101      	bne.n	8007ea0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e01b      	b.n	8007ed8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	685a      	ldr	r2, [r3, #4]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007eae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	689a      	ldr	r2, [r3, #8]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ebe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f042 0201 	orr.w	r2, r2, #1
 8007ece:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 fe0f 	bl	8008af4 <UART_CheckIdleState>
 8007ed6:	4603      	mov	r3, r0
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3708      	adds	r7, #8
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}

08007ee0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ee0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ee4:	b092      	sub	sp, #72	@ 0x48
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007eea:	2300      	movs	r3, #0
 8007eec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	689a      	ldr	r2, [r3, #8]
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	691b      	ldr	r3, [r3, #16]
 8007ef8:	431a      	orrs	r2, r3
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	695b      	ldr	r3, [r3, #20]
 8007efe:	431a      	orrs	r2, r3
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	69db      	ldr	r3, [r3, #28]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	4bbe      	ldr	r3, [pc, #760]	@ (8008208 <UART_SetConfig+0x328>)
 8007f10:	4013      	ands	r3, r2
 8007f12:	697a      	ldr	r2, [r7, #20]
 8007f14:	6812      	ldr	r2, [r2, #0]
 8007f16:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007f18:	430b      	orrs	r3, r1
 8007f1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	68da      	ldr	r2, [r3, #12]
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	430a      	orrs	r2, r1
 8007f30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	699b      	ldr	r3, [r3, #24]
 8007f36:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4ab3      	ldr	r2, [pc, #716]	@ (800820c <UART_SetConfig+0x32c>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d004      	beq.n	8007f4c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	6a1b      	ldr	r3, [r3, #32]
 8007f46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	689a      	ldr	r2, [r3, #8]
 8007f52:	4baf      	ldr	r3, [pc, #700]	@ (8008210 <UART_SetConfig+0x330>)
 8007f54:	4013      	ands	r3, r2
 8007f56:	697a      	ldr	r2, [r7, #20]
 8007f58:	6812      	ldr	r2, [r2, #0]
 8007f5a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007f5c:	430b      	orrs	r3, r1
 8007f5e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f66:	f023 010f 	bic.w	r1, r3, #15
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	430a      	orrs	r2, r1
 8007f74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4aa6      	ldr	r2, [pc, #664]	@ (8008214 <UART_SetConfig+0x334>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d177      	bne.n	8008070 <UART_SetConfig+0x190>
 8007f80:	4ba5      	ldr	r3, [pc, #660]	@ (8008218 <UART_SetConfig+0x338>)
 8007f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f88:	2b28      	cmp	r3, #40	@ 0x28
 8007f8a:	d86d      	bhi.n	8008068 <UART_SetConfig+0x188>
 8007f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f94 <UART_SetConfig+0xb4>)
 8007f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f92:	bf00      	nop
 8007f94:	08008039 	.word	0x08008039
 8007f98:	08008069 	.word	0x08008069
 8007f9c:	08008069 	.word	0x08008069
 8007fa0:	08008069 	.word	0x08008069
 8007fa4:	08008069 	.word	0x08008069
 8007fa8:	08008069 	.word	0x08008069
 8007fac:	08008069 	.word	0x08008069
 8007fb0:	08008069 	.word	0x08008069
 8007fb4:	08008041 	.word	0x08008041
 8007fb8:	08008069 	.word	0x08008069
 8007fbc:	08008069 	.word	0x08008069
 8007fc0:	08008069 	.word	0x08008069
 8007fc4:	08008069 	.word	0x08008069
 8007fc8:	08008069 	.word	0x08008069
 8007fcc:	08008069 	.word	0x08008069
 8007fd0:	08008069 	.word	0x08008069
 8007fd4:	08008049 	.word	0x08008049
 8007fd8:	08008069 	.word	0x08008069
 8007fdc:	08008069 	.word	0x08008069
 8007fe0:	08008069 	.word	0x08008069
 8007fe4:	08008069 	.word	0x08008069
 8007fe8:	08008069 	.word	0x08008069
 8007fec:	08008069 	.word	0x08008069
 8007ff0:	08008069 	.word	0x08008069
 8007ff4:	08008051 	.word	0x08008051
 8007ff8:	08008069 	.word	0x08008069
 8007ffc:	08008069 	.word	0x08008069
 8008000:	08008069 	.word	0x08008069
 8008004:	08008069 	.word	0x08008069
 8008008:	08008069 	.word	0x08008069
 800800c:	08008069 	.word	0x08008069
 8008010:	08008069 	.word	0x08008069
 8008014:	08008059 	.word	0x08008059
 8008018:	08008069 	.word	0x08008069
 800801c:	08008069 	.word	0x08008069
 8008020:	08008069 	.word	0x08008069
 8008024:	08008069 	.word	0x08008069
 8008028:	08008069 	.word	0x08008069
 800802c:	08008069 	.word	0x08008069
 8008030:	08008069 	.word	0x08008069
 8008034:	08008061 	.word	0x08008061
 8008038:	2301      	movs	r3, #1
 800803a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803e:	e222      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008040:	2304      	movs	r3, #4
 8008042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008046:	e21e      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008048:	2308      	movs	r3, #8
 800804a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800804e:	e21a      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008050:	2310      	movs	r3, #16
 8008052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008056:	e216      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008058:	2320      	movs	r3, #32
 800805a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800805e:	e212      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008060:	2340      	movs	r3, #64	@ 0x40
 8008062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008066:	e20e      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008068:	2380      	movs	r3, #128	@ 0x80
 800806a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800806e:	e20a      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a69      	ldr	r2, [pc, #420]	@ (800821c <UART_SetConfig+0x33c>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d130      	bne.n	80080dc <UART_SetConfig+0x1fc>
 800807a:	4b67      	ldr	r3, [pc, #412]	@ (8008218 <UART_SetConfig+0x338>)
 800807c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800807e:	f003 0307 	and.w	r3, r3, #7
 8008082:	2b05      	cmp	r3, #5
 8008084:	d826      	bhi.n	80080d4 <UART_SetConfig+0x1f4>
 8008086:	a201      	add	r2, pc, #4	@ (adr r2, 800808c <UART_SetConfig+0x1ac>)
 8008088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800808c:	080080a5 	.word	0x080080a5
 8008090:	080080ad 	.word	0x080080ad
 8008094:	080080b5 	.word	0x080080b5
 8008098:	080080bd 	.word	0x080080bd
 800809c:	080080c5 	.word	0x080080c5
 80080a0:	080080cd 	.word	0x080080cd
 80080a4:	2300      	movs	r3, #0
 80080a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080aa:	e1ec      	b.n	8008486 <UART_SetConfig+0x5a6>
 80080ac:	2304      	movs	r3, #4
 80080ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080b2:	e1e8      	b.n	8008486 <UART_SetConfig+0x5a6>
 80080b4:	2308      	movs	r3, #8
 80080b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ba:	e1e4      	b.n	8008486 <UART_SetConfig+0x5a6>
 80080bc:	2310      	movs	r3, #16
 80080be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080c2:	e1e0      	b.n	8008486 <UART_SetConfig+0x5a6>
 80080c4:	2320      	movs	r3, #32
 80080c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ca:	e1dc      	b.n	8008486 <UART_SetConfig+0x5a6>
 80080cc:	2340      	movs	r3, #64	@ 0x40
 80080ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080d2:	e1d8      	b.n	8008486 <UART_SetConfig+0x5a6>
 80080d4:	2380      	movs	r3, #128	@ 0x80
 80080d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080da:	e1d4      	b.n	8008486 <UART_SetConfig+0x5a6>
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a4f      	ldr	r2, [pc, #316]	@ (8008220 <UART_SetConfig+0x340>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d130      	bne.n	8008148 <UART_SetConfig+0x268>
 80080e6:	4b4c      	ldr	r3, [pc, #304]	@ (8008218 <UART_SetConfig+0x338>)
 80080e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ea:	f003 0307 	and.w	r3, r3, #7
 80080ee:	2b05      	cmp	r3, #5
 80080f0:	d826      	bhi.n	8008140 <UART_SetConfig+0x260>
 80080f2:	a201      	add	r2, pc, #4	@ (adr r2, 80080f8 <UART_SetConfig+0x218>)
 80080f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080f8:	08008111 	.word	0x08008111
 80080fc:	08008119 	.word	0x08008119
 8008100:	08008121 	.word	0x08008121
 8008104:	08008129 	.word	0x08008129
 8008108:	08008131 	.word	0x08008131
 800810c:	08008139 	.word	0x08008139
 8008110:	2300      	movs	r3, #0
 8008112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008116:	e1b6      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008118:	2304      	movs	r3, #4
 800811a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800811e:	e1b2      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008120:	2308      	movs	r3, #8
 8008122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008126:	e1ae      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008128:	2310      	movs	r3, #16
 800812a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800812e:	e1aa      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008130:	2320      	movs	r3, #32
 8008132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008136:	e1a6      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008138:	2340      	movs	r3, #64	@ 0x40
 800813a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800813e:	e1a2      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008140:	2380      	movs	r3, #128	@ 0x80
 8008142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008146:	e19e      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a35      	ldr	r2, [pc, #212]	@ (8008224 <UART_SetConfig+0x344>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d130      	bne.n	80081b4 <UART_SetConfig+0x2d4>
 8008152:	4b31      	ldr	r3, [pc, #196]	@ (8008218 <UART_SetConfig+0x338>)
 8008154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008156:	f003 0307 	and.w	r3, r3, #7
 800815a:	2b05      	cmp	r3, #5
 800815c:	d826      	bhi.n	80081ac <UART_SetConfig+0x2cc>
 800815e:	a201      	add	r2, pc, #4	@ (adr r2, 8008164 <UART_SetConfig+0x284>)
 8008160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008164:	0800817d 	.word	0x0800817d
 8008168:	08008185 	.word	0x08008185
 800816c:	0800818d 	.word	0x0800818d
 8008170:	08008195 	.word	0x08008195
 8008174:	0800819d 	.word	0x0800819d
 8008178:	080081a5 	.word	0x080081a5
 800817c:	2300      	movs	r3, #0
 800817e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008182:	e180      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008184:	2304      	movs	r3, #4
 8008186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800818a:	e17c      	b.n	8008486 <UART_SetConfig+0x5a6>
 800818c:	2308      	movs	r3, #8
 800818e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008192:	e178      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008194:	2310      	movs	r3, #16
 8008196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800819a:	e174      	b.n	8008486 <UART_SetConfig+0x5a6>
 800819c:	2320      	movs	r3, #32
 800819e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081a2:	e170      	b.n	8008486 <UART_SetConfig+0x5a6>
 80081a4:	2340      	movs	r3, #64	@ 0x40
 80081a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081aa:	e16c      	b.n	8008486 <UART_SetConfig+0x5a6>
 80081ac:	2380      	movs	r3, #128	@ 0x80
 80081ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081b2:	e168      	b.n	8008486 <UART_SetConfig+0x5a6>
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a1b      	ldr	r2, [pc, #108]	@ (8008228 <UART_SetConfig+0x348>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d142      	bne.n	8008244 <UART_SetConfig+0x364>
 80081be:	4b16      	ldr	r3, [pc, #88]	@ (8008218 <UART_SetConfig+0x338>)
 80081c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081c2:	f003 0307 	and.w	r3, r3, #7
 80081c6:	2b05      	cmp	r3, #5
 80081c8:	d838      	bhi.n	800823c <UART_SetConfig+0x35c>
 80081ca:	a201      	add	r2, pc, #4	@ (adr r2, 80081d0 <UART_SetConfig+0x2f0>)
 80081cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081d0:	080081e9 	.word	0x080081e9
 80081d4:	080081f1 	.word	0x080081f1
 80081d8:	080081f9 	.word	0x080081f9
 80081dc:	08008201 	.word	0x08008201
 80081e0:	0800822d 	.word	0x0800822d
 80081e4:	08008235 	.word	0x08008235
 80081e8:	2300      	movs	r3, #0
 80081ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ee:	e14a      	b.n	8008486 <UART_SetConfig+0x5a6>
 80081f0:	2304      	movs	r3, #4
 80081f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081f6:	e146      	b.n	8008486 <UART_SetConfig+0x5a6>
 80081f8:	2308      	movs	r3, #8
 80081fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081fe:	e142      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008200:	2310      	movs	r3, #16
 8008202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008206:	e13e      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008208:	cfff69f3 	.word	0xcfff69f3
 800820c:	58000c00 	.word	0x58000c00
 8008210:	11fff4ff 	.word	0x11fff4ff
 8008214:	40011000 	.word	0x40011000
 8008218:	58024400 	.word	0x58024400
 800821c:	40004400 	.word	0x40004400
 8008220:	40004800 	.word	0x40004800
 8008224:	40004c00 	.word	0x40004c00
 8008228:	40005000 	.word	0x40005000
 800822c:	2320      	movs	r3, #32
 800822e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008232:	e128      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008234:	2340      	movs	r3, #64	@ 0x40
 8008236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800823a:	e124      	b.n	8008486 <UART_SetConfig+0x5a6>
 800823c:	2380      	movs	r3, #128	@ 0x80
 800823e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008242:	e120      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4acb      	ldr	r2, [pc, #812]	@ (8008578 <UART_SetConfig+0x698>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d176      	bne.n	800833c <UART_SetConfig+0x45c>
 800824e:	4bcb      	ldr	r3, [pc, #812]	@ (800857c <UART_SetConfig+0x69c>)
 8008250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008252:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008256:	2b28      	cmp	r3, #40	@ 0x28
 8008258:	d86c      	bhi.n	8008334 <UART_SetConfig+0x454>
 800825a:	a201      	add	r2, pc, #4	@ (adr r2, 8008260 <UART_SetConfig+0x380>)
 800825c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008260:	08008305 	.word	0x08008305
 8008264:	08008335 	.word	0x08008335
 8008268:	08008335 	.word	0x08008335
 800826c:	08008335 	.word	0x08008335
 8008270:	08008335 	.word	0x08008335
 8008274:	08008335 	.word	0x08008335
 8008278:	08008335 	.word	0x08008335
 800827c:	08008335 	.word	0x08008335
 8008280:	0800830d 	.word	0x0800830d
 8008284:	08008335 	.word	0x08008335
 8008288:	08008335 	.word	0x08008335
 800828c:	08008335 	.word	0x08008335
 8008290:	08008335 	.word	0x08008335
 8008294:	08008335 	.word	0x08008335
 8008298:	08008335 	.word	0x08008335
 800829c:	08008335 	.word	0x08008335
 80082a0:	08008315 	.word	0x08008315
 80082a4:	08008335 	.word	0x08008335
 80082a8:	08008335 	.word	0x08008335
 80082ac:	08008335 	.word	0x08008335
 80082b0:	08008335 	.word	0x08008335
 80082b4:	08008335 	.word	0x08008335
 80082b8:	08008335 	.word	0x08008335
 80082bc:	08008335 	.word	0x08008335
 80082c0:	0800831d 	.word	0x0800831d
 80082c4:	08008335 	.word	0x08008335
 80082c8:	08008335 	.word	0x08008335
 80082cc:	08008335 	.word	0x08008335
 80082d0:	08008335 	.word	0x08008335
 80082d4:	08008335 	.word	0x08008335
 80082d8:	08008335 	.word	0x08008335
 80082dc:	08008335 	.word	0x08008335
 80082e0:	08008325 	.word	0x08008325
 80082e4:	08008335 	.word	0x08008335
 80082e8:	08008335 	.word	0x08008335
 80082ec:	08008335 	.word	0x08008335
 80082f0:	08008335 	.word	0x08008335
 80082f4:	08008335 	.word	0x08008335
 80082f8:	08008335 	.word	0x08008335
 80082fc:	08008335 	.word	0x08008335
 8008300:	0800832d 	.word	0x0800832d
 8008304:	2301      	movs	r3, #1
 8008306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800830a:	e0bc      	b.n	8008486 <UART_SetConfig+0x5a6>
 800830c:	2304      	movs	r3, #4
 800830e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008312:	e0b8      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008314:	2308      	movs	r3, #8
 8008316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800831a:	e0b4      	b.n	8008486 <UART_SetConfig+0x5a6>
 800831c:	2310      	movs	r3, #16
 800831e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008322:	e0b0      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008324:	2320      	movs	r3, #32
 8008326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800832a:	e0ac      	b.n	8008486 <UART_SetConfig+0x5a6>
 800832c:	2340      	movs	r3, #64	@ 0x40
 800832e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008332:	e0a8      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008334:	2380      	movs	r3, #128	@ 0x80
 8008336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800833a:	e0a4      	b.n	8008486 <UART_SetConfig+0x5a6>
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a8f      	ldr	r2, [pc, #572]	@ (8008580 <UART_SetConfig+0x6a0>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d130      	bne.n	80083a8 <UART_SetConfig+0x4c8>
 8008346:	4b8d      	ldr	r3, [pc, #564]	@ (800857c <UART_SetConfig+0x69c>)
 8008348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800834a:	f003 0307 	and.w	r3, r3, #7
 800834e:	2b05      	cmp	r3, #5
 8008350:	d826      	bhi.n	80083a0 <UART_SetConfig+0x4c0>
 8008352:	a201      	add	r2, pc, #4	@ (adr r2, 8008358 <UART_SetConfig+0x478>)
 8008354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008358:	08008371 	.word	0x08008371
 800835c:	08008379 	.word	0x08008379
 8008360:	08008381 	.word	0x08008381
 8008364:	08008389 	.word	0x08008389
 8008368:	08008391 	.word	0x08008391
 800836c:	08008399 	.word	0x08008399
 8008370:	2300      	movs	r3, #0
 8008372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008376:	e086      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008378:	2304      	movs	r3, #4
 800837a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800837e:	e082      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008380:	2308      	movs	r3, #8
 8008382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008386:	e07e      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008388:	2310      	movs	r3, #16
 800838a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800838e:	e07a      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008390:	2320      	movs	r3, #32
 8008392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008396:	e076      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008398:	2340      	movs	r3, #64	@ 0x40
 800839a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800839e:	e072      	b.n	8008486 <UART_SetConfig+0x5a6>
 80083a0:	2380      	movs	r3, #128	@ 0x80
 80083a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083a6:	e06e      	b.n	8008486 <UART_SetConfig+0x5a6>
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a75      	ldr	r2, [pc, #468]	@ (8008584 <UART_SetConfig+0x6a4>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d130      	bne.n	8008414 <UART_SetConfig+0x534>
 80083b2:	4b72      	ldr	r3, [pc, #456]	@ (800857c <UART_SetConfig+0x69c>)
 80083b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083b6:	f003 0307 	and.w	r3, r3, #7
 80083ba:	2b05      	cmp	r3, #5
 80083bc:	d826      	bhi.n	800840c <UART_SetConfig+0x52c>
 80083be:	a201      	add	r2, pc, #4	@ (adr r2, 80083c4 <UART_SetConfig+0x4e4>)
 80083c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c4:	080083dd 	.word	0x080083dd
 80083c8:	080083e5 	.word	0x080083e5
 80083cc:	080083ed 	.word	0x080083ed
 80083d0:	080083f5 	.word	0x080083f5
 80083d4:	080083fd 	.word	0x080083fd
 80083d8:	08008405 	.word	0x08008405
 80083dc:	2300      	movs	r3, #0
 80083de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083e2:	e050      	b.n	8008486 <UART_SetConfig+0x5a6>
 80083e4:	2304      	movs	r3, #4
 80083e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ea:	e04c      	b.n	8008486 <UART_SetConfig+0x5a6>
 80083ec:	2308      	movs	r3, #8
 80083ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083f2:	e048      	b.n	8008486 <UART_SetConfig+0x5a6>
 80083f4:	2310      	movs	r3, #16
 80083f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083fa:	e044      	b.n	8008486 <UART_SetConfig+0x5a6>
 80083fc:	2320      	movs	r3, #32
 80083fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008402:	e040      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008404:	2340      	movs	r3, #64	@ 0x40
 8008406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800840a:	e03c      	b.n	8008486 <UART_SetConfig+0x5a6>
 800840c:	2380      	movs	r3, #128	@ 0x80
 800840e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008412:	e038      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a5b      	ldr	r2, [pc, #364]	@ (8008588 <UART_SetConfig+0x6a8>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d130      	bne.n	8008480 <UART_SetConfig+0x5a0>
 800841e:	4b57      	ldr	r3, [pc, #348]	@ (800857c <UART_SetConfig+0x69c>)
 8008420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008422:	f003 0307 	and.w	r3, r3, #7
 8008426:	2b05      	cmp	r3, #5
 8008428:	d826      	bhi.n	8008478 <UART_SetConfig+0x598>
 800842a:	a201      	add	r2, pc, #4	@ (adr r2, 8008430 <UART_SetConfig+0x550>)
 800842c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008430:	08008449 	.word	0x08008449
 8008434:	08008451 	.word	0x08008451
 8008438:	08008459 	.word	0x08008459
 800843c:	08008461 	.word	0x08008461
 8008440:	08008469 	.word	0x08008469
 8008444:	08008471 	.word	0x08008471
 8008448:	2302      	movs	r3, #2
 800844a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800844e:	e01a      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008450:	2304      	movs	r3, #4
 8008452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008456:	e016      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008458:	2308      	movs	r3, #8
 800845a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800845e:	e012      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008460:	2310      	movs	r3, #16
 8008462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008466:	e00e      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008468:	2320      	movs	r3, #32
 800846a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800846e:	e00a      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008470:	2340      	movs	r3, #64	@ 0x40
 8008472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008476:	e006      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008478:	2380      	movs	r3, #128	@ 0x80
 800847a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800847e:	e002      	b.n	8008486 <UART_SetConfig+0x5a6>
 8008480:	2380      	movs	r3, #128	@ 0x80
 8008482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a3f      	ldr	r2, [pc, #252]	@ (8008588 <UART_SetConfig+0x6a8>)
 800848c:	4293      	cmp	r3, r2
 800848e:	f040 80f8 	bne.w	8008682 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008492:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008496:	2b20      	cmp	r3, #32
 8008498:	dc46      	bgt.n	8008528 <UART_SetConfig+0x648>
 800849a:	2b02      	cmp	r3, #2
 800849c:	f2c0 8082 	blt.w	80085a4 <UART_SetConfig+0x6c4>
 80084a0:	3b02      	subs	r3, #2
 80084a2:	2b1e      	cmp	r3, #30
 80084a4:	d87e      	bhi.n	80085a4 <UART_SetConfig+0x6c4>
 80084a6:	a201      	add	r2, pc, #4	@ (adr r2, 80084ac <UART_SetConfig+0x5cc>)
 80084a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ac:	0800852f 	.word	0x0800852f
 80084b0:	080085a5 	.word	0x080085a5
 80084b4:	08008537 	.word	0x08008537
 80084b8:	080085a5 	.word	0x080085a5
 80084bc:	080085a5 	.word	0x080085a5
 80084c0:	080085a5 	.word	0x080085a5
 80084c4:	08008547 	.word	0x08008547
 80084c8:	080085a5 	.word	0x080085a5
 80084cc:	080085a5 	.word	0x080085a5
 80084d0:	080085a5 	.word	0x080085a5
 80084d4:	080085a5 	.word	0x080085a5
 80084d8:	080085a5 	.word	0x080085a5
 80084dc:	080085a5 	.word	0x080085a5
 80084e0:	080085a5 	.word	0x080085a5
 80084e4:	08008557 	.word	0x08008557
 80084e8:	080085a5 	.word	0x080085a5
 80084ec:	080085a5 	.word	0x080085a5
 80084f0:	080085a5 	.word	0x080085a5
 80084f4:	080085a5 	.word	0x080085a5
 80084f8:	080085a5 	.word	0x080085a5
 80084fc:	080085a5 	.word	0x080085a5
 8008500:	080085a5 	.word	0x080085a5
 8008504:	080085a5 	.word	0x080085a5
 8008508:	080085a5 	.word	0x080085a5
 800850c:	080085a5 	.word	0x080085a5
 8008510:	080085a5 	.word	0x080085a5
 8008514:	080085a5 	.word	0x080085a5
 8008518:	080085a5 	.word	0x080085a5
 800851c:	080085a5 	.word	0x080085a5
 8008520:	080085a5 	.word	0x080085a5
 8008524:	08008597 	.word	0x08008597
 8008528:	2b40      	cmp	r3, #64	@ 0x40
 800852a:	d037      	beq.n	800859c <UART_SetConfig+0x6bc>
 800852c:	e03a      	b.n	80085a4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800852e:	f7fd ff41 	bl	80063b4 <HAL_RCCEx_GetD3PCLK1Freq>
 8008532:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008534:	e03c      	b.n	80085b0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008536:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800853a:	4618      	mov	r0, r3
 800853c:	f7fd ff50 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008544:	e034      	b.n	80085b0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008546:	f107 0318 	add.w	r3, r7, #24
 800854a:	4618      	mov	r0, r3
 800854c:	f7fe f89c 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008554:	e02c      	b.n	80085b0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008556:	4b09      	ldr	r3, [pc, #36]	@ (800857c <UART_SetConfig+0x69c>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f003 0320 	and.w	r3, r3, #32
 800855e:	2b00      	cmp	r3, #0
 8008560:	d016      	beq.n	8008590 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008562:	4b06      	ldr	r3, [pc, #24]	@ (800857c <UART_SetConfig+0x69c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	08db      	lsrs	r3, r3, #3
 8008568:	f003 0303 	and.w	r3, r3, #3
 800856c:	4a07      	ldr	r2, [pc, #28]	@ (800858c <UART_SetConfig+0x6ac>)
 800856e:	fa22 f303 	lsr.w	r3, r2, r3
 8008572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008574:	e01c      	b.n	80085b0 <UART_SetConfig+0x6d0>
 8008576:	bf00      	nop
 8008578:	40011400 	.word	0x40011400
 800857c:	58024400 	.word	0x58024400
 8008580:	40007800 	.word	0x40007800
 8008584:	40007c00 	.word	0x40007c00
 8008588:	58000c00 	.word	0x58000c00
 800858c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008590:	4b9d      	ldr	r3, [pc, #628]	@ (8008808 <UART_SetConfig+0x928>)
 8008592:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008594:	e00c      	b.n	80085b0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008596:	4b9d      	ldr	r3, [pc, #628]	@ (800880c <UART_SetConfig+0x92c>)
 8008598:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800859a:	e009      	b.n	80085b0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800859c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085a2:	e005      	b.n	80085b0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80085a4:	2300      	movs	r3, #0
 80085a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80085a8:	2301      	movs	r3, #1
 80085aa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80085ae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80085b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f000 81de 	beq.w	8008974 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085bc:	4a94      	ldr	r2, [pc, #592]	@ (8008810 <UART_SetConfig+0x930>)
 80085be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085c2:	461a      	mov	r2, r3
 80085c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80085ca:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	685a      	ldr	r2, [r3, #4]
 80085d0:	4613      	mov	r3, r2
 80085d2:	005b      	lsls	r3, r3, #1
 80085d4:	4413      	add	r3, r2
 80085d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085d8:	429a      	cmp	r2, r3
 80085da:	d305      	bcc.n	80085e8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80085e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d903      	bls.n	80085f0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80085e8:	2301      	movs	r3, #1
 80085ea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80085ee:	e1c1      	b.n	8008974 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085f2:	2200      	movs	r2, #0
 80085f4:	60bb      	str	r3, [r7, #8]
 80085f6:	60fa      	str	r2, [r7, #12]
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085fc:	4a84      	ldr	r2, [pc, #528]	@ (8008810 <UART_SetConfig+0x930>)
 80085fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008602:	b29b      	uxth	r3, r3
 8008604:	2200      	movs	r2, #0
 8008606:	603b      	str	r3, [r7, #0]
 8008608:	607a      	str	r2, [r7, #4]
 800860a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800860e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008612:	f7f7 fe61 	bl	80002d8 <__aeabi_uldivmod>
 8008616:	4602      	mov	r2, r0
 8008618:	460b      	mov	r3, r1
 800861a:	4610      	mov	r0, r2
 800861c:	4619      	mov	r1, r3
 800861e:	f04f 0200 	mov.w	r2, #0
 8008622:	f04f 0300 	mov.w	r3, #0
 8008626:	020b      	lsls	r3, r1, #8
 8008628:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800862c:	0202      	lsls	r2, r0, #8
 800862e:	6979      	ldr	r1, [r7, #20]
 8008630:	6849      	ldr	r1, [r1, #4]
 8008632:	0849      	lsrs	r1, r1, #1
 8008634:	2000      	movs	r0, #0
 8008636:	460c      	mov	r4, r1
 8008638:	4605      	mov	r5, r0
 800863a:	eb12 0804 	adds.w	r8, r2, r4
 800863e:	eb43 0905 	adc.w	r9, r3, r5
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	469a      	mov	sl, r3
 800864a:	4693      	mov	fp, r2
 800864c:	4652      	mov	r2, sl
 800864e:	465b      	mov	r3, fp
 8008650:	4640      	mov	r0, r8
 8008652:	4649      	mov	r1, r9
 8008654:	f7f7 fe40 	bl	80002d8 <__aeabi_uldivmod>
 8008658:	4602      	mov	r2, r0
 800865a:	460b      	mov	r3, r1
 800865c:	4613      	mov	r3, r2
 800865e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008662:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008666:	d308      	bcc.n	800867a <UART_SetConfig+0x79a>
 8008668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800866a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800866e:	d204      	bcs.n	800867a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008676:	60da      	str	r2, [r3, #12]
 8008678:	e17c      	b.n	8008974 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800867a:	2301      	movs	r3, #1
 800867c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008680:	e178      	b.n	8008974 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	69db      	ldr	r3, [r3, #28]
 8008686:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800868a:	f040 80c5 	bne.w	8008818 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800868e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008692:	2b20      	cmp	r3, #32
 8008694:	dc48      	bgt.n	8008728 <UART_SetConfig+0x848>
 8008696:	2b00      	cmp	r3, #0
 8008698:	db7b      	blt.n	8008792 <UART_SetConfig+0x8b2>
 800869a:	2b20      	cmp	r3, #32
 800869c:	d879      	bhi.n	8008792 <UART_SetConfig+0x8b2>
 800869e:	a201      	add	r2, pc, #4	@ (adr r2, 80086a4 <UART_SetConfig+0x7c4>)
 80086a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086a4:	0800872f 	.word	0x0800872f
 80086a8:	08008737 	.word	0x08008737
 80086ac:	08008793 	.word	0x08008793
 80086b0:	08008793 	.word	0x08008793
 80086b4:	0800873f 	.word	0x0800873f
 80086b8:	08008793 	.word	0x08008793
 80086bc:	08008793 	.word	0x08008793
 80086c0:	08008793 	.word	0x08008793
 80086c4:	0800874f 	.word	0x0800874f
 80086c8:	08008793 	.word	0x08008793
 80086cc:	08008793 	.word	0x08008793
 80086d0:	08008793 	.word	0x08008793
 80086d4:	08008793 	.word	0x08008793
 80086d8:	08008793 	.word	0x08008793
 80086dc:	08008793 	.word	0x08008793
 80086e0:	08008793 	.word	0x08008793
 80086e4:	0800875f 	.word	0x0800875f
 80086e8:	08008793 	.word	0x08008793
 80086ec:	08008793 	.word	0x08008793
 80086f0:	08008793 	.word	0x08008793
 80086f4:	08008793 	.word	0x08008793
 80086f8:	08008793 	.word	0x08008793
 80086fc:	08008793 	.word	0x08008793
 8008700:	08008793 	.word	0x08008793
 8008704:	08008793 	.word	0x08008793
 8008708:	08008793 	.word	0x08008793
 800870c:	08008793 	.word	0x08008793
 8008710:	08008793 	.word	0x08008793
 8008714:	08008793 	.word	0x08008793
 8008718:	08008793 	.word	0x08008793
 800871c:	08008793 	.word	0x08008793
 8008720:	08008793 	.word	0x08008793
 8008724:	08008785 	.word	0x08008785
 8008728:	2b40      	cmp	r3, #64	@ 0x40
 800872a:	d02e      	beq.n	800878a <UART_SetConfig+0x8aa>
 800872c:	e031      	b.n	8008792 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800872e:	f7fb fe8b 	bl	8004448 <HAL_RCC_GetPCLK1Freq>
 8008732:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008734:	e033      	b.n	800879e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008736:	f7fb fe9d 	bl	8004474 <HAL_RCC_GetPCLK2Freq>
 800873a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800873c:	e02f      	b.n	800879e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800873e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008742:	4618      	mov	r0, r3
 8008744:	f7fd fe4c 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800874a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800874c:	e027      	b.n	800879e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800874e:	f107 0318 	add.w	r3, r7, #24
 8008752:	4618      	mov	r0, r3
 8008754:	f7fd ff98 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800875c:	e01f      	b.n	800879e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800875e:	4b2d      	ldr	r3, [pc, #180]	@ (8008814 <UART_SetConfig+0x934>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f003 0320 	and.w	r3, r3, #32
 8008766:	2b00      	cmp	r3, #0
 8008768:	d009      	beq.n	800877e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800876a:	4b2a      	ldr	r3, [pc, #168]	@ (8008814 <UART_SetConfig+0x934>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	08db      	lsrs	r3, r3, #3
 8008770:	f003 0303 	and.w	r3, r3, #3
 8008774:	4a24      	ldr	r2, [pc, #144]	@ (8008808 <UART_SetConfig+0x928>)
 8008776:	fa22 f303 	lsr.w	r3, r2, r3
 800877a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800877c:	e00f      	b.n	800879e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800877e:	4b22      	ldr	r3, [pc, #136]	@ (8008808 <UART_SetConfig+0x928>)
 8008780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008782:	e00c      	b.n	800879e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008784:	4b21      	ldr	r3, [pc, #132]	@ (800880c <UART_SetConfig+0x92c>)
 8008786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008788:	e009      	b.n	800879e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800878a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800878e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008790:	e005      	b.n	800879e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008792:	2300      	movs	r3, #0
 8008794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800879c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800879e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	f000 80e7 	beq.w	8008974 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087aa:	4a19      	ldr	r2, [pc, #100]	@ (8008810 <UART_SetConfig+0x930>)
 80087ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087b0:	461a      	mov	r2, r3
 80087b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80087b8:	005a      	lsls	r2, r3, #1
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	085b      	lsrs	r3, r3, #1
 80087c0:	441a      	add	r2, r3
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ce:	2b0f      	cmp	r3, #15
 80087d0:	d916      	bls.n	8008800 <UART_SetConfig+0x920>
 80087d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087d8:	d212      	bcs.n	8008800 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80087da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087dc:	b29b      	uxth	r3, r3
 80087de:	f023 030f 	bic.w	r3, r3, #15
 80087e2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80087e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087e6:	085b      	lsrs	r3, r3, #1
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	f003 0307 	and.w	r3, r3, #7
 80087ee:	b29a      	uxth	r2, r3
 80087f0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80087f2:	4313      	orrs	r3, r2
 80087f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80087fc:	60da      	str	r2, [r3, #12]
 80087fe:	e0b9      	b.n	8008974 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008800:	2301      	movs	r3, #1
 8008802:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008806:	e0b5      	b.n	8008974 <UART_SetConfig+0xa94>
 8008808:	03d09000 	.word	0x03d09000
 800880c:	003d0900 	.word	0x003d0900
 8008810:	0800929c 	.word	0x0800929c
 8008814:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008818:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800881c:	2b20      	cmp	r3, #32
 800881e:	dc49      	bgt.n	80088b4 <UART_SetConfig+0x9d4>
 8008820:	2b00      	cmp	r3, #0
 8008822:	db7c      	blt.n	800891e <UART_SetConfig+0xa3e>
 8008824:	2b20      	cmp	r3, #32
 8008826:	d87a      	bhi.n	800891e <UART_SetConfig+0xa3e>
 8008828:	a201      	add	r2, pc, #4	@ (adr r2, 8008830 <UART_SetConfig+0x950>)
 800882a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800882e:	bf00      	nop
 8008830:	080088bb 	.word	0x080088bb
 8008834:	080088c3 	.word	0x080088c3
 8008838:	0800891f 	.word	0x0800891f
 800883c:	0800891f 	.word	0x0800891f
 8008840:	080088cb 	.word	0x080088cb
 8008844:	0800891f 	.word	0x0800891f
 8008848:	0800891f 	.word	0x0800891f
 800884c:	0800891f 	.word	0x0800891f
 8008850:	080088db 	.word	0x080088db
 8008854:	0800891f 	.word	0x0800891f
 8008858:	0800891f 	.word	0x0800891f
 800885c:	0800891f 	.word	0x0800891f
 8008860:	0800891f 	.word	0x0800891f
 8008864:	0800891f 	.word	0x0800891f
 8008868:	0800891f 	.word	0x0800891f
 800886c:	0800891f 	.word	0x0800891f
 8008870:	080088eb 	.word	0x080088eb
 8008874:	0800891f 	.word	0x0800891f
 8008878:	0800891f 	.word	0x0800891f
 800887c:	0800891f 	.word	0x0800891f
 8008880:	0800891f 	.word	0x0800891f
 8008884:	0800891f 	.word	0x0800891f
 8008888:	0800891f 	.word	0x0800891f
 800888c:	0800891f 	.word	0x0800891f
 8008890:	0800891f 	.word	0x0800891f
 8008894:	0800891f 	.word	0x0800891f
 8008898:	0800891f 	.word	0x0800891f
 800889c:	0800891f 	.word	0x0800891f
 80088a0:	0800891f 	.word	0x0800891f
 80088a4:	0800891f 	.word	0x0800891f
 80088a8:	0800891f 	.word	0x0800891f
 80088ac:	0800891f 	.word	0x0800891f
 80088b0:	08008911 	.word	0x08008911
 80088b4:	2b40      	cmp	r3, #64	@ 0x40
 80088b6:	d02e      	beq.n	8008916 <UART_SetConfig+0xa36>
 80088b8:	e031      	b.n	800891e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088ba:	f7fb fdc5 	bl	8004448 <HAL_RCC_GetPCLK1Freq>
 80088be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80088c0:	e033      	b.n	800892a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80088c2:	f7fb fdd7 	bl	8004474 <HAL_RCC_GetPCLK2Freq>
 80088c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80088c8:	e02f      	b.n	800892a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088ce:	4618      	mov	r0, r3
 80088d0:	f7fd fd86 	bl	80063e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80088d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088d8:	e027      	b.n	800892a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088da:	f107 0318 	add.w	r3, r7, #24
 80088de:	4618      	mov	r0, r3
 80088e0:	f7fd fed2 	bl	8006688 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088e8:	e01f      	b.n	800892a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80088ea:	4b2d      	ldr	r3, [pc, #180]	@ (80089a0 <UART_SetConfig+0xac0>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f003 0320 	and.w	r3, r3, #32
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d009      	beq.n	800890a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80088f6:	4b2a      	ldr	r3, [pc, #168]	@ (80089a0 <UART_SetConfig+0xac0>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	08db      	lsrs	r3, r3, #3
 80088fc:	f003 0303 	and.w	r3, r3, #3
 8008900:	4a28      	ldr	r2, [pc, #160]	@ (80089a4 <UART_SetConfig+0xac4>)
 8008902:	fa22 f303 	lsr.w	r3, r2, r3
 8008906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008908:	e00f      	b.n	800892a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800890a:	4b26      	ldr	r3, [pc, #152]	@ (80089a4 <UART_SetConfig+0xac4>)
 800890c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800890e:	e00c      	b.n	800892a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008910:	4b25      	ldr	r3, [pc, #148]	@ (80089a8 <UART_SetConfig+0xac8>)
 8008912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008914:	e009      	b.n	800892a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008916:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800891a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800891c:	e005      	b.n	800892a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800891e:	2300      	movs	r3, #0
 8008920:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008928:	bf00      	nop
    }

    if (pclk != 0U)
 800892a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800892c:	2b00      	cmp	r3, #0
 800892e:	d021      	beq.n	8008974 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008934:	4a1d      	ldr	r2, [pc, #116]	@ (80089ac <UART_SetConfig+0xacc>)
 8008936:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800893a:	461a      	mov	r2, r3
 800893c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800893e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	085b      	lsrs	r3, r3, #1
 8008948:	441a      	add	r2, r3
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008952:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008956:	2b0f      	cmp	r3, #15
 8008958:	d909      	bls.n	800896e <UART_SetConfig+0xa8e>
 800895a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800895c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008960:	d205      	bcs.n	800896e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008964:	b29a      	uxth	r2, r3
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	60da      	str	r2, [r3, #12]
 800896c:	e002      	b.n	8008974 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800896e:	2301      	movs	r3, #1
 8008970:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	2201      	movs	r2, #1
 8008978:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	2201      	movs	r2, #1
 8008980:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	2200      	movs	r2, #0
 8008988:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	2200      	movs	r2, #0
 800898e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008990:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008994:	4618      	mov	r0, r3
 8008996:	3748      	adds	r7, #72	@ 0x48
 8008998:	46bd      	mov	sp, r7
 800899a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800899e:	bf00      	nop
 80089a0:	58024400 	.word	0x58024400
 80089a4:	03d09000 	.word	0x03d09000
 80089a8:	003d0900 	.word	0x003d0900
 80089ac:	0800929c 	.word	0x0800929c

080089b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b083      	sub	sp, #12
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089bc:	f003 0308 	and.w	r3, r3, #8
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d00a      	beq.n	80089da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	430a      	orrs	r2, r1
 80089d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089de:	f003 0301 	and.w	r3, r3, #1
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d00a      	beq.n	80089fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	430a      	orrs	r2, r1
 80089fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a00:	f003 0302 	and.w	r3, r3, #2
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d00a      	beq.n	8008a1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	430a      	orrs	r2, r1
 8008a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a22:	f003 0304 	and.w	r3, r3, #4
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d00a      	beq.n	8008a40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	430a      	orrs	r2, r1
 8008a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a44:	f003 0310 	and.w	r3, r3, #16
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00a      	beq.n	8008a62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	430a      	orrs	r2, r1
 8008a60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a66:	f003 0320 	and.w	r3, r3, #32
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d00a      	beq.n	8008a84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	689b      	ldr	r3, [r3, #8]
 8008a74:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	430a      	orrs	r2, r1
 8008a82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d01a      	beq.n	8008ac6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	430a      	orrs	r2, r1
 8008aa4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008aaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008aae:	d10a      	bne.n	8008ac6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	430a      	orrs	r2, r1
 8008ac4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d00a      	beq.n	8008ae8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	685b      	ldr	r3, [r3, #4]
 8008ad8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	430a      	orrs	r2, r1
 8008ae6:	605a      	str	r2, [r3, #4]
  }
}
 8008ae8:	bf00      	nop
 8008aea:	370c      	adds	r7, #12
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr

08008af4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b098      	sub	sp, #96	@ 0x60
 8008af8:	af02      	add	r7, sp, #8
 8008afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008b04:	f7f9 f892 	bl	8001c2c <HAL_GetTick>
 8008b08:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f003 0308 	and.w	r3, r3, #8
 8008b14:	2b08      	cmp	r3, #8
 8008b16:	d12f      	bne.n	8008b78 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008b1c:	9300      	str	r3, [sp, #0]
 8008b1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b20:	2200      	movs	r2, #0
 8008b22:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f000 f88e 	bl	8008c48 <UART_WaitOnFlagUntilTimeout>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d022      	beq.n	8008b78 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3a:	e853 3f00 	ldrex	r3, [r3]
 8008b3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b46:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b50:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b52:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b58:	e841 2300 	strex	r3, r2, [r1]
 8008b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e6      	bne.n	8008b32 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2220      	movs	r2, #32
 8008b68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b74:	2303      	movs	r3, #3
 8008b76:	e063      	b.n	8008c40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 0304 	and.w	r3, r3, #4
 8008b82:	2b04      	cmp	r3, #4
 8008b84:	d149      	bne.n	8008c1a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b86:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008b8a:	9300      	str	r3, [sp, #0]
 8008b8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b8e:	2200      	movs	r2, #0
 8008b90:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 f857 	bl	8008c48 <UART_WaitOnFlagUntilTimeout>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d03c      	beq.n	8008c1a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba8:	e853 3f00 	ldrex	r3, [r3]
 8008bac:	623b      	str	r3, [r7, #32]
   return(result);
 8008bae:	6a3b      	ldr	r3, [r7, #32]
 8008bb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	461a      	mov	r2, r3
 8008bbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8008bc0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008bc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008bc6:	e841 2300 	strex	r3, r2, [r1]
 8008bca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1e6      	bne.n	8008ba0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	3308      	adds	r3, #8
 8008bd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	e853 3f00 	ldrex	r3, [r3]
 8008be0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f023 0301 	bic.w	r3, r3, #1
 8008be8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	3308      	adds	r3, #8
 8008bf0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bf2:	61fa      	str	r2, [r7, #28]
 8008bf4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf6:	69b9      	ldr	r1, [r7, #24]
 8008bf8:	69fa      	ldr	r2, [r7, #28]
 8008bfa:	e841 2300 	strex	r3, r2, [r1]
 8008bfe:	617b      	str	r3, [r7, #20]
   return(result);
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d1e5      	bne.n	8008bd2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2220      	movs	r2, #32
 8008c0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2200      	movs	r2, #0
 8008c12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c16:	2303      	movs	r3, #3
 8008c18:	e012      	b.n	8008c40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2220      	movs	r2, #32
 8008c1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2220      	movs	r2, #32
 8008c26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c3e:	2300      	movs	r3, #0
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3758      	adds	r7, #88	@ 0x58
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	603b      	str	r3, [r7, #0]
 8008c54:	4613      	mov	r3, r2
 8008c56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c58:	e04f      	b.n	8008cfa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c60:	d04b      	beq.n	8008cfa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c62:	f7f8 ffe3 	bl	8001c2c <HAL_GetTick>
 8008c66:	4602      	mov	r2, r0
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	69ba      	ldr	r2, [r7, #24]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d302      	bcc.n	8008c78 <UART_WaitOnFlagUntilTimeout+0x30>
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d101      	bne.n	8008c7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008c78:	2303      	movs	r3, #3
 8008c7a:	e04e      	b.n	8008d1a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f003 0304 	and.w	r3, r3, #4
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d037      	beq.n	8008cfa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	2b80      	cmp	r3, #128	@ 0x80
 8008c8e:	d034      	beq.n	8008cfa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	2b40      	cmp	r3, #64	@ 0x40
 8008c94:	d031      	beq.n	8008cfa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	69db      	ldr	r3, [r3, #28]
 8008c9c:	f003 0308 	and.w	r3, r3, #8
 8008ca0:	2b08      	cmp	r3, #8
 8008ca2:	d110      	bne.n	8008cc6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	2208      	movs	r2, #8
 8008caa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008cac:	68f8      	ldr	r0, [r7, #12]
 8008cae:	f000 f839 	bl	8008d24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2208      	movs	r2, #8
 8008cb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	e029      	b.n	8008d1a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008cd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008cd4:	d111      	bne.n	8008cfa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008cde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ce0:	68f8      	ldr	r0, [r7, #12]
 8008ce2:	f000 f81f 	bl	8008d24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2220      	movs	r2, #32
 8008cea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008cf6:	2303      	movs	r3, #3
 8008cf8:	e00f      	b.n	8008d1a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	69da      	ldr	r2, [r3, #28]
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	4013      	ands	r3, r2
 8008d04:	68ba      	ldr	r2, [r7, #8]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	bf0c      	ite	eq
 8008d0a:	2301      	moveq	r3, #1
 8008d0c:	2300      	movne	r3, #0
 8008d0e:	b2db      	uxtb	r3, r3
 8008d10:	461a      	mov	r2, r3
 8008d12:	79fb      	ldrb	r3, [r7, #7]
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d0a0      	beq.n	8008c5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d18:	2300      	movs	r3, #0
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3710      	adds	r7, #16
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
	...

08008d24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b095      	sub	sp, #84	@ 0x54
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d34:	e853 3f00 	ldrex	r3, [r3]
 8008d38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	461a      	mov	r2, r3
 8008d48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d4c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008d50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d52:	e841 2300 	strex	r3, r2, [r1]
 8008d56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d1e6      	bne.n	8008d2c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	3308      	adds	r3, #8
 8008d64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d66:	6a3b      	ldr	r3, [r7, #32]
 8008d68:	e853 3f00 	ldrex	r3, [r3]
 8008d6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d6e:	69fa      	ldr	r2, [r7, #28]
 8008d70:	4b1e      	ldr	r3, [pc, #120]	@ (8008dec <UART_EndRxTransfer+0xc8>)
 8008d72:	4013      	ands	r3, r2
 8008d74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	3308      	adds	r3, #8
 8008d7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d86:	e841 2300 	strex	r3, r2, [r1]
 8008d8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d1e5      	bne.n	8008d5e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d96:	2b01      	cmp	r3, #1
 8008d98:	d118      	bne.n	8008dcc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	e853 3f00 	ldrex	r3, [r3]
 8008da6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	f023 0310 	bic.w	r3, r3, #16
 8008dae:	647b      	str	r3, [r7, #68]	@ 0x44
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	461a      	mov	r2, r3
 8008db6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008db8:	61bb      	str	r3, [r7, #24]
 8008dba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dbc:	6979      	ldr	r1, [r7, #20]
 8008dbe:	69ba      	ldr	r2, [r7, #24]
 8008dc0:	e841 2300 	strex	r3, r2, [r1]
 8008dc4:	613b      	str	r3, [r7, #16]
   return(result);
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d1e6      	bne.n	8008d9a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2220      	movs	r2, #32
 8008dd0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008de0:	bf00      	nop
 8008de2:	3754      	adds	r7, #84	@ 0x54
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr
 8008dec:	effffffe 	.word	0xeffffffe

08008df0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b085      	sub	sp, #20
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	d101      	bne.n	8008e06 <HAL_UARTEx_DisableFifoMode+0x16>
 8008e02:	2302      	movs	r3, #2
 8008e04:	e027      	b.n	8008e56 <HAL_UARTEx_DisableFifoMode+0x66>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2201      	movs	r2, #1
 8008e0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2224      	movs	r2, #36	@ 0x24
 8008e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	681a      	ldr	r2, [r3, #0]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f022 0201 	bic.w	r2, r2, #1
 8008e2c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008e34:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	68fa      	ldr	r2, [r7, #12]
 8008e42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2220      	movs	r2, #32
 8008e48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e54:	2300      	movs	r3, #0
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3714      	adds	r7, #20
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr

08008e62 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b084      	sub	sp, #16
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
 8008e6a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d101      	bne.n	8008e7a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008e76:	2302      	movs	r3, #2
 8008e78:	e02d      	b.n	8008ed6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2201      	movs	r2, #1
 8008e7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2224      	movs	r2, #36	@ 0x24
 8008e86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f022 0201 	bic.w	r2, r2, #1
 8008ea0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	683a      	ldr	r2, [r7, #0]
 8008eb2:	430a      	orrs	r2, r1
 8008eb4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 f850 	bl	8008f5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	68fa      	ldr	r2, [r7, #12]
 8008ec2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2220      	movs	r2, #32
 8008ec8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ed4:	2300      	movs	r3, #0
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3710      	adds	r7, #16
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}

08008ede <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ede:	b580      	push	{r7, lr}
 8008ee0:	b084      	sub	sp, #16
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	6078      	str	r0, [r7, #4]
 8008ee6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008eee:	2b01      	cmp	r3, #1
 8008ef0:	d101      	bne.n	8008ef6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008ef2:	2302      	movs	r3, #2
 8008ef4:	e02d      	b.n	8008f52 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2201      	movs	r2, #1
 8008efa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2224      	movs	r2, #36	@ 0x24
 8008f02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f022 0201 	bic.w	r2, r2, #1
 8008f1c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	683a      	ldr	r2, [r7, #0]
 8008f2e:	430a      	orrs	r2, r1
 8008f30:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 f812 	bl	8008f5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	68fa      	ldr	r2, [r7, #12]
 8008f3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2220      	movs	r2, #32
 8008f44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f50:	2300      	movs	r3, #0
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3710      	adds	r7, #16
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
	...

08008f5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b085      	sub	sp, #20
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d108      	bne.n	8008f7e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2201      	movs	r2, #1
 8008f70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2201      	movs	r2, #1
 8008f78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008f7c:	e031      	b.n	8008fe2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008f7e:	2310      	movs	r3, #16
 8008f80:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008f82:	2310      	movs	r3, #16
 8008f84:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	0e5b      	lsrs	r3, r3, #25
 8008f8e:	b2db      	uxtb	r3, r3
 8008f90:	f003 0307 	and.w	r3, r3, #7
 8008f94:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	0f5b      	lsrs	r3, r3, #29
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	f003 0307 	and.w	r3, r3, #7
 8008fa4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008fa6:	7bbb      	ldrb	r3, [r7, #14]
 8008fa8:	7b3a      	ldrb	r2, [r7, #12]
 8008faa:	4911      	ldr	r1, [pc, #68]	@ (8008ff0 <UARTEx_SetNbDataToProcess+0x94>)
 8008fac:	5c8a      	ldrb	r2, [r1, r2]
 8008fae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008fb2:	7b3a      	ldrb	r2, [r7, #12]
 8008fb4:	490f      	ldr	r1, [pc, #60]	@ (8008ff4 <UARTEx_SetNbDataToProcess+0x98>)
 8008fb6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008fb8:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fbc:	b29a      	uxth	r2, r3
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008fc4:	7bfb      	ldrb	r3, [r7, #15]
 8008fc6:	7b7a      	ldrb	r2, [r7, #13]
 8008fc8:	4909      	ldr	r1, [pc, #36]	@ (8008ff0 <UARTEx_SetNbDataToProcess+0x94>)
 8008fca:	5c8a      	ldrb	r2, [r1, r2]
 8008fcc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008fd0:	7b7a      	ldrb	r2, [r7, #13]
 8008fd2:	4908      	ldr	r1, [pc, #32]	@ (8008ff4 <UARTEx_SetNbDataToProcess+0x98>)
 8008fd4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008fd6:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fda:	b29a      	uxth	r2, r3
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008fe2:	bf00      	nop
 8008fe4:	3714      	adds	r7, #20
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop
 8008ff0:	080092b4 	.word	0x080092b4
 8008ff4:	080092bc 	.word	0x080092bc

08008ff8 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b087      	sub	sp, #28
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	681a      	ldr	r2, [r3, #0]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800900c:	683a      	ldr	r2, [r7, #0]
 800900e:	6812      	ldr	r2, [r2, #0]
 8009010:	f023 0101 	bic.w	r1, r3, #1
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	2b08      	cmp	r3, #8
 8009020:	d102      	bne.n	8009028 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8009022:	2340      	movs	r3, #64	@ 0x40
 8009024:	617b      	str	r3, [r7, #20]
 8009026:	e001      	b.n	800902c <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8009028:	2300      	movs	r3, #0
 800902a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8009038:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800903e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8009044:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800904a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8009050:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8009056:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800905c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 8009062:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 8009068:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 800906e:	4313      	orrs	r3, r2
 8009070:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009076:	693a      	ldr	r2, [r7, #16]
 8009078:	4313      	orrs	r3, r2
 800907a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009080:	693a      	ldr	r2, [r7, #16]
 8009082:	4313      	orrs	r3, r2
 8009084:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800908a:	693a      	ldr	r2, [r7, #16]
 800908c:	4313      	orrs	r3, r2
 800908e:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8009090:	4b20      	ldr	r3, [pc, #128]	@ (8009114 <FMC_NORSRAM_Init+0x11c>)
 8009092:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800909a:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80090a2:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80090aa:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	43db      	mvns	r3, r3
 80090ba:	ea02 0103 	and.w	r1, r2, r3
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	681a      	ldr	r2, [r3, #0]
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	4319      	orrs	r1, r3
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80090d4:	d10c      	bne.n	80090f0 <FMC_NORSRAM_Init+0xf8>
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d008      	beq.n	80090f0 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ea:	431a      	orrs	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d006      	beq.n	8009106 <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009100:	431a      	orrs	r2, r3
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009106:	2300      	movs	r3, #0
}
 8009108:	4618      	mov	r0, r3
 800910a:	371c      	adds	r7, #28
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr
 8009114:	0008fb7f 	.word	0x0008fb7f

08009118 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009118:	b480      	push	{r7}
 800911a:	b087      	sub	sp, #28
 800911c:	af00      	add	r7, sp, #0
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	60b9      	str	r1, [r7, #8]
 8009122:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 800912e:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	689b      	ldr	r3, [r3, #8]
 8009134:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8009136:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	68db      	ldr	r3, [r3, #12]
 800913c:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 800913e:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	3b01      	subs	r3, #1
 8009146:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8009148:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	695b      	ldr	r3, [r3, #20]
 800914e:	3b02      	subs	r3, #2
 8009150:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8009152:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 800915a:	687a      	ldr	r2, [r7, #4]
 800915c:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 800915e:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800916e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009172:	d113      	bne.n	800919c <FMC_NORSRAM_Timing_Init+0x84>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800917c:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	691b      	ldr	r3, [r3, #16]
 8009182:	3b01      	subs	r3, #1
 8009184:	051b      	lsls	r3, r3, #20
 8009186:	697a      	ldr	r2, [r7, #20]
 8009188:	4313      	orrs	r3, r2
 800918a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	431a      	orrs	r2, r3
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800919c:	2300      	movs	r3, #0
}
 800919e:	4618      	mov	r0, r3
 80091a0:	371c      	adds	r7, #28
 80091a2:	46bd      	mov	sp, r7
 80091a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a8:	4770      	bx	lr
	...

080091ac <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b085      	sub	sp, #20
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	607a      	str	r2, [r7, #4]
 80091b8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091c0:	d11d      	bne.n	80091fe <FMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80091ca:	4b13      	ldr	r3, [pc, #76]	@ (8009218 <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80091cc:	4013      	ands	r3, r2
 80091ce:	68ba      	ldr	r2, [r7, #8]
 80091d0:	6811      	ldr	r1, [r2, #0]
 80091d2:	68ba      	ldr	r2, [r7, #8]
 80091d4:	6852      	ldr	r2, [r2, #4]
 80091d6:	0112      	lsls	r2, r2, #4
 80091d8:	4311      	orrs	r1, r2
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	6892      	ldr	r2, [r2, #8]
 80091de:	0212      	lsls	r2, r2, #8
 80091e0:	4311      	orrs	r1, r2
 80091e2:	68ba      	ldr	r2, [r7, #8]
 80091e4:	6992      	ldr	r2, [r2, #24]
 80091e6:	4311      	orrs	r1, r2
 80091e8:	68ba      	ldr	r2, [r7, #8]
 80091ea:	68d2      	ldr	r2, [r2, #12]
 80091ec:	0412      	lsls	r2, r2, #16
 80091ee:	430a      	orrs	r2, r1
 80091f0:	ea43 0102 	orr.w	r1, r3, r2
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	687a      	ldr	r2, [r7, #4]
 80091f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80091fc:	e005      	b.n	800920a <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	687a      	ldr	r2, [r7, #4]
 8009202:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8009206:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800920a:	2300      	movs	r3, #0
}
 800920c:	4618      	mov	r0, r3
 800920e:	3714      	adds	r7, #20
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr
 8009218:	cff00000 	.word	0xcff00000

0800921c <memset>:
 800921c:	4402      	add	r2, r0
 800921e:	4603      	mov	r3, r0
 8009220:	4293      	cmp	r3, r2
 8009222:	d100      	bne.n	8009226 <memset+0xa>
 8009224:	4770      	bx	lr
 8009226:	f803 1b01 	strb.w	r1, [r3], #1
 800922a:	e7f9      	b.n	8009220 <memset+0x4>

0800922c <__libc_init_array>:
 800922c:	b570      	push	{r4, r5, r6, lr}
 800922e:	4d0d      	ldr	r5, [pc, #52]	@ (8009264 <__libc_init_array+0x38>)
 8009230:	4c0d      	ldr	r4, [pc, #52]	@ (8009268 <__libc_init_array+0x3c>)
 8009232:	1b64      	subs	r4, r4, r5
 8009234:	10a4      	asrs	r4, r4, #2
 8009236:	2600      	movs	r6, #0
 8009238:	42a6      	cmp	r6, r4
 800923a:	d109      	bne.n	8009250 <__libc_init_array+0x24>
 800923c:	4d0b      	ldr	r5, [pc, #44]	@ (800926c <__libc_init_array+0x40>)
 800923e:	4c0c      	ldr	r4, [pc, #48]	@ (8009270 <__libc_init_array+0x44>)
 8009240:	f000 f818 	bl	8009274 <_init>
 8009244:	1b64      	subs	r4, r4, r5
 8009246:	10a4      	asrs	r4, r4, #2
 8009248:	2600      	movs	r6, #0
 800924a:	42a6      	cmp	r6, r4
 800924c:	d105      	bne.n	800925a <__libc_init_array+0x2e>
 800924e:	bd70      	pop	{r4, r5, r6, pc}
 8009250:	f855 3b04 	ldr.w	r3, [r5], #4
 8009254:	4798      	blx	r3
 8009256:	3601      	adds	r6, #1
 8009258:	e7ee      	b.n	8009238 <__libc_init_array+0xc>
 800925a:	f855 3b04 	ldr.w	r3, [r5], #4
 800925e:	4798      	blx	r3
 8009260:	3601      	adds	r6, #1
 8009262:	e7f2      	b.n	800924a <__libc_init_array+0x1e>
 8009264:	080092cc 	.word	0x080092cc
 8009268:	080092cc 	.word	0x080092cc
 800926c:	080092cc 	.word	0x080092cc
 8009270:	080092d0 	.word	0x080092d0

08009274 <_init>:
 8009274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009276:	bf00      	nop
 8009278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800927a:	bc08      	pop	{r3}
 800927c:	469e      	mov	lr, r3
 800927e:	4770      	bx	lr

08009280 <_fini>:
 8009280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009282:	bf00      	nop
 8009284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009286:	bc08      	pop	{r3}
 8009288:	469e      	mov	lr, r3
 800928a:	4770      	bx	lr
