<stg><name>resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2></name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="16" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %read_rows_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="read_rows_count"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %output_rows_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_rows_count"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %first_row_index_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="first_row_index_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="32">
<![CDATA[
entry:3 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="32">
<![CDATA[
entry:4 %nextYScale = alloca i32 1

]]></Node>
<StgValue><ssdm name="nextYScale"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="32">
<![CDATA[
entry:5 %indexy = alloca i32 1

]]></Node>
<StgValue><ssdm name="indexy"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %imgOutput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgOutput_cols_val

]]></Node>
<StgValue><ssdm name="imgOutput_cols_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %imgOutput_rows_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgOutput_rows_val

]]></Node>
<StgValue><ssdm name="imgOutput_rows_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %imgInput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgInput_cols_val

]]></Node>
<StgValue><ssdm name="imgInput_cols_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %imgInput_rows_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgInput_rows_val

]]></Node>
<StgValue><ssdm name="imgInput_rows_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="64">
<![CDATA[
entry:10 %nextYScale_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="nextYScale_1_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="64">
<![CDATA[
entry:11 %indexy_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="indexy_1_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
entry:14 %line_buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
entry:15 %line_buffer_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
entry:16 %line_buffer_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
entry:26 %trunc_ln310 = trunc i32 %imgOutput_cols_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln310"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
entry:29 %trunc_ln311 = trunc i32 %imgOutput_rows_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln311"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:50 %store_ln385 = store i17 0, i17 %indexy

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:51 %store_ln386 = store i17 0, i17 %nextYScale

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:52 %store_ln0 = store i31 0, i31 %i_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %store_ln373 = store i32 0, i32 %first_row_index_1

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %store_ln372 = store i32 0, i32 %output_rows_count

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %store_ln352 = store i32 2, i32 %read_rows_count

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:22 %tmp = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %imgInput_cols_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:23 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="33" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2, i32 %imgInput_cols_val_read, i33 %tmp, i8 %line_buffer_1, i8 %line_buffer, i8 %in_mat_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:27 %xnew = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %imgInput_cols_val_read, i32 0

]]></Node>
<StgValue><ssdm name="xnew"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16">
<![CDATA[
entry:28 %Xscale64 = call i64 @xfUDivResize, i64 %xnew, i16 %trunc_ln310

]]></Node>
<StgValue><ssdm name="Xscale64"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="33" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2, i32 %imgInput_cols_val_read, i33 %tmp, i8 %line_buffer_1, i8 %line_buffer, i8 %in_mat_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16">
<![CDATA[
entry:28 %Xscale64 = call i64 @xfUDivResize, i64 %xnew, i16 %trunc_ln310

]]></Node>
<StgValue><ssdm name="Xscale64"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="64">
<![CDATA[
entry:30 %trunc_ln320 = trunc i64 %Xscale64

]]></Node>
<StgValue><ssdm name="trunc_ln320"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31 %ynew = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %imgInput_rows_val_read, i32 0

]]></Node>
<StgValue><ssdm name="ynew"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16">
<![CDATA[
entry:32 %Yscale64 = call i64 @xfUDivResize, i64 %ynew, i16 %trunc_ln311

]]></Node>
<StgValue><ssdm name="Yscale64"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_resize_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:17 %specresourcelimit_ln315 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_19, void @function, void @empty_19

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln315"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:18 %specresourcelimit_ln316 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_19, void @function3, void @empty_19

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln316"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln343 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln343"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln343 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln343"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln343 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln343"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:25 %empty_69 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16">
<![CDATA[
entry:32 %Yscale64 = call i64 @xfUDivResize, i64 %ynew, i16 %trunc_ln311

]]></Node>
<StgValue><ssdm name="Yscale64"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="48" op_0_bw="64">
<![CDATA[
entry:33 %trunc_ln323 = trunc i64 %Yscale64

]]></Node>
<StgValue><ssdm name="trunc_ln323"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %icmp_ln376 = icmp_sgt  i32 %imgOutput_rows_val_read, i32 %imgInput_rows_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln376"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:35 %loop_row_count = select i1 %icmp_ln376, i32 %imgOutput_rows_val_read, i32 %imgInput_rows_val_read

]]></Node>
<StgValue><ssdm name="loop_row_count"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %icmp_ln378 = icmp_sgt  i32 %imgOutput_cols_val_read, i32 %imgInput_cols_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln378"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:37 %loop_col_count = select i1 %icmp_ln378, i32 %imgOutput_cols_val_read, i32 %imgInput_cols_val_read

]]></Node>
<StgValue><ssdm name="loop_col_count"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %sub302 = add i32 %imgOutput_rows_val_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub302"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %sub97 = add i32 %imgInput_cols_val_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub97"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:40 %shr_i_i_i_i102_cast = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %Yscale64, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="shr_i_i_i_i102_cast"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %tmp_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %Yscale64, i32 10, i32 47

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="43" op_0_bw="38">
<![CDATA[
entry:42 %conv_i_i12_i530_i1 = zext i38 %tmp_2

]]></Node>
<StgValue><ssdm name="conv_i_i12_i530_i1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %sub_i = add i32 %imgInput_rows_val_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
entry:44 %shl_i_i_i_i396_i = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %sub_i, i22 0

]]></Node>
<StgValue><ssdm name="shl_i_i_i_i396_i"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
entry:45 %shl_i_i_i_i_i = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %sub97, i22 0

]]></Node>
<StgValue><ssdm name="shl_i_i_i_i_i"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="32">
<![CDATA[
entry:46 %empty_70 = trunc i32 %sub97

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="42" op_0_bw="42" op_1_bw="20" op_2_bw="22">
<![CDATA[
entry:47 %indexx_pre_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %empty_70, i22 0

]]></Node>
<StgValue><ssdm name="indexx_pre_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="20" op_0_bw="32">
<![CDATA[
entry:48 %empty_71 = trunc i32 %sub_i

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="42" op_1_bw="20" op_2_bw="22">
<![CDATA[
entry:49 %shl_i_i_i373_i = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %empty_71, i22 0

]]></Node>
<StgValue><ssdm name="shl_i_i_i373_i"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
entry:56 %br_ln404 = br void %VITIS_LOOP_411_5

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_5:0 %i_3_load = load i31 %i_3

]]></Node>
<StgValue><ssdm name="i_3_load"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_411_5:1 %zext_ln404 = zext i31 %i_3_load

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5:2 %icmp_ln404 = icmp_slt  i32 %zext_ln404, i32 %loop_row_count

]]></Node>
<StgValue><ssdm name="icmp_ln404"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_411_5:3 %add_ln404 = add i31 %i_3_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln404"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_411_5:4 %br_ln404 = br i1 %icmp_ln404, void %for.end384.loopexit, void %VITIS_LOOP_411_5.split

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:29 %empty_75 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:55 %store_ln404 = store i31 %add_ln404, i31 %i_3

]]></Node>
<StgValue><ssdm name="store_ln404"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0">
<![CDATA[
for.end384.loopexit:0 %ret_ln554 = ret

]]></Node>
<StgValue><ssdm name="ret_ln554"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:1 %output_rows_count_load = load i32 %output_rows_count

]]></Node>
<StgValue><ssdm name="output_rows_count_load"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
VITIS_LOOP_411_5.split:7 %indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323

]]></Node>
<StgValue><ssdm name="indexy_pre_comp"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:11 %slt = icmp_slt  i32 %sub302, i32 %output_rows_count_load

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
VITIS_LOOP_411_5.split:7 %indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323

]]></Node>
<StgValue><ssdm name="indexy_pre_comp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
VITIS_LOOP_411_5.split:7 %indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323

]]></Node>
<StgValue><ssdm name="indexy_pre_comp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
VITIS_LOOP_411_5.split:7 %indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323

]]></Node>
<StgValue><ssdm name="indexy_pre_comp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="91" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
VITIS_LOOP_411_5.split:7 %indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323

]]></Node>
<StgValue><ssdm name="indexy_pre_comp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="92" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
VITIS_LOOP_411_5.split:7 %indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323

]]></Node>
<StgValue><ssdm name="indexy_pre_comp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="93" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
VITIS_LOOP_411_5.split:7 %indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323

]]></Node>
<StgValue><ssdm name="indexy_pre_comp"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="42">
<![CDATA[
VITIS_LOOP_411_5.split:8 %trunc_ln409 = trunc i42 %indexy_pre_comp

]]></Node>
<StgValue><ssdm name="trunc_ln409"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="43" op_0_bw="42">
<![CDATA[
VITIS_LOOP_411_5.split:14 %conv_i_i25_i515_i = sext i42 %indexy_pre_comp

]]></Node>
<StgValue><ssdm name="conv_i_i25_i515_i"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
VITIS_LOOP_411_5.split:15 %add_i534_i = add i43 %conv_i_i12_i530_i1, i43 %conv_i_i25_i515_i

]]></Node>
<StgValue><ssdm name="add_i534_i"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="17" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:16 %tmp_cast = partselect i17 @_ssdm_op_PartSelect.i17.i43.i32.i32, i43 %add_i534_i, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:17 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_i534_i, i32 42

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="54" op_0_bw="42">
<![CDATA[
VITIS_LOOP_411_5.split:20 %conv_i_i380_i = sext i42 %indexy_pre_comp

]]></Node>
<StgValue><ssdm name="conv_i_i380_i"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_411_5.split:21 %cmp_i_i398_i = icmp_slt  i54 %shl_i_i_i_i396_i, i54 %conv_i_i380_i

]]></Node>
<StgValue><ssdm name="cmp_i_i398_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:0 %read_rows_count_load = load i32 %read_rows_count

]]></Node>
<StgValue><ssdm name="read_rows_count_load"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:9 %cmp71 = icmp_ne  i32 %read_rows_count_load, i32 %imgInput_rows_val_read

]]></Node>
<StgValue><ssdm name="cmp71"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:10 %sub = add i32 %read_rows_count_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:12 %cmp308 = icmp_eq  i32 %read_rows_count_load, i32 %imgInput_rows_val_read

]]></Node>
<StgValue><ssdm name="cmp308"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:13 %sub309 = add i32 %read_rows_count_load, i32 4294967294

]]></Node>
<StgValue><ssdm name="sub309"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:18 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexy_pre_comp, i32 41

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_411_5.split:19 %add_i_i_i_i_i475_i = add i17 %tmp_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_i_i_i_i_i475_i"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
VITIS_LOOP_411_5.split:22 %spec_select110 = select i1 %cmp_i_i398_i, i42 %shl_i_i_i373_i, i42 %indexy_pre_comp

]]></Node>
<StgValue><ssdm name="spec_select110"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
VITIS_LOOP_411_5.split:23 %indexy_pre_1 = select i1 %tmp_11, i42 0, i42 %spec_select110

]]></Node>
<StgValue><ssdm name="indexy_pre_1"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="22" op_0_bw="42">
<![CDATA[
VITIS_LOOP_411_5.split:24 %empty_72 = trunc i42 %indexy_pre_1

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="17" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:25 %tmp_cast_73 = partselect i17 @_ssdm_op_PartSelect.i17.i42.i32.i32, i42 %indexy_pre_1, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_cast_73"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:26 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexy_pre_1, i32 41

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="42">
<![CDATA[
VITIS_LOOP_411_5.split:27 %empty_74 = trunc i42 %indexy_pre_1

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_411_5.split:28 %add_i_i_i_i_i349_i = add i17 %tmp_cast_73, i17 1

]]></Node>
<StgValue><ssdm name="add_i_i_i_i_i349_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:2 %first_row_index_1_load = load i32 %first_row_index_1

]]></Node>
<StgValue><ssdm name="first_row_index_1_load"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:3 %nextYScale_load = load i17 %nextYScale

]]></Node>
<StgValue><ssdm name="nextYScale_load"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:4 %indexy_load = load i17 %indexy

]]></Node>
<StgValue><ssdm name="indexy_load"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="1" op_9_bw="8" op_10_bw="8" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="48" op_15_bw="22" op_16_bw="22" op_17_bw="17" op_18_bw="17" op_19_bw="1" op_20_bw="22" op_21_bw="17" op_22_bw="17" op_23_bw="1" op_24_bw="24" op_25_bw="54" op_26_bw="42" op_27_bw="1" op_28_bw="32" op_29_bw="8" op_30_bw="8" op_31_bw="17" op_32_bw="17" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:30 %call_ln378 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_411_5, i17 %indexy_load, i17 %nextYScale_load, i32 %loop_col_count, i32 %sub309, i32 %sub, i1 %cmp308, i32 %imgOutput_cols_val_read, i1 %slt, i8 %line_buffer, i8 %line_buffer_1, i32 %sub97, i32 %first_row_index_1_load, i8 %line_buffer_2, i48 %trunc_ln320, i22 %shr_i_i_i_i102_cast, i22 %trunc_ln409, i17 %add_i_i_i_i_i475_i, i17 %tmp_cast, i1 %tmp_10, i22 %empty_72, i17 %add_i_i_i_i_i349_i, i17 %tmp_cast_73, i1 %tmp_12, i24 %empty_74, i54 %shl_i_i_i_i_i, i42 %indexx_pre_1, i1 %cmp71, i32 %imgInput_cols_val_read, i8 %in_mat_data, i8 %out_resize_mat_data, i17 %indexy_1_loc, i17 %nextYScale_1_loc

]]></Node>
<StgValue><ssdm name="call_ln378"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="1" op_9_bw="8" op_10_bw="8" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="48" op_15_bw="22" op_16_bw="22" op_17_bw="17" op_18_bw="17" op_19_bw="1" op_20_bw="22" op_21_bw="17" op_22_bw="17" op_23_bw="1" op_24_bw="24" op_25_bw="54" op_26_bw="42" op_27_bw="1" op_28_bw="32" op_29_bw="8" op_30_bw="8" op_31_bw="17" op_32_bw="17" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:30 %call_ln378 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_411_5, i17 %indexy_load, i17 %nextYScale_load, i32 %loop_col_count, i32 %sub309, i32 %sub, i1 %cmp308, i32 %imgOutput_cols_val_read, i1 %slt, i8 %line_buffer, i8 %line_buffer_1, i32 %sub97, i32 %first_row_index_1_load, i8 %line_buffer_2, i48 %trunc_ln320, i22 %shr_i_i_i_i102_cast, i22 %trunc_ln409, i17 %add_i_i_i_i_i475_i, i17 %tmp_cast, i1 %tmp_10, i22 %empty_72, i17 %add_i_i_i_i_i349_i, i17 %tmp_cast_73, i1 %tmp_12, i24 %empty_74, i54 %shl_i_i_i_i_i, i42 %indexx_pre_1, i1 %cmp71, i32 %imgInput_cols_val_read, i8 %in_mat_data, i8 %out_resize_mat_data, i17 %indexy_1_loc, i17 %nextYScale_1_loc

]]></Node>
<StgValue><ssdm name="call_ln378"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:43 %first_row_index = add i32 %first_row_index_1_load, i32 1

]]></Node>
<StgValue><ssdm name="first_row_index"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_411_5.split:5 %speclooptripcount_ln406 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln406"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:6 %specloopname_ln404 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln404"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:31 %indexy_1_loc_load = load i17 %indexy_1_loc

]]></Node>
<StgValue><ssdm name="indexy_1_loc_load"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:32 %nextYScale_1_loc_load = load i17 %nextYScale_1_loc

]]></Node>
<StgValue><ssdm name="nextYScale_1_loc_load"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_411_5.split:33 %zext_ln531 = zext i17 %indexy_1_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln531"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:34 %icmp_ln531 = icmp_eq  i32 %sub, i32 %zext_ln531

]]></Node>
<StgValue><ssdm name="icmp_ln531"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_411_5.split:35 %and_ln531 = and i1 %icmp_ln531, i1 %cmp308

]]></Node>
<StgValue><ssdm name="and_ln531"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:36 %icmp_ln532 = icmp_eq  i32 %sub309, i32 %zext_ln531

]]></Node>
<StgValue><ssdm name="icmp_ln532"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_411_5.split:37 %or_ln531 = or i1 %and_ln531, i1 %icmp_ln532

]]></Node>
<StgValue><ssdm name="or_ln531"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:38 %add_ln533 = add i32 %output_rows_count_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln533"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:39 %select_ln531 = select i1 %or_ln531, i32 %add_ln533, i32 %output_rows_count_load

]]></Node>
<StgValue><ssdm name="select_ln531"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:40 %output_rows_count_1 = select i1 %slt, i32 %output_rows_count_load, i32 %select_ln531

]]></Node>
<StgValue><ssdm name="output_rows_count_1"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_411_5.split:41 %zext_ln536 = zext i17 %nextYScale_1_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln536"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:42 %icmp_ln536 = icmp_sgt  i32 %sub, i32 %zext_ln536

]]></Node>
<StgValue><ssdm name="icmp_ln536"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:44 %icmp_ln544 = icmp_eq  i32 %first_row_index, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln544"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:45 %first_row_index_2 = select i1 %icmp_ln544, i32 0, i32 %first_row_index

]]></Node>
<StgValue><ssdm name="first_row_index_2"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:46 %read_rows_count_1 = add i32 %read_rows_count_load, i32 1

]]></Node>
<StgValue><ssdm name="read_rows_count_1"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:47 %sel_tmp1 = select i1 %cmp71, i32 %read_rows_count_1, i32 %imgInput_rows_val_read

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_411_5.split:48 %and_ln536 = and i1 %cmp71, i1 %icmp_ln536

]]></Node>
<StgValue><ssdm name="and_ln536"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:49 %read_rows_count_2 = select i1 %and_ln536, i32 %read_rows_count_load, i32 %sel_tmp1

]]></Node>
<StgValue><ssdm name="read_rows_count_2"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_411_5.split:50 %xor_ln536 = xor i1 %icmp_ln536, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln536"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_411_5.split:51 %and_ln536_1 = and i1 %cmp71, i1 %xor_ln536

]]></Node>
<StgValue><ssdm name="and_ln536_1"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_5.split:52 %first_row_index_3 = select i1 %and_ln536_1, i32 %first_row_index_2, i32 %first_row_index_1_load

]]></Node>
<StgValue><ssdm name="first_row_index_3"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:53 %store_ln385 = store i17 %indexy_1_loc_load, i17 %indexy

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:54 %store_ln386 = store i17 %nextYScale_1_loc_load, i17 %nextYScale

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:56 %store_ln373 = store i32 %first_row_index_3, i32 %first_row_index_1

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:57 %store_ln372 = store i32 %output_rows_count_1, i32 %output_rows_count

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:58 %store_ln352 = store i32 %read_rows_count_2, i32 %read_rows_count

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_411_5.split:59 %br_ln404 = br void %VITIS_LOOP_411_5

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
