<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="design_1_simulator_behav.wdb" id="1">
         <top_modules>
            <top_module name="design_1_simulator" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="852.889 ns"></ZoomStartTime>
      <ZoomEndTime time="1,029.423 ns"></ZoomEndTime>
      <Cursor1Time time="1,000.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="280"></NameColumnWidth>
      <ValueColumnWidth column_width="88"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="20" />
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/REG_FILE" type="array">
      <obj_property name="ElementShortName">REG_FILE[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">REG_FILE[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/INST_REG" type="array">
      <obj_property name="ElementShortName">INST_REG[31:0]</obj_property>
      <obj_property name="ObjectShortName">INST_REG[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/my_inst/T" type="array">
      <obj_property name="ElementShortName">T[2:0]</obj_property>
      <obj_property name="ObjectShortName">T[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/my_inst/imm" type="array">
      <obj_property name="ElementShortName">imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/aclk" type="logic">
      <obj_property name="ElementShortName">aclk</obj_property>
      <obj_property name="ObjectShortName">aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/aresetn" type="logic">
      <obj_property name="ElementShortName">aresetn</obj_property>
      <obj_property name="ObjectShortName">aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/alu_operation" type="array">
      <obj_property name="ElementShortName">alu_operation[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_operation[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/a_i" type="array">
      <obj_property name="ElementShortName">a_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">a_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/b_i" type="array">
      <obj_property name="ElementShortName">b_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">b_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/c_o" type="array">
      <obj_property name="ElementShortName">c_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">c_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/c" type="array">
      <obj_property name="ElementShortName">c[31:0]</obj_property>
      <obj_property name="ObjectShortName">c[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/imm" type="array">
      <obj_property name="ElementShortName">imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/my_inst/opcode" type="array">
      <obj_property name="ElementShortName">opcode[6:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/my_inst/_imm" type="array">
      <obj_property name="ElementShortName">_imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">_imm[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/addr_inst" type="array">
      <obj_property name="ElementShortName">addr_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/blk_mem_gen_0/douta" type="array">
      <obj_property name="ElementShortName">douta[31:0]</obj_property>
      <obj_property name="ObjectShortName">douta[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/my_inst/PC_enable" type="logic">
      <obj_property name="ElementShortName">PC_enable</obj_property>
      <obj_property name="ObjectShortName">PC_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/my_inst/b_select" type="array">
      <obj_property name="ElementShortName">b_select[1:0]</obj_property>
      <obj_property name="ObjectShortName">b_select[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/my_inst/m2r_select" type="logic">
      <obj_property name="ElementShortName">m2r_select</obj_property>
      <obj_property name="ObjectShortName">m2r_select</obj_property>
   </wvobject>
</wave_config>
