$date
	Sat Oct 31 10:37:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! qt $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module T1 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 ! q $end
$scope module f1 $end
$var wire 1 " CLK $end
$var wire 1 % D $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
0"
x!
$end
#1
1"
#2
1%
0!
0"
0#
1$
#3
1"
0$
#4
0"
#5
0%
1!
1"
1#
#6
0"
#7
1%
0!
1"
#8
0"
#9
0%
1!
1"
#10
0"
#11
1%
0!
1"
#12
0"
#13
1"
0#
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0%
1!
0"
1#
#21
1%
0!
1"
#22
0"
#23
0%
1!
1"
#24
1%
0!
0"
1$
#25
1"
#26
0"
#27
1"
#28
0"
0$
#29
0%
1!
1"
#30
0"
#31
1%
0!
1"
#32
0"
#33
0%
1!
1"
#34
0"
#35
1%
0!
1"
#36
0"
#37
0%
1!
1"
#38
0"
#39
1%
0!
1"
#40
0"
#41
0%
1!
1"
#42
0"
#43
1%
0!
1"
#44
0"
#45
0%
1!
1"
