#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000180aed36580 .scope module, "upcounter_tb" "upcounter_tb" 2 3;
 .timescale -9 -9;
P_00000180aec37ba0 .param/l "data_width" 0 2 4, +C4<00000000000000000000000000000100>;
v00000180aed3c1b0_0 .var "clk", 0 0;
v00000180aed3c250_0 .var "d", 3 0;
v00000180aec249c0_0 .var "load_en", 0 0;
v00000180aec24a60_0 .net "q", 3 0, v00000180aed3c070_0;  1 drivers
v00000180aec24b00_0 .var "reset", 0 0;
S_00000180aed36710 .scope module, "circ1" "upcounter" 2 11, 3 1 0, S_00000180aed36580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_en";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
P_00000180aec37860 .param/l "data_width" 0 3 3, +C4<00000000000000000000000000000100>;
v00000180aed3a740_0 .net "clk", 0 0, v00000180aed3c1b0_0;  1 drivers
v00000180aed368a0_0 .net "d", 3 0, v00000180aed3c250_0;  1 drivers
v00000180aed36940_0 .net "load_en", 0 0, v00000180aec249c0_0;  1 drivers
v00000180aed3c070_0 .var "q", 3 0;
v00000180aed3c110_0 .net "reset", 0 0, v00000180aec24b00_0;  1 drivers
E_00000180aec372e0 .event posedge, v00000180aed3c110_0, v00000180aed3a740_0;
    .scope S_00000180aed36710;
T_0 ;
    %wait E_00000180aec372e0;
    %load/vec4 v00000180aed3c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000180aed3c070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000180aed36940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000180aed368a0_0;
    %assign/vec4 v00000180aed3c070_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000180aed3c070_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000180aed3c070_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000180aed36580;
T_1 ;
    %load/vec4 v00000180aed3c1b0_0;
    %inv;
    %store/vec4 v00000180aed3c1b0_0, 0, 1;
    %delay 10, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000180aed36580;
T_2 ;
    %vpi_call 2 19 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000180aed36580 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180aed3c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000180aec24b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180aec249c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000180aed3c250_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180aec24b00_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000180aec249c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000180aed3c250_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180aec249c0_0, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000180aec24b00_0, 0;
    %delay 20, 0;
    %delay 20, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000180aed36580;
T_3 ;
    %vpi_call 2 44 "$monitor", "time = %0t,clk = %b, reset = %b, load_en =  %b, d = %b, q = %b", $time, v00000180aed3c1b0_0, v00000180aec24b00_0, v00000180aec249c0_0, v00000180aed3c250_0, v00000180aec24a60_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "upcounter_tb.v";
    "upcounter.v";
