

================================================================
== Vivado HLS Report for 'filtez'
================================================================
* Date:           Sat May 27 21:45:27 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.25|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         9|          1|          1|     5|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     69|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        -|      -|     218|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     218|    151|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |adpcm_main_mul_32bkb_U1  |adpcm_main_mul_32bkb  |        0|      4|  0|   0|
    |adpcm_main_mul_32bkb_U2  |adpcm_main_mul_32bkb  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |p_01_rec_fu_129_p2  |     +    |      0|  0|   3|           3|           1|
    |zl_1_fu_155_p2      |     +    |      0|  0|  64|          64|          64|
    |exitcond_fu_123_p2  |   icmp   |      0|  0|   2|           3|           3|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  69|          70|          68|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   4|         11|    1|         11|
    |ap_enable_reg_pp0_iter8  |   1|          2|    1|          2|
    |bpl_address0             |   3|          3|    3|          9|
    |dlt_address0             |   3|          3|    3|          9|
    |dlt_pn_rec_phi_fu_94_p4  |   3|          2|    3|          6|
    |dlt_pn_rec_reg_90        |   3|          2|    3|          6|
    |zl1_reg_80               |  64|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         25|   78|        171|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |dlt_pn_rec_reg_90        |   3|   0|    3|          0|
    |exitcond_reg_195         |   1|   0|    1|          0|
    |p_01_rec_reg_199         |   3|   0|    3|          0|
    |reg_101                  |  32|   0|   32|          0|
    |reg_105                  |  32|   0|   32|          0|
    |tmp_44_reg_224           |  64|   0|   64|          0|
    |zl1_reg_80               |  64|   0|   64|          0|
    |exitcond_reg_195         |   0|   1|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 218|   1|  219|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    filtez    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    filtez    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    filtez    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    filtez    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    filtez    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    filtez    | return value |
|ap_return     | out |   32| ap_ctrl_hs |    filtez    | return value |
|bpl_address0  | out |    3|  ap_memory |      bpl     |     array    |
|bpl_ce0       | out |    1|  ap_memory |      bpl     |     array    |
|bpl_q0        |  in |   32|  ap_memory |      bpl     |     array    |
|dlt_address0  | out |    3|  ap_memory |      dlt     |     array    |
|dlt_ce0       | out |    1|  ap_memory |      dlt     |     array    |
|dlt_q0        |  in |   32|  ap_memory |      dlt     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

