
Micros_tanks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e38  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08004fc0  08004fc0  00005fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800540c  0800540c  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800540c  0800540c  0000640c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005414  08005414  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005414  08005414  00006414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005418  08005418  00006418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800541c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000700c  2**0
                  CONTENTS
 10 .bss          0000015c  2000000c  2000000c  0000700c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000168  20000168  0000700c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ce5b  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ff1  00000000  00000000  00013e97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d78  00000000  00000000  00015e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a65  00000000  00000000  00016c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022761  00000000  00000000  00017665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f898  00000000  00000000  00039dc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d74eb  00000000  00000000  0004965e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00120b49  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000039cc  00000000  00000000  00120b8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  00124558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004fa8 	.word	0x08004fa8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004fa8 	.word	0x08004fa8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <MAX7219_SendAll>:
extern SPI_HandleTypeDef hspi1;
extern ADC_HandleTypeDef hadc1;
extern TIM_HandleTypeDef htim1; // OJO: Ahora es TIM1

// ================= PANTALLA (SPI) =================
static void MAX7219_SendAll(uint8_t address, uint8_t data) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	460a      	mov	r2, r1
 80004fe:	71fb      	strb	r3, [r7, #7]
 8000500:	4613      	mov	r3, r2
 8000502:	71bb      	strb	r3, [r7, #6]
    uint8_t paquete[2] = {address, data};
 8000504:	79fb      	ldrb	r3, [r7, #7]
 8000506:	723b      	strb	r3, [r7, #8]
 8000508:	79bb      	ldrb	r3, [r7, #6]
 800050a:	727b      	strb	r3, [r7, #9]
    HAL_GPIO_WritePin(CS_MATRIZ_GPIO_Port, CS_MATRIZ_Pin, GPIO_PIN_RESET);
 800050c:	2200      	movs	r2, #0
 800050e:	2110      	movs	r1, #16
 8000510:	480d      	ldr	r0, [pc, #52]	@ (8000548 <MAX7219_SendAll+0x54>)
 8000512:	f002 f9bf 	bl	8002894 <HAL_GPIO_WritePin>
    for(int i = 0; i < NUM_MATRICES; i++) {
 8000516:	2300      	movs	r3, #0
 8000518:	60fb      	str	r3, [r7, #12]
 800051a:	e009      	b.n	8000530 <MAX7219_SendAll+0x3c>
        HAL_SPI_Transmit(&hspi1, paquete, 2, 10);
 800051c:	f107 0108 	add.w	r1, r7, #8
 8000520:	230a      	movs	r3, #10
 8000522:	2202      	movs	r2, #2
 8000524:	4809      	ldr	r0, [pc, #36]	@ (800054c <MAX7219_SendAll+0x58>)
 8000526:	f002 fea0 	bl	800326a <HAL_SPI_Transmit>
    for(int i = 0; i < NUM_MATRICES; i++) {
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	3301      	adds	r3, #1
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	2b07      	cmp	r3, #7
 8000534:	ddf2      	ble.n	800051c <MAX7219_SendAll+0x28>
    }
    HAL_GPIO_WritePin(CS_MATRIZ_GPIO_Port, CS_MATRIZ_Pin, GPIO_PIN_SET);
 8000536:	2201      	movs	r2, #1
 8000538:	2110      	movs	r1, #16
 800053a:	4803      	ldr	r0, [pc, #12]	@ (8000548 <MAX7219_SendAll+0x54>)
 800053c:	f002 f9aa 	bl	8002894 <HAL_GPIO_WritePin>
}
 8000540:	bf00      	nop
 8000542:	3710      	adds	r7, #16
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	40020000 	.word	0x40020000
 800054c:	200000c0 	.word	0x200000c0

08000550 <HW_MAX7219_Init>:

void HW_MAX7219_Init(void) {
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
    MAX7219_SendAll(0x0C, 0x01); // Shutdown -> Normal Operation
 8000554:	2101      	movs	r1, #1
 8000556:	200c      	movs	r0, #12
 8000558:	f7ff ffcc 	bl	80004f4 <MAX7219_SendAll>
    MAX7219_SendAll(0x09, 0x00); // Decode Mode -> No decode
 800055c:	2100      	movs	r1, #0
 800055e:	2009      	movs	r0, #9
 8000560:	f7ff ffc8 	bl	80004f4 <MAX7219_SendAll>
    MAX7219_SendAll(0x0B, 0x07); // Scan Limit -> All digits
 8000564:	2107      	movs	r1, #7
 8000566:	200b      	movs	r0, #11
 8000568:	f7ff ffc4 	bl	80004f4 <MAX7219_SendAll>
    MAX7219_SendAll(0x0A, 0x01); // Intensity -> Min
 800056c:	2101      	movs	r1, #1
 800056e:	200a      	movs	r0, #10
 8000570:	f7ff ffc0 	bl	80004f4 <MAX7219_SendAll>
    MAX7219_SendAll(0x0F, 0x00); // Display Test -> Off
 8000574:	2100      	movs	r1, #0
 8000576:	200f      	movs	r0, #15
 8000578:	f7ff ffbc 	bl	80004f4 <MAX7219_SendAll>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}

08000580 <HW_UpdateDisplay>:

void HW_UpdateDisplay(uint32_t *buffer) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b08a      	sub	sp, #40	@ 0x28
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
    for (int row = 0; row < 8; row++) {
 8000588:	2300      	movs	r3, #0
 800058a:	627b      	str	r3, [r7, #36]	@ 0x24
 800058c:	e051      	b.n	8000632 <HW_UpdateDisplay+0xb2>
        HAL_GPIO_WritePin(CS_MATRIZ_GPIO_Port, CS_MATRIZ_Pin, GPIO_PIN_RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2110      	movs	r1, #16
 8000592:	482c      	ldr	r0, [pc, #176]	@ (8000644 <HW_UpdateDisplay+0xc4>)
 8000594:	f002 f97e 	bl	8002894 <HAL_GPIO_WritePin>

        // Parte Inferior (Filas 8-15)
        uint32_t linea_inf = buffer[row + 8];
 8000598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800059a:	3308      	adds	r3, #8
 800059c:	009b      	lsls	r3, r3, #2
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	4413      	add	r3, r2
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	61bb      	str	r3, [r7, #24]
        for(int m = 3; m >= 0; m--) {
 80005a6:	2303      	movs	r3, #3
 80005a8:	623b      	str	r3, [r7, #32]
 80005aa:	e015      	b.n	80005d8 <HW_UpdateDisplay+0x58>
            uint8_t data[2] = { row + 1, (linea_inf >> (m * 8)) & 0xFF };
 80005ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	3301      	adds	r3, #1
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	743b      	strb	r3, [r7, #16]
 80005b6:	6a3b      	ldr	r3, [r7, #32]
 80005b8:	00db      	lsls	r3, r3, #3
 80005ba:	69ba      	ldr	r2, [r7, #24]
 80005bc:	fa22 f303 	lsr.w	r3, r2, r3
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	747b      	strb	r3, [r7, #17]
            HAL_SPI_Transmit(&hspi1, data, 2, 10);
 80005c4:	f107 0110 	add.w	r1, r7, #16
 80005c8:	230a      	movs	r3, #10
 80005ca:	2202      	movs	r2, #2
 80005cc:	481e      	ldr	r0, [pc, #120]	@ (8000648 <HW_UpdateDisplay+0xc8>)
 80005ce:	f002 fe4c 	bl	800326a <HAL_SPI_Transmit>
        for(int m = 3; m >= 0; m--) {
 80005d2:	6a3b      	ldr	r3, [r7, #32]
 80005d4:	3b01      	subs	r3, #1
 80005d6:	623b      	str	r3, [r7, #32]
 80005d8:	6a3b      	ldr	r3, [r7, #32]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	dae6      	bge.n	80005ac <HW_UpdateDisplay+0x2c>
        }

        // Parte Superior (Filas 0-7)
        uint32_t linea_sup = buffer[row];
 80005de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005e0:	009b      	lsls	r3, r3, #2
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	4413      	add	r3, r2
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	617b      	str	r3, [r7, #20]
        for(int m = 3; m >= 0; m--) {
 80005ea:	2303      	movs	r3, #3
 80005ec:	61fb      	str	r3, [r7, #28]
 80005ee:	e015      	b.n	800061c <HW_UpdateDisplay+0x9c>
            uint8_t data[2] = { row + 1, (linea_sup >> (m * 8)) & 0xFF };
 80005f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	3301      	adds	r3, #1
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	733b      	strb	r3, [r7, #12]
 80005fa:	69fb      	ldr	r3, [r7, #28]
 80005fc:	00db      	lsls	r3, r3, #3
 80005fe:	697a      	ldr	r2, [r7, #20]
 8000600:	fa22 f303 	lsr.w	r3, r2, r3
 8000604:	b2db      	uxtb	r3, r3
 8000606:	737b      	strb	r3, [r7, #13]
            HAL_SPI_Transmit(&hspi1, data, 2, 10);
 8000608:	f107 010c 	add.w	r1, r7, #12
 800060c:	230a      	movs	r3, #10
 800060e:	2202      	movs	r2, #2
 8000610:	480d      	ldr	r0, [pc, #52]	@ (8000648 <HW_UpdateDisplay+0xc8>)
 8000612:	f002 fe2a 	bl	800326a <HAL_SPI_Transmit>
        for(int m = 3; m >= 0; m--) {
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	3b01      	subs	r3, #1
 800061a:	61fb      	str	r3, [r7, #28]
 800061c:	69fb      	ldr	r3, [r7, #28]
 800061e:	2b00      	cmp	r3, #0
 8000620:	dae6      	bge.n	80005f0 <HW_UpdateDisplay+0x70>
        }
        HAL_GPIO_WritePin(CS_MATRIZ_GPIO_Port, CS_MATRIZ_Pin, GPIO_PIN_SET);
 8000622:	2201      	movs	r2, #1
 8000624:	2110      	movs	r1, #16
 8000626:	4807      	ldr	r0, [pc, #28]	@ (8000644 <HW_UpdateDisplay+0xc4>)
 8000628:	f002 f934 	bl	8002894 <HAL_GPIO_WritePin>
    for (int row = 0; row < 8; row++) {
 800062c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800062e:	3301      	adds	r3, #1
 8000630:	627b      	str	r3, [r7, #36]	@ 0x24
 8000632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000634:	2b07      	cmp	r3, #7
 8000636:	ddaa      	ble.n	800058e <HW_UpdateDisplay+0xe>
    }
}
 8000638:	bf00      	nop
 800063a:	bf00      	nop
 800063c:	3728      	adds	r7, #40	@ 0x28
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	40020000 	.word	0x40020000
 8000648:	200000c0 	.word	0x200000c0

0800064c <HW_LeerAngulo>:

// ================= POTENCIÓMETROS (ADC) =================
float HW_LeerAngulo(int jugador) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b086      	sub	sp, #24
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start(&hadc1);
 8000654:	481d      	ldr	r0, [pc, #116]	@ (80006cc <HW_LeerAngulo+0x80>)
 8000656:	f001 fab3 	bl	8001bc0 <HAL_ADC_Start>
    uint32_t val1 = 0, val2 = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	617b      	str	r3, [r7, #20]
 800065e:	2300      	movs	r3, #0
 8000660:	613b      	str	r3, [r7, #16]

    if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) val1 = HAL_ADC_GetValue(&hadc1);
 8000662:	210a      	movs	r1, #10
 8000664:	4819      	ldr	r0, [pc, #100]	@ (80006cc <HW_LeerAngulo+0x80>)
 8000666:	f001 fbb0 	bl	8001dca <HAL_ADC_PollForConversion>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d103      	bne.n	8000678 <HW_LeerAngulo+0x2c>
 8000670:	4816      	ldr	r0, [pc, #88]	@ (80006cc <HW_LeerAngulo+0x80>)
 8000672:	f001 fc35 	bl	8001ee0 <HAL_ADC_GetValue>
 8000676:	6178      	str	r0, [r7, #20]
    if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) val2 = HAL_ADC_GetValue(&hadc1);
 8000678:	210a      	movs	r1, #10
 800067a:	4814      	ldr	r0, [pc, #80]	@ (80006cc <HW_LeerAngulo+0x80>)
 800067c:	f001 fba5 	bl	8001dca <HAL_ADC_PollForConversion>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d103      	bne.n	800068e <HW_LeerAngulo+0x42>
 8000686:	4811      	ldr	r0, [pc, #68]	@ (80006cc <HW_LeerAngulo+0x80>)
 8000688:	f001 fc2a 	bl	8001ee0 <HAL_ADC_GetValue>
 800068c:	6138      	str	r0, [r7, #16]
    HAL_ADC_Stop(&hadc1);
 800068e:	480f      	ldr	r0, [pc, #60]	@ (80006cc <HW_LeerAngulo+0x80>)
 8000690:	f001 fb68 	bl	8001d64 <HAL_ADC_Stop>

    uint32_t raw = (jugador == 1) ? val1 : val2;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2b01      	cmp	r3, #1
 8000698:	d101      	bne.n	800069e <HW_LeerAngulo+0x52>
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	e000      	b.n	80006a0 <HW_LeerAngulo+0x54>
 800069e:	693b      	ldr	r3, [r7, #16]
 80006a0:	60fb      	str	r3, [r7, #12]
    // Mapeo: 0-4095 -> 0-90 grados
    return (raw * 90.0f) / 4095.0f;
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	ee07 3a90 	vmov	s15, r3
 80006a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006ac:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80006d0 <HW_LeerAngulo+0x84>
 80006b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006b4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80006d4 <HW_LeerAngulo+0x88>
 80006b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006bc:	eef0 7a66 	vmov.f32	s15, s13
}
 80006c0:	eeb0 0a67 	vmov.f32	s0, s15
 80006c4:	3718      	adds	r7, #24
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000078 	.word	0x20000078
 80006d0:	42b40000 	.word	0x42b40000
 80006d4:	457ff000 	.word	0x457ff000

080006d8 <HW_Buzzer_Init>:

// ================= ZUMBADOR (PWM) =================
void HW_Buzzer_Init(void) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80006dc:	2100      	movs	r1, #0
 80006de:	4802      	ldr	r0, [pc, #8]	@ (80006e8 <HW_Buzzer_Init+0x10>)
 80006e0:	f003 f88c 	bl	80037fc <HAL_TIM_PWM_Start>
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000118 	.word	0x20000118

080006ec <HW_Buzzer_Frecuencia>:

void HW_Buzzer_Frecuencia(float freq) {
 80006ec:	b480      	push	{r7}
 80006ee:	b085      	sub	sp, #20
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (freq < 10) {
 80006f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80006fa:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80006fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000706:	d504      	bpl.n	8000712 <HW_Buzzer_Frecuencia+0x26>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0); // Silencio
 8000708:	4b10      	ldr	r3, [pc, #64]	@ (800074c <HW_Buzzer_Frecuencia+0x60>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	2200      	movs	r2, #0
 800070e:	635a      	str	r2, [r3, #52]	@ 0x34
        return;
 8000710:	e016      	b.n	8000740 <HW_Buzzer_Frecuencia+0x54>
    }
    // Asumiendo reloj base aprox 1MHz (Prescaler 100 en 100MHz)
    // Periodo = 1.000.000 / Freq
    uint32_t periodo = (uint32_t)(1000000 / freq);
 8000712:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000750 <HW_Buzzer_Frecuencia+0x64>
 8000716:	ed97 7a01 	vldr	s14, [r7, #4]
 800071a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800071e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000722:	ee17 3a90 	vmov	r3, s15
 8000726:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim1, periodo);
 8000728:	4b08      	ldr	r3, [pc, #32]	@ (800074c <HW_Buzzer_Frecuencia+0x60>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	68fa      	ldr	r2, [r7, #12]
 800072e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000730:	4a06      	ldr	r2, [pc, #24]	@ (800074c <HW_Buzzer_Frecuencia+0x60>)
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, periodo / 2); // 50% ciclo
 8000736:	4b05      	ldr	r3, [pc, #20]	@ (800074c <HW_Buzzer_Frecuencia+0x60>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	68fa      	ldr	r2, [r7, #12]
 800073c:	0852      	lsrs	r2, r2, #1
 800073e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000740:	3714      	adds	r7, #20
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	20000118 	.word	0x20000118
 8000750:	49742400 	.word	0x49742400

08000754 <HW_Buzzer_Stop>:

void HW_Buzzer_Stop(void) {
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000758:	4b04      	ldr	r3, [pc, #16]	@ (800076c <HW_Buzzer_Stop+0x18>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2200      	movs	r2, #0
 800075e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	20000118 	.word	0x20000118

08000770 <HW_Buzzer_Disparo>:

void HW_Buzzer_Disparo(void) {
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
    for(int f=800; f>200; f-=50) { // Barrido de frecuencia descendente
 8000776:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	e00e      	b.n	800079c <HW_Buzzer_Disparo+0x2c>
        HW_Buzzer_Frecuencia(f);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	ee07 3a90 	vmov	s15, r3
 8000784:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000788:	eeb0 0a67 	vmov.f32	s0, s15
 800078c:	f7ff ffae 	bl	80006ec <HW_Buzzer_Frecuencia>
        HAL_Delay(5);
 8000790:	2005      	movs	r0, #5
 8000792:	f001 f9ad 	bl	8001af0 <HAL_Delay>
    for(int f=800; f>200; f-=50) { // Barrido de frecuencia descendente
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	3b32      	subs	r3, #50	@ 0x32
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2bc8      	cmp	r3, #200	@ 0xc8
 80007a0:	dced      	bgt.n	800077e <HW_Buzzer_Disparo+0xe>
    }
    HW_Buzzer_Stop();
 80007a2:	f7ff ffd7 	bl	8000754 <HW_Buzzer_Stop>
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
	...

080007b0 <HW_Buzzer_Victoria>:

void HW_Buzzer_Victoria(void) {
 80007b0:	b590      	push	{r4, r7, lr}
 80007b2:	b087      	sub	sp, #28
 80007b4:	af00      	add	r7, sp, #0
    // Melodía simple
    float notas[] = {523.25, 659.25, 783.99, 1046.50}; // Do, Mi, Sol, Do alto
 80007b6:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <HW_Buzzer_Victoria+0x54>)
 80007b8:	1d3c      	adds	r4, r7, #4
 80007ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    for(int i=0; i<4; i++) {
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]
 80007c4:	e015      	b.n	80007f2 <HW_Buzzer_Victoria+0x42>
        HW_Buzzer_Frecuencia(notas[i]);
 80007c6:	697b      	ldr	r3, [r7, #20]
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	3318      	adds	r3, #24
 80007cc:	443b      	add	r3, r7
 80007ce:	3b14      	subs	r3, #20
 80007d0:	edd3 7a00 	vldr	s15, [r3]
 80007d4:	eeb0 0a67 	vmov.f32	s0, s15
 80007d8:	f7ff ff88 	bl	80006ec <HW_Buzzer_Frecuencia>
        HAL_Delay(150);
 80007dc:	2096      	movs	r0, #150	@ 0x96
 80007de:	f001 f987 	bl	8001af0 <HAL_Delay>
        HW_Buzzer_Stop();
 80007e2:	f7ff ffb7 	bl	8000754 <HW_Buzzer_Stop>
        HAL_Delay(50);
 80007e6:	2032      	movs	r0, #50	@ 0x32
 80007e8:	f001 f982 	bl	8001af0 <HAL_Delay>
    for(int i=0; i<4; i++) {
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	3301      	adds	r3, #1
 80007f0:	617b      	str	r3, [r7, #20]
 80007f2:	697b      	ldr	r3, [r7, #20]
 80007f4:	2b03      	cmp	r3, #3
 80007f6:	dde6      	ble.n	80007c6 <HW_Buzzer_Victoria+0x16>
    }
}
 80007f8:	bf00      	nop
 80007fa:	bf00      	nop
 80007fc:	371c      	adds	r7, #28
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd90      	pop	{r4, r7, pc}
 8000802:	bf00      	nop
 8000804:	08004fc0 	.word	0x08004fc0

08000808 <SetPixel>:
static float bala_x, bala_y;
static float bala_vx, bala_vy;


// --- FUNCIONES PRIVADAS (Auxiliares) ---
static void SetPixel(int x, int y, int color) {
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
    if (x >= 0 && x < 32 && y >= 0 && y < 16) {
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	2b00      	cmp	r3, #0
 8000818:	db27      	blt.n	800086a <SetPixel+0x62>
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	2b1f      	cmp	r3, #31
 800081e:	dc24      	bgt.n	800086a <SetPixel+0x62>
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	2b00      	cmp	r3, #0
 8000824:	db21      	blt.n	800086a <SetPixel+0x62>
 8000826:	68bb      	ldr	r3, [r7, #8]
 8000828:	2b0f      	cmp	r3, #15
 800082a:	dc1e      	bgt.n	800086a <SetPixel+0x62>
        if (color) framebuffer[y] |= (1UL << x);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d00d      	beq.n	800084e <SetPixel+0x46>
 8000832:	4a11      	ldr	r2, [pc, #68]	@ (8000878 <SetPixel+0x70>)
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800083a:	2101      	movs	r1, #1
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	fa01 f303 	lsl.w	r3, r1, r3
 8000842:	431a      	orrs	r2, r3
 8000844:	490c      	ldr	r1, [pc, #48]	@ (8000878 <SetPixel+0x70>)
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        else       framebuffer[y] &= ~(1UL << x);
    }
}
 800084c:	e00d      	b.n	800086a <SetPixel+0x62>
        else       framebuffer[y] &= ~(1UL << x);
 800084e:	4a0a      	ldr	r2, [pc, #40]	@ (8000878 <SetPixel+0x70>)
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000856:	2101      	movs	r1, #1
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	fa01 f303 	lsl.w	r3, r1, r3
 800085e:	43db      	mvns	r3, r3
 8000860:	401a      	ands	r2, r3
 8000862:	4905      	ldr	r1, [pc, #20]	@ (8000878 <SetPixel+0x70>)
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800086a:	bf00      	nop
 800086c:	3714      	adds	r7, #20
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	20000028 	.word	0x20000028

0800087c <PintarTanque>:

static void PintarTanque(int x, int y, int direccion) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b088      	sub	sp, #32
 8000880:	af00      	add	r7, sp, #0
 8000882:	60f8      	str	r0, [r7, #12]
 8000884:	60b9      	str	r1, [r7, #8]
 8000886:	607a      	str	r2, [r7, #4]
        {0,0,1}, // Cañón (arriba)
        {1,1,0}, // Cuerpo
        {1,1,1}  // Orugas (abajo)
    };

    for (int f = 0; f < 3; f++) {
 8000888:	2300      	movs	r3, #0
 800088a:	61fb      	str	r3, [r7, #28]
 800088c:	e029      	b.n	80008e2 <PintarTanque+0x66>
        for (int c = 0; c < 3; c++) {
 800088e:	2300      	movs	r3, #0
 8000890:	61bb      	str	r3, [r7, #24]
 8000892:	e020      	b.n	80008d6 <PintarTanque+0x5a>
            // Si direccion es 1 (Derecha/J1), pintamos normal.
            // Si es -1 (Izquierda/J2), invertimos columnas (espejo).
            int col_leida = (direccion == 1) ? c : (2 - c);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d003      	beq.n	80008a2 <PintarTanque+0x26>
 800089a:	69bb      	ldr	r3, [r7, #24]
 800089c:	f1c3 0302 	rsb	r3, r3, #2
 80008a0:	e000      	b.n	80008a4 <PintarTanque+0x28>
 80008a2:	69bb      	ldr	r3, [r7, #24]
 80008a4:	617b      	str	r3, [r7, #20]

            if (FORMA[f][col_leida] == 1) {
 80008a6:	4913      	ldr	r1, [pc, #76]	@ (80008f4 <PintarTanque+0x78>)
 80008a8:	69fa      	ldr	r2, [r7, #28]
 80008aa:	4613      	mov	r3, r2
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	4413      	add	r3, r2
 80008b0:	697a      	ldr	r2, [r7, #20]
 80008b2:	4413      	add	r3, r2
 80008b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	d109      	bne.n	80008d0 <PintarTanque+0x54>
                SetPixel(x + c, y + f, 1);
 80008bc:	68fa      	ldr	r2, [r7, #12]
 80008be:	69bb      	ldr	r3, [r7, #24]
 80008c0:	18d0      	adds	r0, r2, r3
 80008c2:	68ba      	ldr	r2, [r7, #8]
 80008c4:	69fb      	ldr	r3, [r7, #28]
 80008c6:	4413      	add	r3, r2
 80008c8:	2201      	movs	r2, #1
 80008ca:	4619      	mov	r1, r3
 80008cc:	f7ff ff9c 	bl	8000808 <SetPixel>
        for (int c = 0; c < 3; c++) {
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	3301      	adds	r3, #1
 80008d4:	61bb      	str	r3, [r7, #24]
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	2b02      	cmp	r3, #2
 80008da:	dddb      	ble.n	8000894 <PintarTanque+0x18>
    for (int f = 0; f < 3; f++) {
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	3301      	adds	r3, #1
 80008e0:	61fb      	str	r3, [r7, #28]
 80008e2:	69fb      	ldr	r3, [r7, #28]
 80008e4:	2b02      	cmp	r3, #2
 80008e6:	ddd2      	ble.n	800088e <PintarTanque+0x12>
            }
        }
    }
}
 80008e8:	bf00      	nop
 80008ea:	bf00      	nop
 80008ec:	3720      	adds	r7, #32
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	08005008 	.word	0x08005008

080008f8 <Fisicas_Init>:



// --- FUNCIONES PÚBLICAS (Las que pide el .h) ---

void Fisicas_Init(void) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
    Fisicas_LimpiarPantalla();
 80008fc:	f000 f824 	bl	8000948 <Fisicas_LimpiarPantalla>
    bala_x = 0; bala_y = 0;
 8000900:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <Fisicas_Init+0x2c>)
 8000902:	f04f 0200 	mov.w	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <Fisicas_Init+0x30>)
 800090a:	f04f 0200 	mov.w	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
    bala_vx = 0; bala_vy = 0;
 8000910:	4b06      	ldr	r3, [pc, #24]	@ (800092c <Fisicas_Init+0x34>)
 8000912:	f04f 0200 	mov.w	r2, #0
 8000916:	601a      	str	r2, [r3, #0]
 8000918:	4b05      	ldr	r3, [pc, #20]	@ (8000930 <Fisicas_Init+0x38>)
 800091a:	f04f 0200 	mov.w	r2, #0
 800091e:	601a      	str	r2, [r3, #0]
}
 8000920:	bf00      	nop
 8000922:	bd80      	pop	{r7, pc}
 8000924:	20000068 	.word	0x20000068
 8000928:	2000006c 	.word	0x2000006c
 800092c:	20000070 	.word	0x20000070
 8000930:	20000074 	.word	0x20000074

08000934 <Fisicas_GetBuffer>:

uint32_t* Fisicas_GetBuffer(void) {
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
    return (uint32_t*)framebuffer;
 8000938:	4b02      	ldr	r3, [pc, #8]	@ (8000944 <Fisicas_GetBuffer+0x10>)
}
 800093a:	4618      	mov	r0, r3
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr
 8000944:	20000028 	.word	0x20000028

08000948 <Fisicas_LimpiarPantalla>:

void Fisicas_LimpiarPantalla(void) {
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
    for(int i = 0; i < 16; i++) framebuffer[i] = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	e007      	b.n	8000964 <Fisicas_LimpiarPantalla+0x1c>
 8000954:	4a08      	ldr	r2, [pc, #32]	@ (8000978 <Fisicas_LimpiarPantalla+0x30>)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	2100      	movs	r1, #0
 800095a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	3301      	adds	r3, #1
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2b0f      	cmp	r3, #15
 8000968:	ddf4      	ble.n	8000954 <Fisicas_LimpiarPantalla+0xc>
}
 800096a:	bf00      	nop
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	20000028 	.word	0x20000028

0800097c <Fisicas_DibujarEscenario>:
int Fisicas_GetBalaY(void) { return (int)bala_y; }
*/


// Dibuja suelo, muro y tanques (usando los parámetros que le pase la FSM)
void Fisicas_DibujarEscenario(int t1_x, int t1_y, int t2_x, int t2_y) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
 8000988:	603b      	str	r3, [r7, #0]

    // Suelo
    for(int x = 0; x < 32; x++) SetPixel(x, 15, 1);
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
 800098e:	e007      	b.n	80009a0 <Fisicas_DibujarEscenario+0x24>
 8000990:	2201      	movs	r2, #1
 8000992:	210f      	movs	r1, #15
 8000994:	6978      	ldr	r0, [r7, #20]
 8000996:	f7ff ff37 	bl	8000808 <SetPixel>
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	3301      	adds	r3, #1
 800099e:	617b      	str	r3, [r7, #20]
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	2b1f      	cmp	r3, #31
 80009a4:	ddf4      	ble.n	8000990 <Fisicas_DibujarEscenario+0x14>

    // Muros
    for(int y = 15 - 7; y < 15; y++) {
 80009a6:	2308      	movs	r3, #8
 80009a8:	613b      	str	r3, [r7, #16]
 80009aa:	e016      	b.n	80009da <Fisicas_DibujarEscenario+0x5e>
        SetPixel(13, y, 1); SetPixel(14, y, 1); // Muro 1
 80009ac:	2201      	movs	r2, #1
 80009ae:	6939      	ldr	r1, [r7, #16]
 80009b0:	200d      	movs	r0, #13
 80009b2:	f7ff ff29 	bl	8000808 <SetPixel>
 80009b6:	2201      	movs	r2, #1
 80009b8:	6939      	ldr	r1, [r7, #16]
 80009ba:	200e      	movs	r0, #14
 80009bc:	f7ff ff24 	bl	8000808 <SetPixel>
        SetPixel(17, y, 1); SetPixel(18, y, 1); // Muro 2
 80009c0:	2201      	movs	r2, #1
 80009c2:	6939      	ldr	r1, [r7, #16]
 80009c4:	2011      	movs	r0, #17
 80009c6:	f7ff ff1f 	bl	8000808 <SetPixel>
 80009ca:	2201      	movs	r2, #1
 80009cc:	6939      	ldr	r1, [r7, #16]
 80009ce:	2012      	movs	r0, #18
 80009d0:	f7ff ff1a 	bl	8000808 <SetPixel>
    for(int y = 15 - 7; y < 15; y++) {
 80009d4:	693b      	ldr	r3, [r7, #16]
 80009d6:	3301      	adds	r3, #1
 80009d8:	613b      	str	r3, [r7, #16]
 80009da:	693b      	ldr	r3, [r7, #16]
 80009dc:	2b0e      	cmp	r3, #14
 80009de:	dde5      	ble.n	80009ac <Fisicas_DibujarEscenario+0x30>
    }

    // Tanques
    PintarTanque(t1_x, t1_y, 1);  // J1 mira derecha
 80009e0:	2201      	movs	r2, #1
 80009e2:	68b9      	ldr	r1, [r7, #8]
 80009e4:	68f8      	ldr	r0, [r7, #12]
 80009e6:	f7ff ff49 	bl	800087c <PintarTanque>
    PintarTanque(t2_x, t2_y, -1); // J2 mira izquierda
 80009ea:	f04f 32ff 	mov.w	r2, #4294967295
 80009ee:	6839      	ldr	r1, [r7, #0]
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff ff43 	bl	800087c <PintarTanque>
}
 80009f6:	bf00      	nop
 80009f8:	3718      	adds	r7, #24
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <Fisicas_PrepararDisparo>:


// --- FÍSICAS DE LA BALA ---

// Configura el disparo inicial
void Fisicas_PrepararDisparo(int jugador, float angulo, int origen_x, int origen_y) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	ed87 0a02 	vstr	s0, [r7, #8]
 8000a0c:	6079      	str	r1, [r7, #4]
 8000a0e:	603a      	str	r2, [r7, #0]

    float radianes = angulo * (3.14159f / 180.0f);
 8000a10:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a14:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8000ae8 <Fisicas_PrepararDisparo+0xe8>
 8000a18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a1c:	edc7 7a05 	vstr	s15, [r7, #20]

    // Ajuste de posición de salida (para que salga del cañón y no del centro)
    if (jugador == JUGADOR_1) {
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d12d      	bne.n	8000a82 <Fisicas_PrepararDisparo+0x82>
        bala_x = origen_x + 2;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	3302      	adds	r3, #2
 8000a2a:	ee07 3a90 	vmov	s15, r3
 8000a2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a32:	4b2e      	ldr	r3, [pc, #184]	@ (8000aec <Fisicas_PrepararDisparo+0xec>)
 8000a34:	edc3 7a00 	vstr	s15, [r3]
        bala_y = origen_y;
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	ee07 3a90 	vmov	s15, r3
 8000a3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a42:	4b2b      	ldr	r3, [pc, #172]	@ (8000af0 <Fisicas_PrepararDisparo+0xf0>)
 8000a44:	edc3 7a00 	vstr	s15, [r3]
        bala_vx = cosf(radianes) * VELOCIDAD_DISPARO;
 8000a48:	ed97 0a05 	vldr	s0, [r7, #20]
 8000a4c:	f003 fd38 	bl	80044c0 <cosf>
 8000a50:	eef0 7a40 	vmov.f32	s15, s0
 8000a54:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000a58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a5c:	4b25      	ldr	r3, [pc, #148]	@ (8000af4 <Fisicas_PrepararDisparo+0xf4>)
 8000a5e:	edc3 7a00 	vstr	s15, [r3]
        bala_vy = -sinf(radianes) * VELOCIDAD_DISPARO; // -Y es arriba
 8000a62:	ed97 0a05 	vldr	s0, [r7, #20]
 8000a66:	f003 fd6f 	bl	8004548 <sinf>
 8000a6a:	eef0 7a40 	vmov.f32	s15, s0
 8000a6e:	eef1 7a67 	vneg.f32	s15, s15
 8000a72:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000a76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000af8 <Fisicas_PrepararDisparo+0xf8>)
 8000a7c:	edc3 7a00 	vstr	s15, [r3]
        bala_x = origen_x;
        bala_y = origen_y;
        bala_vx = -cosf(radianes) * VELOCIDAD_DISPARO; // X negativa hacia izq
        bala_vy = -sinf(radianes) * VELOCIDAD_DISPARO;
    }
}
 8000a80:	e02d      	b.n	8000ade <Fisicas_PrepararDisparo+0xde>
        bala_x = origen_x;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	ee07 3a90 	vmov	s15, r3
 8000a88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a8c:	4b17      	ldr	r3, [pc, #92]	@ (8000aec <Fisicas_PrepararDisparo+0xec>)
 8000a8e:	edc3 7a00 	vstr	s15, [r3]
        bala_y = origen_y;
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	ee07 3a90 	vmov	s15, r3
 8000a98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a9c:	4b14      	ldr	r3, [pc, #80]	@ (8000af0 <Fisicas_PrepararDisparo+0xf0>)
 8000a9e:	edc3 7a00 	vstr	s15, [r3]
        bala_vx = -cosf(radianes) * VELOCIDAD_DISPARO; // X negativa hacia izq
 8000aa2:	ed97 0a05 	vldr	s0, [r7, #20]
 8000aa6:	f003 fd0b 	bl	80044c0 <cosf>
 8000aaa:	eef0 7a40 	vmov.f32	s15, s0
 8000aae:	eef1 7a67 	vneg.f32	s15, s15
 8000ab2:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000ab6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000aba:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <Fisicas_PrepararDisparo+0xf4>)
 8000abc:	edc3 7a00 	vstr	s15, [r3]
        bala_vy = -sinf(radianes) * VELOCIDAD_DISPARO;
 8000ac0:	ed97 0a05 	vldr	s0, [r7, #20]
 8000ac4:	f003 fd40 	bl	8004548 <sinf>
 8000ac8:	eef0 7a40 	vmov.f32	s15, s0
 8000acc:	eef1 7a67 	vneg.f32	s15, s15
 8000ad0:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000ad4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ad8:	4b07      	ldr	r3, [pc, #28]	@ (8000af8 <Fisicas_PrepararDisparo+0xf8>)
 8000ada:	edc3 7a00 	vstr	s15, [r3]
}
 8000ade:	bf00      	nop
 8000ae0:	3718      	adds	r7, #24
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	3c8efa2e 	.word	0x3c8efa2e
 8000aec:	20000068 	.word	0x20000068
 8000af0:	2000006c 	.word	0x2000006c
 8000af4:	20000070 	.word	0x20000070
 8000af8:	20000074 	.word	0x20000074

08000afc <Fisicas_CalcularSiguientePosicion>:


void Fisicas_CalcularSiguientePosicion(void) {
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
    bala_vy += GRAVEDAD; // La gravedad aumenta la velocidad de caída
 8000b00:	4b12      	ldr	r3, [pc, #72]	@ (8000b4c <Fisicas_CalcularSiguientePosicion+0x50>)
 8000b02:	edd3 7a00 	vldr	s15, [r3]
 8000b06:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000b50 <Fisicas_CalcularSiguientePosicion+0x54>
 8000b0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <Fisicas_CalcularSiguientePosicion+0x50>)
 8000b10:	edc3 7a00 	vstr	s15, [r3]
    bala_x += bala_vx;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <Fisicas_CalcularSiguientePosicion+0x58>)
 8000b16:	ed93 7a00 	vldr	s14, [r3]
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <Fisicas_CalcularSiguientePosicion+0x5c>)
 8000b1c:	edd3 7a00 	vldr	s15, [r3]
 8000b20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b24:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <Fisicas_CalcularSiguientePosicion+0x58>)
 8000b26:	edc3 7a00 	vstr	s15, [r3]
    bala_y += bala_vy;
 8000b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b5c <Fisicas_CalcularSiguientePosicion+0x60>)
 8000b2c:	ed93 7a00 	vldr	s14, [r3]
 8000b30:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <Fisicas_CalcularSiguientePosicion+0x50>)
 8000b32:	edd3 7a00 	vldr	s15, [r3]
 8000b36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b3a:	4b08      	ldr	r3, [pc, #32]	@ (8000b5c <Fisicas_CalcularSiguientePosicion+0x60>)
 8000b3c:	edc3 7a00 	vstr	s15, [r3]
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	20000074 	.word	0x20000074
 8000b50:	3da3d70a 	.word	0x3da3d70a
 8000b54:	20000068 	.word	0x20000068
 8000b58:	20000070 	.word	0x20000070
 8000b5c:	2000006c 	.word	0x2000006c

08000b60 <Fisicas_DetectarColision>:

int Fisicas_DetectarColision(int objetivo_x, int objetivo_y) {
 8000b60:	b480      	push	{r7}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
    int ix = (int)bala_x;
 8000b6a:	4b27      	ldr	r3, [pc, #156]	@ (8000c08 <Fisicas_DetectarColision+0xa8>)
 8000b6c:	edd3 7a00 	vldr	s15, [r3]
 8000b70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b74:	ee17 3a90 	vmov	r3, s15
 8000b78:	60fb      	str	r3, [r7, #12]
    int iy = (int)bala_y;
 8000b7a:	4b24      	ldr	r3, [pc, #144]	@ (8000c0c <Fisicas_DetectarColision+0xac>)
 8000b7c:	edd3 7a00 	vldr	s15, [r3]
 8000b80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b84:	ee17 3a90 	vmov	r3, s15
 8000b88:	60bb      	str	r3, [r7, #8]

    // 1. Salida de pantalla (Lados o suelo muy profundo)
    if (ix < 0 || ix > 32 || iy > 16) return COLISION_NADA; // FSM manejará la salida
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	db05      	blt.n	8000b9c <Fisicas_DetectarColision+0x3c>
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	2b20      	cmp	r3, #32
 8000b94:	dc02      	bgt.n	8000b9c <Fisicas_DetectarColision+0x3c>
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	2b10      	cmp	r3, #16
 8000b9a:	dd01      	ble.n	8000ba0 <Fisicas_DetectarColision+0x40>
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	e02d      	b.n	8000bfc <Fisicas_DetectarColision+0x9c>

    // 2. Choque con Suelo
    if (iy >= 15) return COLISION_OBSTACULO;
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	2b0e      	cmp	r3, #14
 8000ba4:	dd01      	ble.n	8000baa <Fisicas_DetectarColision+0x4a>
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e028      	b.n	8000bfc <Fisicas_DetectarColision+0x9c>

    // 3. Choque con Muros (Coordenadas fijas de los muros)
    if (iy >= 8 && iy < 15) {
 8000baa:	68bb      	ldr	r3, [r7, #8]
 8000bac:	2b07      	cmp	r3, #7
 8000bae:	dd10      	ble.n	8000bd2 <Fisicas_DetectarColision+0x72>
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	2b0e      	cmp	r3, #14
 8000bb4:	dc0d      	bgt.n	8000bd2 <Fisicas_DetectarColision+0x72>
        if ((ix >= 13 && ix <= 14) || (ix >= 17 && ix <= 18)) {
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	2b0c      	cmp	r3, #12
 8000bba:	dd02      	ble.n	8000bc2 <Fisicas_DetectarColision+0x62>
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	2b0e      	cmp	r3, #14
 8000bc0:	dd05      	ble.n	8000bce <Fisicas_DetectarColision+0x6e>
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	2b10      	cmp	r3, #16
 8000bc6:	dd04      	ble.n	8000bd2 <Fisicas_DetectarColision+0x72>
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	2b12      	cmp	r3, #18
 8000bcc:	dc01      	bgt.n	8000bd2 <Fisicas_DetectarColision+0x72>
            return COLISION_OBSTACULO;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e014      	b.n	8000bfc <Fisicas_DetectarColision+0x9c>
        }
    }

    // 4. Choque con Tanque Objetivo (Hitbox 3x3)
    if (ix >= objetivo_x && ix <= (objetivo_x + 2) &&
 8000bd2:	68fa      	ldr	r2, [r7, #12]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	db0f      	blt.n	8000bfa <Fisicas_DetectarColision+0x9a>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	3302      	adds	r3, #2
 8000bde:	68fa      	ldr	r2, [r7, #12]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	dc0a      	bgt.n	8000bfa <Fisicas_DetectarColision+0x9a>
 8000be4:	68ba      	ldr	r2, [r7, #8]
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	db06      	blt.n	8000bfa <Fisicas_DetectarColision+0x9a>
        iy >= objetivo_y && iy <= (objetivo_y + 2)) {
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	3302      	adds	r3, #2
 8000bf0:	68ba      	ldr	r2, [r7, #8]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	dc01      	bgt.n	8000bfa <Fisicas_DetectarColision+0x9a>
        return COLISION_TANQUE;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	e000      	b.n	8000bfc <Fisicas_DetectarColision+0x9c>
    }

    return COLISION_NADA;
 8000bfa:	2300      	movs	r3, #0
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3714      	adds	r7, #20
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	20000068 	.word	0x20000068
 8000c0c:	2000006c 	.word	0x2000006c

08000c10 <Fisicas_PintarBala>:
        }
    return 0; // 0 = SIGUE VOLANDO
}
*/

void Fisicas_PintarBala(void) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
    int ix = (int)bala_x;
 8000c16:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <Fisicas_PintarBala+0x38>)
 8000c18:	edd3 7a00 	vldr	s15, [r3]
 8000c1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c20:	ee17 3a90 	vmov	r3, s15
 8000c24:	607b      	str	r3, [r7, #4]
    int iy = (int)bala_y;
 8000c26:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <Fisicas_PintarBala+0x3c>)
 8000c28:	edd3 7a00 	vldr	s15, [r3]
 8000c2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c30:	ee17 3a90 	vmov	r3, s15
 8000c34:	603b      	str	r3, [r7, #0]
    SetPixel(ix, iy, 1);
 8000c36:	2201      	movs	r2, #1
 8000c38:	6839      	ldr	r1, [r7, #0]
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f7ff fde4 	bl	8000808 <SetPixel>
}
 8000c40:	bf00      	nop
 8000c42:	3708      	adds	r7, #8
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20000068 	.word	0x20000068
 8000c4c:	2000006c 	.word	0x2000006c

08000c50 <Fisicas_GetBalaX>:

// Getters para que la FSM sepa dónde explotó
int Fisicas_GetBalaX(void) { return (int)bala_x; }
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	4b05      	ldr	r3, [pc, #20]	@ (8000c6c <Fisicas_GetBalaX+0x1c>)
 8000c56:	edd3 7a00 	vldr	s15, [r3]
 8000c5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c5e:	ee17 3a90 	vmov	r3, s15
 8000c62:	4618      	mov	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	20000068 	.word	0x20000068

08000c70 <Fisicas_GetBalaY>:
int Fisicas_GetBalaY(void) { return (int)bala_y; }
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	4b05      	ldr	r3, [pc, #20]	@ (8000c8c <Fisicas_GetBalaY+0x1c>)
 8000c76:	edd3 7a00 	vldr	s15, [r3]
 8000c7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c7e:	ee17 3a90 	vmov	r3, s15
 8000c82:	4618      	mov	r0, r3
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	2000006c 	.word	0x2000006c

08000c90 <Fisicas_DibujarExplosion>:


// --- ANIMACIONES ---


void Fisicas_DibujarExplosion(int x, int y, uint32_t tiempo_explosion) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
	//tiempo_explosion se inicia el momento en el que se produce la explosion
     SetPixel(x, y, 1);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	68b9      	ldr	r1, [r7, #8]
 8000ca0:	68f8      	ldr	r0, [r7, #12]
 8000ca2:	f7ff fdb1 	bl	8000808 <SetPixel>
     if(HAL_GetTick()-tiempo_explosion>900) {
 8000ca6:	f000 ff17 	bl	8001ad8 <HAL_GetTick>
 8000caa:	4602      	mov	r2, r0
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	1ad3      	subs	r3, r2, r3
 8000cb0:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8000cb4:	d961      	bls.n	8000d7a <Fisicas_DibujarExplosion+0xea>
             	     SetPixel(x+1, y+1, 1);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	1c58      	adds	r0, r3, #1
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	f7ff fda1 	bl	8000808 <SetPixel>
             	     SetPixel(x-1, y-1, 1);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	1e58      	subs	r0, r3, #1
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	2201      	movs	r2, #1
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	f7ff fd99 	bl	8000808 <SetPixel>
             	     SetPixel(x+1, y-1, 1);
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	1c58      	adds	r0, r3, #1
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	3b01      	subs	r3, #1
 8000cde:	2201      	movs	r2, #1
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	f7ff fd91 	bl	8000808 <SetPixel>
             	     SetPixel(x-1, y+1, 1);
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	1e58      	subs	r0, r3, #1
 8000cea:	68bb      	ldr	r3, [r7, #8]
 8000cec:	3301      	adds	r3, #1
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	f7ff fd89 	bl	8000808 <SetPixel>
                 	 SetPixel(x, y, 1);
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	68b9      	ldr	r1, [r7, #8]
 8000cfa:	68f8      	ldr	r0, [r7, #12]
 8000cfc:	f7ff fd84 	bl	8000808 <SetPixel>
                      SetPixel(x+2, y, 1);
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	3302      	adds	r3, #2
 8000d04:	2201      	movs	r2, #1
 8000d06:	68b9      	ldr	r1, [r7, #8]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff fd7d 	bl	8000808 <SetPixel>
                      SetPixel(x-2, y, 1);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	3b02      	subs	r3, #2
 8000d12:	2201      	movs	r2, #1
 8000d14:	68b9      	ldr	r1, [r7, #8]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff fd76 	bl	8000808 <SetPixel>
                      SetPixel(x, y-2, 1);
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	3b02      	subs	r3, #2
 8000d20:	2201      	movs	r2, #1
 8000d22:	4619      	mov	r1, r3
 8000d24:	68f8      	ldr	r0, [r7, #12]
 8000d26:	f7ff fd6f 	bl	8000808 <SetPixel>
                      SetPixel(x, y+2, 1);
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	3302      	adds	r3, #2
 8000d2e:	2201      	movs	r2, #1
 8000d30:	4619      	mov	r1, r3
 8000d32:	68f8      	ldr	r0, [r7, #12]
 8000d34:	f7ff fd68 	bl	8000808 <SetPixel>
                      SetPixel(x+2, y+2, 1);
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	1c98      	adds	r0, r3, #2
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	3302      	adds	r3, #2
 8000d40:	2201      	movs	r2, #1
 8000d42:	4619      	mov	r1, r3
 8000d44:	f7ff fd60 	bl	8000808 <SetPixel>
                      SetPixel(x-2, y-2, 1);
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	1e98      	subs	r0, r3, #2
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	3b02      	subs	r3, #2
 8000d50:	2201      	movs	r2, #1
 8000d52:	4619      	mov	r1, r3
 8000d54:	f7ff fd58 	bl	8000808 <SetPixel>
                      SetPixel(x+2, y-2, 1);
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	1c98      	adds	r0, r3, #2
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	3b02      	subs	r3, #2
 8000d60:	2201      	movs	r2, #1
 8000d62:	4619      	mov	r1, r3
 8000d64:	f7ff fd50 	bl	8000808 <SetPixel>
                      SetPixel(x-2, y+2, 1);
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	1e98      	subs	r0, r3, #2
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	3302      	adds	r3, #2
 8000d70:	2201      	movs	r2, #1
 8000d72:	4619      	mov	r1, r3
 8000d74:	f7ff fd48 	bl	8000808 <SetPixel>
         SetPixel(x+1, y+1, 1);
         SetPixel(x-1, y-1, 1);
         SetPixel(x+1, y-1, 1);
         SetPixel(x-1, y+1, 1);
     }
}
 8000d78:	e076      	b.n	8000e68 <Fisicas_DibujarExplosion+0x1d8>
     else if(HAL_GetTick()-tiempo_explosion>600) {
 8000d7a:	f000 fead 	bl	8001ad8 <HAL_GetTick>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	1ad3      	subs	r3, r2, r3
 8000d84:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000d88:	d941      	bls.n	8000e0e <Fisicas_DibujarExplosion+0x17e>
             	 SetPixel(x, y, 1);
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	68b9      	ldr	r1, [r7, #8]
 8000d8e:	68f8      	ldr	r0, [r7, #12]
 8000d90:	f7ff fd3a 	bl	8000808 <SetPixel>
                  SetPixel(x+1, y, 1);
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	3301      	adds	r3, #1
 8000d98:	2201      	movs	r2, #1
 8000d9a:	68b9      	ldr	r1, [r7, #8]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fd33 	bl	8000808 <SetPixel>
                  SetPixel(x-1, y, 1);
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	3b01      	subs	r3, #1
 8000da6:	2201      	movs	r2, #1
 8000da8:	68b9      	ldr	r1, [r7, #8]
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fd2c 	bl	8000808 <SetPixel>
                  SetPixel(x, y-1, 1);
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	3b01      	subs	r3, #1
 8000db4:	2201      	movs	r2, #1
 8000db6:	4619      	mov	r1, r3
 8000db8:	68f8      	ldr	r0, [r7, #12]
 8000dba:	f7ff fd25 	bl	8000808 <SetPixel>
                  SetPixel(x, y+1, 1);
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	68f8      	ldr	r0, [r7, #12]
 8000dc8:	f7ff fd1e 	bl	8000808 <SetPixel>
                  SetPixel(x+2, y+2, 1);
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	1c98      	adds	r0, r3, #2
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	3302      	adds	r3, #2
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	f7ff fd16 	bl	8000808 <SetPixel>
                  SetPixel(x-1, y-2, 1);
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	1e58      	subs	r0, r3, #1
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	3b02      	subs	r3, #2
 8000de4:	2201      	movs	r2, #1
 8000de6:	4619      	mov	r1, r3
 8000de8:	f7ff fd0e 	bl	8000808 <SetPixel>
                  SetPixel(x+2, y-2, 1);
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	1c98      	adds	r0, r3, #2
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	3b02      	subs	r3, #2
 8000df4:	2201      	movs	r2, #1
 8000df6:	4619      	mov	r1, r3
 8000df8:	f7ff fd06 	bl	8000808 <SetPixel>
                  SetPixel(x-2, y+2, 1);
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	1e98      	subs	r0, r3, #2
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	3302      	adds	r3, #2
 8000e04:	2201      	movs	r2, #1
 8000e06:	4619      	mov	r1, r3
 8000e08:	f7ff fcfe 	bl	8000808 <SetPixel>
}
 8000e0c:	e02c      	b.n	8000e68 <Fisicas_DibujarExplosion+0x1d8>
     else if(HAL_GetTick()-tiempo_explosion>300) {
 8000e0e:	f000 fe63 	bl	8001ad8 <HAL_GetTick>
 8000e12:	4602      	mov	r2, r0
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	1ad3      	subs	r3, r2, r3
 8000e18:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000e1c:	d924      	bls.n	8000e68 <Fisicas_DibujarExplosion+0x1d8>
    	 SetPixel(x, y, 1);
 8000e1e:	2201      	movs	r2, #1
 8000e20:	68b9      	ldr	r1, [r7, #8]
 8000e22:	68f8      	ldr	r0, [r7, #12]
 8000e24:	f7ff fcf0 	bl	8000808 <SetPixel>
         SetPixel(x+1, y+1, 1);
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	1c58      	adds	r0, r3, #1
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	2201      	movs	r2, #1
 8000e32:	4619      	mov	r1, r3
 8000e34:	f7ff fce8 	bl	8000808 <SetPixel>
         SetPixel(x-1, y-1, 1);
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	1e58      	subs	r0, r3, #1
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	3b01      	subs	r3, #1
 8000e40:	2201      	movs	r2, #1
 8000e42:	4619      	mov	r1, r3
 8000e44:	f7ff fce0 	bl	8000808 <SetPixel>
         SetPixel(x+1, y-1, 1);
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	1c58      	adds	r0, r3, #1
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	3b01      	subs	r3, #1
 8000e50:	2201      	movs	r2, #1
 8000e52:	4619      	mov	r1, r3
 8000e54:	f7ff fcd8 	bl	8000808 <SetPixel>
         SetPixel(x-1, y+1, 1);
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	1e58      	subs	r0, r3, #1
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	2201      	movs	r2, #1
 8000e62:	4619      	mov	r1, r3
 8000e64:	f7ff fcd0 	bl	8000808 <SetPixel>
}
 8000e68:	bf00      	nop
 8000e6a:	3710      	adds	r7, #16
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <DibujarLetra8x8>:


// Función auxiliar para dibujar un carácter de 8x8 en una posición concreta
// Recibe el array de 8 bytes (bitmap) que define la letra
static void DibujarLetra8x8(int x_offset, int y_offset, const uint8_t *letra) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b088      	sub	sp, #32
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
    for (int fila = 0; fila < 8; fila++) {
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
 8000e80:	e022      	b.n	8000ec8 <DibujarLetra8x8+0x58>
        uint8_t linea = letra[fila];
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	687a      	ldr	r2, [r7, #4]
 8000e86:	4413      	add	r3, r2
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	75fb      	strb	r3, [r7, #23]
        for (int col = 0; col < 8; col++) {
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61bb      	str	r3, [r7, #24]
 8000e90:	e014      	b.n	8000ebc <DibujarLetra8x8+0x4c>
            // Leemos el bit correspondiente (MSB a la izquierda)
            if (linea & (1 <<  col)) {
 8000e92:	7dfa      	ldrb	r2, [r7, #23]
 8000e94:	69bb      	ldr	r3, [r7, #24]
 8000e96:	fa42 f303 	asr.w	r3, r2, r3
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d009      	beq.n	8000eb6 <DibujarLetra8x8+0x46>
                SetPixel(x_offset + col, y_offset + fila, 1);
 8000ea2:	68fa      	ldr	r2, [r7, #12]
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	18d0      	adds	r0, r2, r3
 8000ea8:	68ba      	ldr	r2, [r7, #8]
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	4413      	add	r3, r2
 8000eae:	2201      	movs	r2, #1
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	f7ff fca9 	bl	8000808 <SetPixel>
        for (int col = 0; col < 8; col++) {
 8000eb6:	69bb      	ldr	r3, [r7, #24]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	61bb      	str	r3, [r7, #24]
 8000ebc:	69bb      	ldr	r3, [r7, #24]
 8000ebe:	2b07      	cmp	r3, #7
 8000ec0:	dde7      	ble.n	8000e92 <DibujarLetra8x8+0x22>
    for (int fila = 0; fila < 8; fila++) {
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	61fb      	str	r3, [r7, #28]
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	2b07      	cmp	r3, #7
 8000ecc:	ddd9      	ble.n	8000e82 <DibujarLetra8x8+0x12>
            }
        }
    }
}
 8000ece:	bf00      	nop
 8000ed0:	bf00      	nop
 8000ed2:	3720      	adds	r7, #32
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <Fisicas_DibujarGameOver>:


void Fisicas_DibujarGameOver(void) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08e      	sub	sp, #56	@ 0x38
 8000edc:	af00      	add	r7, sp, #0
    // Borrar lo que hubiera antes
	Fisicas_LimpiarPantalla();
 8000ede:	f7ff fd33 	bl	8000948 <Fisicas_LimpiarPantalla>

    // Definición de las letras (Mapas de bits 8x8)
    // Cada byte es una fila, de arriba a abajo.

    const uint8_t LETRA_G[] = { 0x3C, 0x66, 0xC0, 0xC0, 0xCE, 0xC6, 0x66, 0x3E };
 8000ee2:	4a35      	ldr	r2, [pc, #212]	@ (8000fb8 <Fisicas_DibujarGameOver+0xe0>)
 8000ee4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ee8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eec:	e883 0003 	stmia.w	r3, {r0, r1}
    const uint8_t LETRA_A[] = { 0x18, 0x3C, 0x66, 0xC3, 0xFF, 0xC3, 0xC3, 0xC3 };
 8000ef0:	4a32      	ldr	r2, [pc, #200]	@ (8000fbc <Fisicas_DibujarGameOver+0xe4>)
 8000ef2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ef6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000efa:	e883 0003 	stmia.w	r3, {r0, r1}
    const uint8_t LETRA_M[] = { 0xC3, 0xE7, 0xFF, 0xDB, 0xC3, 0xC3, 0xC3, 0xC3 };
 8000efe:	4a30      	ldr	r2, [pc, #192]	@ (8000fc0 <Fisicas_DibujarGameOver+0xe8>)
 8000f00:	f107 0320 	add.w	r3, r7, #32
 8000f04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f08:	e883 0003 	stmia.w	r3, {r0, r1}
    const uint8_t LETRA_E[] = { 0xFF, 0xC0, 0xC0, 0xFF, 0xC0, 0xC0, 0xC0, 0xFF };
 8000f0c:	4a2d      	ldr	r2, [pc, #180]	@ (8000fc4 <Fisicas_DibujarGameOver+0xec>)
 8000f0e:	f107 0318 	add.w	r3, r7, #24
 8000f12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f16:	e883 0003 	stmia.w	r3, {r0, r1}

    const uint8_t LETRA_O[] = { 0x3C, 0x66, 0xC3, 0xC3, 0xC3, 0xC3, 0x66, 0x3C };
 8000f1a:	4a2b      	ldr	r2, [pc, #172]	@ (8000fc8 <Fisicas_DibujarGameOver+0xf0>)
 8000f1c:	f107 0310 	add.w	r3, r7, #16
 8000f20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f24:	e883 0003 	stmia.w	r3, {r0, r1}
    const uint8_t LETRA_V[] = { 0xC3, 0xC3, 0xC3, 0xC3, 0xC3, 0x66, 0x3C, 0x18 };
 8000f28:	4a28      	ldr	r2, [pc, #160]	@ (8000fcc <Fisicas_DibujarGameOver+0xf4>)
 8000f2a:	f107 0308 	add.w	r3, r7, #8
 8000f2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f32:	e883 0003 	stmia.w	r3, {r0, r1}
    const uint8_t LETRA_R[] = { 0xF8, 0xFC, 0xC6, 0xC6, 0xFC, 0xF8, 0xC6, 0xC6 };
 8000f36:	4a26      	ldr	r2, [pc, #152]	@ (8000fd0 <Fisicas_DibujarGameOver+0xf8>)
 8000f38:	463b      	mov	r3, r7
 8000f3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f3e:	e883 0003 	stmia.w	r3, {r0, r1}
    // Reutilizamos la E de arriba

    // Dibujar "GAME" en la fila superior (Y=0)
    // Matriz 0 (X=0), Matriz 1 (X=8), Matriz 2 (X=16), Matriz 3 (X=24)
    DibujarLetra8x8(0,  0, LETRA_E);
 8000f42:	f107 0318 	add.w	r3, r7, #24
 8000f46:	461a      	mov	r2, r3
 8000f48:	2100      	movs	r1, #0
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	f7ff ff90 	bl	8000e70 <DibujarLetra8x8>
    DibujarLetra8x8(8,  0, LETRA_M);
 8000f50:	f107 0320 	add.w	r3, r7, #32
 8000f54:	461a      	mov	r2, r3
 8000f56:	2100      	movs	r1, #0
 8000f58:	2008      	movs	r0, #8
 8000f5a:	f7ff ff89 	bl	8000e70 <DibujarLetra8x8>
    DibujarLetra8x8(16, 0, LETRA_A);
 8000f5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f62:	461a      	mov	r2, r3
 8000f64:	2100      	movs	r1, #0
 8000f66:	2010      	movs	r0, #16
 8000f68:	f7ff ff82 	bl	8000e70 <DibujarLetra8x8>
    DibujarLetra8x8(24, 0, LETRA_G);
 8000f6c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f70:	461a      	mov	r2, r3
 8000f72:	2100      	movs	r1, #0
 8000f74:	2018      	movs	r0, #24
 8000f76:	f7ff ff7b 	bl	8000e70 <DibujarLetra8x8>

    // Dibujar "OVER" en la fila inferior (Y=8)
    DibujarLetra8x8(0,  8, LETRA_R);
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	2108      	movs	r1, #8
 8000f80:	2000      	movs	r0, #0
 8000f82:	f7ff ff75 	bl	8000e70 <DibujarLetra8x8>
    DibujarLetra8x8(8,  8, LETRA_E);
 8000f86:	f107 0318 	add.w	r3, r7, #24
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	2108      	movs	r1, #8
 8000f8e:	2008      	movs	r0, #8
 8000f90:	f7ff ff6e 	bl	8000e70 <DibujarLetra8x8>
    DibujarLetra8x8(16, 8, LETRA_V);
 8000f94:	f107 0308 	add.w	r3, r7, #8
 8000f98:	461a      	mov	r2, r3
 8000f9a:	2108      	movs	r1, #8
 8000f9c:	2010      	movs	r0, #16
 8000f9e:	f7ff ff67 	bl	8000e70 <DibujarLetra8x8>
    DibujarLetra8x8(24, 8, LETRA_O);
 8000fa2:	f107 0310 	add.w	r3, r7, #16
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	2108      	movs	r1, #8
 8000faa:	2018      	movs	r0, #24
 8000fac:	f7ff ff60 	bl	8000e70 <DibujarLetra8x8>
}
 8000fb0:	bf00      	nop
 8000fb2:	3738      	adds	r7, #56	@ 0x38
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	08004fd0 	.word	0x08004fd0
 8000fbc:	08004fd8 	.word	0x08004fd8
 8000fc0:	08004fe0 	.word	0x08004fe0
 8000fc4:	08004fe8 	.word	0x08004fe8
 8000fc8:	08004ff0 	.word	0x08004ff0
 8000fcc:	08004ff8 	.word	0x08004ff8
 8000fd0:	08005000 	.word	0x08005000

08000fd4 <FSM_Init>:
extern volatile uint8_t flag_btn_j1;
extern volatile uint8_t flag_btn_j2;


// Función de limpieza inicial
void FSM_Init(Juego_t *juego) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
    juego->estado_actual = ESTADO_INICIO;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
    juego->ganador = 0;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	605a      	str	r2, [r3, #4]
    juego->angulo_actual = 0.0f;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]

    // Limpiamos flags por si se pulsó algo al arrancar
    flag_btn_j1 = 0;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	@ (800100c <FSM_Init+0x38>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	701a      	strb	r2, [r3, #0]
    flag_btn_j2 = 0;
 8000ff6:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <FSM_Init+0x3c>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	701a      	strb	r2, [r3, #0]

    // Hardware en estado inicial
    Fisicas_Init();
 8000ffc:	f7ff fc7c 	bl	80008f8 <Fisicas_Init>
    HW_Buzzer_Stop();
 8001000:	f7ff fba8 	bl	8000754 <HW_Buzzer_Stop>
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000160 	.word	0x20000160
 8001010:	20000161 	.word	0x20000161

08001014 <FSM_Actualizar>:

// EL CEREBRO DEL JUEGO
void FSM_Actualizar(Juego_t *juego) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]

    switch (juego->estado_actual) {
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b07      	cmp	r3, #7
 8001022:	f200 810d 	bhi.w	8001240 <FSM_Actualizar+0x22c>
 8001026:	a201      	add	r2, pc, #4	@ (adr r2, 800102c <FSM_Actualizar+0x18>)
 8001028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102c:	0800104d 	.word	0x0800104d
 8001030:	0800107b 	.word	0x0800107b
 8001034:	080010bd 	.word	0x080010bd
 8001038:	08001123 	.word	0x08001123
 800103c:	0800113d 	.word	0x0800113d
 8001040:	0800117d 	.word	0x0800117d
 8001044:	080011e1 	.word	0x080011e1
 8001048:	080011fb 	.word	0x080011fb
        // ----------------------------------------------------------------
        // 1. ESTADO_INICIO
        // ----------------------------------------------------------------
        case ESTADO_INICIO:
            // Esperar a que alguien pulse un botón para empezar
            if (flag_btn_j1 || flag_btn_j2) {
 800104c:	4b7e      	ldr	r3, [pc, #504]	@ (8001248 <FSM_Actualizar+0x234>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	b2db      	uxtb	r3, r3
 8001052:	2b00      	cmp	r3, #0
 8001054:	d105      	bne.n	8001062 <FSM_Actualizar+0x4e>
 8001056:	4b7d      	ldr	r3, [pc, #500]	@ (800124c <FSM_Actualizar+0x238>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	b2db      	uxtb	r3, r3
 800105c:	2b00      	cmp	r3, #0
 800105e:	f000 80e0 	beq.w	8001222 <FSM_Actualizar+0x20e>
                flag_btn_j1 = 0;
 8001062:	4b79      	ldr	r3, [pc, #484]	@ (8001248 <FSM_Actualizar+0x234>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
                flag_btn_j2 = 0;
 8001068:	4b78      	ldr	r3, [pc, #480]	@ (800124c <FSM_Actualizar+0x238>)
 800106a:	2200      	movs	r2, #0
 800106c:	701a      	strb	r2, [r3, #0]

                // Preparar escenario
                Fisicas_LimpiarPantalla();
 800106e:	f7ff fc6b 	bl	8000948 <Fisicas_LimpiarPantalla>

                // Transición -> Turno J1
                juego->estado_actual = ESTADO_J1_APUNTANDO;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2201      	movs	r2, #1
 8001076:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001078:	e0d3      	b.n	8001222 <FSM_Actualizar+0x20e>
        // ----------------------------------------------------------------
        // 2. ESTADO_J1_APUNTANDO
        // ----------------------------------------------------------------
        case ESTADO_J1_APUNTANDO:
            // Leer potenciómetro continuamente
            juego->angulo_actual = HW_LeerAngulo(JUGADOR_1);
 800107a:	2001      	movs	r0, #1
 800107c:	f7ff fae6 	bl	800064c <HW_LeerAngulo>
 8001080:	eef0 7a40 	vmov.f32	s15, s0
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	edc3 7a02 	vstr	s15, [r3, #8]

            // Transición: Si J1 pulsa disparo
            if (flag_btn_j1) {
 800108a:	4b6f      	ldr	r3, [pc, #444]	@ (8001248 <FSM_Actualizar+0x234>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	b2db      	uxtb	r3, r3
 8001090:	2b00      	cmp	r3, #0
 8001092:	f000 80c8 	beq.w	8001226 <FSM_Actualizar+0x212>
                flag_btn_j1 = 0; // Limpiar bandera
 8001096:	4b6c      	ldr	r3, [pc, #432]	@ (8001248 <FSM_Actualizar+0x234>)
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]

                // Configurar el disparo en el motor de físicas
                Fisicas_PrepararDisparo(JUGADOR_1, juego->angulo_actual, T1_X_INI, T1_Y_INI);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	edd3 7a02 	vldr	s15, [r3, #8]
 80010a2:	220c      	movs	r2, #12
 80010a4:	2102      	movs	r1, #2
 80010a6:	eeb0 0a67 	vmov.f32	s0, s15
 80010aa:	2001      	movs	r0, #1
 80010ac:	f7ff fca8 	bl	8000a00 <Fisicas_PrepararDisparo>

                // Efecto de sonido
                HW_Buzzer_Disparo();
 80010b0:	f7ff fb5e 	bl	8000770 <HW_Buzzer_Disparo>

                // Cambio de estado
                juego->estado_actual = ESTADO_J1_DISPARO;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2202      	movs	r2, #2
 80010b8:	701a      	strb	r2, [r3, #0]
            }
            break;
 80010ba:	e0b4      	b.n	8001226 <FSM_Actualizar+0x212>
        // 3. ESTADO_J1_DISPARO
        // ----------------------------------------------------------------
        case ESTADO_J1_DISPARO:

            // Acción 1: Calcular movimiento (física)
            Fisicas_CalcularSiguientePosicion();
 80010bc:	f7ff fd1e 	bl	8000afc <Fisicas_CalcularSiguientePosicion>

            // Acción 2: Verificar choques (Uso las coordenadas del J2 como objetivo)
            int colision = Fisicas_DetectarColision(T2_X_INI, T2_Y_INI);
 80010c0:	210c      	movs	r1, #12
 80010c2:	201c      	movs	r0, #28
 80010c4:	f7ff fd4c 	bl	8000b60 <Fisicas_DetectarColision>
 80010c8:	60b8      	str	r0, [r7, #8]

            // Transiciones
            if (colision == COLISION_TANQUE) {
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d108      	bne.n	80010e2 <FSM_Actualizar+0xce>
                juego->ganador = JUGADOR_1;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2201      	movs	r2, #1
 80010d4:	605a      	str	r2, [r3, #4]
                juego->estado_actual = ESTADO_GAME_OVER;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2207      	movs	r2, #7
 80010da:	701a      	strb	r2, [r3, #0]
                HW_Buzzer_Victoria();
 80010dc:	f7ff fb68 	bl	80007b0 <HW_Buzzer_Victoria>
            }
            else if (Fisicas_GetBalaX() > 32 || Fisicas_GetBalaX() < 0 || Fisicas_GetBalaY() > 16) {
                // Se salió de la pantalla -> Cambio de turno directo
                juego->estado_actual = ESTADO_J2_APUNTANDO;
            }
            break;
 80010e0:	e0a3      	b.n	800122a <FSM_Actualizar+0x216>
            else if (colision == COLISION_OBSTACULO) {
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d108      	bne.n	80010fa <FSM_Actualizar+0xe6>
                juego->timer_animacion = HAL_GetTick();
 80010e8:	f000 fcf6 	bl	8001ad8 <HAL_GetTick>
 80010ec:	4602      	mov	r2, r0
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	60da      	str	r2, [r3, #12]
                juego->estado_actual = ESTADO_J1_IMPACTO;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2203      	movs	r2, #3
 80010f6:	701a      	strb	r2, [r3, #0]
            break;
 80010f8:	e097      	b.n	800122a <FSM_Actualizar+0x216>
            else if (Fisicas_GetBalaX() > 32 || Fisicas_GetBalaX() < 0 || Fisicas_GetBalaY() > 16) {
 80010fa:	f7ff fda9 	bl	8000c50 <Fisicas_GetBalaX>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b20      	cmp	r3, #32
 8001102:	dc0a      	bgt.n	800111a <FSM_Actualizar+0x106>
 8001104:	f7ff fda4 	bl	8000c50 <Fisicas_GetBalaX>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	db05      	blt.n	800111a <FSM_Actualizar+0x106>
 800110e:	f7ff fdaf 	bl	8000c70 <Fisicas_GetBalaY>
 8001112:	4603      	mov	r3, r0
 8001114:	2b10      	cmp	r3, #16
 8001116:	f340 8088 	ble.w	800122a <FSM_Actualizar+0x216>
                juego->estado_actual = ESTADO_J2_APUNTANDO;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2204      	movs	r2, #4
 800111e:	701a      	strb	r2, [r3, #0]
            break;
 8001120:	e083      	b.n	800122a <FSM_Actualizar+0x216>
        // ----------------------------------------------------------------
        case ESTADO_J1_IMPACTO:
            // El main llama a Fisicas_DibujarExplosion() usando el timer

            // Transición: Esperar 500ms y cambiar turno
            if (HAL_GetTick() - juego->timer_animacion > 500) {
 8001122:	f000 fcd9 	bl	8001ad8 <HAL_GetTick>
 8001126:	4602      	mov	r2, r0
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001132:	d97c      	bls.n	800122e <FSM_Actualizar+0x21a>
                juego->estado_actual = ESTADO_J2_APUNTANDO;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2204      	movs	r2, #4
 8001138:	701a      	strb	r2, [r3, #0]
            }
            break;
 800113a:	e078      	b.n	800122e <FSM_Actualizar+0x21a>

        // ----------------------------------------------------------------
        // 5. ESTADO_J2_APUNTANDO
        // ----------------------------------------------------------------
        case ESTADO_J2_APUNTANDO:
            juego->angulo_actual = HW_LeerAngulo(JUGADOR_2);
 800113c:	2002      	movs	r0, #2
 800113e:	f7ff fa85 	bl	800064c <HW_LeerAngulo>
 8001142:	eef0 7a40 	vmov.f32	s15, s0
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	edc3 7a02 	vstr	s15, [r3, #8]

            if (flag_btn_j2) {
 800114c:	4b3f      	ldr	r3, [pc, #252]	@ (800124c <FSM_Actualizar+0x238>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d06d      	beq.n	8001232 <FSM_Actualizar+0x21e>
                flag_btn_j2 = 0;
 8001156:	4b3d      	ldr	r3, [pc, #244]	@ (800124c <FSM_Actualizar+0x238>)
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]

                Fisicas_PrepararDisparo(JUGADOR_2, juego->angulo_actual, T2_X_INI, T2_Y_INI);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001162:	220c      	movs	r2, #12
 8001164:	211c      	movs	r1, #28
 8001166:	eeb0 0a67 	vmov.f32	s0, s15
 800116a:	2002      	movs	r0, #2
 800116c:	f7ff fc48 	bl	8000a00 <Fisicas_PrepararDisparo>
                HW_Buzzer_Disparo();
 8001170:	f7ff fafe 	bl	8000770 <HW_Buzzer_Disparo>
                juego->estado_actual = ESTADO_J2_DISPARO;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2205      	movs	r2, #5
 8001178:	701a      	strb	r2, [r3, #0]
            }
            break;
 800117a:	e05a      	b.n	8001232 <FSM_Actualizar+0x21e>

        // ----------------------------------------------------------------
        // 6. ESTADO_J2_DISPARO
        // ----------------------------------------------------------------
        case ESTADO_J2_DISPARO:
            Fisicas_CalcularSiguientePosicion();
 800117c:	f7ff fcbe 	bl	8000afc <Fisicas_CalcularSiguientePosicion>

            // Verificar choque contra J1
            int colision_j2 = Fisicas_DetectarColision(T1_X_INI, T1_Y_INI);
 8001180:	210c      	movs	r1, #12
 8001182:	2002      	movs	r0, #2
 8001184:	f7ff fcec 	bl	8000b60 <Fisicas_DetectarColision>
 8001188:	60f8      	str	r0, [r7, #12]

            if (colision_j2 == COLISION_TANQUE) {
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2b02      	cmp	r3, #2
 800118e:	d108      	bne.n	80011a2 <FSM_Actualizar+0x18e>
                juego->ganador = JUGADOR_2;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2202      	movs	r2, #2
 8001194:	605a      	str	r2, [r3, #4]
                juego->estado_actual = ESTADO_GAME_OVER;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2207      	movs	r2, #7
 800119a:	701a      	strb	r2, [r3, #0]
                HW_Buzzer_Victoria();
 800119c:	f7ff fb08 	bl	80007b0 <HW_Buzzer_Victoria>
                juego->estado_actual = ESTADO_J2_IMPACTO;
            }
            else if (Fisicas_GetBalaX() < 0 || Fisicas_GetBalaX() > 32 || Fisicas_GetBalaY() > 16) {
                juego->estado_actual = ESTADO_J1_APUNTANDO;
            }
            break;
 80011a0:	e049      	b.n	8001236 <FSM_Actualizar+0x222>
            else if (colision_j2 == COLISION_OBSTACULO) {
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d108      	bne.n	80011ba <FSM_Actualizar+0x1a6>
                juego->timer_animacion = HAL_GetTick();
 80011a8:	f000 fc96 	bl	8001ad8 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	60da      	str	r2, [r3, #12]
                juego->estado_actual = ESTADO_J2_IMPACTO;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2206      	movs	r2, #6
 80011b6:	701a      	strb	r2, [r3, #0]
            break;
 80011b8:	e03d      	b.n	8001236 <FSM_Actualizar+0x222>
            else if (Fisicas_GetBalaX() < 0 || Fisicas_GetBalaX() > 32 || Fisicas_GetBalaY() > 16) {
 80011ba:	f7ff fd49 	bl	8000c50 <Fisicas_GetBalaX>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	db09      	blt.n	80011d8 <FSM_Actualizar+0x1c4>
 80011c4:	f7ff fd44 	bl	8000c50 <Fisicas_GetBalaX>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b20      	cmp	r3, #32
 80011cc:	dc04      	bgt.n	80011d8 <FSM_Actualizar+0x1c4>
 80011ce:	f7ff fd4f 	bl	8000c70 <Fisicas_GetBalaY>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b10      	cmp	r3, #16
 80011d6:	dd2e      	ble.n	8001236 <FSM_Actualizar+0x222>
                juego->estado_actual = ESTADO_J1_APUNTANDO;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2201      	movs	r2, #1
 80011dc:	701a      	strb	r2, [r3, #0]
            break;
 80011de:	e02a      	b.n	8001236 <FSM_Actualizar+0x222>

        // ----------------------------------------------------------------
        // 7. ESTADO_J2_IMPACTO
        // ----------------------------------------------------------------
        case ESTADO_J2_IMPACTO:
            if (HAL_GetTick() - juego->timer_animacion > 500) {
 80011e0:	f000 fc7a 	bl	8001ad8 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80011f0:	d923      	bls.n	800123a <FSM_Actualizar+0x226>
                juego->estado_actual = ESTADO_J1_APUNTANDO;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2201      	movs	r2, #1
 80011f6:	701a      	strb	r2, [r3, #0]
            }
            break;
 80011f8:	e01f      	b.n	800123a <FSM_Actualizar+0x226>
        // ----------------------------------------------------------------
        case ESTADO_GAME_OVER:
            // El main dibuja el texto del ganador

            // Transición: Reiniciar si pulsan botón
            if (flag_btn_j1 || flag_btn_j2) {
 80011fa:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <FSM_Actualizar+0x234>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	d104      	bne.n	800120e <FSM_Actualizar+0x1fa>
 8001204:	4b11      	ldr	r3, [pc, #68]	@ (800124c <FSM_Actualizar+0x238>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	b2db      	uxtb	r3, r3
 800120a:	2b00      	cmp	r3, #0
 800120c:	d017      	beq.n	800123e <FSM_Actualizar+0x22a>
                flag_btn_j1 = 0;
 800120e:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <FSM_Actualizar+0x234>)
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]
                flag_btn_j2 = 0;
 8001214:	4b0d      	ldr	r3, [pc, #52]	@ (800124c <FSM_Actualizar+0x238>)
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]
                FSM_Init(juego); // Vuelta a empezar
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff feda 	bl	8000fd4 <FSM_Init>
            }
            break;
 8001220:	e00d      	b.n	800123e <FSM_Actualizar+0x22a>
            break;
 8001222:	bf00      	nop
 8001224:	e00c      	b.n	8001240 <FSM_Actualizar+0x22c>
            break;
 8001226:	bf00      	nop
 8001228:	e00a      	b.n	8001240 <FSM_Actualizar+0x22c>
            break;
 800122a:	bf00      	nop
 800122c:	e008      	b.n	8001240 <FSM_Actualizar+0x22c>
            break;
 800122e:	bf00      	nop
 8001230:	e006      	b.n	8001240 <FSM_Actualizar+0x22c>
            break;
 8001232:	bf00      	nop
 8001234:	e004      	b.n	8001240 <FSM_Actualizar+0x22c>
            break;
 8001236:	bf00      	nop
 8001238:	e002      	b.n	8001240 <FSM_Actualizar+0x22c>
            break;
 800123a:	bf00      	nop
 800123c:	e000      	b.n	8001240 <FSM_Actualizar+0x22c>
            break;
 800123e:	bf00      	nop
    }
}
 8001240:	bf00      	nop
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000160 	.word	0x20000160
 800124c:	20000161 	.word	0x20000161

08001250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001250:	b590      	push	{r4, r7, lr}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001256:	f000 fbd9 	bl	8001a0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800125a:	f000 f843 	bl	80012e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800125e:	f000 f9d5 	bl	800160c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001262:	f000 f89d 	bl	80013a0 <MX_ADC1_Init>
  MX_SPI1_Init();
 8001266:	f000 f8fb 	bl	8001460 <MX_SPI1_Init>
  MX_TIM1_Init();
 800126a:	f000 f92f 	bl	80014cc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */


//--------------------------------------------------------------------------------------------------------------------------
  	// 1. Iniciar Periféricos
    HW_MAX7219_Init();
 800126e:	f7ff f96f 	bl	8000550 <HW_MAX7219_Init>
    HW_Buzzer_Init();
 8001272:	f7ff fa31 	bl	80006d8 <HW_Buzzer_Init>

    // 2. Iniciar Juego
    Juego_t juego;
    FSM_Init(&juego);
 8001276:	463b      	mov	r3, r7
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff feab 	bl	8000fd4 <FSM_Init>

//--------------------------------------------------------------------------------------------------------------------------


	  	    // A. MÁQUINA DE ESTADOS (Toma decisiones sobre lo que pasa en el juego))
	        FSM_Actualizar(&juego);
 800127e:	463b      	mov	r3, r7
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fec7 	bl	8001014 <FSM_Actualizar>

	        // B. MOTOR GRÁFICO (Lo que se dibuja siempre)
	        // 1. Limpiar buffer anterior
	        Fisicas_LimpiarPantalla();
 8001286:	f7ff fb5f 	bl	8000948 <Fisicas_LimpiarPantalla>

	        // 2. Dibujar elementos fijos (Muros, Suelo, Tanques)
	        Fisicas_DibujarEscenario(T1_X_INI, T1_Y_INI, T2_X_INI, T2_Y_INI); //Variables definidas en config.h
 800128a:	230c      	movs	r3, #12
 800128c:	221c      	movs	r2, #28
 800128e:	210c      	movs	r1, #12
 8001290:	2002      	movs	r0, #2
 8001292:	f7ff fb73 	bl	800097c <Fisicas_DibujarEscenario>

	        // 3. Dibujar balas si están volando
	        if(Fisicas_GetBalaX() > 0){   // Si hay una bala activa
 8001296:	f7ff fcdb 	bl	8000c50 <Fisicas_GetBalaX>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	dd01      	ble.n	80012a4 <main+0x54>
	        	Fisicas_PintarBala();
 80012a0:	f7ff fcb6 	bl	8000c10 <Fisicas_PintarBala>
	        }

	        // 4. Animaciones especiales (Explosiones / Game Over)
	        // La FSM se encarga de llamarlas
	        if (juego.estado_actual == ESTADO_J1_IMPACTO || juego.estado_actual == ESTADO_J2_IMPACTO) {
 80012a4:	783b      	ldrb	r3, [r7, #0]
 80012a6:	2b03      	cmp	r3, #3
 80012a8:	d002      	beq.n	80012b0 <main+0x60>
 80012aa:	783b      	ldrb	r3, [r7, #0]
 80012ac:	2b06      	cmp	r3, #6
 80012ae:	d10a      	bne.n	80012c6 <main+0x76>
	        	Fisicas_DibujarExplosion(Fisicas_GetBalaX(), Fisicas_GetBalaY(), juego.timer_animacion);
 80012b0:	f7ff fcce 	bl	8000c50 <Fisicas_GetBalaX>
 80012b4:	4604      	mov	r4, r0
 80012b6:	f7ff fcdb 	bl	8000c70 <Fisicas_GetBalaY>
 80012ba:	4601      	mov	r1, r0
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	461a      	mov	r2, r3
 80012c0:	4620      	mov	r0, r4
 80012c2:	f7ff fce5 	bl	8000c90 <Fisicas_DibujarExplosion>
	        }

	        if (juego.estado_actual == ESTADO_GAME_OVER) {
 80012c6:	783b      	ldrb	r3, [r7, #0]
 80012c8:	2b07      	cmp	r3, #7
 80012ca:	d101      	bne.n	80012d0 <main+0x80>
	             Fisicas_DibujarGameOver();
 80012cc:	f7ff fe04 	bl	8000ed8 <Fisicas_DibujarGameOver>
	        }


	        // C. VOLCADO A PANTALLA REAL
	        HW_UpdateDisplay(Fisicas_GetBuffer());
 80012d0:	f7ff fb30 	bl	8000934 <Fisicas_GetBuffer>
 80012d4:	4603      	mov	r3, r0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f952 	bl	8000580 <HW_UpdateDisplay>

	        // Control de FPS (aprox 25 FPS)
	        HAL_Delay(40);
 80012dc:	2028      	movs	r0, #40	@ 0x28
 80012de:	f000 fc07 	bl	8001af0 <HAL_Delay>
	        FSM_Actualizar(&juego);
 80012e2:	e7cc      	b.n	800127e <main+0x2e>

080012e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b094      	sub	sp, #80	@ 0x50
 80012e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ea:	f107 0320 	add.w	r3, r7, #32
 80012ee:	2230      	movs	r2, #48	@ 0x30
 80012f0:	2100      	movs	r1, #0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f003 f8b8 	bl	8004468 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f8:	f107 030c 	add.w	r3, r7, #12
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	60da      	str	r2, [r3, #12]
 8001306:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001308:	2300      	movs	r3, #0
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	4b22      	ldr	r3, [pc, #136]	@ (8001398 <SystemClock_Config+0xb4>)
 800130e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001310:	4a21      	ldr	r2, [pc, #132]	@ (8001398 <SystemClock_Config+0xb4>)
 8001312:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001316:	6413      	str	r3, [r2, #64]	@ 0x40
 8001318:	4b1f      	ldr	r3, [pc, #124]	@ (8001398 <SystemClock_Config+0xb4>)
 800131a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001320:	60bb      	str	r3, [r7, #8]
 8001322:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001324:	2300      	movs	r3, #0
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	4b1c      	ldr	r3, [pc, #112]	@ (800139c <SystemClock_Config+0xb8>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a1b      	ldr	r2, [pc, #108]	@ (800139c <SystemClock_Config+0xb8>)
 800132e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001332:	6013      	str	r3, [r2, #0]
 8001334:	4b19      	ldr	r3, [pc, #100]	@ (800139c <SystemClock_Config+0xb8>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800133c:	607b      	str	r3, [r7, #4]
 800133e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001340:	2302      	movs	r3, #2
 8001342:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001344:	2301      	movs	r3, #1
 8001346:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001348:	2310      	movs	r3, #16
 800134a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800134c:	2300      	movs	r3, #0
 800134e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001350:	f107 0320 	add.w	r3, r7, #32
 8001354:	4618      	mov	r0, r3
 8001356:	f001 fadb 	bl	8002910 <HAL_RCC_OscConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001360:	f000 f9c4 	bl	80016ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001364:	230f      	movs	r3, #15
 8001366:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001368:	2300      	movs	r3, #0
 800136a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001370:	2300      	movs	r3, #0
 8001372:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001378:	f107 030c 	add.w	r3, r7, #12
 800137c:	2100      	movs	r1, #0
 800137e:	4618      	mov	r0, r3
 8001380:	f001 fd3e 	bl	8002e00 <HAL_RCC_ClockConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800138a:	f000 f9af 	bl	80016ec <Error_Handler>
  }
}
 800138e:	bf00      	nop
 8001390:	3750      	adds	r7, #80	@ 0x50
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40023800 	.word	0x40023800
 800139c:	40007000 	.word	0x40007000

080013a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013a6:	463b      	mov	r3, r7
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013b2:	4b28      	ldr	r3, [pc, #160]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013b4:	4a28      	ldr	r2, [pc, #160]	@ (8001458 <MX_ADC1_Init+0xb8>)
 80013b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013b8:	4b26      	ldr	r3, [pc, #152]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013be:	4b25      	ldr	r3, [pc, #148]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80013c4:	4b23      	ldr	r3, [pc, #140]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013ca:	4b22      	ldr	r3, [pc, #136]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013d0:	4b20      	ldr	r3, [pc, #128]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013da:	2200      	movs	r2, #0
 80013dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013de:	4b1d      	ldr	r3, [pc, #116]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013e0:	4a1e      	ldr	r2, [pc, #120]	@ (800145c <MX_ADC1_Init+0xbc>)
 80013e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80013ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013ec:	2202      	movs	r2, #2
 80013ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013f0:	4b18      	ldr	r3, [pc, #96]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013f8:	4b16      	ldr	r3, [pc, #88]	@ (8001454 <MX_ADC1_Init+0xb4>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013fe:	4815      	ldr	r0, [pc, #84]	@ (8001454 <MX_ADC1_Init+0xb4>)
 8001400:	f000 fb9a 	bl	8001b38 <HAL_ADC_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800140a:	f000 f96f 	bl	80016ec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800140e:	2301      	movs	r3, #1
 8001410:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001412:	2301      	movs	r3, #1
 8001414:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001416:	2304      	movs	r3, #4
 8001418:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800141a:	463b      	mov	r3, r7
 800141c:	4619      	mov	r1, r3
 800141e:	480d      	ldr	r0, [pc, #52]	@ (8001454 <MX_ADC1_Init+0xb4>)
 8001420:	f000 fd6c 	bl	8001efc <HAL_ADC_ConfigChannel>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800142a:	f000 f95f 	bl	80016ec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800142e:	2302      	movs	r3, #2
 8001430:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001432:	2302      	movs	r3, #2
 8001434:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001436:	463b      	mov	r3, r7
 8001438:	4619      	mov	r1, r3
 800143a:	4806      	ldr	r0, [pc, #24]	@ (8001454 <MX_ADC1_Init+0xb4>)
 800143c:	f000 fd5e 	bl	8001efc <HAL_ADC_ConfigChannel>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001446:	f000 f951 	bl	80016ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800144a:	bf00      	nop
 800144c:	3710      	adds	r7, #16
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000078 	.word	0x20000078
 8001458:	40012000 	.word	0x40012000
 800145c:	0f000001 	.word	0x0f000001

08001460 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001464:	4b17      	ldr	r3, [pc, #92]	@ (80014c4 <MX_SPI1_Init+0x64>)
 8001466:	4a18      	ldr	r2, [pc, #96]	@ (80014c8 <MX_SPI1_Init+0x68>)
 8001468:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800146a:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <MX_SPI1_Init+0x64>)
 800146c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001470:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001472:	4b14      	ldr	r3, [pc, #80]	@ (80014c4 <MX_SPI1_Init+0x64>)
 8001474:	2200      	movs	r2, #0
 8001476:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001478:	4b12      	ldr	r3, [pc, #72]	@ (80014c4 <MX_SPI1_Init+0x64>)
 800147a:	2200      	movs	r2, #0
 800147c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800147e:	4b11      	ldr	r3, [pc, #68]	@ (80014c4 <MX_SPI1_Init+0x64>)
 8001480:	2200      	movs	r2, #0
 8001482:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001484:	4b0f      	ldr	r3, [pc, #60]	@ (80014c4 <MX_SPI1_Init+0x64>)
 8001486:	2200      	movs	r2, #0
 8001488:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800148a:	4b0e      	ldr	r3, [pc, #56]	@ (80014c4 <MX_SPI1_Init+0x64>)
 800148c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001490:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001492:	4b0c      	ldr	r3, [pc, #48]	@ (80014c4 <MX_SPI1_Init+0x64>)
 8001494:	2220      	movs	r2, #32
 8001496:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001498:	4b0a      	ldr	r3, [pc, #40]	@ (80014c4 <MX_SPI1_Init+0x64>)
 800149a:	2200      	movs	r2, #0
 800149c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800149e:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <MX_SPI1_Init+0x64>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014a4:	4b07      	ldr	r3, [pc, #28]	@ (80014c4 <MX_SPI1_Init+0x64>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80014aa:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <MX_SPI1_Init+0x64>)
 80014ac:	220a      	movs	r2, #10
 80014ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014b0:	4804      	ldr	r0, [pc, #16]	@ (80014c4 <MX_SPI1_Init+0x64>)
 80014b2:	f001 fe51 	bl	8003158 <HAL_SPI_Init>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014bc:	f000 f916 	bl	80016ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014c0:	bf00      	nop
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	200000c0 	.word	0x200000c0
 80014c8:	40013000 	.word	0x40013000

080014cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b096      	sub	sp, #88	@ 0x58
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014d2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
 80014f8:	611a      	str	r2, [r3, #16]
 80014fa:	615a      	str	r2, [r3, #20]
 80014fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	2220      	movs	r2, #32
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f002 ffaf 	bl	8004468 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800150a:	4b3e      	ldr	r3, [pc, #248]	@ (8001604 <MX_TIM1_Init+0x138>)
 800150c:	4a3e      	ldr	r2, [pc, #248]	@ (8001608 <MX_TIM1_Init+0x13c>)
 800150e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100;
 8001510:	4b3c      	ldr	r3, [pc, #240]	@ (8001604 <MX_TIM1_Init+0x138>)
 8001512:	2264      	movs	r2, #100	@ 0x64
 8001514:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001516:	4b3b      	ldr	r3, [pc, #236]	@ (8001604 <MX_TIM1_Init+0x138>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800151c:	4b39      	ldr	r3, [pc, #228]	@ (8001604 <MX_TIM1_Init+0x138>)
 800151e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001522:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001524:	4b37      	ldr	r3, [pc, #220]	@ (8001604 <MX_TIM1_Init+0x138>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800152a:	4b36      	ldr	r3, [pc, #216]	@ (8001604 <MX_TIM1_Init+0x138>)
 800152c:	2200      	movs	r2, #0
 800152e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001530:	4b34      	ldr	r3, [pc, #208]	@ (8001604 <MX_TIM1_Init+0x138>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001536:	4833      	ldr	r0, [pc, #204]	@ (8001604 <MX_TIM1_Init+0x138>)
 8001538:	f002 f8b8 	bl	80036ac <HAL_TIM_Base_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001542:	f000 f8d3 	bl	80016ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001546:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800154a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800154c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001550:	4619      	mov	r1, r3
 8001552:	482c      	ldr	r0, [pc, #176]	@ (8001604 <MX_TIM1_Init+0x138>)
 8001554:	f002 fadc 	bl	8003b10 <HAL_TIM_ConfigClockSource>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800155e:	f000 f8c5 	bl	80016ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001562:	4828      	ldr	r0, [pc, #160]	@ (8001604 <MX_TIM1_Init+0x138>)
 8001564:	f002 f8f1 	bl	800374a <HAL_TIM_PWM_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800156e:	f000 f8bd 	bl	80016ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001572:	2300      	movs	r3, #0
 8001574:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001576:	2300      	movs	r3, #0
 8001578:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800157a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800157e:	4619      	mov	r1, r3
 8001580:	4820      	ldr	r0, [pc, #128]	@ (8001604 <MX_TIM1_Init+0x138>)
 8001582:	f002 fea3 	bl	80042cc <HAL_TIMEx_MasterConfigSynchronization>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800158c:	f000 f8ae 	bl	80016ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001590:	2360      	movs	r3, #96	@ 0x60
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001598:	2300      	movs	r3, #0
 800159a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800159c:	2300      	movs	r3, #0
 800159e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015a4:	2300      	movs	r3, #0
 80015a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015a8:	2300      	movs	r3, #0
 80015aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b0:	2200      	movs	r2, #0
 80015b2:	4619      	mov	r1, r3
 80015b4:	4813      	ldr	r0, [pc, #76]	@ (8001604 <MX_TIM1_Init+0x138>)
 80015b6:	f002 f9e9 	bl	800398c <HAL_TIM_PWM_ConfigChannel>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80015c0:	f000 f894 	bl	80016ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015cc:	2300      	movs	r3, #0
 80015ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015de:	2300      	movs	r3, #0
 80015e0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	4619      	mov	r1, r3
 80015e6:	4807      	ldr	r0, [pc, #28]	@ (8001604 <MX_TIM1_Init+0x138>)
 80015e8:	f002 feec 	bl	80043c4 <HAL_TIMEx_ConfigBreakDeadTime>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80015f2:	f000 f87b 	bl	80016ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015f6:	4803      	ldr	r0, [pc, #12]	@ (8001604 <MX_TIM1_Init+0x138>)
 80015f8:	f000 f954 	bl	80018a4 <HAL_TIM_MspPostInit>

}
 80015fc:	bf00      	nop
 80015fe:	3758      	adds	r7, #88	@ 0x58
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20000118 	.word	0x20000118
 8001608:	40010000 	.word	0x40010000

0800160c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001612:	f107 030c 	add.w	r3, r7, #12
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	4b2e      	ldr	r3, [pc, #184]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162a:	4a2d      	ldr	r2, [pc, #180]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 800162c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001630:	6313      	str	r3, [r2, #48]	@ 0x30
 8001632:	4b2b      	ldr	r3, [pc, #172]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	4b27      	ldr	r3, [pc, #156]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	4a26      	ldr	r2, [pc, #152]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	6313      	str	r3, [r2, #48]	@ 0x30
 800164e:	4b24      	ldr	r3, [pc, #144]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	603b      	str	r3, [r7, #0]
 800165e:	4b20      	ldr	r3, [pc, #128]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	4a1f      	ldr	r2, [pc, #124]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 8001664:	f043 0302 	orr.w	r3, r3, #2
 8001668:	6313      	str	r3, [r2, #48]	@ 0x30
 800166a:	4b1d      	ldr	r3, [pc, #116]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_MATRIZ_GPIO_Port, CS_MATRIZ_Pin, GPIO_PIN_RESET);
 8001676:	2200      	movs	r2, #0
 8001678:	2110      	movs	r1, #16
 800167a:	481a      	ldr	r0, [pc, #104]	@ (80016e4 <MX_GPIO_Init+0xd8>)
 800167c:	f001 f90a 	bl	8002894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_MATRIZ_Pin */
  GPIO_InitStruct.Pin = CS_MATRIZ_Pin;
 8001680:	2310      	movs	r3, #16
 8001682:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001684:	2301      	movs	r3, #1
 8001686:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2300      	movs	r3, #0
 800168e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CS_MATRIZ_GPIO_Port, &GPIO_InitStruct);
 8001690:	f107 030c 	add.w	r3, r7, #12
 8001694:	4619      	mov	r1, r3
 8001696:	4813      	ldr	r0, [pc, #76]	@ (80016e4 <MX_GPIO_Init+0xd8>)
 8001698:	f000 ff60 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_J1_Pin BTN_J2_Pin */
  GPIO_InitStruct.Pin = BTN_J1_Pin|BTN_J2_Pin;
 800169c:	2303      	movs	r3, #3
 800169e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016aa:	f107 030c 	add.w	r3, r7, #12
 80016ae:	4619      	mov	r1, r3
 80016b0:	480d      	ldr	r0, [pc, #52]	@ (80016e8 <MX_GPIO_Init+0xdc>)
 80016b2:	f000 ff53 	bl	800255c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80016b6:	2200      	movs	r2, #0
 80016b8:	2100      	movs	r1, #0
 80016ba:	2006      	movs	r0, #6
 80016bc:	f000 ff17 	bl	80024ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80016c0:	2006      	movs	r0, #6
 80016c2:	f000 ff30 	bl	8002526 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	2007      	movs	r0, #7
 80016cc:	f000 ff0f 	bl	80024ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80016d0:	2007      	movs	r0, #7
 80016d2:	f000 ff28 	bl	8002526 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016d6:	bf00      	nop
 80016d8:	3720      	adds	r7, #32
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40020000 	.word	0x40020000
 80016e8:	40020400 	.word	0x40020400

080016ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016f0:	b672      	cpsid	i
}
 80016f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016f4:	bf00      	nop
 80016f6:	e7fd      	b.n	80016f4 <Error_Handler+0x8>

080016f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	607b      	str	r3, [r7, #4]
 8001702:	4b10      	ldr	r3, [pc, #64]	@ (8001744 <HAL_MspInit+0x4c>)
 8001704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001706:	4a0f      	ldr	r2, [pc, #60]	@ (8001744 <HAL_MspInit+0x4c>)
 8001708:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800170c:	6453      	str	r3, [r2, #68]	@ 0x44
 800170e:	4b0d      	ldr	r3, [pc, #52]	@ (8001744 <HAL_MspInit+0x4c>)
 8001710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	603b      	str	r3, [r7, #0]
 800171e:	4b09      	ldr	r3, [pc, #36]	@ (8001744 <HAL_MspInit+0x4c>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001722:	4a08      	ldr	r2, [pc, #32]	@ (8001744 <HAL_MspInit+0x4c>)
 8001724:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001728:	6413      	str	r3, [r2, #64]	@ 0x40
 800172a:	4b06      	ldr	r3, [pc, #24]	@ (8001744 <HAL_MspInit+0x4c>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001732:	603b      	str	r3, [r7, #0]
 8001734:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800

08001748 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08a      	sub	sp, #40	@ 0x28
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001750:	f107 0314 	add.w	r3, r7, #20
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a17      	ldr	r2, [pc, #92]	@ (80017c4 <HAL_ADC_MspInit+0x7c>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d127      	bne.n	80017ba <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	613b      	str	r3, [r7, #16]
 800176e:	4b16      	ldr	r3, [pc, #88]	@ (80017c8 <HAL_ADC_MspInit+0x80>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001772:	4a15      	ldr	r2, [pc, #84]	@ (80017c8 <HAL_ADC_MspInit+0x80>)
 8001774:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001778:	6453      	str	r3, [r2, #68]	@ 0x44
 800177a:	4b13      	ldr	r3, [pc, #76]	@ (80017c8 <HAL_ADC_MspInit+0x80>)
 800177c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	4b0f      	ldr	r3, [pc, #60]	@ (80017c8 <HAL_ADC_MspInit+0x80>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	4a0e      	ldr	r2, [pc, #56]	@ (80017c8 <HAL_ADC_MspInit+0x80>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	6313      	str	r3, [r2, #48]	@ 0x30
 8001796:	4b0c      	ldr	r3, [pc, #48]	@ (80017c8 <HAL_ADC_MspInit+0x80>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80017a2:	2306      	movs	r3, #6
 80017a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017a6:	2303      	movs	r3, #3
 80017a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ae:	f107 0314 	add.w	r3, r7, #20
 80017b2:	4619      	mov	r1, r3
 80017b4:	4805      	ldr	r0, [pc, #20]	@ (80017cc <HAL_ADC_MspInit+0x84>)
 80017b6:	f000 fed1 	bl	800255c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017ba:	bf00      	nop
 80017bc:	3728      	adds	r7, #40	@ 0x28
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40012000 	.word	0x40012000
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40020000 	.word	0x40020000

080017d0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08a      	sub	sp, #40	@ 0x28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a19      	ldr	r2, [pc, #100]	@ (8001854 <HAL_SPI_MspInit+0x84>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d12b      	bne.n	800184a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	4b18      	ldr	r3, [pc, #96]	@ (8001858 <HAL_SPI_MspInit+0x88>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fa:	4a17      	ldr	r2, [pc, #92]	@ (8001858 <HAL_SPI_MspInit+0x88>)
 80017fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001800:	6453      	str	r3, [r2, #68]	@ 0x44
 8001802:	4b15      	ldr	r3, [pc, #84]	@ (8001858 <HAL_SPI_MspInit+0x88>)
 8001804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001806:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800180a:	613b      	str	r3, [r7, #16]
 800180c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <HAL_SPI_MspInit+0x88>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	4a10      	ldr	r2, [pc, #64]	@ (8001858 <HAL_SPI_MspInit+0x88>)
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	6313      	str	r3, [r2, #48]	@ 0x30
 800181e:	4b0e      	ldr	r3, [pc, #56]	@ (8001858 <HAL_SPI_MspInit+0x88>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800182a:	23a0      	movs	r3, #160	@ 0xa0
 800182c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182e:	2302      	movs	r3, #2
 8001830:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001836:	2303      	movs	r3, #3
 8001838:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800183a:	2305      	movs	r3, #5
 800183c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	4805      	ldr	r0, [pc, #20]	@ (800185c <HAL_SPI_MspInit+0x8c>)
 8001846:	f000 fe89 	bl	800255c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800184a:	bf00      	nop
 800184c:	3728      	adds	r7, #40	@ 0x28
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40013000 	.word	0x40013000
 8001858:	40023800 	.word	0x40023800
 800185c:	40020000 	.word	0x40020000

08001860 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a0b      	ldr	r2, [pc, #44]	@ (800189c <HAL_TIM_Base_MspInit+0x3c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d10d      	bne.n	800188e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <HAL_TIM_Base_MspInit+0x40>)
 8001878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800187a:	4a09      	ldr	r2, [pc, #36]	@ (80018a0 <HAL_TIM_Base_MspInit+0x40>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6453      	str	r3, [r2, #68]	@ 0x44
 8001882:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <HAL_TIM_Base_MspInit+0x40>)
 8001884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800188e:	bf00      	nop
 8001890:	3714      	adds	r7, #20
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	40010000 	.word	0x40010000
 80018a0:	40023800 	.word	0x40023800

080018a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b088      	sub	sp, #32
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a12      	ldr	r2, [pc, #72]	@ (800190c <HAL_TIM_MspPostInit+0x68>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d11e      	bne.n	8001904 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	60bb      	str	r3, [r7, #8]
 80018ca:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <HAL_TIM_MspPostInit+0x6c>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	4a10      	ldr	r2, [pc, #64]	@ (8001910 <HAL_TIM_MspPostInit+0x6c>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001910 <HAL_TIM_MspPostInit+0x6c>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	60bb      	str	r3, [r7, #8]
 80018e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e8:	2302      	movs	r3, #2
 80018ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80018f4:	2301      	movs	r3, #1
 80018f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f8:	f107 030c 	add.w	r3, r7, #12
 80018fc:	4619      	mov	r1, r3
 80018fe:	4805      	ldr	r0, [pc, #20]	@ (8001914 <HAL_TIM_MspPostInit+0x70>)
 8001900:	f000 fe2c 	bl	800255c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001904:	bf00      	nop
 8001906:	3720      	adds	r7, #32
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40010000 	.word	0x40010000
 8001910:	40023800 	.word	0x40023800
 8001914:	40020000 	.word	0x40020000

08001918 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800191c:	bf00      	nop
 800191e:	e7fd      	b.n	800191c <NMI_Handler+0x4>

08001920 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001924:	bf00      	nop
 8001926:	e7fd      	b.n	8001924 <HardFault_Handler+0x4>

08001928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800192c:	bf00      	nop
 800192e:	e7fd      	b.n	800192c <MemManage_Handler+0x4>

08001930 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <BusFault_Handler+0x4>

08001938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <UsageFault_Handler+0x4>

08001940 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr

0800194e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800194e:	b480      	push	{r7}
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001960:	bf00      	nop
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800196e:	f000 f89f 	bl	8001ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}

08001976 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_J1_Pin);
 800197a:	2001      	movs	r0, #1
 800197c:	f000 ffa4 	bl	80028c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}

08001984 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_J2_Pin);
 8001988:	2002      	movs	r0, #2
 800198a:	f000 ff9d 	bl	80028c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001998:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <SystemInit+0x20>)
 800199a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800199e:	4a05      	ldr	r2, [pc, #20]	@ (80019b4 <SystemInit+0x20>)
 80019a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80019b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80019bc:	f7ff ffea 	bl	8001994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019c0:	480c      	ldr	r0, [pc, #48]	@ (80019f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019c2:	490d      	ldr	r1, [pc, #52]	@ (80019f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019c4:	4a0d      	ldr	r2, [pc, #52]	@ (80019fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019c8:	e002      	b.n	80019d0 <LoopCopyDataInit>

080019ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ce:	3304      	adds	r3, #4

080019d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019d4:	d3f9      	bcc.n	80019ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001a04 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019dc:	e001      	b.n	80019e2 <LoopFillZerobss>

080019de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019e0:	3204      	adds	r2, #4

080019e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019e4:	d3fb      	bcc.n	80019de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019e6:	f002 fd47 	bl	8004478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ea:	f7ff fc31 	bl	8001250 <main>
  bx  lr    
 80019ee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80019f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019f8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80019fc:	0800541c 	.word	0x0800541c
  ldr r2, =_sbss
 8001a00:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001a04:	20000168 	.word	0x20000168

08001a08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a08:	e7fe      	b.n	8001a08 <ADC_IRQHandler>
	...

08001a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a10:	4b0e      	ldr	r3, [pc, #56]	@ (8001a4c <HAL_Init+0x40>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a0d      	ldr	r2, [pc, #52]	@ (8001a4c <HAL_Init+0x40>)
 8001a16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a4c <HAL_Init+0x40>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a0a      	ldr	r2, [pc, #40]	@ (8001a4c <HAL_Init+0x40>)
 8001a22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a28:	4b08      	ldr	r3, [pc, #32]	@ (8001a4c <HAL_Init+0x40>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a07      	ldr	r2, [pc, #28]	@ (8001a4c <HAL_Init+0x40>)
 8001a2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a34:	2003      	movs	r0, #3
 8001a36:	f000 fd4f 	bl	80024d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a3a:	200f      	movs	r0, #15
 8001a3c:	f000 f808 	bl	8001a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a40:	f7ff fe5a 	bl	80016f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023c00 	.word	0x40023c00

08001a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a58:	4b12      	ldr	r3, [pc, #72]	@ (8001aa4 <HAL_InitTick+0x54>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b12      	ldr	r3, [pc, #72]	@ (8001aa8 <HAL_InitTick+0x58>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	4619      	mov	r1, r3
 8001a62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f000 fd67 	bl	8002542 <HAL_SYSTICK_Config>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e00e      	b.n	8001a9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b0f      	cmp	r3, #15
 8001a82:	d80a      	bhi.n	8001a9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a84:	2200      	movs	r2, #0
 8001a86:	6879      	ldr	r1, [r7, #4]
 8001a88:	f04f 30ff 	mov.w	r0, #4294967295
 8001a8c:	f000 fd2f 	bl	80024ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a90:	4a06      	ldr	r2, [pc, #24]	@ (8001aac <HAL_InitTick+0x5c>)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
 8001a98:	e000      	b.n	8001a9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	20000000 	.word	0x20000000
 8001aa8:	20000008 	.word	0x20000008
 8001aac:	20000004 	.word	0x20000004

08001ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ab4:	4b06      	ldr	r3, [pc, #24]	@ (8001ad0 <HAL_IncTick+0x20>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4b06      	ldr	r3, [pc, #24]	@ (8001ad4 <HAL_IncTick+0x24>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4413      	add	r3, r2
 8001ac0:	4a04      	ldr	r2, [pc, #16]	@ (8001ad4 <HAL_IncTick+0x24>)
 8001ac2:	6013      	str	r3, [r2, #0]
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	20000008 	.word	0x20000008
 8001ad4:	20000164 	.word	0x20000164

08001ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return uwTick;
 8001adc:	4b03      	ldr	r3, [pc, #12]	@ (8001aec <HAL_GetTick+0x14>)
 8001ade:	681b      	ldr	r3, [r3, #0]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	20000164 	.word	0x20000164

08001af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001af8:	f7ff ffee 	bl	8001ad8 <HAL_GetTick>
 8001afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b08:	d005      	beq.n	8001b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b34 <HAL_Delay+0x44>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	4413      	add	r3, r2
 8001b14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b16:	bf00      	nop
 8001b18:	f7ff ffde 	bl	8001ad8 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	68fa      	ldr	r2, [r7, #12]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d8f7      	bhi.n	8001b18 <HAL_Delay+0x28>
  {
  }
}
 8001b28:	bf00      	nop
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000008 	.word	0x20000008

08001b38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b40:	2300      	movs	r3, #0
 8001b42:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e033      	b.n	8001bb6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d109      	bne.n	8001b6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f7ff fdf6 	bl	8001748 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6e:	f003 0310 	and.w	r3, r3, #16
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d118      	bne.n	8001ba8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b7e:	f023 0302 	bic.w	r3, r3, #2
 8001b82:	f043 0202 	orr.w	r2, r3, #2
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 fad8 	bl	8002140 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2200      	movs	r2, #0
 8001b94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	f023 0303 	bic.w	r3, r3, #3
 8001b9e:	f043 0201 	orr.w	r2, r3, #1
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ba6:	e001      	b.n	8001bac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d101      	bne.n	8001bda <HAL_ADC_Start+0x1a>
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	e0b2      	b.n	8001d40 <HAL_ADC_Start+0x180>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 0301 	and.w	r3, r3, #1
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d018      	beq.n	8001c22 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	689a      	ldr	r2, [r3, #8]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 0201 	orr.w	r2, r2, #1
 8001bfe:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c00:	4b52      	ldr	r3, [pc, #328]	@ (8001d4c <HAL_ADC_Start+0x18c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a52      	ldr	r2, [pc, #328]	@ (8001d50 <HAL_ADC_Start+0x190>)
 8001c06:	fba2 2303 	umull	r2, r3, r2, r3
 8001c0a:	0c9a      	lsrs	r2, r3, #18
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	4413      	add	r3, r2
 8001c12:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c14:	e002      	b.n	8001c1c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1f9      	bne.n	8001c16 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d17a      	bne.n	8001d26 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c34:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001c38:	f023 0301 	bic.w	r3, r3, #1
 8001c3c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d007      	beq.n	8001c62 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c56:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c5a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c6e:	d106      	bne.n	8001c7e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c74:	f023 0206 	bic.w	r2, r3, #6
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	645a      	str	r2, [r3, #68]	@ 0x44
 8001c7c:	e002      	b.n	8001c84 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c8c:	4b31      	ldr	r3, [pc, #196]	@ (8001d54 <HAL_ADC_Start+0x194>)
 8001c8e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001c98:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f003 031f 	and.w	r3, r3, #31
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d12a      	bne.n	8001cfc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a2b      	ldr	r2, [pc, #172]	@ (8001d58 <HAL_ADC_Start+0x198>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d015      	beq.n	8001cdc <HAL_ADC_Start+0x11c>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a29      	ldr	r2, [pc, #164]	@ (8001d5c <HAL_ADC_Start+0x19c>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d105      	bne.n	8001cc6 <HAL_ADC_Start+0x106>
 8001cba:	4b26      	ldr	r3, [pc, #152]	@ (8001d54 <HAL_ADC_Start+0x194>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f003 031f 	and.w	r3, r3, #31
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d00a      	beq.n	8001cdc <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a25      	ldr	r2, [pc, #148]	@ (8001d60 <HAL_ADC_Start+0x1a0>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d136      	bne.n	8001d3e <HAL_ADC_Start+0x17e>
 8001cd0:	4b20      	ldr	r3, [pc, #128]	@ (8001d54 <HAL_ADC_Start+0x194>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f003 0310 	and.w	r3, r3, #16
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d130      	bne.n	8001d3e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d129      	bne.n	8001d3e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001cf8:	609a      	str	r2, [r3, #8]
 8001cfa:	e020      	b.n	8001d3e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a15      	ldr	r2, [pc, #84]	@ (8001d58 <HAL_ADC_Start+0x198>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d11b      	bne.n	8001d3e <HAL_ADC_Start+0x17e>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d114      	bne.n	8001d3e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689a      	ldr	r2, [r3, #8]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	e00b      	b.n	8001d3e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2a:	f043 0210 	orr.w	r2, r3, #16
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d36:	f043 0201 	orr.w	r2, r3, #1
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	20000000 	.word	0x20000000
 8001d50:	431bde83 	.word	0x431bde83
 8001d54:	40012300 	.word	0x40012300
 8001d58:	40012000 	.word	0x40012000
 8001d5c:	40012100 	.word	0x40012100
 8001d60:	40012200 	.word	0x40012200

08001d64 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d101      	bne.n	8001d7a <HAL_ADC_Stop+0x16>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e021      	b.n	8001dbe <HAL_ADC_Stop+0x5a>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	689a      	ldr	r2, [r3, #8]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f022 0201 	bic.w	r2, r2, #1
 8001d90:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d109      	bne.n	8001db4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001da8:	f023 0301 	bic.w	r3, r3, #1
 8001dac:	f043 0201 	orr.w	r2, r3, #1
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b084      	sub	sp, #16
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
 8001dd2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001de2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001de6:	d113      	bne.n	8001e10 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001df2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001df6:	d10b      	bne.n	8001e10 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfc:	f043 0220 	orr.w	r2, r3, #32
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e063      	b.n	8001ed8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e10:	f7ff fe62 	bl	8001ad8 <HAL_GetTick>
 8001e14:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e16:	e021      	b.n	8001e5c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e1e:	d01d      	beq.n	8001e5c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d007      	beq.n	8001e36 <HAL_ADC_PollForConversion+0x6c>
 8001e26:	f7ff fe57 	bl	8001ad8 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d212      	bcs.n	8001e5c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d00b      	beq.n	8001e5c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e48:	f043 0204 	orr.w	r2, r3, #4
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e03d      	b.n	8001ed8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d1d6      	bne.n	8001e18 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f06f 0212 	mvn.w	r2, #18
 8001e72:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e78:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d123      	bne.n	8001ed6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d11f      	bne.n	8001ed6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d006      	beq.n	8001eb2 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d111      	bne.n	8001ed6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d105      	bne.n	8001ed6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ece:	f043 0201 	orr.w	r2, r3, #1
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
	...

08001efc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d101      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x1c>
 8001f14:	2302      	movs	r3, #2
 8001f16:	e105      	b.n	8002124 <HAL_ADC_ConfigChannel+0x228>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2b09      	cmp	r3, #9
 8001f26:	d925      	bls.n	8001f74 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68d9      	ldr	r1, [r3, #12]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	461a      	mov	r2, r3
 8001f36:	4613      	mov	r3, r2
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	4413      	add	r3, r2
 8001f3c:	3b1e      	subs	r3, #30
 8001f3e:	2207      	movs	r2, #7
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43da      	mvns	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	400a      	ands	r2, r1
 8001f4c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	68d9      	ldr	r1, [r3, #12]
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	4618      	mov	r0, r3
 8001f60:	4603      	mov	r3, r0
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	4403      	add	r3, r0
 8001f66:	3b1e      	subs	r3, #30
 8001f68:	409a      	lsls	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	e022      	b.n	8001fba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6919      	ldr	r1, [r3, #16]
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	461a      	mov	r2, r3
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	2207      	movs	r2, #7
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43da      	mvns	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	400a      	ands	r2, r1
 8001f96:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6919      	ldr	r1, [r3, #16]
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	689a      	ldr	r2, [r3, #8]
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	4618      	mov	r0, r3
 8001faa:	4603      	mov	r3, r0
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	4403      	add	r3, r0
 8001fb0:	409a      	lsls	r2, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	2b06      	cmp	r3, #6
 8001fc0:	d824      	bhi.n	800200c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685a      	ldr	r2, [r3, #4]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	4413      	add	r3, r2
 8001fd2:	3b05      	subs	r3, #5
 8001fd4:	221f      	movs	r2, #31
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	43da      	mvns	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	400a      	ands	r2, r1
 8001fe2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685a      	ldr	r2, [r3, #4]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	4413      	add	r3, r2
 8001ffc:	3b05      	subs	r3, #5
 8001ffe:	fa00 f203 	lsl.w	r2, r0, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	430a      	orrs	r2, r1
 8002008:	635a      	str	r2, [r3, #52]	@ 0x34
 800200a:	e04c      	b.n	80020a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b0c      	cmp	r3, #12
 8002012:	d824      	bhi.n	800205e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685a      	ldr	r2, [r3, #4]
 800201e:	4613      	mov	r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4413      	add	r3, r2
 8002024:	3b23      	subs	r3, #35	@ 0x23
 8002026:	221f      	movs	r2, #31
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	43da      	mvns	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	400a      	ands	r2, r1
 8002034:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	b29b      	uxth	r3, r3
 8002042:	4618      	mov	r0, r3
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	4613      	mov	r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	3b23      	subs	r3, #35	@ 0x23
 8002050:	fa00 f203 	lsl.w	r2, r0, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	430a      	orrs	r2, r1
 800205a:	631a      	str	r2, [r3, #48]	@ 0x30
 800205c:	e023      	b.n	80020a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	4613      	mov	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	3b41      	subs	r3, #65	@ 0x41
 8002070:	221f      	movs	r2, #31
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43da      	mvns	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	400a      	ands	r2, r1
 800207e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	b29b      	uxth	r3, r3
 800208c:	4618      	mov	r0, r3
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	4613      	mov	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	4413      	add	r3, r2
 8002098:	3b41      	subs	r3, #65	@ 0x41
 800209a:	fa00 f203 	lsl.w	r2, r0, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	430a      	orrs	r2, r1
 80020a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020a6:	4b22      	ldr	r3, [pc, #136]	@ (8002130 <HAL_ADC_ConfigChannel+0x234>)
 80020a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a21      	ldr	r2, [pc, #132]	@ (8002134 <HAL_ADC_ConfigChannel+0x238>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d109      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x1cc>
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2b12      	cmp	r3, #18
 80020ba:	d105      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a19      	ldr	r2, [pc, #100]	@ (8002134 <HAL_ADC_ConfigChannel+0x238>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d123      	bne.n	800211a <HAL_ADC_ConfigChannel+0x21e>
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2b10      	cmp	r3, #16
 80020d8:	d003      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x1e6>
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2b11      	cmp	r3, #17
 80020e0:	d11b      	bne.n	800211a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2b10      	cmp	r3, #16
 80020f4:	d111      	bne.n	800211a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020f6:	4b10      	ldr	r3, [pc, #64]	@ (8002138 <HAL_ADC_ConfigChannel+0x23c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a10      	ldr	r2, [pc, #64]	@ (800213c <HAL_ADC_ConfigChannel+0x240>)
 80020fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002100:	0c9a      	lsrs	r2, r3, #18
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800210c:	e002      	b.n	8002114 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	3b01      	subs	r3, #1
 8002112:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f9      	bne.n	800210e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	40012300 	.word	0x40012300
 8002134:	40012000 	.word	0x40012000
 8002138:	20000000 	.word	0x20000000
 800213c:	431bde83 	.word	0x431bde83

08002140 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002148:	4b79      	ldr	r3, [pc, #484]	@ (8002330 <ADC_Init+0x1f0>)
 800214a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	431a      	orrs	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002174:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6859      	ldr	r1, [r3, #4]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	021a      	lsls	r2, r3, #8
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	430a      	orrs	r2, r1
 8002188:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002198:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	6859      	ldr	r1, [r3, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689a      	ldr	r2, [r3, #8]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	430a      	orrs	r2, r1
 80021aa:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689a      	ldr	r2, [r3, #8]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6899      	ldr	r1, [r3, #8]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68da      	ldr	r2, [r3, #12]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	430a      	orrs	r2, r1
 80021cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d2:	4a58      	ldr	r2, [pc, #352]	@ (8002334 <ADC_Init+0x1f4>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d022      	beq.n	800221e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689a      	ldr	r2, [r3, #8]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6899      	ldr	r1, [r3, #8]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	430a      	orrs	r2, r1
 80021f8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002208:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	6899      	ldr	r1, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	430a      	orrs	r2, r1
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	e00f      	b.n	800223e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	689a      	ldr	r2, [r3, #8]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800222c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800223c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f022 0202 	bic.w	r2, r2, #2
 800224c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6899      	ldr	r1, [r3, #8]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	7e1b      	ldrb	r3, [r3, #24]
 8002258:	005a      	lsls	r2, r3, #1
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	430a      	orrs	r2, r1
 8002260:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d01b      	beq.n	80022a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800227a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	685a      	ldr	r2, [r3, #4]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800228a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	6859      	ldr	r1, [r3, #4]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002296:	3b01      	subs	r3, #1
 8002298:	035a      	lsls	r2, r3, #13
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	e007      	b.n	80022b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022b2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80022c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	3b01      	subs	r3, #1
 80022d0:	051a      	lsls	r2, r3, #20
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80022e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6899      	ldr	r1, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022f6:	025a      	lsls	r2, r3, #9
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800230e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6899      	ldr	r1, [r3, #8]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	695b      	ldr	r3, [r3, #20]
 800231a:	029a      	lsls	r2, r3, #10
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	430a      	orrs	r2, r1
 8002322:	609a      	str	r2, [r3, #8]
}
 8002324:	bf00      	nop
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	40012300 	.word	0x40012300
 8002334:	0f000001 	.word	0x0f000001

08002338 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002348:	4b0c      	ldr	r3, [pc, #48]	@ (800237c <__NVIC_SetPriorityGrouping+0x44>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800234e:	68ba      	ldr	r2, [r7, #8]
 8002350:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002354:	4013      	ands	r3, r2
 8002356:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002360:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002364:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002368:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800236a:	4a04      	ldr	r2, [pc, #16]	@ (800237c <__NVIC_SetPriorityGrouping+0x44>)
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	60d3      	str	r3, [r2, #12]
}
 8002370:	bf00      	nop
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002384:	4b04      	ldr	r3, [pc, #16]	@ (8002398 <__NVIC_GetPriorityGrouping+0x18>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	0a1b      	lsrs	r3, r3, #8
 800238a:	f003 0307 	and.w	r3, r3, #7
}
 800238e:	4618      	mov	r0, r3
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	e000ed00 	.word	0xe000ed00

0800239c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	db0b      	blt.n	80023c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ae:	79fb      	ldrb	r3, [r7, #7]
 80023b0:	f003 021f 	and.w	r2, r3, #31
 80023b4:	4907      	ldr	r1, [pc, #28]	@ (80023d4 <__NVIC_EnableIRQ+0x38>)
 80023b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ba:	095b      	lsrs	r3, r3, #5
 80023bc:	2001      	movs	r0, #1
 80023be:	fa00 f202 	lsl.w	r2, r0, r2
 80023c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	e000e100 	.word	0xe000e100

080023d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	4603      	mov	r3, r0
 80023e0:	6039      	str	r1, [r7, #0]
 80023e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	db0a      	blt.n	8002402 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	490c      	ldr	r1, [pc, #48]	@ (8002424 <__NVIC_SetPriority+0x4c>)
 80023f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f6:	0112      	lsls	r2, r2, #4
 80023f8:	b2d2      	uxtb	r2, r2
 80023fa:	440b      	add	r3, r1
 80023fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002400:	e00a      	b.n	8002418 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	b2da      	uxtb	r2, r3
 8002406:	4908      	ldr	r1, [pc, #32]	@ (8002428 <__NVIC_SetPriority+0x50>)
 8002408:	79fb      	ldrb	r3, [r7, #7]
 800240a:	f003 030f 	and.w	r3, r3, #15
 800240e:	3b04      	subs	r3, #4
 8002410:	0112      	lsls	r2, r2, #4
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	440b      	add	r3, r1
 8002416:	761a      	strb	r2, [r3, #24]
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr
 8002424:	e000e100 	.word	0xe000e100
 8002428:	e000ed00 	.word	0xe000ed00

0800242c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800242c:	b480      	push	{r7}
 800242e:	b089      	sub	sp, #36	@ 0x24
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f003 0307 	and.w	r3, r3, #7
 800243e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	f1c3 0307 	rsb	r3, r3, #7
 8002446:	2b04      	cmp	r3, #4
 8002448:	bf28      	it	cs
 800244a:	2304      	movcs	r3, #4
 800244c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	3304      	adds	r3, #4
 8002452:	2b06      	cmp	r3, #6
 8002454:	d902      	bls.n	800245c <NVIC_EncodePriority+0x30>
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	3b03      	subs	r3, #3
 800245a:	e000      	b.n	800245e <NVIC_EncodePriority+0x32>
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002460:	f04f 32ff 	mov.w	r2, #4294967295
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	43da      	mvns	r2, r3
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	401a      	ands	r2, r3
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002474:	f04f 31ff 	mov.w	r1, #4294967295
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	fa01 f303 	lsl.w	r3, r1, r3
 800247e:	43d9      	mvns	r1, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002484:	4313      	orrs	r3, r2
         );
}
 8002486:	4618      	mov	r0, r3
 8002488:	3724      	adds	r7, #36	@ 0x24
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
	...

08002494 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3b01      	subs	r3, #1
 80024a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024a4:	d301      	bcc.n	80024aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024a6:	2301      	movs	r3, #1
 80024a8:	e00f      	b.n	80024ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024aa:	4a0a      	ldr	r2, [pc, #40]	@ (80024d4 <SysTick_Config+0x40>)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	3b01      	subs	r3, #1
 80024b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024b2:	210f      	movs	r1, #15
 80024b4:	f04f 30ff 	mov.w	r0, #4294967295
 80024b8:	f7ff ff8e 	bl	80023d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024bc:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <SysTick_Config+0x40>)
 80024be:	2200      	movs	r2, #0
 80024c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024c2:	4b04      	ldr	r3, [pc, #16]	@ (80024d4 <SysTick_Config+0x40>)
 80024c4:	2207      	movs	r2, #7
 80024c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	e000e010 	.word	0xe000e010

080024d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f7ff ff29 	bl	8002338 <__NVIC_SetPriorityGrouping>
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b086      	sub	sp, #24
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	4603      	mov	r3, r0
 80024f6:	60b9      	str	r1, [r7, #8]
 80024f8:	607a      	str	r2, [r7, #4]
 80024fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002500:	f7ff ff3e 	bl	8002380 <__NVIC_GetPriorityGrouping>
 8002504:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	68b9      	ldr	r1, [r7, #8]
 800250a:	6978      	ldr	r0, [r7, #20]
 800250c:	f7ff ff8e 	bl	800242c <NVIC_EncodePriority>
 8002510:	4602      	mov	r2, r0
 8002512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002516:	4611      	mov	r1, r2
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff ff5d 	bl	80023d8 <__NVIC_SetPriority>
}
 800251e:	bf00      	nop
 8002520:	3718      	adds	r7, #24
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b082      	sub	sp, #8
 800252a:	af00      	add	r7, sp, #0
 800252c:	4603      	mov	r3, r0
 800252e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff ff31 	bl	800239c <__NVIC_EnableIRQ>
}
 800253a:	bf00      	nop
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b082      	sub	sp, #8
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f7ff ffa2 	bl	8002494 <SysTick_Config>
 8002550:	4603      	mov	r3, r0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
	...

0800255c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800255c:	b480      	push	{r7}
 800255e:	b089      	sub	sp, #36	@ 0x24
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800256e:	2300      	movs	r3, #0
 8002570:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002572:	2300      	movs	r3, #0
 8002574:	61fb      	str	r3, [r7, #28]
 8002576:	e16b      	b.n	8002850 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002578:	2201      	movs	r2, #1
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	4013      	ands	r3, r2
 800258a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	429a      	cmp	r2, r3
 8002592:	f040 815a 	bne.w	800284a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d005      	beq.n	80025ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d130      	bne.n	8002610 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	2203      	movs	r2, #3
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	43db      	mvns	r3, r3
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	4013      	ands	r3, r2
 80025c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025e4:	2201      	movs	r2, #1
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	43db      	mvns	r3, r3
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	4013      	ands	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	091b      	lsrs	r3, r3, #4
 80025fa:	f003 0201 	and.w	r2, r3, #1
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	4313      	orrs	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f003 0303 	and.w	r3, r3, #3
 8002618:	2b03      	cmp	r3, #3
 800261a:	d017      	beq.n	800264c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	2203      	movs	r2, #3
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	43db      	mvns	r3, r3
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	4013      	ands	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4313      	orrs	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f003 0303 	and.w	r3, r3, #3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d123      	bne.n	80026a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	08da      	lsrs	r2, r3, #3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	3208      	adds	r2, #8
 8002660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002664:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	220f      	movs	r2, #15
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4013      	ands	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	691a      	ldr	r2, [r3, #16]
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	4313      	orrs	r3, r2
 8002690:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	08da      	lsrs	r2, r3, #3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	3208      	adds	r2, #8
 800269a:	69b9      	ldr	r1, [r7, #24]
 800269c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	2203      	movs	r2, #3
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	43db      	mvns	r3, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4013      	ands	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 0203 	and.w	r2, r3, #3
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f000 80b4 	beq.w	800284a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	4b60      	ldr	r3, [pc, #384]	@ (8002868 <HAL_GPIO_Init+0x30c>)
 80026e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ea:	4a5f      	ldr	r2, [pc, #380]	@ (8002868 <HAL_GPIO_Init+0x30c>)
 80026ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002868 <HAL_GPIO_Init+0x30c>)
 80026f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026fa:	60fb      	str	r3, [r7, #12]
 80026fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026fe:	4a5b      	ldr	r2, [pc, #364]	@ (800286c <HAL_GPIO_Init+0x310>)
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	089b      	lsrs	r3, r3, #2
 8002704:	3302      	adds	r3, #2
 8002706:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800270a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	f003 0303 	and.w	r3, r3, #3
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	220f      	movs	r2, #15
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43db      	mvns	r3, r3
 800271c:	69ba      	ldr	r2, [r7, #24]
 800271e:	4013      	ands	r3, r2
 8002720:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a52      	ldr	r2, [pc, #328]	@ (8002870 <HAL_GPIO_Init+0x314>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d02b      	beq.n	8002782 <HAL_GPIO_Init+0x226>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a51      	ldr	r2, [pc, #324]	@ (8002874 <HAL_GPIO_Init+0x318>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d025      	beq.n	800277e <HAL_GPIO_Init+0x222>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a50      	ldr	r2, [pc, #320]	@ (8002878 <HAL_GPIO_Init+0x31c>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d01f      	beq.n	800277a <HAL_GPIO_Init+0x21e>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a4f      	ldr	r2, [pc, #316]	@ (800287c <HAL_GPIO_Init+0x320>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d019      	beq.n	8002776 <HAL_GPIO_Init+0x21a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a4e      	ldr	r2, [pc, #312]	@ (8002880 <HAL_GPIO_Init+0x324>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d013      	beq.n	8002772 <HAL_GPIO_Init+0x216>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a4d      	ldr	r2, [pc, #308]	@ (8002884 <HAL_GPIO_Init+0x328>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d00d      	beq.n	800276e <HAL_GPIO_Init+0x212>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a4c      	ldr	r2, [pc, #304]	@ (8002888 <HAL_GPIO_Init+0x32c>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d007      	beq.n	800276a <HAL_GPIO_Init+0x20e>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a4b      	ldr	r2, [pc, #300]	@ (800288c <HAL_GPIO_Init+0x330>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d101      	bne.n	8002766 <HAL_GPIO_Init+0x20a>
 8002762:	2307      	movs	r3, #7
 8002764:	e00e      	b.n	8002784 <HAL_GPIO_Init+0x228>
 8002766:	2308      	movs	r3, #8
 8002768:	e00c      	b.n	8002784 <HAL_GPIO_Init+0x228>
 800276a:	2306      	movs	r3, #6
 800276c:	e00a      	b.n	8002784 <HAL_GPIO_Init+0x228>
 800276e:	2305      	movs	r3, #5
 8002770:	e008      	b.n	8002784 <HAL_GPIO_Init+0x228>
 8002772:	2304      	movs	r3, #4
 8002774:	e006      	b.n	8002784 <HAL_GPIO_Init+0x228>
 8002776:	2303      	movs	r3, #3
 8002778:	e004      	b.n	8002784 <HAL_GPIO_Init+0x228>
 800277a:	2302      	movs	r3, #2
 800277c:	e002      	b.n	8002784 <HAL_GPIO_Init+0x228>
 800277e:	2301      	movs	r3, #1
 8002780:	e000      	b.n	8002784 <HAL_GPIO_Init+0x228>
 8002782:	2300      	movs	r3, #0
 8002784:	69fa      	ldr	r2, [r7, #28]
 8002786:	f002 0203 	and.w	r2, r2, #3
 800278a:	0092      	lsls	r2, r2, #2
 800278c:	4093      	lsls	r3, r2
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	4313      	orrs	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002794:	4935      	ldr	r1, [pc, #212]	@ (800286c <HAL_GPIO_Init+0x310>)
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	089b      	lsrs	r3, r3, #2
 800279a:	3302      	adds	r3, #2
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002890 <HAL_GPIO_Init+0x334>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	43db      	mvns	r3, r3
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	4013      	ands	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027c6:	4a32      	ldr	r2, [pc, #200]	@ (8002890 <HAL_GPIO_Init+0x334>)
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027cc:	4b30      	ldr	r3, [pc, #192]	@ (8002890 <HAL_GPIO_Init+0x334>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	43db      	mvns	r3, r3
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	4013      	ands	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027f0:	4a27      	ldr	r2, [pc, #156]	@ (8002890 <HAL_GPIO_Init+0x334>)
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027f6:	4b26      	ldr	r3, [pc, #152]	@ (8002890 <HAL_GPIO_Init+0x334>)
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	43db      	mvns	r3, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4013      	ands	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800281a:	4a1d      	ldr	r2, [pc, #116]	@ (8002890 <HAL_GPIO_Init+0x334>)
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002820:	4b1b      	ldr	r3, [pc, #108]	@ (8002890 <HAL_GPIO_Init+0x334>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	43db      	mvns	r3, r3
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	4013      	ands	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	4313      	orrs	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002844:	4a12      	ldr	r2, [pc, #72]	@ (8002890 <HAL_GPIO_Init+0x334>)
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	3301      	adds	r3, #1
 800284e:	61fb      	str	r3, [r7, #28]
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	2b0f      	cmp	r3, #15
 8002854:	f67f ae90 	bls.w	8002578 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002858:	bf00      	nop
 800285a:	bf00      	nop
 800285c:	3724      	adds	r7, #36	@ 0x24
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40023800 	.word	0x40023800
 800286c:	40013800 	.word	0x40013800
 8002870:	40020000 	.word	0x40020000
 8002874:	40020400 	.word	0x40020400
 8002878:	40020800 	.word	0x40020800
 800287c:	40020c00 	.word	0x40020c00
 8002880:	40021000 	.word	0x40021000
 8002884:	40021400 	.word	0x40021400
 8002888:	40021800 	.word	0x40021800
 800288c:	40021c00 	.word	0x40021c00
 8002890:	40013c00 	.word	0x40013c00

08002894 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	460b      	mov	r3, r1
 800289e:	807b      	strh	r3, [r7, #2]
 80028a0:	4613      	mov	r3, r2
 80028a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028a4:	787b      	ldrb	r3, [r7, #1]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028aa:	887a      	ldrh	r2, [r7, #2]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028b0:	e003      	b.n	80028ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028b2:	887b      	ldrh	r3, [r7, #2]
 80028b4:	041a      	lsls	r2, r3, #16
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	619a      	str	r2, [r3, #24]
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80028d2:	4b08      	ldr	r3, [pc, #32]	@ (80028f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028d4:	695a      	ldr	r2, [r3, #20]
 80028d6:	88fb      	ldrh	r3, [r7, #6]
 80028d8:	4013      	ands	r3, r2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d006      	beq.n	80028ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80028de:	4a05      	ldr	r2, [pc, #20]	@ (80028f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028e0:	88fb      	ldrh	r3, [r7, #6]
 80028e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80028e4:	88fb      	ldrh	r3, [r7, #6]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f000 f806 	bl	80028f8 <HAL_GPIO_EXTI_Callback>
  }
}
 80028ec:	bf00      	nop
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40013c00 	.word	0x40013c00

080028f8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
	...

08002910 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e267      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d075      	beq.n	8002a1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800292e:	4b88      	ldr	r3, [pc, #544]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
 8002936:	2b04      	cmp	r3, #4
 8002938:	d00c      	beq.n	8002954 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800293a:	4b85      	ldr	r3, [pc, #532]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002942:	2b08      	cmp	r3, #8
 8002944:	d112      	bne.n	800296c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002946:	4b82      	ldr	r3, [pc, #520]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800294e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002952:	d10b      	bne.n	800296c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002954:	4b7e      	ldr	r3, [pc, #504]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d05b      	beq.n	8002a18 <HAL_RCC_OscConfig+0x108>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d157      	bne.n	8002a18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e242      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002974:	d106      	bne.n	8002984 <HAL_RCC_OscConfig+0x74>
 8002976:	4b76      	ldr	r3, [pc, #472]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a75      	ldr	r2, [pc, #468]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 800297c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	e01d      	b.n	80029c0 <HAL_RCC_OscConfig+0xb0>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800298c:	d10c      	bne.n	80029a8 <HAL_RCC_OscConfig+0x98>
 800298e:	4b70      	ldr	r3, [pc, #448]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a6f      	ldr	r2, [pc, #444]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002994:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	4b6d      	ldr	r3, [pc, #436]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a6c      	ldr	r2, [pc, #432]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	e00b      	b.n	80029c0 <HAL_RCC_OscConfig+0xb0>
 80029a8:	4b69      	ldr	r3, [pc, #420]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a68      	ldr	r2, [pc, #416]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029b2:	6013      	str	r3, [r2, #0]
 80029b4:	4b66      	ldr	r3, [pc, #408]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a65      	ldr	r2, [pc, #404]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d013      	beq.n	80029f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c8:	f7ff f886 	bl	8001ad8 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d0:	f7ff f882 	bl	8001ad8 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b64      	cmp	r3, #100	@ 0x64
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e207      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029e2:	4b5b      	ldr	r3, [pc, #364]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d0f0      	beq.n	80029d0 <HAL_RCC_OscConfig+0xc0>
 80029ee:	e014      	b.n	8002a1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f0:	f7ff f872 	bl	8001ad8 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f8:	f7ff f86e 	bl	8001ad8 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b64      	cmp	r3, #100	@ 0x64
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e1f3      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a0a:	4b51      	ldr	r3, [pc, #324]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0xe8>
 8002a16:	e000      	b.n	8002a1a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d063      	beq.n	8002aee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a26:	4b4a      	ldr	r3, [pc, #296]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00b      	beq.n	8002a4a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a32:	4b47      	ldr	r3, [pc, #284]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d11c      	bne.n	8002a78 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a3e:	4b44      	ldr	r3, [pc, #272]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d116      	bne.n	8002a78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a4a:	4b41      	ldr	r3, [pc, #260]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d005      	beq.n	8002a62 <HAL_RCC_OscConfig+0x152>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d001      	beq.n	8002a62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e1c7      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a62:	4b3b      	ldr	r3, [pc, #236]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	4937      	ldr	r1, [pc, #220]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a76:	e03a      	b.n	8002aee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d020      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a80:	4b34      	ldr	r3, [pc, #208]	@ (8002b54 <HAL_RCC_OscConfig+0x244>)
 8002a82:	2201      	movs	r2, #1
 8002a84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a86:	f7ff f827 	bl	8001ad8 <HAL_GetTick>
 8002a8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a8c:	e008      	b.n	8002aa0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a8e:	f7ff f823 	bl	8001ad8 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e1a8      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aa0:	4b2b      	ldr	r3, [pc, #172]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0f0      	beq.n	8002a8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aac:	4b28      	ldr	r3, [pc, #160]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	00db      	lsls	r3, r3, #3
 8002aba:	4925      	ldr	r1, [pc, #148]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	600b      	str	r3, [r1, #0]
 8002ac0:	e015      	b.n	8002aee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ac2:	4b24      	ldr	r3, [pc, #144]	@ (8002b54 <HAL_RCC_OscConfig+0x244>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac8:	f7ff f806 	bl	8001ad8 <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ad0:	f7ff f802 	bl	8001ad8 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e187      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1f0      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d036      	beq.n	8002b68 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d016      	beq.n	8002b30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b02:	4b15      	ldr	r3, [pc, #84]	@ (8002b58 <HAL_RCC_OscConfig+0x248>)
 8002b04:	2201      	movs	r2, #1
 8002b06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b08:	f7fe ffe6 	bl	8001ad8 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b10:	f7fe ffe2 	bl	8001ad8 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e167      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b22:	4b0b      	ldr	r3, [pc, #44]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002b24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d0f0      	beq.n	8002b10 <HAL_RCC_OscConfig+0x200>
 8002b2e:	e01b      	b.n	8002b68 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b30:	4b09      	ldr	r3, [pc, #36]	@ (8002b58 <HAL_RCC_OscConfig+0x248>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b36:	f7fe ffcf 	bl	8001ad8 <HAL_GetTick>
 8002b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b3c:	e00e      	b.n	8002b5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b3e:	f7fe ffcb 	bl	8001ad8 <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d907      	bls.n	8002b5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e150      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
 8002b50:	40023800 	.word	0x40023800
 8002b54:	42470000 	.word	0x42470000
 8002b58:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b5c:	4b88      	ldr	r3, [pc, #544]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1ea      	bne.n	8002b3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f000 8097 	beq.w	8002ca4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b76:	2300      	movs	r3, #0
 8002b78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b7a:	4b81      	ldr	r3, [pc, #516]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d10f      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	4b7d      	ldr	r3, [pc, #500]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	4a7c      	ldr	r2, [pc, #496]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b96:	4b7a      	ldr	r3, [pc, #488]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b9e:	60bb      	str	r3, [r7, #8]
 8002ba0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba6:	4b77      	ldr	r3, [pc, #476]	@ (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d118      	bne.n	8002be4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bb2:	4b74      	ldr	r3, [pc, #464]	@ (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a73      	ldr	r2, [pc, #460]	@ (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002bb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bbe:	f7fe ff8b 	bl	8001ad8 <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc6:	f7fe ff87 	bl	8001ad8 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e10c      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd8:	4b6a      	ldr	r3, [pc, #424]	@ (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0f0      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d106      	bne.n	8002bfa <HAL_RCC_OscConfig+0x2ea>
 8002bec:	4b64      	ldr	r3, [pc, #400]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bf0:	4a63      	ldr	r2, [pc, #396]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002bf2:	f043 0301 	orr.w	r3, r3, #1
 8002bf6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bf8:	e01c      	b.n	8002c34 <HAL_RCC_OscConfig+0x324>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b05      	cmp	r3, #5
 8002c00:	d10c      	bne.n	8002c1c <HAL_RCC_OscConfig+0x30c>
 8002c02:	4b5f      	ldr	r3, [pc, #380]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c06:	4a5e      	ldr	r2, [pc, #376]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c08:	f043 0304 	orr.w	r3, r3, #4
 8002c0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c0e:	4b5c      	ldr	r3, [pc, #368]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c12:	4a5b      	ldr	r2, [pc, #364]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c1a:	e00b      	b.n	8002c34 <HAL_RCC_OscConfig+0x324>
 8002c1c:	4b58      	ldr	r3, [pc, #352]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c20:	4a57      	ldr	r2, [pc, #348]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c22:	f023 0301 	bic.w	r3, r3, #1
 8002c26:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c28:	4b55      	ldr	r3, [pc, #340]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c2c:	4a54      	ldr	r2, [pc, #336]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c2e:	f023 0304 	bic.w	r3, r3, #4
 8002c32:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d015      	beq.n	8002c68 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c3c:	f7fe ff4c 	bl	8001ad8 <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c42:	e00a      	b.n	8002c5a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c44:	f7fe ff48 	bl	8001ad8 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e0cb      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c5a:	4b49      	ldr	r3, [pc, #292]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0ee      	beq.n	8002c44 <HAL_RCC_OscConfig+0x334>
 8002c66:	e014      	b.n	8002c92 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c68:	f7fe ff36 	bl	8001ad8 <HAL_GetTick>
 8002c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c6e:	e00a      	b.n	8002c86 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c70:	f7fe ff32 	bl	8001ad8 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e0b5      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c86:	4b3e      	ldr	r3, [pc, #248]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1ee      	bne.n	8002c70 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c92:	7dfb      	ldrb	r3, [r7, #23]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d105      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c98:	4b39      	ldr	r3, [pc, #228]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9c:	4a38      	ldr	r2, [pc, #224]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ca2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 80a1 	beq.w	8002df0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cae:	4b34      	ldr	r3, [pc, #208]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 030c 	and.w	r3, r3, #12
 8002cb6:	2b08      	cmp	r3, #8
 8002cb8:	d05c      	beq.n	8002d74 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d141      	bne.n	8002d46 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cc2:	4b31      	ldr	r3, [pc, #196]	@ (8002d88 <HAL_RCC_OscConfig+0x478>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc8:	f7fe ff06 	bl	8001ad8 <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd0:	f7fe ff02 	bl	8001ad8 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e087      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ce2:	4b27      	ldr	r3, [pc, #156]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1f0      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	69da      	ldr	r2, [r3, #28]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfc:	019b      	lsls	r3, r3, #6
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d04:	085b      	lsrs	r3, r3, #1
 8002d06:	3b01      	subs	r3, #1
 8002d08:	041b      	lsls	r3, r3, #16
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d10:	061b      	lsls	r3, r3, #24
 8002d12:	491b      	ldr	r1, [pc, #108]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d18:	4b1b      	ldr	r3, [pc, #108]	@ (8002d88 <HAL_RCC_OscConfig+0x478>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1e:	f7fe fedb 	bl	8001ad8 <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d26:	f7fe fed7 	bl	8001ad8 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e05c      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d38:	4b11      	ldr	r3, [pc, #68]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCC_OscConfig+0x416>
 8002d44:	e054      	b.n	8002df0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d46:	4b10      	ldr	r3, [pc, #64]	@ (8002d88 <HAL_RCC_OscConfig+0x478>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4c:	f7fe fec4 	bl	8001ad8 <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d54:	f7fe fec0 	bl	8001ad8 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e045      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d66:	4b06      	ldr	r3, [pc, #24]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f0      	bne.n	8002d54 <HAL_RCC_OscConfig+0x444>
 8002d72:	e03d      	b.n	8002df0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d107      	bne.n	8002d8c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e038      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
 8002d80:	40023800 	.word	0x40023800
 8002d84:	40007000 	.word	0x40007000
 8002d88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dfc <HAL_RCC_OscConfig+0x4ec>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d028      	beq.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d121      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d11a      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002dc2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d111      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd2:	085b      	lsrs	r3, r3, #1
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d107      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d001      	beq.n	8002df0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e000      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3718      	adds	r7, #24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40023800 	.word	0x40023800

08002e00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e0cc      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e14:	4b68      	ldr	r3, [pc, #416]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d90c      	bls.n	8002e3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e22:	4b65      	ldr	r3, [pc, #404]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	b2d2      	uxtb	r2, r2
 8002e28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2a:	4b63      	ldr	r3, [pc, #396]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0307 	and.w	r3, r3, #7
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d001      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e0b8      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d020      	beq.n	8002e8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e54:	4b59      	ldr	r3, [pc, #356]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	4a58      	ldr	r2, [pc, #352]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e5a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e5e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d005      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e6c:	4b53      	ldr	r3, [pc, #332]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	4a52      	ldr	r2, [pc, #328]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e72:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e78:	4b50      	ldr	r3, [pc, #320]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	494d      	ldr	r1, [pc, #308]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d044      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d107      	bne.n	8002eae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e9e:	4b47      	ldr	r3, [pc, #284]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d119      	bne.n	8002ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e07f      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d003      	beq.n	8002ebe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eba:	2b03      	cmp	r3, #3
 8002ebc:	d107      	bne.n	8002ece <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ebe:	4b3f      	ldr	r3, [pc, #252]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d109      	bne.n	8002ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e06f      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ece:	4b3b      	ldr	r3, [pc, #236]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e067      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ede:	4b37      	ldr	r3, [pc, #220]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f023 0203 	bic.w	r2, r3, #3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	4934      	ldr	r1, [pc, #208]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ef0:	f7fe fdf2 	bl	8001ad8 <HAL_GetTick>
 8002ef4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ef6:	e00a      	b.n	8002f0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ef8:	f7fe fdee 	bl	8001ad8 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e04f      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f0e:	4b2b      	ldr	r3, [pc, #172]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 020c 	and.w	r2, r3, #12
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d1eb      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f20:	4b25      	ldr	r3, [pc, #148]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0307 	and.w	r3, r3, #7
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d20c      	bcs.n	8002f48 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2e:	4b22      	ldr	r3, [pc, #136]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	b2d2      	uxtb	r2, r2
 8002f34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f36:	4b20      	ldr	r3, [pc, #128]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0307 	and.w	r3, r3, #7
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d001      	beq.n	8002f48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e032      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d008      	beq.n	8002f66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f54:	4b19      	ldr	r3, [pc, #100]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	4916      	ldr	r1, [pc, #88]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d009      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f72:	4b12      	ldr	r3, [pc, #72]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	490e      	ldr	r1, [pc, #56]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f86:	f000 f821 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	091b      	lsrs	r3, r3, #4
 8002f92:	f003 030f 	and.w	r3, r3, #15
 8002f96:	490a      	ldr	r1, [pc, #40]	@ (8002fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f98:	5ccb      	ldrb	r3, [r1, r3]
 8002f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9e:	4a09      	ldr	r2, [pc, #36]	@ (8002fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002fa2:	4b09      	ldr	r3, [pc, #36]	@ (8002fc8 <HAL_RCC_ClockConfig+0x1c8>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fe fd52 	bl	8001a50 <HAL_InitTick>

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40023c00 	.word	0x40023c00
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	0800502c 	.word	0x0800502c
 8002fc4:	20000000 	.word	0x20000000
 8002fc8:	20000004 	.word	0x20000004

08002fcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fd0:	b090      	sub	sp, #64	@ 0x40
 8002fd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fe4:	4b59      	ldr	r3, [pc, #356]	@ (800314c <HAL_RCC_GetSysClockFreq+0x180>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f003 030c 	and.w	r3, r3, #12
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d00d      	beq.n	800300c <HAL_RCC_GetSysClockFreq+0x40>
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	f200 80a1 	bhi.w	8003138 <HAL_RCC_GetSysClockFreq+0x16c>
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0x34>
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	d003      	beq.n	8003006 <HAL_RCC_GetSysClockFreq+0x3a>
 8002ffe:	e09b      	b.n	8003138 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003000:	4b53      	ldr	r3, [pc, #332]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x184>)
 8003002:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003004:	e09b      	b.n	800313e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003006:	4b53      	ldr	r3, [pc, #332]	@ (8003154 <HAL_RCC_GetSysClockFreq+0x188>)
 8003008:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800300a:	e098      	b.n	800313e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800300c:	4b4f      	ldr	r3, [pc, #316]	@ (800314c <HAL_RCC_GetSysClockFreq+0x180>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003014:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003016:	4b4d      	ldr	r3, [pc, #308]	@ (800314c <HAL_RCC_GetSysClockFreq+0x180>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d028      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003022:	4b4a      	ldr	r3, [pc, #296]	@ (800314c <HAL_RCC_GetSysClockFreq+0x180>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	099b      	lsrs	r3, r3, #6
 8003028:	2200      	movs	r2, #0
 800302a:	623b      	str	r3, [r7, #32]
 800302c:	627a      	str	r2, [r7, #36]	@ 0x24
 800302e:	6a3b      	ldr	r3, [r7, #32]
 8003030:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003034:	2100      	movs	r1, #0
 8003036:	4b47      	ldr	r3, [pc, #284]	@ (8003154 <HAL_RCC_GetSysClockFreq+0x188>)
 8003038:	fb03 f201 	mul.w	r2, r3, r1
 800303c:	2300      	movs	r3, #0
 800303e:	fb00 f303 	mul.w	r3, r0, r3
 8003042:	4413      	add	r3, r2
 8003044:	4a43      	ldr	r2, [pc, #268]	@ (8003154 <HAL_RCC_GetSysClockFreq+0x188>)
 8003046:	fba0 1202 	umull	r1, r2, r0, r2
 800304a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800304c:	460a      	mov	r2, r1
 800304e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003050:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003052:	4413      	add	r3, r2
 8003054:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003058:	2200      	movs	r2, #0
 800305a:	61bb      	str	r3, [r7, #24]
 800305c:	61fa      	str	r2, [r7, #28]
 800305e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003062:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003066:	f7fd f8af 	bl	80001c8 <__aeabi_uldivmod>
 800306a:	4602      	mov	r2, r0
 800306c:	460b      	mov	r3, r1
 800306e:	4613      	mov	r3, r2
 8003070:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003072:	e053      	b.n	800311c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003074:	4b35      	ldr	r3, [pc, #212]	@ (800314c <HAL_RCC_GetSysClockFreq+0x180>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	099b      	lsrs	r3, r3, #6
 800307a:	2200      	movs	r2, #0
 800307c:	613b      	str	r3, [r7, #16]
 800307e:	617a      	str	r2, [r7, #20]
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003086:	f04f 0b00 	mov.w	fp, #0
 800308a:	4652      	mov	r2, sl
 800308c:	465b      	mov	r3, fp
 800308e:	f04f 0000 	mov.w	r0, #0
 8003092:	f04f 0100 	mov.w	r1, #0
 8003096:	0159      	lsls	r1, r3, #5
 8003098:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800309c:	0150      	lsls	r0, r2, #5
 800309e:	4602      	mov	r2, r0
 80030a0:	460b      	mov	r3, r1
 80030a2:	ebb2 080a 	subs.w	r8, r2, sl
 80030a6:	eb63 090b 	sbc.w	r9, r3, fp
 80030aa:	f04f 0200 	mov.w	r2, #0
 80030ae:	f04f 0300 	mov.w	r3, #0
 80030b2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80030b6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80030ba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80030be:	ebb2 0408 	subs.w	r4, r2, r8
 80030c2:	eb63 0509 	sbc.w	r5, r3, r9
 80030c6:	f04f 0200 	mov.w	r2, #0
 80030ca:	f04f 0300 	mov.w	r3, #0
 80030ce:	00eb      	lsls	r3, r5, #3
 80030d0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030d4:	00e2      	lsls	r2, r4, #3
 80030d6:	4614      	mov	r4, r2
 80030d8:	461d      	mov	r5, r3
 80030da:	eb14 030a 	adds.w	r3, r4, sl
 80030de:	603b      	str	r3, [r7, #0]
 80030e0:	eb45 030b 	adc.w	r3, r5, fp
 80030e4:	607b      	str	r3, [r7, #4]
 80030e6:	f04f 0200 	mov.w	r2, #0
 80030ea:	f04f 0300 	mov.w	r3, #0
 80030ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030f2:	4629      	mov	r1, r5
 80030f4:	028b      	lsls	r3, r1, #10
 80030f6:	4621      	mov	r1, r4
 80030f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030fc:	4621      	mov	r1, r4
 80030fe:	028a      	lsls	r2, r1, #10
 8003100:	4610      	mov	r0, r2
 8003102:	4619      	mov	r1, r3
 8003104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003106:	2200      	movs	r2, #0
 8003108:	60bb      	str	r3, [r7, #8]
 800310a:	60fa      	str	r2, [r7, #12]
 800310c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003110:	f7fd f85a 	bl	80001c8 <__aeabi_uldivmod>
 8003114:	4602      	mov	r2, r0
 8003116:	460b      	mov	r3, r1
 8003118:	4613      	mov	r3, r2
 800311a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800311c:	4b0b      	ldr	r3, [pc, #44]	@ (800314c <HAL_RCC_GetSysClockFreq+0x180>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	0c1b      	lsrs	r3, r3, #16
 8003122:	f003 0303 	and.w	r3, r3, #3
 8003126:	3301      	adds	r3, #1
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800312c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800312e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003130:	fbb2 f3f3 	udiv	r3, r2, r3
 8003134:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003136:	e002      	b.n	800313e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003138:	4b05      	ldr	r3, [pc, #20]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x184>)
 800313a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800313c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800313e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003140:	4618      	mov	r0, r3
 8003142:	3740      	adds	r7, #64	@ 0x40
 8003144:	46bd      	mov	sp, r7
 8003146:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800314a:	bf00      	nop
 800314c:	40023800 	.word	0x40023800
 8003150:	00f42400 	.word	0x00f42400
 8003154:	017d7840 	.word	0x017d7840

08003158 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e07b      	b.n	8003262 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316e:	2b00      	cmp	r3, #0
 8003170:	d108      	bne.n	8003184 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800317a:	d009      	beq.n	8003190 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	61da      	str	r2, [r3, #28]
 8003182:	e005      	b.n	8003190 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d106      	bne.n	80031b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7fe fb10 	bl	80017d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2202      	movs	r2, #2
 80031b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80031d8:	431a      	orrs	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	431a      	orrs	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	431a      	orrs	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003200:	431a      	orrs	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003214:	ea42 0103 	orr.w	r1, r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	0c1b      	lsrs	r3, r3, #16
 800322e:	f003 0104 	and.w	r1, r3, #4
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003236:	f003 0210 	and.w	r2, r3, #16
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	430a      	orrs	r2, r1
 8003240:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	69da      	ldr	r2, [r3, #28]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003250:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b088      	sub	sp, #32
 800326e:	af00      	add	r7, sp, #0
 8003270:	60f8      	str	r0, [r7, #12]
 8003272:	60b9      	str	r1, [r7, #8]
 8003274:	603b      	str	r3, [r7, #0]
 8003276:	4613      	mov	r3, r2
 8003278:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800327a:	f7fe fc2d 	bl	8001ad8 <HAL_GetTick>
 800327e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003280:	88fb      	ldrh	r3, [r7, #6]
 8003282:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b01      	cmp	r3, #1
 800328e:	d001      	beq.n	8003294 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003290:	2302      	movs	r3, #2
 8003292:	e12a      	b.n	80034ea <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d002      	beq.n	80032a0 <HAL_SPI_Transmit+0x36>
 800329a:	88fb      	ldrh	r3, [r7, #6]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e122      	b.n	80034ea <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_SPI_Transmit+0x48>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e11b      	b.n	80034ea <HAL_SPI_Transmit+0x280>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2203      	movs	r2, #3
 80032be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	88fa      	ldrh	r2, [r7, #6]
 80032d2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	88fa      	ldrh	r2, [r7, #6]
 80032d8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2200      	movs	r2, #0
 80032de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2200      	movs	r2, #0
 80032f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003300:	d10f      	bne.n	8003322 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003310:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003320:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800332c:	2b40      	cmp	r3, #64	@ 0x40
 800332e:	d007      	beq.n	8003340 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800333e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003348:	d152      	bne.n	80033f0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <HAL_SPI_Transmit+0xee>
 8003352:	8b7b      	ldrh	r3, [r7, #26]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d145      	bne.n	80033e4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335c:	881a      	ldrh	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003368:	1c9a      	adds	r2, r3, #2
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003372:	b29b      	uxth	r3, r3
 8003374:	3b01      	subs	r3, #1
 8003376:	b29a      	uxth	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800337c:	e032      	b.n	80033e4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b02      	cmp	r3, #2
 800338a:	d112      	bne.n	80033b2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003390:	881a      	ldrh	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339c:	1c9a      	adds	r2, r3, #2
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	86da      	strh	r2, [r3, #54]	@ 0x36
 80033b0:	e018      	b.n	80033e4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033b2:	f7fe fb91 	bl	8001ad8 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	683a      	ldr	r2, [r7, #0]
 80033be:	429a      	cmp	r2, r3
 80033c0:	d803      	bhi.n	80033ca <HAL_SPI_Transmit+0x160>
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c8:	d102      	bne.n	80033d0 <HAL_SPI_Transmit+0x166>
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d109      	bne.n	80033e4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e082      	b.n	80034ea <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1c7      	bne.n	800337e <HAL_SPI_Transmit+0x114>
 80033ee:	e053      	b.n	8003498 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d002      	beq.n	80033fe <HAL_SPI_Transmit+0x194>
 80033f8:	8b7b      	ldrh	r3, [r7, #26]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d147      	bne.n	800348e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	330c      	adds	r3, #12
 8003408:	7812      	ldrb	r2, [r2, #0]
 800340a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003410:	1c5a      	adds	r2, r3, #1
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800341a:	b29b      	uxth	r3, r3
 800341c:	3b01      	subs	r3, #1
 800341e:	b29a      	uxth	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003424:	e033      	b.n	800348e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b02      	cmp	r3, #2
 8003432:	d113      	bne.n	800345c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	330c      	adds	r3, #12
 800343e:	7812      	ldrb	r2, [r2, #0]
 8003440:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003446:	1c5a      	adds	r2, r3, #1
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003450:	b29b      	uxth	r3, r3
 8003452:	3b01      	subs	r3, #1
 8003454:	b29a      	uxth	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	86da      	strh	r2, [r3, #54]	@ 0x36
 800345a:	e018      	b.n	800348e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800345c:	f7fe fb3c 	bl	8001ad8 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	683a      	ldr	r2, [r7, #0]
 8003468:	429a      	cmp	r2, r3
 800346a:	d803      	bhi.n	8003474 <HAL_SPI_Transmit+0x20a>
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003472:	d102      	bne.n	800347a <HAL_SPI_Transmit+0x210>
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d109      	bne.n	800348e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2201      	movs	r2, #1
 800347e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e02d      	b.n	80034ea <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003492:	b29b      	uxth	r3, r3
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1c6      	bne.n	8003426 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003498:	69fa      	ldr	r2, [r7, #28]
 800349a:	6839      	ldr	r1, [r7, #0]
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f000 f8b1 	bl	8003604 <SPI_EndRxTxTransaction>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d002      	beq.n	80034ae <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2220      	movs	r2, #32
 80034ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d10a      	bne.n	80034cc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	617b      	str	r3, [r7, #20]
 80034ca:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2201      	movs	r2, #1
 80034d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e000      	b.n	80034ea <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80034e8:	2300      	movs	r3, #0
  }
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3720      	adds	r7, #32
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
	...

080034f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b088      	sub	sp, #32
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	603b      	str	r3, [r7, #0]
 8003500:	4613      	mov	r3, r2
 8003502:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003504:	f7fe fae8 	bl	8001ad8 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	683a      	ldr	r2, [r7, #0]
 8003510:	4413      	add	r3, r2
 8003512:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003514:	f7fe fae0 	bl	8001ad8 <HAL_GetTick>
 8003518:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800351a:	4b39      	ldr	r3, [pc, #228]	@ (8003600 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	015b      	lsls	r3, r3, #5
 8003520:	0d1b      	lsrs	r3, r3, #20
 8003522:	69fa      	ldr	r2, [r7, #28]
 8003524:	fb02 f303 	mul.w	r3, r2, r3
 8003528:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800352a:	e055      	b.n	80035d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003532:	d051      	beq.n	80035d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003534:	f7fe fad0 	bl	8001ad8 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	69fa      	ldr	r2, [r7, #28]
 8003540:	429a      	cmp	r2, r3
 8003542:	d902      	bls.n	800354a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d13d      	bne.n	80035c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003558:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003562:	d111      	bne.n	8003588 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800356c:	d004      	beq.n	8003578 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003576:	d107      	bne.n	8003588 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003586:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800358c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003590:	d10f      	bne.n	80035b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e018      	b.n	80035f8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d102      	bne.n	80035d2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80035cc:	2300      	movs	r3, #0
 80035ce:	61fb      	str	r3, [r7, #28]
 80035d0:	e002      	b.n	80035d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	3b01      	subs	r3, #1
 80035d6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689a      	ldr	r2, [r3, #8]
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	4013      	ands	r3, r2
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	bf0c      	ite	eq
 80035e8:	2301      	moveq	r3, #1
 80035ea:	2300      	movne	r3, #0
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	461a      	mov	r2, r3
 80035f0:	79fb      	ldrb	r3, [r7, #7]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d19a      	bne.n	800352c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3720      	adds	r7, #32
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	20000000 	.word	0x20000000

08003604 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b088      	sub	sp, #32
 8003608:	af02      	add	r7, sp, #8
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2201      	movs	r2, #1
 8003618:	2102      	movs	r1, #2
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f7ff ff6a 	bl	80034f4 <SPI_WaitFlagStateUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d007      	beq.n	8003636 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362a:	f043 0220 	orr.w	r2, r3, #32
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e032      	b.n	800369c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003636:	4b1b      	ldr	r3, [pc, #108]	@ (80036a4 <SPI_EndRxTxTransaction+0xa0>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a1b      	ldr	r2, [pc, #108]	@ (80036a8 <SPI_EndRxTxTransaction+0xa4>)
 800363c:	fba2 2303 	umull	r2, r3, r2, r3
 8003640:	0d5b      	lsrs	r3, r3, #21
 8003642:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003646:	fb02 f303 	mul.w	r3, r2, r3
 800364a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003654:	d112      	bne.n	800367c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2200      	movs	r2, #0
 800365e:	2180      	movs	r1, #128	@ 0x80
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f7ff ff47 	bl	80034f4 <SPI_WaitFlagStateUntilTimeout>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d016      	beq.n	800369a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003670:	f043 0220 	orr.w	r2, r3, #32
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e00f      	b.n	800369c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	3b01      	subs	r3, #1
 8003686:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003692:	2b80      	cmp	r3, #128	@ 0x80
 8003694:	d0f2      	beq.n	800367c <SPI_EndRxTxTransaction+0x78>
 8003696:	e000      	b.n	800369a <SPI_EndRxTxTransaction+0x96>
        break;
 8003698:	bf00      	nop
  }

  return HAL_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3718      	adds	r7, #24
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	20000000 	.word	0x20000000
 80036a8:	165e9f81 	.word	0x165e9f81

080036ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e041      	b.n	8003742 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d106      	bne.n	80036d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f7fe f8c4 	bl	8001860 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2202      	movs	r2, #2
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	3304      	adds	r3, #4
 80036e8:	4619      	mov	r1, r3
 80036ea:	4610      	mov	r0, r2
 80036ec:	f000 fad8 	bl	8003ca0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3708      	adds	r7, #8
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}

0800374a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	b082      	sub	sp, #8
 800374e:	af00      	add	r7, sp, #0
 8003750:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d101      	bne.n	800375c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e041      	b.n	80037e0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	d106      	bne.n	8003776 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 f839 	bl	80037e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2202      	movs	r2, #2
 800377a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3304      	adds	r3, #4
 8003786:	4619      	mov	r1, r3
 8003788:	4610      	mov	r0, r2
 800378a:	f000 fa89 	bl	8003ca0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2201      	movs	r2, #1
 8003792:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2201      	movs	r2, #1
 80037a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2201      	movs	r2, #1
 80037ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3708      	adds	r7, #8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d109      	bne.n	8003820 <HAL_TIM_PWM_Start+0x24>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b01      	cmp	r3, #1
 8003816:	bf14      	ite	ne
 8003818:	2301      	movne	r3, #1
 800381a:	2300      	moveq	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	e022      	b.n	8003866 <HAL_TIM_PWM_Start+0x6a>
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	2b04      	cmp	r3, #4
 8003824:	d109      	bne.n	800383a <HAL_TIM_PWM_Start+0x3e>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b01      	cmp	r3, #1
 8003830:	bf14      	ite	ne
 8003832:	2301      	movne	r3, #1
 8003834:	2300      	moveq	r3, #0
 8003836:	b2db      	uxtb	r3, r3
 8003838:	e015      	b.n	8003866 <HAL_TIM_PWM_Start+0x6a>
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	2b08      	cmp	r3, #8
 800383e:	d109      	bne.n	8003854 <HAL_TIM_PWM_Start+0x58>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2b01      	cmp	r3, #1
 800384a:	bf14      	ite	ne
 800384c:	2301      	movne	r3, #1
 800384e:	2300      	moveq	r3, #0
 8003850:	b2db      	uxtb	r3, r3
 8003852:	e008      	b.n	8003866 <HAL_TIM_PWM_Start+0x6a>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800385a:	b2db      	uxtb	r3, r3
 800385c:	2b01      	cmp	r3, #1
 800385e:	bf14      	ite	ne
 8003860:	2301      	movne	r3, #1
 8003862:	2300      	moveq	r3, #0
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e07c      	b.n	8003968 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d104      	bne.n	800387e <HAL_TIM_PWM_Start+0x82>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2202      	movs	r2, #2
 8003878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800387c:	e013      	b.n	80038a6 <HAL_TIM_PWM_Start+0xaa>
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	2b04      	cmp	r3, #4
 8003882:	d104      	bne.n	800388e <HAL_TIM_PWM_Start+0x92>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800388c:	e00b      	b.n	80038a6 <HAL_TIM_PWM_Start+0xaa>
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	2b08      	cmp	r3, #8
 8003892:	d104      	bne.n	800389e <HAL_TIM_PWM_Start+0xa2>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2202      	movs	r2, #2
 8003898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800389c:	e003      	b.n	80038a6 <HAL_TIM_PWM_Start+0xaa>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2202      	movs	r2, #2
 80038a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2201      	movs	r2, #1
 80038ac:	6839      	ldr	r1, [r7, #0]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f000 fce6 	bl	8004280 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003970 <HAL_TIM_PWM_Start+0x174>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d004      	beq.n	80038c8 <HAL_TIM_PWM_Start+0xcc>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003974 <HAL_TIM_PWM_Start+0x178>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d101      	bne.n	80038cc <HAL_TIM_PWM_Start+0xd0>
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <HAL_TIM_PWM_Start+0xd2>
 80038cc:	2300      	movs	r3, #0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d007      	beq.n	80038e2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a22      	ldr	r2, [pc, #136]	@ (8003970 <HAL_TIM_PWM_Start+0x174>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d022      	beq.n	8003932 <HAL_TIM_PWM_Start+0x136>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038f4:	d01d      	beq.n	8003932 <HAL_TIM_PWM_Start+0x136>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003978 <HAL_TIM_PWM_Start+0x17c>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d018      	beq.n	8003932 <HAL_TIM_PWM_Start+0x136>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a1d      	ldr	r2, [pc, #116]	@ (800397c <HAL_TIM_PWM_Start+0x180>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d013      	beq.n	8003932 <HAL_TIM_PWM_Start+0x136>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a1c      	ldr	r2, [pc, #112]	@ (8003980 <HAL_TIM_PWM_Start+0x184>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d00e      	beq.n	8003932 <HAL_TIM_PWM_Start+0x136>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a16      	ldr	r2, [pc, #88]	@ (8003974 <HAL_TIM_PWM_Start+0x178>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d009      	beq.n	8003932 <HAL_TIM_PWM_Start+0x136>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a18      	ldr	r2, [pc, #96]	@ (8003984 <HAL_TIM_PWM_Start+0x188>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d004      	beq.n	8003932 <HAL_TIM_PWM_Start+0x136>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a16      	ldr	r2, [pc, #88]	@ (8003988 <HAL_TIM_PWM_Start+0x18c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d111      	bne.n	8003956 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2b06      	cmp	r3, #6
 8003942:	d010      	beq.n	8003966 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f042 0201 	orr.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003954:	e007      	b.n	8003966 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f042 0201 	orr.w	r2, r2, #1
 8003964:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3710      	adds	r7, #16
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	40010000 	.word	0x40010000
 8003974:	40010400 	.word	0x40010400
 8003978:	40000400 	.word	0x40000400
 800397c:	40000800 	.word	0x40000800
 8003980:	40000c00 	.word	0x40000c00
 8003984:	40014000 	.word	0x40014000
 8003988:	40001800 	.word	0x40001800

0800398c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003998:	2300      	movs	r3, #0
 800399a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d101      	bne.n	80039aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80039a6:	2302      	movs	r3, #2
 80039a8:	e0ae      	b.n	8003b08 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2201      	movs	r2, #1
 80039ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2b0c      	cmp	r3, #12
 80039b6:	f200 809f 	bhi.w	8003af8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80039ba:	a201      	add	r2, pc, #4	@ (adr r2, 80039c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80039bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c0:	080039f5 	.word	0x080039f5
 80039c4:	08003af9 	.word	0x08003af9
 80039c8:	08003af9 	.word	0x08003af9
 80039cc:	08003af9 	.word	0x08003af9
 80039d0:	08003a35 	.word	0x08003a35
 80039d4:	08003af9 	.word	0x08003af9
 80039d8:	08003af9 	.word	0x08003af9
 80039dc:	08003af9 	.word	0x08003af9
 80039e0:	08003a77 	.word	0x08003a77
 80039e4:	08003af9 	.word	0x08003af9
 80039e8:	08003af9 	.word	0x08003af9
 80039ec:	08003af9 	.word	0x08003af9
 80039f0:	08003ab7 	.word	0x08003ab7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68b9      	ldr	r1, [r7, #8]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 f9f6 	bl	8003dec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699a      	ldr	r2, [r3, #24]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0208 	orr.w	r2, r2, #8
 8003a0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	699a      	ldr	r2, [r3, #24]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0204 	bic.w	r2, r2, #4
 8003a1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6999      	ldr	r1, [r3, #24]
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	691a      	ldr	r2, [r3, #16]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	619a      	str	r2, [r3, #24]
      break;
 8003a32:	e064      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68b9      	ldr	r1, [r7, #8]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f000 fa46 	bl	8003ecc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	699a      	ldr	r2, [r3, #24]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699a      	ldr	r2, [r3, #24]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6999      	ldr	r1, [r3, #24]
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	021a      	lsls	r2, r3, #8
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	619a      	str	r2, [r3, #24]
      break;
 8003a74:	e043      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68b9      	ldr	r1, [r7, #8]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 fa9b 	bl	8003fb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	69da      	ldr	r2, [r3, #28]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0208 	orr.w	r2, r2, #8
 8003a90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	69da      	ldr	r2, [r3, #28]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 0204 	bic.w	r2, r2, #4
 8003aa0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	69d9      	ldr	r1, [r3, #28]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	691a      	ldr	r2, [r3, #16]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	61da      	str	r2, [r3, #28]
      break;
 8003ab4:	e023      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68b9      	ldr	r1, [r7, #8]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f000 faef 	bl	80040a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	69da      	ldr	r2, [r3, #28]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ad0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	69da      	ldr	r2, [r3, #28]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ae0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	69d9      	ldr	r1, [r3, #28]
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	691b      	ldr	r3, [r3, #16]
 8003aec:	021a      	lsls	r2, r3, #8
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	61da      	str	r2, [r3, #28]
      break;
 8003af6:	e002      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	75fb      	strb	r3, [r7, #23]
      break;
 8003afc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b06:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d101      	bne.n	8003b2c <HAL_TIM_ConfigClockSource+0x1c>
 8003b28:	2302      	movs	r3, #2
 8003b2a:	e0b4      	b.n	8003c96 <HAL_TIM_ConfigClockSource+0x186>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b64:	d03e      	beq.n	8003be4 <HAL_TIM_ConfigClockSource+0xd4>
 8003b66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b6a:	f200 8087 	bhi.w	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b72:	f000 8086 	beq.w	8003c82 <HAL_TIM_ConfigClockSource+0x172>
 8003b76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b7a:	d87f      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b7c:	2b70      	cmp	r3, #112	@ 0x70
 8003b7e:	d01a      	beq.n	8003bb6 <HAL_TIM_ConfigClockSource+0xa6>
 8003b80:	2b70      	cmp	r3, #112	@ 0x70
 8003b82:	d87b      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b84:	2b60      	cmp	r3, #96	@ 0x60
 8003b86:	d050      	beq.n	8003c2a <HAL_TIM_ConfigClockSource+0x11a>
 8003b88:	2b60      	cmp	r3, #96	@ 0x60
 8003b8a:	d877      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b8c:	2b50      	cmp	r3, #80	@ 0x50
 8003b8e:	d03c      	beq.n	8003c0a <HAL_TIM_ConfigClockSource+0xfa>
 8003b90:	2b50      	cmp	r3, #80	@ 0x50
 8003b92:	d873      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b94:	2b40      	cmp	r3, #64	@ 0x40
 8003b96:	d058      	beq.n	8003c4a <HAL_TIM_ConfigClockSource+0x13a>
 8003b98:	2b40      	cmp	r3, #64	@ 0x40
 8003b9a:	d86f      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b9c:	2b30      	cmp	r3, #48	@ 0x30
 8003b9e:	d064      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003ba0:	2b30      	cmp	r3, #48	@ 0x30
 8003ba2:	d86b      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003ba4:	2b20      	cmp	r3, #32
 8003ba6:	d060      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003ba8:	2b20      	cmp	r3, #32
 8003baa:	d867      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d05c      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003bb0:	2b10      	cmp	r3, #16
 8003bb2:	d05a      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003bb4:	e062      	b.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bc6:	f000 fb3b 	bl	8004240 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003bd8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	609a      	str	r2, [r3, #8]
      break;
 8003be2:	e04f      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bf4:	f000 fb24 	bl	8004240 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689a      	ldr	r2, [r3, #8]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c06:	609a      	str	r2, [r3, #8]
      break;
 8003c08:	e03c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c16:	461a      	mov	r2, r3
 8003c18:	f000 fa98 	bl	800414c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2150      	movs	r1, #80	@ 0x50
 8003c22:	4618      	mov	r0, r3
 8003c24:	f000 faf1 	bl	800420a <TIM_ITRx_SetConfig>
      break;
 8003c28:	e02c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c36:	461a      	mov	r2, r3
 8003c38:	f000 fab7 	bl	80041aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2160      	movs	r1, #96	@ 0x60
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 fae1 	bl	800420a <TIM_ITRx_SetConfig>
      break;
 8003c48:	e01c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c56:	461a      	mov	r2, r3
 8003c58:	f000 fa78 	bl	800414c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2140      	movs	r1, #64	@ 0x40
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 fad1 	bl	800420a <TIM_ITRx_SetConfig>
      break;
 8003c68:	e00c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4619      	mov	r1, r3
 8003c74:	4610      	mov	r0, r2
 8003c76:	f000 fac8 	bl	800420a <TIM_ITRx_SetConfig>
      break;
 8003c7a:	e003      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c80:	e000      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
	...

08003ca0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a43      	ldr	r2, [pc, #268]	@ (8003dc0 <TIM_Base_SetConfig+0x120>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d013      	beq.n	8003ce0 <TIM_Base_SetConfig+0x40>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cbe:	d00f      	beq.n	8003ce0 <TIM_Base_SetConfig+0x40>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a40      	ldr	r2, [pc, #256]	@ (8003dc4 <TIM_Base_SetConfig+0x124>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d00b      	beq.n	8003ce0 <TIM_Base_SetConfig+0x40>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a3f      	ldr	r2, [pc, #252]	@ (8003dc8 <TIM_Base_SetConfig+0x128>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d007      	beq.n	8003ce0 <TIM_Base_SetConfig+0x40>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a3e      	ldr	r2, [pc, #248]	@ (8003dcc <TIM_Base_SetConfig+0x12c>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d003      	beq.n	8003ce0 <TIM_Base_SetConfig+0x40>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a3d      	ldr	r2, [pc, #244]	@ (8003dd0 <TIM_Base_SetConfig+0x130>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d108      	bne.n	8003cf2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ce6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a32      	ldr	r2, [pc, #200]	@ (8003dc0 <TIM_Base_SetConfig+0x120>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d02b      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d00:	d027      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a2f      	ldr	r2, [pc, #188]	@ (8003dc4 <TIM_Base_SetConfig+0x124>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d023      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a2e      	ldr	r2, [pc, #184]	@ (8003dc8 <TIM_Base_SetConfig+0x128>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d01f      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a2d      	ldr	r2, [pc, #180]	@ (8003dcc <TIM_Base_SetConfig+0x12c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d01b      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8003dd0 <TIM_Base_SetConfig+0x130>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d017      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a2b      	ldr	r2, [pc, #172]	@ (8003dd4 <TIM_Base_SetConfig+0x134>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d013      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a2a      	ldr	r2, [pc, #168]	@ (8003dd8 <TIM_Base_SetConfig+0x138>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d00f      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a29      	ldr	r2, [pc, #164]	@ (8003ddc <TIM_Base_SetConfig+0x13c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d00b      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a28      	ldr	r2, [pc, #160]	@ (8003de0 <TIM_Base_SetConfig+0x140>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d007      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a27      	ldr	r2, [pc, #156]	@ (8003de4 <TIM_Base_SetConfig+0x144>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d003      	beq.n	8003d52 <TIM_Base_SetConfig+0xb2>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a26      	ldr	r2, [pc, #152]	@ (8003de8 <TIM_Base_SetConfig+0x148>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d108      	bne.n	8003d64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	689a      	ldr	r2, [r3, #8]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a0e      	ldr	r2, [pc, #56]	@ (8003dc0 <TIM_Base_SetConfig+0x120>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d003      	beq.n	8003d92 <TIM_Base_SetConfig+0xf2>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a10      	ldr	r2, [pc, #64]	@ (8003dd0 <TIM_Base_SetConfig+0x130>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d103      	bne.n	8003d9a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	691a      	ldr	r2, [r3, #16]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f043 0204 	orr.w	r2, r3, #4
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	601a      	str	r2, [r3, #0]
}
 8003db2:	bf00      	nop
 8003db4:	3714      	adds	r7, #20
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	40010000 	.word	0x40010000
 8003dc4:	40000400 	.word	0x40000400
 8003dc8:	40000800 	.word	0x40000800
 8003dcc:	40000c00 	.word	0x40000c00
 8003dd0:	40010400 	.word	0x40010400
 8003dd4:	40014000 	.word	0x40014000
 8003dd8:	40014400 	.word	0x40014400
 8003ddc:	40014800 	.word	0x40014800
 8003de0:	40001800 	.word	0x40001800
 8003de4:	40001c00 	.word	0x40001c00
 8003de8:	40002000 	.word	0x40002000

08003dec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b087      	sub	sp, #28
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a1b      	ldr	r3, [r3, #32]
 8003dfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a1b      	ldr	r3, [r3, #32]
 8003e00:	f023 0201 	bic.w	r2, r3, #1
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	699b      	ldr	r3, [r3, #24]
 8003e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f023 0303 	bic.w	r3, r3, #3
 8003e22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f023 0302 	bic.w	r3, r3, #2
 8003e34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a20      	ldr	r2, [pc, #128]	@ (8003ec4 <TIM_OC1_SetConfig+0xd8>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d003      	beq.n	8003e50 <TIM_OC1_SetConfig+0x64>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ec8 <TIM_OC1_SetConfig+0xdc>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d10c      	bne.n	8003e6a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	f023 0308 	bic.w	r3, r3, #8
 8003e56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	f023 0304 	bic.w	r3, r3, #4
 8003e68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a15      	ldr	r2, [pc, #84]	@ (8003ec4 <TIM_OC1_SetConfig+0xd8>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d003      	beq.n	8003e7a <TIM_OC1_SetConfig+0x8e>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a14      	ldr	r2, [pc, #80]	@ (8003ec8 <TIM_OC1_SetConfig+0xdc>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d111      	bne.n	8003e9e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	699b      	ldr	r3, [r3, #24]
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685a      	ldr	r2, [r3, #4]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	621a      	str	r2, [r3, #32]
}
 8003eb8:	bf00      	nop
 8003eba:	371c      	adds	r7, #28
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	40010000 	.word	0x40010000
 8003ec8:	40010400 	.word	0x40010400

08003ecc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b087      	sub	sp, #28
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	f023 0210 	bic.w	r2, r3, #16
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	699b      	ldr	r3, [r3, #24]
 8003ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003efa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	021b      	lsls	r3, r3, #8
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f023 0320 	bic.w	r3, r3, #32
 8003f16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	011b      	lsls	r3, r3, #4
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a22      	ldr	r2, [pc, #136]	@ (8003fb0 <TIM_OC2_SetConfig+0xe4>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d003      	beq.n	8003f34 <TIM_OC2_SetConfig+0x68>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a21      	ldr	r2, [pc, #132]	@ (8003fb4 <TIM_OC2_SetConfig+0xe8>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d10d      	bne.n	8003f50 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a17      	ldr	r2, [pc, #92]	@ (8003fb0 <TIM_OC2_SetConfig+0xe4>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d003      	beq.n	8003f60 <TIM_OC2_SetConfig+0x94>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a16      	ldr	r2, [pc, #88]	@ (8003fb4 <TIM_OC2_SetConfig+0xe8>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d113      	bne.n	8003f88 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	695b      	ldr	r3, [r3, #20]
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	621a      	str	r2, [r3, #32]
}
 8003fa2:	bf00      	nop
 8003fa4:	371c      	adds	r7, #28
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	40010000 	.word	0x40010000
 8003fb4:	40010400 	.word	0x40010400

08003fb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	69db      	ldr	r3, [r3, #28]
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f023 0303 	bic.w	r3, r3, #3
 8003fee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004000:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	021b      	lsls	r3, r3, #8
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	4313      	orrs	r3, r2
 800400c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a21      	ldr	r2, [pc, #132]	@ (8004098 <TIM_OC3_SetConfig+0xe0>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d003      	beq.n	800401e <TIM_OC3_SetConfig+0x66>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a20      	ldr	r2, [pc, #128]	@ (800409c <TIM_OC3_SetConfig+0xe4>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d10d      	bne.n	800403a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004024:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	021b      	lsls	r3, r3, #8
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	4313      	orrs	r3, r2
 8004030:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004038:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a16      	ldr	r2, [pc, #88]	@ (8004098 <TIM_OC3_SetConfig+0xe0>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d003      	beq.n	800404a <TIM_OC3_SetConfig+0x92>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a15      	ldr	r2, [pc, #84]	@ (800409c <TIM_OC3_SetConfig+0xe4>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d113      	bne.n	8004072 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004050:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004058:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	4313      	orrs	r3, r2
 8004064:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	4313      	orrs	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68fa      	ldr	r2, [r7, #12]
 800407c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	697a      	ldr	r2, [r7, #20]
 800408a:	621a      	str	r2, [r3, #32]
}
 800408c:	bf00      	nop
 800408e:	371c      	adds	r7, #28
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr
 8004098:	40010000 	.word	0x40010000
 800409c:	40010400 	.word	0x40010400

080040a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b087      	sub	sp, #28
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	69db      	ldr	r3, [r3, #28]
 80040c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	021b      	lsls	r3, r3, #8
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	031b      	lsls	r3, r3, #12
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a12      	ldr	r2, [pc, #72]	@ (8004144 <TIM_OC4_SetConfig+0xa4>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d003      	beq.n	8004108 <TIM_OC4_SetConfig+0x68>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a11      	ldr	r2, [pc, #68]	@ (8004148 <TIM_OC4_SetConfig+0xa8>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d109      	bne.n	800411c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800410e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	019b      	lsls	r3, r3, #6
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	621a      	str	r2, [r3, #32]
}
 8004136:	bf00      	nop
 8004138:	371c      	adds	r7, #28
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	40010000 	.word	0x40010000
 8004148:	40010400 	.word	0x40010400

0800414c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800414c:	b480      	push	{r7}
 800414e:	b087      	sub	sp, #28
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6a1b      	ldr	r3, [r3, #32]
 800415c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	f023 0201 	bic.w	r2, r3, #1
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004176:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	011b      	lsls	r3, r3, #4
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	4313      	orrs	r3, r2
 8004180:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f023 030a 	bic.w	r3, r3, #10
 8004188:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	4313      	orrs	r3, r2
 8004190:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	621a      	str	r2, [r3, #32]
}
 800419e:	bf00      	nop
 80041a0:	371c      	adds	r7, #28
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr

080041aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041aa:	b480      	push	{r7}
 80041ac:	b087      	sub	sp, #28
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	60f8      	str	r0, [r7, #12]
 80041b2:	60b9      	str	r1, [r7, #8]
 80041b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6a1b      	ldr	r3, [r3, #32]
 80041c0:	f023 0210 	bic.w	r2, r3, #16
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80041d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	031b      	lsls	r3, r3, #12
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	4313      	orrs	r3, r2
 80041de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80041e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	011b      	lsls	r3, r3, #4
 80041ec:	697a      	ldr	r2, [r7, #20]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	693a      	ldr	r2, [r7, #16]
 80041f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	621a      	str	r2, [r3, #32]
}
 80041fe:	bf00      	nop
 8004200:	371c      	adds	r7, #28
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800420a:	b480      	push	{r7}
 800420c:	b085      	sub	sp, #20
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
 8004212:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004220:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	4313      	orrs	r3, r2
 8004228:	f043 0307 	orr.w	r3, r3, #7
 800422c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	609a      	str	r2, [r3, #8]
}
 8004234:	bf00      	nop
 8004236:	3714      	adds	r7, #20
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004240:	b480      	push	{r7}
 8004242:	b087      	sub	sp, #28
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800425a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	021a      	lsls	r2, r3, #8
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	431a      	orrs	r2, r3
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	4313      	orrs	r3, r2
 8004268:	697a      	ldr	r2, [r7, #20]
 800426a:	4313      	orrs	r3, r2
 800426c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	609a      	str	r2, [r3, #8]
}
 8004274:	bf00      	nop
 8004276:	371c      	adds	r7, #28
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004280:	b480      	push	{r7}
 8004282:	b087      	sub	sp, #28
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	f003 031f 	and.w	r3, r3, #31
 8004292:	2201      	movs	r2, #1
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6a1a      	ldr	r2, [r3, #32]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	43db      	mvns	r3, r3
 80042a2:	401a      	ands	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6a1a      	ldr	r2, [r3, #32]
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	f003 031f 	and.w	r3, r3, #31
 80042b2:	6879      	ldr	r1, [r7, #4]
 80042b4:	fa01 f303 	lsl.w	r3, r1, r3
 80042b8:	431a      	orrs	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	621a      	str	r2, [r3, #32]
}
 80042be:	bf00      	nop
 80042c0:	371c      	adds	r7, #28
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
	...

080042cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d101      	bne.n	80042e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042e0:	2302      	movs	r3, #2
 80042e2:	e05a      	b.n	800439a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2202      	movs	r2, #2
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800430a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	4313      	orrs	r3, r2
 8004314:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a21      	ldr	r2, [pc, #132]	@ (80043a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d022      	beq.n	800436e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004330:	d01d      	beq.n	800436e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a1d      	ldr	r2, [pc, #116]	@ (80043ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d018      	beq.n	800436e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a1b      	ldr	r2, [pc, #108]	@ (80043b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d013      	beq.n	800436e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a1a      	ldr	r2, [pc, #104]	@ (80043b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d00e      	beq.n	800436e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a18      	ldr	r2, [pc, #96]	@ (80043b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d009      	beq.n	800436e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a17      	ldr	r2, [pc, #92]	@ (80043bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d004      	beq.n	800436e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a15      	ldr	r2, [pc, #84]	@ (80043c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d10c      	bne.n	8004388 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004374:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	4313      	orrs	r3, r2
 800437e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3714      	adds	r7, #20
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	40010000 	.word	0x40010000
 80043ac:	40000400 	.word	0x40000400
 80043b0:	40000800 	.word	0x40000800
 80043b4:	40000c00 	.word	0x40000c00
 80043b8:	40010400 	.word	0x40010400
 80043bc:	40014000 	.word	0x40014000
 80043c0:	40001800 	.word	0x40001800

080043c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80043ce:	2300      	movs	r3, #0
 80043d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d101      	bne.n	80043e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80043dc:	2302      	movs	r3, #2
 80043de:	e03d      	b.n	800445c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	4313      	orrs	r3, r2
 8004402:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	4313      	orrs	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4313      	orrs	r3, r2
 800441e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	4313      	orrs	r3, r2
 800442c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	695b      	ldr	r3, [r3, #20]
 8004438:	4313      	orrs	r3, r2
 800443a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	69db      	ldr	r3, [r3, #28]
 8004446:	4313      	orrs	r3, r2
 8004448:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <memset>:
 8004468:	4402      	add	r2, r0
 800446a:	4603      	mov	r3, r0
 800446c:	4293      	cmp	r3, r2
 800446e:	d100      	bne.n	8004472 <memset+0xa>
 8004470:	4770      	bx	lr
 8004472:	f803 1b01 	strb.w	r1, [r3], #1
 8004476:	e7f9      	b.n	800446c <memset+0x4>

08004478 <__libc_init_array>:
 8004478:	b570      	push	{r4, r5, r6, lr}
 800447a:	4d0d      	ldr	r5, [pc, #52]	@ (80044b0 <__libc_init_array+0x38>)
 800447c:	4c0d      	ldr	r4, [pc, #52]	@ (80044b4 <__libc_init_array+0x3c>)
 800447e:	1b64      	subs	r4, r4, r5
 8004480:	10a4      	asrs	r4, r4, #2
 8004482:	2600      	movs	r6, #0
 8004484:	42a6      	cmp	r6, r4
 8004486:	d109      	bne.n	800449c <__libc_init_array+0x24>
 8004488:	4d0b      	ldr	r5, [pc, #44]	@ (80044b8 <__libc_init_array+0x40>)
 800448a:	4c0c      	ldr	r4, [pc, #48]	@ (80044bc <__libc_init_array+0x44>)
 800448c:	f000 fd8c 	bl	8004fa8 <_init>
 8004490:	1b64      	subs	r4, r4, r5
 8004492:	10a4      	asrs	r4, r4, #2
 8004494:	2600      	movs	r6, #0
 8004496:	42a6      	cmp	r6, r4
 8004498:	d105      	bne.n	80044a6 <__libc_init_array+0x2e>
 800449a:	bd70      	pop	{r4, r5, r6, pc}
 800449c:	f855 3b04 	ldr.w	r3, [r5], #4
 80044a0:	4798      	blx	r3
 80044a2:	3601      	adds	r6, #1
 80044a4:	e7ee      	b.n	8004484 <__libc_init_array+0xc>
 80044a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80044aa:	4798      	blx	r3
 80044ac:	3601      	adds	r6, #1
 80044ae:	e7f2      	b.n	8004496 <__libc_init_array+0x1e>
 80044b0:	08005414 	.word	0x08005414
 80044b4:	08005414 	.word	0x08005414
 80044b8:	08005414 	.word	0x08005414
 80044bc:	08005418 	.word	0x08005418

080044c0 <cosf>:
 80044c0:	ee10 3a10 	vmov	r3, s0
 80044c4:	b507      	push	{r0, r1, r2, lr}
 80044c6:	4a1e      	ldr	r2, [pc, #120]	@ (8004540 <cosf+0x80>)
 80044c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d806      	bhi.n	80044de <cosf+0x1e>
 80044d0:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8004544 <cosf+0x84>
 80044d4:	b003      	add	sp, #12
 80044d6:	f85d eb04 	ldr.w	lr, [sp], #4
 80044da:	f000 b87b 	b.w	80045d4 <__kernel_cosf>
 80044de:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80044e2:	d304      	bcc.n	80044ee <cosf+0x2e>
 80044e4:	ee30 0a40 	vsub.f32	s0, s0, s0
 80044e8:	b003      	add	sp, #12
 80044ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80044ee:	4668      	mov	r0, sp
 80044f0:	f000 f910 	bl	8004714 <__ieee754_rem_pio2f>
 80044f4:	f000 0003 	and.w	r0, r0, #3
 80044f8:	2801      	cmp	r0, #1
 80044fa:	d009      	beq.n	8004510 <cosf+0x50>
 80044fc:	2802      	cmp	r0, #2
 80044fe:	d010      	beq.n	8004522 <cosf+0x62>
 8004500:	b9b0      	cbnz	r0, 8004530 <cosf+0x70>
 8004502:	eddd 0a01 	vldr	s1, [sp, #4]
 8004506:	ed9d 0a00 	vldr	s0, [sp]
 800450a:	f000 f863 	bl	80045d4 <__kernel_cosf>
 800450e:	e7eb      	b.n	80044e8 <cosf+0x28>
 8004510:	eddd 0a01 	vldr	s1, [sp, #4]
 8004514:	ed9d 0a00 	vldr	s0, [sp]
 8004518:	f000 f8b4 	bl	8004684 <__kernel_sinf>
 800451c:	eeb1 0a40 	vneg.f32	s0, s0
 8004520:	e7e2      	b.n	80044e8 <cosf+0x28>
 8004522:	eddd 0a01 	vldr	s1, [sp, #4]
 8004526:	ed9d 0a00 	vldr	s0, [sp]
 800452a:	f000 f853 	bl	80045d4 <__kernel_cosf>
 800452e:	e7f5      	b.n	800451c <cosf+0x5c>
 8004530:	eddd 0a01 	vldr	s1, [sp, #4]
 8004534:	ed9d 0a00 	vldr	s0, [sp]
 8004538:	2001      	movs	r0, #1
 800453a:	f000 f8a3 	bl	8004684 <__kernel_sinf>
 800453e:	e7d3      	b.n	80044e8 <cosf+0x28>
 8004540:	3f490fd8 	.word	0x3f490fd8
 8004544:	00000000 	.word	0x00000000

08004548 <sinf>:
 8004548:	ee10 3a10 	vmov	r3, s0
 800454c:	b507      	push	{r0, r1, r2, lr}
 800454e:	4a1f      	ldr	r2, [pc, #124]	@ (80045cc <sinf+0x84>)
 8004550:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004554:	4293      	cmp	r3, r2
 8004556:	d807      	bhi.n	8004568 <sinf+0x20>
 8004558:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80045d0 <sinf+0x88>
 800455c:	2000      	movs	r0, #0
 800455e:	b003      	add	sp, #12
 8004560:	f85d eb04 	ldr.w	lr, [sp], #4
 8004564:	f000 b88e 	b.w	8004684 <__kernel_sinf>
 8004568:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800456c:	d304      	bcc.n	8004578 <sinf+0x30>
 800456e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004572:	b003      	add	sp, #12
 8004574:	f85d fb04 	ldr.w	pc, [sp], #4
 8004578:	4668      	mov	r0, sp
 800457a:	f000 f8cb 	bl	8004714 <__ieee754_rem_pio2f>
 800457e:	f000 0003 	and.w	r0, r0, #3
 8004582:	2801      	cmp	r0, #1
 8004584:	d00a      	beq.n	800459c <sinf+0x54>
 8004586:	2802      	cmp	r0, #2
 8004588:	d00f      	beq.n	80045aa <sinf+0x62>
 800458a:	b9c0      	cbnz	r0, 80045be <sinf+0x76>
 800458c:	eddd 0a01 	vldr	s1, [sp, #4]
 8004590:	ed9d 0a00 	vldr	s0, [sp]
 8004594:	2001      	movs	r0, #1
 8004596:	f000 f875 	bl	8004684 <__kernel_sinf>
 800459a:	e7ea      	b.n	8004572 <sinf+0x2a>
 800459c:	eddd 0a01 	vldr	s1, [sp, #4]
 80045a0:	ed9d 0a00 	vldr	s0, [sp]
 80045a4:	f000 f816 	bl	80045d4 <__kernel_cosf>
 80045a8:	e7e3      	b.n	8004572 <sinf+0x2a>
 80045aa:	eddd 0a01 	vldr	s1, [sp, #4]
 80045ae:	ed9d 0a00 	vldr	s0, [sp]
 80045b2:	2001      	movs	r0, #1
 80045b4:	f000 f866 	bl	8004684 <__kernel_sinf>
 80045b8:	eeb1 0a40 	vneg.f32	s0, s0
 80045bc:	e7d9      	b.n	8004572 <sinf+0x2a>
 80045be:	eddd 0a01 	vldr	s1, [sp, #4]
 80045c2:	ed9d 0a00 	vldr	s0, [sp]
 80045c6:	f000 f805 	bl	80045d4 <__kernel_cosf>
 80045ca:	e7f5      	b.n	80045b8 <sinf+0x70>
 80045cc:	3f490fd8 	.word	0x3f490fd8
 80045d0:	00000000 	.word	0x00000000

080045d4 <__kernel_cosf>:
 80045d4:	ee10 3a10 	vmov	r3, s0
 80045d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045dc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80045e0:	eef0 6a40 	vmov.f32	s13, s0
 80045e4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80045e8:	d204      	bcs.n	80045f4 <__kernel_cosf+0x20>
 80045ea:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80045ee:	ee17 2a90 	vmov	r2, s15
 80045f2:	b342      	cbz	r2, 8004646 <__kernel_cosf+0x72>
 80045f4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80045f8:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8004664 <__kernel_cosf+0x90>
 80045fc:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8004668 <__kernel_cosf+0x94>
 8004600:	4a1a      	ldr	r2, [pc, #104]	@ (800466c <__kernel_cosf+0x98>)
 8004602:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004606:	4293      	cmp	r3, r2
 8004608:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004670 <__kernel_cosf+0x9c>
 800460c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004610:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8004674 <__kernel_cosf+0xa0>
 8004614:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004618:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8004678 <__kernel_cosf+0xa4>
 800461c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004620:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800467c <__kernel_cosf+0xa8>
 8004624:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004628:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800462c:	ee26 6a07 	vmul.f32	s12, s12, s14
 8004630:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004634:	eee7 0a06 	vfma.f32	s1, s14, s12
 8004638:	ee67 7a27 	vmul.f32	s15, s14, s15
 800463c:	d804      	bhi.n	8004648 <__kernel_cosf+0x74>
 800463e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004642:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004646:	4770      	bx	lr
 8004648:	4a0d      	ldr	r2, [pc, #52]	@ (8004680 <__kernel_cosf+0xac>)
 800464a:	4293      	cmp	r3, r2
 800464c:	bf9a      	itte	ls
 800464e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8004652:	ee07 3a10 	vmovls	s14, r3
 8004656:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800465a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800465e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004662:	e7ec      	b.n	800463e <__kernel_cosf+0x6a>
 8004664:	ad47d74e 	.word	0xad47d74e
 8004668:	310f74f6 	.word	0x310f74f6
 800466c:	3e999999 	.word	0x3e999999
 8004670:	b493f27c 	.word	0xb493f27c
 8004674:	37d00d01 	.word	0x37d00d01
 8004678:	bab60b61 	.word	0xbab60b61
 800467c:	3d2aaaab 	.word	0x3d2aaaab
 8004680:	3f480000 	.word	0x3f480000

08004684 <__kernel_sinf>:
 8004684:	ee10 3a10 	vmov	r3, s0
 8004688:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800468c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004690:	d204      	bcs.n	800469c <__kernel_sinf+0x18>
 8004692:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004696:	ee17 3a90 	vmov	r3, s15
 800469a:	b35b      	cbz	r3, 80046f4 <__kernel_sinf+0x70>
 800469c:	ee20 7a00 	vmul.f32	s14, s0, s0
 80046a0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80046f8 <__kernel_sinf+0x74>
 80046a4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80046fc <__kernel_sinf+0x78>
 80046a8:	eea7 6a27 	vfma.f32	s12, s14, s15
 80046ac:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8004700 <__kernel_sinf+0x7c>
 80046b0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80046b4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8004704 <__kernel_sinf+0x80>
 80046b8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80046bc:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8004708 <__kernel_sinf+0x84>
 80046c0:	ee60 6a07 	vmul.f32	s13, s0, s14
 80046c4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80046c8:	b930      	cbnz	r0, 80046d8 <__kernel_sinf+0x54>
 80046ca:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800470c <__kernel_sinf+0x88>
 80046ce:	eea7 6a27 	vfma.f32	s12, s14, s15
 80046d2:	eea6 0a26 	vfma.f32	s0, s12, s13
 80046d6:	4770      	bx	lr
 80046d8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80046dc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80046e0:	eee0 7a86 	vfma.f32	s15, s1, s12
 80046e4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80046e8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8004710 <__kernel_sinf+0x8c>
 80046ec:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80046f0:	ee30 0a60 	vsub.f32	s0, s0, s1
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	2f2ec9d3 	.word	0x2f2ec9d3
 80046fc:	b2d72f34 	.word	0xb2d72f34
 8004700:	3638ef1b 	.word	0x3638ef1b
 8004704:	b9500d01 	.word	0xb9500d01
 8004708:	3c088889 	.word	0x3c088889
 800470c:	be2aaaab 	.word	0xbe2aaaab
 8004710:	3e2aaaab 	.word	0x3e2aaaab

08004714 <__ieee754_rem_pio2f>:
 8004714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004716:	ee10 6a10 	vmov	r6, s0
 800471a:	4b88      	ldr	r3, [pc, #544]	@ (800493c <__ieee754_rem_pio2f+0x228>)
 800471c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8004720:	429d      	cmp	r5, r3
 8004722:	b087      	sub	sp, #28
 8004724:	4604      	mov	r4, r0
 8004726:	d805      	bhi.n	8004734 <__ieee754_rem_pio2f+0x20>
 8004728:	2300      	movs	r3, #0
 800472a:	ed80 0a00 	vstr	s0, [r0]
 800472e:	6043      	str	r3, [r0, #4]
 8004730:	2000      	movs	r0, #0
 8004732:	e022      	b.n	800477a <__ieee754_rem_pio2f+0x66>
 8004734:	4b82      	ldr	r3, [pc, #520]	@ (8004940 <__ieee754_rem_pio2f+0x22c>)
 8004736:	429d      	cmp	r5, r3
 8004738:	d83a      	bhi.n	80047b0 <__ieee754_rem_pio2f+0x9c>
 800473a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800473e:	2e00      	cmp	r6, #0
 8004740:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8004944 <__ieee754_rem_pio2f+0x230>
 8004744:	4a80      	ldr	r2, [pc, #512]	@ (8004948 <__ieee754_rem_pio2f+0x234>)
 8004746:	f023 030f 	bic.w	r3, r3, #15
 800474a:	dd18      	ble.n	800477e <__ieee754_rem_pio2f+0x6a>
 800474c:	4293      	cmp	r3, r2
 800474e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8004752:	bf09      	itett	eq
 8004754:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800494c <__ieee754_rem_pio2f+0x238>
 8004758:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8004950 <__ieee754_rem_pio2f+0x23c>
 800475c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8004954 <__ieee754_rem_pio2f+0x240>
 8004760:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8004764:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8004768:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800476c:	ed80 7a00 	vstr	s14, [r0]
 8004770:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004774:	edc0 7a01 	vstr	s15, [r0, #4]
 8004778:	2001      	movs	r0, #1
 800477a:	b007      	add	sp, #28
 800477c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800477e:	4293      	cmp	r3, r2
 8004780:	ee70 7a07 	vadd.f32	s15, s0, s14
 8004784:	bf09      	itett	eq
 8004786:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800494c <__ieee754_rem_pio2f+0x238>
 800478a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8004950 <__ieee754_rem_pio2f+0x23c>
 800478e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8004954 <__ieee754_rem_pio2f+0x240>
 8004792:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8004796:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800479a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800479e:	ed80 7a00 	vstr	s14, [r0]
 80047a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047a6:	edc0 7a01 	vstr	s15, [r0, #4]
 80047aa:	f04f 30ff 	mov.w	r0, #4294967295
 80047ae:	e7e4      	b.n	800477a <__ieee754_rem_pio2f+0x66>
 80047b0:	4b69      	ldr	r3, [pc, #420]	@ (8004958 <__ieee754_rem_pio2f+0x244>)
 80047b2:	429d      	cmp	r5, r3
 80047b4:	d873      	bhi.n	800489e <__ieee754_rem_pio2f+0x18a>
 80047b6:	f000 f8dd 	bl	8004974 <fabsf>
 80047ba:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800495c <__ieee754_rem_pio2f+0x248>
 80047be:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80047c2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80047c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047ce:	ee17 0a90 	vmov	r0, s15
 80047d2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8004944 <__ieee754_rem_pio2f+0x230>
 80047d6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80047da:	281f      	cmp	r0, #31
 80047dc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8004950 <__ieee754_rem_pio2f+0x23c>
 80047e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047e4:	eeb1 6a47 	vneg.f32	s12, s14
 80047e8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80047ec:	ee16 1a90 	vmov	r1, s13
 80047f0:	dc09      	bgt.n	8004806 <__ieee754_rem_pio2f+0xf2>
 80047f2:	4a5b      	ldr	r2, [pc, #364]	@ (8004960 <__ieee754_rem_pio2f+0x24c>)
 80047f4:	1e47      	subs	r7, r0, #1
 80047f6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80047fa:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80047fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004802:	4293      	cmp	r3, r2
 8004804:	d107      	bne.n	8004816 <__ieee754_rem_pio2f+0x102>
 8004806:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800480a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800480e:	2a08      	cmp	r2, #8
 8004810:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8004814:	dc14      	bgt.n	8004840 <__ieee754_rem_pio2f+0x12c>
 8004816:	6021      	str	r1, [r4, #0]
 8004818:	ed94 7a00 	vldr	s14, [r4]
 800481c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004820:	2e00      	cmp	r6, #0
 8004822:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004826:	ed84 0a01 	vstr	s0, [r4, #4]
 800482a:	daa6      	bge.n	800477a <__ieee754_rem_pio2f+0x66>
 800482c:	eeb1 7a47 	vneg.f32	s14, s14
 8004830:	eeb1 0a40 	vneg.f32	s0, s0
 8004834:	ed84 7a00 	vstr	s14, [r4]
 8004838:	ed84 0a01 	vstr	s0, [r4, #4]
 800483c:	4240      	negs	r0, r0
 800483e:	e79c      	b.n	800477a <__ieee754_rem_pio2f+0x66>
 8004840:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800494c <__ieee754_rem_pio2f+0x238>
 8004844:	eef0 6a40 	vmov.f32	s13, s0
 8004848:	eee6 6a25 	vfma.f32	s13, s12, s11
 800484c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8004850:	eee6 7a25 	vfma.f32	s15, s12, s11
 8004854:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004954 <__ieee754_rem_pio2f+0x240>
 8004858:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800485c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8004860:	ee15 2a90 	vmov	r2, s11
 8004864:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8004868:	1a5b      	subs	r3, r3, r1
 800486a:	2b19      	cmp	r3, #25
 800486c:	dc04      	bgt.n	8004878 <__ieee754_rem_pio2f+0x164>
 800486e:	edc4 5a00 	vstr	s11, [r4]
 8004872:	eeb0 0a66 	vmov.f32	s0, s13
 8004876:	e7cf      	b.n	8004818 <__ieee754_rem_pio2f+0x104>
 8004878:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8004964 <__ieee754_rem_pio2f+0x250>
 800487c:	eeb0 0a66 	vmov.f32	s0, s13
 8004880:	eea6 0a25 	vfma.f32	s0, s12, s11
 8004884:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8004888:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8004968 <__ieee754_rem_pio2f+0x254>
 800488c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8004890:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8004894:	ee30 7a67 	vsub.f32	s14, s0, s15
 8004898:	ed84 7a00 	vstr	s14, [r4]
 800489c:	e7bc      	b.n	8004818 <__ieee754_rem_pio2f+0x104>
 800489e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80048a2:	d306      	bcc.n	80048b2 <__ieee754_rem_pio2f+0x19e>
 80048a4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80048a8:	edc0 7a01 	vstr	s15, [r0, #4]
 80048ac:	edc0 7a00 	vstr	s15, [r0]
 80048b0:	e73e      	b.n	8004730 <__ieee754_rem_pio2f+0x1c>
 80048b2:	15ea      	asrs	r2, r5, #23
 80048b4:	3a86      	subs	r2, #134	@ 0x86
 80048b6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80048ba:	ee07 3a90 	vmov	s15, r3
 80048be:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80048c2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800496c <__ieee754_rem_pio2f+0x258>
 80048c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80048ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80048ce:	ed8d 7a03 	vstr	s14, [sp, #12]
 80048d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80048d6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80048da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80048de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80048e2:	ed8d 7a04 	vstr	s14, [sp, #16]
 80048e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80048ea:	eef5 7a40 	vcmp.f32	s15, #0.0
 80048ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f2:	edcd 7a05 	vstr	s15, [sp, #20]
 80048f6:	d11e      	bne.n	8004936 <__ieee754_rem_pio2f+0x222>
 80048f8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80048fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004900:	bf0c      	ite	eq
 8004902:	2301      	moveq	r3, #1
 8004904:	2302      	movne	r3, #2
 8004906:	491a      	ldr	r1, [pc, #104]	@ (8004970 <__ieee754_rem_pio2f+0x25c>)
 8004908:	9101      	str	r1, [sp, #4]
 800490a:	2102      	movs	r1, #2
 800490c:	9100      	str	r1, [sp, #0]
 800490e:	a803      	add	r0, sp, #12
 8004910:	4621      	mov	r1, r4
 8004912:	f000 f837 	bl	8004984 <__kernel_rem_pio2f>
 8004916:	2e00      	cmp	r6, #0
 8004918:	f6bf af2f 	bge.w	800477a <__ieee754_rem_pio2f+0x66>
 800491c:	edd4 7a00 	vldr	s15, [r4]
 8004920:	eef1 7a67 	vneg.f32	s15, s15
 8004924:	edc4 7a00 	vstr	s15, [r4]
 8004928:	edd4 7a01 	vldr	s15, [r4, #4]
 800492c:	eef1 7a67 	vneg.f32	s15, s15
 8004930:	edc4 7a01 	vstr	s15, [r4, #4]
 8004934:	e782      	b.n	800483c <__ieee754_rem_pio2f+0x128>
 8004936:	2303      	movs	r3, #3
 8004938:	e7e5      	b.n	8004906 <__ieee754_rem_pio2f+0x1f2>
 800493a:	bf00      	nop
 800493c:	3f490fd8 	.word	0x3f490fd8
 8004940:	4016cbe3 	.word	0x4016cbe3
 8004944:	3fc90f80 	.word	0x3fc90f80
 8004948:	3fc90fd0 	.word	0x3fc90fd0
 800494c:	37354400 	.word	0x37354400
 8004950:	37354443 	.word	0x37354443
 8004954:	2e85a308 	.word	0x2e85a308
 8004958:	43490f80 	.word	0x43490f80
 800495c:	3f22f984 	.word	0x3f22f984
 8004960:	0800503c 	.word	0x0800503c
 8004964:	2e85a300 	.word	0x2e85a300
 8004968:	248d3132 	.word	0x248d3132
 800496c:	43800000 	.word	0x43800000
 8004970:	080050bc 	.word	0x080050bc

08004974 <fabsf>:
 8004974:	ee10 3a10 	vmov	r3, s0
 8004978:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800497c:	ee00 3a10 	vmov	s0, r3
 8004980:	4770      	bx	lr
	...

08004984 <__kernel_rem_pio2f>:
 8004984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004988:	ed2d 8b04 	vpush	{d8-d9}
 800498c:	b0d9      	sub	sp, #356	@ 0x164
 800498e:	4690      	mov	r8, r2
 8004990:	9001      	str	r0, [sp, #4]
 8004992:	4ab6      	ldr	r2, [pc, #728]	@ (8004c6c <__kernel_rem_pio2f+0x2e8>)
 8004994:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8004996:	f118 0f04 	cmn.w	r8, #4
 800499a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800499e:	460f      	mov	r7, r1
 80049a0:	f103 3bff 	add.w	fp, r3, #4294967295
 80049a4:	db26      	blt.n	80049f4 <__kernel_rem_pio2f+0x70>
 80049a6:	f1b8 0203 	subs.w	r2, r8, #3
 80049aa:	bf48      	it	mi
 80049ac:	f108 0204 	addmi.w	r2, r8, #4
 80049b0:	10d2      	asrs	r2, r2, #3
 80049b2:	1c55      	adds	r5, r2, #1
 80049b4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80049b6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8004c7c <__kernel_rem_pio2f+0x2f8>
 80049ba:	00e8      	lsls	r0, r5, #3
 80049bc:	eba2 060b 	sub.w	r6, r2, fp
 80049c0:	9002      	str	r0, [sp, #8]
 80049c2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80049c6:	eb0a 0c0b 	add.w	ip, sl, fp
 80049ca:	ac1c      	add	r4, sp, #112	@ 0x70
 80049cc:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80049d0:	2000      	movs	r0, #0
 80049d2:	4560      	cmp	r0, ip
 80049d4:	dd10      	ble.n	80049f8 <__kernel_rem_pio2f+0x74>
 80049d6:	a91c      	add	r1, sp, #112	@ 0x70
 80049d8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80049dc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80049e0:	2600      	movs	r6, #0
 80049e2:	4556      	cmp	r6, sl
 80049e4:	dc24      	bgt.n	8004a30 <__kernel_rem_pio2f+0xac>
 80049e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80049ea:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8004c7c <__kernel_rem_pio2f+0x2f8>
 80049ee:	4684      	mov	ip, r0
 80049f0:	2400      	movs	r4, #0
 80049f2:	e016      	b.n	8004a22 <__kernel_rem_pio2f+0x9e>
 80049f4:	2200      	movs	r2, #0
 80049f6:	e7dc      	b.n	80049b2 <__kernel_rem_pio2f+0x2e>
 80049f8:	42c6      	cmn	r6, r0
 80049fa:	bf5d      	ittte	pl
 80049fc:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8004a00:	ee07 1a90 	vmovpl	s15, r1
 8004a04:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8004a08:	eef0 7a47 	vmovmi.f32	s15, s14
 8004a0c:	ece4 7a01 	vstmia	r4!, {s15}
 8004a10:	3001      	adds	r0, #1
 8004a12:	e7de      	b.n	80049d2 <__kernel_rem_pio2f+0x4e>
 8004a14:	ecfe 6a01 	vldmia	lr!, {s13}
 8004a18:	ed3c 7a01 	vldmdb	ip!, {s14}
 8004a1c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004a20:	3401      	adds	r4, #1
 8004a22:	455c      	cmp	r4, fp
 8004a24:	ddf6      	ble.n	8004a14 <__kernel_rem_pio2f+0x90>
 8004a26:	ece9 7a01 	vstmia	r9!, {s15}
 8004a2a:	3601      	adds	r6, #1
 8004a2c:	3004      	adds	r0, #4
 8004a2e:	e7d8      	b.n	80049e2 <__kernel_rem_pio2f+0x5e>
 8004a30:	a908      	add	r1, sp, #32
 8004a32:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004a36:	9104      	str	r1, [sp, #16]
 8004a38:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8004a3a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8004c78 <__kernel_rem_pio2f+0x2f4>
 8004a3e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8004c74 <__kernel_rem_pio2f+0x2f0>
 8004a42:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8004a46:	9203      	str	r2, [sp, #12]
 8004a48:	4654      	mov	r4, sl
 8004a4a:	00a2      	lsls	r2, r4, #2
 8004a4c:	9205      	str	r2, [sp, #20]
 8004a4e:	aa58      	add	r2, sp, #352	@ 0x160
 8004a50:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8004a54:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8004a58:	a944      	add	r1, sp, #272	@ 0x110
 8004a5a:	aa08      	add	r2, sp, #32
 8004a5c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8004a60:	4694      	mov	ip, r2
 8004a62:	4626      	mov	r6, r4
 8004a64:	2e00      	cmp	r6, #0
 8004a66:	dc4c      	bgt.n	8004b02 <__kernel_rem_pio2f+0x17e>
 8004a68:	4628      	mov	r0, r5
 8004a6a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004a6e:	f000 f9f1 	bl	8004e54 <scalbnf>
 8004a72:	eeb0 8a40 	vmov.f32	s16, s0
 8004a76:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8004a7a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8004a7e:	f000 fa4f 	bl	8004f20 <floorf>
 8004a82:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8004a86:	eea0 8a67 	vfms.f32	s16, s0, s15
 8004a8a:	2d00      	cmp	r5, #0
 8004a8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a90:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8004a94:	ee17 9a90 	vmov	r9, s15
 8004a98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a9c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8004aa0:	dd41      	ble.n	8004b26 <__kernel_rem_pio2f+0x1a2>
 8004aa2:	f104 3cff 	add.w	ip, r4, #4294967295
 8004aa6:	a908      	add	r1, sp, #32
 8004aa8:	f1c5 0e08 	rsb	lr, r5, #8
 8004aac:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8004ab0:	fa46 f00e 	asr.w	r0, r6, lr
 8004ab4:	4481      	add	r9, r0
 8004ab6:	fa00 f00e 	lsl.w	r0, r0, lr
 8004aba:	1a36      	subs	r6, r6, r0
 8004abc:	f1c5 0007 	rsb	r0, r5, #7
 8004ac0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8004ac4:	4106      	asrs	r6, r0
 8004ac6:	2e00      	cmp	r6, #0
 8004ac8:	dd3c      	ble.n	8004b44 <__kernel_rem_pio2f+0x1c0>
 8004aca:	f04f 0e00 	mov.w	lr, #0
 8004ace:	f109 0901 	add.w	r9, r9, #1
 8004ad2:	4670      	mov	r0, lr
 8004ad4:	4574      	cmp	r4, lr
 8004ad6:	dc68      	bgt.n	8004baa <__kernel_rem_pio2f+0x226>
 8004ad8:	2d00      	cmp	r5, #0
 8004ada:	dd03      	ble.n	8004ae4 <__kernel_rem_pio2f+0x160>
 8004adc:	2d01      	cmp	r5, #1
 8004ade:	d074      	beq.n	8004bca <__kernel_rem_pio2f+0x246>
 8004ae0:	2d02      	cmp	r5, #2
 8004ae2:	d07d      	beq.n	8004be0 <__kernel_rem_pio2f+0x25c>
 8004ae4:	2e02      	cmp	r6, #2
 8004ae6:	d12d      	bne.n	8004b44 <__kernel_rem_pio2f+0x1c0>
 8004ae8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004aec:	ee30 8a48 	vsub.f32	s16, s0, s16
 8004af0:	b340      	cbz	r0, 8004b44 <__kernel_rem_pio2f+0x1c0>
 8004af2:	4628      	mov	r0, r5
 8004af4:	9306      	str	r3, [sp, #24]
 8004af6:	f000 f9ad 	bl	8004e54 <scalbnf>
 8004afa:	9b06      	ldr	r3, [sp, #24]
 8004afc:	ee38 8a40 	vsub.f32	s16, s16, s0
 8004b00:	e020      	b.n	8004b44 <__kernel_rem_pio2f+0x1c0>
 8004b02:	ee60 7a28 	vmul.f32	s15, s0, s17
 8004b06:	3e01      	subs	r6, #1
 8004b08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b10:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8004b14:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004b18:	ecac 0a01 	vstmia	ip!, {s0}
 8004b1c:	ed30 0a01 	vldmdb	r0!, {s0}
 8004b20:	ee37 0a80 	vadd.f32	s0, s15, s0
 8004b24:	e79e      	b.n	8004a64 <__kernel_rem_pio2f+0xe0>
 8004b26:	d105      	bne.n	8004b34 <__kernel_rem_pio2f+0x1b0>
 8004b28:	1e60      	subs	r0, r4, #1
 8004b2a:	a908      	add	r1, sp, #32
 8004b2c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8004b30:	11f6      	asrs	r6, r6, #7
 8004b32:	e7c8      	b.n	8004ac6 <__kernel_rem_pio2f+0x142>
 8004b34:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004b38:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b40:	da31      	bge.n	8004ba6 <__kernel_rem_pio2f+0x222>
 8004b42:	2600      	movs	r6, #0
 8004b44:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b4c:	f040 8098 	bne.w	8004c80 <__kernel_rem_pio2f+0x2fc>
 8004b50:	1e60      	subs	r0, r4, #1
 8004b52:	2200      	movs	r2, #0
 8004b54:	4550      	cmp	r0, sl
 8004b56:	da4b      	bge.n	8004bf0 <__kernel_rem_pio2f+0x26c>
 8004b58:	2a00      	cmp	r2, #0
 8004b5a:	d065      	beq.n	8004c28 <__kernel_rem_pio2f+0x2a4>
 8004b5c:	3c01      	subs	r4, #1
 8004b5e:	ab08      	add	r3, sp, #32
 8004b60:	3d08      	subs	r5, #8
 8004b62:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d0f8      	beq.n	8004b5c <__kernel_rem_pio2f+0x1d8>
 8004b6a:	4628      	mov	r0, r5
 8004b6c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004b70:	f000 f970 	bl	8004e54 <scalbnf>
 8004b74:	1c63      	adds	r3, r4, #1
 8004b76:	aa44      	add	r2, sp, #272	@ 0x110
 8004b78:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8004c78 <__kernel_rem_pio2f+0x2f4>
 8004b7c:	0099      	lsls	r1, r3, #2
 8004b7e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8004b82:	4623      	mov	r3, r4
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f280 80a9 	bge.w	8004cdc <__kernel_rem_pio2f+0x358>
 8004b8a:	4623      	mov	r3, r4
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f2c0 80c7 	blt.w	8004d20 <__kernel_rem_pio2f+0x39c>
 8004b92:	aa44      	add	r2, sp, #272	@ 0x110
 8004b94:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8004b98:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8004c70 <__kernel_rem_pio2f+0x2ec>
 8004b9c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8004c7c <__kernel_rem_pio2f+0x2f8>
 8004ba0:	2000      	movs	r0, #0
 8004ba2:	1ae2      	subs	r2, r4, r3
 8004ba4:	e0b1      	b.n	8004d0a <__kernel_rem_pio2f+0x386>
 8004ba6:	2602      	movs	r6, #2
 8004ba8:	e78f      	b.n	8004aca <__kernel_rem_pio2f+0x146>
 8004baa:	f852 1b04 	ldr.w	r1, [r2], #4
 8004bae:	b948      	cbnz	r0, 8004bc4 <__kernel_rem_pio2f+0x240>
 8004bb0:	b121      	cbz	r1, 8004bbc <__kernel_rem_pio2f+0x238>
 8004bb2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8004bb6:	f842 1c04 	str.w	r1, [r2, #-4]
 8004bba:	2101      	movs	r1, #1
 8004bbc:	f10e 0e01 	add.w	lr, lr, #1
 8004bc0:	4608      	mov	r0, r1
 8004bc2:	e787      	b.n	8004ad4 <__kernel_rem_pio2f+0x150>
 8004bc4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8004bc8:	e7f5      	b.n	8004bb6 <__kernel_rem_pio2f+0x232>
 8004bca:	f104 3cff 	add.w	ip, r4, #4294967295
 8004bce:	aa08      	add	r2, sp, #32
 8004bd0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8004bd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004bd8:	a908      	add	r1, sp, #32
 8004bda:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8004bde:	e781      	b.n	8004ae4 <__kernel_rem_pio2f+0x160>
 8004be0:	f104 3cff 	add.w	ip, r4, #4294967295
 8004be4:	aa08      	add	r2, sp, #32
 8004be6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8004bea:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8004bee:	e7f3      	b.n	8004bd8 <__kernel_rem_pio2f+0x254>
 8004bf0:	a908      	add	r1, sp, #32
 8004bf2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8004bf6:	3801      	subs	r0, #1
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	e7ab      	b.n	8004b54 <__kernel_rem_pio2f+0x1d0>
 8004bfc:	3201      	adds	r2, #1
 8004bfe:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8004c02:	2e00      	cmp	r6, #0
 8004c04:	d0fa      	beq.n	8004bfc <__kernel_rem_pio2f+0x278>
 8004c06:	9905      	ldr	r1, [sp, #20]
 8004c08:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8004c0c:	eb0d 0001 	add.w	r0, sp, r1
 8004c10:	18e6      	adds	r6, r4, r3
 8004c12:	a91c      	add	r1, sp, #112	@ 0x70
 8004c14:	f104 0c01 	add.w	ip, r4, #1
 8004c18:	384c      	subs	r0, #76	@ 0x4c
 8004c1a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8004c1e:	4422      	add	r2, r4
 8004c20:	4562      	cmp	r2, ip
 8004c22:	da04      	bge.n	8004c2e <__kernel_rem_pio2f+0x2aa>
 8004c24:	4614      	mov	r4, r2
 8004c26:	e710      	b.n	8004a4a <__kernel_rem_pio2f+0xc6>
 8004c28:	9804      	ldr	r0, [sp, #16]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	e7e7      	b.n	8004bfe <__kernel_rem_pio2f+0x27a>
 8004c2e:	9903      	ldr	r1, [sp, #12]
 8004c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004c34:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8004c38:	9105      	str	r1, [sp, #20]
 8004c3a:	ee07 1a90 	vmov	s15, r1
 8004c3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c42:	2400      	movs	r4, #0
 8004c44:	ece6 7a01 	vstmia	r6!, {s15}
 8004c48:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8004c7c <__kernel_rem_pio2f+0x2f8>
 8004c4c:	46b1      	mov	r9, r6
 8004c4e:	455c      	cmp	r4, fp
 8004c50:	dd04      	ble.n	8004c5c <__kernel_rem_pio2f+0x2d8>
 8004c52:	ece0 7a01 	vstmia	r0!, {s15}
 8004c56:	f10c 0c01 	add.w	ip, ip, #1
 8004c5a:	e7e1      	b.n	8004c20 <__kernel_rem_pio2f+0x29c>
 8004c5c:	ecfe 6a01 	vldmia	lr!, {s13}
 8004c60:	ed39 7a01 	vldmdb	r9!, {s14}
 8004c64:	3401      	adds	r4, #1
 8004c66:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004c6a:	e7f0      	b.n	8004c4e <__kernel_rem_pio2f+0x2ca>
 8004c6c:	08005400 	.word	0x08005400
 8004c70:	080053d4 	.word	0x080053d4
 8004c74:	43800000 	.word	0x43800000
 8004c78:	3b800000 	.word	0x3b800000
 8004c7c:	00000000 	.word	0x00000000
 8004c80:	9b02      	ldr	r3, [sp, #8]
 8004c82:	eeb0 0a48 	vmov.f32	s0, s16
 8004c86:	eba3 0008 	sub.w	r0, r3, r8
 8004c8a:	f000 f8e3 	bl	8004e54 <scalbnf>
 8004c8e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8004c74 <__kernel_rem_pio2f+0x2f0>
 8004c92:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8004c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c9a:	db19      	blt.n	8004cd0 <__kernel_rem_pio2f+0x34c>
 8004c9c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8004c78 <__kernel_rem_pio2f+0x2f4>
 8004ca0:	ee60 7a27 	vmul.f32	s15, s0, s15
 8004ca4:	aa08      	add	r2, sp, #32
 8004ca6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004caa:	3508      	adds	r5, #8
 8004cac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cb0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8004cb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004cb8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004cbc:	ee10 3a10 	vmov	r3, s0
 8004cc0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8004cc4:	ee17 3a90 	vmov	r3, s15
 8004cc8:	3401      	adds	r4, #1
 8004cca:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8004cce:	e74c      	b.n	8004b6a <__kernel_rem_pio2f+0x1e6>
 8004cd0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004cd4:	aa08      	add	r2, sp, #32
 8004cd6:	ee10 3a10 	vmov	r3, s0
 8004cda:	e7f6      	b.n	8004cca <__kernel_rem_pio2f+0x346>
 8004cdc:	a808      	add	r0, sp, #32
 8004cde:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8004ce2:	9001      	str	r0, [sp, #4]
 8004ce4:	ee07 0a90 	vmov	s15, r0
 8004ce8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cec:	3b01      	subs	r3, #1
 8004cee:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004cf2:	ee20 0a07 	vmul.f32	s0, s0, s14
 8004cf6:	ed62 7a01 	vstmdb	r2!, {s15}
 8004cfa:	e743      	b.n	8004b84 <__kernel_rem_pio2f+0x200>
 8004cfc:	ecfc 6a01 	vldmia	ip!, {s13}
 8004d00:	ecb5 7a01 	vldmia	r5!, {s14}
 8004d04:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004d08:	3001      	adds	r0, #1
 8004d0a:	4550      	cmp	r0, sl
 8004d0c:	dc01      	bgt.n	8004d12 <__kernel_rem_pio2f+0x38e>
 8004d0e:	4290      	cmp	r0, r2
 8004d10:	ddf4      	ble.n	8004cfc <__kernel_rem_pio2f+0x378>
 8004d12:	a858      	add	r0, sp, #352	@ 0x160
 8004d14:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8004d18:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	e735      	b.n	8004b8c <__kernel_rem_pio2f+0x208>
 8004d20:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	dc09      	bgt.n	8004d3a <__kernel_rem_pio2f+0x3b6>
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	dc27      	bgt.n	8004d7a <__kernel_rem_pio2f+0x3f6>
 8004d2a:	d040      	beq.n	8004dae <__kernel_rem_pio2f+0x42a>
 8004d2c:	f009 0007 	and.w	r0, r9, #7
 8004d30:	b059      	add	sp, #356	@ 0x164
 8004d32:	ecbd 8b04 	vpop	{d8-d9}
 8004d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d3a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8004d3c:	2b03      	cmp	r3, #3
 8004d3e:	d1f5      	bne.n	8004d2c <__kernel_rem_pio2f+0x3a8>
 8004d40:	aa30      	add	r2, sp, #192	@ 0xc0
 8004d42:	1f0b      	subs	r3, r1, #4
 8004d44:	4413      	add	r3, r2
 8004d46:	461a      	mov	r2, r3
 8004d48:	4620      	mov	r0, r4
 8004d4a:	2800      	cmp	r0, #0
 8004d4c:	dc50      	bgt.n	8004df0 <__kernel_rem_pio2f+0x46c>
 8004d4e:	4622      	mov	r2, r4
 8004d50:	2a01      	cmp	r2, #1
 8004d52:	dc5d      	bgt.n	8004e10 <__kernel_rem_pio2f+0x48c>
 8004d54:	ab30      	add	r3, sp, #192	@ 0xc0
 8004d56:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8004c7c <__kernel_rem_pio2f+0x2f8>
 8004d5a:	440b      	add	r3, r1
 8004d5c:	2c01      	cmp	r4, #1
 8004d5e:	dc67      	bgt.n	8004e30 <__kernel_rem_pio2f+0x4ac>
 8004d60:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8004d64:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8004d68:	2e00      	cmp	r6, #0
 8004d6a:	d167      	bne.n	8004e3c <__kernel_rem_pio2f+0x4b8>
 8004d6c:	edc7 6a00 	vstr	s13, [r7]
 8004d70:	ed87 7a01 	vstr	s14, [r7, #4]
 8004d74:	edc7 7a02 	vstr	s15, [r7, #8]
 8004d78:	e7d8      	b.n	8004d2c <__kernel_rem_pio2f+0x3a8>
 8004d7a:	ab30      	add	r3, sp, #192	@ 0xc0
 8004d7c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8004c7c <__kernel_rem_pio2f+0x2f8>
 8004d80:	440b      	add	r3, r1
 8004d82:	4622      	mov	r2, r4
 8004d84:	2a00      	cmp	r2, #0
 8004d86:	da24      	bge.n	8004dd2 <__kernel_rem_pio2f+0x44e>
 8004d88:	b34e      	cbz	r6, 8004dde <__kernel_rem_pio2f+0x45a>
 8004d8a:	eef1 7a47 	vneg.f32	s15, s14
 8004d8e:	edc7 7a00 	vstr	s15, [r7]
 8004d92:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8004d96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004d9a:	aa31      	add	r2, sp, #196	@ 0xc4
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	429c      	cmp	r4, r3
 8004da0:	da20      	bge.n	8004de4 <__kernel_rem_pio2f+0x460>
 8004da2:	b10e      	cbz	r6, 8004da8 <__kernel_rem_pio2f+0x424>
 8004da4:	eef1 7a67 	vneg.f32	s15, s15
 8004da8:	edc7 7a01 	vstr	s15, [r7, #4]
 8004dac:	e7be      	b.n	8004d2c <__kernel_rem_pio2f+0x3a8>
 8004dae:	ab30      	add	r3, sp, #192	@ 0xc0
 8004db0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8004c7c <__kernel_rem_pio2f+0x2f8>
 8004db4:	440b      	add	r3, r1
 8004db6:	2c00      	cmp	r4, #0
 8004db8:	da05      	bge.n	8004dc6 <__kernel_rem_pio2f+0x442>
 8004dba:	b10e      	cbz	r6, 8004dc0 <__kernel_rem_pio2f+0x43c>
 8004dbc:	eef1 7a67 	vneg.f32	s15, s15
 8004dc0:	edc7 7a00 	vstr	s15, [r7]
 8004dc4:	e7b2      	b.n	8004d2c <__kernel_rem_pio2f+0x3a8>
 8004dc6:	ed33 7a01 	vldmdb	r3!, {s14}
 8004dca:	3c01      	subs	r4, #1
 8004dcc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004dd0:	e7f1      	b.n	8004db6 <__kernel_rem_pio2f+0x432>
 8004dd2:	ed73 7a01 	vldmdb	r3!, {s15}
 8004dd6:	3a01      	subs	r2, #1
 8004dd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ddc:	e7d2      	b.n	8004d84 <__kernel_rem_pio2f+0x400>
 8004dde:	eef0 7a47 	vmov.f32	s15, s14
 8004de2:	e7d4      	b.n	8004d8e <__kernel_rem_pio2f+0x40a>
 8004de4:	ecb2 7a01 	vldmia	r2!, {s14}
 8004de8:	3301      	adds	r3, #1
 8004dea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004dee:	e7d6      	b.n	8004d9e <__kernel_rem_pio2f+0x41a>
 8004df0:	ed72 7a01 	vldmdb	r2!, {s15}
 8004df4:	edd2 6a01 	vldr	s13, [r2, #4]
 8004df8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004dfc:	3801      	subs	r0, #1
 8004dfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e02:	ed82 7a00 	vstr	s14, [r2]
 8004e06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e0a:	edc2 7a01 	vstr	s15, [r2, #4]
 8004e0e:	e79c      	b.n	8004d4a <__kernel_rem_pio2f+0x3c6>
 8004e10:	ed73 7a01 	vldmdb	r3!, {s15}
 8004e14:	edd3 6a01 	vldr	s13, [r3, #4]
 8004e18:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004e1c:	3a01      	subs	r2, #1
 8004e1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e22:	ed83 7a00 	vstr	s14, [r3]
 8004e26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e2a:	edc3 7a01 	vstr	s15, [r3, #4]
 8004e2e:	e78f      	b.n	8004d50 <__kernel_rem_pio2f+0x3cc>
 8004e30:	ed33 7a01 	vldmdb	r3!, {s14}
 8004e34:	3c01      	subs	r4, #1
 8004e36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e3a:	e78f      	b.n	8004d5c <__kernel_rem_pio2f+0x3d8>
 8004e3c:	eef1 6a66 	vneg.f32	s13, s13
 8004e40:	eeb1 7a47 	vneg.f32	s14, s14
 8004e44:	edc7 6a00 	vstr	s13, [r7]
 8004e48:	ed87 7a01 	vstr	s14, [r7, #4]
 8004e4c:	eef1 7a67 	vneg.f32	s15, s15
 8004e50:	e790      	b.n	8004d74 <__kernel_rem_pio2f+0x3f0>
 8004e52:	bf00      	nop

08004e54 <scalbnf>:
 8004e54:	ee10 3a10 	vmov	r3, s0
 8004e58:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8004e5c:	d02b      	beq.n	8004eb6 <scalbnf+0x62>
 8004e5e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004e62:	d302      	bcc.n	8004e6a <scalbnf+0x16>
 8004e64:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004e68:	4770      	bx	lr
 8004e6a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8004e6e:	d123      	bne.n	8004eb8 <scalbnf+0x64>
 8004e70:	4b24      	ldr	r3, [pc, #144]	@ (8004f04 <scalbnf+0xb0>)
 8004e72:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8004f08 <scalbnf+0xb4>
 8004e76:	4298      	cmp	r0, r3
 8004e78:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004e7c:	db17      	blt.n	8004eae <scalbnf+0x5a>
 8004e7e:	ee10 3a10 	vmov	r3, s0
 8004e82:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004e86:	3a19      	subs	r2, #25
 8004e88:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8004e8c:	4288      	cmp	r0, r1
 8004e8e:	dd15      	ble.n	8004ebc <scalbnf+0x68>
 8004e90:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8004f0c <scalbnf+0xb8>
 8004e94:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8004f10 <scalbnf+0xbc>
 8004e98:	ee10 3a10 	vmov	r3, s0
 8004e9c:	eeb0 7a67 	vmov.f32	s14, s15
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	bfb8      	it	lt
 8004ea4:	eef0 7a66 	vmovlt.f32	s15, s13
 8004ea8:	ee27 0a87 	vmul.f32	s0, s15, s14
 8004eac:	4770      	bx	lr
 8004eae:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004f14 <scalbnf+0xc0>
 8004eb2:	ee27 0a80 	vmul.f32	s0, s15, s0
 8004eb6:	4770      	bx	lr
 8004eb8:	0dd2      	lsrs	r2, r2, #23
 8004eba:	e7e5      	b.n	8004e88 <scalbnf+0x34>
 8004ebc:	4410      	add	r0, r2
 8004ebe:	28fe      	cmp	r0, #254	@ 0xfe
 8004ec0:	dce6      	bgt.n	8004e90 <scalbnf+0x3c>
 8004ec2:	2800      	cmp	r0, #0
 8004ec4:	dd06      	ble.n	8004ed4 <scalbnf+0x80>
 8004ec6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004eca:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8004ece:	ee00 3a10 	vmov	s0, r3
 8004ed2:	4770      	bx	lr
 8004ed4:	f110 0f16 	cmn.w	r0, #22
 8004ed8:	da09      	bge.n	8004eee <scalbnf+0x9a>
 8004eda:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8004f14 <scalbnf+0xc0>
 8004ede:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8004f18 <scalbnf+0xc4>
 8004ee2:	ee10 3a10 	vmov	r3, s0
 8004ee6:	eeb0 7a67 	vmov.f32	s14, s15
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	e7d9      	b.n	8004ea2 <scalbnf+0x4e>
 8004eee:	3019      	adds	r0, #25
 8004ef0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004ef4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8004ef8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8004f1c <scalbnf+0xc8>
 8004efc:	ee07 3a90 	vmov	s15, r3
 8004f00:	e7d7      	b.n	8004eb2 <scalbnf+0x5e>
 8004f02:	bf00      	nop
 8004f04:	ffff3cb0 	.word	0xffff3cb0
 8004f08:	4c000000 	.word	0x4c000000
 8004f0c:	7149f2ca 	.word	0x7149f2ca
 8004f10:	f149f2ca 	.word	0xf149f2ca
 8004f14:	0da24260 	.word	0x0da24260
 8004f18:	8da24260 	.word	0x8da24260
 8004f1c:	33000000 	.word	0x33000000

08004f20 <floorf>:
 8004f20:	ee10 3a10 	vmov	r3, s0
 8004f24:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004f28:	3a7f      	subs	r2, #127	@ 0x7f
 8004f2a:	2a16      	cmp	r2, #22
 8004f2c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004f30:	dc2b      	bgt.n	8004f8a <floorf+0x6a>
 8004f32:	2a00      	cmp	r2, #0
 8004f34:	da12      	bge.n	8004f5c <floorf+0x3c>
 8004f36:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004f9c <floorf+0x7c>
 8004f3a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004f3e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f46:	dd06      	ble.n	8004f56 <floorf+0x36>
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	da24      	bge.n	8004f96 <floorf+0x76>
 8004f4c:	2900      	cmp	r1, #0
 8004f4e:	4b14      	ldr	r3, [pc, #80]	@ (8004fa0 <floorf+0x80>)
 8004f50:	bf08      	it	eq
 8004f52:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8004f56:	ee00 3a10 	vmov	s0, r3
 8004f5a:	4770      	bx	lr
 8004f5c:	4911      	ldr	r1, [pc, #68]	@ (8004fa4 <floorf+0x84>)
 8004f5e:	4111      	asrs	r1, r2
 8004f60:	420b      	tst	r3, r1
 8004f62:	d0fa      	beq.n	8004f5a <floorf+0x3a>
 8004f64:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8004f9c <floorf+0x7c>
 8004f68:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004f6c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f74:	ddef      	ble.n	8004f56 <floorf+0x36>
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	bfbe      	ittt	lt
 8004f7a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8004f7e:	fa40 f202 	asrlt.w	r2, r0, r2
 8004f82:	189b      	addlt	r3, r3, r2
 8004f84:	ea23 0301 	bic.w	r3, r3, r1
 8004f88:	e7e5      	b.n	8004f56 <floorf+0x36>
 8004f8a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8004f8e:	d3e4      	bcc.n	8004f5a <floorf+0x3a>
 8004f90:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004f94:	4770      	bx	lr
 8004f96:	2300      	movs	r3, #0
 8004f98:	e7dd      	b.n	8004f56 <floorf+0x36>
 8004f9a:	bf00      	nop
 8004f9c:	7149f2ca 	.word	0x7149f2ca
 8004fa0:	bf800000 	.word	0xbf800000
 8004fa4:	007fffff 	.word	0x007fffff

08004fa8 <_init>:
 8004fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004faa:	bf00      	nop
 8004fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fae:	bc08      	pop	{r3}
 8004fb0:	469e      	mov	lr, r3
 8004fb2:	4770      	bx	lr

08004fb4 <_fini>:
 8004fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fb6:	bf00      	nop
 8004fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fba:	bc08      	pop	{r3}
 8004fbc:	469e      	mov	lr, r3
 8004fbe:	4770      	bx	lr
