// Seed: 1846001122
module module_0 #(
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd40
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  reg id_9;
  logic [id_4 : id_3] id_10 = 1;
  wire id_11;
  always id_9 = id_6;
  logic [-1 : id_4] id_12 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output wand id_6,
    output tri id_7,
    input wire id_8,
    output wire id_9
);
  assign id_6 = -1;
  localparam id_11 = !(1), id_12 = id_2;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_12,
      id_12,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.id_12 = 0;
  wire id_13;
  wire id_14;
endmodule
