// Seed: 2512675687
module module_0 #(
    parameter id_11 = 32'd55,
    parameter id_12 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  defparam id_11.id_12 = 1'b0;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_16 = 1;
  xor (
      id_7,
      id_14,
      id_11,
      id_8,
      id_18,
      id_1,
      id_5,
      id_16,
      id_3,
      id_27,
      id_15,
      id_12,
      id_20,
      id_6,
      id_13,
      id_26,
      id_4,
      id_2,
      id_25,
      id_24
  );
  module_0(
      id_21, id_17, id_26, id_7, id_27, id_18, id_12, id_16, id_16, id_7
  );
endmodule
