{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529419575250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529419575256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 16:46:14 2018 " "Processing started: Tue Jun 19 16:46:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529419575256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419575256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digital_cam_impl4 -c digital_cam_impl4 " "Command: quartus_sta digital_cam_impl4 -c digital_cam_impl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419575256 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1529419575442 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419576928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419576981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419576981 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578100 ""}
{ "Info" "ISTA_SDC_FOUND" "digital_cam_impl4.sdc " "Reading SDC File: 'digital_cam_impl4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 13 DRAM_CLK port " "Ignored filter at digital_cam_impl4.sdc(13): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529419578454 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 15 AUD_XCK port " "Ignored filter at digital_cam_impl4.sdc(15): AUD_XCK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529419578455 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 16 AUD_BCLK port " "Ignored filter at digital_cam_impl4.sdc(16): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529419578455 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Time value \"1.536 MH\" is not valid " "Ignored create_clock at digital_cam_impl4.sdc(16): Time value \"1.536 MH\" is not valid" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Option -period: Invalid clock period " "Ignored create_clock at digital_cam_impl4.sdc(16): Option -period: Invalid clock period" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 27 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at digital_cam_impl4.sdc(27): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 27 Argument <targets> is not an object ID " "Ignored create_clock at digital_cam_impl4.sdc(27): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529419578456 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 28 altera_reserved_tdi port " "Ignored filter at digital_cam_impl4.sdc(28): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 28 altera_reserved_tck clock " "Ignored filter at digital_cam_impl4.sdc(28): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 28 Argument <targets> is an empty collection " "Ignored set_input_delay at digital_cam_impl4.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529419578457 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 28 Argument -clock is not an object ID " "Ignored set_input_delay at digital_cam_impl4.sdc(28): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 29 altera_reserved_tms port " "Ignored filter at digital_cam_impl4.sdc(29): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at digital_cam_impl4.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529419578458 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at digital_cam_impl4.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 30 altera_reserved_tdo port " "Ignored filter at digital_cam_impl4.sdc(30): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 30 Argument <targets> is an empty collection " "Ignored set_output_delay at digital_cam_impl4.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529419578458 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 30 Argument -clock is not an object ID " "Ignored set_output_delay at digital_cam_impl4.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578458 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529419578460 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529419578460 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529419578460 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529419578460 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578461 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 72 Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at digital_cam_impl4.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports vga_blank_n\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports vga_blank_n\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529419578461 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 72 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578461 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 73 Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at digital_cam_impl4.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports vga_blank_n\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports vga_blank_n\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529419578462 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578462 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419578507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578507 "|digital_cam_impl4|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[5\] do_edge_detection:Inst_edge_detection\|clk_div2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[5\] is being clocked by do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419578507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578507 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419578507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578507 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419578507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578507 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419578531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419578531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419578531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419578531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419578531 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578585 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col1 " "Virtual clock ov7670_pclk_col1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419578592 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1529419578593 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529419578609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1529419584623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419584623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -147.999 " "Worst-case setup slack is -147.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419584627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419584627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -147.999          -13647.983 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " " -147.999          -13647.983 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419584627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.584            -186.536 clk_vga  " "   -8.584            -186.536 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419584627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.712               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    4.712               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419584627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.329               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.329               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419584627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419584627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.224               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.302               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.306               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.262               0.000 clk_vga  " "    3.262               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419585411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.306 " "Worst-case recovery slack is 36.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.306               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   36.306               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419585499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.598 " "Worst-case removal slack is 1.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.598               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.598               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419585597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.296               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.296               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.772               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.772               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 clk_50  " "    9.900               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.756               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.756               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419585606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419585606 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529419585745 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419585829 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419599899 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419600634 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419600634 "|digital_cam_impl4|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[5\] do_edge_detection:Inst_edge_detection\|clk_div2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[5\] is being clocked by do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419600634 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419600634 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419600634 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419600634 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419600634 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419600634 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419600656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419600656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419600656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419600656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419600656 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419600656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419600661 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col1 " "Virtual clock ov7670_pclk_col1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419600666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1529419603017 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419603017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -152.248 " "Worst-case setup slack is -152.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -152.248          -13472.176 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " " -152.248          -13472.176 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.414            -183.629 clk_vga  " "   -8.414            -183.629 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.915               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    4.915               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.381               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.381               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419603021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.212               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.285               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.289               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.185               0.000 clk_vga  " "    3.185               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419603852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.444 " "Worst-case recovery slack is 36.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.444               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   36.444               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419603936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419603936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.517 " "Worst-case removal slack is 1.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419604022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419604022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.517               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.517               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419604022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419604022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419604033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419604033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419604033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.243               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.243               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419604033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.759               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.759               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419604033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 clk_50  " "    9.926               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419604033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.733               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.733               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419604033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419604033 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529419604167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419604453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419619193 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419619934 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419619934 "|digital_cam_impl4|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[5\] do_edge_detection:Inst_edge_detection\|clk_div2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[5\] is being clocked by do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419619935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419619935 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419619935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419619935 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419619935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419619935 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419619958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419619958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419619958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419619958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419619958 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419619958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419619963 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col1 " "Virtual clock ov7670_pclk_col1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419619969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1529419620803 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419620803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -66.545 " "Worst-case setup slack is -66.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419620806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419620806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -66.545            -804.672 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "  -66.545            -804.672 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419620806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.138            -113.865 clk_vga  " "   -5.138            -113.865 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419620806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.752               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    6.752               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419620806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.304               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.304               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419620806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419620806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.131               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.174               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.384               0.000 clk_vga  " "    1.384               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419621606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.702 " "Worst-case recovery slack is 37.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.702               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   37.702               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419621701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.915 " "Worst-case removal slack is 0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.915               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419621799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.549               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.549               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.889               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk_50  " "    9.643               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.880               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.880               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419621811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419621811 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529419621941 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419622725 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419622725 "|digital_cam_impl4|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[5\] do_edge_detection:Inst_edge_detection\|clk_div2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[5\] is being clocked by do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419622725 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419622725 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419622725 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419622725 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529419622725 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419622725 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419622746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419622746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419622746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419622746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529419622746 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419622746 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419622751 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col1 " "Virtual clock ov7670_pclk_col1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419622757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1529419623544 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419623544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -61.737 " "Worst-case setup slack is -61.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419623548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419623548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.737            -736.548 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "  -61.737            -736.548 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419623548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.844            -108.258 clk_vga  " "   -4.844            -108.258 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419623548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.060               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    7.060               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419623548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.537               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.537               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419623548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419623548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.121               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.159               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.163               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.200               0.000 clk_vga  " "    1.200               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419624375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.941 " "Worst-case recovery slack is 37.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.941               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   37.941               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419624457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.828 " "Worst-case removal slack is 0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.828               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419624546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.539               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.539               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.889               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clk_50  " "    9.632               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.882               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.882               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529419624557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419624557 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419627243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419627254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5516 " "Peak virtual memory: 5516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529419627436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 16:47:07 2018 " "Processing ended: Tue Jun 19 16:47:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529419627436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529419627436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529419627436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529419627436 ""}
