# ------------------------------------------------------------------------------
# SPDX-License-Identifier: MIT OR GPL-3.0-or-later
# Copyright (C) 2021 Stepan Nassyr <s.nassyr@fz-juelich.de>
# Copyright (C) 2021 Stepan Nassyr <s.nassyr@xcpp.org>
# ------------------------------------------------------------------------------
"""
Valid signatures for AVX opdna1 operations
"""

from ..op import (
    operation_signature as sig,
    operand_shape as osh,
    operand_type as ot,
    register_type as rt,
    opdna1_modifier as mod,
    opdna1_action
)

from ..op.constraint import minmax_constraint
from ...registers import (
    asm_data_type as adt,
    asm_index_type as ait,
    adt_size
)

# Complete set of types
_ALL_DTS = [
    adt.FP64, adt.FP32, adt.FP16, adt.BF16,
    adt.SINT64, adt.SINT32, adt.SINT16, adt.SINT8,
    adt.UINT64, adt.UINT32, adt.UINT16, adt.UINT8
]

# x86 broadcasts, gathers, and scatters generally operate on dword/qword boundaries
_B32_64_DTS = [adt.FP64, adt.FP32, adt.SINT64, adt.SINT32, adt.UINT64, adt.UINT32]

_SIZE_AIT_MAP = {
    4 : ait.INT32,
    8 : ait.INT64
}

def make_avx_opdna1_signatures(action: opdna1_action,
                               is_avx512: bool = False) -> list[sig]:
    """
    Generate valid signatures for AVX/AVX2/AVX512 opdna1 operations.
    """
    sigs = []

    base_addr_mods = [set(), {mod.IOFFSET}, {mod.VOFFSET}]

    def add_sig(dt, *, mods):
        ops = {
            'adreg': osh(ot.REGISTER, rt.VEC, dt),
            'agreg': osh(ot.REGISTER, rt.GP, adt.UINT64)
        }
        structural_params = {}
        clobber_list = []

        maskrt = rt.MASK if is_avx512 else rt.VEC

        if mod.MASK in mods:
            ops['amreg'] = osh(ot.REGISTER, maskrt, dt)

        if mod.IOFFSET in mods:
            ops['ioffset'] = osh(ot.IMMEDIATE, None, None)
        if mod.VOFFSET in mods:
            ops['voffset'] = osh(ot.IMMEDIATE, None, None)

        if mod.ILANE in mods:
            # Only 128 bits are addressable
            max_lane = (16 // adt_size(dt)) - 1
            ops['lane'] = osh(ot.IMMEDIATE, None, None,
                              value_constraints=[minmax_constraint(minval=0, maxval=max_lane)])

        if mod.VINDEX in mods:
            # The index register is another vector
            ops['vidxreg'] = osh(ot.REGISTER, rt.VEC, dt)
            structural_params['it'] = _SIZE_AIT_MAP[adt_size(dt)]
            clobber_list.append('amreg')

        sigs.append(sig(modifiers=mods, operands=ops,
                        structural_params=structural_params,
                        clobber_list=clobber_list))


    # 1. Standard Load / Store
    # Applies to all data types and standard addressing
    for dt in _ALL_DTS:
        for addr_mod in base_addr_mods:
            add_sig(dt, mods=addr_mod)


    # 2. Broadcast (Loads only)
    # AVX vbroadcastss / vbroadcastsd only supports 32/64 bit boundaries
    if action == opdna1_action.LOAD:
        for dt in _B32_64_DTS:
            for addr_mod in base_addr_mods:
                add_sig(dt, mods=addr_mod | {mod.BCAST})


    # 3. Lane Loads / Stores
    # Usually restricted to XMM domain (16-byte) using vpinsr/vpextr, but mathematically
    # calculable for any size (throws NotImplementedError in implementation if missing).
    for dt in _ALL_DTS:
        for addr_mod in base_addr_mods:
            add_sig(dt, mods=addr_mod | {mod.ILANE})


    # 4. Gather / Scatter (VINDEX)
    # Scatter is AVX-512 only. Both only support 32/64 bit data elements.
    # IOFFSET/VOFFSET cannot be combined with VINDEX in x86.
    if action == opdna1_action.LOAD or (action == opdna1_action.STORE and is_avx512):
        for dt in _B32_64_DTS:
            mods = {mod.VINDEX, mod.MASK}

            add_sig(dt, mods=mods)

    return sigs
