Received: with ECARTIS (v1.0.0; list linux-mips); Fri, 26 Apr 2013 11:33:23 +0200 (CEST)
Received: from mailout4.samsung.com ([203.254.224.34]:52454 "EHLO
        mailout4.samsung.com" rhost-flags-OK-OK-OK-OK) by eddie.linux-mips.org
        with ESMTP id S6823044Ab3DZJdR1UmwW (ORCPT
        <rfc822;linux-mips@linux-mips.org>); Fri, 26 Apr 2013 11:33:17 +0200
Received: from epcpsbgr3.samsung.com
 (u143.gpu120.samsung.co.kr [203.254.230.143])
 by mailout4.samsung.com (Oracle Communications Messaging Server 7u4-24.01
 (7.0.4.24.0) 64bit (built Nov 17 2011))
 with ESMTP id <0MLU006TTVUC3G70@mailout4.samsung.com> for
 linux-mips@linux-mips.org; Fri, 26 Apr 2013 18:33:08 +0900 (KST)
Received: from epcpsbgm1.samsung.com ( [203.254.230.51])
        by epcpsbgr3.samsung.com (EPCPMTA) with SMTP id 7A.56.13955.3D94A715; Fri,
 26 Apr 2013 18:33:07 +0900 (KST)
X-AuditID: cbfee68f-b7f066d000003683-3a-517a49d350d7
Received: from epmmp1.local.host ( [203.254.227.16])
        by epcpsbgm1.samsung.com (EPCPMTA) with SMTP id C8.6F.08957.3D94A715; Fri,
 26 Apr 2013 18:33:07 +0900 (KST)
Received: from DOJG1HAN03 ([12.23.120.99])
 by mmp1.samsung.com (Oracle Communications Messaging Server 7u4-24.01
 (7.0.4.24.0) 64bit (built Nov 17 2011))
 with ESMTPA id <0MLU005B0VV6I750@mmp1.samsung.com>; Fri,
 26 Apr 2013 18:33:07 +0900 (KST)
From:   =?ks_c_5601-1987?B?x9HB+LG4?= <jg1.han@samsung.com>
To:     'Andrew Murray' <Andrew.Murray@arm.com>
Cc:     linux-mips@linux-mips.org, linuxppc-dev@lists.ozlabs.org,
        rob.herring@calxeda.com, jgunthorpe@obsidianresearch.com,
        linux@arm.linux.org.uk, siva.kallam@samsung.com,
        linux-pci@vger.kernel.org, devicetree-discuss@lists.ozlabs.org,
        Liviu.Dudau@arm.com, linux-kernel@vger.kernel.org,
        linux-samsung-soc@vger.kernel.org, kgene.kim@samsung.com,
        bhelgaas@google.com, suren.reddy@samsung.com,
        linux-arm-kernel@lists.infradead.org, monstr@monstr.eu,
        benh@kernel.crashing.org, paulus@samba.org,
        grant.likely@secretlab.ca, thomas.petazzoni@free-electrons.com,
        thierry.reding@avionic-design.de, thomas.abraham@linaro.org,
        arnd@arndb.de, linus.walleij@linaro.org, juhosg@openwrt.org,
        Jingoo Han <jg1.han@samsung.com>
References: <1366627295-16964-1-git-send-email-Andrew.Murray@arm.com>
 <1366627295-16964-3-git-send-email-Andrew.Murray@arm.com>
In-reply-to: <1366627295-16964-3-git-send-email-Andrew.Murray@arm.com>
Subject: Re: [PATCH v8 2/3] of/pci: Provide support for parsing PCI DT ranges
 property
Date:   Fri, 26 Apr 2013 18:33:06 +0900
Message-id: <000501ce4261$0ef68160$2ce38420$@samsung.com>
MIME-version: 1.0
Content-type: text/plain; charset=ks_c_5601-1987
Content-transfer-encoding: 7bit
X-Mailer: Microsoft Outlook 14.0
Thread-index: Ac4/RiyrvMstxje5TiOHnJ+F0JXA+QDGZpAg
Content-language: ko
X-Brightmail-Tracker: H4sIAAAAAAAAA5WSWUxTQRiFnd6lLYpekWXEGA2Jxn2hgENcYtwyDYaI+oBLxIIXaoAKLRij
        RKVA1EYRoZKmCGmhFJCCsbg0aEihggsWpSgiAnEBNa4gaI2I2uv1gVffzpyc839/Jr+I8HFT
        gaL9ijRWqZAlBdFeZOuv15LFHdLDUctGzUtR1u/rFBrLbxGiQXUOgUxqObIXvaDQu/uXadRh
        dFHI3RWKXFqXAJ0xPKaR9meFAFlfdVKoo/4CjfLO5wuRs+Q2jXQPGgToWYc3GnX/opC9/ASJ
        +odaSWS5VSZEjkq7AFWqrwJU1l5BoBtVJhK16EwADTxXC9bOwJYSC8DZWadpPPojH+Bc7WMa
        G4YfCXG/tR1ggzUdn/6QTeGezps0bq6qEeA60zH8QGcEeEyjJbDbdgbgK2VyXFyfC7ZM2+m1
        ah+btP8gq1y6Zq+XPEtdRaQ8STx06nIZcRxc26YBIhFkQmB3b6oGiD3SHz7su0Rz2ocxA2g2
        JPN+CMx01Qo1wMvjlwKY+TVTwD9+AGjv1lFcimbCYUFhzV/tyyyEJ4ttfxsE00lBW1M7wTcy
        AXQW3xZyaDGzCVbkBXOFaUw0dBr6hJwmmTnwkuUdxUW8PUOHBjZytjczFX4v6CM5TTDL4Gd9
        LsXrWbDO8pHgN50Nbc73gN8hGNYV9v3L+MKGt58AtwJk7omh446W5lkM/FbQRPI/MRNa7f/m
        TIeNlV1kHoD6cWj9OLR+HFo/DmEA5EXgx6bEpahiE5SSJSpZsipdkbAk7kCyFfBHd9YGeu0r
        m0CcB3+OCPSLO+A5SkVazHJJWDAKDQmVBK8ID/s/OyjAe272yigfJkGWxiaybAqrjFGmJ7Gq
        JiAQiQOPg+rm+CKf6PIR8R7pjhzlkyPK8owIjbutoV539igbaTIPB4wNlAbk+H/eRWiLP8LG
        yd2pu1tLM9YzE57e2jB4d3jVajwxQvjF+CbPcbAtPm2+43CXLENVHdMWGWaJkk5cdCNxs0qq
        efnzZLaDWRdr3GqpNfv5J0p6ukfk8yaVb58SRKrksuULCKVK9gdBzAd5igMAAA==
X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrGJsWRmVeSWpSXmKPExsVy+t9jAd3LnlWBBmu/SVg0/9/OavF30jF2
        iw9NrcwWS5oyLA7Mfshq8erMRjaLywsvsVp8v2FqcWnKJSaL3gVX2Sym/FnOZLHp8TVWi8u7
        5rBZTJg6id3i7LzjbBYzzu9jsrh9mdfi9/d/rBYHlrazWDz5eJrFYs2RxewWh1ccYLJY0bSV
        0WLxxeXMFrtXLmGxODZjCaPF0wdNTA7SHmvmrWH0aGnuYfP4/WsSo0fflKtsHgs+X2H3eLLp
        IqPHgk2lHj1vWlg97lzbw+ZxdOVaJo/NS+o9zs9YyOjxt2sKs8f3Hb2MHlsWZ3jM3dXHGCAc
        1cBok5GamJJapJCal5yfkpmXbqvkHRzvHG9qZmCoa2hpYa6kkJeYm2qr5OIToOuWmQMMHSWF
        ssScUqBQQGJxsZK+HaYJoSFuuhYwjRG6viFBcD1GBmggYR1jRnPTSuaC69kVnRsXMzcwbgvu
        YuTkkBAwkWi8tI4dwhaTuHBvPVsXIxeHkMAiRonGr41MEM4vRokDt2awglSxCVhKTJ62FswW
        EdCW6Ji7gx2kiFngGqvEjkMXmSE6Ghklzs49DpTh4OAUcJNYPsEIpEFYIELi7IJ7YOtYBFQl
        1q95xQpSwgs09ONTV5Awr4CgxI/J91hAbGYBA4n3s/pYIWx5ic1r3jJDXKogsePsa0aIG4wk
        Nk+7B1UjIrHvxTvGCYxCs5CMmoVk1Cwko2YhaVnAyLKKUTS1ILmgOCk911CvODG3uDQvXS85
        P3cTIziVPpPawbiyweIQowAHoxIPr4NDZaAQa2JZcWXuIUYJDmYlEd6rM4BCvCmJlVWpRfnx
        RaU5qcWHGJOBHp3ILCWanA9M83kl8YbGJmZGlkZmFkYm5uakCSuJ8x5otQ4UEkhPLEnNTk0t
        SC2C2cLEwSnVwOikubNb8d6xDsnJruG9U2fdf3fNIN+F0aZVR2j+xP4TJ1ZEfQ+LvPoxsG/m
        Rcdz8f9dvqc7i3lOWjyDYXnMXQdXq48Jrx6d3DK/Ujz7rpSlZ7smU6x69rzOOiE3698lPyvr
        Ko8+y97d1BnNrCChvTR7w+LJDlFumsfOrNp3tpsz0Mvuhq++ihJLcUaioRZzUXEiAOdjV6jp        AwAA
DLP-Filter: Pass
X-MTR:  20000000000000000@CPGS
X-CFilter-Loop: Reflected
Return-Path: <jg1.han@samsung.com>
X-Envelope-To: <"|/home/ecartis/ecartis -s linux-mips"> (uid 0)
X-Orcpt: rfc822;linux-mips@linux-mips.org
Original-Recipient: rfc822;linux-mips@linux-mips.org
X-archive-position: 36296
X-ecartis-version: Ecartis v1.0.0
Sender: linux-mips-bounce@linux-mips.org
Errors-to: linux-mips-bounce@linux-mips.org
X-original-sender: jg1.han@samsung.com
Precedence: bulk
List-help: <mailto:ecartis@linux-mips.org?Subject=help>
List-unsubscribe: <mailto:ecartis@linux-mips.org?subject=unsubscribe%20linux-mips>
List-software: Ecartis version 1.0.0
List-Id: linux-mips <linux-mips.eddie.linux-mips.org>
X-List-ID: linux-mips <linux-mips.eddie.linux-mips.org>
List-subscribe: <mailto:ecartis@linux-mips.org?subject=subscribe%20linux-mips>
List-owner: <mailto:ralf@linux-mips.org>
List-post: <mailto:linux-mips@linux-mips.org>
List-archive: <http://www.linux-mips.org/archives/linux-mips/>
X-list: linux-mips

On Monday, April 22, 2013 7:42 PM, Andrew Murray wrote:
> 
> This patch factors out common implementation patterns to reduce overall kernel
> code and provide a means for host bridge drivers to directly obtain struct
> resources from the DT's ranges property without relying on architecture specific
> DT handling. This will make it easier to write archiecture independent host bridge
> drivers and mitigate against further duplication of DT parsing code.
> 
> This patch can be used in the following way:
> 
> 	struct of_pci_range_parser parser;
> 	struct of_pci_range range;
> 
> 	if (of_pci_range_parser_init(&parser, np))
> 		; //no ranges property
> 
> 	for_each_of_pci_range(&parser, &range) {
> 
> 		/*
> 			directly access properties of the address range, e.g.:
> 			range.pci_space, range.pci_addr, range.cpu_addr,
> 			range.size, range.flags
> 
> 			alternatively obtain a struct resource, e.g.:
> 			struct resource res;
> 			of_pci_range_to_resource(&range, np, &res);
> 		*/
> 	}
> 
> Additionally the implementation takes care of adjacent ranges and merges them
> into a single range (as was the case with powerpc and microblaze).
> 
> Signed-off-by: Andrew Murray <Andrew.Murray@arm.com>
> Signed-off-by: Liviu Dudau <Liviu.Dudau@arm.com>
> Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
> Reviewed-by: Rob Herring <rob.herring@calxeda.com>
> Tested-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
> Tested-by: Linus Walleij <linus.walleij@linaro.org>
> Acked-by: Grant Likely <grant.likely@secretlab.ca>


Tested-by: Jingoo Han <jg1.han@samsung.com>

Hi Andrew,

I tested this patch with Exynos5440.
It works properly.
Thank you.

Best regards,
Jingoo Han

> ---
>  drivers/of/address.c       |   67 ++++++++++++++++++++++++++
>  drivers/of/of_pci.c        |  113 +++++++++++++++++---------------------------
>  include/linux/of_address.h |   48 +++++++++++++++++++
>  3 files changed, 158 insertions(+), 70 deletions(-)
> 
> diff --git a/drivers/of/address.c b/drivers/of/address.c
> index 04da786..fdd0636 100644
> --- a/drivers/of/address.c
> +++ b/drivers/of/address.c
> @@ -227,6 +227,73 @@ int of_pci_address_to_resource(struct device_node *dev, int bar,
>  	return __of_address_to_resource(dev, addrp, size, flags, NULL, r);
>  }
>  EXPORT_SYMBOL_GPL(of_pci_address_to_resource);
> +
> +int of_pci_range_parser_init(struct of_pci_range_parser *parser,
> +				struct device_node *node)
> +{
> +	const int na = 3, ns = 2;
> +	int rlen;
> +
> +	parser->node = node;
> +	parser->pna = of_n_addr_cells(node);
> +	parser->np = parser->pna + na + ns;
> +
> +	parser->range = of_get_property(node, "ranges", &rlen);
> +	if (parser->range == NULL)
> +		return -ENOENT;
> +
> +	parser->end = parser->range + rlen / sizeof(__be32);
> +
> +	return 0;
> +}
> +EXPORT_SYMBOL_GPL(of_pci_range_parser_init);
> +
> +struct of_pci_range *of_pci_range_parser_one(struct of_pci_range_parser *parser,
> +						struct of_pci_range *range)
> +{
> +	const int na = 3, ns = 2;
> +
> +	if (!range)
> +		return NULL;
> +
> +	if (!parser->range || parser->range + parser->np > parser->end)
> +		return NULL;
> +
> +	range->pci_space = parser->range[0];
> +	range->flags = of_bus_pci_get_flags(parser->range);
> +	range->pci_addr = of_read_number(parser->range + 1, ns);
> +	range->cpu_addr = of_translate_address(parser->node,
> +				parser->range + na);
> +	range->size = of_read_number(parser->range + parser->pna + na, ns);
> +
> +	parser->range += parser->np;
> +
> +	/* Now consume following elements while they are contiguous */
> +	while (parser->range + parser->np <= parser->end) {
> +		u32 flags, pci_space;
> +		u64 pci_addr, cpu_addr, size;
> +
> +		pci_space = be32_to_cpup(parser->range);
> +		flags = of_bus_pci_get_flags(parser->range);
> +		pci_addr = of_read_number(parser->range + 1, ns);
> +		cpu_addr = of_translate_address(parser->node,
> +				parser->range + na);
> +		size = of_read_number(parser->range + parser->pna + na, ns);
> +
> +		if (flags != range->flags)
> +			break;
> +		if (pci_addr != range->pci_addr + range->size ||
> +		    cpu_addr != range->cpu_addr + range->size)
> +			break;
> +
> +		range->size += size;
> +		parser->range += parser->np;
> +	}
> +
> +	return range;
> +}
> +EXPORT_SYMBOL_GPL(of_pci_range_parser_one);
> +
>  #endif /* CONFIG_PCI */
> 
>  /*
> diff --git a/drivers/of/of_pci.c b/drivers/of/of_pci.c
> index 1626172..3c49ab2 100644
> --- a/drivers/of/of_pci.c
> +++ b/drivers/of/of_pci.c
> @@ -2,6 +2,7 @@
>  #include <linux/export.h>
>  #include <linux/of.h>
>  #include <linux/of_pci.h>
> +#include <linux/of_address.h>
>  #include <asm/prom.h>
> 
>  #if defined(CONFIG_PPC32) || defined(CONFIG_PPC64) || defined(CONFIG_MICROBLAZE)
> @@ -82,67 +83,42 @@ EXPORT_SYMBOL_GPL(of_pci_find_child_device);
>  void pci_process_bridge_OF_ranges(struct pci_controller *hose,
>  				  struct device_node *dev, int primary)
>  {
> -	const u32 *ranges;
> -	int rlen;
> -	int pna = of_n_addr_cells(dev);
> -	int np = pna + 5;
>  	int memno = 0, isa_hole = -1;
> -	u32 pci_space;
> -	unsigned long long pci_addr, cpu_addr, pci_next, cpu_next, size;
>  	unsigned long long isa_mb = 0;
>  	struct resource *res;
> +	struct of_pci_range range;
> +	struct of_pci_range_parser parser;
> 
>  	pr_info("PCI host bridge %s %s ranges:\n",
>  	       dev->full_name, primary ? "(primary)" : "");
> 
> -	/* Get ranges property */
> -	ranges = of_get_property(dev, "ranges", &rlen);
> -	if (ranges == NULL)
> +	/* Check for ranges property */
> +	if (of_pci_range_parser_init(&parser, dev))
>  		return;
> 
> -	/* Parse it */
>  	pr_debug("Parsing ranges property...\n");
> -	while ((rlen -= np * 4) >= 0) {
> +	for_each_of_pci_range(&parser, &range) {
>  		/* Read next ranges element */
> -		pci_space = ranges[0];
> -		pci_addr = of_read_number(ranges + 1, 2);
> -		cpu_addr = of_translate_address(dev, ranges + 3);
> -		size = of_read_number(ranges + pna + 3, 2);
> -
> -		pr_debug("pci_space: 0x%08x pci_addr:0x%016llx ",
> -				pci_space, pci_addr);
> -		pr_debug("cpu_addr:0x%016llx size:0x%016llx\n",
> -					cpu_addr, size);
> -
> -		ranges += np;
> +		pr_debug("pci_space: 0x%08x pci_addr: 0x%016llx ",
> +				range.pci_space, range.pci_addr);
> +		pr_debug("cpu_addr: 0x%016llx size: 0x%016llx\n",
> +				range.cpu_addr, range.size);
> 
>  		/* If we failed translation or got a zero-sized region
>  		 * (some FW try to feed us with non sensical zero sized regions
>  		 * such as power3 which look like some kind of attempt
>  		 * at exposing the VGA memory hole)
>  		 */
> -		if (cpu_addr == OF_BAD_ADDR || size == 0)
> +		if (range.cpu_addr == OF_BAD_ADDR || range.size == 0)
>  			continue;
> 
> -		/* Now consume following elements while they are contiguous */
> -		for (; rlen >= np * sizeof(u32);
> -		     ranges += np, rlen -= np * 4) {
> -			if (ranges[0] != pci_space)
> -				break;
> -			pci_next = of_read_number(ranges + 1, 2);
> -			cpu_next = of_translate_address(dev, ranges + 3);
> -			if (pci_next != pci_addr + size ||
> -			    cpu_next != cpu_addr + size)
> -				break;
> -			size += of_read_number(ranges + pna + 3, 2);
> -		}
> -
>  		/* Act based on address space type */
>  		res = NULL;
> -		switch ((pci_space >> 24) & 0x3) {
> -		case 1:		/* PCI IO space */
> +		switch (range.flags & IORESOURCE_TYPE_BITS) {
> +		case IORESOURCE_IO:
>  			pr_info("  IO 0x%016llx..0x%016llx -> 0x%016llx\n",
> -			       cpu_addr, cpu_addr + size - 1, pci_addr);
> +				range.cpu_addr, range.cpu_addr + range.size - 1,
> +				range.pci_addr);
> 
>  			/* We support only one IO range */
>  			if (hose->pci_io_size) {
> @@ -151,11 +127,12 @@ void pci_process_bridge_OF_ranges(struct pci_controller *hose,
>  			}
>  #if (!IS_ENABLED(CONFIG_64BIT))
>  			/* On 32 bits, limit I/O space to 16MB */
> -			if (size > 0x01000000)
> -				size = 0x01000000;
> +			if (range.size > 0x01000000)
> +				range.size = 0x01000000;
> 
>  			/* 32 bits needs to map IOs here */
> -			hose->io_base_virt = ioremap(cpu_addr, size);
> +			hose->io_base_virt = ioremap(range.cpu_addr,
> +						range.size);
> 
>  			/* Expect trouble if pci_addr is not 0 */
>  			if (primary)
> @@ -165,19 +142,21 @@ void pci_process_bridge_OF_ranges(struct pci_controller *hose,
>  			/* pci_io_size and io_base_phys always represent IO
>  			 * space starting at 0 so we factor in pci_addr
>  			 */
> -			hose->pci_io_size = pci_addr + size;
> -			hose->io_base_phys = cpu_addr - pci_addr;
> +			hose->pci_io_size = range.pci_addr + range.size;
> +			hose->io_base_phys = range.cpu_addr - range.pci_addr;
> 
>  			/* Build resource */
>  			res = &hose->io_resource;
> -			res->flags = IORESOURCE_IO;
> -			res->start = pci_addr;
> +			range.cpu_addr = range.pci_addr;
> +
>  			break;
> -		case 2:		/* PCI Memory space */
> -		case 3:		/* PCI 64 bits Memory space */
> +
> +		case IORESOURCE_MEM:
>  			pr_info(" MEM 0x%016llx..0x%016llx -> 0x%016llx %s\n",
> -			       cpu_addr, cpu_addr + size - 1, pci_addr,
> -			       (pci_space & 0x40000000) ? "Prefetch" : "");
> +				range.cpu_addr, range.cpu_addr + range.size - 1,
> +				range.pci_addr,
> +				(range.pci_space & 0x40000000) ?
> +				"Prefetch" : "");
> 
>  			/* We support only 3 memory ranges */
>  			if (memno >= 3) {
> @@ -185,13 +164,13 @@ void pci_process_bridge_OF_ranges(struct pci_controller *hose,
>  				continue;
>  			}
>  			/* Handles ISA memory hole space here */
> -			if (pci_addr == 0) {
> -				isa_mb = cpu_addr;
> +			if (range.pci_addr == 0) {
> +				isa_mb = range.cpu_addr;
>  				isa_hole = memno;
>  				if (primary || isa_mem_base == 0)
> -					isa_mem_base = cpu_addr;
> -				hose->isa_mem_phys = cpu_addr;
> -				hose->isa_mem_size = size;
> +					isa_mem_base = range.cpu_addr;
> +				hose->isa_mem_phys = range.cpu_addr;
> +				hose->isa_mem_size = range.size;
>  			}
> 
>  			/* We get the PCI/Mem offset from the first range or
> @@ -199,30 +178,24 @@ void pci_process_bridge_OF_ranges(struct pci_controller *hose,
>  			 * hole. If they don't match, bugger.
>  			 */
>  			if (memno == 0 ||
> -			    (isa_hole >= 0 && pci_addr != 0 &&
> +			(isa_hole >= 0 && range.pci_addr != 0 &&
>  			     hose->pci_mem_offset == isa_mb))
> -				hose->pci_mem_offset = cpu_addr - pci_addr;
> -			else if (pci_addr != 0 &&
> -				 hose->pci_mem_offset != cpu_addr - pci_addr) {
> +				hose->pci_mem_offset = range.cpu_addr -
> +							range.pci_addr;
> +			else if (range.pci_addr != 0 &&
> +				hose->pci_mem_offset != range.cpu_addr -
> +							range.pci_addr) {
>  				pr_info(" \\--> Skipped (offset mismatch) !\n");
>  				continue;
>  			}
> 
>  			/* Build resource */
>  			res = &hose->mem_resources[memno++];
> -			res->flags = IORESOURCE_MEM;
> -			if (pci_space & 0x40000000)
> -				res->flags |= IORESOURCE_PREFETCH;
> -			res->start = cpu_addr;
> +
>  			break;
>  		}
> -		if (res != NULL) {
> -			res->name = dev->full_name;
> -			res->end = res->start + size - 1;
> -			res->parent = NULL;
> -			res->sibling = NULL;
> -			res->child = NULL;
> -		}
> +		if (res != NULL)
> +			of_pci_range_to_resource(&range, dev, res);
>  	}
> 
>  	/* If there's an ISA hole and the pci_mem_offset is -not- matching
> diff --git a/include/linux/of_address.h b/include/linux/of_address.h
> index 0506eb5..4c2e6f2 100644
> --- a/include/linux/of_address.h
> +++ b/include/linux/of_address.h
> @@ -4,6 +4,36 @@
>  #include <linux/errno.h>
>  #include <linux/of.h>
> 
> +struct of_pci_range_parser {
> +	struct device_node *node;
> +	const __be32 *range;
> +	const __be32 *end;
> +	int np;
> +	int pna;
> +};
> +
> +struct of_pci_range {
> +	u32 pci_space;
> +	u64 pci_addr;
> +	u64 cpu_addr;
> +	u64 size;
> +	u32 flags;
> +};
> +
> +#define for_each_of_pci_range(parser, range) \
> +	for (; of_pci_range_parser_one(parser, range);)
> +
> +static inline void of_pci_range_to_resource(struct of_pci_range *range,
> +					    struct device_node *np,
> +					    struct resource *res)
> +{
> +	res->flags = range->flags;
> +	res->start = range->cpu_addr;
> +	res->end = range->cpu_addr + range->size - 1;
> +	res->parent = res->child = res->sibling = NULL;
> +	res->name = np->full_name;
> +}
> +
>  #ifdef CONFIG_OF_ADDRESS
>  extern u64 of_translate_address(struct device_node *np, const __be32 *addr);
>  extern bool of_can_translate_address(struct device_node *dev);
> @@ -27,6 +57,11 @@ static inline unsigned long pci_address_to_pio(phys_addr_t addr) { return -1; }
>  #define pci_address_to_pio pci_address_to_pio
>  #endif
> 
> +extern int of_pci_range_parser_init(struct of_pci_range_parser *parser,
> +			struct device_node *node);
> +extern struct of_pci_range *of_pci_range_parser_one(
> +					struct of_pci_range_parser *parser,
> +					struct of_pci_range *range);
>  #else /* CONFIG_OF_ADDRESS */
>  #ifndef of_address_to_resource
>  static inline int of_address_to_resource(struct device_node *dev, int index,
> @@ -53,6 +88,19 @@ static inline const __be32 *of_get_address(struct device_node *dev, int index,
>  {
>  	return NULL;
>  }
> +
> +static inline int of_pci_range_parser_init(struct of_pci_range_parser *parser,
> +			struct device_node *node)
> +{
> +	return -1;
> +}
> +
> +static inline struct of_pci_range *of_pci_range_parser_one(
> +					struct of_pci_range_parser *parser,
> +					struct of_pci_range *range)
> +{
> +	return NULL;
> +}
>  #endif /* CONFIG_OF_ADDRESS */
> 
> 
> --
> 1.7.0.4
