This folder contains of a simple DSP processor obtained from www.dte.eis.uva.es.
There are three Verilog Bodies and three corresponding test benches for each file. 
Convert test benches with "-m test_top_module" inorder to generate sc_main 
and then link them to see the simulation results. 