// Seed: 1889397866
module module_0 (
    output tri id_0
    , id_2
);
  always @(('b0 ? 1 : 1'b0)) begin
    if (1 ~^ 1) $display(1 - id_2, id_2);
  end
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  wire  id_3,
    output tri1  id_4
);
  always @(1'b0 or posedge id_3 - id_3)
    if (1) id_0 <= 1 == id_2;
    else id_0 <= 1;
  module_0(
      id_4
  );
endmodule
