$date
	Thu Jul 20 14:46:00 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$var integer 32 ' j [31:0] $end
$var integer 32 ( k [31:0] $end
$scope module connect_full_adder $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + cin $end
$var reg 1 , cout $end
$var reg 1 - sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#20
b1 (
#30
1-
1"
1%
1+
#40
b1 '
b0 (
#50
0%
0+
1$
1*
#60
b1 (
#70
1,
1!
0-
0"
1%
1+
#80
b1 &
b0 '
b0 (
#90
0,
0!
1-
1"
0%
0+
0$
0*
1#
1)
#100
b1 (
#110
1,
1!
0-
0"
1%
1+
#120
b1 '
b0 (
#130
0%
0+
1$
1*
#140
b1 (
#150
1-
1"
1%
1+
#160
b10 &
b10 '
b10 (
