#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan  7 21:42:57 2021
# Process ID: 10896
# Current directory: D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.runs/synth_1
# Command line: vivado.exe -log vga_driver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_driver.tcl
# Log file: D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.runs/synth_1/vga_driver.vds
# Journal file: D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_driver.tcl -notrace
Command: synth_design -top vga_driver -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 960.109 ; gain = 233.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_driver' [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/new/vga_driver.vhd:18]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/new/vga_driver.vhd:63]
WARNING: [Synth 8-5640] Port 'locked' is missing in component declaration [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/new/vga_driver.vhd:63]
INFO: [Synth 8-3491] module 'clk_wizard' declared at 'D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.runs/synth_1/.Xil/Vivado-10896-DESKTOP-2UFUKQN/realtime/clk_wizard_stub.vhdl:5' bound to instance 'clk_divider' of component 'clk_wizard' [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/new/vga_driver.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clk_wizard' [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.runs/synth_1/.Xil/Vivado-10896-DESKTOP-2UFUKQN/realtime/clk_wizard_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.runs/synth_1/.Xil/Vivado-10896-DESKTOP-2UFUKQN/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'picture_load' of component 'blk_mem_gen_0' [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/new/vga_driver.vhd:74]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.runs/synth_1/.Xil/Vivado-10896-DESKTOP-2UFUKQN/realtime/blk_mem_gen_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (1#1) [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/new/vga_driver.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1034.895 ; gain = 308.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1034.895 ; gain = 308.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1034.895 ; gain = 308.508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1034.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/ip/clk_wizard/clk_wizard/clk_wizard_in_context.xdc] for cell 'clk_divider'
Finished Parsing XDC File [d:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/ip/clk_wizard/clk_wizard/clk_wizard_in_context.xdc] for cell 'clk_divider'
Parsing XDC File [d:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'picture_load'
Finished Parsing XDC File [d:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'picture_load'
Parsing XDC File [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc]
WARNING: [Vivado 12-584] No ports matched 'R[3]'. [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'R[3]'. [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc:246]
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc:247]
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc:248]
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc:249]
WARNING: [Vivado 12-584] No ports matched 'G[3]'. [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'G[3]'. [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc:257]
Finished Parsing XDC File [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vga_driver_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/constrs_1/new/BasysCons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1130.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1130.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1130.426 ; gain = 404.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1130.426 ; gain = 404.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/ip/clk_wizard/clk_wizard/clk_wizard_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.srcs/sources_1/ip/clk_wizard/clk_wizard/clk_wizard_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for picture_load. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1130.426 ; gain = 404.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1130.426 ; gain = 404.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\threshold_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1130.426 ; gain = 404.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1130.426 ; gain = 404.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1138.242 ; gain = 411.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1139.008 ; gain = 412.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_divider has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1145.777 ; gain = 419.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1145.777 ; gain = 419.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1145.777 ; gain = 419.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1145.777 ; gain = 419.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1145.777 ; gain = 419.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1145.777 ; gain = 419.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wizard    |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_1 |     1|
|2     |clk_wizard_bbox_0    |     1|
|3     |CARRY4               |    44|
|4     |LUT1                 |     7|
|5     |LUT2                 |   146|
|6     |LUT3                 |     1|
|7     |LUT4                 |    12|
|8     |LUT5                 |    10|
|9     |LUT6                 |    22|
|10    |FDRE                 |    97|
|11    |IBUF                 |     4|
|12    |OBUF                 |    10|
+------+---------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   363|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1145.777 ; gain = 419.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1145.777 ; gain = 323.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1145.777 ; gain = 419.391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1145.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1145.844 ; gain = 689.098
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/UTCN/An3Sem1/SSC/ProiectFinal/ProjectSSC/ProjectSSC.runs/synth_1/vga_driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_driver_utilization_synth.rpt -pb vga_driver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  7 21:43:51 2021...
