<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="adc_0">
  <columns>
   <connections preferredWidth="223" />
   <irq preferredWidth="63" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1753" height="1026" x="75" y="174" />
 <hdlexample language="VERILOG" />
 <generation path="_PROJECT_NAME_" />
</preferences>
