HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_TX_DV. Make sure that there are no unused intermediate registers.||top.srr(40);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/40||spi_master.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\spi_master.v'/linenumber/146
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port o_RX_Count. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.||top.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/54||top.v(70);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/70
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of r_Master_TX_Byte[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/59||top.v(82);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/82
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of r_Master_TX_Byte[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/60||top.v(82);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/82
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of r_Master_TX_Byte[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/61||top.v(82);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/82
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of r_Master_TX_Byte[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/62||top.v(82);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v'/linenumber/82
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clk_div_10s|clk_out_inferred_clock which controls 44 sequential elements including SPI_CS_Master.SPI_Master_Inst.r_SPI_Clk_Edges[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/147||spi_master.v(88);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v'/linenumber/88
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top|CLKA which controls 5 sequential elements including clk_div_1M.clk_count[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/148||clk_div.v(11);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\clk_div.v'/linenumber/11
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance r_Master_TX_Byte[6] because it is equivalent to instance r_Master_TX_Byte[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/200||top.v(82);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\top.v'/linenumber/82
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance r_Master_TX_Byte[4] because it is equivalent to instance r_Master_TX_Byte[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/201||top.v(82);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\top.v'/linenumber/82
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance r_Master_TX_Byte[2] because it is equivalent to instance r_Master_TX_Byte[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/202||top.v(82);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\top.v'/linenumber/82
Implementation;Synthesis|| MO160 ||@W:Register bit r_TX_Byte[7] (in view view:work.spi_master_3s_2s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/216||spi_master.v(146);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v'/linenumber/146
Implementation;Synthesis|| MO160 ||@W:Register bit r_TX_Byte[5] (in view view:work.spi_master_3s_2s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/217||spi_master.v(146);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v'/linenumber/146
Implementation;Synthesis|| MO160 ||@W:Register bit r_TX_Byte[3] (in view view:work.spi_master_3s_2s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/218||spi_master.v(146);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v'/linenumber/146
Implementation;Synthesis|| MO160 ||@W:Register bit r_TX_Byte[1] (in view view:work.spi_master_3s_2s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/219||spi_master.v(146);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v'/linenumber/146
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top|CLKA with period 10.00ns. Please declare a user-defined clock on object "p:CLKA"||top.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/313||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clk_div_10s|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clk_div_1M.clk_out"||top.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/314||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/330||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/332||null;null
