<html>
<head>
<meta charset="UTF-8">
<title>Vl-always</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-ALWAYS">Click for Vl-always in the Full Manual</a></h3>

<p>Representation of an always statement.</p><p>This is a product type introduced by <a href="FTY____DEFPROD.html">defprod</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>type — <a href="VL____VL-ALWAYSTYPE-P.html">vl-alwaystype-p</a>
</dt> 
<dd>What kind of <span class="v">always</span> block this is, e.g., <span class="v">always</span>, <span class="v">always_comb</span>, 
          <span class="v">always_latch</span>, or <span class="v">always_ff</span>.</dd> 
 
<dt>stmt — <a href="VL____VL-STMT.html">vl-stmt</a>
</dt> 
<dd>The actual statement, e.g., <span class="v">@(posedge clk) myreg &lt;= in</span> 
          below. The statement does not have to include a timing control like 
          <span class="v">@(posedge clk)</span> or <span class="v">@(a or b or c)</span>, but often does.</dd> 
 
<dt>atts — <a href="VL____VL-ATTS.html">vl-atts</a>
</dt> 
<dd>Any attributes associated with this <span class="v">always</span> block.</dd> 
 
<dt>loc — <a href="VL____VL-LOCATION.html">vl-location</a>
</dt> 
<dd>Where the always block was found in the source code.</dd> 
 
</dl><p>Always statements in Verilog are often used to model latches and 
flops, and to set up other simulation events.  A simple example would be:</p> 
 
<pre class="code">module mymod (a, b, ...) ;
  always @(posedge clk) myreg &lt;= in;
endmodule</pre>
</body>
</html>
