
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity counter is
port(cclock,creset,cce,cload:in std_logic;
		cdin:in std_logic_vector(7 downto 0);
		ccount:out std_logic_vector(7 downto 0));
		end counter;
architecture arch_counter of counter is
begin
process(cclock,creset)
variable tmp : std_logic_vector(7 downto 0):=x"00";
begin
   if rising_edge(cclock) then 
	if creset='1'then
     tmp:=x"00";
	end if;
   if(cce='0' and cload='0') then 
   tmp:=tmp;
   elsif(cce='0' and cload='1') then 
   tmp:=cdin;
   elsif(cce='1' and cload='0') then 
   tmp:=tmp+1;
   elsif(cce='1' and cload='1') then 
   tmp:=cdin;
   end if;
end if;
ccount<= tmp;
end process;
end arch_counter;