{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 04 15:55:01 2015 " "Info: Processing started: Sat Apr 04 15:55:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off max51 -c max51 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off max51 -c max51" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "max51 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"max51\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 81 " "Warning: No exact pin location assignment(s) for 2 pins of 81 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU_INT1_o " "Info: Pin CPU_INT1_o not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_INT1_o } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 59 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_INT1_o } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EC11E_D_i " "Info: Pin EC11E_D_i not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { EC11E_D_i } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EC11E_D_i } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.POSEDGE_440\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.POSEDGE_440\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.NEGEDGE_428\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.NEGEDGE_428\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|shift_ok\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|shift_ok\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[0\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[0\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_intmsk_r\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_intmsk_r\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|lcd_rst_o\|combout " "Warning: Node \"inst_common_reg\|lcd_rst_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[0\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|lcd_bk_o\|combout " "Warning: Node \"inst_common_reg\|lcd_bk_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[0\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|sound_o\|combout " "Warning: Node \"inst_common_reg\|sound_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[1\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[1\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[1\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[1\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[2\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[2\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[2\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[2\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[3\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[3\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[3\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[3\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[4\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[4\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[4\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[4\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[5\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[5\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[5\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[5\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[6\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[6\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[6\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[6\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[7\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[7\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Quartus/max51_cpld/src/ec11b/ec11b_reg.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[7\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[7\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.IDLE_452\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.IDLE_452\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "max51.sdc " "Info: Reading SDC File: 'max51.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38COUT1_69 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38COUT1_69 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40COUT1_71 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40COUT1_71 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42COUT1_73 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42COUT1_73 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[4\]~44 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[4\]~44 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46COUT1_75 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46COUT1_75 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48COUT1_77 net " "Warning: inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48COUT1_77 could not be matched with a net." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_ALE_i " "Warning: Node: CPU_ALE_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key:inst_key\|key_ctrl:inst_key_ctrl\|clk_500khz " "Warning: Node: key:inst_key\|key_ctrl:inst_key_ctrl\|clk_500khz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY " "Warning: Node: sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_nWR_i " "Warning: Node: CPU_nWR_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_nRD_i " "Warning: Node: CPU_nRD_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE " "Warning: Node: sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Info: Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000      clk_sys " "Info:   25.000      clk_sys" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000      spi_clk " "Info:   25.000      spi_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_50M_i Global clock in PIN 18 " "Info: Automatically promoted signal \"CLK_50M_i\" to use Global clock in PIN 18" {  } { { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 47 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 Global clock " "Info: Automatically promoted signal \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0\" to use Global clock" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CPU_ALE_i Global clock " "Info: Automatically promoted signal \"CPU_ALE_i\" to use Global clock" {  } { { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 51 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CPU_ALE_i " "Info: Pin \"CPU_ALE_i\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_ALE_i } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_ALE_i" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 51 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALE_i } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "common_reg:inst_common_reg\|always0~0 Global clock " "Info: Automatically promoted signal \"common_reg:inst_common_reg\|always0~0\" to use Global clock" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { common_reg:inst_common_reg|always0~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 2 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 29 1 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 15 15 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 11 19 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:00:00" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed cpu time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic replication " "Info: Starting physical synthesis algorithm logic replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic replication 0 " "Info: Physical synthesis algorithm logic replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:00:00" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed cpu time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Info: Average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "11 " "Warning: Following 11 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CPU_INT0_o GND " "Info: Pin CPU_INT0_o has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_INT0_o } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_INT0_o" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 58 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_INT0_o } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CPU_INT1_o GND " "Info: Pin CPU_INT1_o has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_INT1_o } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 59 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_INT1_o } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "V3_AD_nOE_o GND " "Info: Pin V3_AD_nOE_o has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { V3_AD_nOE_o } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "V3_AD_nOE_o" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { V3_AD_nOE_o } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_nCS_i GND " "Info: Pin SD_nCS_i has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SD_nCS_i } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_nCS_i" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_nCS_i } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_o8\[0\] VCC " "Info: Pin LED_o8\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LED_o8[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_o8\[0\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 95 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_o8[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_o8\[1\] VCC " "Info: Pin LED_o8\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LED_o8[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_o8\[1\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 95 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_o8[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_o8\[2\] VCC " "Info: Pin LED_o8\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LED_o8[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_o8\[2\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 95 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_o8[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_o8\[3\] GND " "Info: Pin LED_o8\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LED_o8[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_o8\[3\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 95 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_o8[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_o8\[4\] GND " "Info: Pin LED_o8\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LED_o8[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_o8\[4\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 95 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_o8[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_o8\[5\] GND " "Info: Pin LED_o8\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LED_o8[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_o8\[5\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 95 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_o8[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_o8\[6\] GND " "Info: Pin LED_o8\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LED_o8[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_o8\[6\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 95 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_o8[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "V3_AD_DIR_o~1 " "Info: Following pins have the same output enable: V3_AD_DIR_o~1" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional CPU_DA_io8\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin CPU_DA_io8\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_DA_io8[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_DA_io8\[1\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_DA_io8[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional CPU_DA_io8\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin CPU_DA_io8\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_DA_io8[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_DA_io8\[5\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_DA_io8[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional CPU_DA_io8\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin CPU_DA_io8\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_DA_io8[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_DA_io8\[0\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_DA_io8[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional CPU_DA_io8\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin CPU_DA_io8\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_DA_io8[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_DA_io8\[4\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_DA_io8[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional CPU_DA_io8\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin CPU_DA_io8\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_DA_io8[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_DA_io8\[3\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_DA_io8[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional CPU_DA_io8\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin CPU_DA_io8\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_DA_io8[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_DA_io8\[7\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_DA_io8[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional CPU_DA_io8\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin CPU_DA_io8\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_DA_io8[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_DA_io8\[2\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_DA_io8[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional CPU_DA_io8\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin CPU_DA_io8\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CPU_DA_io8[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_DA_io8\[6\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_DA_io8[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "sram_ctrl:inst_sram_ctrl\|sram_data_io8~16 " "Info: Following pins have the same output enable: sram_ctrl:inst_sram_ctrl\|sram_data_io8~16" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DAT_io8\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DAT_io8\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SRAM_DAT_io8[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DAT_io8\[1\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 68 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DAT_io8[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DAT_io8\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DAT_io8\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SRAM_DAT_io8[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DAT_io8\[5\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 68 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DAT_io8[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DAT_io8\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DAT_io8\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SRAM_DAT_io8[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DAT_io8\[0\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 68 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DAT_io8[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DAT_io8\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DAT_io8\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SRAM_DAT_io8[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DAT_io8\[4\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 68 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DAT_io8[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DAT_io8\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DAT_io8\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SRAM_DAT_io8[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DAT_io8\[3\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 68 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DAT_io8[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DAT_io8\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DAT_io8\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SRAM_DAT_io8[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DAT_io8\[7\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 68 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DAT_io8[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DAT_io8\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DAT_io8\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SRAM_DAT_io8[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DAT_io8\[2\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 68 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DAT_io8[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DAT_io8\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DAT_io8\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SRAM_DAT_io8[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DAT_io8\[6\]" } } } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 68 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DAT_io8[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/max51_cpld/max51.fit.smsg " "Info: Generated suppressed messages file D:/Quartus/max51_cpld/max51.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 101 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 04 15:55:02 2015 " "Info: Processing ended: Sat Apr 04 15:55:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
