memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0">ADC_DIFSEL_DIFSEL_Msk</a>&#160;&#160;&#160;(0x7FFFFUL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:gabd844d9bb3f81aeb0a66998bd880c1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f425cee1f82c1082295777f1867c16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0">ADC_DIFSEL_DIFSEL_Msk</a></td></tr>
<tr class="separator:ga4f425cee1f82c1082295777f1867c16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2eaeb1a88b51e1b785a0420a58115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2eaeb1a88b51e1b785a0420a58115a">ADC_DIFSEL_DIFSEL_0</a>&#160;&#160;&#160;(0x00001UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:gaee2eaeb1a88b51e1b785a0420a58115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd0b54b767025544ff7645ce1aaa50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd0b54b767025544ff7645ce1aaa50a">ADC_DIFSEL_DIFSEL_1</a>&#160;&#160;&#160;(0x00002UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga3bd0b54b767025544ff7645ce1aaa50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec5288a30f5ab50ffdd5c79863fcba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ec5288a30f5ab50ffdd5c79863fcba1">ADC_DIFSEL_DIFSEL_2</a>&#160;&#160;&#160;(0x00004UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga8ec5288a30f5ab50ffdd5c79863fcba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398389af74f8095a18043723451a14f7"><td class="memItemLeft" align="right" 