
build/debug/new_mastery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b2c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08002c38  08002c38  00003c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002d4c  08002d4c  00003d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002d50  08002d50  00003d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08002d54  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002ec  20000068  08002dbc  00004068  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000354  08002dbc  00004354  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
  9 .comment      00000039  00000000  00000000  00004091  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d231  00000000  00000000  000040ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001dc7  00000000  00000000  000112fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000009e0  00000000  00000000  000130c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000007a0  00000000  00000000  00013aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000c9f8  00000000  00000000  00014248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0000305c  00000000  00000000  00020c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_frame  00001aa8  00000000  00000000  00023c9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loclists 0000725d  00000000  00000000  00025744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000004d  00000000  00000000  0002c9a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c20 	.word	0x08002c20

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002c20 	.word	0x08002c20

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b084      	sub	sp, #16

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800014e:	4b0f      	ldr	r3, [pc, #60]	@ (800018c <MX_GPIO_Init+0x40>)
 8000150:	699a      	ldr	r2, [r3, #24]
 8000152:	f042 0220 	orr.w	r2, r2, #32
 8000156:	619a      	str	r2, [r3, #24]
 8000158:	699a      	ldr	r2, [r3, #24]
 800015a:	f002 0220 	and.w	r2, r2, #32
 800015e:	9201      	str	r2, [sp, #4]
 8000160:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000162:	699a      	ldr	r2, [r3, #24]
 8000164:	f042 0208 	orr.w	r2, r2, #8
 8000168:	619a      	str	r2, [r3, #24]
 800016a:	699a      	ldr	r2, [r3, #24]
 800016c:	f002 0208 	and.w	r2, r2, #8
 8000170:	9202      	str	r2, [sp, #8]
 8000172:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000174:	699a      	ldr	r2, [r3, #24]
 8000176:	f042 0204 	orr.w	r2, r2, #4
 800017a:	619a      	str	r2, [r3, #24]
 800017c:	699b      	ldr	r3, [r3, #24]
 800017e:	f003 0304 	and.w	r3, r3, #4
 8000182:	9303      	str	r3, [sp, #12]
 8000184:	9b03      	ldr	r3, [sp, #12]

}
 8000186:	b004      	add	sp, #16
 8000188:	4770      	bx	lr
 800018a:	bf00      	nop
 800018c:	40021000 	.word	0x40021000

08000190 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000190:	b508      	push	{r3, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000192:	480b      	ldr	r0, [pc, #44]	@ (80001c0 <MX_I2C2_Init+0x30>)
 8000194:	4b0b      	ldr	r3, [pc, #44]	@ (80001c4 <MX_I2C2_Init+0x34>)
 8000196:	6003      	str	r3, [r0, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000198:	4b0b      	ldr	r3, [pc, #44]	@ (80001c8 <MX_I2C2_Init+0x38>)
 800019a:	6043      	str	r3, [r0, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800019c:	2300      	movs	r3, #0
 800019e:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80001a0:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80001a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80001a6:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80001a8:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80001aa:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80001ac:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80001ae:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80001b0:	f000 fcf0 	bl	8000b94 <HAL_I2C_Init>
 80001b4:	b900      	cbnz	r0, 80001b8 <MX_I2C2_Init+0x28>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80001b6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80001b8:	f000 f88c 	bl	80002d4 <Error_Handler>
}
 80001bc:	e7fb      	b.n	80001b6 <MX_I2C2_Init+0x26>
 80001be:	bf00      	nop
 80001c0:	20000084 	.word	0x20000084
 80001c4:	40005800 	.word	0x40005800
 80001c8:	000186a0 	.word	0x000186a0

080001cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80001cc:	b510      	push	{r4, lr}
 80001ce:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001d0:	2300      	movs	r3, #0
 80001d2:	9302      	str	r3, [sp, #8]
 80001d4:	9303      	str	r3, [sp, #12]
 80001d6:	9304      	str	r3, [sp, #16]
 80001d8:	9305      	str	r3, [sp, #20]
  if(i2cHandle->Instance==I2C2)
 80001da:	6802      	ldr	r2, [r0, #0]
 80001dc:	4b11      	ldr	r3, [pc, #68]	@ (8000224 <HAL_I2C_MspInit+0x58>)
 80001de:	429a      	cmp	r2, r3
 80001e0:	d001      	beq.n	80001e6 <HAL_I2C_MspInit+0x1a>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80001e2:	b006      	add	sp, #24
 80001e4:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80001e6:	4c10      	ldr	r4, [pc, #64]	@ (8000228 <HAL_I2C_MspInit+0x5c>)
 80001e8:	69a3      	ldr	r3, [r4, #24]
 80001ea:	f043 0308 	orr.w	r3, r3, #8
 80001ee:	61a3      	str	r3, [r4, #24]
 80001f0:	69a3      	ldr	r3, [r4, #24]
 80001f2:	f003 0308 	and.w	r3, r3, #8
 80001f6:	9300      	str	r3, [sp, #0]
 80001f8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80001fa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80001fe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000200:	2312      	movs	r3, #18
 8000202:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000204:	2303      	movs	r3, #3
 8000206:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000208:	a902      	add	r1, sp, #8
 800020a:	4808      	ldr	r0, [pc, #32]	@ (800022c <HAL_I2C_MspInit+0x60>)
 800020c:	f000 f956 	bl	80004bc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000210:	69e3      	ldr	r3, [r4, #28]
 8000212:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000216:	61e3      	str	r3, [r4, #28]
 8000218:	69e3      	ldr	r3, [r4, #28]
 800021a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800021e:	9301      	str	r3, [sp, #4]
 8000220:	9b01      	ldr	r3, [sp, #4]
}
 8000222:	e7de      	b.n	80001e2 <HAL_I2C_MspInit+0x16>
 8000224:	40005800 	.word	0x40005800
 8000228:	40021000 	.word	0x40021000
 800022c:	40010c00 	.word	0x40010c00

08000230 <_write>:

/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
#include <stdio.h>
#include <inttypes.h>
int _write(int file, char *data, int len) {
 8000230:	b510      	push	{r4, lr}
 8000232:	4614      	mov	r4, r2
    HAL_UART_Transmit(&huart1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8000234:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000238:	b292      	uxth	r2, r2
 800023a:	4802      	ldr	r0, [pc, #8]	@ (8000244 <_write+0x14>)
 800023c:	f001 fc21 	bl	8001a82 <HAL_UART_Transmit>
    return len;
}
 8000240:	4620      	mov	r0, r4
 8000242:	bd10      	pop	{r4, pc}
 8000244:	200001c0 	.word	0x200001c0

08000248 <request_prestored_image>:
#define MAX_PKT_COUNT     100           // maximum packets you expect

uint8_t ssdv_packet[SSDV_PKT_SIZE];

void request_prestored_image(void)
{
 8000248:	b510      	push	{r4, lr}
 800024a:	b084      	sub	sp, #16
    HAL_StatusTypeDef res;

    // Step 1: Send 0x90 command to request prestored image
    uint8_t cmd[2] = {0x90, 0x00}; // second byte is ignored
 800024c:	2390      	movs	r3, #144	@ 0x90
 800024e:	f8ad 300c 	strh.w	r3, [sp, #12]
    res = HAL_I2C_Master_Transmit(&hi2c2, SSDV_SLAVE_ADDR, cmd, 2, HAL_MAX_DELAY);
 8000252:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000256:	9300      	str	r3, [sp, #0]
 8000258:	2302      	movs	r3, #2
 800025a:	aa03      	add	r2, sp, #12
 800025c:	2124      	movs	r1, #36	@ 0x24
 800025e:	4816      	ldr	r0, [pc, #88]	@ (80002b8 <request_prestored_image+0x70>)
 8000260:	f000 fd76 	bl	8000d50 <HAL_I2C_Master_Transmit>
    if (res != HAL_OK) {
 8000264:	b9b0      	cbnz	r0, 8000294 <request_prestored_image+0x4c>
        printf("Failed to send prestored command\n");
        return;
    }

    // Step 2: Repeatedly request packets
    for (int i = 0; i < MAX_PKT_COUNT; i++) {
 8000266:	2400      	movs	r4, #0
 8000268:	2c63      	cmp	r4, #99	@ 0x63
 800026a:	dc1b      	bgt.n	80002a4 <request_prestored_image+0x5c>
        res = HAL_I2C_Master_Receive(&hi2c2, SSDV_SLAVE_ADDR, ssdv_packet, SSDV_PKT_SIZE, HAL_MAX_DELAY);
 800026c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000270:	9300      	str	r3, [sp, #0]
 8000272:	23e0      	movs	r3, #224	@ 0xe0
 8000274:	4a11      	ldr	r2, [pc, #68]	@ (80002bc <request_prestored_image+0x74>)
 8000276:	2124      	movs	r1, #36	@ 0x24
 8000278:	480f      	ldr	r0, [pc, #60]	@ (80002b8 <request_prestored_image+0x70>)
 800027a:	f000 fe25 	bl	8000ec8 <HAL_I2C_Master_Receive>
        if (res != HAL_OK) {
 800027e:	b968      	cbnz	r0, 800029c <request_prestored_image+0x54>
            printf("Packet %d receive failed\n", i);
            break;
        }

        // Check for dummy end byte (0xFF)
        if (ssdv_packet[0] == 0xFF) {
 8000280:	4b0e      	ldr	r3, [pc, #56]	@ (80002bc <request_prestored_image+0x74>)
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	2bff      	cmp	r3, #255	@ 0xff
 8000286:	d012      	beq.n	80002ae <request_prestored_image+0x66>
            printf("Received end of image after %d packets\n", i);
            break;
        }

        // TODO: Store, process, or forward this packet
        printf("Received SSDV packet %d\n", i);
 8000288:	4621      	mov	r1, r4
 800028a:	480d      	ldr	r0, [pc, #52]	@ (80002c0 <request_prestored_image+0x78>)
 800028c:	f001 fdf4 	bl	8001e78 <iprintf>
    for (int i = 0; i < MAX_PKT_COUNT; i++) {
 8000290:	3401      	adds	r4, #1
 8000292:	e7e9      	b.n	8000268 <request_prestored_image+0x20>
        printf("Failed to send prestored command\n");
 8000294:	480b      	ldr	r0, [pc, #44]	@ (80002c4 <request_prestored_image+0x7c>)
 8000296:	f001 fe57 	bl	8001f48 <puts>
        return;
 800029a:	e006      	b.n	80002aa <request_prestored_image+0x62>
            printf("Packet %d receive failed\n", i);
 800029c:	4621      	mov	r1, r4
 800029e:	480a      	ldr	r0, [pc, #40]	@ (80002c8 <request_prestored_image+0x80>)
 80002a0:	f001 fdea 	bl	8001e78 <iprintf>
    }

    printf("Image download complete.\n");
 80002a4:	4809      	ldr	r0, [pc, #36]	@ (80002cc <request_prestored_image+0x84>)
 80002a6:	f001 fe4f 	bl	8001f48 <puts>
}
 80002aa:	b004      	add	sp, #16
 80002ac:	bd10      	pop	{r4, pc}
            printf("Received end of image after %d packets\n", i);
 80002ae:	4621      	mov	r1, r4
 80002b0:	4807      	ldr	r0, [pc, #28]	@ (80002d0 <request_prestored_image+0x88>)
 80002b2:	f001 fde1 	bl	8001e78 <iprintf>
            break;
 80002b6:	e7f5      	b.n	80002a4 <request_prestored_image+0x5c>
 80002b8:	20000084 	.word	0x20000084
 80002bc:	200000d8 	.word	0x200000d8
 80002c0:	08002ca0 	.word	0x08002ca0
 80002c4:	08002c38 	.word	0x08002c38
 80002c8:	08002c5c 	.word	0x08002c5c
 80002cc:	08002cbc 	.word	0x08002cbc
 80002d0:	08002c78 	.word	0x08002c78

080002d4 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002d4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002d6:	e7fe      	b.n	80002d6 <Error_Handler+0x2>

080002d8 <SystemClock_Config>:
{
 80002d8:	b500      	push	{lr}
 80002da:	b091      	sub	sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002dc:	2228      	movs	r2, #40	@ 0x28
 80002de:	2100      	movs	r1, #0
 80002e0:	a806      	add	r0, sp, #24
 80002e2:	f001 ff11 	bl	8002108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e6:	2300      	movs	r3, #0
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	9302      	str	r3, [sp, #8]
 80002ec:	9303      	str	r3, [sp, #12]
 80002ee:	9304      	str	r3, [sp, #16]
 80002f0:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002f2:	2301      	movs	r3, #1
 80002f4:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002fa:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002fc:	a806      	add	r0, sp, #24
 80002fe:	f000 ffc7 	bl	8001290 <HAL_RCC_OscConfig>
 8000302:	b970      	cbnz	r0, 8000322 <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000304:	230f      	movs	r3, #15
 8000306:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000308:	2301      	movs	r3, #1
 800030a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030c:	2100      	movs	r1, #0
 800030e:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000310:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000312:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000314:	a801      	add	r0, sp, #4
 8000316:	f001 f9ed 	bl	80016f4 <HAL_RCC_ClockConfig>
 800031a:	b920      	cbnz	r0, 8000326 <SystemClock_Config+0x4e>
}
 800031c:	b011      	add	sp, #68	@ 0x44
 800031e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000322:	f7ff ffd7 	bl	80002d4 <Error_Handler>
    Error_Handler();
 8000326:	f7ff ffd5 	bl	80002d4 <Error_Handler>
	...

0800032c <main>:
{
 800032c:	b508      	push	{r3, lr}
  HAL_Init();
 800032e:	f000 f837 	bl	80003a0 <HAL_Init>
  SystemClock_Config();
 8000332:	f7ff ffd1 	bl	80002d8 <SystemClock_Config>
  MX_GPIO_Init();
 8000336:	f7ff ff09 	bl	800014c <MX_GPIO_Init>
  MX_I2C2_Init();
 800033a:	f7ff ff29 	bl	8000190 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800033e:	f001 fc55 	bl	8001bec <MX_USART1_UART_Init>
  printf("Master starting...\r\n");
 8000342:	4803      	ldr	r0, [pc, #12]	@ (8000350 <main+0x24>)
 8000344:	f001 fe00 	bl	8001f48 <puts>
    request_prestored_image();
 8000348:	f7ff ff7e 	bl	8000248 <request_prestored_image>
  while (1)
 800034c:	e7fe      	b.n	800034c <main+0x20>
 800034e:	bf00      	nop
 8000350:	08002cd8 	.word	0x08002cd8

08000354 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000354:	b510      	push	{r4, lr}
 8000356:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000358:	4b0e      	ldr	r3, [pc, #56]	@ (8000394 <HAL_InitTick+0x40>)
 800035a:	781a      	ldrb	r2, [r3, #0]
 800035c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000360:	fbb3 f3f2 	udiv	r3, r3, r2
 8000364:	4a0c      	ldr	r2, [pc, #48]	@ (8000398 <HAL_InitTick+0x44>)
 8000366:	6810      	ldr	r0, [r2, #0]
 8000368:	fbb0 f0f3 	udiv	r0, r0, r3
 800036c:	f000 f892 	bl	8000494 <HAL_SYSTICK_Config>
 8000370:	b968      	cbnz	r0, 800038e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000372:	2c0f      	cmp	r4, #15
 8000374:	d901      	bls.n	800037a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000376:	2001      	movs	r0, #1
 8000378:	e00a      	b.n	8000390 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800037a:	2200      	movs	r2, #0
 800037c:	4621      	mov	r1, r4
 800037e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000382:	f000 f877 	bl	8000474 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000386:	4b05      	ldr	r3, [pc, #20]	@ (800039c <HAL_InitTick+0x48>)
 8000388:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800038a:	2000      	movs	r0, #0
 800038c:	e000      	b.n	8000390 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800038e:	2001      	movs	r0, #1
}
 8000390:	bd10      	pop	{r4, pc}
 8000392:	bf00      	nop
 8000394:	20000000 	.word	0x20000000
 8000398:	20000008 	.word	0x20000008
 800039c:	20000004 	.word	0x20000004

080003a0 <HAL_Init>:
{
 80003a0:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003a2:	4a07      	ldr	r2, [pc, #28]	@ (80003c0 <HAL_Init+0x20>)
 80003a4:	6813      	ldr	r3, [r2, #0]
 80003a6:	f043 0310 	orr.w	r3, r3, #16
 80003aa:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003ac:	2003      	movs	r0, #3
 80003ae:	f000 f84f 	bl	8000450 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80003b2:	200f      	movs	r0, #15
 80003b4:	f7ff ffce 	bl	8000354 <HAL_InitTick>
  HAL_MspInit();
 80003b8:	f000 ff32 	bl	8001220 <HAL_MspInit>
}
 80003bc:	2000      	movs	r0, #0
 80003be:	bd08      	pop	{r3, pc}
 80003c0:	40022000 	.word	0x40022000

080003c4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80003c4:	4a03      	ldr	r2, [pc, #12]	@ (80003d4 <HAL_IncTick+0x10>)
 80003c6:	6811      	ldr	r1, [r2, #0]
 80003c8:	4b03      	ldr	r3, [pc, #12]	@ (80003d8 <HAL_IncTick+0x14>)
 80003ca:	781b      	ldrb	r3, [r3, #0]
 80003cc:	440b      	add	r3, r1
 80003ce:	6013      	str	r3, [r2, #0]
}
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	200001b8 	.word	0x200001b8
 80003d8:	20000000 	.word	0x20000000

080003dc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80003dc:	4b01      	ldr	r3, [pc, #4]	@ (80003e4 <HAL_GetTick+0x8>)
 80003de:	6818      	ldr	r0, [r3, #0]
}
 80003e0:	4770      	bx	lr
 80003e2:	bf00      	nop
 80003e4:	200001b8 	.word	0x200001b8

080003e8 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80003e8:	2800      	cmp	r0, #0
 80003ea:	db08      	blt.n	80003fe <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ec:	0109      	lsls	r1, r1, #4
 80003ee:	b2c9      	uxtb	r1, r1
 80003f0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80003f4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80003f8:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80003fc:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003fe:	f000 000f 	and.w	r0, r0, #15
 8000402:	0109      	lsls	r1, r1, #4
 8000404:	b2c9      	uxtb	r1, r1
 8000406:	4b01      	ldr	r3, [pc, #4]	@ (800040c <__NVIC_SetPriority+0x24>)
 8000408:	5419      	strb	r1, [r3, r0]
  }
}
 800040a:	4770      	bx	lr
 800040c:	e000ed14 	.word	0xe000ed14

08000410 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000410:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000412:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000416:	f1c0 0c07 	rsb	ip, r0, #7
 800041a:	f1bc 0f04 	cmp.w	ip, #4
 800041e:	bf28      	it	cs
 8000420:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000424:	1d03      	adds	r3, r0, #4
 8000426:	2b06      	cmp	r3, #6
 8000428:	d90f      	bls.n	800044a <NVIC_EncodePriority+0x3a>
 800042a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800042c:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8000430:	fa0e f00c 	lsl.w	r0, lr, ip
 8000434:	ea21 0100 	bic.w	r1, r1, r0
 8000438:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800043a:	fa0e fe03 	lsl.w	lr, lr, r3
 800043e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000442:	ea41 0002 	orr.w	r0, r1, r2
 8000446:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800044a:	2300      	movs	r3, #0
 800044c:	e7ee      	b.n	800042c <NVIC_EncodePriority+0x1c>
	...

08000450 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000450:	4a07      	ldr	r2, [pc, #28]	@ (8000470 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000452:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000454:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000458:	041b      	lsls	r3, r3, #16
 800045a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800045c:	0200      	lsls	r0, r0, #8
 800045e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000462:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800046c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800046e:	4770      	bx	lr
 8000470:	e000ed00 	.word	0xe000ed00

08000474 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000474:	b510      	push	{r4, lr}
 8000476:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000478:	4b05      	ldr	r3, [pc, #20]	@ (8000490 <HAL_NVIC_SetPriority+0x1c>)
 800047a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800047c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000480:	f7ff ffc6 	bl	8000410 <NVIC_EncodePriority>
 8000484:	4601      	mov	r1, r0
 8000486:	4620      	mov	r0, r4
 8000488:	f7ff ffae 	bl	80003e8 <__NVIC_SetPriority>
}
 800048c:	bd10      	pop	{r4, pc}
 800048e:	bf00      	nop
 8000490:	e000ed00 	.word	0xe000ed00

08000494 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000494:	3801      	subs	r0, #1
 8000496:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800049a:	d20b      	bcs.n	80004b4 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800049c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80004a0:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004a2:	4a05      	ldr	r2, [pc, #20]	@ (80004b8 <HAL_SYSTICK_Config+0x24>)
 80004a4:	21f0      	movs	r1, #240	@ 0xf0
 80004a6:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004aa:	2000      	movs	r0, #0
 80004ac:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004ae:	2207      	movs	r2, #7
 80004b0:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80004b2:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80004b4:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80004b6:	4770      	bx	lr
 80004b8:	e000ed00 	.word	0xe000ed00

080004bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80004c0:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80004c2:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80004c4:	e0a1      	b.n	800060a <HAL_GPIO_Init+0x14e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80004c6:	4d7e      	ldr	r5, [pc, #504]	@ (80006c0 <HAL_GPIO_Init+0x204>)
 80004c8:	42ab      	cmp	r3, r5
 80004ca:	d014      	beq.n	80004f6 <HAL_GPIO_Init+0x3a>
 80004cc:	d80c      	bhi.n	80004e8 <HAL_GPIO_Init+0x2c>
 80004ce:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80004d2:	42ab      	cmp	r3, r5
 80004d4:	d00f      	beq.n	80004f6 <HAL_GPIO_Init+0x3a>
 80004d6:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 80004da:	42ab      	cmp	r3, r5
 80004dc:	d00b      	beq.n	80004f6 <HAL_GPIO_Init+0x3a>
 80004de:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80004e2:	42ab      	cmp	r3, r5
 80004e4:	d110      	bne.n	8000508 <HAL_GPIO_Init+0x4c>
 80004e6:	e006      	b.n	80004f6 <HAL_GPIO_Init+0x3a>
 80004e8:	4d76      	ldr	r5, [pc, #472]	@ (80006c4 <HAL_GPIO_Init+0x208>)
 80004ea:	42ab      	cmp	r3, r5
 80004ec:	d003      	beq.n	80004f6 <HAL_GPIO_Init+0x3a>
 80004ee:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 80004f2:	42ab      	cmp	r3, r5
 80004f4:	d108      	bne.n	8000508 <HAL_GPIO_Init+0x4c>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004f6:	688b      	ldr	r3, [r1, #8]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d050      	beq.n	800059e <HAL_GPIO_Init+0xe2>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004fc:	2b01      	cmp	r3, #1
 80004fe:	d049      	beq.n	8000594 <HAL_GPIO_Init+0xd8>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8000500:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000502:	2408      	movs	r4, #8
 8000504:	e000      	b.n	8000508 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000506:	68cc      	ldr	r4, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000508:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 800050c:	d849      	bhi.n	80005a2 <HAL_GPIO_Init+0xe6>
 800050e:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000510:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000514:	6833      	ldr	r3, [r6, #0]
 8000516:	250f      	movs	r5, #15
 8000518:	4095      	lsls	r5, r2
 800051a:	ea23 0305 	bic.w	r3, r3, r5
 800051e:	fa04 f202 	lsl.w	r2, r4, r2
 8000522:	4313      	orrs	r3, r2
 8000524:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000526:	684b      	ldr	r3, [r1, #4]
 8000528:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800052c:	d06b      	beq.n	8000606 <HAL_GPIO_Init+0x14a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800052e:	4b66      	ldr	r3, [pc, #408]	@ (80006c8 <HAL_GPIO_Init+0x20c>)
 8000530:	699a      	ldr	r2, [r3, #24]
 8000532:	f042 0201 	orr.w	r2, r2, #1
 8000536:	619a      	str	r2, [r3, #24]
 8000538:	699b      	ldr	r3, [r3, #24]
 800053a:	f003 0301 	and.w	r3, r3, #1
 800053e:	9301      	str	r3, [sp, #4]
 8000540:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8000542:	ea4f 029c 	mov.w	r2, ip, lsr #2
 8000546:	1c95      	adds	r5, r2, #2
 8000548:	4b60      	ldr	r3, [pc, #384]	@ (80006cc <HAL_GPIO_Init+0x210>)
 800054a:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800054e:	f00c 0503 	and.w	r5, ip, #3
 8000552:	00ad      	lsls	r5, r5, #2
 8000554:	230f      	movs	r3, #15
 8000556:	40ab      	lsls	r3, r5
 8000558:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800055c:	4b5c      	ldr	r3, [pc, #368]	@ (80006d0 <HAL_GPIO_Init+0x214>)
 800055e:	4298      	cmp	r0, r3
 8000560:	d026      	beq.n	80005b0 <HAL_GPIO_Init+0xf4>
 8000562:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000566:	4298      	cmp	r0, r3
 8000568:	f000 808c 	beq.w	8000684 <HAL_GPIO_Init+0x1c8>
 800056c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000570:	4298      	cmp	r0, r3
 8000572:	f000 8089 	beq.w	8000688 <HAL_GPIO_Init+0x1cc>
 8000576:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800057a:	4298      	cmp	r0, r3
 800057c:	d016      	beq.n	80005ac <HAL_GPIO_Init+0xf0>
 800057e:	2304      	movs	r3, #4
 8000580:	e017      	b.n	80005b2 <HAL_GPIO_Init+0xf6>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000582:	68cc      	ldr	r4, [r1, #12]
 8000584:	3404      	adds	r4, #4
          break;
 8000586:	e7bf      	b.n	8000508 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000588:	68cc      	ldr	r4, [r1, #12]
 800058a:	3408      	adds	r4, #8
          break;
 800058c:	e7bc      	b.n	8000508 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800058e:	68cc      	ldr	r4, [r1, #12]
 8000590:	340c      	adds	r4, #12
          break;
 8000592:	e7b9      	b.n	8000508 <HAL_GPIO_Init+0x4c>
            GPIOx->BSRR = ioposition;
 8000594:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000596:	2408      	movs	r4, #8
 8000598:	e7b6      	b.n	8000508 <HAL_GPIO_Init+0x4c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800059a:	2400      	movs	r4, #0
 800059c:	e7b4      	b.n	8000508 <HAL_GPIO_Init+0x4c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800059e:	2404      	movs	r4, #4
 80005a0:	e7b2      	b.n	8000508 <HAL_GPIO_Init+0x4c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005a2:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80005a4:	f1ac 0208 	sub.w	r2, ip, #8
 80005a8:	0092      	lsls	r2, r2, #2
 80005aa:	e7b3      	b.n	8000514 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005ac:	2303      	movs	r3, #3
 80005ae:	e000      	b.n	80005b2 <HAL_GPIO_Init+0xf6>
 80005b0:	2300      	movs	r3, #0
 80005b2:	40ab      	lsls	r3, r5
 80005b4:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 80005b6:	3202      	adds	r2, #2
 80005b8:	4d44      	ldr	r5, [pc, #272]	@ (80006cc <HAL_GPIO_Init+0x210>)
 80005ba:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80005be:	684b      	ldr	r3, [r1, #4]
 80005c0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80005c4:	d062      	beq.n	800068c <HAL_GPIO_Init+0x1d0>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80005c6:	4a43      	ldr	r2, [pc, #268]	@ (80006d4 <HAL_GPIO_Init+0x218>)
 80005c8:	6893      	ldr	r3, [r2, #8]
 80005ca:	ea43 030e 	orr.w	r3, r3, lr
 80005ce:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80005d0:	684b      	ldr	r3, [r1, #4]
 80005d2:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80005d6:	d05f      	beq.n	8000698 <HAL_GPIO_Init+0x1dc>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80005d8:	4a3e      	ldr	r2, [pc, #248]	@ (80006d4 <HAL_GPIO_Init+0x218>)
 80005da:	68d3      	ldr	r3, [r2, #12]
 80005dc:	ea43 030e 	orr.w	r3, r3, lr
 80005e0:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80005e2:	684b      	ldr	r3, [r1, #4]
 80005e4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80005e8:	d05c      	beq.n	80006a4 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80005ea:	4a3a      	ldr	r2, [pc, #232]	@ (80006d4 <HAL_GPIO_Init+0x218>)
 80005ec:	6853      	ldr	r3, [r2, #4]
 80005ee:	ea43 030e 	orr.w	r3, r3, lr
 80005f2:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005f4:	684b      	ldr	r3, [r1, #4]
 80005f6:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80005fa:	d059      	beq.n	80006b0 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005fc:	4a35      	ldr	r2, [pc, #212]	@ (80006d4 <HAL_GPIO_Init+0x218>)
 80005fe:	6813      	ldr	r3, [r2, #0]
 8000600:	ea43 030e 	orr.w	r3, r3, lr
 8000604:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 8000606:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800060a:	680b      	ldr	r3, [r1, #0]
 800060c:	fa33 f20c 	lsrs.w	r2, r3, ip
 8000610:	d054      	beq.n	80006bc <HAL_GPIO_Init+0x200>
    ioposition = (0x01uL << position);
 8000612:	2201      	movs	r2, #1
 8000614:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000618:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 800061c:	ea32 0303 	bics.w	r3, r2, r3
 8000620:	d1f1      	bne.n	8000606 <HAL_GPIO_Init+0x14a>
      switch (GPIO_Init->Mode)
 8000622:	684b      	ldr	r3, [r1, #4]
 8000624:	2b12      	cmp	r3, #18
 8000626:	f63f af4e 	bhi.w	80004c6 <HAL_GPIO_Init+0xa>
 800062a:	2b12      	cmp	r3, #18
 800062c:	f63f af6c 	bhi.w	8000508 <HAL_GPIO_Init+0x4c>
 8000630:	a501      	add	r5, pc, #4	@ (adr r5, 8000638 <HAL_GPIO_Init+0x17c>)
 8000632:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 8000636:	bf00      	nop
 8000638:	080004f7 	.word	0x080004f7
 800063c:	08000507 	.word	0x08000507
 8000640:	08000589 	.word	0x08000589
 8000644:	0800059b 	.word	0x0800059b
 8000648:	08000509 	.word	0x08000509
 800064c:	08000509 	.word	0x08000509
 8000650:	08000509 	.word	0x08000509
 8000654:	08000509 	.word	0x08000509
 8000658:	08000509 	.word	0x08000509
 800065c:	08000509 	.word	0x08000509
 8000660:	08000509 	.word	0x08000509
 8000664:	08000509 	.word	0x08000509
 8000668:	08000509 	.word	0x08000509
 800066c:	08000509 	.word	0x08000509
 8000670:	08000509 	.word	0x08000509
 8000674:	08000509 	.word	0x08000509
 8000678:	08000509 	.word	0x08000509
 800067c:	08000583 	.word	0x08000583
 8000680:	0800058f 	.word	0x0800058f
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000684:	2301      	movs	r3, #1
 8000686:	e794      	b.n	80005b2 <HAL_GPIO_Init+0xf6>
 8000688:	2302      	movs	r3, #2
 800068a:	e792      	b.n	80005b2 <HAL_GPIO_Init+0xf6>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800068c:	4a11      	ldr	r2, [pc, #68]	@ (80006d4 <HAL_GPIO_Init+0x218>)
 800068e:	6893      	ldr	r3, [r2, #8]
 8000690:	ea23 030e 	bic.w	r3, r3, lr
 8000694:	6093      	str	r3, [r2, #8]
 8000696:	e79b      	b.n	80005d0 <HAL_GPIO_Init+0x114>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000698:	4a0e      	ldr	r2, [pc, #56]	@ (80006d4 <HAL_GPIO_Init+0x218>)
 800069a:	68d3      	ldr	r3, [r2, #12]
 800069c:	ea23 030e 	bic.w	r3, r3, lr
 80006a0:	60d3      	str	r3, [r2, #12]
 80006a2:	e79e      	b.n	80005e2 <HAL_GPIO_Init+0x126>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80006a4:	4a0b      	ldr	r2, [pc, #44]	@ (80006d4 <HAL_GPIO_Init+0x218>)
 80006a6:	6853      	ldr	r3, [r2, #4]
 80006a8:	ea23 030e 	bic.w	r3, r3, lr
 80006ac:	6053      	str	r3, [r2, #4]
 80006ae:	e7a1      	b.n	80005f4 <HAL_GPIO_Init+0x138>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80006b0:	4a08      	ldr	r2, [pc, #32]	@ (80006d4 <HAL_GPIO_Init+0x218>)
 80006b2:	6813      	ldr	r3, [r2, #0]
 80006b4:	ea23 030e 	bic.w	r3, r3, lr
 80006b8:	6013      	str	r3, [r2, #0]
 80006ba:	e7a4      	b.n	8000606 <HAL_GPIO_Init+0x14a>
  }
}
 80006bc:	b002      	add	sp, #8
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	10220000 	.word	0x10220000
 80006c4:	10310000 	.word	0x10310000
 80006c8:	40021000 	.word	0x40021000
 80006cc:	40010000 	.word	0x40010000
 80006d0:	40010800 	.word	0x40010800
 80006d4:	40010400 	.word	0x40010400

080006d8 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80006d8:	6803      	ldr	r3, [r0, #0]
 80006da:	695a      	ldr	r2, [r3, #20]
 80006dc:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80006e0:	d101      	bne.n	80006e6 <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 80006e2:	2000      	movs	r0, #0
}
 80006e4:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80006e6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80006ea:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80006ec:	2300      	movs	r3, #0
 80006ee:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80006f0:	2220      	movs	r2, #32
 80006f2:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80006f6:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80006fa:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80006fc:	f042 0204 	orr.w	r2, r2, #4
 8000700:	6402      	str	r2, [r0, #64]	@ 0x40
    __HAL_UNLOCK(hi2c);
 8000702:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    return HAL_ERROR;
 8000706:	2001      	movs	r0, #1
 8000708:	4770      	bx	lr

0800070a <I2C_WaitOnFlagUntilTimeout>:
{
 800070a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800070e:	4606      	mov	r6, r0
 8000710:	460c      	mov	r4, r1
 8000712:	4617      	mov	r7, r2
 8000714:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000716:	e03b      	b.n	8000790 <I2C_WaitOnFlagUntilTimeout+0x86>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000718:	f7ff fe60 	bl	80003dc <HAL_GetTick>
 800071c:	9b06      	ldr	r3, [sp, #24]
 800071e:	1ac0      	subs	r0, r0, r3
 8000720:	4540      	cmp	r0, r8
 8000722:	d802      	bhi.n	800072a <I2C_WaitOnFlagUntilTimeout+0x20>
 8000724:	f1b8 0f00 	cmp.w	r8, #0
 8000728:	d132      	bne.n	8000790 <I2C_WaitOnFlagUntilTimeout+0x86>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800072a:	2d01      	cmp	r5, #1
 800072c:	d018      	beq.n	8000760 <I2C_WaitOnFlagUntilTimeout+0x56>
 800072e:	6833      	ldr	r3, [r6, #0]
 8000730:	699b      	ldr	r3, [r3, #24]
 8000732:	ea24 0303 	bic.w	r3, r4, r3
 8000736:	b29b      	uxth	r3, r3
 8000738:	fab3 f383 	clz	r3, r3
 800073c:	095b      	lsrs	r3, r3, #5
 800073e:	429f      	cmp	r7, r3
 8000740:	d126      	bne.n	8000790 <I2C_WaitOnFlagUntilTimeout+0x86>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8000742:	2300      	movs	r3, #0
 8000744:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8000746:	2220      	movs	r2, #32
 8000748:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800074c:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8000750:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8000752:	f042 0220 	orr.w	r2, r2, #32
 8000756:	6432      	str	r2, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8000758:	f886 303c 	strb.w	r3, [r6, #60]	@ 0x3c
          return HAL_ERROR;
 800075c:	2001      	movs	r0, #1
 800075e:	e027      	b.n	80007b0 <I2C_WaitOnFlagUntilTimeout+0xa6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8000760:	6833      	ldr	r3, [r6, #0]
 8000762:	695b      	ldr	r3, [r3, #20]
 8000764:	ea24 0303 	bic.w	r3, r4, r3
 8000768:	b29b      	uxth	r3, r3
 800076a:	fab3 f383 	clz	r3, r3
 800076e:	095b      	lsrs	r3, r3, #5
 8000770:	e7e5      	b.n	800073e <I2C_WaitOnFlagUntilTimeout+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000772:	6833      	ldr	r3, [r6, #0]
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	ea24 0c03 	bic.w	ip, r4, r3
 800077a:	fa1f fc8c 	uxth.w	ip, ip
 800077e:	fabc fc8c 	clz	ip, ip
 8000782:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8000786:	4567      	cmp	r7, ip
 8000788:	d111      	bne.n	80007ae <I2C_WaitOnFlagUntilTimeout+0xa4>
    if (Timeout != HAL_MAX_DELAY)
 800078a:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 800078e:	d1c3      	bne.n	8000718 <I2C_WaitOnFlagUntilTimeout+0xe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000790:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8000794:	2d01      	cmp	r5, #1
 8000796:	d0ec      	beq.n	8000772 <I2C_WaitOnFlagUntilTimeout+0x68>
 8000798:	6833      	ldr	r3, [r6, #0]
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	ea24 0c03 	bic.w	ip, r4, r3
 80007a0:	fa1f fc8c 	uxth.w	ip, ip
 80007a4:	fabc fc8c 	clz	ip, ip
 80007a8:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80007ac:	e7eb      	b.n	8000786 <I2C_WaitOnFlagUntilTimeout+0x7c>
  return HAL_OK;
 80007ae:	2000      	movs	r0, #0
}
 80007b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080007b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80007b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80007b8:	4605      	mov	r5, r0
 80007ba:	460e      	mov	r6, r1
 80007bc:	4690      	mov	r8, r2
 80007be:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80007c0:	e053      	b.n	800086a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80007c2:	681a      	ldr	r2, [r3, #0]
 80007c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80007c8:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80007ca:	682b      	ldr	r3, [r5, #0]
 80007cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80007d0:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80007d2:	2300      	movs	r3, #0
 80007d4:	632b      	str	r3, [r5, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80007d6:	2220      	movs	r2, #32
 80007d8:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80007dc:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80007e0:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 80007e2:	f042 0204 	orr.w	r2, r2, #4
 80007e6:	642a      	str	r2, [r5, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 80007e8:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
      return HAL_ERROR;
 80007ec:	2001      	movs	r0, #1
 80007ee:	e04a      	b.n	8000886 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80007f0:	f7ff fdf4 	bl	80003dc <HAL_GetTick>
 80007f4:	eba0 0009 	sub.w	r0, r0, r9
 80007f8:	4540      	cmp	r0, r8
 80007fa:	d802      	bhi.n	8000802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4e>
 80007fc:	f1b8 0f00 	cmp.w	r8, #0
 8000800:	d133      	bne.n	800086a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8000802:	2f01      	cmp	r7, #1
 8000804:	d017      	beq.n	8000836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x82>
 8000806:	682b      	ldr	r3, [r5, #0]
 8000808:	699b      	ldr	r3, [r3, #24]
 800080a:	ea26 0303 	bic.w	r3, r6, r3
 800080e:	b29b      	uxth	r3, r3
 8000810:	3b00      	subs	r3, #0
 8000812:	bf18      	it	ne
 8000814:	2301      	movne	r3, #1
 8000816:	b343      	cbz	r3, 800086a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000818:	2300      	movs	r3, #0
 800081a:	632b      	str	r3, [r5, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800081c:	2220      	movs	r2, #32
 800081e:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000822:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000826:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8000828:	f042 0220 	orr.w	r2, r2, #32
 800082c:	642a      	str	r2, [r5, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 800082e:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
          return HAL_ERROR;
 8000832:	2001      	movs	r0, #1
 8000834:	e027      	b.n	8000886 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8000836:	682b      	ldr	r3, [r5, #0]
 8000838:	695b      	ldr	r3, [r3, #20]
 800083a:	ea26 0303 	bic.w	r3, r6, r3
 800083e:	b29b      	uxth	r3, r3
 8000840:	3b00      	subs	r3, #0
 8000842:	bf18      	it	ne
 8000844:	2301      	movne	r3, #1
 8000846:	e7e6      	b.n	8000816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000848:	682b      	ldr	r3, [r5, #0]
 800084a:	699c      	ldr	r4, [r3, #24]
 800084c:	ea26 0404 	bic.w	r4, r6, r4
 8000850:	b2a4      	uxth	r4, r4
 8000852:	3c00      	subs	r4, #0
 8000854:	bf18      	it	ne
 8000856:	2401      	movne	r4, #1
 8000858:	b1a4      	cbz	r4, 8000884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800085a:	682b      	ldr	r3, [r5, #0]
 800085c:	695a      	ldr	r2, [r3, #20]
 800085e:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8000862:	d1ae      	bne.n	80007c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8000864:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8000868:	d1c2      	bne.n	80007f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800086a:	f3c6 4707 	ubfx	r7, r6, #16, #8
 800086e:	2f01      	cmp	r7, #1
 8000870:	d1ea      	bne.n	8000848 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x94>
 8000872:	682b      	ldr	r3, [r5, #0]
 8000874:	695c      	ldr	r4, [r3, #20]
 8000876:	ea26 0404 	bic.w	r4, r6, r4
 800087a:	b2a4      	uxth	r4, r4
 800087c:	3c00      	subs	r4, #0
 800087e:	bf18      	it	ne
 8000880:	2401      	movne	r4, #1
 8000882:	e7e9      	b.n	8000858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa4>
  return HAL_OK;
 8000884:	2000      	movs	r0, #0
}
 8000886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

0800088c <I2C_MasterRequestWrite>:
{
 800088c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800088e:	b083      	sub	sp, #12
 8000890:	4604      	mov	r4, r0
 8000892:	460d      	mov	r5, r1
 8000894:	4616      	mov	r6, r2
 8000896:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000898:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800089a:	2b08      	cmp	r3, #8
 800089c:	d00d      	beq.n	80008ba <I2C_MasterRequestWrite+0x2e>
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d00b      	beq.n	80008ba <I2C_MasterRequestWrite+0x2e>
 80008a2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80008a6:	d008      	beq.n	80008ba <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80008a8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80008aa:	2b12      	cmp	r3, #18
 80008ac:	d10a      	bne.n	80008c4 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80008ae:	6802      	ldr	r2, [r0, #0]
 80008b0:	6813      	ldr	r3, [r2, #0]
 80008b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008b6:	6013      	str	r3, [r2, #0]
 80008b8:	e004      	b.n	80008c4 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80008ba:	6822      	ldr	r2, [r4, #0]
 80008bc:	6813      	ldr	r3, [r2, #0]
 80008be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008c2:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80008c4:	9700      	str	r7, [sp, #0]
 80008c6:	4633      	mov	r3, r6
 80008c8:	2200      	movs	r2, #0
 80008ca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80008ce:	4620      	mov	r0, r4
 80008d0:	f7ff ff1b 	bl	800070a <I2C_WaitOnFlagUntilTimeout>
 80008d4:	b980      	cbnz	r0, 80008f8 <I2C_MasterRequestWrite+0x6c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80008d6:	6923      	ldr	r3, [r4, #16]
 80008d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80008dc:	d116      	bne.n	800090c <I2C_MasterRequestWrite+0x80>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80008de:	6823      	ldr	r3, [r4, #0]
 80008e0:	f005 05fe 	and.w	r5, r5, #254	@ 0xfe
 80008e4:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80008e6:	463b      	mov	r3, r7
 80008e8:	4632      	mov	r2, r6
 80008ea:	4913      	ldr	r1, [pc, #76]	@ (8000938 <I2C_MasterRequestWrite+0xac>)
 80008ec:	4620      	mov	r0, r4
 80008ee:	f7ff ff61 	bl	80007b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80008f2:	b9f8      	cbnz	r0, 8000934 <I2C_MasterRequestWrite+0xa8>
}
 80008f4:	b003      	add	sp, #12
 80008f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80008f8:	6823      	ldr	r3, [r4, #0]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000900:	d002      	beq.n	8000908 <I2C_MasterRequestWrite+0x7c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8000902:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000906:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 8000908:	2003      	movs	r0, #3
 800090a:	e7f3      	b.n	80008f4 <I2C_MasterRequestWrite+0x68>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800090c:	11eb      	asrs	r3, r5, #7
 800090e:	6822      	ldr	r2, [r4, #0]
 8000910:	f003 0306 	and.w	r3, r3, #6
 8000914:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000918:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800091a:	463b      	mov	r3, r7
 800091c:	4632      	mov	r2, r6
 800091e:	4907      	ldr	r1, [pc, #28]	@ (800093c <I2C_MasterRequestWrite+0xb0>)
 8000920:	4620      	mov	r0, r4
 8000922:	f7ff ff47 	bl	80007b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000926:	b918      	cbnz	r0, 8000930 <I2C_MasterRequestWrite+0xa4>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000928:	6823      	ldr	r3, [r4, #0]
 800092a:	b2ed      	uxtb	r5, r5
 800092c:	611d      	str	r5, [r3, #16]
 800092e:	e7da      	b.n	80008e6 <I2C_MasterRequestWrite+0x5a>
      return HAL_ERROR;
 8000930:	2001      	movs	r0, #1
 8000932:	e7df      	b.n	80008f4 <I2C_MasterRequestWrite+0x68>
    return HAL_ERROR;
 8000934:	2001      	movs	r0, #1
 8000936:	e7dd      	b.n	80008f4 <I2C_MasterRequestWrite+0x68>
 8000938:	00010002 	.word	0x00010002
 800093c:	00010008 	.word	0x00010008

08000940 <I2C_MasterRequestRead>:
{
 8000940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000944:	b084      	sub	sp, #16
 8000946:	4604      	mov	r4, r0
 8000948:	460d      	mov	r5, r1
 800094a:	4616      	mov	r6, r2
 800094c:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800094e:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8000950:	6801      	ldr	r1, [r0, #0]
 8000952:	680b      	ldr	r3, [r1, #0]
 8000954:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000958:	600b      	str	r3, [r1, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800095a:	2a08      	cmp	r2, #8
 800095c:	d00d      	beq.n	800097a <I2C_MasterRequestRead+0x3a>
 800095e:	2a01      	cmp	r2, #1
 8000960:	d00b      	beq.n	800097a <I2C_MasterRequestRead+0x3a>
 8000962:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8000966:	d008      	beq.n	800097a <I2C_MasterRequestRead+0x3a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8000968:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800096a:	2b11      	cmp	r3, #17
 800096c:	d10a      	bne.n	8000984 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800096e:	6802      	ldr	r2, [r0, #0]
 8000970:	6813      	ldr	r3, [r2, #0]
 8000972:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000976:	6013      	str	r3, [r2, #0]
 8000978:	e004      	b.n	8000984 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800097a:	6822      	ldr	r2, [r4, #0]
 800097c:	6813      	ldr	r3, [r2, #0]
 800097e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000982:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000984:	9700      	str	r7, [sp, #0]
 8000986:	4633      	mov	r3, r6
 8000988:	2200      	movs	r2, #0
 800098a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800098e:	4620      	mov	r0, r4
 8000990:	f7ff febb 	bl	800070a <I2C_WaitOnFlagUntilTimeout>
 8000994:	b998      	cbnz	r0, 80009be <I2C_MasterRequestRead+0x7e>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000996:	6923      	ldr	r3, [r4, #16]
 8000998:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800099c:	d119      	bne.n	80009d2 <I2C_MasterRequestRead+0x92>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800099e:	6823      	ldr	r3, [r4, #0]
 80009a0:	f045 0501 	orr.w	r5, r5, #1
 80009a4:	b2ed      	uxtb	r5, r5
 80009a6:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80009a8:	463b      	mov	r3, r7
 80009aa:	4632      	mov	r2, r6
 80009ac:	492a      	ldr	r1, [pc, #168]	@ (8000a58 <I2C_MasterRequestRead+0x118>)
 80009ae:	4620      	mov	r0, r4
 80009b0:	f7ff ff00 	bl	80007b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80009b4:	2800      	cmp	r0, #0
 80009b6:	d14c      	bne.n	8000a52 <I2C_MasterRequestRead+0x112>
}
 80009b8:	b004      	add	sp, #16
 80009ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80009be:	6823      	ldr	r3, [r4, #0]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80009c6:	d002      	beq.n	80009ce <I2C_MasterRequestRead+0x8e>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80009c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009cc:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 80009ce:	2003      	movs	r0, #3
 80009d0:	e7f2      	b.n	80009b8 <I2C_MasterRequestRead+0x78>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80009d2:	ea4f 18e5 	mov.w	r8, r5, asr #7
 80009d6:	f008 0806 	and.w	r8, r8, #6
 80009da:	6823      	ldr	r3, [r4, #0]
 80009dc:	f048 02f0 	orr.w	r2, r8, #240	@ 0xf0
 80009e0:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80009e2:	463b      	mov	r3, r7
 80009e4:	4632      	mov	r2, r6
 80009e6:	491d      	ldr	r1, [pc, #116]	@ (8000a5c <I2C_MasterRequestRead+0x11c>)
 80009e8:	4620      	mov	r0, r4
 80009ea:	f7ff fee3 	bl	80007b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80009ee:	b108      	cbz	r0, 80009f4 <I2C_MasterRequestRead+0xb4>
      return HAL_ERROR;
 80009f0:	2001      	movs	r0, #1
 80009f2:	e7e1      	b.n	80009b8 <I2C_MasterRequestRead+0x78>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80009f4:	6823      	ldr	r3, [r4, #0]
 80009f6:	b2ed      	uxtb	r5, r5
 80009f8:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80009fa:	463b      	mov	r3, r7
 80009fc:	4632      	mov	r2, r6
 80009fe:	4916      	ldr	r1, [pc, #88]	@ (8000a58 <I2C_MasterRequestRead+0x118>)
 8000a00:	4620      	mov	r0, r4
 8000a02:	f7ff fed7 	bl	80007b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000a06:	b108      	cbz	r0, 8000a0c <I2C_MasterRequestRead+0xcc>
      return HAL_ERROR;
 8000a08:	2001      	movs	r0, #1
 8000a0a:	e7d5      	b.n	80009b8 <I2C_MasterRequestRead+0x78>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	9203      	str	r2, [sp, #12]
 8000a10:	6823      	ldr	r3, [r4, #0]
 8000a12:	6959      	ldr	r1, [r3, #20]
 8000a14:	9103      	str	r1, [sp, #12]
 8000a16:	6999      	ldr	r1, [r3, #24]
 8000a18:	9103      	str	r1, [sp, #12]
 8000a1a:	9903      	ldr	r1, [sp, #12]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000a1c:	6819      	ldr	r1, [r3, #0]
 8000a1e:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8000a22:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000a24:	9700      	str	r7, [sp, #0]
 8000a26:	4633      	mov	r3, r6
 8000a28:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8000a2c:	4620      	mov	r0, r4
 8000a2e:	f7ff fe6c 	bl	800070a <I2C_WaitOnFlagUntilTimeout>
 8000a32:	b920      	cbnz	r0, 8000a3e <I2C_MasterRequestRead+0xfe>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8000a34:	6822      	ldr	r2, [r4, #0]
 8000a36:	f048 03f1 	orr.w	r3, r8, #241	@ 0xf1
 8000a3a:	6113      	str	r3, [r2, #16]
 8000a3c:	e7b4      	b.n	80009a8 <I2C_MasterRequestRead+0x68>
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8000a3e:	6823      	ldr	r3, [r4, #0]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000a46:	d002      	beq.n	8000a4e <I2C_MasterRequestRead+0x10e>
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8000a48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a4c:	6423      	str	r3, [r4, #64]	@ 0x40
      return HAL_TIMEOUT;
 8000a4e:	2003      	movs	r0, #3
 8000a50:	e7b2      	b.n	80009b8 <I2C_MasterRequestRead+0x78>
    return HAL_ERROR;
 8000a52:	2001      	movs	r0, #1
 8000a54:	e7b0      	b.n	80009b8 <I2C_MasterRequestRead+0x78>
 8000a56:	bf00      	nop
 8000a58:	00010002 	.word	0x00010002
 8000a5c:	00010008 	.word	0x00010008

08000a60 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8000a60:	b570      	push	{r4, r5, r6, lr}
 8000a62:	4604      	mov	r4, r0
 8000a64:	460d      	mov	r5, r1
 8000a66:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000a68:	6823      	ldr	r3, [r4, #0]
 8000a6a:	695b      	ldr	r3, [r3, #20]
 8000a6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000a70:	d121      	bne.n	8000ab6 <I2C_WaitOnTXEFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000a72:	4620      	mov	r0, r4
 8000a74:	f7ff fe30 	bl	80006d8 <I2C_IsAcknowledgeFailed>
 8000a78:	b9f8      	cbnz	r0, 8000aba <I2C_WaitOnTXEFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8000a7a:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8000a7e:	d0f3      	beq.n	8000a68 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000a80:	f7ff fcac 	bl	80003dc <HAL_GetTick>
 8000a84:	1b80      	subs	r0, r0, r6
 8000a86:	42a8      	cmp	r0, r5
 8000a88:	d801      	bhi.n	8000a8e <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8000a8a:	2d00      	cmp	r5, #0
 8000a8c:	d1ec      	bne.n	8000a68 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8000a8e:	6823      	ldr	r3, [r4, #0]
 8000a90:	695b      	ldr	r3, [r3, #20]
 8000a92:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000a96:	d1e7      	bne.n	8000a68 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8000a9c:	2220      	movs	r2, #32
 8000a9e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000aa2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000aa6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000aa8:	f042 0220 	orr.w	r2, r2, #32
 8000aac:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8000aae:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	e000      	b.n	8000ab8 <I2C_WaitOnTXEFlagUntilTimeout+0x58>
  return HAL_OK;
 8000ab6:	2000      	movs	r0, #0
}
 8000ab8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8000aba:	2001      	movs	r0, #1
 8000abc:	e7fc      	b.n	8000ab8 <I2C_WaitOnTXEFlagUntilTimeout+0x58>

08000abe <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8000abe:	b570      	push	{r4, r5, r6, lr}
 8000ac0:	4604      	mov	r4, r0
 8000ac2:	460d      	mov	r5, r1
 8000ac4:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8000ac6:	6823      	ldr	r3, [r4, #0]
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	f013 0f04 	tst.w	r3, #4
 8000ace:	d121      	bne.n	8000b14 <I2C_WaitOnBTFFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000ad0:	4620      	mov	r0, r4
 8000ad2:	f7ff fe01 	bl	80006d8 <I2C_IsAcknowledgeFailed>
 8000ad6:	b9f8      	cbnz	r0, 8000b18 <I2C_WaitOnBTFFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8000ad8:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8000adc:	d0f3      	beq.n	8000ac6 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000ade:	f7ff fc7d 	bl	80003dc <HAL_GetTick>
 8000ae2:	1b80      	subs	r0, r0, r6
 8000ae4:	42a8      	cmp	r0, r5
 8000ae6:	d801      	bhi.n	8000aec <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8000ae8:	2d00      	cmp	r5, #0
 8000aea:	d1ec      	bne.n	8000ac6 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8000aec:	6823      	ldr	r3, [r4, #0]
 8000aee:	695b      	ldr	r3, [r3, #20]
 8000af0:	f013 0f04 	tst.w	r3, #4
 8000af4:	d1e7      	bne.n	8000ac6 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000af6:	2300      	movs	r3, #0
 8000af8:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8000afa:	2220      	movs	r2, #32
 8000afc:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000b00:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000b04:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000b06:	f042 0220 	orr.w	r2, r2, #32
 8000b0a:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8000b0c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8000b10:	2001      	movs	r0, #1
 8000b12:	e000      	b.n	8000b16 <I2C_WaitOnBTFFlagUntilTimeout+0x58>
  return HAL_OK;
 8000b14:	2000      	movs	r0, #0
}
 8000b16:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8000b18:	2001      	movs	r0, #1
 8000b1a:	e7fc      	b.n	8000b16 <I2C_WaitOnBTFFlagUntilTimeout+0x58>

08000b1c <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8000b1c:	b570      	push	{r4, r5, r6, lr}
 8000b1e:	4604      	mov	r4, r0
 8000b20:	460d      	mov	r5, r1
 8000b22:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8000b24:	e014      	b.n	8000b50 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000b26:	f06f 0210 	mvn.w	r2, #16
 8000b2a:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000b30:	2220      	movs	r2, #32
 8000b32:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000b36:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8000b3a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000b3c:	6422      	str	r2, [r4, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 8000b3e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 8000b42:	2001      	movs	r0, #1
 8000b44:	e025      	b.n	8000b92 <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8000b46:	6823      	ldr	r3, [r4, #0]
 8000b48:	695b      	ldr	r3, [r3, #20]
 8000b4a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8000b4e:	d010      	beq.n	8000b72 <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8000b50:	6823      	ldr	r3, [r4, #0]
 8000b52:	6958      	ldr	r0, [r3, #20]
 8000b54:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8000b58:	d11a      	bne.n	8000b90 <I2C_WaitOnRXNEFlagUntilTimeout+0x74>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8000b5a:	6958      	ldr	r0, [r3, #20]
 8000b5c:	f010 0f10 	tst.w	r0, #16
 8000b60:	d1e1      	bne.n	8000b26 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000b62:	f7ff fc3b 	bl	80003dc <HAL_GetTick>
 8000b66:	1b80      	subs	r0, r0, r6
 8000b68:	42a8      	cmp	r0, r5
 8000b6a:	d8ec      	bhi.n	8000b46 <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
 8000b6c:	2d00      	cmp	r5, #0
 8000b6e:	d1ef      	bne.n	8000b50 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
 8000b70:	e7e9      	b.n	8000b46 <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000b72:	2300      	movs	r3, #0
 8000b74:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8000b76:	2220      	movs	r2, #32
 8000b78:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000b7c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000b80:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000b82:	f042 0220 	orr.w	r2, r2, #32
 8000b86:	6422      	str	r2, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8000b88:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
        return HAL_ERROR;
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	e000      	b.n	8000b92 <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
  return HAL_OK;
 8000b90:	2000      	movs	r0, #0
}
 8000b92:	bd70      	pop	{r4, r5, r6, pc}

08000b94 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8000b94:	2800      	cmp	r0, #0
 8000b96:	f000 80cc 	beq.w	8000d32 <HAL_I2C_Init+0x19e>
{
 8000b9a:	b570      	push	{r4, r5, r6, lr}
 8000b9c:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000b9e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d077      	beq.n	8000c96 <HAL_I2C_Init+0x102>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ba6:	2324      	movs	r3, #36	@ 0x24
 8000ba8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000bac:	6822      	ldr	r2, [r4, #0]
 8000bae:	6813      	ldr	r3, [r2, #0]
 8000bb0:	f023 0301 	bic.w	r3, r3, #1
 8000bb4:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000bb6:	6822      	ldr	r2, [r4, #0]
 8000bb8:	6813      	ldr	r3, [r2, #0]
 8000bba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bbe:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000bc0:	6822      	ldr	r2, [r4, #0]
 8000bc2:	6813      	ldr	r3, [r2, #0]
 8000bc4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000bc8:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000bca:	f000 fe4f 	bl	800186c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000bce:	6862      	ldr	r2, [r4, #4]
 8000bd0:	4b5a      	ldr	r3, [pc, #360]	@ (8000d3c <HAL_I2C_Init+0x1a8>)
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d864      	bhi.n	8000ca0 <HAL_I2C_Init+0x10c>
 8000bd6:	4b5a      	ldr	r3, [pc, #360]	@ (8000d40 <HAL_I2C_Init+0x1ac>)
 8000bd8:	4298      	cmp	r0, r3
 8000bda:	bf8c      	ite	hi
 8000bdc:	2300      	movhi	r3, #0
 8000bde:	2301      	movls	r3, #1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	f040 80a8 	bne.w	8000d36 <HAL_I2C_Init+0x1a2>
  freqrange = I2C_FREQRANGE(pclk1);
 8000be6:	4957      	ldr	r1, [pc, #348]	@ (8000d44 <HAL_I2C_Init+0x1b0>)
 8000be8:	fba1 3100 	umull	r3, r1, r1, r0
 8000bec:	0c8b      	lsrs	r3, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000bee:	6825      	ldr	r5, [r4, #0]
 8000bf0:	686a      	ldr	r2, [r5, #4]
 8000bf2:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8000bf6:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8000bfa:	606a      	str	r2, [r5, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000bfc:	6821      	ldr	r1, [r4, #0]
 8000bfe:	6a0a      	ldr	r2, [r1, #32]
 8000c00:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8000c04:	6866      	ldr	r6, [r4, #4]
 8000c06:	4d4d      	ldr	r5, [pc, #308]	@ (8000d3c <HAL_I2C_Init+0x1a8>)
 8000c08:	42ae      	cmp	r6, r5
 8000c0a:	d84f      	bhi.n	8000cac <HAL_I2C_Init+0x118>
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000c12:	6821      	ldr	r1, [r4, #0]
 8000c14:	69ca      	ldr	r2, [r1, #28]
 8000c16:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8000c1a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8000c1e:	6865      	ldr	r5, [r4, #4]
 8000c20:	4b46      	ldr	r3, [pc, #280]	@ (8000d3c <HAL_I2C_Init+0x1a8>)
 8000c22:	429d      	cmp	r5, r3
 8000c24:	d84c      	bhi.n	8000cc0 <HAL_I2C_Init+0x12c>
 8000c26:	1e43      	subs	r3, r0, #1
 8000c28:	006d      	lsls	r5, r5, #1
 8000c2a:	fbb3 f3f5 	udiv	r3, r3, r5
 8000c2e:	3301      	adds	r3, #1
 8000c30:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8000c34:	4203      	tst	r3, r0
 8000c36:	d078      	beq.n	8000d2a <HAL_I2C_Init+0x196>
 8000c38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c3c:	431a      	orrs	r2, r3
 8000c3e:	61ca      	str	r2, [r1, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000c40:	6821      	ldr	r1, [r4, #0]
 8000c42:	680b      	ldr	r3, [r1, #0]
 8000c44:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000c48:	69e2      	ldr	r2, [r4, #28]
 8000c4a:	6a20      	ldr	r0, [r4, #32]
 8000c4c:	4302      	orrs	r2, r0
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000c52:	6821      	ldr	r1, [r4, #0]
 8000c54:	688b      	ldr	r3, [r1, #8]
 8000c56:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8000c5a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000c5e:	6922      	ldr	r2, [r4, #16]
 8000c60:	68e0      	ldr	r0, [r4, #12]
 8000c62:	4302      	orrs	r2, r0
 8000c64:	4313      	orrs	r3, r2
 8000c66:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000c68:	6821      	ldr	r1, [r4, #0]
 8000c6a:	68cb      	ldr	r3, [r1, #12]
 8000c6c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000c70:	6962      	ldr	r2, [r4, #20]
 8000c72:	69a0      	ldr	r0, [r4, #24]
 8000c74:	4302      	orrs	r2, r0
 8000c76:	4313      	orrs	r3, r2
 8000c78:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8000c7a:	6822      	ldr	r2, [r4, #0]
 8000c7c:	6813      	ldr	r3, [r2, #0]
 8000c7e:	f043 0301 	orr.w	r3, r3, #1
 8000c82:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c84:	2000      	movs	r0, #0
 8000c86:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000c88:	2320      	movs	r3, #32
 8000c8a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000c8e:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c90:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
}
 8000c94:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8000c96:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8000c9a:	f7ff fa97 	bl	80001cc <HAL_I2C_MspInit>
 8000c9e:	e782      	b.n	8000ba6 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000ca0:	4b29      	ldr	r3, [pc, #164]	@ (8000d48 <HAL_I2C_Init+0x1b4>)
 8000ca2:	4298      	cmp	r0, r3
 8000ca4:	bf8c      	ite	hi
 8000ca6:	2300      	movhi	r3, #0
 8000ca8:	2301      	movls	r3, #1
 8000caa:	e799      	b.n	8000be0 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000cac:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8000cb0:	fb05 f303 	mul.w	r3, r5, r3
 8000cb4:	4d25      	ldr	r5, [pc, #148]	@ (8000d4c <HAL_I2C_Init+0x1b8>)
 8000cb6:	fba5 5303 	umull	r5, r3, r5, r3
 8000cba:	099b      	lsrs	r3, r3, #6
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	e7a6      	b.n	8000c0e <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000cc0:	68a6      	ldr	r6, [r4, #8]
 8000cc2:	b9be      	cbnz	r6, 8000cf4 <HAL_I2C_Init+0x160>
 8000cc4:	1e43      	subs	r3, r0, #1
 8000cc6:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8000cca:	fbb3 f3fc 	udiv	r3, r3, ip
 8000cce:	3301      	adds	r3, #1
 8000cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cd4:	fab3 f383 	clz	r3, r3
 8000cd8:	095b      	lsrs	r3, r3, #5
 8000cda:	bb43      	cbnz	r3, 8000d2e <HAL_I2C_Init+0x19a>
 8000cdc:	b9c6      	cbnz	r6, 8000d10 <HAL_I2C_Init+0x17c>
 8000cde:	1e43      	subs	r3, r0, #1
 8000ce0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000ce4:	fbb3 f3f5 	udiv	r3, r3, r5
 8000ce8:	3301      	adds	r3, #1
 8000cea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cf2:	e7a3      	b.n	8000c3c <HAL_I2C_Init+0xa8>
 8000cf4:	1e43      	subs	r3, r0, #1
 8000cf6:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 8000cfa:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8000cfe:	fbb3 f3fc 	udiv	r3, r3, ip
 8000d02:	3301      	adds	r3, #1
 8000d04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d08:	fab3 f383 	clz	r3, r3
 8000d0c:	095b      	lsrs	r3, r3, #5
 8000d0e:	e7e4      	b.n	8000cda <HAL_I2C_Init+0x146>
 8000d10:	1e43      	subs	r3, r0, #1
 8000d12:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8000d16:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8000d1a:	fbb3 f3f5 	udiv	r3, r3, r5
 8000d1e:	3301      	adds	r3, #1
 8000d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000d28:	e788      	b.n	8000c3c <HAL_I2C_Init+0xa8>
 8000d2a:	2304      	movs	r3, #4
 8000d2c:	e786      	b.n	8000c3c <HAL_I2C_Init+0xa8>
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e784      	b.n	8000c3c <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 8000d32:	2001      	movs	r0, #1
}
 8000d34:	4770      	bx	lr
    return HAL_ERROR;
 8000d36:	2001      	movs	r0, #1
 8000d38:	e7ac      	b.n	8000c94 <HAL_I2C_Init+0x100>
 8000d3a:	bf00      	nop
 8000d3c:	000186a0 	.word	0x000186a0
 8000d40:	001e847f 	.word	0x001e847f
 8000d44:	431bde83 	.word	0x431bde83
 8000d48:	003d08ff 	.word	0x003d08ff
 8000d4c:	10624dd3 	.word	0x10624dd3

08000d50 <HAL_I2C_Master_Transmit>:
{
 8000d50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d54:	b085      	sub	sp, #20
 8000d56:	4604      	mov	r4, r0
 8000d58:	460f      	mov	r7, r1
 8000d5a:	4691      	mov	r9, r2
 8000d5c:	4698      	mov	r8, r3
 8000d5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 8000d60:	f7ff fb3c 	bl	80003dc <HAL_GetTick>
 8000d64:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000d66:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
 8000d6a:	b2c0      	uxtb	r0, r0
 8000d6c:	2820      	cmp	r0, #32
 8000d6e:	d004      	beq.n	8000d7a <HAL_I2C_Master_Transmit+0x2a>
    return HAL_BUSY;
 8000d70:	2702      	movs	r7, #2
}
 8000d72:	4638      	mov	r0, r7
 8000d74:	b005      	add	sp, #20
 8000d76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000d7a:	9500      	str	r5, [sp, #0]
 8000d7c:	2319      	movs	r3, #25
 8000d7e:	2201      	movs	r2, #1
 8000d80:	494f      	ldr	r1, [pc, #316]	@ (8000ec0 <HAL_I2C_Master_Transmit+0x170>)
 8000d82:	4620      	mov	r0, r4
 8000d84:	f7ff fcc1 	bl	800070a <I2C_WaitOnFlagUntilTimeout>
 8000d88:	2800      	cmp	r0, #0
 8000d8a:	f040 8092 	bne.w	8000eb2 <HAL_I2C_Master_Transmit+0x162>
    __HAL_LOCK(hi2c);
 8000d8e:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	f000 808f 	beq.w	8000eb6 <HAL_I2C_Master_Transmit+0x166>
 8000d98:	2301      	movs	r3, #1
 8000d9a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000d9e:	6823      	ldr	r3, [r4, #0]
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	f012 0f01 	tst.w	r2, #1
 8000da6:	d103      	bne.n	8000db0 <HAL_I2C_Master_Transmit+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	f042 0201 	orr.w	r2, r2, #1
 8000dae:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000db0:	6822      	ldr	r2, [r4, #0]
 8000db2:	6813      	ldr	r3, [r2, #0]
 8000db4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000db8:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8000dba:	2321      	movs	r3, #33	@ 0x21
 8000dbc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000dc0:	2310      	movs	r3, #16
 8000dc2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8000dca:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8000dce:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000dd2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000dd4:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000dd6:	4b3b      	ldr	r3, [pc, #236]	@ (8000ec4 <HAL_I2C_Master_Transmit+0x174>)
 8000dd8:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000dda:	462b      	mov	r3, r5
 8000ddc:	4632      	mov	r2, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	4620      	mov	r0, r4
 8000de2:	f7ff fd53 	bl	800088c <I2C_MasterRequestWrite>
 8000de6:	4607      	mov	r7, r0
 8000de8:	2800      	cmp	r0, #0
 8000dea:	d166      	bne.n	8000eba <HAL_I2C_Master_Transmit+0x16a>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000dec:	2300      	movs	r3, #0
 8000dee:	9303      	str	r3, [sp, #12]
 8000df0:	6823      	ldr	r3, [r4, #0]
 8000df2:	695a      	ldr	r2, [r3, #20]
 8000df4:	9203      	str	r2, [sp, #12]
 8000df6:	699b      	ldr	r3, [r3, #24]
 8000df8:	9303      	str	r3, [sp, #12]
 8000dfa:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8000dfc:	e011      	b.n	8000e22 <HAL_I2C_Master_Transmit+0xd2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000dfe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000e00:	2b04      	cmp	r3, #4
 8000e02:	d001      	beq.n	8000e08 <HAL_I2C_Master_Transmit+0xb8>
        return HAL_ERROR;
 8000e04:	2701      	movs	r7, #1
 8000e06:	e7b4      	b.n	8000d72 <HAL_I2C_Master_Transmit+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000e08:	6822      	ldr	r2, [r4, #0]
 8000e0a:	6813      	ldr	r3, [r2, #0]
 8000e0c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e10:	6013      	str	r3, [r2, #0]
 8000e12:	e7f7      	b.n	8000e04 <HAL_I2C_Master_Transmit+0xb4>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e14:	462a      	mov	r2, r5
 8000e16:	4631      	mov	r1, r6
 8000e18:	4620      	mov	r0, r4
 8000e1a:	f7ff fe50 	bl	8000abe <I2C_WaitOnBTFFlagUntilTimeout>
 8000e1e:	2800      	cmp	r0, #0
 8000e20:	d12e      	bne.n	8000e80 <HAL_I2C_Master_Transmit+0x130>
    while (hi2c->XferSize > 0U)
 8000e22:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d036      	beq.n	8000e96 <HAL_I2C_Master_Transmit+0x146>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e28:	462a      	mov	r2, r5
 8000e2a:	4631      	mov	r1, r6
 8000e2c:	4620      	mov	r0, r4
 8000e2e:	f7ff fe17 	bl	8000a60 <I2C_WaitOnTXEFlagUntilTimeout>
 8000e32:	2800      	cmp	r0, #0
 8000e34:	d1e3      	bne.n	8000dfe <HAL_I2C_Master_Transmit+0xae>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000e36:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8000e38:	6823      	ldr	r3, [r4, #0]
 8000e3a:	7812      	ldrb	r2, [r2, #0]
 8000e3c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8000e3e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000e40:	1c43      	adds	r3, r0, #1
 8000e42:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8000e44:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8000e46:	b289      	uxth	r1, r1
 8000e48:	3901      	subs	r1, #1
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	8561      	strh	r1, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8000e4e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8000e50:	3b01      	subs	r3, #1
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000e56:	6822      	ldr	r2, [r4, #0]
 8000e58:	6951      	ldr	r1, [r2, #20]
 8000e5a:	f011 0f04 	tst.w	r1, #4
 8000e5e:	d0d9      	beq.n	8000e14 <HAL_I2C_Master_Transmit+0xc4>
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d0d7      	beq.n	8000e14 <HAL_I2C_Master_Transmit+0xc4>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000e64:	7843      	ldrb	r3, [r0, #1]
 8000e66:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8000e68:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8000e6e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	3b01      	subs	r3, #1
 8000e74:	b29b      	uxth	r3, r3
 8000e76:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8000e78:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8000e7a:	3b01      	subs	r3, #1
 8000e7c:	8523      	strh	r3, [r4, #40]	@ 0x28
 8000e7e:	e7c9      	b.n	8000e14 <HAL_I2C_Master_Transmit+0xc4>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000e80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000e82:	2b04      	cmp	r3, #4
 8000e84:	d001      	beq.n	8000e8a <HAL_I2C_Master_Transmit+0x13a>
        return HAL_ERROR;
 8000e86:	2701      	movs	r7, #1
 8000e88:	e773      	b.n	8000d72 <HAL_I2C_Master_Transmit+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000e8a:	6822      	ldr	r2, [r4, #0]
 8000e8c:	6813      	ldr	r3, [r2, #0]
 8000e8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e92:	6013      	str	r3, [r2, #0]
 8000e94:	e7f7      	b.n	8000e86 <HAL_I2C_Master_Transmit+0x136>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000e96:	6822      	ldr	r2, [r4, #0]
 8000e98:	6813      	ldr	r3, [r2, #0]
 8000e9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e9e:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8000ea0:	2320      	movs	r3, #32
 8000ea2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 8000eac:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 8000eb0:	e75f      	b.n	8000d72 <HAL_I2C_Master_Transmit+0x22>
      return HAL_BUSY;
 8000eb2:	2702      	movs	r7, #2
 8000eb4:	e75d      	b.n	8000d72 <HAL_I2C_Master_Transmit+0x22>
    __HAL_LOCK(hi2c);
 8000eb6:	2702      	movs	r7, #2
 8000eb8:	e75b      	b.n	8000d72 <HAL_I2C_Master_Transmit+0x22>
      return HAL_ERROR;
 8000eba:	2701      	movs	r7, #1
 8000ebc:	e759      	b.n	8000d72 <HAL_I2C_Master_Transmit+0x22>
 8000ebe:	bf00      	nop
 8000ec0:	00100002 	.word	0x00100002
 8000ec4:	ffff0000 	.word	0xffff0000

08000ec8 <HAL_I2C_Master_Receive>:
{
 8000ec8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ecc:	b089      	sub	sp, #36	@ 0x24
 8000ece:	4604      	mov	r4, r0
 8000ed0:	460f      	mov	r7, r1
 8000ed2:	4691      	mov	r9, r2
 8000ed4:	4698      	mov	r8, r3
 8000ed6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
  __IO uint32_t count = 0U;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	9307      	str	r3, [sp, #28]
  uint32_t tickstart = HAL_GetTick();
 8000edc:	f7ff fa7e 	bl	80003dc <HAL_GetTick>
 8000ee0:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000ee2:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
 8000ee6:	b2c0      	uxtb	r0, r0
 8000ee8:	2820      	cmp	r0, #32
 8000eea:	d004      	beq.n	8000ef6 <HAL_I2C_Master_Receive+0x2e>
    return HAL_BUSY;
 8000eec:	2702      	movs	r7, #2
}
 8000eee:	4638      	mov	r0, r7
 8000ef0:	b009      	add	sp, #36	@ 0x24
 8000ef2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000ef6:	9500      	str	r5, [sp, #0]
 8000ef8:	2319      	movs	r3, #25
 8000efa:	2201      	movs	r2, #1
 8000efc:	4980      	ldr	r1, [pc, #512]	@ (8001100 <HAL_I2C_Master_Receive+0x238>)
 8000efe:	4620      	mov	r0, r4
 8000f00:	f7ff fc03 	bl	800070a <I2C_WaitOnFlagUntilTimeout>
 8000f04:	2800      	cmp	r0, #0
 8000f06:	f040 817a 	bne.w	80011fe <HAL_I2C_Master_Receive+0x336>
    __HAL_LOCK(hi2c);
 8000f0a:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	f000 8177 	beq.w	8001202 <HAL_I2C_Master_Receive+0x33a>
 8000f14:	2301      	movs	r3, #1
 8000f16:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000f1a:	6823      	ldr	r3, [r4, #0]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	f012 0f01 	tst.w	r2, #1
 8000f22:	d103      	bne.n	8000f2c <HAL_I2C_Master_Receive+0x64>
      __HAL_I2C_ENABLE(hi2c);
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	f042 0201 	orr.w	r2, r2, #1
 8000f2a:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000f2c:	6822      	ldr	r2, [r4, #0]
 8000f2e:	6813      	ldr	r3, [r2, #0]
 8000f30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000f34:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8000f36:	2322      	movs	r3, #34	@ 0x22
 8000f38:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000f3c:	2310      	movs	r3, #16
 8000f3e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000f42:	2300      	movs	r3, #0
 8000f44:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8000f46:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8000f4a:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000f4e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000f50:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000f52:	4b6c      	ldr	r3, [pc, #432]	@ (8001104 <HAL_I2C_Master_Receive+0x23c>)
 8000f54:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000f56:	462b      	mov	r3, r5
 8000f58:	4632      	mov	r2, r6
 8000f5a:	4639      	mov	r1, r7
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	f7ff fcef 	bl	8000940 <I2C_MasterRequestRead>
 8000f62:	4607      	mov	r7, r0
 8000f64:	2800      	cmp	r0, #0
 8000f66:	f040 814e 	bne.w	8001206 <HAL_I2C_Master_Receive+0x33e>
    if (hi2c->XferSize == 0U)
 8000f6a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8000f6c:	b95b      	cbnz	r3, 8000f86 <HAL_I2C_Master_Receive+0xbe>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000f6e:	9303      	str	r3, [sp, #12]
 8000f70:	6823      	ldr	r3, [r4, #0]
 8000f72:	695a      	ldr	r2, [r3, #20]
 8000f74:	9203      	str	r2, [sp, #12]
 8000f76:	699a      	ldr	r2, [r3, #24]
 8000f78:	9203      	str	r2, [sp, #12]
 8000f7a:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	e0f3      	b.n	800116e <HAL_I2C_Master_Receive+0x2a6>
    else if (hi2c->XferSize == 1U)
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d00f      	beq.n	8000faa <HAL_I2C_Master_Receive+0xe2>
    else if (hi2c->XferSize == 2U)
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d021      	beq.n	8000fd2 <HAL_I2C_Master_Receive+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8000f8e:	6822      	ldr	r2, [r4, #0]
 8000f90:	6813      	ldr	r3, [r2, #0]
 8000f92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f96:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000f98:	2300      	movs	r3, #0
 8000f9a:	9306      	str	r3, [sp, #24]
 8000f9c:	6823      	ldr	r3, [r4, #0]
 8000f9e:	695a      	ldr	r2, [r3, #20]
 8000fa0:	9206      	str	r2, [sp, #24]
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	9306      	str	r3, [sp, #24]
 8000fa6:	9b06      	ldr	r3, [sp, #24]
 8000fa8:	e0e1      	b.n	800116e <HAL_I2C_Master_Receive+0x2a6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8000faa:	6822      	ldr	r2, [r4, #0]
 8000fac:	6813      	ldr	r3, [r2, #0]
 8000fae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000fb2:	6013      	str	r3, [r2, #0]
 8000fb4:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	9304      	str	r3, [sp, #16]
 8000fba:	6823      	ldr	r3, [r4, #0]
 8000fbc:	695a      	ldr	r2, [r3, #20]
 8000fbe:	9204      	str	r2, [sp, #16]
 8000fc0:	699a      	ldr	r2, [r3, #24]
 8000fc2:	9204      	str	r2, [sp, #16]
 8000fc4:	9a04      	ldr	r2, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000fcc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000fce:	b662      	cpsie	i
}
 8000fd0:	e0cd      	b.n	800116e <HAL_I2C_Master_Receive+0x2a6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000fd2:	6822      	ldr	r2, [r4, #0]
 8000fd4:	6813      	ldr	r3, [r2, #0]
 8000fd6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fda:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000fdc:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000fde:	2300      	movs	r3, #0
 8000fe0:	9305      	str	r3, [sp, #20]
 8000fe2:	6823      	ldr	r3, [r4, #0]
 8000fe4:	695a      	ldr	r2, [r3, #20]
 8000fe6:	9205      	str	r2, [sp, #20]
 8000fe8:	699a      	ldr	r2, [r3, #24]
 8000fea:	9205      	str	r2, [sp, #20]
 8000fec:	9a05      	ldr	r2, [sp, #20]
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000ff4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000ff6:	b662      	cpsie	i
}
 8000ff8:	e0b9      	b.n	800116e <HAL_I2C_Master_Receive+0x2a6>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000ffa:	462a      	mov	r2, r5
 8000ffc:	4631      	mov	r1, r6
 8000ffe:	4620      	mov	r0, r4
 8001000:	f7ff fd8c 	bl	8000b1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001004:	2800      	cmp	r0, #0
 8001006:	f040 8100 	bne.w	800120a <HAL_I2C_Master_Receive+0x342>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800100a:	6823      	ldr	r3, [r4, #0]
 800100c:	691a      	ldr	r2, [r3, #16]
 800100e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001010:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001012:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001014:	3301      	adds	r3, #1
 8001016:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8001018:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800101a:	3b01      	subs	r3, #1
 800101c:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 800101e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001020:	b29b      	uxth	r3, r3
 8001022:	3b01      	subs	r3, #1
 8001024:	b29b      	uxth	r3, r3
 8001026:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8001028:	e0a1      	b.n	800116e <HAL_I2C_Master_Receive+0x2a6>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800102a:	9500      	str	r5, [sp, #0]
 800102c:	4633      	mov	r3, r6
 800102e:	2200      	movs	r2, #0
 8001030:	4935      	ldr	r1, [pc, #212]	@ (8001108 <HAL_I2C_Master_Receive+0x240>)
 8001032:	4620      	mov	r0, r4
 8001034:	f7ff fb69 	bl	800070a <I2C_WaitOnFlagUntilTimeout>
 8001038:	2800      	cmp	r0, #0
 800103a:	f040 80ea 	bne.w	8001212 <HAL_I2C_Master_Receive+0x34a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800103e:	6822      	ldr	r2, [r4, #0]
 8001040:	6813      	ldr	r3, [r2, #0]
 8001042:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001046:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001048:	b672      	cpsid	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800104a:	6823      	ldr	r3, [r4, #0]
 800104c:	691a      	ldr	r2, [r3, #16]
 800104e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001050:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001052:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001054:	3301      	adds	r3, #1
 8001056:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8001058:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800105a:	3b01      	subs	r3, #1
 800105c:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 800105e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001060:	b29b      	uxth	r3, r3
 8001062:	3b01      	subs	r3, #1
 8001064:	b29b      	uxth	r3, r3
 8001066:	8563      	strh	r3, [r4, #42]	@ 0x2a
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001068:	4b28      	ldr	r3, [pc, #160]	@ (800110c <HAL_I2C_Master_Receive+0x244>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	08db      	lsrs	r3, r3, #3
 800106e:	4a28      	ldr	r2, [pc, #160]	@ (8001110 <HAL_I2C_Master_Receive+0x248>)
 8001070:	fba2 2303 	umull	r2, r3, r2, r3
 8001074:	0a1b      	lsrs	r3, r3, #8
 8001076:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800107a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800107e:	9307      	str	r3, [sp, #28]
            count--;
 8001080:	9907      	ldr	r1, [sp, #28]
 8001082:	3901      	subs	r1, #1
 8001084:	9107      	str	r1, [sp, #28]
            if (count == 0U)
 8001086:	9907      	ldr	r1, [sp, #28]
 8001088:	2900      	cmp	r1, #0
 800108a:	d028      	beq.n	80010de <HAL_I2C_Master_Receive+0x216>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800108c:	6823      	ldr	r3, [r4, #0]
 800108e:	695a      	ldr	r2, [r3, #20]
 8001090:	f012 0f04 	tst.w	r2, #4
 8001094:	d0f4      	beq.n	8001080 <HAL_I2C_Master_Receive+0x1b8>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800109c:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800109e:	6823      	ldr	r3, [r4, #0]
 80010a0:	691a      	ldr	r2, [r3, #16]
 80010a2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80010a4:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80010a6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80010a8:	3301      	adds	r3, #1
 80010aa:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80010ac:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80010ae:	3b01      	subs	r3, #1
 80010b0:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80010b2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	3b01      	subs	r3, #1
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	8563      	strh	r3, [r4, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80010bc:	b662      	cpsie	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80010be:	6823      	ldr	r3, [r4, #0]
 80010c0:	691a      	ldr	r2, [r3, #16]
 80010c2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80010c4:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80010c6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80010c8:	3301      	adds	r3, #1
 80010ca:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80010cc:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80010ce:	3b01      	subs	r3, #1
 80010d0:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80010d2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	3b01      	subs	r3, #1
 80010d8:	b29b      	uxth	r3, r3
 80010da:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80010dc:	e047      	b.n	800116e <HAL_I2C_Master_Receive+0x2a6>
              hi2c->PreviousState       = I2C_STATE_NONE;
 80010de:	2300      	movs	r3, #0
 80010e0:	6323      	str	r3, [r4, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80010e2:	2220      	movs	r2, #32
 80010e4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80010e8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80010ec:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80010ee:	f042 0220 	orr.w	r2, r2, #32
 80010f2:	6422      	str	r2, [r4, #64]	@ 0x40
 80010f4:	b662      	cpsie	i
              __HAL_UNLOCK(hi2c);
 80010f6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
              return HAL_ERROR;
 80010fa:	2701      	movs	r7, #1
 80010fc:	e6f7      	b.n	8000eee <HAL_I2C_Master_Receive+0x26>
 80010fe:	bf00      	nop
 8001100:	00100002 	.word	0x00100002
 8001104:	ffff0000 	.word	0xffff0000
 8001108:	00010004 	.word	0x00010004
 800110c:	20000008 	.word	0x20000008
 8001110:	14f8b589 	.word	0x14f8b589
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001114:	462a      	mov	r2, r5
 8001116:	4631      	mov	r1, r6
 8001118:	4620      	mov	r0, r4
 800111a:	f7ff fcff 	bl	8000b1c <I2C_WaitOnRXNEFlagUntilTimeout>
 800111e:	2800      	cmp	r0, #0
 8001120:	d179      	bne.n	8001216 <HAL_I2C_Master_Receive+0x34e>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001122:	6823      	ldr	r3, [r4, #0]
 8001124:	691a      	ldr	r2, [r3, #16]
 8001126:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001128:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800112a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800112c:	3301      	adds	r3, #1
 800112e:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferSize--;
 8001130:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8001132:	3a01      	subs	r2, #1
 8001134:	b292      	uxth	r2, r2
 8001136:	8522      	strh	r2, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8001138:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800113a:	b29b      	uxth	r3, r3
 800113c:	3b01      	subs	r3, #1
 800113e:	b29b      	uxth	r3, r3
 8001140:	8563      	strh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001142:	6823      	ldr	r3, [r4, #0]
 8001144:	6959      	ldr	r1, [r3, #20]
 8001146:	f011 0f04 	tst.w	r1, #4
 800114a:	d010      	beq.n	800116e <HAL_I2C_Master_Receive+0x2a6>
          if (hi2c->XferSize == 3U)
 800114c:	2a03      	cmp	r2, #3
 800114e:	d048      	beq.n	80011e2 <HAL_I2C_Master_Receive+0x31a>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001150:	6823      	ldr	r3, [r4, #0]
 8001152:	691a      	ldr	r2, [r3, #16]
 8001154:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001156:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001158:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800115a:	3301      	adds	r3, #1
 800115c:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 800115e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8001160:	3b01      	subs	r3, #1
 8001162:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8001164:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001166:	b29b      	uxth	r3, r3
 8001168:	3b01      	subs	r3, #1
 800116a:	b29b      	uxth	r3, r3
 800116c:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800116e:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 8001170:	2900      	cmp	r1, #0
 8001172:	d03b      	beq.n	80011ec <HAL_I2C_Master_Receive+0x324>
      if (hi2c->XferSize <= 3U)
 8001174:	2903      	cmp	r1, #3
 8001176:	d8cd      	bhi.n	8001114 <HAL_I2C_Master_Receive+0x24c>
        if (hi2c->XferSize == 1U)
 8001178:	2901      	cmp	r1, #1
 800117a:	f43f af3e 	beq.w	8000ffa <HAL_I2C_Master_Receive+0x132>
        else if (hi2c->XferSize == 2U)
 800117e:	2902      	cmp	r1, #2
 8001180:	f47f af53 	bne.w	800102a <HAL_I2C_Master_Receive+0x162>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001184:	9500      	str	r5, [sp, #0]
 8001186:	4633      	mov	r3, r6
 8001188:	2200      	movs	r2, #0
 800118a:	4924      	ldr	r1, [pc, #144]	@ (800121c <HAL_I2C_Master_Receive+0x354>)
 800118c:	4620      	mov	r0, r4
 800118e:	f7ff fabc 	bl	800070a <I2C_WaitOnFlagUntilTimeout>
 8001192:	2800      	cmp	r0, #0
 8001194:	d13b      	bne.n	800120e <HAL_I2C_Master_Receive+0x346>
  __ASM volatile ("cpsid i" : : : "memory");
 8001196:	b672      	cpsid	i
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001198:	6822      	ldr	r2, [r4, #0]
 800119a:	6813      	ldr	r3, [r2, #0]
 800119c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011a0:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80011a2:	6823      	ldr	r3, [r4, #0]
 80011a4:	691a      	ldr	r2, [r3, #16]
 80011a6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80011a8:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80011aa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80011ac:	3301      	adds	r3, #1
 80011ae:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80011b0:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80011b2:	3b01      	subs	r3, #1
 80011b4:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80011b6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	3b01      	subs	r3, #1
 80011bc:	b29b      	uxth	r3, r3
 80011be:	8563      	strh	r3, [r4, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80011c0:	b662      	cpsie	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80011c2:	6823      	ldr	r3, [r4, #0]
 80011c4:	691a      	ldr	r2, [r3, #16]
 80011c6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80011c8:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80011ca:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80011cc:	3301      	adds	r3, #1
 80011ce:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80011d0:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80011d2:	3b01      	subs	r3, #1
 80011d4:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80011d6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80011d8:	b29b      	uxth	r3, r3
 80011da:	3b01      	subs	r3, #1
 80011dc:	b29b      	uxth	r3, r3
 80011de:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80011e0:	e7c5      	b.n	800116e <HAL_I2C_Master_Receive+0x2a6>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	e7b1      	b.n	8001150 <HAL_I2C_Master_Receive+0x288>
    hi2c->State = HAL_I2C_STATE_READY;
 80011ec:	2320      	movs	r3, #32
 80011ee:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 80011f8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 80011fc:	e677      	b.n	8000eee <HAL_I2C_Master_Receive+0x26>
      return HAL_BUSY;
 80011fe:	2702      	movs	r7, #2
 8001200:	e675      	b.n	8000eee <HAL_I2C_Master_Receive+0x26>
    __HAL_LOCK(hi2c);
 8001202:	2702      	movs	r7, #2
 8001204:	e673      	b.n	8000eee <HAL_I2C_Master_Receive+0x26>
      return HAL_ERROR;
 8001206:	2701      	movs	r7, #1
 8001208:	e671      	b.n	8000eee <HAL_I2C_Master_Receive+0x26>
            return HAL_ERROR;
 800120a:	2701      	movs	r7, #1
 800120c:	e66f      	b.n	8000eee <HAL_I2C_Master_Receive+0x26>
            return HAL_ERROR;
 800120e:	2701      	movs	r7, #1
 8001210:	e66d      	b.n	8000eee <HAL_I2C_Master_Receive+0x26>
            return HAL_ERROR;
 8001212:	2701      	movs	r7, #1
 8001214:	e66b      	b.n	8000eee <HAL_I2C_Master_Receive+0x26>
          return HAL_ERROR;
 8001216:	2701      	movs	r7, #1
 8001218:	e669      	b.n	8000eee <HAL_I2C_Master_Receive+0x26>
 800121a:	bf00      	nop
 800121c:	00010004 	.word	0x00010004

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001222:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <HAL_MspInit+0x3c>)
 8001224:	699a      	ldr	r2, [r3, #24]
 8001226:	f042 0201 	orr.w	r2, r2, #1
 800122a:	619a      	str	r2, [r3, #24]
 800122c:	699a      	ldr	r2, [r3, #24]
 800122e:	f002 0201 	and.w	r2, r2, #1
 8001232:	9200      	str	r2, [sp, #0]
 8001234:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001236:	69da      	ldr	r2, [r3, #28]
 8001238:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800123c:	61da      	str	r2, [r3, #28]
 800123e:	69db      	ldr	r3, [r3, #28]
 8001240:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001244:	9301      	str	r3, [sp, #4]
 8001246:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001248:	4a05      	ldr	r2, [pc, #20]	@ (8001260 <HAL_MspInit+0x40>)
 800124a:	6853      	ldr	r3, [r2, #4]
 800124c:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001250:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001254:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001256:	b002      	add	sp, #8
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40021000 	.word	0x40021000
 8001260:	40010000 	.word	0x40010000

08001264 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001264:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001266:	4b08      	ldr	r3, [pc, #32]	@ (8001288 <RCC_Delay+0x24>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a08      	ldr	r2, [pc, #32]	@ (800128c <RCC_Delay+0x28>)
 800126c:	fba2 2303 	umull	r2, r3, r2, r3
 8001270:	0a5b      	lsrs	r3, r3, #9
 8001272:	fb00 f303 	mul.w	r3, r0, r3
 8001276:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001278:	bf00      	nop
  }
  while (Delay --);
 800127a:	9b01      	ldr	r3, [sp, #4]
 800127c:	1e5a      	subs	r2, r3, #1
 800127e:	9201      	str	r2, [sp, #4]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1f9      	bne.n	8001278 <RCC_Delay+0x14>
}
 8001284:	b002      	add	sp, #8
 8001286:	4770      	bx	lr
 8001288:	20000008 	.word	0x20000008
 800128c:	10624dd3 	.word	0x10624dd3

08001290 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8001290:	2800      	cmp	r0, #0
 8001292:	f000 81f1 	beq.w	8001678 <HAL_RCC_OscConfig+0x3e8>
{
 8001296:	b570      	push	{r4, r5, r6, lr}
 8001298:	b082      	sub	sp, #8
 800129a:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800129c:	6803      	ldr	r3, [r0, #0]
 800129e:	f013 0f01 	tst.w	r3, #1
 80012a2:	d02c      	beq.n	80012fe <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012a4:	4b99      	ldr	r3, [pc, #612]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 030c 	and.w	r3, r3, #12
 80012ac:	2b04      	cmp	r3, #4
 80012ae:	d01d      	beq.n	80012ec <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012b0:	4b96      	ldr	r3, [pc, #600]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f003 030c 	and.w	r3, r3, #12
 80012b8:	2b08      	cmp	r3, #8
 80012ba:	d012      	beq.n	80012e2 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012bc:	6863      	ldr	r3, [r4, #4]
 80012be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012c2:	d041      	beq.n	8001348 <HAL_RCC_OscConfig+0xb8>
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d155      	bne.n	8001374 <HAL_RCC_OscConfig+0xe4>
 80012c8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80012cc:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	e037      	b.n	8001352 <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012e2:	4b8a      	ldr	r3, [pc, #552]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80012ea:	d0e7      	beq.n	80012bc <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ec:	4b87      	ldr	r3, [pc, #540]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80012f4:	d003      	beq.n	80012fe <HAL_RCC_OscConfig+0x6e>
 80012f6:	6863      	ldr	r3, [r4, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f000 81bf 	beq.w	800167c <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012fe:	6823      	ldr	r3, [r4, #0]
 8001300:	f013 0f02 	tst.w	r3, #2
 8001304:	d075      	beq.n	80013f2 <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001306:	4b81      	ldr	r3, [pc, #516]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f013 0f0c 	tst.w	r3, #12
 800130e:	d05f      	beq.n	80013d0 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001310:	4b7e      	ldr	r3, [pc, #504]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f003 030c 	and.w	r3, r3, #12
 8001318:	2b08      	cmp	r3, #8
 800131a:	d054      	beq.n	80013c6 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800131c:	6923      	ldr	r3, [r4, #16]
 800131e:	2b00      	cmp	r3, #0
 8001320:	f000 808a 	beq.w	8001438 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8001324:	4b7a      	ldr	r3, [pc, #488]	@ (8001510 <HAL_RCC_OscConfig+0x280>)
 8001326:	2201      	movs	r2, #1
 8001328:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800132a:	f7ff f857 	bl	80003dc <HAL_GetTick>
 800132e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001330:	4b76      	ldr	r3, [pc, #472]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f013 0f02 	tst.w	r3, #2
 8001338:	d175      	bne.n	8001426 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800133a:	f7ff f84f 	bl	80003dc <HAL_GetTick>
 800133e:	1b40      	subs	r0, r0, r5
 8001340:	2802      	cmp	r0, #2
 8001342:	d9f5      	bls.n	8001330 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8001344:	2003      	movs	r0, #3
 8001346:	e19e      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001348:	4a70      	ldr	r2, [pc, #448]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 800134a:	6813      	ldr	r3, [r2, #0]
 800134c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001350:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001352:	6863      	ldr	r3, [r4, #4]
 8001354:	b343      	cbz	r3, 80013a8 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8001356:	f7ff f841 	bl	80003dc <HAL_GetTick>
 800135a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135c:	4b6b      	ldr	r3, [pc, #428]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001364:	d1cb      	bne.n	80012fe <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001366:	f7ff f839 	bl	80003dc <HAL_GetTick>
 800136a:	1b40      	subs	r0, r0, r5
 800136c:	2864      	cmp	r0, #100	@ 0x64
 800136e:	d9f5      	bls.n	800135c <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8001370:	2003      	movs	r0, #3
 8001372:	e188      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001374:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001378:	d009      	beq.n	800138e <HAL_RCC_OscConfig+0xfe>
 800137a:	4b64      	ldr	r3, [pc, #400]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	e7e1      	b.n	8001352 <HAL_RCC_OscConfig+0xc2>
 800138e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001392:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	e7d4      	b.n	8001352 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80013a8:	f7ff f818 	bl	80003dc <HAL_GetTick>
 80013ac:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ae:	4b57      	ldr	r3, [pc, #348]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80013b6:	d0a2      	beq.n	80012fe <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013b8:	f7ff f810 	bl	80003dc <HAL_GetTick>
 80013bc:	1b40      	subs	r0, r0, r5
 80013be:	2864      	cmp	r0, #100	@ 0x64
 80013c0:	d9f5      	bls.n	80013ae <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 80013c2:	2003      	movs	r0, #3
 80013c4:	e15f      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013c6:	4b51      	ldr	r3, [pc, #324]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80013ce:	d1a5      	bne.n	800131c <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013d0:	4b4e      	ldr	r3, [pc, #312]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f013 0f02 	tst.w	r3, #2
 80013d8:	d003      	beq.n	80013e2 <HAL_RCC_OscConfig+0x152>
 80013da:	6923      	ldr	r3, [r4, #16]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	f040 814f 	bne.w	8001680 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e2:	4a4a      	ldr	r2, [pc, #296]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 80013e4:	6813      	ldr	r3, [r2, #0]
 80013e6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80013ea:	6961      	ldr	r1, [r4, #20]
 80013ec:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80013f0:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013f2:	6823      	ldr	r3, [r4, #0]
 80013f4:	f013 0f08 	tst.w	r3, #8
 80013f8:	d033      	beq.n	8001462 <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013fa:	69a3      	ldr	r3, [r4, #24]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d05c      	beq.n	80014ba <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8001400:	4b43      	ldr	r3, [pc, #268]	@ (8001510 <HAL_RCC_OscConfig+0x280>)
 8001402:	2201      	movs	r2, #1
 8001404:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8001408:	f7fe ffe8 	bl	80003dc <HAL_GetTick>
 800140c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800140e:	4b3f      	ldr	r3, [pc, #252]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 8001410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001412:	f013 0f02 	tst.w	r3, #2
 8001416:	d121      	bne.n	800145c <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001418:	f7fe ffe0 	bl	80003dc <HAL_GetTick>
 800141c:	1b40      	subs	r0, r0, r5
 800141e:	2802      	cmp	r0, #2
 8001420:	d9f5      	bls.n	800140e <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 8001422:	2003      	movs	r0, #3
 8001424:	e12f      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001426:	4a39      	ldr	r2, [pc, #228]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 8001428:	6813      	ldr	r3, [r2, #0]
 800142a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800142e:	6961      	ldr	r1, [r4, #20]
 8001430:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001434:	6013      	str	r3, [r2, #0]
 8001436:	e7dc      	b.n	80013f2 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8001438:	4b35      	ldr	r3, [pc, #212]	@ (8001510 <HAL_RCC_OscConfig+0x280>)
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800143e:	f7fe ffcd 	bl	80003dc <HAL_GetTick>
 8001442:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001444:	4b31      	ldr	r3, [pc, #196]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f013 0f02 	tst.w	r3, #2
 800144c:	d0d1      	beq.n	80013f2 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800144e:	f7fe ffc5 	bl	80003dc <HAL_GetTick>
 8001452:	1b40      	subs	r0, r0, r5
 8001454:	2802      	cmp	r0, #2
 8001456:	d9f5      	bls.n	8001444 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8001458:	2003      	movs	r0, #3
 800145a:	e114      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 800145c:	2001      	movs	r0, #1
 800145e:	f7ff ff01 	bl	8001264 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001462:	6823      	ldr	r3, [r4, #0]
 8001464:	f013 0f04 	tst.w	r3, #4
 8001468:	f000 8096 	beq.w	8001598 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800146c:	4b27      	ldr	r3, [pc, #156]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 800146e:	69db      	ldr	r3, [r3, #28]
 8001470:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001474:	d134      	bne.n	80014e0 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001476:	4b25      	ldr	r3, [pc, #148]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 8001478:	69da      	ldr	r2, [r3, #28]
 800147a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800147e:	61da      	str	r2, [r3, #28]
 8001480:	69db      	ldr	r3, [r3, #28]
 8001482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001486:	9301      	str	r3, [sp, #4]
 8001488:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800148a:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800148c:	4b21      	ldr	r3, [pc, #132]	@ (8001514 <HAL_RCC_OscConfig+0x284>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001494:	d026      	beq.n	80014e4 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001496:	68e3      	ldr	r3, [r4, #12]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d03d      	beq.n	8001518 <HAL_RCC_OscConfig+0x288>
 800149c:	2b00      	cmp	r3, #0
 800149e:	d153      	bne.n	8001548 <HAL_RCC_OscConfig+0x2b8>
 80014a0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80014a4:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80014a8:	6a1a      	ldr	r2, [r3, #32]
 80014aa:	f022 0201 	bic.w	r2, r2, #1
 80014ae:	621a      	str	r2, [r3, #32]
 80014b0:	6a1a      	ldr	r2, [r3, #32]
 80014b2:	f022 0204 	bic.w	r2, r2, #4
 80014b6:	621a      	str	r2, [r3, #32]
 80014b8:	e033      	b.n	8001522 <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 80014ba:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <HAL_RCC_OscConfig+0x280>)
 80014bc:	2200      	movs	r2, #0
 80014be:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80014c2:	f7fe ff8b 	bl	80003dc <HAL_GetTick>
 80014c6:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c8:	4b10      	ldr	r3, [pc, #64]	@ (800150c <HAL_RCC_OscConfig+0x27c>)
 80014ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014cc:	f013 0f02 	tst.w	r3, #2
 80014d0:	d0c7      	beq.n	8001462 <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014d2:	f7fe ff83 	bl	80003dc <HAL_GetTick>
 80014d6:	1b40      	subs	r0, r0, r5
 80014d8:	2802      	cmp	r0, #2
 80014da:	d9f5      	bls.n	80014c8 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 80014dc:	2003      	movs	r0, #3
 80014de:	e0d2      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 80014e0:	2500      	movs	r5, #0
 80014e2:	e7d3      	b.n	800148c <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001514 <HAL_RCC_OscConfig+0x284>)
 80014e6:	6813      	ldr	r3, [r2, #0]
 80014e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014ec:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80014ee:	f7fe ff75 	bl	80003dc <HAL_GetTick>
 80014f2:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f4:	4b07      	ldr	r3, [pc, #28]	@ (8001514 <HAL_RCC_OscConfig+0x284>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80014fc:	d1cb      	bne.n	8001496 <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014fe:	f7fe ff6d 	bl	80003dc <HAL_GetTick>
 8001502:	1b80      	subs	r0, r0, r6
 8001504:	2864      	cmp	r0, #100	@ 0x64
 8001506:	d9f5      	bls.n	80014f4 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8001508:	2003      	movs	r0, #3
 800150a:	e0bc      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
 800150c:	40021000 	.word	0x40021000
 8001510:	42420000 	.word	0x42420000
 8001514:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001518:	4a5f      	ldr	r2, [pc, #380]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 800151a:	6a13      	ldr	r3, [r2, #32]
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001522:	68e3      	ldr	r3, [r4, #12]
 8001524:	b333      	cbz	r3, 8001574 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8001526:	f7fe ff59 	bl	80003dc <HAL_GetTick>
 800152a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800152c:	4b5a      	ldr	r3, [pc, #360]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	f013 0f02 	tst.w	r3, #2
 8001534:	d12f      	bne.n	8001596 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001536:	f7fe ff51 	bl	80003dc <HAL_GetTick>
 800153a:	1b80      	subs	r0, r0, r6
 800153c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001540:	4298      	cmp	r0, r3
 8001542:	d9f3      	bls.n	800152c <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8001544:	2003      	movs	r0, #3
 8001546:	e09e      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001548:	2b05      	cmp	r3, #5
 800154a:	d009      	beq.n	8001560 <HAL_RCC_OscConfig+0x2d0>
 800154c:	4b52      	ldr	r3, [pc, #328]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 800154e:	6a1a      	ldr	r2, [r3, #32]
 8001550:	f022 0201 	bic.w	r2, r2, #1
 8001554:	621a      	str	r2, [r3, #32]
 8001556:	6a1a      	ldr	r2, [r3, #32]
 8001558:	f022 0204 	bic.w	r2, r2, #4
 800155c:	621a      	str	r2, [r3, #32]
 800155e:	e7e0      	b.n	8001522 <HAL_RCC_OscConfig+0x292>
 8001560:	4b4d      	ldr	r3, [pc, #308]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 8001562:	6a1a      	ldr	r2, [r3, #32]
 8001564:	f042 0204 	orr.w	r2, r2, #4
 8001568:	621a      	str	r2, [r3, #32]
 800156a:	6a1a      	ldr	r2, [r3, #32]
 800156c:	f042 0201 	orr.w	r2, r2, #1
 8001570:	621a      	str	r2, [r3, #32]
 8001572:	e7d6      	b.n	8001522 <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8001574:	f7fe ff32 	bl	80003dc <HAL_GetTick>
 8001578:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800157a:	4b47      	ldr	r3, [pc, #284]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	f013 0f02 	tst.w	r3, #2
 8001582:	d008      	beq.n	8001596 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001584:	f7fe ff2a 	bl	80003dc <HAL_GetTick>
 8001588:	1b80      	subs	r0, r0, r6
 800158a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800158e:	4298      	cmp	r0, r3
 8001590:	d9f3      	bls.n	800157a <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8001592:	2003      	movs	r0, #3
 8001594:	e077      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8001596:	b9e5      	cbnz	r5, 80015d2 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001598:	69e3      	ldr	r3, [r4, #28]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d072      	beq.n	8001684 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800159e:	4a3e      	ldr	r2, [pc, #248]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 80015a0:	6852      	ldr	r2, [r2, #4]
 80015a2:	f002 020c 	and.w	r2, r2, #12
 80015a6:	2a08      	cmp	r2, #8
 80015a8:	d056      	beq.n	8001658 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d017      	beq.n	80015de <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 80015ae:	4b3b      	ldr	r3, [pc, #236]	@ (800169c <HAL_RCC_OscConfig+0x40c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80015b4:	f7fe ff12 	bl	80003dc <HAL_GetTick>
 80015b8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ba:	4b37      	ldr	r3, [pc, #220]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80015c2:	d047      	beq.n	8001654 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015c4:	f7fe ff0a 	bl	80003dc <HAL_GetTick>
 80015c8:	1b00      	subs	r0, r0, r4
 80015ca:	2802      	cmp	r0, #2
 80015cc:	d9f5      	bls.n	80015ba <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 80015ce:	2003      	movs	r0, #3
 80015d0:	e059      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80015d2:	4a31      	ldr	r2, [pc, #196]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 80015d4:	69d3      	ldr	r3, [r2, #28]
 80015d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015da:	61d3      	str	r3, [r2, #28]
 80015dc:	e7dc      	b.n	8001598 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 80015de:	4b2f      	ldr	r3, [pc, #188]	@ (800169c <HAL_RCC_OscConfig+0x40c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80015e4:	f7fe fefa 	bl	80003dc <HAL_GetTick>
 80015e8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80015f2:	d006      	beq.n	8001602 <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015f4:	f7fe fef2 	bl	80003dc <HAL_GetTick>
 80015f8:	1b40      	subs	r0, r0, r5
 80015fa:	2802      	cmp	r0, #2
 80015fc:	d9f5      	bls.n	80015ea <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 80015fe:	2003      	movs	r0, #3
 8001600:	e041      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001602:	6a23      	ldr	r3, [r4, #32]
 8001604:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001608:	d01a      	beq.n	8001640 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800160a:	4923      	ldr	r1, [pc, #140]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 800160c:	684b      	ldr	r3, [r1, #4]
 800160e:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 8001612:	6a22      	ldr	r2, [r4, #32]
 8001614:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001616:	4302      	orrs	r2, r0
 8001618:	4313      	orrs	r3, r2
 800161a:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 800161c:	4b1f      	ldr	r3, [pc, #124]	@ (800169c <HAL_RCC_OscConfig+0x40c>)
 800161e:	2201      	movs	r2, #1
 8001620:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001622:	f7fe fedb 	bl	80003dc <HAL_GetTick>
 8001626:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001628:	4b1b      	ldr	r3, [pc, #108]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001630:	d10e      	bne.n	8001650 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001632:	f7fe fed3 	bl	80003dc <HAL_GetTick>
 8001636:	1b00      	subs	r0, r0, r4
 8001638:	2802      	cmp	r0, #2
 800163a:	d9f5      	bls.n	8001628 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 800163c:	2003      	movs	r0, #3
 800163e:	e022      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001640:	4a15      	ldr	r2, [pc, #84]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 8001642:	6853      	ldr	r3, [r2, #4]
 8001644:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001648:	68a1      	ldr	r1, [r4, #8]
 800164a:	430b      	orrs	r3, r1
 800164c:	6053      	str	r3, [r2, #4]
 800164e:	e7dc      	b.n	800160a <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8001650:	2000      	movs	r0, #0
 8001652:	e018      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
 8001654:	2000      	movs	r0, #0
 8001656:	e016      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001658:	2b01      	cmp	r3, #1
 800165a:	d016      	beq.n	800168a <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 800165c:	4b0e      	ldr	r3, [pc, #56]	@ (8001698 <HAL_RCC_OscConfig+0x408>)
 800165e:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001660:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8001664:	6a22      	ldr	r2, [r4, #32]
 8001666:	4291      	cmp	r1, r2
 8001668:	d111      	bne.n	800168e <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800166a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800166e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001670:	4293      	cmp	r3, r2
 8001672:	d10e      	bne.n	8001692 <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8001674:	2000      	movs	r0, #0
 8001676:	e006      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8001678:	2001      	movs	r0, #1
}
 800167a:	4770      	bx	lr
        return HAL_ERROR;
 800167c:	2001      	movs	r0, #1
 800167e:	e002      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8001680:	2001      	movs	r0, #1
 8001682:	e000      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8001684:	2000      	movs	r0, #0
}
 8001686:	b002      	add	sp, #8
 8001688:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800168a:	2001      	movs	r0, #1
 800168c:	e7fb      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 800168e:	2001      	movs	r0, #1
 8001690:	e7f9      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
 8001692:	2001      	movs	r0, #1
 8001694:	e7f7      	b.n	8001686 <HAL_RCC_OscConfig+0x3f6>
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000
 800169c:	42420000 	.word	0x42420000

080016a0 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x40>)
 80016a2:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80016a4:	f003 020c 	and.w	r2, r3, #12
 80016a8:	2a08      	cmp	r2, #8
 80016aa:	d001      	beq.n	80016b0 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 80016ac:	480d      	ldr	r0, [pc, #52]	@ (80016e4 <HAL_RCC_GetSysClockFreq+0x44>)
}
 80016ae:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80016b0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80016b4:	490c      	ldr	r1, [pc, #48]	@ (80016e8 <HAL_RCC_GetSysClockFreq+0x48>)
 80016b6:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80016b8:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80016bc:	d00b      	beq.n	80016d6 <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80016be:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x40>)
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80016c6:	4a09      	ldr	r2, [pc, #36]	@ (80016ec <HAL_RCC_GetSysClockFreq+0x4c>)
 80016c8:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016ca:	4a06      	ldr	r2, [pc, #24]	@ (80016e4 <HAL_RCC_GetSysClockFreq+0x44>)
 80016cc:	fb02 f000 	mul.w	r0, r2, r0
 80016d0:	fbb0 f0f3 	udiv	r0, r0, r3
 80016d4:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016d6:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0x50>)
 80016d8:	fb03 f000 	mul.w	r0, r3, r0
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000
 80016e4:	007a1200 	.word	0x007a1200
 80016e8:	08002cf0 	.word	0x08002cf0
 80016ec:	08002cec 	.word	0x08002cec
 80016f0:	003d0900 	.word	0x003d0900

080016f4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80016f4:	2800      	cmp	r0, #0
 80016f6:	f000 80a0 	beq.w	800183a <HAL_RCC_ClockConfig+0x146>
{
 80016fa:	b570      	push	{r4, r5, r6, lr}
 80016fc:	460d      	mov	r5, r1
 80016fe:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001700:	4b52      	ldr	r3, [pc, #328]	@ (800184c <HAL_RCC_ClockConfig+0x158>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0307 	and.w	r3, r3, #7
 8001708:	428b      	cmp	r3, r1
 800170a:	d20b      	bcs.n	8001724 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800170c:	4a4f      	ldr	r2, [pc, #316]	@ (800184c <HAL_RCC_ClockConfig+0x158>)
 800170e:	6813      	ldr	r3, [r2, #0]
 8001710:	f023 0307 	bic.w	r3, r3, #7
 8001714:	430b      	orrs	r3, r1
 8001716:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001718:	6813      	ldr	r3, [r2, #0]
 800171a:	f003 0307 	and.w	r3, r3, #7
 800171e:	428b      	cmp	r3, r1
 8001720:	f040 808d 	bne.w	800183e <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001724:	6823      	ldr	r3, [r4, #0]
 8001726:	f013 0f02 	tst.w	r3, #2
 800172a:	d017      	beq.n	800175c <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800172c:	f013 0f04 	tst.w	r3, #4
 8001730:	d004      	beq.n	800173c <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001732:	4a47      	ldr	r2, [pc, #284]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 8001734:	6853      	ldr	r3, [r2, #4]
 8001736:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800173a:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800173c:	6823      	ldr	r3, [r4, #0]
 800173e:	f013 0f08 	tst.w	r3, #8
 8001742:	d004      	beq.n	800174e <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001744:	4a42      	ldr	r2, [pc, #264]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 8001746:	6853      	ldr	r3, [r2, #4]
 8001748:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800174c:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800174e:	4a40      	ldr	r2, [pc, #256]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 8001750:	6853      	ldr	r3, [r2, #4]
 8001752:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001756:	68a1      	ldr	r1, [r4, #8]
 8001758:	430b      	orrs	r3, r1
 800175a:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800175c:	6823      	ldr	r3, [r4, #0]
 800175e:	f013 0f01 	tst.w	r3, #1
 8001762:	d031      	beq.n	80017c8 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001764:	6863      	ldr	r3, [r4, #4]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d020      	beq.n	80017ac <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800176a:	2b02      	cmp	r3, #2
 800176c:	d025      	beq.n	80017ba <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800176e:	4a38      	ldr	r2, [pc, #224]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 8001770:	6812      	ldr	r2, [r2, #0]
 8001772:	f012 0f02 	tst.w	r2, #2
 8001776:	d064      	beq.n	8001842 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001778:	4935      	ldr	r1, [pc, #212]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 800177a:	684a      	ldr	r2, [r1, #4]
 800177c:	f022 0203 	bic.w	r2, r2, #3
 8001780:	4313      	orrs	r3, r2
 8001782:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8001784:	f7fe fe2a 	bl	80003dc <HAL_GetTick>
 8001788:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178a:	4b31      	ldr	r3, [pc, #196]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f003 030c 	and.w	r3, r3, #12
 8001792:	6862      	ldr	r2, [r4, #4]
 8001794:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001798:	d016      	beq.n	80017c8 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800179a:	f7fe fe1f 	bl	80003dc <HAL_GetTick>
 800179e:	1b80      	subs	r0, r0, r6
 80017a0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80017a4:	4298      	cmp	r0, r3
 80017a6:	d9f0      	bls.n	800178a <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 80017a8:	2003      	movs	r0, #3
 80017aa:	e045      	b.n	8001838 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ac:	4a28      	ldr	r2, [pc, #160]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 80017ae:	6812      	ldr	r2, [r2, #0]
 80017b0:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80017b4:	d1e0      	bne.n	8001778 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80017b6:	2001      	movs	r0, #1
 80017b8:	e03e      	b.n	8001838 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ba:	4a25      	ldr	r2, [pc, #148]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 80017bc:	6812      	ldr	r2, [r2, #0]
 80017be:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80017c2:	d1d9      	bne.n	8001778 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80017c4:	2001      	movs	r0, #1
 80017c6:	e037      	b.n	8001838 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017c8:	4b20      	ldr	r3, [pc, #128]	@ (800184c <HAL_RCC_ClockConfig+0x158>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0307 	and.w	r3, r3, #7
 80017d0:	42ab      	cmp	r3, r5
 80017d2:	d90a      	bls.n	80017ea <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017d4:	4a1d      	ldr	r2, [pc, #116]	@ (800184c <HAL_RCC_ClockConfig+0x158>)
 80017d6:	6813      	ldr	r3, [r2, #0]
 80017d8:	f023 0307 	bic.w	r3, r3, #7
 80017dc:	432b      	orrs	r3, r5
 80017de:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017e0:	6813      	ldr	r3, [r2, #0]
 80017e2:	f003 0307 	and.w	r3, r3, #7
 80017e6:	42ab      	cmp	r3, r5
 80017e8:	d12d      	bne.n	8001846 <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ea:	6823      	ldr	r3, [r4, #0]
 80017ec:	f013 0f04 	tst.w	r3, #4
 80017f0:	d006      	beq.n	8001800 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017f2:	4a17      	ldr	r2, [pc, #92]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 80017f4:	6853      	ldr	r3, [r2, #4]
 80017f6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80017fa:	68e1      	ldr	r1, [r4, #12]
 80017fc:	430b      	orrs	r3, r1
 80017fe:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001800:	6823      	ldr	r3, [r4, #0]
 8001802:	f013 0f08 	tst.w	r3, #8
 8001806:	d007      	beq.n	8001818 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001808:	4a11      	ldr	r2, [pc, #68]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 800180a:	6853      	ldr	r3, [r2, #4]
 800180c:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8001810:	6921      	ldr	r1, [r4, #16]
 8001812:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001816:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001818:	f7ff ff42 	bl	80016a0 <HAL_RCC_GetSysClockFreq>
 800181c:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <HAL_RCC_ClockConfig+0x15c>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001824:	4a0b      	ldr	r2, [pc, #44]	@ (8001854 <HAL_RCC_ClockConfig+0x160>)
 8001826:	5cd3      	ldrb	r3, [r2, r3]
 8001828:	40d8      	lsrs	r0, r3
 800182a:	4b0b      	ldr	r3, [pc, #44]	@ (8001858 <HAL_RCC_ClockConfig+0x164>)
 800182c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800182e:	4b0b      	ldr	r3, [pc, #44]	@ (800185c <HAL_RCC_ClockConfig+0x168>)
 8001830:	6818      	ldr	r0, [r3, #0]
 8001832:	f7fe fd8f 	bl	8000354 <HAL_InitTick>
  return HAL_OK;
 8001836:	2000      	movs	r0, #0
}
 8001838:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800183a:	2001      	movs	r0, #1
}
 800183c:	4770      	bx	lr
    return HAL_ERROR;
 800183e:	2001      	movs	r0, #1
 8001840:	e7fa      	b.n	8001838 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8001842:	2001      	movs	r0, #1
 8001844:	e7f8      	b.n	8001838 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 8001846:	2001      	movs	r0, #1
 8001848:	e7f6      	b.n	8001838 <HAL_RCC_ClockConfig+0x144>
 800184a:	bf00      	nop
 800184c:	40022000 	.word	0x40022000
 8001850:	40021000 	.word	0x40021000
 8001854:	08002d08 	.word	0x08002d08
 8001858:	20000008 	.word	0x20000008
 800185c:	20000004 	.word	0x20000004

08001860 <HAL_RCC_GetHCLKFreq>:
}
 8001860:	4b01      	ldr	r3, [pc, #4]	@ (8001868 <HAL_RCC_GetHCLKFreq+0x8>)
 8001862:	6818      	ldr	r0, [r3, #0]
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	20000008 	.word	0x20000008

0800186c <HAL_RCC_GetPCLK1Freq>:
{
 800186c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800186e:	f7ff fff7 	bl	8001860 <HAL_RCC_GetHCLKFreq>
 8001872:	4b04      	ldr	r3, [pc, #16]	@ (8001884 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800187a:	4a03      	ldr	r2, [pc, #12]	@ (8001888 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800187c:	5cd3      	ldrb	r3, [r2, r3]
}
 800187e:	40d8      	lsrs	r0, r3
 8001880:	bd08      	pop	{r3, pc}
 8001882:	bf00      	nop
 8001884:	40021000 	.word	0x40021000
 8001888:	08002d00 	.word	0x08002d00

0800188c <HAL_RCC_GetPCLK2Freq>:
{
 800188c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800188e:	f7ff ffe7 	bl	8001860 <HAL_RCC_GetHCLKFreq>
 8001892:	4b04      	ldr	r3, [pc, #16]	@ (80018a4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800189a:	4a03      	ldr	r2, [pc, #12]	@ (80018a8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800189c:	5cd3      	ldrb	r3, [r2, r3]
}
 800189e:	40d8      	lsrs	r0, r3
 80018a0:	bd08      	pop	{r3, pc}
 80018a2:	bf00      	nop
 80018a4:	40021000 	.word	0x40021000
 80018a8:	08002d00 	.word	0x08002d00

080018ac <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80018ac:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018ae:	f102 030c 	add.w	r3, r2, #12
 80018b2:	e853 3f00 	ldrex	r3, [r3]
 80018b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018ba:	320c      	adds	r2, #12
 80018bc:	e842 3100 	strex	r1, r3, [r2]
 80018c0:	2900      	cmp	r1, #0
 80018c2:	d1f3      	bne.n	80018ac <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80018c4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018c6:	f102 0314 	add.w	r3, r2, #20
 80018ca:	e853 3f00 	ldrex	r3, [r3]
 80018ce:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018d2:	3214      	adds	r2, #20
 80018d4:	e842 3100 	strex	r1, r3, [r2]
 80018d8:	2900      	cmp	r1, #0
 80018da:	d1f3      	bne.n	80018c4 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80018dc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d005      	beq.n	80018ee <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80018e2:	2320      	movs	r3, #32
 80018e4:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80018e8:	2300      	movs	r3, #0
 80018ea:	6303      	str	r3, [r0, #48]	@ 0x30
}
 80018ec:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80018ee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018f0:	f102 030c 	add.w	r3, r2, #12
 80018f4:	e853 3f00 	ldrex	r3, [r3]
 80018f8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018fc:	320c      	adds	r2, #12
 80018fe:	e842 3100 	strex	r1, r3, [r2]
 8001902:	2900      	cmp	r1, #0
 8001904:	d1f3      	bne.n	80018ee <UART_EndRxTransfer+0x42>
 8001906:	e7ec      	b.n	80018e2 <UART_EndRxTransfer+0x36>

08001908 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001908:	b510      	push	{r4, lr}
 800190a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800190c:	6802      	ldr	r2, [r0, #0]
 800190e:	6913      	ldr	r3, [r2, #16]
 8001910:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001914:	68c1      	ldr	r1, [r0, #12]
 8001916:	430b      	orrs	r3, r1
 8001918:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800191a:	6883      	ldr	r3, [r0, #8]
 800191c:	6902      	ldr	r2, [r0, #16]
 800191e:	4313      	orrs	r3, r2
 8001920:	6942      	ldr	r2, [r0, #20]
 8001922:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8001924:	6801      	ldr	r1, [r0, #0]
 8001926:	68cb      	ldr	r3, [r1, #12]
 8001928:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800192c:	f023 030c 	bic.w	r3, r3, #12
 8001930:	4313      	orrs	r3, r2
 8001932:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001934:	6802      	ldr	r2, [r0, #0]
 8001936:	6953      	ldr	r3, [r2, #20]
 8001938:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800193c:	6981      	ldr	r1, [r0, #24]
 800193e:	430b      	orrs	r3, r1
 8001940:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 8001942:	6802      	ldr	r2, [r0, #0]
 8001944:	4b13      	ldr	r3, [pc, #76]	@ (8001994 <UART_SetConfig+0x8c>)
 8001946:	429a      	cmp	r2, r3
 8001948:	d020      	beq.n	800198c <UART_SetConfig+0x84>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800194a:	f7ff ff8f 	bl	800186c <HAL_RCC_GetPCLK1Freq>
 800194e:	4602      	mov	r2, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001950:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001954:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001958:	6863      	ldr	r3, [r4, #4]
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001960:	480d      	ldr	r0, [pc, #52]	@ (8001998 <UART_SetConfig+0x90>)
 8001962:	fba0 3102 	umull	r3, r1, r0, r2
 8001966:	0949      	lsrs	r1, r1, #5
 8001968:	2364      	movs	r3, #100	@ 0x64
 800196a:	fb03 2311 	mls	r3, r3, r1, r2
 800196e:	011b      	lsls	r3, r3, #4
 8001970:	3332      	adds	r3, #50	@ 0x32
 8001972:	fba0 0303 	umull	r0, r3, r0, r3
 8001976:	095b      	lsrs	r3, r3, #5
 8001978:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800197c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001980:	f003 030f 	and.w	r3, r3, #15
 8001984:	6821      	ldr	r1, [r4, #0]
 8001986:	4413      	add	r3, r2
 8001988:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 800198a:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 800198c:	f7ff ff7e 	bl	800188c <HAL_RCC_GetPCLK2Freq>
 8001990:	4602      	mov	r2, r0
 8001992:	e7dd      	b.n	8001950 <UART_SetConfig+0x48>
 8001994:	40013800 	.word	0x40013800
 8001998:	51eb851f 	.word	0x51eb851f

0800199c <UART_WaitOnFlagUntilTimeout>:
{
 800199c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80019a0:	b083      	sub	sp, #12
 80019a2:	4605      	mov	r5, r0
 80019a4:	460e      	mov	r6, r1
 80019a6:	4617      	mov	r7, r2
 80019a8:	4699      	mov	r9, r3
 80019aa:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019ae:	682b      	ldr	r3, [r5, #0]
 80019b0:	681c      	ldr	r4, [r3, #0]
 80019b2:	ea36 0404 	bics.w	r4, r6, r4
 80019b6:	bf0c      	ite	eq
 80019b8:	2401      	moveq	r4, #1
 80019ba:	2400      	movne	r4, #0
 80019bc:	42bc      	cmp	r4, r7
 80019be:	d128      	bne.n	8001a12 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 80019c0:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 80019c4:	d0f3      	beq.n	80019ae <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019c6:	f7fe fd09 	bl	80003dc <HAL_GetTick>
 80019ca:	eba0 0009 	sub.w	r0, r0, r9
 80019ce:	4540      	cmp	r0, r8
 80019d0:	d823      	bhi.n	8001a1a <UART_WaitOnFlagUntilTimeout+0x7e>
 80019d2:	f1b8 0f00 	cmp.w	r8, #0
 80019d6:	d022      	beq.n	8001a1e <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80019d8:	682b      	ldr	r3, [r5, #0]
 80019da:	68da      	ldr	r2, [r3, #12]
 80019dc:	f012 0f04 	tst.w	r2, #4
 80019e0:	d0e5      	beq.n	80019ae <UART_WaitOnFlagUntilTimeout+0x12>
 80019e2:	2e80      	cmp	r6, #128	@ 0x80
 80019e4:	d0e3      	beq.n	80019ae <UART_WaitOnFlagUntilTimeout+0x12>
 80019e6:	2e40      	cmp	r6, #64	@ 0x40
 80019e8:	d0e1      	beq.n	80019ae <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	f012 0f08 	tst.w	r2, #8
 80019f0:	d0dd      	beq.n	80019ae <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 80019f2:	2400      	movs	r4, #0
 80019f4:	9401      	str	r4, [sp, #4]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	9201      	str	r2, [sp, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	9301      	str	r3, [sp, #4]
 80019fe:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8001a00:	4628      	mov	r0, r5
 8001a02:	f7ff ff53 	bl	80018ac <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001a06:	2308      	movs	r3, #8
 8001a08:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 8001a0a:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8001a0e:	2001      	movs	r0, #1
 8001a10:	e000      	b.n	8001a14 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8001a12:	2000      	movs	r0, #0
}
 8001a14:	b003      	add	sp, #12
 8001a16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8001a1a:	2003      	movs	r0, #3
 8001a1c:	e7fa      	b.n	8001a14 <UART_WaitOnFlagUntilTimeout+0x78>
 8001a1e:	2003      	movs	r0, #3
 8001a20:	e7f8      	b.n	8001a14 <UART_WaitOnFlagUntilTimeout+0x78>

08001a22 <HAL_UART_Init>:
  if (huart == NULL)
 8001a22:	b360      	cbz	r0, 8001a7e <HAL_UART_Init+0x5c>
{
 8001a24:	b510      	push	{r4, lr}
 8001a26:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001a28:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8001a2c:	b313      	cbz	r3, 8001a74 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8001a2e:	2324      	movs	r3, #36	@ 0x24
 8001a30:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8001a34:	6822      	ldr	r2, [r4, #0]
 8001a36:	68d3      	ldr	r3, [r2, #12]
 8001a38:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001a3c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001a3e:	4620      	mov	r0, r4
 8001a40:	f7ff ff62 	bl	8001908 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a44:	6822      	ldr	r2, [r4, #0]
 8001a46:	6913      	ldr	r3, [r2, #16]
 8001a48:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8001a4c:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a4e:	6822      	ldr	r2, [r4, #0]
 8001a50:	6953      	ldr	r3, [r2, #20]
 8001a52:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8001a56:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001a58:	6822      	ldr	r2, [r4, #0]
 8001a5a:	68d3      	ldr	r3, [r2, #12]
 8001a5c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a60:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a62:	2000      	movs	r0, #0
 8001a64:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001a66:	2320      	movs	r3, #32
 8001a68:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001a6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001a70:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8001a72:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001a74:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8001a78:	f000 f8d2 	bl	8001c20 <HAL_UART_MspInit>
 8001a7c:	e7d7      	b.n	8001a2e <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8001a7e:	2001      	movs	r0, #1
}
 8001a80:	4770      	bx	lr

08001a82 <HAL_UART_Transmit>:
{
 8001a82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001a8a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b20      	cmp	r3, #32
 8001a92:	d156      	bne.n	8001b42 <HAL_UART_Transmit+0xc0>
 8001a94:	4604      	mov	r4, r0
 8001a96:	460d      	mov	r5, r1
 8001a98:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8001a9a:	2900      	cmp	r1, #0
 8001a9c:	d055      	beq.n	8001b4a <HAL_UART_Transmit+0xc8>
 8001a9e:	b90a      	cbnz	r2, 8001aa4 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8001aa0:	2001      	movs	r0, #1
 8001aa2:	e04f      	b.n	8001b44 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001aa8:	2321      	movs	r3, #33	@ 0x21
 8001aaa:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8001aae:	f7fe fc95 	bl	80003dc <HAL_GetTick>
 8001ab2:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8001ab4:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001ab8:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001abc:	68a3      	ldr	r3, [r4, #8]
 8001abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ac2:	d002      	beq.n	8001aca <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8001ac4:	f04f 0800 	mov.w	r8, #0
 8001ac8:	e014      	b.n	8001af4 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001aca:	6923      	ldr	r3, [r4, #16]
 8001acc:	b32b      	cbz	r3, 8001b1a <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 8001ace:	f04f 0800 	mov.w	r8, #0
 8001ad2:	e00f      	b.n	8001af4 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 8001ad4:	2320      	movs	r3, #32
 8001ad6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8001ada:	2003      	movs	r0, #3
 8001adc:	e032      	b.n	8001b44 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ade:	f838 3b02 	ldrh.w	r3, [r8], #2
 8001ae2:	6822      	ldr	r2, [r4, #0]
 8001ae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ae8:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8001aea:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8001aec:	b292      	uxth	r2, r2
 8001aee:	3a01      	subs	r2, #1
 8001af0:	b292      	uxth	r2, r2
 8001af2:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001af4:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	b193      	cbz	r3, 8001b20 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001afa:	9600      	str	r6, [sp, #0]
 8001afc:	463b      	mov	r3, r7
 8001afe:	2200      	movs	r2, #0
 8001b00:	2180      	movs	r1, #128	@ 0x80
 8001b02:	4620      	mov	r0, r4
 8001b04:	f7ff ff4a 	bl	800199c <UART_WaitOnFlagUntilTimeout>
 8001b08:	2800      	cmp	r0, #0
 8001b0a:	d1e3      	bne.n	8001ad4 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8001b0c:	2d00      	cmp	r5, #0
 8001b0e:	d0e6      	beq.n	8001ade <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001b10:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001b14:	6823      	ldr	r3, [r4, #0]
 8001b16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001b18:	e7e7      	b.n	8001aea <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8001b1a:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8001b1c:	2500      	movs	r5, #0
 8001b1e:	e7e9      	b.n	8001af4 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b20:	9600      	str	r6, [sp, #0]
 8001b22:	463b      	mov	r3, r7
 8001b24:	2200      	movs	r2, #0
 8001b26:	2140      	movs	r1, #64	@ 0x40
 8001b28:	4620      	mov	r0, r4
 8001b2a:	f7ff ff37 	bl	800199c <UART_WaitOnFlagUntilTimeout>
 8001b2e:	b918      	cbnz	r0, 8001b38 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8001b30:	2320      	movs	r3, #32
 8001b32:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8001b36:	e005      	b.n	8001b44 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 8001b38:	2320      	movs	r3, #32
 8001b3a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 8001b3e:	2003      	movs	r0, #3
 8001b40:	e000      	b.n	8001b44 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 8001b42:	2002      	movs	r0, #2
}
 8001b44:	b002      	add	sp, #8
 8001b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8001b4a:	2001      	movs	r0, #1
 8001b4c:	e7fa      	b.n	8001b44 <HAL_UART_Transmit+0xc2>

08001b4e <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b4e:	e7fe      	b.n	8001b4e <NMI_Handler>

08001b50 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b50:	e7fe      	b.n	8001b50 <HardFault_Handler>

08001b52 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b52:	e7fe      	b.n	8001b52 <MemManage_Handler>

08001b54 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b54:	e7fe      	b.n	8001b54 <BusFault_Handler>

08001b56 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b56:	e7fe      	b.n	8001b56 <UsageFault_Handler>

08001b58 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b58:	4770      	bx	lr

08001b5a <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b5a:	4770      	bx	lr

08001b5c <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b5c:	4770      	bx	lr

08001b5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b5e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b60:	f7fe fc30 	bl	80003c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b64:	bd08      	pop	{r3, pc}

08001b66 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b66:	b570      	push	{r4, r5, r6, lr}
 8001b68:	460c      	mov	r4, r1
 8001b6a:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6c:	2500      	movs	r5, #0
 8001b6e:	e006      	b.n	8001b7e <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8001b70:	f3af 8000 	nop.w
 8001b74:	4621      	mov	r1, r4
 8001b76:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7a:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8001b7c:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7e:	42b5      	cmp	r5, r6
 8001b80:	dbf6      	blt.n	8001b70 <_read+0xa>
  }

  return len;
}
 8001b82:	4630      	mov	r0, r6
 8001b84:	bd70      	pop	{r4, r5, r6, pc}

08001b86 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001b86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b8a:	4770      	bx	lr

08001b8c <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001b8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b90:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001b92:	2000      	movs	r0, #0
 8001b94:	4770      	bx	lr

08001b96 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001b96:	2001      	movs	r0, #1
 8001b98:	4770      	bx	lr

08001b9a <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	4770      	bx	lr
	...

08001ba0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba0:	b510      	push	{r4, lr}
 8001ba2:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ba4:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd8 <_sbrk+0x38>)
 8001ba6:	490d      	ldr	r1, [pc, #52]	@ (8001bdc <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba8:	480d      	ldr	r0, [pc, #52]	@ (8001be0 <_sbrk+0x40>)
 8001baa:	6800      	ldr	r0, [r0, #0]
 8001bac:	b140      	cbz	r0, 8001bc0 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bae:	480c      	ldr	r0, [pc, #48]	@ (8001be0 <_sbrk+0x40>)
 8001bb0:	6800      	ldr	r0, [r0, #0]
 8001bb2:	4403      	add	r3, r0
 8001bb4:	1a52      	subs	r2, r2, r1
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d806      	bhi.n	8001bc8 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001bba:	4a09      	ldr	r2, [pc, #36]	@ (8001be0 <_sbrk+0x40>)
 8001bbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001bbe:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001bc0:	4807      	ldr	r0, [pc, #28]	@ (8001be0 <_sbrk+0x40>)
 8001bc2:	4c08      	ldr	r4, [pc, #32]	@ (8001be4 <_sbrk+0x44>)
 8001bc4:	6004      	str	r4, [r0, #0]
 8001bc6:	e7f2      	b.n	8001bae <_sbrk+0xe>
    errno = ENOMEM;
 8001bc8:	f000 faec 	bl	80021a4 <__errno>
 8001bcc:	230c      	movs	r3, #12
 8001bce:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001bd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bd4:	e7f3      	b.n	8001bbe <_sbrk+0x1e>
 8001bd6:	bf00      	nop
 8001bd8:	20005000 	.word	0x20005000
 8001bdc:	00000400 	.word	0x00000400
 8001be0:	200001bc 	.word	0x200001bc
 8001be4:	20000358 	.word	0x20000358

08001be8 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001be8:	4770      	bx	lr
	...

08001bec <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001bec:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bee:	480a      	ldr	r0, [pc, #40]	@ (8001c18 <MX_USART1_UART_Init+0x2c>)
 8001bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c1c <MX_USART1_UART_Init+0x30>)
 8001bf2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8001bf4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001bf8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bfe:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c00:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c02:	220c      	movs	r2, #12
 8001c04:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c06:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c08:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c0a:	f7ff ff0a 	bl	8001a22 <HAL_UART_Init>
 8001c0e:	b900      	cbnz	r0, 8001c12 <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c10:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001c12:	f7fe fb5f 	bl	80002d4 <Error_Handler>
}
 8001c16:	e7fb      	b.n	8001c10 <MX_USART1_UART_Init+0x24>
 8001c18:	200001c0 	.word	0x200001c0
 8001c1c:	40013800 	.word	0x40013800

08001c20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c20:	b510      	push	{r4, lr}
 8001c22:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	2300      	movs	r3, #0
 8001c26:	9302      	str	r3, [sp, #8]
 8001c28:	9303      	str	r3, [sp, #12]
 8001c2a:	9304      	str	r3, [sp, #16]
 8001c2c:	9305      	str	r3, [sp, #20]
  if(uartHandle->Instance==USART1)
 8001c2e:	6802      	ldr	r2, [r0, #0]
 8001c30:	4b1a      	ldr	r3, [pc, #104]	@ (8001c9c <HAL_UART_MspInit+0x7c>)
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d001      	beq.n	8001c3a <HAL_UART_MspInit+0x1a>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c36:	b006      	add	sp, #24
 8001c38:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c3a:	f503 4358 	add.w	r3, r3, #55296	@ 0xd800
 8001c3e:	699a      	ldr	r2, [r3, #24]
 8001c40:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c44:	619a      	str	r2, [r3, #24]
 8001c46:	699a      	ldr	r2, [r3, #24]
 8001c48:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001c4c:	9200      	str	r2, [sp, #0]
 8001c4e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c50:	699a      	ldr	r2, [r3, #24]
 8001c52:	f042 0208 	orr.w	r2, r2, #8
 8001c56:	619a      	str	r2, [r3, #24]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	9301      	str	r3, [sp, #4]
 8001c60:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c62:	2340      	movs	r3, #64	@ 0x40
 8001c64:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c66:	2302      	movs	r3, #2
 8001c68:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6e:	4c0c      	ldr	r4, [pc, #48]	@ (8001ca0 <HAL_UART_MspInit+0x80>)
 8001c70:	a902      	add	r1, sp, #8
 8001c72:	4620      	mov	r0, r4
 8001c74:	f7fe fc22 	bl	80004bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c78:	2380      	movs	r3, #128	@ 0x80
 8001c7a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c82:	a902      	add	r1, sp, #8
 8001c84:	4620      	mov	r0, r4
 8001c86:	f7fe fc19 	bl	80004bc <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001c8a:	4a06      	ldr	r2, [pc, #24]	@ (8001ca4 <HAL_UART_MspInit+0x84>)
 8001c8c:	6853      	ldr	r3, [r2, #4]
 8001c8e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001c92:	f043 0304 	orr.w	r3, r3, #4
 8001c96:	6053      	str	r3, [r2, #4]
}
 8001c98:	e7cd      	b.n	8001c36 <HAL_UART_MspInit+0x16>
 8001c9a:	bf00      	nop
 8001c9c:	40013800 	.word	0x40013800
 8001ca0:	40010c00 	.word	0x40010c00
 8001ca4:	40010000 	.word	0x40010000

08001ca8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ca8:	f7ff ff9e 	bl	8001be8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cac:	480b      	ldr	r0, [pc, #44]	@ (8001cdc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001cae:	490c      	ldr	r1, [pc, #48]	@ (8001ce0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001cb0:	4a0c      	ldr	r2, [pc, #48]	@ (8001ce4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cb4:	e002      	b.n	8001cbc <LoopCopyDataInit>

08001cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cba:	3304      	adds	r3, #4

08001cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cc0:	d3f9      	bcc.n	8001cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cc2:	4a09      	ldr	r2, [pc, #36]	@ (8001ce8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001cc4:	4c09      	ldr	r4, [pc, #36]	@ (8001cec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cc8:	e001      	b.n	8001cce <LoopFillZerobss>

08001cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ccc:	3204      	adds	r2, #4

08001cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cd0:	d3fb      	bcc.n	8001cca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cd2:	f000 fa6d 	bl	80021b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cd6:	f7fe fb29 	bl	800032c <main>
  bx lr
 8001cda:	4770      	bx	lr
  ldr r0, =_sdata
 8001cdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ce0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001ce4:	08002d54 	.word	0x08002d54
  ldr r2, =_sbss
 8001ce8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001cec:	20000354 	.word	0x20000354

08001cf0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cf0:	e7fe      	b.n	8001cf0 <ADC1_2_IRQHandler>
	...

08001cf4 <std>:
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	b510      	push	{r4, lr}
 8001cf8:	4604      	mov	r4, r0
 8001cfa:	e9c0 3300 	strd	r3, r3, [r0]
 8001cfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001d02:	6083      	str	r3, [r0, #8]
 8001d04:	8181      	strh	r1, [r0, #12]
 8001d06:	6643      	str	r3, [r0, #100]	@ 0x64
 8001d08:	81c2      	strh	r2, [r0, #14]
 8001d0a:	6183      	str	r3, [r0, #24]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	2208      	movs	r2, #8
 8001d10:	305c      	adds	r0, #92	@ 0x5c
 8001d12:	f000 f9f9 	bl	8002108 <memset>
 8001d16:	4b0d      	ldr	r3, [pc, #52]	@ (8001d4c <std+0x58>)
 8001d18:	6224      	str	r4, [r4, #32]
 8001d1a:	6263      	str	r3, [r4, #36]	@ 0x24
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d50 <std+0x5c>)
 8001d1e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001d20:	4b0c      	ldr	r3, [pc, #48]	@ (8001d54 <std+0x60>)
 8001d22:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001d24:	4b0c      	ldr	r3, [pc, #48]	@ (8001d58 <std+0x64>)
 8001d26:	6323      	str	r3, [r4, #48]	@ 0x30
 8001d28:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <std+0x68>)
 8001d2a:	429c      	cmp	r4, r3
 8001d2c:	d006      	beq.n	8001d3c <std+0x48>
 8001d2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001d32:	4294      	cmp	r4, r2
 8001d34:	d002      	beq.n	8001d3c <std+0x48>
 8001d36:	33d0      	adds	r3, #208	@ 0xd0
 8001d38:	429c      	cmp	r4, r3
 8001d3a:	d105      	bne.n	8001d48 <std+0x54>
 8001d3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001d40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d44:	f000 ba58 	b.w	80021f8 <__retarget_lock_init_recursive>
 8001d48:	bd10      	pop	{r4, pc}
 8001d4a:	bf00      	nop
 8001d4c:	08001f59 	.word	0x08001f59
 8001d50:	08001f7b 	.word	0x08001f7b
 8001d54:	08001fb3 	.word	0x08001fb3
 8001d58:	08001fd7 	.word	0x08001fd7
 8001d5c:	20000208 	.word	0x20000208

08001d60 <stdio_exit_handler>:
 8001d60:	4a02      	ldr	r2, [pc, #8]	@ (8001d6c <stdio_exit_handler+0xc>)
 8001d62:	4903      	ldr	r1, [pc, #12]	@ (8001d70 <stdio_exit_handler+0x10>)
 8001d64:	4803      	ldr	r0, [pc, #12]	@ (8001d74 <stdio_exit_handler+0x14>)
 8001d66:	f000 b869 	b.w	8001e3c <_fwalk_sglue>
 8001d6a:	bf00      	nop
 8001d6c:	2000000c 	.word	0x2000000c
 8001d70:	08002a8d 	.word	0x08002a8d
 8001d74:	2000001c 	.word	0x2000001c

08001d78 <cleanup_stdio>:
 8001d78:	6841      	ldr	r1, [r0, #4]
 8001d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <cleanup_stdio+0x34>)
 8001d7c:	b510      	push	{r4, lr}
 8001d7e:	4299      	cmp	r1, r3
 8001d80:	4604      	mov	r4, r0
 8001d82:	d001      	beq.n	8001d88 <cleanup_stdio+0x10>
 8001d84:	f000 fe82 	bl	8002a8c <_fflush_r>
 8001d88:	68a1      	ldr	r1, [r4, #8]
 8001d8a:	4b09      	ldr	r3, [pc, #36]	@ (8001db0 <cleanup_stdio+0x38>)
 8001d8c:	4299      	cmp	r1, r3
 8001d8e:	d002      	beq.n	8001d96 <cleanup_stdio+0x1e>
 8001d90:	4620      	mov	r0, r4
 8001d92:	f000 fe7b 	bl	8002a8c <_fflush_r>
 8001d96:	68e1      	ldr	r1, [r4, #12]
 8001d98:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <cleanup_stdio+0x3c>)
 8001d9a:	4299      	cmp	r1, r3
 8001d9c:	d004      	beq.n	8001da8 <cleanup_stdio+0x30>
 8001d9e:	4620      	mov	r0, r4
 8001da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001da4:	f000 be72 	b.w	8002a8c <_fflush_r>
 8001da8:	bd10      	pop	{r4, pc}
 8001daa:	bf00      	nop
 8001dac:	20000208 	.word	0x20000208
 8001db0:	20000270 	.word	0x20000270
 8001db4:	200002d8 	.word	0x200002d8

08001db8 <global_stdio_init.part.0>:
 8001db8:	b510      	push	{r4, lr}
 8001dba:	4b0b      	ldr	r3, [pc, #44]	@ (8001de8 <global_stdio_init.part.0+0x30>)
 8001dbc:	4c0b      	ldr	r4, [pc, #44]	@ (8001dec <global_stdio_init.part.0+0x34>)
 8001dbe:	4a0c      	ldr	r2, [pc, #48]	@ (8001df0 <global_stdio_init.part.0+0x38>)
 8001dc0:	4620      	mov	r0, r4
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	2104      	movs	r1, #4
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f7ff ff94 	bl	8001cf4 <std>
 8001dcc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	2109      	movs	r1, #9
 8001dd4:	f7ff ff8e 	bl	8001cf4 <std>
 8001dd8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001ddc:	2202      	movs	r2, #2
 8001dde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001de2:	2112      	movs	r1, #18
 8001de4:	f7ff bf86 	b.w	8001cf4 <std>
 8001de8:	20000340 	.word	0x20000340
 8001dec:	20000208 	.word	0x20000208
 8001df0:	08001d61 	.word	0x08001d61

08001df4 <__sfp_lock_acquire>:
 8001df4:	4801      	ldr	r0, [pc, #4]	@ (8001dfc <__sfp_lock_acquire+0x8>)
 8001df6:	f000 ba00 	b.w	80021fa <__retarget_lock_acquire_recursive>
 8001dfa:	bf00      	nop
 8001dfc:	20000349 	.word	0x20000349

08001e00 <__sfp_lock_release>:
 8001e00:	4801      	ldr	r0, [pc, #4]	@ (8001e08 <__sfp_lock_release+0x8>)
 8001e02:	f000 b9fb 	b.w	80021fc <__retarget_lock_release_recursive>
 8001e06:	bf00      	nop
 8001e08:	20000349 	.word	0x20000349

08001e0c <__sinit>:
 8001e0c:	b510      	push	{r4, lr}
 8001e0e:	4604      	mov	r4, r0
 8001e10:	f7ff fff0 	bl	8001df4 <__sfp_lock_acquire>
 8001e14:	6a23      	ldr	r3, [r4, #32]
 8001e16:	b11b      	cbz	r3, 8001e20 <__sinit+0x14>
 8001e18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e1c:	f7ff bff0 	b.w	8001e00 <__sfp_lock_release>
 8001e20:	4b04      	ldr	r3, [pc, #16]	@ (8001e34 <__sinit+0x28>)
 8001e22:	6223      	str	r3, [r4, #32]
 8001e24:	4b04      	ldr	r3, [pc, #16]	@ (8001e38 <__sinit+0x2c>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d1f5      	bne.n	8001e18 <__sinit+0xc>
 8001e2c:	f7ff ffc4 	bl	8001db8 <global_stdio_init.part.0>
 8001e30:	e7f2      	b.n	8001e18 <__sinit+0xc>
 8001e32:	bf00      	nop
 8001e34:	08001d79 	.word	0x08001d79
 8001e38:	20000340 	.word	0x20000340

08001e3c <_fwalk_sglue>:
 8001e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e40:	4607      	mov	r7, r0
 8001e42:	4688      	mov	r8, r1
 8001e44:	4614      	mov	r4, r2
 8001e46:	2600      	movs	r6, #0
 8001e48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001e4c:	f1b9 0901 	subs.w	r9, r9, #1
 8001e50:	d505      	bpl.n	8001e5e <_fwalk_sglue+0x22>
 8001e52:	6824      	ldr	r4, [r4, #0]
 8001e54:	2c00      	cmp	r4, #0
 8001e56:	d1f7      	bne.n	8001e48 <_fwalk_sglue+0xc>
 8001e58:	4630      	mov	r0, r6
 8001e5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001e5e:	89ab      	ldrh	r3, [r5, #12]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d907      	bls.n	8001e74 <_fwalk_sglue+0x38>
 8001e64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	d003      	beq.n	8001e74 <_fwalk_sglue+0x38>
 8001e6c:	4629      	mov	r1, r5
 8001e6e:	4638      	mov	r0, r7
 8001e70:	47c0      	blx	r8
 8001e72:	4306      	orrs	r6, r0
 8001e74:	3568      	adds	r5, #104	@ 0x68
 8001e76:	e7e9      	b.n	8001e4c <_fwalk_sglue+0x10>

08001e78 <iprintf>:
 8001e78:	b40f      	push	{r0, r1, r2, r3}
 8001e7a:	b507      	push	{r0, r1, r2, lr}
 8001e7c:	4906      	ldr	r1, [pc, #24]	@ (8001e98 <iprintf+0x20>)
 8001e7e:	ab04      	add	r3, sp, #16
 8001e80:	6808      	ldr	r0, [r1, #0]
 8001e82:	f853 2b04 	ldr.w	r2, [r3], #4
 8001e86:	6881      	ldr	r1, [r0, #8]
 8001e88:	9301      	str	r3, [sp, #4]
 8001e8a:	f000 fad7 	bl	800243c <_vfiprintf_r>
 8001e8e:	b003      	add	sp, #12
 8001e90:	f85d eb04 	ldr.w	lr, [sp], #4
 8001e94:	b004      	add	sp, #16
 8001e96:	4770      	bx	lr
 8001e98:	20000018 	.word	0x20000018

08001e9c <_puts_r>:
 8001e9c:	6a03      	ldr	r3, [r0, #32]
 8001e9e:	b570      	push	{r4, r5, r6, lr}
 8001ea0:	4605      	mov	r5, r0
 8001ea2:	460e      	mov	r6, r1
 8001ea4:	6884      	ldr	r4, [r0, #8]
 8001ea6:	b90b      	cbnz	r3, 8001eac <_puts_r+0x10>
 8001ea8:	f7ff ffb0 	bl	8001e0c <__sinit>
 8001eac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001eae:	07db      	lsls	r3, r3, #31
 8001eb0:	d405      	bmi.n	8001ebe <_puts_r+0x22>
 8001eb2:	89a3      	ldrh	r3, [r4, #12]
 8001eb4:	0598      	lsls	r0, r3, #22
 8001eb6:	d402      	bmi.n	8001ebe <_puts_r+0x22>
 8001eb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001eba:	f000 f99e 	bl	80021fa <__retarget_lock_acquire_recursive>
 8001ebe:	89a3      	ldrh	r3, [r4, #12]
 8001ec0:	0719      	lsls	r1, r3, #28
 8001ec2:	d502      	bpl.n	8001eca <_puts_r+0x2e>
 8001ec4:	6923      	ldr	r3, [r4, #16]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d135      	bne.n	8001f36 <_puts_r+0x9a>
 8001eca:	4621      	mov	r1, r4
 8001ecc:	4628      	mov	r0, r5
 8001ece:	f000 f8c5 	bl	800205c <__swsetup_r>
 8001ed2:	b380      	cbz	r0, 8001f36 <_puts_r+0x9a>
 8001ed4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8001ed8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001eda:	07da      	lsls	r2, r3, #31
 8001edc:	d405      	bmi.n	8001eea <_puts_r+0x4e>
 8001ede:	89a3      	ldrh	r3, [r4, #12]
 8001ee0:	059b      	lsls	r3, r3, #22
 8001ee2:	d402      	bmi.n	8001eea <_puts_r+0x4e>
 8001ee4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001ee6:	f000 f989 	bl	80021fc <__retarget_lock_release_recursive>
 8001eea:	4628      	mov	r0, r5
 8001eec:	bd70      	pop	{r4, r5, r6, pc}
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	da04      	bge.n	8001efc <_puts_r+0x60>
 8001ef2:	69a2      	ldr	r2, [r4, #24]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	dc17      	bgt.n	8001f28 <_puts_r+0x8c>
 8001ef8:	290a      	cmp	r1, #10
 8001efa:	d015      	beq.n	8001f28 <_puts_r+0x8c>
 8001efc:	6823      	ldr	r3, [r4, #0]
 8001efe:	1c5a      	adds	r2, r3, #1
 8001f00:	6022      	str	r2, [r4, #0]
 8001f02:	7019      	strb	r1, [r3, #0]
 8001f04:	68a3      	ldr	r3, [r4, #8]
 8001f06:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	60a3      	str	r3, [r4, #8]
 8001f0e:	2900      	cmp	r1, #0
 8001f10:	d1ed      	bne.n	8001eee <_puts_r+0x52>
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	da11      	bge.n	8001f3a <_puts_r+0x9e>
 8001f16:	4622      	mov	r2, r4
 8001f18:	210a      	movs	r1, #10
 8001f1a:	4628      	mov	r0, r5
 8001f1c:	f000 f85f 	bl	8001fde <__swbuf_r>
 8001f20:	3001      	adds	r0, #1
 8001f22:	d0d7      	beq.n	8001ed4 <_puts_r+0x38>
 8001f24:	250a      	movs	r5, #10
 8001f26:	e7d7      	b.n	8001ed8 <_puts_r+0x3c>
 8001f28:	4622      	mov	r2, r4
 8001f2a:	4628      	mov	r0, r5
 8001f2c:	f000 f857 	bl	8001fde <__swbuf_r>
 8001f30:	3001      	adds	r0, #1
 8001f32:	d1e7      	bne.n	8001f04 <_puts_r+0x68>
 8001f34:	e7ce      	b.n	8001ed4 <_puts_r+0x38>
 8001f36:	3e01      	subs	r6, #1
 8001f38:	e7e4      	b.n	8001f04 <_puts_r+0x68>
 8001f3a:	6823      	ldr	r3, [r4, #0]
 8001f3c:	1c5a      	adds	r2, r3, #1
 8001f3e:	6022      	str	r2, [r4, #0]
 8001f40:	220a      	movs	r2, #10
 8001f42:	701a      	strb	r2, [r3, #0]
 8001f44:	e7ee      	b.n	8001f24 <_puts_r+0x88>
	...

08001f48 <puts>:
 8001f48:	4b02      	ldr	r3, [pc, #8]	@ (8001f54 <puts+0xc>)
 8001f4a:	4601      	mov	r1, r0
 8001f4c:	6818      	ldr	r0, [r3, #0]
 8001f4e:	f7ff bfa5 	b.w	8001e9c <_puts_r>
 8001f52:	bf00      	nop
 8001f54:	20000018 	.word	0x20000018

08001f58 <__sread>:
 8001f58:	b510      	push	{r4, lr}
 8001f5a:	460c      	mov	r4, r1
 8001f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f60:	f000 f8fc 	bl	800215c <_read_r>
 8001f64:	2800      	cmp	r0, #0
 8001f66:	bfab      	itete	ge
 8001f68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001f6a:	89a3      	ldrhlt	r3, [r4, #12]
 8001f6c:	181b      	addge	r3, r3, r0
 8001f6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001f72:	bfac      	ite	ge
 8001f74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001f76:	81a3      	strhlt	r3, [r4, #12]
 8001f78:	bd10      	pop	{r4, pc}

08001f7a <__swrite>:
 8001f7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f7e:	461f      	mov	r7, r3
 8001f80:	898b      	ldrh	r3, [r1, #12]
 8001f82:	4605      	mov	r5, r0
 8001f84:	05db      	lsls	r3, r3, #23
 8001f86:	460c      	mov	r4, r1
 8001f88:	4616      	mov	r6, r2
 8001f8a:	d505      	bpl.n	8001f98 <__swrite+0x1e>
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f94:	f000 f8d0 	bl	8002138 <_lseek_r>
 8001f98:	89a3      	ldrh	r3, [r4, #12]
 8001f9a:	4632      	mov	r2, r6
 8001f9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001fa0:	81a3      	strh	r3, [r4, #12]
 8001fa2:	4628      	mov	r0, r5
 8001fa4:	463b      	mov	r3, r7
 8001fa6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001faa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001fae:	f000 b8e7 	b.w	8002180 <_write_r>

08001fb2 <__sseek>:
 8001fb2:	b510      	push	{r4, lr}
 8001fb4:	460c      	mov	r4, r1
 8001fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001fba:	f000 f8bd 	bl	8002138 <_lseek_r>
 8001fbe:	1c43      	adds	r3, r0, #1
 8001fc0:	89a3      	ldrh	r3, [r4, #12]
 8001fc2:	bf15      	itete	ne
 8001fc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001fc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001fca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001fce:	81a3      	strheq	r3, [r4, #12]
 8001fd0:	bf18      	it	ne
 8001fd2:	81a3      	strhne	r3, [r4, #12]
 8001fd4:	bd10      	pop	{r4, pc}

08001fd6 <__sclose>:
 8001fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001fda:	f000 b89d 	b.w	8002118 <_close_r>

08001fde <__swbuf_r>:
 8001fde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fe0:	460e      	mov	r6, r1
 8001fe2:	4614      	mov	r4, r2
 8001fe4:	4605      	mov	r5, r0
 8001fe6:	b118      	cbz	r0, 8001ff0 <__swbuf_r+0x12>
 8001fe8:	6a03      	ldr	r3, [r0, #32]
 8001fea:	b90b      	cbnz	r3, 8001ff0 <__swbuf_r+0x12>
 8001fec:	f7ff ff0e 	bl	8001e0c <__sinit>
 8001ff0:	69a3      	ldr	r3, [r4, #24]
 8001ff2:	60a3      	str	r3, [r4, #8]
 8001ff4:	89a3      	ldrh	r3, [r4, #12]
 8001ff6:	071a      	lsls	r2, r3, #28
 8001ff8:	d501      	bpl.n	8001ffe <__swbuf_r+0x20>
 8001ffa:	6923      	ldr	r3, [r4, #16]
 8001ffc:	b943      	cbnz	r3, 8002010 <__swbuf_r+0x32>
 8001ffe:	4621      	mov	r1, r4
 8002000:	4628      	mov	r0, r5
 8002002:	f000 f82b 	bl	800205c <__swsetup_r>
 8002006:	b118      	cbz	r0, 8002010 <__swbuf_r+0x32>
 8002008:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800200c:	4638      	mov	r0, r7
 800200e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002010:	6823      	ldr	r3, [r4, #0]
 8002012:	6922      	ldr	r2, [r4, #16]
 8002014:	b2f6      	uxtb	r6, r6
 8002016:	1a98      	subs	r0, r3, r2
 8002018:	6963      	ldr	r3, [r4, #20]
 800201a:	4637      	mov	r7, r6
 800201c:	4283      	cmp	r3, r0
 800201e:	dc05      	bgt.n	800202c <__swbuf_r+0x4e>
 8002020:	4621      	mov	r1, r4
 8002022:	4628      	mov	r0, r5
 8002024:	f000 fd32 	bl	8002a8c <_fflush_r>
 8002028:	2800      	cmp	r0, #0
 800202a:	d1ed      	bne.n	8002008 <__swbuf_r+0x2a>
 800202c:	68a3      	ldr	r3, [r4, #8]
 800202e:	3b01      	subs	r3, #1
 8002030:	60a3      	str	r3, [r4, #8]
 8002032:	6823      	ldr	r3, [r4, #0]
 8002034:	1c5a      	adds	r2, r3, #1
 8002036:	6022      	str	r2, [r4, #0]
 8002038:	701e      	strb	r6, [r3, #0]
 800203a:	6962      	ldr	r2, [r4, #20]
 800203c:	1c43      	adds	r3, r0, #1
 800203e:	429a      	cmp	r2, r3
 8002040:	d004      	beq.n	800204c <__swbuf_r+0x6e>
 8002042:	89a3      	ldrh	r3, [r4, #12]
 8002044:	07db      	lsls	r3, r3, #31
 8002046:	d5e1      	bpl.n	800200c <__swbuf_r+0x2e>
 8002048:	2e0a      	cmp	r6, #10
 800204a:	d1df      	bne.n	800200c <__swbuf_r+0x2e>
 800204c:	4621      	mov	r1, r4
 800204e:	4628      	mov	r0, r5
 8002050:	f000 fd1c 	bl	8002a8c <_fflush_r>
 8002054:	2800      	cmp	r0, #0
 8002056:	d0d9      	beq.n	800200c <__swbuf_r+0x2e>
 8002058:	e7d6      	b.n	8002008 <__swbuf_r+0x2a>
	...

0800205c <__swsetup_r>:
 800205c:	b538      	push	{r3, r4, r5, lr}
 800205e:	4b29      	ldr	r3, [pc, #164]	@ (8002104 <__swsetup_r+0xa8>)
 8002060:	4605      	mov	r5, r0
 8002062:	6818      	ldr	r0, [r3, #0]
 8002064:	460c      	mov	r4, r1
 8002066:	b118      	cbz	r0, 8002070 <__swsetup_r+0x14>
 8002068:	6a03      	ldr	r3, [r0, #32]
 800206a:	b90b      	cbnz	r3, 8002070 <__swsetup_r+0x14>
 800206c:	f7ff fece 	bl	8001e0c <__sinit>
 8002070:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002074:	0719      	lsls	r1, r3, #28
 8002076:	d422      	bmi.n	80020be <__swsetup_r+0x62>
 8002078:	06da      	lsls	r2, r3, #27
 800207a:	d407      	bmi.n	800208c <__swsetup_r+0x30>
 800207c:	2209      	movs	r2, #9
 800207e:	602a      	str	r2, [r5, #0]
 8002080:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002084:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002088:	81a3      	strh	r3, [r4, #12]
 800208a:	e033      	b.n	80020f4 <__swsetup_r+0x98>
 800208c:	0758      	lsls	r0, r3, #29
 800208e:	d512      	bpl.n	80020b6 <__swsetup_r+0x5a>
 8002090:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002092:	b141      	cbz	r1, 80020a6 <__swsetup_r+0x4a>
 8002094:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002098:	4299      	cmp	r1, r3
 800209a:	d002      	beq.n	80020a2 <__swsetup_r+0x46>
 800209c:	4628      	mov	r0, r5
 800209e:	f000 f8af 	bl	8002200 <_free_r>
 80020a2:	2300      	movs	r3, #0
 80020a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80020a6:	89a3      	ldrh	r3, [r4, #12]
 80020a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80020ac:	81a3      	strh	r3, [r4, #12]
 80020ae:	2300      	movs	r3, #0
 80020b0:	6063      	str	r3, [r4, #4]
 80020b2:	6923      	ldr	r3, [r4, #16]
 80020b4:	6023      	str	r3, [r4, #0]
 80020b6:	89a3      	ldrh	r3, [r4, #12]
 80020b8:	f043 0308 	orr.w	r3, r3, #8
 80020bc:	81a3      	strh	r3, [r4, #12]
 80020be:	6923      	ldr	r3, [r4, #16]
 80020c0:	b94b      	cbnz	r3, 80020d6 <__swsetup_r+0x7a>
 80020c2:	89a3      	ldrh	r3, [r4, #12]
 80020c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80020c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020cc:	d003      	beq.n	80020d6 <__swsetup_r+0x7a>
 80020ce:	4621      	mov	r1, r4
 80020d0:	4628      	mov	r0, r5
 80020d2:	f000 fd28 	bl	8002b26 <__smakebuf_r>
 80020d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80020da:	f013 0201 	ands.w	r2, r3, #1
 80020de:	d00a      	beq.n	80020f6 <__swsetup_r+0x9a>
 80020e0:	2200      	movs	r2, #0
 80020e2:	60a2      	str	r2, [r4, #8]
 80020e4:	6962      	ldr	r2, [r4, #20]
 80020e6:	4252      	negs	r2, r2
 80020e8:	61a2      	str	r2, [r4, #24]
 80020ea:	6922      	ldr	r2, [r4, #16]
 80020ec:	b942      	cbnz	r2, 8002100 <__swsetup_r+0xa4>
 80020ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80020f2:	d1c5      	bne.n	8002080 <__swsetup_r+0x24>
 80020f4:	bd38      	pop	{r3, r4, r5, pc}
 80020f6:	0799      	lsls	r1, r3, #30
 80020f8:	bf58      	it	pl
 80020fa:	6962      	ldrpl	r2, [r4, #20]
 80020fc:	60a2      	str	r2, [r4, #8]
 80020fe:	e7f4      	b.n	80020ea <__swsetup_r+0x8e>
 8002100:	2000      	movs	r0, #0
 8002102:	e7f7      	b.n	80020f4 <__swsetup_r+0x98>
 8002104:	20000018 	.word	0x20000018

08002108 <memset>:
 8002108:	4603      	mov	r3, r0
 800210a:	4402      	add	r2, r0
 800210c:	4293      	cmp	r3, r2
 800210e:	d100      	bne.n	8002112 <memset+0xa>
 8002110:	4770      	bx	lr
 8002112:	f803 1b01 	strb.w	r1, [r3], #1
 8002116:	e7f9      	b.n	800210c <memset+0x4>

08002118 <_close_r>:
 8002118:	b538      	push	{r3, r4, r5, lr}
 800211a:	2300      	movs	r3, #0
 800211c:	4d05      	ldr	r5, [pc, #20]	@ (8002134 <_close_r+0x1c>)
 800211e:	4604      	mov	r4, r0
 8002120:	4608      	mov	r0, r1
 8002122:	602b      	str	r3, [r5, #0]
 8002124:	f7ff fd2f 	bl	8001b86 <_close>
 8002128:	1c43      	adds	r3, r0, #1
 800212a:	d102      	bne.n	8002132 <_close_r+0x1a>
 800212c:	682b      	ldr	r3, [r5, #0]
 800212e:	b103      	cbz	r3, 8002132 <_close_r+0x1a>
 8002130:	6023      	str	r3, [r4, #0]
 8002132:	bd38      	pop	{r3, r4, r5, pc}
 8002134:	20000344 	.word	0x20000344

08002138 <_lseek_r>:
 8002138:	b538      	push	{r3, r4, r5, lr}
 800213a:	4604      	mov	r4, r0
 800213c:	4608      	mov	r0, r1
 800213e:	4611      	mov	r1, r2
 8002140:	2200      	movs	r2, #0
 8002142:	4d05      	ldr	r5, [pc, #20]	@ (8002158 <_lseek_r+0x20>)
 8002144:	602a      	str	r2, [r5, #0]
 8002146:	461a      	mov	r2, r3
 8002148:	f7ff fd27 	bl	8001b9a <_lseek>
 800214c:	1c43      	adds	r3, r0, #1
 800214e:	d102      	bne.n	8002156 <_lseek_r+0x1e>
 8002150:	682b      	ldr	r3, [r5, #0]
 8002152:	b103      	cbz	r3, 8002156 <_lseek_r+0x1e>
 8002154:	6023      	str	r3, [r4, #0]
 8002156:	bd38      	pop	{r3, r4, r5, pc}
 8002158:	20000344 	.word	0x20000344

0800215c <_read_r>:
 800215c:	b538      	push	{r3, r4, r5, lr}
 800215e:	4604      	mov	r4, r0
 8002160:	4608      	mov	r0, r1
 8002162:	4611      	mov	r1, r2
 8002164:	2200      	movs	r2, #0
 8002166:	4d05      	ldr	r5, [pc, #20]	@ (800217c <_read_r+0x20>)
 8002168:	602a      	str	r2, [r5, #0]
 800216a:	461a      	mov	r2, r3
 800216c:	f7ff fcfb 	bl	8001b66 <_read>
 8002170:	1c43      	adds	r3, r0, #1
 8002172:	d102      	bne.n	800217a <_read_r+0x1e>
 8002174:	682b      	ldr	r3, [r5, #0]
 8002176:	b103      	cbz	r3, 800217a <_read_r+0x1e>
 8002178:	6023      	str	r3, [r4, #0]
 800217a:	bd38      	pop	{r3, r4, r5, pc}
 800217c:	20000344 	.word	0x20000344

08002180 <_write_r>:
 8002180:	b538      	push	{r3, r4, r5, lr}
 8002182:	4604      	mov	r4, r0
 8002184:	4608      	mov	r0, r1
 8002186:	4611      	mov	r1, r2
 8002188:	2200      	movs	r2, #0
 800218a:	4d05      	ldr	r5, [pc, #20]	@ (80021a0 <_write_r+0x20>)
 800218c:	602a      	str	r2, [r5, #0]
 800218e:	461a      	mov	r2, r3
 8002190:	f7fe f84e 	bl	8000230 <_write>
 8002194:	1c43      	adds	r3, r0, #1
 8002196:	d102      	bne.n	800219e <_write_r+0x1e>
 8002198:	682b      	ldr	r3, [r5, #0]
 800219a:	b103      	cbz	r3, 800219e <_write_r+0x1e>
 800219c:	6023      	str	r3, [r4, #0]
 800219e:	bd38      	pop	{r3, r4, r5, pc}
 80021a0:	20000344 	.word	0x20000344

080021a4 <__errno>:
 80021a4:	4b01      	ldr	r3, [pc, #4]	@ (80021ac <__errno+0x8>)
 80021a6:	6818      	ldr	r0, [r3, #0]
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	20000018 	.word	0x20000018

080021b0 <__libc_init_array>:
 80021b0:	b570      	push	{r4, r5, r6, lr}
 80021b2:	2600      	movs	r6, #0
 80021b4:	4d0c      	ldr	r5, [pc, #48]	@ (80021e8 <__libc_init_array+0x38>)
 80021b6:	4c0d      	ldr	r4, [pc, #52]	@ (80021ec <__libc_init_array+0x3c>)
 80021b8:	1b64      	subs	r4, r4, r5
 80021ba:	10a4      	asrs	r4, r4, #2
 80021bc:	42a6      	cmp	r6, r4
 80021be:	d109      	bne.n	80021d4 <__libc_init_array+0x24>
 80021c0:	f000 fd2e 	bl	8002c20 <_init>
 80021c4:	2600      	movs	r6, #0
 80021c6:	4d0a      	ldr	r5, [pc, #40]	@ (80021f0 <__libc_init_array+0x40>)
 80021c8:	4c0a      	ldr	r4, [pc, #40]	@ (80021f4 <__libc_init_array+0x44>)
 80021ca:	1b64      	subs	r4, r4, r5
 80021cc:	10a4      	asrs	r4, r4, #2
 80021ce:	42a6      	cmp	r6, r4
 80021d0:	d105      	bne.n	80021de <__libc_init_array+0x2e>
 80021d2:	bd70      	pop	{r4, r5, r6, pc}
 80021d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80021d8:	4798      	blx	r3
 80021da:	3601      	adds	r6, #1
 80021dc:	e7ee      	b.n	80021bc <__libc_init_array+0xc>
 80021de:	f855 3b04 	ldr.w	r3, [r5], #4
 80021e2:	4798      	blx	r3
 80021e4:	3601      	adds	r6, #1
 80021e6:	e7f2      	b.n	80021ce <__libc_init_array+0x1e>
 80021e8:	08002d4c 	.word	0x08002d4c
 80021ec:	08002d4c 	.word	0x08002d4c
 80021f0:	08002d4c 	.word	0x08002d4c
 80021f4:	08002d50 	.word	0x08002d50

080021f8 <__retarget_lock_init_recursive>:
 80021f8:	4770      	bx	lr

080021fa <__retarget_lock_acquire_recursive>:
 80021fa:	4770      	bx	lr

080021fc <__retarget_lock_release_recursive>:
 80021fc:	4770      	bx	lr
	...

08002200 <_free_r>:
 8002200:	b538      	push	{r3, r4, r5, lr}
 8002202:	4605      	mov	r5, r0
 8002204:	2900      	cmp	r1, #0
 8002206:	d040      	beq.n	800228a <_free_r+0x8a>
 8002208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800220c:	1f0c      	subs	r4, r1, #4
 800220e:	2b00      	cmp	r3, #0
 8002210:	bfb8      	it	lt
 8002212:	18e4      	addlt	r4, r4, r3
 8002214:	f000 f8de 	bl	80023d4 <__malloc_lock>
 8002218:	4a1c      	ldr	r2, [pc, #112]	@ (800228c <_free_r+0x8c>)
 800221a:	6813      	ldr	r3, [r2, #0]
 800221c:	b933      	cbnz	r3, 800222c <_free_r+0x2c>
 800221e:	6063      	str	r3, [r4, #4]
 8002220:	6014      	str	r4, [r2, #0]
 8002222:	4628      	mov	r0, r5
 8002224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002228:	f000 b8da 	b.w	80023e0 <__malloc_unlock>
 800222c:	42a3      	cmp	r3, r4
 800222e:	d908      	bls.n	8002242 <_free_r+0x42>
 8002230:	6820      	ldr	r0, [r4, #0]
 8002232:	1821      	adds	r1, r4, r0
 8002234:	428b      	cmp	r3, r1
 8002236:	bf01      	itttt	eq
 8002238:	6819      	ldreq	r1, [r3, #0]
 800223a:	685b      	ldreq	r3, [r3, #4]
 800223c:	1809      	addeq	r1, r1, r0
 800223e:	6021      	streq	r1, [r4, #0]
 8002240:	e7ed      	b.n	800221e <_free_r+0x1e>
 8002242:	461a      	mov	r2, r3
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	b10b      	cbz	r3, 800224c <_free_r+0x4c>
 8002248:	42a3      	cmp	r3, r4
 800224a:	d9fa      	bls.n	8002242 <_free_r+0x42>
 800224c:	6811      	ldr	r1, [r2, #0]
 800224e:	1850      	adds	r0, r2, r1
 8002250:	42a0      	cmp	r0, r4
 8002252:	d10b      	bne.n	800226c <_free_r+0x6c>
 8002254:	6820      	ldr	r0, [r4, #0]
 8002256:	4401      	add	r1, r0
 8002258:	1850      	adds	r0, r2, r1
 800225a:	4283      	cmp	r3, r0
 800225c:	6011      	str	r1, [r2, #0]
 800225e:	d1e0      	bne.n	8002222 <_free_r+0x22>
 8002260:	6818      	ldr	r0, [r3, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	4408      	add	r0, r1
 8002266:	6010      	str	r0, [r2, #0]
 8002268:	6053      	str	r3, [r2, #4]
 800226a:	e7da      	b.n	8002222 <_free_r+0x22>
 800226c:	d902      	bls.n	8002274 <_free_r+0x74>
 800226e:	230c      	movs	r3, #12
 8002270:	602b      	str	r3, [r5, #0]
 8002272:	e7d6      	b.n	8002222 <_free_r+0x22>
 8002274:	6820      	ldr	r0, [r4, #0]
 8002276:	1821      	adds	r1, r4, r0
 8002278:	428b      	cmp	r3, r1
 800227a:	bf01      	itttt	eq
 800227c:	6819      	ldreq	r1, [r3, #0]
 800227e:	685b      	ldreq	r3, [r3, #4]
 8002280:	1809      	addeq	r1, r1, r0
 8002282:	6021      	streq	r1, [r4, #0]
 8002284:	6063      	str	r3, [r4, #4]
 8002286:	6054      	str	r4, [r2, #4]
 8002288:	e7cb      	b.n	8002222 <_free_r+0x22>
 800228a:	bd38      	pop	{r3, r4, r5, pc}
 800228c:	20000350 	.word	0x20000350

08002290 <sbrk_aligned>:
 8002290:	b570      	push	{r4, r5, r6, lr}
 8002292:	4e0f      	ldr	r6, [pc, #60]	@ (80022d0 <sbrk_aligned+0x40>)
 8002294:	460c      	mov	r4, r1
 8002296:	6831      	ldr	r1, [r6, #0]
 8002298:	4605      	mov	r5, r0
 800229a:	b911      	cbnz	r1, 80022a2 <sbrk_aligned+0x12>
 800229c:	f000 fca2 	bl	8002be4 <_sbrk_r>
 80022a0:	6030      	str	r0, [r6, #0]
 80022a2:	4621      	mov	r1, r4
 80022a4:	4628      	mov	r0, r5
 80022a6:	f000 fc9d 	bl	8002be4 <_sbrk_r>
 80022aa:	1c43      	adds	r3, r0, #1
 80022ac:	d103      	bne.n	80022b6 <sbrk_aligned+0x26>
 80022ae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80022b2:	4620      	mov	r0, r4
 80022b4:	bd70      	pop	{r4, r5, r6, pc}
 80022b6:	1cc4      	adds	r4, r0, #3
 80022b8:	f024 0403 	bic.w	r4, r4, #3
 80022bc:	42a0      	cmp	r0, r4
 80022be:	d0f8      	beq.n	80022b2 <sbrk_aligned+0x22>
 80022c0:	1a21      	subs	r1, r4, r0
 80022c2:	4628      	mov	r0, r5
 80022c4:	f000 fc8e 	bl	8002be4 <_sbrk_r>
 80022c8:	3001      	adds	r0, #1
 80022ca:	d1f2      	bne.n	80022b2 <sbrk_aligned+0x22>
 80022cc:	e7ef      	b.n	80022ae <sbrk_aligned+0x1e>
 80022ce:	bf00      	nop
 80022d0:	2000034c 	.word	0x2000034c

080022d4 <_malloc_r>:
 80022d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80022d8:	1ccd      	adds	r5, r1, #3
 80022da:	f025 0503 	bic.w	r5, r5, #3
 80022de:	3508      	adds	r5, #8
 80022e0:	2d0c      	cmp	r5, #12
 80022e2:	bf38      	it	cc
 80022e4:	250c      	movcc	r5, #12
 80022e6:	2d00      	cmp	r5, #0
 80022e8:	4606      	mov	r6, r0
 80022ea:	db01      	blt.n	80022f0 <_malloc_r+0x1c>
 80022ec:	42a9      	cmp	r1, r5
 80022ee:	d904      	bls.n	80022fa <_malloc_r+0x26>
 80022f0:	230c      	movs	r3, #12
 80022f2:	6033      	str	r3, [r6, #0]
 80022f4:	2000      	movs	r0, #0
 80022f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80022fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80023d0 <_malloc_r+0xfc>
 80022fe:	f000 f869 	bl	80023d4 <__malloc_lock>
 8002302:	f8d8 3000 	ldr.w	r3, [r8]
 8002306:	461c      	mov	r4, r3
 8002308:	bb44      	cbnz	r4, 800235c <_malloc_r+0x88>
 800230a:	4629      	mov	r1, r5
 800230c:	4630      	mov	r0, r6
 800230e:	f7ff ffbf 	bl	8002290 <sbrk_aligned>
 8002312:	1c43      	adds	r3, r0, #1
 8002314:	4604      	mov	r4, r0
 8002316:	d158      	bne.n	80023ca <_malloc_r+0xf6>
 8002318:	f8d8 4000 	ldr.w	r4, [r8]
 800231c:	4627      	mov	r7, r4
 800231e:	2f00      	cmp	r7, #0
 8002320:	d143      	bne.n	80023aa <_malloc_r+0xd6>
 8002322:	2c00      	cmp	r4, #0
 8002324:	d04b      	beq.n	80023be <_malloc_r+0xea>
 8002326:	6823      	ldr	r3, [r4, #0]
 8002328:	4639      	mov	r1, r7
 800232a:	4630      	mov	r0, r6
 800232c:	eb04 0903 	add.w	r9, r4, r3
 8002330:	f000 fc58 	bl	8002be4 <_sbrk_r>
 8002334:	4581      	cmp	r9, r0
 8002336:	d142      	bne.n	80023be <_malloc_r+0xea>
 8002338:	6821      	ldr	r1, [r4, #0]
 800233a:	4630      	mov	r0, r6
 800233c:	1a6d      	subs	r5, r5, r1
 800233e:	4629      	mov	r1, r5
 8002340:	f7ff ffa6 	bl	8002290 <sbrk_aligned>
 8002344:	3001      	adds	r0, #1
 8002346:	d03a      	beq.n	80023be <_malloc_r+0xea>
 8002348:	6823      	ldr	r3, [r4, #0]
 800234a:	442b      	add	r3, r5
 800234c:	6023      	str	r3, [r4, #0]
 800234e:	f8d8 3000 	ldr.w	r3, [r8]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	bb62      	cbnz	r2, 80023b0 <_malloc_r+0xdc>
 8002356:	f8c8 7000 	str.w	r7, [r8]
 800235a:	e00f      	b.n	800237c <_malloc_r+0xa8>
 800235c:	6822      	ldr	r2, [r4, #0]
 800235e:	1b52      	subs	r2, r2, r5
 8002360:	d420      	bmi.n	80023a4 <_malloc_r+0xd0>
 8002362:	2a0b      	cmp	r2, #11
 8002364:	d917      	bls.n	8002396 <_malloc_r+0xc2>
 8002366:	1961      	adds	r1, r4, r5
 8002368:	42a3      	cmp	r3, r4
 800236a:	6025      	str	r5, [r4, #0]
 800236c:	bf18      	it	ne
 800236e:	6059      	strne	r1, [r3, #4]
 8002370:	6863      	ldr	r3, [r4, #4]
 8002372:	bf08      	it	eq
 8002374:	f8c8 1000 	streq.w	r1, [r8]
 8002378:	5162      	str	r2, [r4, r5]
 800237a:	604b      	str	r3, [r1, #4]
 800237c:	4630      	mov	r0, r6
 800237e:	f000 f82f 	bl	80023e0 <__malloc_unlock>
 8002382:	f104 000b 	add.w	r0, r4, #11
 8002386:	1d23      	adds	r3, r4, #4
 8002388:	f020 0007 	bic.w	r0, r0, #7
 800238c:	1ac2      	subs	r2, r0, r3
 800238e:	bf1c      	itt	ne
 8002390:	1a1b      	subne	r3, r3, r0
 8002392:	50a3      	strne	r3, [r4, r2]
 8002394:	e7af      	b.n	80022f6 <_malloc_r+0x22>
 8002396:	6862      	ldr	r2, [r4, #4]
 8002398:	42a3      	cmp	r3, r4
 800239a:	bf0c      	ite	eq
 800239c:	f8c8 2000 	streq.w	r2, [r8]
 80023a0:	605a      	strne	r2, [r3, #4]
 80023a2:	e7eb      	b.n	800237c <_malloc_r+0xa8>
 80023a4:	4623      	mov	r3, r4
 80023a6:	6864      	ldr	r4, [r4, #4]
 80023a8:	e7ae      	b.n	8002308 <_malloc_r+0x34>
 80023aa:	463c      	mov	r4, r7
 80023ac:	687f      	ldr	r7, [r7, #4]
 80023ae:	e7b6      	b.n	800231e <_malloc_r+0x4a>
 80023b0:	461a      	mov	r2, r3
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	42a3      	cmp	r3, r4
 80023b6:	d1fb      	bne.n	80023b0 <_malloc_r+0xdc>
 80023b8:	2300      	movs	r3, #0
 80023ba:	6053      	str	r3, [r2, #4]
 80023bc:	e7de      	b.n	800237c <_malloc_r+0xa8>
 80023be:	230c      	movs	r3, #12
 80023c0:	4630      	mov	r0, r6
 80023c2:	6033      	str	r3, [r6, #0]
 80023c4:	f000 f80c 	bl	80023e0 <__malloc_unlock>
 80023c8:	e794      	b.n	80022f4 <_malloc_r+0x20>
 80023ca:	6005      	str	r5, [r0, #0]
 80023cc:	e7d6      	b.n	800237c <_malloc_r+0xa8>
 80023ce:	bf00      	nop
 80023d0:	20000350 	.word	0x20000350

080023d4 <__malloc_lock>:
 80023d4:	4801      	ldr	r0, [pc, #4]	@ (80023dc <__malloc_lock+0x8>)
 80023d6:	f7ff bf10 	b.w	80021fa <__retarget_lock_acquire_recursive>
 80023da:	bf00      	nop
 80023dc:	20000348 	.word	0x20000348

080023e0 <__malloc_unlock>:
 80023e0:	4801      	ldr	r0, [pc, #4]	@ (80023e8 <__malloc_unlock+0x8>)
 80023e2:	f7ff bf0b 	b.w	80021fc <__retarget_lock_release_recursive>
 80023e6:	bf00      	nop
 80023e8:	20000348 	.word	0x20000348

080023ec <__sfputc_r>:
 80023ec:	6893      	ldr	r3, [r2, #8]
 80023ee:	b410      	push	{r4}
 80023f0:	3b01      	subs	r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	6093      	str	r3, [r2, #8]
 80023f6:	da07      	bge.n	8002408 <__sfputc_r+0x1c>
 80023f8:	6994      	ldr	r4, [r2, #24]
 80023fa:	42a3      	cmp	r3, r4
 80023fc:	db01      	blt.n	8002402 <__sfputc_r+0x16>
 80023fe:	290a      	cmp	r1, #10
 8002400:	d102      	bne.n	8002408 <__sfputc_r+0x1c>
 8002402:	bc10      	pop	{r4}
 8002404:	f7ff bdeb 	b.w	8001fde <__swbuf_r>
 8002408:	6813      	ldr	r3, [r2, #0]
 800240a:	1c58      	adds	r0, r3, #1
 800240c:	6010      	str	r0, [r2, #0]
 800240e:	7019      	strb	r1, [r3, #0]
 8002410:	4608      	mov	r0, r1
 8002412:	bc10      	pop	{r4}
 8002414:	4770      	bx	lr

08002416 <__sfputs_r>:
 8002416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002418:	4606      	mov	r6, r0
 800241a:	460f      	mov	r7, r1
 800241c:	4614      	mov	r4, r2
 800241e:	18d5      	adds	r5, r2, r3
 8002420:	42ac      	cmp	r4, r5
 8002422:	d101      	bne.n	8002428 <__sfputs_r+0x12>
 8002424:	2000      	movs	r0, #0
 8002426:	e007      	b.n	8002438 <__sfputs_r+0x22>
 8002428:	463a      	mov	r2, r7
 800242a:	4630      	mov	r0, r6
 800242c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002430:	f7ff ffdc 	bl	80023ec <__sfputc_r>
 8002434:	1c43      	adds	r3, r0, #1
 8002436:	d1f3      	bne.n	8002420 <__sfputs_r+0xa>
 8002438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800243c <_vfiprintf_r>:
 800243c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002440:	460d      	mov	r5, r1
 8002442:	4614      	mov	r4, r2
 8002444:	4698      	mov	r8, r3
 8002446:	4606      	mov	r6, r0
 8002448:	b09d      	sub	sp, #116	@ 0x74
 800244a:	b118      	cbz	r0, 8002454 <_vfiprintf_r+0x18>
 800244c:	6a03      	ldr	r3, [r0, #32]
 800244e:	b90b      	cbnz	r3, 8002454 <_vfiprintf_r+0x18>
 8002450:	f7ff fcdc 	bl	8001e0c <__sinit>
 8002454:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002456:	07d9      	lsls	r1, r3, #31
 8002458:	d405      	bmi.n	8002466 <_vfiprintf_r+0x2a>
 800245a:	89ab      	ldrh	r3, [r5, #12]
 800245c:	059a      	lsls	r2, r3, #22
 800245e:	d402      	bmi.n	8002466 <_vfiprintf_r+0x2a>
 8002460:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002462:	f7ff feca 	bl	80021fa <__retarget_lock_acquire_recursive>
 8002466:	89ab      	ldrh	r3, [r5, #12]
 8002468:	071b      	lsls	r3, r3, #28
 800246a:	d501      	bpl.n	8002470 <_vfiprintf_r+0x34>
 800246c:	692b      	ldr	r3, [r5, #16]
 800246e:	b99b      	cbnz	r3, 8002498 <_vfiprintf_r+0x5c>
 8002470:	4629      	mov	r1, r5
 8002472:	4630      	mov	r0, r6
 8002474:	f7ff fdf2 	bl	800205c <__swsetup_r>
 8002478:	b170      	cbz	r0, 8002498 <_vfiprintf_r+0x5c>
 800247a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800247c:	07dc      	lsls	r4, r3, #31
 800247e:	d504      	bpl.n	800248a <_vfiprintf_r+0x4e>
 8002480:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002484:	b01d      	add	sp, #116	@ 0x74
 8002486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800248a:	89ab      	ldrh	r3, [r5, #12]
 800248c:	0598      	lsls	r0, r3, #22
 800248e:	d4f7      	bmi.n	8002480 <_vfiprintf_r+0x44>
 8002490:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002492:	f7ff feb3 	bl	80021fc <__retarget_lock_release_recursive>
 8002496:	e7f3      	b.n	8002480 <_vfiprintf_r+0x44>
 8002498:	2300      	movs	r3, #0
 800249a:	9309      	str	r3, [sp, #36]	@ 0x24
 800249c:	2320      	movs	r3, #32
 800249e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80024a2:	2330      	movs	r3, #48	@ 0x30
 80024a4:	f04f 0901 	mov.w	r9, #1
 80024a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80024ac:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002658 <_vfiprintf_r+0x21c>
 80024b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80024b4:	4623      	mov	r3, r4
 80024b6:	469a      	mov	sl, r3
 80024b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80024bc:	b10a      	cbz	r2, 80024c2 <_vfiprintf_r+0x86>
 80024be:	2a25      	cmp	r2, #37	@ 0x25
 80024c0:	d1f9      	bne.n	80024b6 <_vfiprintf_r+0x7a>
 80024c2:	ebba 0b04 	subs.w	fp, sl, r4
 80024c6:	d00b      	beq.n	80024e0 <_vfiprintf_r+0xa4>
 80024c8:	465b      	mov	r3, fp
 80024ca:	4622      	mov	r2, r4
 80024cc:	4629      	mov	r1, r5
 80024ce:	4630      	mov	r0, r6
 80024d0:	f7ff ffa1 	bl	8002416 <__sfputs_r>
 80024d4:	3001      	adds	r0, #1
 80024d6:	f000 80a7 	beq.w	8002628 <_vfiprintf_r+0x1ec>
 80024da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80024dc:	445a      	add	r2, fp
 80024de:	9209      	str	r2, [sp, #36]	@ 0x24
 80024e0:	f89a 3000 	ldrb.w	r3, [sl]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f000 809f 	beq.w	8002628 <_vfiprintf_r+0x1ec>
 80024ea:	2300      	movs	r3, #0
 80024ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80024f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80024f4:	f10a 0a01 	add.w	sl, sl, #1
 80024f8:	9304      	str	r3, [sp, #16]
 80024fa:	9307      	str	r3, [sp, #28]
 80024fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002500:	931a      	str	r3, [sp, #104]	@ 0x68
 8002502:	4654      	mov	r4, sl
 8002504:	2205      	movs	r2, #5
 8002506:	f814 1b01 	ldrb.w	r1, [r4], #1
 800250a:	4853      	ldr	r0, [pc, #332]	@ (8002658 <_vfiprintf_r+0x21c>)
 800250c:	f000 fb7a 	bl	8002c04 <memchr>
 8002510:	9a04      	ldr	r2, [sp, #16]
 8002512:	b9d8      	cbnz	r0, 800254c <_vfiprintf_r+0x110>
 8002514:	06d1      	lsls	r1, r2, #27
 8002516:	bf44      	itt	mi
 8002518:	2320      	movmi	r3, #32
 800251a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800251e:	0713      	lsls	r3, r2, #28
 8002520:	bf44      	itt	mi
 8002522:	232b      	movmi	r3, #43	@ 0x2b
 8002524:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002528:	f89a 3000 	ldrb.w	r3, [sl]
 800252c:	2b2a      	cmp	r3, #42	@ 0x2a
 800252e:	d015      	beq.n	800255c <_vfiprintf_r+0x120>
 8002530:	4654      	mov	r4, sl
 8002532:	2000      	movs	r0, #0
 8002534:	f04f 0c0a 	mov.w	ip, #10
 8002538:	9a07      	ldr	r2, [sp, #28]
 800253a:	4621      	mov	r1, r4
 800253c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002540:	3b30      	subs	r3, #48	@ 0x30
 8002542:	2b09      	cmp	r3, #9
 8002544:	d94b      	bls.n	80025de <_vfiprintf_r+0x1a2>
 8002546:	b1b0      	cbz	r0, 8002576 <_vfiprintf_r+0x13a>
 8002548:	9207      	str	r2, [sp, #28]
 800254a:	e014      	b.n	8002576 <_vfiprintf_r+0x13a>
 800254c:	eba0 0308 	sub.w	r3, r0, r8
 8002550:	fa09 f303 	lsl.w	r3, r9, r3
 8002554:	4313      	orrs	r3, r2
 8002556:	46a2      	mov	sl, r4
 8002558:	9304      	str	r3, [sp, #16]
 800255a:	e7d2      	b.n	8002502 <_vfiprintf_r+0xc6>
 800255c:	9b03      	ldr	r3, [sp, #12]
 800255e:	1d19      	adds	r1, r3, #4
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	9103      	str	r1, [sp, #12]
 8002564:	2b00      	cmp	r3, #0
 8002566:	bfbb      	ittet	lt
 8002568:	425b      	neglt	r3, r3
 800256a:	f042 0202 	orrlt.w	r2, r2, #2
 800256e:	9307      	strge	r3, [sp, #28]
 8002570:	9307      	strlt	r3, [sp, #28]
 8002572:	bfb8      	it	lt
 8002574:	9204      	strlt	r2, [sp, #16]
 8002576:	7823      	ldrb	r3, [r4, #0]
 8002578:	2b2e      	cmp	r3, #46	@ 0x2e
 800257a:	d10a      	bne.n	8002592 <_vfiprintf_r+0x156>
 800257c:	7863      	ldrb	r3, [r4, #1]
 800257e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002580:	d132      	bne.n	80025e8 <_vfiprintf_r+0x1ac>
 8002582:	9b03      	ldr	r3, [sp, #12]
 8002584:	3402      	adds	r4, #2
 8002586:	1d1a      	adds	r2, r3, #4
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	9203      	str	r2, [sp, #12]
 800258c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002590:	9305      	str	r3, [sp, #20]
 8002592:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800265c <_vfiprintf_r+0x220>
 8002596:	2203      	movs	r2, #3
 8002598:	4650      	mov	r0, sl
 800259a:	7821      	ldrb	r1, [r4, #0]
 800259c:	f000 fb32 	bl	8002c04 <memchr>
 80025a0:	b138      	cbz	r0, 80025b2 <_vfiprintf_r+0x176>
 80025a2:	2240      	movs	r2, #64	@ 0x40
 80025a4:	9b04      	ldr	r3, [sp, #16]
 80025a6:	eba0 000a 	sub.w	r0, r0, sl
 80025aa:	4082      	lsls	r2, r0
 80025ac:	4313      	orrs	r3, r2
 80025ae:	3401      	adds	r4, #1
 80025b0:	9304      	str	r3, [sp, #16]
 80025b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025b6:	2206      	movs	r2, #6
 80025b8:	4829      	ldr	r0, [pc, #164]	@ (8002660 <_vfiprintf_r+0x224>)
 80025ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80025be:	f000 fb21 	bl	8002c04 <memchr>
 80025c2:	2800      	cmp	r0, #0
 80025c4:	d03f      	beq.n	8002646 <_vfiprintf_r+0x20a>
 80025c6:	4b27      	ldr	r3, [pc, #156]	@ (8002664 <_vfiprintf_r+0x228>)
 80025c8:	bb1b      	cbnz	r3, 8002612 <_vfiprintf_r+0x1d6>
 80025ca:	9b03      	ldr	r3, [sp, #12]
 80025cc:	3307      	adds	r3, #7
 80025ce:	f023 0307 	bic.w	r3, r3, #7
 80025d2:	3308      	adds	r3, #8
 80025d4:	9303      	str	r3, [sp, #12]
 80025d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80025d8:	443b      	add	r3, r7
 80025da:	9309      	str	r3, [sp, #36]	@ 0x24
 80025dc:	e76a      	b.n	80024b4 <_vfiprintf_r+0x78>
 80025de:	460c      	mov	r4, r1
 80025e0:	2001      	movs	r0, #1
 80025e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80025e6:	e7a8      	b.n	800253a <_vfiprintf_r+0xfe>
 80025e8:	2300      	movs	r3, #0
 80025ea:	f04f 0c0a 	mov.w	ip, #10
 80025ee:	4619      	mov	r1, r3
 80025f0:	3401      	adds	r4, #1
 80025f2:	9305      	str	r3, [sp, #20]
 80025f4:	4620      	mov	r0, r4
 80025f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80025fa:	3a30      	subs	r2, #48	@ 0x30
 80025fc:	2a09      	cmp	r2, #9
 80025fe:	d903      	bls.n	8002608 <_vfiprintf_r+0x1cc>
 8002600:	2b00      	cmp	r3, #0
 8002602:	d0c6      	beq.n	8002592 <_vfiprintf_r+0x156>
 8002604:	9105      	str	r1, [sp, #20]
 8002606:	e7c4      	b.n	8002592 <_vfiprintf_r+0x156>
 8002608:	4604      	mov	r4, r0
 800260a:	2301      	movs	r3, #1
 800260c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002610:	e7f0      	b.n	80025f4 <_vfiprintf_r+0x1b8>
 8002612:	ab03      	add	r3, sp, #12
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	462a      	mov	r2, r5
 8002618:	4630      	mov	r0, r6
 800261a:	4b13      	ldr	r3, [pc, #76]	@ (8002668 <_vfiprintf_r+0x22c>)
 800261c:	a904      	add	r1, sp, #16
 800261e:	f3af 8000 	nop.w
 8002622:	4607      	mov	r7, r0
 8002624:	1c78      	adds	r0, r7, #1
 8002626:	d1d6      	bne.n	80025d6 <_vfiprintf_r+0x19a>
 8002628:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800262a:	07d9      	lsls	r1, r3, #31
 800262c:	d405      	bmi.n	800263a <_vfiprintf_r+0x1fe>
 800262e:	89ab      	ldrh	r3, [r5, #12]
 8002630:	059a      	lsls	r2, r3, #22
 8002632:	d402      	bmi.n	800263a <_vfiprintf_r+0x1fe>
 8002634:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002636:	f7ff fde1 	bl	80021fc <__retarget_lock_release_recursive>
 800263a:	89ab      	ldrh	r3, [r5, #12]
 800263c:	065b      	lsls	r3, r3, #25
 800263e:	f53f af1f 	bmi.w	8002480 <_vfiprintf_r+0x44>
 8002642:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002644:	e71e      	b.n	8002484 <_vfiprintf_r+0x48>
 8002646:	ab03      	add	r3, sp, #12
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	462a      	mov	r2, r5
 800264c:	4630      	mov	r0, r6
 800264e:	4b06      	ldr	r3, [pc, #24]	@ (8002668 <_vfiprintf_r+0x22c>)
 8002650:	a904      	add	r1, sp, #16
 8002652:	f000 f87d 	bl	8002750 <_printf_i>
 8002656:	e7e4      	b.n	8002622 <_vfiprintf_r+0x1e6>
 8002658:	08002d18 	.word	0x08002d18
 800265c:	08002d1e 	.word	0x08002d1e
 8002660:	08002d22 	.word	0x08002d22
 8002664:	00000000 	.word	0x00000000
 8002668:	08002417 	.word	0x08002417

0800266c <_printf_common>:
 800266c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002670:	4616      	mov	r6, r2
 8002672:	4698      	mov	r8, r3
 8002674:	688a      	ldr	r2, [r1, #8]
 8002676:	690b      	ldr	r3, [r1, #16]
 8002678:	4607      	mov	r7, r0
 800267a:	4293      	cmp	r3, r2
 800267c:	bfb8      	it	lt
 800267e:	4613      	movlt	r3, r2
 8002680:	6033      	str	r3, [r6, #0]
 8002682:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002686:	460c      	mov	r4, r1
 8002688:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800268c:	b10a      	cbz	r2, 8002692 <_printf_common+0x26>
 800268e:	3301      	adds	r3, #1
 8002690:	6033      	str	r3, [r6, #0]
 8002692:	6823      	ldr	r3, [r4, #0]
 8002694:	0699      	lsls	r1, r3, #26
 8002696:	bf42      	ittt	mi
 8002698:	6833      	ldrmi	r3, [r6, #0]
 800269a:	3302      	addmi	r3, #2
 800269c:	6033      	strmi	r3, [r6, #0]
 800269e:	6825      	ldr	r5, [r4, #0]
 80026a0:	f015 0506 	ands.w	r5, r5, #6
 80026a4:	d106      	bne.n	80026b4 <_printf_common+0x48>
 80026a6:	f104 0a19 	add.w	sl, r4, #25
 80026aa:	68e3      	ldr	r3, [r4, #12]
 80026ac:	6832      	ldr	r2, [r6, #0]
 80026ae:	1a9b      	subs	r3, r3, r2
 80026b0:	42ab      	cmp	r3, r5
 80026b2:	dc2b      	bgt.n	800270c <_printf_common+0xa0>
 80026b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80026b8:	6822      	ldr	r2, [r4, #0]
 80026ba:	3b00      	subs	r3, #0
 80026bc:	bf18      	it	ne
 80026be:	2301      	movne	r3, #1
 80026c0:	0692      	lsls	r2, r2, #26
 80026c2:	d430      	bmi.n	8002726 <_printf_common+0xba>
 80026c4:	4641      	mov	r1, r8
 80026c6:	4638      	mov	r0, r7
 80026c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80026cc:	47c8      	blx	r9
 80026ce:	3001      	adds	r0, #1
 80026d0:	d023      	beq.n	800271a <_printf_common+0xae>
 80026d2:	6823      	ldr	r3, [r4, #0]
 80026d4:	6922      	ldr	r2, [r4, #16]
 80026d6:	f003 0306 	and.w	r3, r3, #6
 80026da:	2b04      	cmp	r3, #4
 80026dc:	bf14      	ite	ne
 80026de:	2500      	movne	r5, #0
 80026e0:	6833      	ldreq	r3, [r6, #0]
 80026e2:	f04f 0600 	mov.w	r6, #0
 80026e6:	bf08      	it	eq
 80026e8:	68e5      	ldreq	r5, [r4, #12]
 80026ea:	f104 041a 	add.w	r4, r4, #26
 80026ee:	bf08      	it	eq
 80026f0:	1aed      	subeq	r5, r5, r3
 80026f2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80026f6:	bf08      	it	eq
 80026f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80026fc:	4293      	cmp	r3, r2
 80026fe:	bfc4      	itt	gt
 8002700:	1a9b      	subgt	r3, r3, r2
 8002702:	18ed      	addgt	r5, r5, r3
 8002704:	42b5      	cmp	r5, r6
 8002706:	d11a      	bne.n	800273e <_printf_common+0xd2>
 8002708:	2000      	movs	r0, #0
 800270a:	e008      	b.n	800271e <_printf_common+0xb2>
 800270c:	2301      	movs	r3, #1
 800270e:	4652      	mov	r2, sl
 8002710:	4641      	mov	r1, r8
 8002712:	4638      	mov	r0, r7
 8002714:	47c8      	blx	r9
 8002716:	3001      	adds	r0, #1
 8002718:	d103      	bne.n	8002722 <_printf_common+0xb6>
 800271a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800271e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002722:	3501      	adds	r5, #1
 8002724:	e7c1      	b.n	80026aa <_printf_common+0x3e>
 8002726:	2030      	movs	r0, #48	@ 0x30
 8002728:	18e1      	adds	r1, r4, r3
 800272a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800272e:	1c5a      	adds	r2, r3, #1
 8002730:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002734:	4422      	add	r2, r4
 8002736:	3302      	adds	r3, #2
 8002738:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800273c:	e7c2      	b.n	80026c4 <_printf_common+0x58>
 800273e:	2301      	movs	r3, #1
 8002740:	4622      	mov	r2, r4
 8002742:	4641      	mov	r1, r8
 8002744:	4638      	mov	r0, r7
 8002746:	47c8      	blx	r9
 8002748:	3001      	adds	r0, #1
 800274a:	d0e6      	beq.n	800271a <_printf_common+0xae>
 800274c:	3601      	adds	r6, #1
 800274e:	e7d9      	b.n	8002704 <_printf_common+0x98>

08002750 <_printf_i>:
 8002750:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002754:	7e0f      	ldrb	r7, [r1, #24]
 8002756:	4691      	mov	r9, r2
 8002758:	2f78      	cmp	r7, #120	@ 0x78
 800275a:	4680      	mov	r8, r0
 800275c:	460c      	mov	r4, r1
 800275e:	469a      	mov	sl, r3
 8002760:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002762:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002766:	d807      	bhi.n	8002778 <_printf_i+0x28>
 8002768:	2f62      	cmp	r7, #98	@ 0x62
 800276a:	d80a      	bhi.n	8002782 <_printf_i+0x32>
 800276c:	2f00      	cmp	r7, #0
 800276e:	f000 80d1 	beq.w	8002914 <_printf_i+0x1c4>
 8002772:	2f58      	cmp	r7, #88	@ 0x58
 8002774:	f000 80b8 	beq.w	80028e8 <_printf_i+0x198>
 8002778:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800277c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002780:	e03a      	b.n	80027f8 <_printf_i+0xa8>
 8002782:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002786:	2b15      	cmp	r3, #21
 8002788:	d8f6      	bhi.n	8002778 <_printf_i+0x28>
 800278a:	a101      	add	r1, pc, #4	@ (adr r1, 8002790 <_printf_i+0x40>)
 800278c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002790:	080027e9 	.word	0x080027e9
 8002794:	080027fd 	.word	0x080027fd
 8002798:	08002779 	.word	0x08002779
 800279c:	08002779 	.word	0x08002779
 80027a0:	08002779 	.word	0x08002779
 80027a4:	08002779 	.word	0x08002779
 80027a8:	080027fd 	.word	0x080027fd
 80027ac:	08002779 	.word	0x08002779
 80027b0:	08002779 	.word	0x08002779
 80027b4:	08002779 	.word	0x08002779
 80027b8:	08002779 	.word	0x08002779
 80027bc:	080028fb 	.word	0x080028fb
 80027c0:	08002827 	.word	0x08002827
 80027c4:	080028b5 	.word	0x080028b5
 80027c8:	08002779 	.word	0x08002779
 80027cc:	08002779 	.word	0x08002779
 80027d0:	0800291d 	.word	0x0800291d
 80027d4:	08002779 	.word	0x08002779
 80027d8:	08002827 	.word	0x08002827
 80027dc:	08002779 	.word	0x08002779
 80027e0:	08002779 	.word	0x08002779
 80027e4:	080028bd 	.word	0x080028bd
 80027e8:	6833      	ldr	r3, [r6, #0]
 80027ea:	1d1a      	adds	r2, r3, #4
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	6032      	str	r2, [r6, #0]
 80027f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80027f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80027f8:	2301      	movs	r3, #1
 80027fa:	e09c      	b.n	8002936 <_printf_i+0x1e6>
 80027fc:	6833      	ldr	r3, [r6, #0]
 80027fe:	6820      	ldr	r0, [r4, #0]
 8002800:	1d19      	adds	r1, r3, #4
 8002802:	6031      	str	r1, [r6, #0]
 8002804:	0606      	lsls	r6, r0, #24
 8002806:	d501      	bpl.n	800280c <_printf_i+0xbc>
 8002808:	681d      	ldr	r5, [r3, #0]
 800280a:	e003      	b.n	8002814 <_printf_i+0xc4>
 800280c:	0645      	lsls	r5, r0, #25
 800280e:	d5fb      	bpl.n	8002808 <_printf_i+0xb8>
 8002810:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002814:	2d00      	cmp	r5, #0
 8002816:	da03      	bge.n	8002820 <_printf_i+0xd0>
 8002818:	232d      	movs	r3, #45	@ 0x2d
 800281a:	426d      	negs	r5, r5
 800281c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002820:	230a      	movs	r3, #10
 8002822:	4858      	ldr	r0, [pc, #352]	@ (8002984 <_printf_i+0x234>)
 8002824:	e011      	b.n	800284a <_printf_i+0xfa>
 8002826:	6821      	ldr	r1, [r4, #0]
 8002828:	6833      	ldr	r3, [r6, #0]
 800282a:	0608      	lsls	r0, r1, #24
 800282c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002830:	d402      	bmi.n	8002838 <_printf_i+0xe8>
 8002832:	0649      	lsls	r1, r1, #25
 8002834:	bf48      	it	mi
 8002836:	b2ad      	uxthmi	r5, r5
 8002838:	2f6f      	cmp	r7, #111	@ 0x6f
 800283a:	6033      	str	r3, [r6, #0]
 800283c:	bf14      	ite	ne
 800283e:	230a      	movne	r3, #10
 8002840:	2308      	moveq	r3, #8
 8002842:	4850      	ldr	r0, [pc, #320]	@ (8002984 <_printf_i+0x234>)
 8002844:	2100      	movs	r1, #0
 8002846:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800284a:	6866      	ldr	r6, [r4, #4]
 800284c:	2e00      	cmp	r6, #0
 800284e:	60a6      	str	r6, [r4, #8]
 8002850:	db05      	blt.n	800285e <_printf_i+0x10e>
 8002852:	6821      	ldr	r1, [r4, #0]
 8002854:	432e      	orrs	r6, r5
 8002856:	f021 0104 	bic.w	r1, r1, #4
 800285a:	6021      	str	r1, [r4, #0]
 800285c:	d04b      	beq.n	80028f6 <_printf_i+0x1a6>
 800285e:	4616      	mov	r6, r2
 8002860:	fbb5 f1f3 	udiv	r1, r5, r3
 8002864:	fb03 5711 	mls	r7, r3, r1, r5
 8002868:	5dc7      	ldrb	r7, [r0, r7]
 800286a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800286e:	462f      	mov	r7, r5
 8002870:	42bb      	cmp	r3, r7
 8002872:	460d      	mov	r5, r1
 8002874:	d9f4      	bls.n	8002860 <_printf_i+0x110>
 8002876:	2b08      	cmp	r3, #8
 8002878:	d10b      	bne.n	8002892 <_printf_i+0x142>
 800287a:	6823      	ldr	r3, [r4, #0]
 800287c:	07df      	lsls	r7, r3, #31
 800287e:	d508      	bpl.n	8002892 <_printf_i+0x142>
 8002880:	6923      	ldr	r3, [r4, #16]
 8002882:	6861      	ldr	r1, [r4, #4]
 8002884:	4299      	cmp	r1, r3
 8002886:	bfde      	ittt	le
 8002888:	2330      	movle	r3, #48	@ 0x30
 800288a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800288e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002892:	1b92      	subs	r2, r2, r6
 8002894:	6122      	str	r2, [r4, #16]
 8002896:	464b      	mov	r3, r9
 8002898:	4621      	mov	r1, r4
 800289a:	4640      	mov	r0, r8
 800289c:	f8cd a000 	str.w	sl, [sp]
 80028a0:	aa03      	add	r2, sp, #12
 80028a2:	f7ff fee3 	bl	800266c <_printf_common>
 80028a6:	3001      	adds	r0, #1
 80028a8:	d14a      	bne.n	8002940 <_printf_i+0x1f0>
 80028aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028ae:	b004      	add	sp, #16
 80028b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028b4:	6823      	ldr	r3, [r4, #0]
 80028b6:	f043 0320 	orr.w	r3, r3, #32
 80028ba:	6023      	str	r3, [r4, #0]
 80028bc:	2778      	movs	r7, #120	@ 0x78
 80028be:	4832      	ldr	r0, [pc, #200]	@ (8002988 <_printf_i+0x238>)
 80028c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80028c4:	6823      	ldr	r3, [r4, #0]
 80028c6:	6831      	ldr	r1, [r6, #0]
 80028c8:	061f      	lsls	r7, r3, #24
 80028ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80028ce:	d402      	bmi.n	80028d6 <_printf_i+0x186>
 80028d0:	065f      	lsls	r7, r3, #25
 80028d2:	bf48      	it	mi
 80028d4:	b2ad      	uxthmi	r5, r5
 80028d6:	6031      	str	r1, [r6, #0]
 80028d8:	07d9      	lsls	r1, r3, #31
 80028da:	bf44      	itt	mi
 80028dc:	f043 0320 	orrmi.w	r3, r3, #32
 80028e0:	6023      	strmi	r3, [r4, #0]
 80028e2:	b11d      	cbz	r5, 80028ec <_printf_i+0x19c>
 80028e4:	2310      	movs	r3, #16
 80028e6:	e7ad      	b.n	8002844 <_printf_i+0xf4>
 80028e8:	4826      	ldr	r0, [pc, #152]	@ (8002984 <_printf_i+0x234>)
 80028ea:	e7e9      	b.n	80028c0 <_printf_i+0x170>
 80028ec:	6823      	ldr	r3, [r4, #0]
 80028ee:	f023 0320 	bic.w	r3, r3, #32
 80028f2:	6023      	str	r3, [r4, #0]
 80028f4:	e7f6      	b.n	80028e4 <_printf_i+0x194>
 80028f6:	4616      	mov	r6, r2
 80028f8:	e7bd      	b.n	8002876 <_printf_i+0x126>
 80028fa:	6833      	ldr	r3, [r6, #0]
 80028fc:	6825      	ldr	r5, [r4, #0]
 80028fe:	1d18      	adds	r0, r3, #4
 8002900:	6961      	ldr	r1, [r4, #20]
 8002902:	6030      	str	r0, [r6, #0]
 8002904:	062e      	lsls	r6, r5, #24
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	d501      	bpl.n	800290e <_printf_i+0x1be>
 800290a:	6019      	str	r1, [r3, #0]
 800290c:	e002      	b.n	8002914 <_printf_i+0x1c4>
 800290e:	0668      	lsls	r0, r5, #25
 8002910:	d5fb      	bpl.n	800290a <_printf_i+0x1ba>
 8002912:	8019      	strh	r1, [r3, #0]
 8002914:	2300      	movs	r3, #0
 8002916:	4616      	mov	r6, r2
 8002918:	6123      	str	r3, [r4, #16]
 800291a:	e7bc      	b.n	8002896 <_printf_i+0x146>
 800291c:	6833      	ldr	r3, [r6, #0]
 800291e:	2100      	movs	r1, #0
 8002920:	1d1a      	adds	r2, r3, #4
 8002922:	6032      	str	r2, [r6, #0]
 8002924:	681e      	ldr	r6, [r3, #0]
 8002926:	6862      	ldr	r2, [r4, #4]
 8002928:	4630      	mov	r0, r6
 800292a:	f000 f96b 	bl	8002c04 <memchr>
 800292e:	b108      	cbz	r0, 8002934 <_printf_i+0x1e4>
 8002930:	1b80      	subs	r0, r0, r6
 8002932:	6060      	str	r0, [r4, #4]
 8002934:	6863      	ldr	r3, [r4, #4]
 8002936:	6123      	str	r3, [r4, #16]
 8002938:	2300      	movs	r3, #0
 800293a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800293e:	e7aa      	b.n	8002896 <_printf_i+0x146>
 8002940:	4632      	mov	r2, r6
 8002942:	4649      	mov	r1, r9
 8002944:	4640      	mov	r0, r8
 8002946:	6923      	ldr	r3, [r4, #16]
 8002948:	47d0      	blx	sl
 800294a:	3001      	adds	r0, #1
 800294c:	d0ad      	beq.n	80028aa <_printf_i+0x15a>
 800294e:	6823      	ldr	r3, [r4, #0]
 8002950:	079b      	lsls	r3, r3, #30
 8002952:	d413      	bmi.n	800297c <_printf_i+0x22c>
 8002954:	68e0      	ldr	r0, [r4, #12]
 8002956:	9b03      	ldr	r3, [sp, #12]
 8002958:	4298      	cmp	r0, r3
 800295a:	bfb8      	it	lt
 800295c:	4618      	movlt	r0, r3
 800295e:	e7a6      	b.n	80028ae <_printf_i+0x15e>
 8002960:	2301      	movs	r3, #1
 8002962:	4632      	mov	r2, r6
 8002964:	4649      	mov	r1, r9
 8002966:	4640      	mov	r0, r8
 8002968:	47d0      	blx	sl
 800296a:	3001      	adds	r0, #1
 800296c:	d09d      	beq.n	80028aa <_printf_i+0x15a>
 800296e:	3501      	adds	r5, #1
 8002970:	68e3      	ldr	r3, [r4, #12]
 8002972:	9903      	ldr	r1, [sp, #12]
 8002974:	1a5b      	subs	r3, r3, r1
 8002976:	42ab      	cmp	r3, r5
 8002978:	dcf2      	bgt.n	8002960 <_printf_i+0x210>
 800297a:	e7eb      	b.n	8002954 <_printf_i+0x204>
 800297c:	2500      	movs	r5, #0
 800297e:	f104 0619 	add.w	r6, r4, #25
 8002982:	e7f5      	b.n	8002970 <_printf_i+0x220>
 8002984:	08002d29 	.word	0x08002d29
 8002988:	08002d3a 	.word	0x08002d3a

0800298c <__sflush_r>:
 800298c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002992:	0716      	lsls	r6, r2, #28
 8002994:	4605      	mov	r5, r0
 8002996:	460c      	mov	r4, r1
 8002998:	d454      	bmi.n	8002a44 <__sflush_r+0xb8>
 800299a:	684b      	ldr	r3, [r1, #4]
 800299c:	2b00      	cmp	r3, #0
 800299e:	dc02      	bgt.n	80029a6 <__sflush_r+0x1a>
 80029a0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	dd48      	ble.n	8002a38 <__sflush_r+0xac>
 80029a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80029a8:	2e00      	cmp	r6, #0
 80029aa:	d045      	beq.n	8002a38 <__sflush_r+0xac>
 80029ac:	2300      	movs	r3, #0
 80029ae:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80029b2:	682f      	ldr	r7, [r5, #0]
 80029b4:	6a21      	ldr	r1, [r4, #32]
 80029b6:	602b      	str	r3, [r5, #0]
 80029b8:	d030      	beq.n	8002a1c <__sflush_r+0x90>
 80029ba:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80029bc:	89a3      	ldrh	r3, [r4, #12]
 80029be:	0759      	lsls	r1, r3, #29
 80029c0:	d505      	bpl.n	80029ce <__sflush_r+0x42>
 80029c2:	6863      	ldr	r3, [r4, #4]
 80029c4:	1ad2      	subs	r2, r2, r3
 80029c6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80029c8:	b10b      	cbz	r3, 80029ce <__sflush_r+0x42>
 80029ca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80029cc:	1ad2      	subs	r2, r2, r3
 80029ce:	2300      	movs	r3, #0
 80029d0:	4628      	mov	r0, r5
 80029d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80029d4:	6a21      	ldr	r1, [r4, #32]
 80029d6:	47b0      	blx	r6
 80029d8:	1c43      	adds	r3, r0, #1
 80029da:	89a3      	ldrh	r3, [r4, #12]
 80029dc:	d106      	bne.n	80029ec <__sflush_r+0x60>
 80029de:	6829      	ldr	r1, [r5, #0]
 80029e0:	291d      	cmp	r1, #29
 80029e2:	d82b      	bhi.n	8002a3c <__sflush_r+0xb0>
 80029e4:	4a28      	ldr	r2, [pc, #160]	@ (8002a88 <__sflush_r+0xfc>)
 80029e6:	40ca      	lsrs	r2, r1
 80029e8:	07d6      	lsls	r6, r2, #31
 80029ea:	d527      	bpl.n	8002a3c <__sflush_r+0xb0>
 80029ec:	2200      	movs	r2, #0
 80029ee:	6062      	str	r2, [r4, #4]
 80029f0:	6922      	ldr	r2, [r4, #16]
 80029f2:	04d9      	lsls	r1, r3, #19
 80029f4:	6022      	str	r2, [r4, #0]
 80029f6:	d504      	bpl.n	8002a02 <__sflush_r+0x76>
 80029f8:	1c42      	adds	r2, r0, #1
 80029fa:	d101      	bne.n	8002a00 <__sflush_r+0x74>
 80029fc:	682b      	ldr	r3, [r5, #0]
 80029fe:	b903      	cbnz	r3, 8002a02 <__sflush_r+0x76>
 8002a00:	6560      	str	r0, [r4, #84]	@ 0x54
 8002a02:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002a04:	602f      	str	r7, [r5, #0]
 8002a06:	b1b9      	cbz	r1, 8002a38 <__sflush_r+0xac>
 8002a08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002a0c:	4299      	cmp	r1, r3
 8002a0e:	d002      	beq.n	8002a16 <__sflush_r+0x8a>
 8002a10:	4628      	mov	r0, r5
 8002a12:	f7ff fbf5 	bl	8002200 <_free_r>
 8002a16:	2300      	movs	r3, #0
 8002a18:	6363      	str	r3, [r4, #52]	@ 0x34
 8002a1a:	e00d      	b.n	8002a38 <__sflush_r+0xac>
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	4628      	mov	r0, r5
 8002a20:	47b0      	blx	r6
 8002a22:	4602      	mov	r2, r0
 8002a24:	1c50      	adds	r0, r2, #1
 8002a26:	d1c9      	bne.n	80029bc <__sflush_r+0x30>
 8002a28:	682b      	ldr	r3, [r5, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0c6      	beq.n	80029bc <__sflush_r+0x30>
 8002a2e:	2b1d      	cmp	r3, #29
 8002a30:	d001      	beq.n	8002a36 <__sflush_r+0xaa>
 8002a32:	2b16      	cmp	r3, #22
 8002a34:	d11d      	bne.n	8002a72 <__sflush_r+0xe6>
 8002a36:	602f      	str	r7, [r5, #0]
 8002a38:	2000      	movs	r0, #0
 8002a3a:	e021      	b.n	8002a80 <__sflush_r+0xf4>
 8002a3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a40:	b21b      	sxth	r3, r3
 8002a42:	e01a      	b.n	8002a7a <__sflush_r+0xee>
 8002a44:	690f      	ldr	r7, [r1, #16]
 8002a46:	2f00      	cmp	r7, #0
 8002a48:	d0f6      	beq.n	8002a38 <__sflush_r+0xac>
 8002a4a:	0793      	lsls	r3, r2, #30
 8002a4c:	bf18      	it	ne
 8002a4e:	2300      	movne	r3, #0
 8002a50:	680e      	ldr	r6, [r1, #0]
 8002a52:	bf08      	it	eq
 8002a54:	694b      	ldreq	r3, [r1, #20]
 8002a56:	1bf6      	subs	r6, r6, r7
 8002a58:	600f      	str	r7, [r1, #0]
 8002a5a:	608b      	str	r3, [r1, #8]
 8002a5c:	2e00      	cmp	r6, #0
 8002a5e:	ddeb      	ble.n	8002a38 <__sflush_r+0xac>
 8002a60:	4633      	mov	r3, r6
 8002a62:	463a      	mov	r2, r7
 8002a64:	4628      	mov	r0, r5
 8002a66:	6a21      	ldr	r1, [r4, #32]
 8002a68:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002a6c:	47e0      	blx	ip
 8002a6e:	2800      	cmp	r0, #0
 8002a70:	dc07      	bgt.n	8002a82 <__sflush_r+0xf6>
 8002a72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a7e:	81a3      	strh	r3, [r4, #12]
 8002a80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a82:	4407      	add	r7, r0
 8002a84:	1a36      	subs	r6, r6, r0
 8002a86:	e7e9      	b.n	8002a5c <__sflush_r+0xd0>
 8002a88:	20400001 	.word	0x20400001

08002a8c <_fflush_r>:
 8002a8c:	b538      	push	{r3, r4, r5, lr}
 8002a8e:	690b      	ldr	r3, [r1, #16]
 8002a90:	4605      	mov	r5, r0
 8002a92:	460c      	mov	r4, r1
 8002a94:	b913      	cbnz	r3, 8002a9c <_fflush_r+0x10>
 8002a96:	2500      	movs	r5, #0
 8002a98:	4628      	mov	r0, r5
 8002a9a:	bd38      	pop	{r3, r4, r5, pc}
 8002a9c:	b118      	cbz	r0, 8002aa6 <_fflush_r+0x1a>
 8002a9e:	6a03      	ldr	r3, [r0, #32]
 8002aa0:	b90b      	cbnz	r3, 8002aa6 <_fflush_r+0x1a>
 8002aa2:	f7ff f9b3 	bl	8001e0c <__sinit>
 8002aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d0f3      	beq.n	8002a96 <_fflush_r+0xa>
 8002aae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002ab0:	07d0      	lsls	r0, r2, #31
 8002ab2:	d404      	bmi.n	8002abe <_fflush_r+0x32>
 8002ab4:	0599      	lsls	r1, r3, #22
 8002ab6:	d402      	bmi.n	8002abe <_fflush_r+0x32>
 8002ab8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002aba:	f7ff fb9e 	bl	80021fa <__retarget_lock_acquire_recursive>
 8002abe:	4628      	mov	r0, r5
 8002ac0:	4621      	mov	r1, r4
 8002ac2:	f7ff ff63 	bl	800298c <__sflush_r>
 8002ac6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002ac8:	4605      	mov	r5, r0
 8002aca:	07da      	lsls	r2, r3, #31
 8002acc:	d4e4      	bmi.n	8002a98 <_fflush_r+0xc>
 8002ace:	89a3      	ldrh	r3, [r4, #12]
 8002ad0:	059b      	lsls	r3, r3, #22
 8002ad2:	d4e1      	bmi.n	8002a98 <_fflush_r+0xc>
 8002ad4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002ad6:	f7ff fb91 	bl	80021fc <__retarget_lock_release_recursive>
 8002ada:	e7dd      	b.n	8002a98 <_fflush_r+0xc>

08002adc <__swhatbuf_r>:
 8002adc:	b570      	push	{r4, r5, r6, lr}
 8002ade:	460c      	mov	r4, r1
 8002ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ae4:	4615      	mov	r5, r2
 8002ae6:	2900      	cmp	r1, #0
 8002ae8:	461e      	mov	r6, r3
 8002aea:	b096      	sub	sp, #88	@ 0x58
 8002aec:	da0c      	bge.n	8002b08 <__swhatbuf_r+0x2c>
 8002aee:	89a3      	ldrh	r3, [r4, #12]
 8002af0:	2100      	movs	r1, #0
 8002af2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002af6:	bf14      	ite	ne
 8002af8:	2340      	movne	r3, #64	@ 0x40
 8002afa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002afe:	2000      	movs	r0, #0
 8002b00:	6031      	str	r1, [r6, #0]
 8002b02:	602b      	str	r3, [r5, #0]
 8002b04:	b016      	add	sp, #88	@ 0x58
 8002b06:	bd70      	pop	{r4, r5, r6, pc}
 8002b08:	466a      	mov	r2, sp
 8002b0a:	f000 f849 	bl	8002ba0 <_fstat_r>
 8002b0e:	2800      	cmp	r0, #0
 8002b10:	dbed      	blt.n	8002aee <__swhatbuf_r+0x12>
 8002b12:	9901      	ldr	r1, [sp, #4]
 8002b14:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002b18:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002b1c:	4259      	negs	r1, r3
 8002b1e:	4159      	adcs	r1, r3
 8002b20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b24:	e7eb      	b.n	8002afe <__swhatbuf_r+0x22>

08002b26 <__smakebuf_r>:
 8002b26:	898b      	ldrh	r3, [r1, #12]
 8002b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b2a:	079d      	lsls	r5, r3, #30
 8002b2c:	4606      	mov	r6, r0
 8002b2e:	460c      	mov	r4, r1
 8002b30:	d507      	bpl.n	8002b42 <__smakebuf_r+0x1c>
 8002b32:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002b36:	6023      	str	r3, [r4, #0]
 8002b38:	6123      	str	r3, [r4, #16]
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	6163      	str	r3, [r4, #20]
 8002b3e:	b003      	add	sp, #12
 8002b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b42:	466a      	mov	r2, sp
 8002b44:	ab01      	add	r3, sp, #4
 8002b46:	f7ff ffc9 	bl	8002adc <__swhatbuf_r>
 8002b4a:	9f00      	ldr	r7, [sp, #0]
 8002b4c:	4605      	mov	r5, r0
 8002b4e:	4639      	mov	r1, r7
 8002b50:	4630      	mov	r0, r6
 8002b52:	f7ff fbbf 	bl	80022d4 <_malloc_r>
 8002b56:	b948      	cbnz	r0, 8002b6c <__smakebuf_r+0x46>
 8002b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b5c:	059a      	lsls	r2, r3, #22
 8002b5e:	d4ee      	bmi.n	8002b3e <__smakebuf_r+0x18>
 8002b60:	f023 0303 	bic.w	r3, r3, #3
 8002b64:	f043 0302 	orr.w	r3, r3, #2
 8002b68:	81a3      	strh	r3, [r4, #12]
 8002b6a:	e7e2      	b.n	8002b32 <__smakebuf_r+0xc>
 8002b6c:	89a3      	ldrh	r3, [r4, #12]
 8002b6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002b72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b76:	81a3      	strh	r3, [r4, #12]
 8002b78:	9b01      	ldr	r3, [sp, #4]
 8002b7a:	6020      	str	r0, [r4, #0]
 8002b7c:	b15b      	cbz	r3, 8002b96 <__smakebuf_r+0x70>
 8002b7e:	4630      	mov	r0, r6
 8002b80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b84:	f000 f81e 	bl	8002bc4 <_isatty_r>
 8002b88:	b128      	cbz	r0, 8002b96 <__smakebuf_r+0x70>
 8002b8a:	89a3      	ldrh	r3, [r4, #12]
 8002b8c:	f023 0303 	bic.w	r3, r3, #3
 8002b90:	f043 0301 	orr.w	r3, r3, #1
 8002b94:	81a3      	strh	r3, [r4, #12]
 8002b96:	89a3      	ldrh	r3, [r4, #12]
 8002b98:	431d      	orrs	r5, r3
 8002b9a:	81a5      	strh	r5, [r4, #12]
 8002b9c:	e7cf      	b.n	8002b3e <__smakebuf_r+0x18>
	...

08002ba0 <_fstat_r>:
 8002ba0:	b538      	push	{r3, r4, r5, lr}
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	4d06      	ldr	r5, [pc, #24]	@ (8002bc0 <_fstat_r+0x20>)
 8002ba6:	4604      	mov	r4, r0
 8002ba8:	4608      	mov	r0, r1
 8002baa:	4611      	mov	r1, r2
 8002bac:	602b      	str	r3, [r5, #0]
 8002bae:	f7fe ffed 	bl	8001b8c <_fstat>
 8002bb2:	1c43      	adds	r3, r0, #1
 8002bb4:	d102      	bne.n	8002bbc <_fstat_r+0x1c>
 8002bb6:	682b      	ldr	r3, [r5, #0]
 8002bb8:	b103      	cbz	r3, 8002bbc <_fstat_r+0x1c>
 8002bba:	6023      	str	r3, [r4, #0]
 8002bbc:	bd38      	pop	{r3, r4, r5, pc}
 8002bbe:	bf00      	nop
 8002bc0:	20000344 	.word	0x20000344

08002bc4 <_isatty_r>:
 8002bc4:	b538      	push	{r3, r4, r5, lr}
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	4d05      	ldr	r5, [pc, #20]	@ (8002be0 <_isatty_r+0x1c>)
 8002bca:	4604      	mov	r4, r0
 8002bcc:	4608      	mov	r0, r1
 8002bce:	602b      	str	r3, [r5, #0]
 8002bd0:	f7fe ffe1 	bl	8001b96 <_isatty>
 8002bd4:	1c43      	adds	r3, r0, #1
 8002bd6:	d102      	bne.n	8002bde <_isatty_r+0x1a>
 8002bd8:	682b      	ldr	r3, [r5, #0]
 8002bda:	b103      	cbz	r3, 8002bde <_isatty_r+0x1a>
 8002bdc:	6023      	str	r3, [r4, #0]
 8002bde:	bd38      	pop	{r3, r4, r5, pc}
 8002be0:	20000344 	.word	0x20000344

08002be4 <_sbrk_r>:
 8002be4:	b538      	push	{r3, r4, r5, lr}
 8002be6:	2300      	movs	r3, #0
 8002be8:	4d05      	ldr	r5, [pc, #20]	@ (8002c00 <_sbrk_r+0x1c>)
 8002bea:	4604      	mov	r4, r0
 8002bec:	4608      	mov	r0, r1
 8002bee:	602b      	str	r3, [r5, #0]
 8002bf0:	f7fe ffd6 	bl	8001ba0 <_sbrk>
 8002bf4:	1c43      	adds	r3, r0, #1
 8002bf6:	d102      	bne.n	8002bfe <_sbrk_r+0x1a>
 8002bf8:	682b      	ldr	r3, [r5, #0]
 8002bfa:	b103      	cbz	r3, 8002bfe <_sbrk_r+0x1a>
 8002bfc:	6023      	str	r3, [r4, #0]
 8002bfe:	bd38      	pop	{r3, r4, r5, pc}
 8002c00:	20000344 	.word	0x20000344

08002c04 <memchr>:
 8002c04:	4603      	mov	r3, r0
 8002c06:	b510      	push	{r4, lr}
 8002c08:	b2c9      	uxtb	r1, r1
 8002c0a:	4402      	add	r2, r0
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	4618      	mov	r0, r3
 8002c10:	d101      	bne.n	8002c16 <memchr+0x12>
 8002c12:	2000      	movs	r0, #0
 8002c14:	e003      	b.n	8002c1e <memchr+0x1a>
 8002c16:	7804      	ldrb	r4, [r0, #0]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	428c      	cmp	r4, r1
 8002c1c:	d1f6      	bne.n	8002c0c <memchr+0x8>
 8002c1e:	bd10      	pop	{r4, pc}

08002c20 <_init>:
 8002c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c22:	bf00      	nop
 8002c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c26:	bc08      	pop	{r3}
 8002c28:	469e      	mov	lr, r3
 8002c2a:	4770      	bx	lr

08002c2c <_fini>:
 8002c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c2e:	bf00      	nop
 8002c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c32:	bc08      	pop	{r3}
 8002c34:	469e      	mov	lr, r3
 8002c36:	4770      	bx	lr
