Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: BIN8toBCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BIN8toBCD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BIN8toBCD"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : BIN8toBCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "H:/3. CUC/0. Docencia/1. S. Embebidos II/2. Programas/104.BIN8toBCD/BIN8toBCD/BIN8toBCD.vhd" in Library work.
Entity <bin8tobcd> compiled.
Entity <bin8tobcd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <BIN8toBCD> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <BIN8toBCD> in library <work> (Architecture <behavioral>).
Entity <BIN8toBCD> analyzed. Unit <BIN8toBCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BIN8toBCD>.
    Related source file is "H:/3. CUC/0. Docencia/1. S. Embebidos II/2. Programas/104.BIN8toBCD/BIN8toBCD/BIN8toBCD.vhd".
WARNING:Xst:1780 - Signal <Z<2:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit comparator greater for signal <Z_10$cmp_gt0000> created at line 60.
    Found 5-bit comparator greater for signal <Z_10$cmp_gt0001> created at line 60.
    Found 5-bit comparator greater for signal <Z_11$cmp_gt0000> created at line 60.
    Found 4-bit adder for signal <Z_11_8$add0000> created at line 61.
    Found 4-bit adder for signal <Z_11_8$add0001> created at line 61.
    Found 4-bit adder for signal <Z_11_8$add0002> created at line 61.
    Found 4-bit adder for signal <Z_11_8$add0003> created at line 61.
    Found 4-bit adder for signal <Z_11_8$add0004> created at line 61.
    Found 5-bit comparator greater for signal <Z_3$cmp_gt0000> created at line 52.
    Found 5-bit comparator greater for signal <Z_3$cmp_gt0001> created at line 52.
    Found 5-bit comparator greater for signal <Z_3$cmp_gt0002> created at line 52.
    Found 5-bit comparator greater for signal <Z_3$cmp_gt0003> created at line 52.
    Found 4-bit adder for signal <Z_3_0$add0000> created at line 53.
    Found 4-bit adder for signal <Z_3_0$add0001> created at line 53.
    Found 4-bit adder for signal <Z_3_0$add0002> created at line 53.
    Found 4-bit adder for signal <Z_3_0$add0003> created at line 53.
    Found 4-bit adder for signal <Z_3_0$add0004> created at line 53.
    Found 5-bit comparator greater for signal <Z_7$cmp_gt0000> created at line 56.
    Found 5-bit comparator greater for signal <Z_7$cmp_gt0001> created at line 52.
    Found 4-bit adder for signal <Z_7_4$add0000> created at line 57.
    Found 4-bit adder for signal <Z_7_4$add0001> created at line 57.
    Found 4-bit adder for signal <Z_7_4$add0002> created at line 57.
    Found 4-bit adder for signal <Z_7_4$add0003> created at line 57.
    Found 4-bit adder for signal <Z_7_4$add0004> created at line 57.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0000> created at line 60.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0001> created at line 56.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0002> created at line 56.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0003> created at line 56.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0004> created at line 60.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0005> created at line 56.
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  15 Comparator(s).
Unit <BIN8toBCD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 4-bit adder                                           : 15
# Comparators                                          : 15
 5-bit comparator greater                              : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 3-bit adder                                           : 5
 4-bit adder                                           : 10
# Comparators                                          : 15
 5-bit comparator greater                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit BIN8toBCD : the following signal(s) form a combinatorial loop: Z_3_cmp_gt0002, Madd_Z_3_0_add0004_lut<2>, Z_3_cmp_gt0003, Z_3_cmp_gt0000, Madd_Z_3_0_add0001_lut<2>, Madd_Z_3_0_add0000_lut<3>, Madd_Z_3_0_add0002_lut<2>, Madd_Z_3_0_add0003_lut<2>, Z_3_cmp_gt0001, Z_7_cmp_gt0001.
WARNING:Xst:2170 - Unit BIN8toBCD : the following signal(s) form a combinatorial loop: CEN<2>, Z_11_cmp_gt0000, Z_10_cmp_gt0000, Madd_Z_11_8_add0004_Madd_lut<2>, Z_10_cmp_gt0001, CEN<3>, Madd_Z_11_8_add0002_Madd_lut<2>, Z_8_cmp_gt0004, Madd_Z_11_8_add0003_Madd_lut<2>, Z_8_cmp_gt0000, Madd_Z_11_8_add0001_Madd_lut<2>.
WARNING:Xst:2170 - Unit BIN8toBCD : the following signal(s) form a combinatorial loop: CEN<1>, Z_8_cmp_gt0005, Z_8_cmp_gt0001, Madd_Z_7_4_add0004_lut<2>, DEC<2>, Madd_Z_7_4_add0001_lut<2>, Madd_Z_11_8_add0004_Madd_cy<0>, Z_8_cmp_gt0002, Madd_Z_7_4_add0002_lut<2>, Z_8_cmp_gt0003, Z_7_cmp_gt0000, Madd_Z_7_4_add0003_lut<2>.

Optimizing unit <BIN8toBCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BIN8toBCD, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : BIN8toBCD.ngr
Top Level Output File Name         : BIN8toBCD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 84
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 6
#      LUT3                        : 19
#      LUT4                        : 48
#      MUXF5                       : 8
# IO Buffers                       : 20
#      IBUF                        : 8
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       42  out of    960     4%  
 Number of 4 input LUTs:                 75  out of   1920     3%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     83    24%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 52.602ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 37038818 / 12
-------------------------------------------------------------------------
Delay:               52.602ns (Levels of Logic = 44)
  Source:            BIN<5> (PAD)
  Destination:       CEN<3> (PAD)

  Data Path: BIN<5> to CEN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.712  BIN_5_IBUF (BIN_5_IBUF)
     LUT4:I1->O            4   0.612   0.529  Z_7_cmp_gt00011 (Z_7_cmp_gt0001)
     LUT4:I2->O            6   0.612   0.599  Z_2_mux00001 (Madd_Z_3_0_add0001_lut<3>)
     LUT4:I2->O            1   0.612   0.000  Z_2_mux00012 (Z_2_mux00011)
     MUXF5:I0->O           4   0.278   0.651  Z_2_mux0001_f5 (Madd_Z_3_0_add0002_lut<3>)
     LUT4:I0->O            4   0.612   0.651  Z_1_mux000311 (N4)
     LUT3:I0->O            4   0.612   0.568  Z_3_mux000311 (N26)
     LUT4:I1->O            4   0.612   0.651  Z_1_mux00032 (Madd_Z_3_0_add0004_lut<2>)
     LUT4:I0->O            3   0.612   0.520  Z_2_mux00041 (Madd_Z_3_0_add0000_lut<3>)
     LUT4:I1->O            7   0.612   0.632  Z_3_mux00001 (Madd_Z_7_4_add0001_cy<0>)
     LUT4:I2->O            6   0.612   0.721  Z_8_mux000511 (N51)
     LUT3:I0->O            7   0.612   0.671  Z_8_cmp_gt00051 (Z_8_cmp_gt0005)
     LUT2:I1->O            2   0.612   0.410  Z_5_mux000411 (N11)
     LUT3:I2->O            3   0.612   0.520  Madd_Z_7_4_add0004_cy<1>11 (Madd_Z_7_4_add0004_cy<1>)
     LUT3:I1->O            3   0.612   0.481  Z_7_cmp_gt00001 (Z_7_cmp_gt0000)
     LUT3:I2->O            5   0.612   0.690  Z_4_mux00041 (DEC_1_OBUF)
     LUT4:I0->O            4   0.612   0.651  Z_5_mux00001 (Madd_Z_7_4_add0001_lut<2>)
     LUT4:I0->O            4   0.612   0.651  Z_8_cmp_gt00021 (Z_8_cmp_gt0002)
     LUT3:I0->O            4   0.612   0.568  Madd_Z_7_4_add0002_cy<1>11 (Madd_Z_7_4_add0002_cy<1>)
     LUT3:I1->O            4   0.612   0.651  Z_8_cmp_gt00011 (Z_8_cmp_gt0001)
     LUT2:I0->O            3   0.612   0.603  Z_4_mux00021 (Z_4_mux0002)
     LUT3:I0->O            3   0.612   0.603  Z_5_mux00031 (Madd_Z_7_4_add0004_lut<2>)
     LUT3:I0->O            5   0.612   0.690  Z_6_mux00041 (DEC_3_OBUF)
     LUT4:I0->O            5   0.612   0.690  Z_4_mux00001 (Z_4_mux0000)
     LUT3:I0->O            4   0.612   0.529  Z_5_mux00011 (Madd_Z_7_4_add0002_lut<2>)
     LUT4:I2->O            7   0.612   0.671  Z_7_mux0002 (Madd_Z_11_8_add0003_Madd_cy<0>)
     LUT4:I1->O            5   0.612   0.568  Z_8_cmp_gt0000 (Z_8_cmp_gt0000)
     LUT4:I2->O            1   0.612   0.000  CEN<2>671 (CEN<2>671)
     MUXF5:I0->O           2   0.278   0.410  CEN<2>67_f5 (CEN<2>67)
     LUT3:I2->O            1   0.612   0.000  CEN<2>1142 (CEN<2>1141)
     MUXF5:I0->O           4   0.278   0.651  CEN<2>114_f5 (CEN_2_OBUF)
     LUT4:I0->O            3   0.612   0.603  Z_10_mux00001 (Z_10_mux0000)
     LUT4:I0->O            3   0.612   0.603  Z_9_mux000211 (N6)
     LUT4:I0->O            3   0.612   0.451  Z_9_mux00022 (Madd_Z_11_8_add0003_Madd_lut<2>)
     INV:I->O              1   0.612   0.426  Z_8_cmp_gt000426_INV_0 (Z_8_cmp_gt000426)
     LUT4:I1->O            1   0.612   0.509  Z_8_cmp_gt000440 (Z_8_cmp_gt000440)
     LUT4:I0->O            6   0.612   0.569  Z_8_cmp_gt000478 (Z_8_cmp_gt0004)
     MUXF5:S->O            3   0.641   0.603  Z_9_mux0005_f5 (Z<9>)
     LUT4:I0->O            3   0.612   0.603  Z_9_mux00001 (Madd_Z_11_8_add0001_Madd_lut<2>)
     LUT4:I0->O            3   0.612   0.603  Z_10_mux00011 (Z_10_mux0001)
     LUT4:I0->O            4   0.612   0.651  CEN<3>11 (N01)
     LUT3:I0->O            2   0.612   0.532  Z_9_mux00031 (Madd_Z_11_8_add0004_Madd_lut<2>)
     LUT3:I0->O            4   0.612   0.499  CEN<3>2 (CEN_3_OBUF)
     OBUF:I->O                 3.169          CEN_3_OBUF (CEN<3>)
    ----------------------------------------
    Total                     52.602ns (29.006ns logic, 23.596ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.37 secs
 
--> 

Total memory usage is 256240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

