// Seed: 3187532003
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    output tri id_4
);
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2
    , id_13,
    output uwire id_3,
    input uwire id_4
    , id_14,
    input wor id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri id_8,
    output wire id_9,
    output tri1 id_10,
    input uwire id_11
);
  integer id_15, id_16;
  module_0(
      id_6, id_5, id_10, id_5, id_9
  );
  initial
    if (id_16) begin
      id_9 = 1'b0;
    end
endmodule
