
                         Lattice Mapping Report File

Design:  sbox
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Tue Nov  4 14:48:26 2025

Design Information
------------------

Command line:   map -i lab7_wc_impl_1_syn.udb -o lab7_wc_impl_1_map.udb -mp
     lab7_wc_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/wchan/Documents/GitHub/e155Lab7/lab07_fpga/lab7_wc/promote.xml

Design Summary
--------------

   Number of slice registers:   0 out of  5280 (0%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           216 out of  5280 (4%)
      Number of logic LUT4s:             216
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIO: 16
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 16 out of 36 (44%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 16 out of 39 (41%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net a_c_0: 128 loads
      Net a_c_1: 128 loads
      Net a_c_2: 128 loads
      Net a_c_3: 128 loads
      Net a_c_5: 49 loads
      Net a_c_4: 42 loads
      Net a_c_6: 16 loads
      Net a_c_7: 13 loads
      Net n1139: 1 loads
      Net n173: 1 loads

                                    Page 1










   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[7]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[6]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[5]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[4]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[3]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[2]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[1]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[0]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[7]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[6]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[5]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[4]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[3]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[2]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[1]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[0]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block a_pad[7].vlo_inst was optimized away.
Block y_pad[7].vhi_inst was optimized away.


                                    Page 2





Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 64 MB
Checksum -- map: 13f478c9b44a0e6346dcc90010587394fd09a9b5















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
