#### ![picture/veron_logo.png](https://github.com/RTL-Team-Veron/Example_project/blob/main/picture/veron_logo.png)
# Example_project
This repository contains a sample project used for verifying RTL code. The Makefile isgit written to run on Questasim or ModelSim