vsim -gui work.cpu_TB
# vsim -gui work.cpu_TB 
# Start time: 01:41:32 on Apr 18,2021
# Loading work.cpu_TB
# Loading work.cpu
# Loading work.mux2_1
# Loading work.mux4_1
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_control_unit
# Loading work.alu
# Loading work.memory
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_src_A'. The port definition is at: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/control_unit.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_TB/UUT/u2 File: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/cpu.v Line: 109
add wave -position insertpoint  \
sim:/cpu_TB/output_port
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: stkd3  Hostname: LAPTOP-NTUKN4JD  ProcessID: 22272
#           Attempting to use alternate WLF file "./wlftk4ghgk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk4ghgk
add wave -position insertpoint  \
sim:/cpu_TB/UUT/PC \
sim:/cpu_TB/UUT/INSTR
add wave -position insertpoint  \
sim:/cpu_TB/UUT/u2/alu_latch
add wave -position insertpoint  \
sim:/cpu_TB/UUT/u2/state_reg
run -all
# Clock #  938
# The testbench is finished. Summarizing...
# Test # 19-2 : No Result
# Test # 19-3 : No Result
# Test #   20 : No Result
# Pass : 53/56
# ** Note: $finish    : cpu_TB.v(151)
#    Time: 93950 ns  Iteration: 2  Instance: /cpu_TB
# 1
# Break in Module cpu_TB at cpu_TB.v line 151
# Compile of control_unit.v was successful.
vsim -gui work.cpu_TB
# End time: 01:46:21 on Apr 18,2021, Elapsed time: 0:04:49
# Errors: 0, Warnings: 5
# vsim -gui work.cpu_TB 
# Start time: 01:46:21 on Apr 18,2021
# Loading work.cpu_TB
# Loading work.cpu
# Loading work.mux2_1
# Loading work.mux4_1
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_control_unit
# Loading work.alu
# Loading work.memory
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_src_A'. The port definition is at: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/control_unit.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_TB/UUT/u2 File: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/cpu.v Line: 109
run -all
# Test #  1-1 has been failed!
# output_port = 0xx (Ans : 0x0)
# Clock #   25
# The testbench is finished. Summarizing...
# Test #  1-1 :     Wrong
# Test #  1-2 : No Result
# Test #  1-3 : No Result
# Test #  1-4 : No Result
# Test #  2-1 : No Result
# Test #  2-2 : No Result
# Test #  3-1 : No Result
# Test #  3-2 : No Result
# Test #  3-3 : No Result
# Test #  4-1 : No Result
# Test #  4-2 : No Result
# Test #  4-3 : No Result
# Test #  5-1 : No Result
# Test #  5-2 : No Result
# Test #  5-3 : No Result
# Test #  5-4 : No Result
# Test #  5-5 : No Result
# Test #  5-6 : No Result
# Test #  6-1 : No Result
# Test #  6-2 : No Result
# Test #  6-3 : No Result
# Test #  7-1 : No Result
# Test #  7-2 : No Result
# Test #  7-3 : No Result
# Test #  8-1 : No Result
# Test #  8-2 : No Result
# Test #  8-3 : No Result
# Test #  9-1 : No Result
# Test #  9-2 : No Result
# Test #  9-3 : No Result
# Test # 10-1 : No Result
# Test # 10-2 : No Result
# Test # 10-3 : No Result
# Test # 11-1 : No Result
# Test # 11-2 : No Result
# Test # 11-3 : No Result
# Test # 12-1 : No Result
# Test # 12-2 : No Result
# Test # 13-1 : No Result
# Test # 13-2 : No Result
# Test # 14-1 : No Result
# Test # 14-2 : No Result
# Test # 15-1 : No Result
# Test # 15-2 : No Result
# Test # 16-1 : No Result
# Test # 16-2 : No Result
# Test # 17-1 : No Result
# Test # 17-2 : No Result
# Test # 17-3 : No Result
# Test # 18-1 : No Result
# Test # 18-2 : No Result
# Test # 18-3 : No Result
# Test # 19-1 : No Result
# Test # 19-2 : No Result
# Test # 19-3 : No Result
# Test #   20 : No Result
# Pass : 0/56
# ** Note: $finish    : cpu_TB.v(151)
#    Time: 2650 ns  Iteration: 2  Instance: /cpu_TB
# 1
# Break in Module cpu_TB at cpu_TB.v line 151
# Compile of control_unit.v was successful.
# Compile of cpu.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.cpu_TB
# End time: 01:53:53 on Apr 18,2021, Elapsed time: 0:07:32
# Errors: 0, Warnings: 3
# vsim -gui work.cpu_TB 
# Start time: 01:53:53 on Apr 18,2021
# Loading work.cpu_TB
# Loading work.cpu
# Loading work.mux2_1
# Loading work.mux4_1
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_control_unit
# Loading work.alu
# Loading work.memory
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_src_A'. The port definition is at: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/control_unit.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_TB/UUT/u2 File: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/cpu.v Line: 110
run -all
# Test # 19-1 has been failed!
# output_port = 0x1 (Ans : 0xffff)
# Clock #  933
# The testbench is finished. Summarizing...
# Test # 19-1 :     Wrong
# Test # 19-2 : No Result
# Test # 19-3 : No Result
# Test #   20 : No Result
# Pass : 52/56
# ** Note: $finish    : cpu_TB.v(151)
#    Time: 93450 ns  Iteration: 2  Instance: /cpu_TB
# 1
# Break in Module cpu_TB at cpu_TB.v line 151
add wave -position insertpoint  \
sim:/cpu_TB/reset_n \
sim:/cpu_TB/clk \
sim:/cpu_TB/address \
sim:/cpu_TB/data \
sim:/cpu_TB/output_port
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: stkd3  Hostname: LAPTOP-NTUKN4JD  ProcessID: 22272
#           Attempting to use alternate WLF file "./wlftfdy7ny".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfdy7ny
add wave -position insertpoint  \
sim:/cpu_TB/UUT/control_pc_to_reg \
sim:/cpu_TB/UUT/control_pc_temp_write \
sim:/cpu_TB/UUT/PC \
sim:/cpu_TB/UUT/INSTR \
sim:/cpu_TB/UUT/REG_A \
sim:/cpu_TB/UUT/REG_B \
sim:/cpu_TB/UUT/REG_PC_TEMP
add wave -position insertpoint  \
sim:/cpu_TB/UUT/u2/state_reg
add wave -position insertpoint  \
sim:/cpu_TB/UUT/u3/register
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_src_A'. The port definition is at: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/control_unit.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_TB/UUT/u2 File: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/cpu.v Line: 110
run -all
# GetModuleFileName: 지정된 모듈을 찾을 수 없습니다.
# 
# 
# Test # 19-1 has been failed!
# output_port = 0x1 (Ans : 0xffff)
# Clock #  933
# The testbench is finished. Summarizing...
# Test # 19-1 :     Wrong
# Test # 19-2 : No Result
# Test # 19-3 : No Result
# Test #   20 : No Result
# Pass : 52/56
# ** Note: $finish    : cpu_TB.v(151)
#    Time: 93450 ns  Iteration: 2  Instance: /cpu_TB
# 1
# Break in Module cpu_TB at cpu_TB.v line 151
# Compile of alu_control_unit.v was successful.
# Compile of control_unit.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of control_unit.v was successful.
vsim -gui work.cpu_TB
# End time: 02:12:30 on Apr 18,2021, Elapsed time: 0:18:37
# Errors: 0, Warnings: 4
# vsim -gui work.cpu_TB 
# Start time: 02:12:30 on Apr 18,2021
# Loading work.cpu_TB
# Loading work.cpu
# Loading work.mux2_1
# Loading work.mux4_1
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_control_unit
# Loading work.alu
# Loading work.memory
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_src_A'. The port definition is at: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/control_unit.v(32).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_TB/UUT/u2 File: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/cpu.v Line: 110
run -all
# Clock # 8533
# The testbench is finished. Summarizing...
# All Pass!
# ** Note: $finish    : cpu_TB.v(151)
#    Time: 853450 ns  Iteration: 2  Instance: /cpu_TB
# 1
# Break in Module cpu_TB at cpu_TB.v line 151
clear
# invalid command name "clear"
add wave -position insertpoint sim:/cpu_TB/UUT/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: stkd3  Hostname: LAPTOP-NTUKN4JD  ProcessID: 22272
#           Attempting to use alternate WLF file "./wlftzfi3za".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzfi3za
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_src_A'. The port definition is at: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/control_unit.v(32).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_TB/UUT/u2 File: C:/Users/stkd3/Desktop/3-1/Computer Architecture/Lab/lab4/cpu.v Line: 110
run -all
# GetModuleFileName: 지정된 모듈을 찾을 수 없습니다.
# 
# 
# Clock # 8533
# The testbench is finished. Summarizing...
# All Pass!
# ** Note: $finish    : cpu_TB.v(151)
#    Time: 853450 ns  Iteration: 2  Instance: /cpu_TB
# 1
# Break in Module cpu_TB at cpu_TB.v line 151
# End time: 14:27:27 on Apr 18,2021, Elapsed time: 12:14:57
# Errors: 0, Warnings: 2
