

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6354 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================================================================== Non-Gated/Non-Generated Clocks ================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       ix_clk_125          port                   6354       U1_PCIE_SUBS.IBC36250DA2BF94F52180778260423E0E\.I94FE2407114DC63C56410ECFC239E4D4.I8AC99AB880823B01C00D137F89AABEF8[23]
===============================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

