<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synthesis">
        <Message>
            <ID>1025000</ID>
            <Severity>4096</Severity>
            <Dynamic>C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm(20): syntax error near 'else'</Dynamic>
        </Message>
        <Message>
            <ID>1025000</ID>
            <Severity>4096</Severity>
            <Dynamic>C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm(20): Verilog 2000 keyword else used in incorrect context</Dynamic>
        </Message>
        <Message>
            <ID>1025000</ID>
            <Severity>4096</Severity>
            <Dynamic>C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm(30): syntax error near 'posedge'</Dynamic>
        </Message>
        <Message>
            <ID>1025000</ID>
            <Severity>4096</Severity>
            <Dynamic>C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm(30): Verilog 2000 keyword posedge used in incorrect context</Dynamic>
        </Message>
        <Message>
            <ID>1025005</ID>
            <Severity>4096</Severity>
            <Dynamic>C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>